 
                              Fusion Compiler (TM)

                  Version U-2022.12 for linux64 - Dec 11, 2022
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

fc_shell> gui_start
Load ICV ICCII menu file: /home/tools/synopsys/icvalidator/U-2022.12/etc/tcl-u/Icc2Menu.tcl
 + VUE INFO: Please click View->IC Validator VUE in LayoutWindow menu
            to launch VUE.

 + VUE INFO: Found a usable port: 2446

fc_shell> open_block /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/ALU_votegui_init_design:ALU_votegui/route_auto.design
Information: User units loaded from library 'saed14rvt' (LNK-040)
Opening block 'ALU_votegui_init_design:ALU_votegui/route_auto.design' in edit mode
fc_shell> link_block
Using libraries: ALU_votegui_init_design saed14rvt saed14hvt saed14lvt saed14slvt saed14rvt_dlvl saed14hvt_dlvl saed14lvt_dlvl saed14slvt_dlvl saed14rvt_ulvl saed14hvt_ulvl saed14lvt_ulvl saed14slvt_ulvl saed14rvt_pg saed14hvt_pg saed14lvt_pg saed14slvt_pg
Warning: In library ALU_votegui_init_design, no block views exist for block ALU_votegui. (LNK-064)
Visiting block ALU_votegui_init_design:ALU_votegui/route_auto.design
Design 'ALU_votegui' was successfully linked.
1
fc_shell> 
####################################################################################################
# Descripcion: Script para rutear las senales de un diseno
# Autores: Pablo Sosa - David Sosa
####################################################################################################
####################################################################################################
# Inicializacion de la ejecucion
####################################################################################################
# Configuracion del directorio de busqueda de scripts
set search_path ". scripts"
. scripts
# Variables y procs que son utilizados en todo el flujo
source "config_tecnologia.tcl"
source "config_herramienta.tcl"
0.1
source "config_design.tcl"
source "procs.tcl"
# Separador de mensajes
set sep [string repeat = 100]
====================================================================================================
# Numero de procesadores, digitos significativos y unidades
set_host_options -max_cores $num_procesadores
1
set_app_options -name shell.common.report_default_significant_digits -value 3 ; # Por defecto 2
shell.common.report_default_significant_digits 3
set_user_units -type power -value 1mW
1
set_user_units -type capacitance -value 1pF
1
# Directorios para archivos de salida
if !{[file exists $dir_reportes]} {file mkdir $dir_reportes}
if !{[file exists $dir_salidas]} {file mkdir $dir_salidas}
if !{[file exists $dir_logs]} {file mkdir $dir_logs}
# Informacion de la ejecucion en el log
puts "INFO: Informacion de la ejecucion"
INFO: Informacion de la ejecucion
puts " - Maquina: [sh hostname]"
 - Maquina: laurenz
puts " - Fecha: [date]"
 - Fecha: Mon Apr 28 08:15:38 2025
puts " - ID proceso: [pid]"
 - ID proceso: 8797
puts " - Directorio: [pwd]"
 - Directorio: /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler
set etapa_anterior "route_auto"
route_auto
set etapa_actual "route_opt"
route_opt
puts "\nINFO: Etapa actual: ${etapa_actual}\n"

INFO: Etapa actual: route_opt

file mkdir ${dir_reportes}/${etapa_actual}# Directorios para categoria de reportes
set dir_estado "estado"
estado
file mkdir ${dir_reportes}/${etapa_actual}/${dir_estado}
set dir_escenarios "escenarios"
escenarios
file mkdir ${dir_reportes}/${etapa_actual}/${dir_escenarios}
set dir_clocks "clocks"
clocks
file mkdir ${dir_reportes}/${etapa_actual}/${dir_clocks}
set dir_configuraciones "configuraciones"
configuraciones
file mkdir ${dir_reportes}/${etapa_actual}/${dir_configuraciones}
set dir_timing "timing"
timing
file mkdir ${dir_reportes}/${etapa_actual}/${dir_timing}
set dir_potencia "potencia"
potencia
file mkdir ${dir_reportes}/${etapa_actual}/${dir_potencia}
# Informacion de comienzo
set tiempo_comienzo [clock seconds]
1745838948
puts "\nINFO: Comienzo: [clock format $tiempo_comienzo -format {%H:%M:%S - %d %b %Y}]\n"
INFO: Comienzo: 08:15:48 - 28 Apr 2025

set_svf ${dir_salidas}/${etapa_actual}.svf1
copy_block -from ${nombre_design}/${etapa_anterior} -to ${nombre_design}/${etapa_actual}{ALU_votegui_init_design:ALU_votegui/route_opt.design}
current_block ${nombre_design}/${etapa_actual}{ALU_votegui_init_design:ALU_votegui/route_opt.design}
fc_shell> link_block
Using libraries: ALU_votegui_init_design saed14rvt saed14hvt saed14lvt saed14slvt saed14rvt_dlvl saed14hvt_dlvl saed14lvt_dlvl saed14slvt_dlvl saed14rvt_ulvl saed14hvt_ulvl saed14lvt_ulvl saed14slvt_ulvl saed14rvt_pg saed14hvt_pg saed14lvt_pg saed14slvt_pg
Warning: In library ALU_votegui_init_design, no block views exist for block ALU_votegui. (LNK-064)
Visiting block ALU_votegui_init_design:ALU_votegui/route_opt.design
Design 'ALU_votegui' was successfully linked.
1
fc_shell> 
link_block
Warning: Block 'ALU_votegui_init_design:ALU_votegui/route_opt.design' is already linked. (LNK-067)
0
# Escenarios y tipos de celdas
####################################################################################################
# Activa los escenarios elegidos para esta etapa
if {$escenarios_activos_route_opt != ""} {
    set_scenario_status -active false [get_scenarios -filter active]
    set_scenario_status -active true $escenarios_activos_route_opt
}
Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is configured for hold/leakage_power/max_transition/min_capacitance, but is inactive.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is configured for setup/leakage_power/dynamic_power/max_transition/max_capacitance, but is inactive.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is active for hold/leakage_power/max_transition/min_capacitance analysis.
1
# Restricciones de uso de celdas estandar (set_lib_cell_purpose: Dont use, tie cells, arreglos de hold y CTS)
source "set_lib_cell_purpose.tcl"
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_V1ECO_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_PV1ECO_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE0_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE0_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE0_PV1ECO_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_L4D100_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_L4D100_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V1_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V2_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V3_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V3_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_PR2V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_0P75.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_10.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_12.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_16.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_1P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_20.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_3.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
# Carga archivo con restricciones de uso de VT
source "multi_vt_constraints.tcl"
Information: The command 'set_threshold_voltage_group_type' cleared the undo history. (UNDO-016)
# Configuraciones de route_opt
####################################################################################################
# set_stage: Comando para aplicar configuraciones por etapa
# Configuraciones de set_stage -step post_route
set_app_options -name time.remove_clock_reconvergence_pessimism -value true
time.remove_clock_reconvergence_pessimism true
set_app_options -name time.enable_ccs_rcv_cap -value true
time.enable_ccs_rcv_cap true
set_app_options -name time.delay_calc_waveform_analysis_mode -value full_design
time.delay_calc_waveform_analysis_mode full_design
set_app_options -name route.detail.eco_route_use_soft_spacing_for_timing_optimization -value false
route.detail.eco_route_use_soft_spacing_for_timing_optimization false
set_app_options -name route_opt.flow.enable_ccd -value true
route_opt.flow.enable_ccd true
set_app_options -name route_opt.flow.enable_clock_power_recovery -value none
route_opt.flow.enable_clock_power_recovery none
set_app_options -name route_opt.flow.enable_power -value true
route_opt.flow.enable_power true
set_app_options -name ccd.timing_effort -value high
ccd.timing_effort high
set_app_options -name ccd.fmax_optimization_effort -value high
ccd.fmax_optimization_effort high
if {$habilitar_creacion_blindaje} {
    # El ruteador vuelve a agregar blindaje a las nets modificadas
    set_app_options -name route.common.reshield_modified_nets -value reshield
}
route.common.reshield_modified_nets reshield
# Prefijos
set_app_options -name opt.common.user_instance_name_prefix -value route_opt_
opt.common.user_instance_name_prefix route_opt_
set_app_options -name cts.common.user_instance_name_prefix -value route_opt_cts_cts.common.user_instance_name_prefix route_opt_cts_
# Chequeos y reportes intermedios
####################################################################################################
redirect -tee -file ${dir_reportes}/${etapa_actual}/${dir_configuraciones}/app_options_inicio.rpt {report_app_options -non_default *}
Information: option 'dft.scan.connect_clock_gate_test_enables' cannot be set to false by user (DFT-3161)
****************************************
Report : app_option
           -non_default
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 08:17:07 2025
****************************************
Name                                                            Type       Value             User-value        User-default System-default Scope      Status     Source
--------------------------------------------------------------- ---------- ----------------- ----------------- ------------ -------------- ---------- ---------- ----------------------------
ccd.fmax_optimization_effort                                    enum       high              high              --           low            block      normal     /tmp/fc_shell-be-2.pFsidx:15
ccd.post_route_buffer_removal                                   bool       true              true              --           false          block      normal     --
ccd.timing_effort                                               enum       high              high              --           medium         block      normal     /tmp/fc_shell-be-2.pFsidx:14
clock_opt.flow.enable_clock_power_recovery                      string     none              none              --           auto           block      normal     --
clock_opt.flow.enable_power                                     bool       false             false             --           true           block      normal     --
clock_opt.place.effort                                          enum       high              high              --           medium         block      normal     --
compile.clockgate.physically_aware                              bool       true              true              --           false          block      normal     --
compile.final_place.effort                                      enum       high              high              --           medium         block      normal     --
compile.flow.autoungroup                                        bool       false             false             --           true           block      normal     --
compile.flow.enable_multibit                                    bool       true              true              --           false          block      normal     --
compile.seqmap.enable_register_merging                          bool       false             false             --           true           block      normal     --
compile.seqmap.enable_register_merging_across_bus               bool       false             false             --           true           block      normal     --
compile.seqmap.identify_shift_registers                         bool       false             false             --           true           block      normal     --
cts.common.user_instance_name_prefix                            string     route_opt_cts_    route_opt_cts_    --           --             block      normal     /tmp/fc_shell-be-2.pFsidx:24
design.uniquify_naming_style                                    string     ALU_votegui_%s_%d ALU_votegui_%s_%d --           %s_%d          block      normal     --
extract.enable_coupling_cap                                     bool       true              true              --           false          block      normal     --
gui.graphics_system                                             enum       native            native            native       auto           global     normal     --
multibit.common.ignore_cell_with_sdc                            bool       true              true              --           false          block      normal     --
opt.area.effort                                                 enum       high              high              --           low            block      normal     --
opt.common.user_instance_name_prefix                            string     route_opt_        route_opt_        --           --             block      normal     /tmp/fc_shell-be-2.pFsidx:23
opt.tie_cell.max_fanout                                         integer    50                50                --           999            block      normal     --
place.coarse.continue_on_missing_scandef                        bool       true              true              --           false          block      normal     --
place.coarse.enhanced_low_power_effort                          enum       none              none              --           low            block      normal     --
place.common.use_placement_model                                bool       true              true              --           false          block      normal     --
place_opt.final_place.effort                                    enum       high              high              --           medium         block      normal     --
place_opt.flow.enable_multibit_banking                          bool       true              true              --           false          block      normal     --
place_opt.flow.enable_multibit_debanking                        bool       true              true              --           false          block      normal     --
place_opt.flow.enable_power                                     bool       false             false             --           true           block      normal     --
place_opt.place.congestion_effort                               enum       high              high              --           medium         block      normal     --
plan.pgroute.honor_signal_route_drc                             bool       true              true              --           false          block      normal     --
plan.pgroute.honor_std_cell_drc                                 bool       true              true              --           false          block      normal     --
power.enable_activity_persistency                               enum       on                on                --           lazy           block      normal     --
power.power_annotation_persistency                              bool       true              true              --           false          block      normal     --
power.report_user_power_groups                                  enum       inclusive         inclusive         --           exclusive      block      normal     --
route.common.concurrent_redundant_via_mode                      enum       reserve_space     reserve_space     --           off            block      normal     --
route.common.eco_route_concurrent_redundant_via_mode            enum       reserve_space     reserve_space     --           off            block      normal     --
route.common.reshield_modified_nets                             enum       reshield          reshield          --           off            block      normal     /tmp/fc_shell-be-2.pFsidx:20
route.common.via_array_mode                                     enum       swap              swap              --           all            block      normal     --
route.detail.eco_max_number_of_iterations                       integer    10                10                --           -1             block      normal     --
route.detail.eco_route_use_soft_spacing_for_timing_optimization bool       false             false             --           true           block      normal     /tmp/fc_shell-be-2.pFsidx:9
route.detail.insert_redundant_vias_layer_order_low_to_high      bool       true              true              --           false          block      normal     --
route.detail.timing_driven                                      bool       true              true              --           false          block      normal     --
route.global.timing_driven                                      bool       true              true              --           false          block      normal     --
route.track.crosstalk_driven                                    bool       true              true              --           false          block      normal     --
route.track.timing_driven                                       bool       true              true              --           false          block      normal     --
route_opt.flow.enable_ccd                                       bool       true              true              --           false          block      normal     /tmp/fc_shell-be-2.pFsidx:10
route_opt.flow.enable_clock_power_recovery                      string     none              none              --           auto           block      normal     /tmp/fc_shell-be-2.pFsidx:12
shell.common.report_default_significant_digits                  integer    3                 3                 3            2              global     normal     /tmp/fc_shell-be-2.FISkYC:24
time.case_analysis_propagate_through_icg                        bool       true              true              --           false          block      normal     --
time.delay_calc_waveform_analysis_mode                          enum       full_design       full_design       --           disabled       block      normal     /tmp/fc_shell-be-2.pFsidx:8
time.enable_ccs_rcv_cap                                         bool       true              true              --           false          block      normal     /tmp/fc_shell-be-2.pFsidx:7
time.enable_clock_to_data_analysis                              bool       true              true              --           false          block      normal     --
time.remove_clock_reconvergence_pessimism                       bool       true              true              --           false          block      normal     /tmp/fc_shell-be-2.pFsidx:6
time.si_enable_analysis                                         bool       true              true              --           false          block      normal     --
--------------------------------------------------------------- ---------- ----------------- ----------------- ------------ -------------- ---------- ---------- ----------------------------

There are additional internal differences with no available TBC source.
1
# Reportes de QoR y timing
if {$reportar_qor_intermedio} {
   redirect -file ${dir_reportes}/${etapa_actual}/${dir_estado}/reporte_qor_inicio.rpt {report_qor -scenarios [all_scenarios] -pba_mode [get_app_option_value -name time.pba_optimization_mode] -nosplit}
   redirect -append -file ${dir_reportes}/${etapa_actual}/${dir_estado}/reporte_qor_inicio.rpt {report_qor -summary -pba_mode [get_app_option_value -name time.pba_optimization_mode] -nosplit}
   redirect -tee -file ${dir_reportes}/${etapa_actual}/${dir_timing}/timing_global_inicio.rpt {report_global_timing -pba_mode [get_app_option_value -name time.pba_optimization_mode] -nosplit}
}
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 08:17:09 2025
****************************************

No setup violations found.


No hold violations found.


1
# Chequeo de configuraciones de la etapa route_opt
redirect -file ${dir_reportes}/${etapa_actual}/${dir_configuraciones}/chequeo_configuraciones.rpt {check_stage_settings -stage pnr -metric ${metrica_estrategia_qor} -step post_route}# Flujo route_opt# Guarda la cantidad de DRCs antes de la optimizacion de ruteo
if {[get_drc_error_data -quiet zroute.err] == ""} {open_drc_error_data zroute.err}
{zroute.err}
set drc_antes_route_opt [sizeof_collection [get_drc_errors -quiet -error_data zroute.err]]
0
fc_shell> gui_show_error_data
fc_shell> 
compute_clock_latency
Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
CLOCK_MAIN   Yes     0.0360  0.0360  0.0397  0.0397   hold_ff0p88v125c
CLOCK_MAIN   Yes     0.0625  0.0625  0.0702  0.0702   setup_ss0p72v125c
vir_CLOCK_MAIN No        --      --      --      --   --
gen_clk_div2 Yes     0.0353  0.0353  0.0390  0.0390   hold_ff0p88v125c
gen_clk_div2 Yes     0.0643  0.0643  0.0721  0.0721   setup_ss0p72v125c
gen_clk_div4 Yes     0.0409  0.0409  0.0464  0.0464   hold_ff0p88v125c
gen_clk_div4 Yes     0.0728  0.0728  0.0839  0.0839   setup_ss0p72v125c
gen_clk_div8 Yes     0.0411  0.0411  0.0481  0.0481   hold_ff0p88v125c
gen_clk_div8 Yes     0.0739  0.0739  0.0881  0.0881   setup_ss0p72v125c

Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: time.si_enable_analysis is on, it could increase the runtime and memory usage. 
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::hold_ff0p88v125c pathgroup **clock_gating_default**
Target path group: scenario func::setup_ss0p72v125c pathgroup **clock_gating_default**
Information: CCD will use corner setup_ss0p72v125c for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
INFO: Clock latencies not changed

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
1
# Ejecutamos hyper_route_opt en vez de route_opt para optimizaciones post-ruteo, porque es mas eficiente porque internamente hace varias pasadas
puts "\nINFO: Ejecutando hyper_route_opt.\n"

INFO: Ejecutando hyper_route_opt.

hyper_route_optInformation: Starting 'hyper_route_opt' (FLW-8000)
Information: Time: 2025-04-28 08:17:57 / Session: 0.14 hr / Command: 0.00 hr / Memory: 2045 MB (FLW-8100)
INFO: Hyper route_opt is running in balanced flow mode
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: Running Hyper convergent route_opt flow.
Route-opt command begin                   CPU:    65 s (  0.02 hr )  ELAPSE:   521 s (  0.14 hr )  MEM-PEAK:  2045 MB

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  4
INFO: Dynamic Scenario ASR Mode:  5
Info: update em.

Route-opt timing update complete          CPU:    67 s (  0.02 hr )  ELAPSE:   522 s (  0.14 hr )  MEM-PEAK:  2045 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::setup_ss0p72v125c.
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14hvt/SAEDHVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Found 32 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
32 sequential multibit library cells have missing sequential mapping relevant attributes
Information: Doing activity propagation for mode 'func' and corner 'setup_ss0p72v125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::setup_ss0p72v125c (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func::hold_ff0p88v125c identical to that on func::setup_ss0p72v125c (POW-006)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func::hold_ff0p88v125c
2: func::setup_ss0p72v125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK_MAIN
8: vir_CLOCK_MAIN
9: gen_clk_div2
10: gen_clk_div4
11: gen_clk_div8
12: reg2out
13: in2reg
14: in2out

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    1   8        -          -      -   0.0000     0.0000      0
    1   9        -          -      -   0.0000     0.0000      0
    1  10        -          -      -   0.0000     0.0000      0
    1  11        -          -      -   0.0000     0.0000      0
    1  12        -          -      -   0.0000     0.0000      0
    1  13        -          -      -   0.0000     0.0000      0
    1  14        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    2  13   0.0000     0.0000      0        -          -      -
    2  14   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        -      0.024
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        2      0.002
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        2      0.024       210.72        377
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        2      0.024       210.72        377
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Route-opt initialization complete         CPU:   100 s (  0.03 hr )  ELAPSE:   530 s (  0.15 hr )  MEM-PEAK:  2233 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 96 total shapes.
Layer M2: cached 0 shapes out of 1459 total shapes.
Layer M3: cached 0 shapes out of 767 total shapes.
Cached 1800 vias out of 7498 total vias.
Information: Advanced placement model is enabled during analysis
Placement Model Info: Layer M1 has 0.000 straddle rate.
Placement Model Info: Layer M2 has 0.000 straddle rate.
Placement Model Info: Layer M3 has 0.000 straddle rate.
Placement Model Info: Detail route shapes existed in the design
Total 0.3600 seconds to build cellmap data including placement model analysis 0.2100 seconds
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xf38369a0): 784
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xf38369a0): 784
Total 0.0100 seconds to load 905 cell instances into cellmap
Moveable cells: 228; Application fixed cells: 11; Macro cells: 0; User fixed cells: 666
454 out of 454 data nets are detail routed, 13 out of 13 clock nets are detail routed and total 467 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 0.8799, cell height 0.6000, cell area 0.5280 for total 239 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM


Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         7        210.72        0.02         377              0.15      2233

Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         7        210.72        0.02         377              0.15      2233
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00148605 cumPct:    78.80 estdown: 0.00039977 cumUp:   51 numDown:   92 status= valid
Knee-Processing :  cumEst: 0.00184786 cumPct:    97.99 estdown: 0.00003796 cumUp:  110 numDown:   33 status= valid
Knee-Processing :  cumEst: 0.00186319 cumPct:    98.80 estdown: 0.00002263 cumUp:  114 numDown:   29 status= valid
Knee-Processing :  cumEst: 0.00188582 cumPct:   100.00 estdown: 0.00000000 cumUp:  213 numDown:    0 status= valid

INFO: New Levelizer turned on
Route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         7        212.72        0.02         377              0.15      2249
Route-opt optimization Phase 5 Iter  2          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2277
Route-opt optimization Phase 5 Iter  3          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2287
Route-opt optimization Phase 5 Iter  4          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2287
Route-opt optimization Phase 5 Iter  5          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2287


Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2287
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2287
Route-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2287
Route-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2287
Route-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2287
Route-opt optimization Phase 7 Iter  6          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2287
Route-opt optimization Phase 7 Iter  7          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2287
Route-opt optimization Phase 7 Iter  8          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2287
Route-opt optimization Phase 7 Iter  9          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2287
Route-opt optimization Phase 7 Iter 10          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2287
Route-opt optimization Phase 7 Iter 11          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2287
Route-opt optimization Phase 7 Iter 12          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2287
Route-opt optimization Phase 7 Iter 13          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2287

Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2287
Route-opt optimization Phase 8 Iter  2          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2287

Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0        212.76        0.02         377              0.15      2287
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: time.si_enable_analysis is on, it could increase the runtime and memory usage. 
Information: CTS will work on the following scenarios. (CTS-101)
   func::hold_ff0p88v125c       (Mode: func; Corner: hold_ff0p88v125c)
   func::setup_ss0p72v125c      (Mode: func; Corner: setup_ss0p72v125c)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 3 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00pF
   Power       : 1.00mW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.user_instance_name_prefix = route_opt_cts_
   time.enable_ccs_rcv_cap = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14slvt/SAEDSLVT14_INV_S_0P5
   saed14slvt/SAEDSLVT14_INV_S_0P75
   saed14slvt/SAEDSLVT14_INV_S_10
   saed14slvt/SAEDSLVT14_INV_S_12
   saed14slvt/SAEDSLVT14_INV_S_16
   saed14slvt/SAEDSLVT14_INV_S_1P5
   saed14slvt/SAEDSLVT14_INV_S_1
   saed14slvt/SAEDSLVT14_INV_S_20
   saed14slvt/SAEDSLVT14_INV_S_2
   saed14slvt/SAEDSLVT14_INV_S_3
   saed14slvt/SAEDSLVT14_INV_S_4
   saed14slvt/SAEDSLVT14_INV_S_5
   saed14slvt/SAEDSLVT14_INV_S_6
   saed14slvt/SAEDSLVT14_INV_S_7
   saed14slvt/SAEDSLVT14_INV_S_8
   saed14slvt/SAEDSLVT14_INV_S_9

ICG reference list:
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_12
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_16
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_1
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_20
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_24
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_2
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_3
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_4
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_5
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_6
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_8
   saed14slvt/SAEDSLVT14_CKGTPL_V5_0P5
   saed14slvt/SAEDSLVT14_CKGTPL_V5_1
   saed14slvt/SAEDSLVT14_CKGTPL_V5_2
   saed14slvt/SAEDSLVT14_CKGTPL_V5_4


register reference list:
   saed14slvt/SAEDSLVT14_FDPCBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FDPCBQ_V2_1
   saed14slvt/SAEDSLVT14_FDPCBQ_V2_2
   saed14slvt/SAEDSLVT14_FDPCBQ_V2_4
   saed14slvt/SAEDSLVT14_FDPCBQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FDPCBQ_V2LP_1
   saed14slvt/SAEDSLVT14_FDPCBQ_V2LP_2
   saed14slvt/SAEDSLVT14_FDPCBQ_V3_1
   saed14slvt/SAEDSLVT14_FDPCBQ_V3_2
   saed14slvt/SAEDSLVT14_FDPCBQ_V3_4
   saed14slvt/SAEDSLVT14_FDPMQ_0P5
   saed14slvt/SAEDSLVT14_FDPMQ_1
   saed14slvt/SAEDSLVT14_FDPMQ_2
   saed14slvt/SAEDSLVT14_FDPMQ_4
   saed14slvt/SAEDSLVT14_FSDPQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FSDPQ_V3_4
   saed14slvt/SAEDSLVT14_FDPQB_V2_1
   saed14slvt/SAEDSLVT14_FDPQB_V2_2
   saed14slvt/SAEDSLVT14_FDPQB_V2_4
   saed14slvt/SAEDSLVT14_FDPQB_V2_8
   saed14slvt/SAEDSLVT14_FDPQB_V2LP_0P5
   saed14slvt/SAEDSLVT14_FDPQB_V2LP_1
   saed14slvt/SAEDSLVT14_FDPQB_V2LP_2
   saed14slvt/SAEDSLVT14_FDPQB_V3_1
   saed14slvt/SAEDSLVT14_FDPQB_V3_2
   saed14slvt/SAEDSLVT14_FDPQB_V3_4
   saed14slvt/SAEDSLVT14_FDPQB_V3_8
   saed14slvt/SAEDSLVT14_FDPQ_V2_1
   saed14slvt/SAEDSLVT14_FDPQ_V2_6
   saed14slvt/SAEDSLVT14_FDPQ_V2_8
   saed14slvt/SAEDSLVT14_FDPQ_V2ECO_1
   saed14slvt/SAEDSLVT14_FDPQ_V3_1
   saed14slvt/SAEDSLVT14_FDPQ_V3_2
   saed14slvt/SAEDSLVT14_FDPQ_V3_4
   saed14slvt/SAEDSLVT14_FDPRBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FDPRBQ_V2_1
   saed14slvt/SAEDSLVT14_FDPRBQ_V2_2
   saed14slvt/SAEDSLVT14_FDPRBQ_V2_4
   saed14slvt/SAEDSLVT14_FDPRBQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FDPRBQ_V2LP_1
   saed14slvt/SAEDSLVT14_FDPRBQ_V2LP_2
   saed14slvt/SAEDSLVT14_FDPRB_V3_2
   saed14slvt/SAEDSLVT14_FDPSBQ_0P5
   saed14slvt/SAEDSLVT14_FDPSBQ_1
   saed14slvt/SAEDSLVT14_FDPSBQ_2
   saed14slvt/SAEDSLVT14_FDPSBQ_4
   saed14slvt/SAEDSLVT14_FDPSQB_2
   saed14slvt/SAEDSLVT14_FDPS_V3_2
   saed14slvt/SAEDSLVT14_FDPSYNSBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FDPSYNSBQ_V2_1
   saed14slvt/SAEDSLVT14_FDPSYNSBQ_V2_2
   saed14slvt/SAEDSLVT14_FDPSYNSBQ_V2_4
   saed14slvt/SAEDSLVT14_FDP_V2_0P5
   saed14slvt/SAEDSLVT14_FDP_V2_1
   saed14slvt/SAEDSLVT14_FDP_V2_2
   saed14slvt/SAEDSLVT14_FDP_V2_4
   saed14slvt/SAEDSLVT14_FDP_V2LP_0P5
   saed14slvt/SAEDSLVT14_FDP_V2LP_1
   saed14slvt/SAEDSLVT14_FDP_V2LP_2
   saed14slvt/SAEDSLVT14_FSDNQ_V3_1
   saed14slvt/SAEDSLVT14_FSDNQ_V3_2
   saed14slvt/SAEDSLVT14_FSDNQ_V3_4
   saed14slvt/SAEDSLVT14_FSDN_V2_1
   saed14slvt/SAEDSLVT14_FSDN_V2_2
   saed14slvt/SAEDSLVT14_FSDN_V2_4
   saed14slvt/SAEDSLVT14_FSDPMQ_0P5
   saed14slvt/SAEDSLVT14_FSDPMQ_1
   saed14slvt/SAEDSLVT14_FSDPMQ_2
   saed14slvt/SAEDSLVT14_FSDPMQ_4
   saed14slvt/SAEDSLVT14_FSDPMQ_LP_0P5
   saed14slvt/SAEDSLVT14_FSDPMQ_LP_1
   saed14slvt/SAEDSLVT14_FSDPMQ_LP_2
   saed14slvt/SAEDSLVT14_FSDPQB_V2_0P5
   saed14slvt/SAEDSLVT14_FSDPQB_V2_1
   saed14slvt/SAEDSLVT14_FSDPQB_V2_2
   saed14slvt/SAEDSLVT14_FSDPQB_V2_4
   saed14slvt/SAEDSLVT14_FSDPQB_V2_8
   saed14slvt/SAEDSLVT14_FSDPQB_V2LP_1
   saed14slvt/SAEDSLVT14_FSDPQB_V3_1
   saed14slvt/SAEDSLVT14_FSDPQB_V3_2
   saed14slvt/SAEDSLVT14_FSDPQB_V3_4
   saed14slvt/SAEDSLVT14_FSDPQB_V2LP_0P5
   saed14slvt/SAEDSLVT14_FSDPQB_V2LP_2
   saed14slvt/SAEDSLVT14_FSDPQB_V3_8
   saed14slvt/SAEDSLVT14_FSDPQ_V2_0P5
   saed14slvt/SAEDSLVT14_FSDPQ_V2_1
   saed14slvt/SAEDSLVT14_FSDPQ_V2_2
   saed14slvt/SAEDSLVT14_FSDPQ_V2_4
   saed14slvt/SAEDSLVT14_FSDPQ_V2LP_1
   saed14slvt/SAEDSLVT14_FSDPQ_V2LP_2
   saed14slvt/SAEDSLVT14_FSDPQ_V3_1
   saed14slvt/SAEDSLVT14_FSDPQ_V3_2
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2_1
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2_2
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2_4
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2LP_1
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2LP_2
   saed14slvt/SAEDSLVT14_FSDPRBQ_V3_1
   saed14slvt/SAEDSLVT14_FSDPRBQ_V3_2
   saed14slvt/SAEDSLVT14_FSDPRBQ_V3_4
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2_1
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2_2
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2LP_1
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2LP_2
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2_4
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2_1
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2_2
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2_4
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2LP_1
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2LP_2
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V3_1
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V3_2
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V3_4
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2_1
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2_2
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2_4
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2LP_1
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2LP_2
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FSDP_V2_0P5
   saed14slvt/SAEDSLVT14_FSDP_V2_1
   saed14slvt/SAEDSLVT14_FSDP_V2_2
   saed14slvt/SAEDSLVT14_FSDP_V2_4
   saed14slvt/SAEDSLVT14_FSDP_V2LP_1
   saed14slvt/SAEDSLVT14_FSDP_V2LP_2
   saed14slvt/SAEDSLVT14_FSDN2_V2_0P5
   saed14slvt/SAEDSLVT14_FSDN2_V2_1
   saed14slvt/SAEDSLVT14_FSDN2_V2_2
   saed14slvt/SAEDSLVT14_FSDN2_V2_4
   saed14slvt/SAEDSLVT14_FSDN4_V2_0P5
   saed14slvt/SAEDSLVT14_FSDN4_V2_1
   saed14slvt/SAEDSLVT14_FSDN4_V2_2
   saed14slvt/SAEDSLVT14_FSDN4_V2_4

Information: 'setup_ss0p72v125c' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: sink;     Rule: ndr_leaf; Min Layer: M5; Max Layer: M8
   Design Base; Net Type: internal; Rule: ndr_2w2s; Min Layer: M5; Max Layer: M8
   Design Base; Net Type: root;     Rule: ndr_2w2s; Min Layer: M5; Max Layer: M8

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (gccd1hropt, qor_tns): 5 engines
    Engine NONE_DRC has 12 objectives, 1 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_DRC: priority 10, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 13, weight 1.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_WNS: priority 13, weight 1.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 15, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_TNS: priority 15, weight 2.000000, degradationPercentAllowed nan, step back 0.100000, isTargeted 1, isMaximize 1
            NONE_NEGATIVE_DRC: priority 18, weight 20.000000, degradationPercentAllowed 0.020000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_POWER: priority 20, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 25, weight 1.000000, degradationPercentAllowed 0.900000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 60, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, 
    Engine NONE_DRC has 12 objectives, 2 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_DRC: priority 10, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 13, weight 1.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_WNS: priority 13, weight 1.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 15, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_TNS: priority 15, weight 2.000000, degradationPercentAllowed nan, step back 0.100000, isTargeted 1, isMaximize 1
            NONE_NEGATIVE_DRC: priority 18, weight 20.000000, degradationPercentAllowed 0.020000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_POWER: priority 20, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 25, weight 1.000000, degradationPercentAllowed 0.900000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 60, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_DRC has 12 objectives, 2 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 1, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_DRC: priority 10, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 13, weight 1.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_WNS: priority 13, weight 1.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 15, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_TNS: priority 15, weight 2.000000, degradationPercentAllowed nan, step back 0.100000, isTargeted 1, isMaximize 1
            NONE_NEGATIVE_DRC: priority 18, weight 20.000000, degradationPercentAllowed 0.020000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_POWER: priority 20, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 25, weight 1.000000, degradationPercentAllowed 0.900000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 60, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 20, weight 1.000000, degradationPercentAllowed 0.003000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.300000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 3, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 20, weight 1.000000, degradationPercentAllowed 0.003000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.067739, elapsed 0.020198, speed up 3.353748.

CCD-Info: App options set by user
   ccd.fmax_optimization_effort = high
   ccd.post_route_buffer_removal = true
   ccd.timing_effort = high
   route_opt.flow.enable_ccd = true
   route_opt.flow.enable_clock_power_recovery = none
   route_opt.flow.enable_power = true
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 353), data (VR 0, GR 0, DR 2620); stage = auto, isPostRoute = TRUE
Total power = 0.031525, Leakage = 0.024882, Internal = 0.003141, Switching = 0.003502

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::hold_ff0p88v125c , isLeakagePower, isMaxTran, setup blocked 
          mode: func, id = 1
          corner: hold_ff0p88v125c, id = 2
          isHold: wns = nan, unweighted tns = 0.000000

    scenario 1: func::setup_ss0p72v125c , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, hold blocked 
          mode: func, id = 1
          corner: setup_ss0p72v125c, id = 1
          isSetup: wns = nan, unweighted tns = 0.000000


CCD: Before drc optimization

Information: Skip CCD clock DRC fixing as there is no DRC violation or all DRC violations are not fixable. (CCD-027)
Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          3.458788
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       4.378223
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:gccd1hropt_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          6.009168
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       6.119414
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.985507

-------------------------------------------------


CCD: After FMAX optimization:gccd1hropt_R2R_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 0.977957, elapsed 0.458354, speed up 2.133628.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2444
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2444
Route-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2444
Route-opt optimization Phase 11 Iter  3         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2444
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 11 Iter  4         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2444
Route-opt optimization Phase 11 Iter  5         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2444
Route-opt optimization Phase 11 Iter  6         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2444
Route-opt optimization Phase 11 Iter  7         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2444
Route-opt optimization Phase 11 Iter  8         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2444


Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2444
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2444
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00031633 cumPct:    63.67 estdown: 0.00018047 cumUp:   18 numDown:   82 status= valid
Knee-Processing :  cumEst: 0.00045143 cumPct:    90.87 estdown: 0.00004536 cumUp:   46 numDown:   54 status= valid
Knee-Processing :  cumEst: 0.00049491 cumPct:    99.62 estdown: 0.00000188 cumUp:   95 numDown:    5 status= valid
Knee-Processing :  cumEst: 0.00049680 cumPct:   100.00 estdown: 0.00000000 cumUp:  213 numDown:    0 status= valid
Route-opt optimization Phase 14 Iter  2         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2444
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00031633 cumPct:    65.07 estdown: 0.00016983 cumUp:   18 numDown:   79 status= valid
Knee-Processing :  cumEst: 0.00044080 cumPct:    90.67 estdown: 0.00004536 cumUp:   43 numDown:   54 status= valid
Knee-Processing :  cumEst: 0.00048428 cumPct:    99.61 estdown: 0.00000188 cumUp:   92 numDown:    5 status= valid
Knee-Processing :  cumEst: 0.00048616 cumPct:   100.00 estdown: 0.00000000 cumUp:  213 numDown:    0 status= valid

Route-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2444
Route-opt optimization Phase 15 Iter  2         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2444


Route-opt route preserve complete         CPU:   114 s (  0.03 hr )  ELAPSE:   536 s (  0.15 hr )  MEM-PEAK:  2444 MB
INFO: Sending timing info to router
Generating Timing information  
Design  Scenario func::setup_ss0p72v125c (Mode func Corner setup_ss0p72v125c)
Generating Timing information  ... Done
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 96 total shapes.
Layer M2: cached 0 shapes out of 1459 total shapes.
Layer M3: cached 0 shapes out of 767 total shapes.
Cached 1800 vias out of 7498 total vias.

Legalizing Top Level Design ALU_votegui ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Note - message 'LGL-050' limit (5) exceeded. Remainder will be suppressed.
Total 0.0800 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 216 ref cells (164 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2258.89          905        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    905
number of references:               216
number of site rows:                 79
number of locations attempted:     3567
number of locations failed:           6  (0.2%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_DCAP_PV1ECO_6

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_DCAP_PV1ECO_6

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         228 (2740 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.022 um ( 0.04 row height)
rms weighted cell displacement:   0.022 um ( 0.04 row height)
max cell displacement:            0.148 um ( 0.25 row height)
avg cell displacement:            0.005 um ( 0.01 row height)
avg weighted cell displacement:   0.005 um ( 0.01 row height)
number of cells moved:               15
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: u_xor/ctmi_109 (SAEDRVT14_EO2_V1_0P75)
  Input location: (6.66,20.4)
  Legal location: (6.808,20.4)
  Displacement:   0.148 um ( 0.25 row height)
Cell: u_and/ctmi_107 (SAEDRVT14_AN2_0P5)
  Input location: (10.138,18)
  Legal location: (9.99,18)
  Displacement:   0.148 um ( 0.25 row height)
Cell: u_mux/ctmi_465 (SAEDRVT14_NR2_ECO_1)
  Input location: (5.92,20.4)
  Legal location: (5.772,20.4)
  Displacement:   0.148 um ( 0.25 row height)
Cell: u_mux/ctmi_508 (SAEDRVT14_AO221_0P5)
  Input location: (11.766,20.4)
  Legal location: (11.84,20.4)
  Displacement:   0.074 um ( 0.12 row height)
Cell: u_mux/ctmi_488 (SAEDRVT14_AO221_0P5)
  Input location: (9.176,19.2)
  Legal location: (9.25,19.2)
  Displacement:   0.074 um ( 0.12 row height)
Cell: u_mux/ctmi_490 (SAEDRVT14_AO221_0P5)
  Input location: (8.214,18.6)
  Legal location: (8.288,18.6)
  Displacement:   0.074 um ( 0.12 row height)
Cell: u_and/ctmi_118 (SAEDRVT14_AN2_0P5)
  Input location: (11.248,20.4)
  Legal location: (11.174,20.4)
  Displacement:   0.074 um ( 0.12 row height)
Cell: u_and/ctmi_112 (SAEDRVT14_AN2_0P5)
  Input location: (10.138,19.8)
  Legal location: (10.064,19.8)
  Displacement:   0.074 um ( 0.12 row height)
Cell: u_and/ctmi_108 (SAEDRVT14_AN2_0P5)
  Input location: (8.658,19.2)
  Legal location: (8.584,19.2)
  Displacement:   0.074 um ( 0.12 row height)
Cell: u_and/ctmi_98 (SAEDRVT14_AN2_0P5)
  Input location: (5.55,18)
  Legal location: (5.476,18)
  Displacement:   0.074 um ( 0.12 row height)

Legalization succeeded.
Total Legalizer CPU: 0.266
Total Legalizer Wall Time: 0.267
----------------------------------------------------------------

Route-opt legalization complete           CPU:   115 s (  0.03 hr )  ELAPSE:   536 s (  0.15 hr )  MEM-PEAK:  2444 MB
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   28  Alloctr   29  Proc   16 
[ECO: DbIn With Extraction] Total (MB): Used   32  Alloctr   33  Proc 9134 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   28  Alloctr   29  Proc   16 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   32  Alloctr   33  Proc 9134 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   29  Alloctr   29  Proc   16 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   32  Alloctr   33  Proc 9134 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   29  Alloctr   29  Proc   16 
[ECO: Analysis] Total (MB): Used   32  Alloctr   33  Proc 9134 
Num of eco nets = 469
Num of open eco nets = 59
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   29  Alloctr   30  Proc   16 
[ECO: Init] Total (MB): Used   32  Alloctr   33  Proc 9134 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   36  Alloctr   37  Proc 9134 
Info: route.global.delay_based_route_rejection is 16.
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.concurrent_redundant_via_mode                    :        reserve_space       
common.eco_route_concurrent_redundant_via_mode          :        reserve_space       
common.reshield_modified_nets                           :        reshield            
common.via_array_mode                                   :        swap                

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        true                

Begin global routing.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,50.02um,49.80um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   42  Alloctr   43  Proc 9134 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 469
Number of nets to route  = 59
Number of nets with min-layer-mode soft = 13
Number of nets with min-layer-mode soft-cost-medium = 13
59 nets are partially connected,
 of which 59 are detail routed and 0 are global routed.
410 nets are fully connected,
 of which 410 are detail routed and 0 are global routed.
12 nets have non-default rule ndr_2w2s
         12 non-user-specified nets, 12 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 59, Total Half Perimeter Wire Length (HPWL) 1214 microns
HPWL   0 ~   50 microns: Net Count       59     Total HPWL         1214 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   42  Alloctr   43  Proc 9134 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72     on layer (1)    M1
Average gCell capacity  9.21     on layer (2)    M2
Average gCell capacity  6.71     on layer (3)    M3
Average gCell capacity  4.45     on layer (4)    M4
Average gCell capacity  4.52     on layer (5)    M5
Average gCell capacity  4.39     on layer (6)    M6
Average gCell capacity  4.56     on layer (7)    M7
Average gCell capacity  4.10     on layer (8)    M8
Average gCell capacity  3.39     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.16  on layer (1)    M1
Average number of tracks per gCell 10.01         on layer (2)    M2
Average number of tracks per gCell 8.16  on layer (3)    M3
Average number of tracks per gCell 5.01  on layer (4)    M4
Average number of tracks per gCell 5.04  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.04  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.04  on layer (9)    M9
Average number of tracks per gCell 0.17  on layer (10)   MRDL
Number of gCells = 68890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   44  Alloctr   45  Proc 9134 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   44  Alloctr   45  Proc 9134 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   44  Alloctr   45  Proc 9134 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc   32 
[End of Blocked Pin Detection] Total (MB): Used  220  Alloctr  221  Proc 9166 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  220  Alloctr  221  Proc 9166 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    20 Max = 4 GRCs =    17 (0.12%)
Initial. H routing: Overflow =    14 Max = 4 (GRCs =  1) GRCs =    11 (0.16%)
Initial. V routing: Overflow =     6 Max = 3 (GRCs =  1) GRCs =     6 (0.09%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     9 Max = 4 (GRCs =  1) GRCs =     6 (0.09%)
Initial. M3         Overflow =     6 Max = 3 (GRCs =  1) GRCs =     6 (0.09%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.07%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       83.6 10.6 1.76 2.10 0.35 1.02 0.29 0.10 0.03 0.00 0.04 0.04 0.00 0.03
M3       76.9 10.0 6.02 2.83 0.20 2.44 0.44 0.75 0.04 0.00 0.19 0.01 0.03 0.01
M4       73.2 16.2 4.80 5.52 0.00 0.12 0.03 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M5       84.1 12.0 0.41 2.87 0.01 0.30 0.19 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       88.6 6.49 1.90 2.53 0.00 0.00 0.20 0.00 0.00 0.00 0.13 0.00 0.00 0.07
M7       98.7 1.16 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    89.8 6.10 1.60 1.71 0.06 0.42 0.12 0.09 0.01 0.00 0.04 0.01 0.00 0.01


Initial. Total Wire Length = 1.03
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1.03
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 24
Initial. Via VIA12SQ_C count = 24
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr 28 08:18:12 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  220  Alloctr  222  Proc 9166 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    20 Max = 4 GRCs =    17 (0.12%)
phase1. H routing: Overflow =    14 Max = 4 (GRCs =  1) GRCs =    11 (0.16%)
phase1. V routing: Overflow =     6 Max = 3 (GRCs =  1) GRCs =     6 (0.09%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     9 Max = 4 (GRCs =  1) GRCs =     6 (0.09%)
phase1. M3         Overflow =     6 Max = 3 (GRCs =  1) GRCs =     6 (0.09%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.07%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       83.6 10.6 1.76 2.10 0.35 1.02 0.29 0.10 0.03 0.00 0.04 0.04 0.00 0.03
M3       76.9 10.0 6.02 2.83 0.20 2.44 0.44 0.75 0.04 0.00 0.19 0.01 0.03 0.01
M4       73.2 16.2 4.80 5.52 0.00 0.12 0.03 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M5       84.1 12.0 0.41 2.87 0.01 0.30 0.19 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       88.6 6.49 1.90 2.53 0.00 0.00 0.20 0.00 0.00 0.00 0.13 0.00 0.00 0.07
M7       98.7 1.16 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    89.8 6.10 1.60 1.71 0.06 0.42 0.12 0.09 0.01 0.00 0.04 0.01 0.00 0.01


phase1. Total Wire Length = 1.03
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1.03
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 24
phase1. Via VIA12SQ_C count = 24
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Apr 28 08:18:12 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  220  Alloctr  222  Proc 9166 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    20 Max = 4 GRCs =    17 (0.12%)
phase2. H routing: Overflow =    14 Max = 4 (GRCs =  1) GRCs =    11 (0.16%)
phase2. V routing: Overflow =     6 Max = 3 (GRCs =  1) GRCs =     6 (0.09%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     9 Max = 4 (GRCs =  1) GRCs =     6 (0.09%)
phase2. M3         Overflow =     6 Max = 3 (GRCs =  1) GRCs =     6 (0.09%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.07%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       83.6 10.6 1.76 2.10 0.35 1.02 0.29 0.10 0.03 0.00 0.04 0.04 0.00 0.03
M3       76.9 10.0 6.02 2.83 0.20 2.44 0.44 0.75 0.04 0.00 0.19 0.01 0.03 0.01
M4       73.2 16.2 4.80 5.52 0.00 0.12 0.03 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M5       84.1 12.0 0.41 2.87 0.01 0.30 0.19 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       88.6 6.49 1.90 2.53 0.00 0.00 0.20 0.00 0.00 0.00 0.13 0.00 0.00 0.07
M7       98.7 1.16 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    89.8 6.10 1.60 1.71 0.06 0.42 0.12 0.09 0.01 0.00 0.04 0.01 0.00 0.01


phase2. Total Wire Length = 1.03
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 1.03
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 24
phase2. Via VIA12SQ_C count = 24
phase2. Via VIA23SQ_C count = 0
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ count = 0
phase2. Via VIA56SQ count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  180  Proc   32 
[End of Whole Chip Routing] Total (MB): Used  220  Alloctr  221  Proc 9166 

Congestion utilization per direction:
Average vertical track utilization   =  3.20 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  3.19 %
Peak    horizontal track utilization = 56.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc   32 
[End of Global Routing] Total (MB): Used  219  Alloctr  220  Proc 9166 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   68  Alloctr   69  Proc 9166 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   36  Alloctr   36  Proc   32 
[ECO: GR] Total (MB): Used   68  Alloctr   69  Proc 9166 

Start track assignment

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.concurrent_redundant_via_mode                    :        reserve_space       
common.eco_route_concurrent_redundant_via_mode          :        reserve_space       
common.reshield_modified_nets                           :        reshield            
common.via_array_mode                                   :        swap                

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        true                
track.timing_driven                                     :        true                

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   32  Alloctr   34  Proc 9166 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/42       
Routed partition 2/42       
Routed partition 3/42       
Routed partition 4/42       
Routed partition 5/42       
Routed partition 6/42       
Routed partition 7/42       
Routed partition 8/42       
Routed partition 9/42       
Routed partition 10/42      
Routed partition 11/42      
Routed partition 12/42      
Routed partition 13/42      
Routed partition 14/42      
Routed partition 15/42      
Routed partition 16/42      
Routed partition 17/42      
Routed partition 18/42      
Routed partition 19/42      
Routed partition 20/42      
Routed partition 21/42      
Routed partition 22/42      
Routed partition 23/42      
Routed partition 24/42      
Routed partition 25/42      
Routed partition 26/42      
Routed partition 27/42      
Routed partition 28/42      
Routed partition 29/42      
Routed partition 30/42      
Routed partition 31/42      
Routed partition 32/42      
Routed partition 33/42      
Routed partition 34/42      
Routed partition 35/42      
Routed partition 36/42      
Routed partition 37/42      
Routed partition 38/42      
Routed partition 39/42      
Routed partition 40/42      
Routed partition 41/42      
Routed partition 42/42      

Assign Vertical partitions, iteration 0 
Routed partition 1/42       
Routed partition 2/42       
Routed partition 3/42       
Routed partition 4/42       
Routed partition 5/42       
Routed partition 6/42       
Routed partition 7/42       
Routed partition 8/42       
Routed partition 9/42       
Routed partition 10/42      
Routed partition 11/42      
Routed partition 12/42      
Routed partition 13/42      
Routed partition 14/42      
Routed partition 15/42      
Routed partition 16/42      
Routed partition 17/42      
Routed partition 18/42      
Routed partition 19/42      
Routed partition 20/42      
Routed partition 21/42      
Routed partition 22/42      
Routed partition 23/42      
Routed partition 24/42      
Routed partition 25/42      
Routed partition 26/42      
Routed partition 28/42      
Routed partition 28/42      
Routed partition 29/42      
Routed partition 30/42      
Routed partition 31/42      
Routed partition 32/42      
Routed partition 33/42      
Routed partition 34/42      
Routed partition 35/42      
Routed partition 36/42      
Routed partition 37/42      
Routed partition 38/42      
Routed partition 39/42      
Routed partition 40/42      
Routed partition 41/42      
Routed partition 42/42      

Number of wires with overlap after iteration 0 = 59 of 102


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc  152 
[Track Assign: Iteration 0] Total (MB): Used   33  Alloctr   34  Proc 9318 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/42       
Routed partition 2/42       
Routed partition 3/42       
Routed partition 4/42       
Routed partition 5/42       
Routed partition 6/42       
Routed partition 7/42       
Routed partition 8/42       
Routed partition 9/42       
Routed partition 10/42      
Routed partition 11/42      
Routed partition 12/42      
Routed partition 13/42      
Routed partition 14/42      
Routed partition 15/42      
Routed partition 16/42      
Routed partition 17/42      
Routed partition 18/42      
Routed partition 19/42      
Routed partition 20/42      
Routed partition 21/42      
Routed partition 22/42      
Routed partition 23/42      
Routed partition 24/42      
Routed partition 25/42      
Routed partition 26/42      
Routed partition 27/42      
Routed partition 28/42      
Routed partition 29/42      
Routed partition 30/42      
Routed partition 31/42      
Routed partition 32/42      
Routed partition 33/42      
Routed partition 34/42      
Routed partition 35/42      
Routed partition 36/42      
Routed partition 37/42      
Routed partition 38/42      
Routed partition 39/42      
Routed partition 40/42      
Routed partition 41/42      
Routed partition 42/42      

Assign Vertical partitions, iteration 1 
Routed partition 1/42       
Routed partition 2/42       
Routed partition 3/42       
Routed partition 4/42       
Routed partition 5/42       
Routed partition 6/42       
Routed partition 7/42       
Routed partition 8/42       
Routed partition 9/42       
Routed partition 10/42      
Routed partition 11/42      
Routed partition 12/42      
Routed partition 13/42      
Routed partition 14/42      
Routed partition 15/42      
Routed partition 16/42      
Routed partition 17/42      
Routed partition 18/42      
Routed partition 19/42      
Routed partition 20/42      
Routed partition 21/42      
Routed partition 22/42      
Routed partition 23/42      
Routed partition 24/42      
Routed partition 25/42      
Routed partition 26/42      
Routed partition 27/42      
Routed partition 28/42      
Routed partition 29/42      
Routed partition 30/42      
Routed partition 31/42      
Routed partition 32/42      
Routed partition 33/42      
Routed partition 34/42      
Routed partition 35/42      
Routed partition 36/42      
Routed partition 37/42      
Routed partition 38/42      
Routed partition 39/42      
Routed partition 40/42      
Routed partition 41/42      
Routed partition 42/42      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc  152 
[Track Assign: Iteration 1] Total (MB): Used   33  Alloctr   34  Proc 9318 

Number of wires with overlap after iteration 1 = 46 of 94


Wire length and via report:
---------------------------
Number of M1 wires: 35            : 0
Number of M2 wires: 55           VIA12SQ_C: 40
Number of M3 wires: 4            VIA23SQ_C: 8
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ: 0
Number of M6 wires: 0            VIA56SQ: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 94                vias: 48

Total M1 wire length: 2.6
Total M2 wire length: 7.8
Total M3 wire length: 1.0
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 11.4

Longest M1 wire length: 0.1
Longest M2 wire length: 0.4
Longest M3 wire length: 0.4
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc  152 
[Track Assign: Done] Total (MB): Used   32  Alloctr   33  Proc 9318 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[ECO: CDR] Stage (MB): Used   29  Alloctr   30  Proc  200 
[ECO: CDR] Total (MB): Used   32  Alloctr   33  Proc 9318 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.concurrent_redundant_via_mode                    :        reserve_space       
common.eco_route_concurrent_redundant_via_mode          :        reserve_space       
common.reshield_modified_nets                           :        reshield            
common.via_array_mode                                   :        swap                

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.eco_max_number_of_iterations                     :        10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.enable_timing_driven_patch                       :        false               
detail.insert_diodes_during_routing                     :        false               
detail.insert_redundant_vias_layer_order_low_to_high    :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
Total number of nets = 469, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Region based early termination has 81 candidate regions.

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  4/81 Partitions, Violations =   0
Routed  5/81 Partitions, Violations =   2
Routed  6/81 Partitions, Violations =   2
Routed  7/81 Partitions, Violations =   2
Routed  8/81 Partitions, Violations =   2
Routed  9/81 Partitions, Violations =   2
Routed  10/81 Partitions, Violations =  9
Routed  11/81 Partitions, Violations =  9
Routed  12/81 Partitions, Violations =  9
Routed  13/81 Partitions, Violations =  9
Routed  14/81 Partitions, Violations =  9
Routed  15/81 Partitions, Violations =  9
Routed  16/81 Partitions, Violations =  7
Routed  17/81 Partitions, Violations =  7
Routed  18/81 Partitions, Violations =  7
Routed  19/81 Partitions, Violations =  7
Routed  20/81 Partitions, Violations =  7
Routed  21/81 Partitions, Violations =  7
Routed  22/81 Partitions, Violations =  7
Routed  23/81 Partitions, Violations =  18
Routed  24/81 Partitions, Violations =  18
Routed  25/81 Partitions, Violations =  18
Routed  26/81 Partitions, Violations =  18
Routed  27/81 Partitions, Violations =  18
Routed  28/81 Partitions, Violations =  18
Routed  29/81 Partitions, Violations =  18
Routed  30/81 Partitions, Violations =  18
Routed  31/81 Partitions, Violations =  18
Routed  32/81 Partitions, Violations =  18
Routed  33/81 Partitions, Violations =  18
Routed  34/81 Partitions, Violations =  18
Routed  35/81 Partitions, Violations =  18
Routed  36/81 Partitions, Violations =  18
Routed  37/81 Partitions, Violations =  18
Routed  38/81 Partitions, Violations =  18
Routed  39/81 Partitions, Violations =  18
Routed  40/81 Partitions, Violations =  18
Routed  41/81 Partitions, Violations =  16
Routed  42/81 Partitions, Violations =  16
Routed  43/81 Partitions, Violations =  16
Routed  44/81 Partitions, Violations =  16
Routed  45/81 Partitions, Violations =  16
Routed  46/81 Partitions, Violations =  16
Routed  47/81 Partitions, Violations =  16
Routed  48/81 Partitions, Violations =  16
Routed  49/81 Partitions, Violations =  16
Routed  50/81 Partitions, Violations =  16
Routed  51/81 Partitions, Violations =  16
Routed  52/81 Partitions, Violations =  4
Routed  53/81 Partitions, Violations =  4
Routed  54/81 Partitions, Violations =  4
Routed  55/81 Partitions, Violations =  4
Routed  56/81 Partitions, Violations =  4
Routed  57/81 Partitions, Violations =  4
Routed  58/81 Partitions, Violations =  2
Routed  59/81 Partitions, Violations =  2
Routed  60/81 Partitions, Violations =  2
Routed  61/81 Partitions, Violations =  2
Routed  62/81 Partitions, Violations =  2
Routed  63/81 Partitions, Violations =  2
Routed  64/81 Partitions, Violations =  2
Routed  65/81 Partitions, Violations =  2
Routed  66/81 Partitions, Violations =  2
Routed  67/81 Partitions, Violations =  2
Routed  68/81 Partitions, Violations =  2
Routed  69/81 Partitions, Violations =  2
Routed  70/81 Partitions, Violations =  2
Routed  71/81 Partitions, Violations =  2
Routed  72/81 Partitions, Violations =  2
Routed  73/81 Partitions, Violations =  2
Routed  74/81 Partitions, Violations =  2
Routed  75/81 Partitions, Violations =  2
Routed  76/81 Partitions, Violations =  2
Routed  77/81 Partitions, Violations =  2
Routed  78/81 Partitions, Violations =  2
Routed  79/81 Partitions, Violations =  2
Routed  80/81 Partitions, Violations =  2
Routed  81/81 Partitions, Violations =  2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 2

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   70  Alloctr   70  Proc  291 
[Iter 0] Total (MB): Used  102  Alloctr  104  Proc 9610 

End DR iteration 0 with 81 parts


debug: in reduced partition bloat for speedup
Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Iter 1] Stage (MB): Used   70  Alloctr   70  Proc  291 
[Iter 1] Total (MB): Used  102  Alloctr  104  Proc 9610 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = i_operation_0[1]
Net 2 = i_operation_0[0]
Net 3 = i_sel_clock_0[1]
Net 4 = i_sel_clock_0[0]
Net 5 = i_data_a_0[31]
Net 6 = i_data_a_0[30]
Net 7 = i_data_a_0[29]
Net 8 = i_data_a_0[27]
Net 9 = i_data_a_0[20]
Net 10 = i_data_a_0[19]
Net 11 = i_data_a_0[18]
Net 12 = i_data_a_0[17]
Net 13 = i_data_a_0[15]
Net 14 = i_data_a_0[14]
Net 15 = i_data_a_0[9]
Net 16 = i_data_a_0[7]
Net 17 = i_data_a_0[6]
Net 18 = i_data_a_0[3]
Net 19 = i_data_a_0[2]
Net 20 = i_data_a_0[0]
Net 21 = i_data_b_0[31]
Net 22 = i_data_b_0[30]
Net 23 = i_data_b_0[29]
Net 24 = i_data_b_0[28]
Net 25 = i_data_b_0[27]
Net 26 = i_data_b_0[26]
Net 27 = i_data_b_0[25]
Net 28 = i_data_b_0[24]
Net 29 = i_data_b_0[23]
Net 30 = i_data_b_0[22]
Net 31 = i_data_b_0[21]
Net 32 = i_data_b_0[20]
Net 33 = i_data_b_0[19]
Net 34 = i_data_b_0[18]
Net 35 = i_data_b_0[17]
Net 36 = i_data_b_0[16]
Net 37 = i_data_b_0[15]
Net 38 = i_data_b_0[14]
Net 39 = i_data_b_0[13]
Net 40 = i_data_b_0[12]
Net 41 = i_data_b_0[11]
Net 42 = i_data_b_0[10]
Net 43 = i_data_b_0[8]
Net 44 = i_data_b_0[7]
Net 45 = i_data_b_0[6]
Net 46 = i_data_b_0[5]
Net 47 = i_data_b_0[4]
Net 48 = i_data_b_0[3]
Net 49 = i_data_b_0[2]
Net 50 = i_data_b_0[1]
Net 51 = i_data_b_0[0]
Net 52 = i_clock_0
Net 53 = q_div_2
Net 54 = q_div_4
Net 55 = q_div_8
Net 56 = o_clock_w
Net 57 = xor_result[18]
Net 58 = and_result[20]
Net 59 = and_result[19]
Net 60 = and_result[18]
Net 61 = and_result[9]
Net 62 = or_result[30]
Net 63 = or_result[29]
Net 64 = or_result[19]
Net 65 = or_result[18]
Net 66 = or_result[15]
Net 67 = or_result[9]
Net 68 = result[19]
Net 69 = result[18]
Net 70 = result[9]
Net 71 = u_clock_mux/phfnn_1
Net 72 = u_clock_mux/N5
Net 73 = u_mux/ctmn_444
Net 74 = u_mux/ctmn_454
Net 75 = u_mux/ctmn_428
Net 76 = u_mux/ctmn_429
Net 77 = u_mux/ctmn_430
Net 78 = u_mux/ctmn_431
Net 79 = cts6
Net 80 = cts7
Net 81 = u_clock_mux/clock_opt_cts_ZCTSNET_0
Net 82 = VSS
Total number of changed nets = 82 (out of 469)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc  291 
[DR: Done] Total (MB): Used   32  Alloctr   34  Proc 9610 
[ECO: DR] Elapsed real time: 0:00:02 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[ECO: DR] Stage (MB): Used   29  Alloctr   30  Proc  491 
[ECO: DR] Total (MB): Used   32  Alloctr   34  Proc 9610 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    4285 micron
Total Number of Contacts =             2710
Total Number of Wires =                2917
Total Number of PtConns =              121
Total Number of Routed Wires =       2917
Total Routed Wire Length =           4274 micron
Total Number of Routed Contacts =       2710
        Layer                   M1 :          3 micron
        Layer                   M2 :        853 micron
        Layer                   M3 :       1187 micron
        Layer                   M4 :        985 micron
        Layer                   M5 :        686 micron
        Layer                   M6 :        507 micron
        Layer                   M7 :         54 micron
        Layer                   M8 :         10 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via         VIA78SQ_C(rot) :          1
        Via     VIA78SQ_C(rot)_2x1 :          7
        Via              VIA67SQ_C :          1
        Via          VIA67SQ_C_1x2 :          2
        Via          VIA67SQ_C_2x1 :          9
        Via            VIA67SQ_2x1 :          1
        Via       VIA67SQ(rot)_2x1 :          1
        Via                VIA56SQ :         13
        Via            VIA56SQ_1x2 :         22
        Via            VIA56SQ_2x1 :        138
        Via                VIA45SQ :          7
        Via           VIA45SQ(rot) :          8
        Via       VIA45SQ(rot)_1x2 :         29
        Via       VIA45SQ(rot)_2x1 :         21
        Via            VIA45SQ_1x2 :         24
        Via            VIA45SQ_2x1 :        151
        Via         VIA34SQ_C(rot) :         18
        Via     VIA34SQ_C(rot)_1x2 :        189
        Via     VIA34SQ_C(rot)_2x1 :         70
        Via       VIA34SQ(rot)_2x1 :          1
        Via       VIA34SQ(rot)_1x2 :          3
        Via            VIA34SQ_1x2 :          2
        Via            VIA34SQ_2x1 :          1
        Via              VIA23SQ_C :        152
        Via           VIA23SQ(rot) :          1
        Via            VIA2_33SQ_C :          1
        Via          VIA23SQ_C_1x2 :         95
        Via          VIA23SQ_C_2x1 :        367
        Via        VIA23BAR1_C_1x2 :         78
        Via        VIA23BAR1_C_2x1 :          2
        Via            VIA23SQ_2x1 :        114
        Via            VIA23SQ_1x2 :          1
        Via       VIA23SQ(rot)_2x1 :          5
        Via       VIA23SQ(rot)_1x2 :         76
        Via        VIA23BAR2_C_2x1 :        231
        Via        VIA23BAR2_C_1x2 :          2
        Via     VIA23SQ_C(rot)_2x1 :          2
        Via     VIA23SQ_C(rot)_1x2 :          9
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via   VIA23BAR2_C(rot)_2x1 :          7
        Via   VIA23BAR2_C(rot)_1x2 :          3
        Via          VIA23LG_C_2x1 :          1
        Via         VIA12SQ_C(rot) :        727
        Via       VIA12BAR2_C(rot) :          2
        Via                VIA12SQ :          1
        Via           VIA12SQ(rot) :          9
        Via              VIA12BAR2 :          1
        Via       VIA1_32SQ_C(rot) :         15
        Via          VIA12SQ_C_1x2 :          1
        Via          VIA12SQ_C_2x1 :          3
        Via        VIA12BAR1_C_1x2 :         33
        Via        VIA12BAR1_C_2x1 :          5
        Via            VIA12SQ_2x1 :         23
        Via            VIA12SQ_1x2 :         15
        Via        VIA12BAR2_C_2x1 :          1
        Via        VIA12BAR2_C_1x2 :          1
        Via          VIA12LG_C_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 
  Total double via conversion rate    = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
 
  The optimized via conversion rate based on total routed via count = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 

Total number of nets = 469
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    4285 micron
Total Number of Contacts =             2710
Total Number of Wires =                2917
Total Number of PtConns =              121
Total Number of Routed Wires =       2917
Total Routed Wire Length =           4274 micron
Total Number of Routed Contacts =       2710
        Layer                   M1 :          3 micron
        Layer                   M2 :        853 micron
        Layer                   M3 :       1187 micron
        Layer                   M4 :        985 micron
        Layer                   M5 :        686 micron
        Layer                   M6 :        507 micron
        Layer                   M7 :         54 micron
        Layer                   M8 :         10 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via         VIA78SQ_C(rot) :          1
        Via     VIA78SQ_C(rot)_2x1 :          7
        Via              VIA67SQ_C :          1
        Via          VIA67SQ_C_1x2 :          2
        Via          VIA67SQ_C_2x1 :          9
        Via            VIA67SQ_2x1 :          1
        Via       VIA67SQ(rot)_2x1 :          1
        Via                VIA56SQ :         13
        Via            VIA56SQ_1x2 :         22
        Via            VIA56SQ_2x1 :        138
        Via                VIA45SQ :          7
        Via           VIA45SQ(rot) :          8
        Via       VIA45SQ(rot)_1x2 :         29
        Via       VIA45SQ(rot)_2x1 :         21
        Via            VIA45SQ_1x2 :         24
        Via            VIA45SQ_2x1 :        151
        Via         VIA34SQ_C(rot) :         18
        Via     VIA34SQ_C(rot)_1x2 :        189
        Via     VIA34SQ_C(rot)_2x1 :         70
        Via       VIA34SQ(rot)_2x1 :          1
        Via       VIA34SQ(rot)_1x2 :          3
        Via            VIA34SQ_1x2 :          2
        Via            VIA34SQ_2x1 :          1
        Via              VIA23SQ_C :        152
        Via           VIA23SQ(rot) :          1
        Via            VIA2_33SQ_C :          1
        Via          VIA23SQ_C_1x2 :         95
        Via          VIA23SQ_C_2x1 :        367
        Via        VIA23BAR1_C_1x2 :         78
        Via        VIA23BAR1_C_2x1 :          2
        Via            VIA23SQ_2x1 :        114
        Via            VIA23SQ_1x2 :          1
        Via       VIA23SQ(rot)_2x1 :          5
        Via       VIA23SQ(rot)_1x2 :         76
        Via        VIA23BAR2_C_2x1 :        231
        Via        VIA23BAR2_C_1x2 :          2
        Via     VIA23SQ_C(rot)_2x1 :          2
        Via     VIA23SQ_C(rot)_1x2 :          9
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via   VIA23BAR2_C(rot)_2x1 :          7
        Via   VIA23BAR2_C(rot)_1x2 :          3
        Via          VIA23LG_C_2x1 :          1
        Via         VIA12SQ_C(rot) :        727
        Via       VIA12BAR2_C(rot) :          2
        Via                VIA12SQ :          1
        Via           VIA12SQ(rot) :          9
        Via              VIA12BAR2 :          1
        Via       VIA1_32SQ_C(rot) :         15
        Via          VIA12SQ_C_1x2 :          1
        Via          VIA12SQ_C_2x1 :          3
        Via        VIA12BAR1_C_1x2 :         33
        Via        VIA12BAR1_C_2x1 :          5
        Via            VIA12SQ_2x1 :         23
        Via            VIA12SQ_1x2 :         15
        Via        VIA12BAR2_C_2x1 :          1
        Via        VIA12BAR2_C_1x2 :          1
        Via          VIA12LG_C_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 
  Total double via conversion rate    = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
 
  The optimized via conversion rate based on total routed via count = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 
Updating the database ...
...updated 164 nets with eco mode
[ECO: End] Elapsed real time: 0:00:02 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc  491 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 9610 

Route-opt ECO routing complete            CPU:   122 s (  0.03 hr )  ELAPSE:   538 s (  0.15 hr )  MEM-PEAK:  2920 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937705874  3.104670802203  9.863450571091  6.078150664085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578993224  7.876358910482  2.191156175836  0.963761841094
2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111712371  4.701287398162  7.205156584309  8.278388098268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805917928  3.230072345783  1.226291209366  7.050487194780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142530829  6.381697828399  9.187401722495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458904654  3.368405560374  4.897148249020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716014033  7.173454984990  9.939599408373
3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.017031045768  5.811530832649  5.826767583342
4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563453456  2.804144643998  1.265337752200
0.417760313533  1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743642678  2.764697145814  9.324243638770
1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457736292  3.171295997801  9.815957440044
4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.944246978805  5.239586197467  4.802116347382
3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461656592  1.217863903948  7.505895586847  0.800960686343
9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.723294416801  8.793245953015  8.918149919113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.095897051865  1.512392646508  7.396829420513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630189034  5.817949599487  2.343566822627
Information: The stitching and editing of coupling caps is turned ON for design 'ALU_votegui_init_design:ALU_votegui/route_opt.design'. (TIM-125)
Information: Design ALU_votegui has 469 nets, 0 global routed, 467 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'ALU_votegui'. (NEX-022)
---extraction options---
Corner: setup_ss0p72v125c
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
Corner: hold_ff0p88v125c
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
Global options:
 late_ccap_threshold       : 0.0005 pF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : false
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.enable_coupling_cap    : true
Extracting design: ALU_votegui 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 467 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 467, routed nets = 467, across physical hierarchy nets = 0, parasitics cached nets = 467, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt Phase-1 QoR
_____________________
Scenario Mapping Table
1: func::hold_ff0p88v125c
2: func::setup_ss0p72v125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK_MAIN
8: vir_CLOCK_MAIN
9: gen_clk_div2
10: gen_clk_div4
11: gen_clk_div8
12: reg2out
13: in2reg
14: in2out

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    1   8        -          -      -   0.0000     0.0000      0
    1   9        -          -      -   0.0000     0.0000      0
    1  10        -          -      -   0.0000     0.0000      0
    1  11        -          -      -   0.0000     0.0000      0
    1  12        -          -      -   0.0000     0.0000      0
    1  13        -          -      -   0.0000     0.0000      0
    1  14        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    2  13   0.0000     0.0000      0        -          -      -
    2  14   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        -      0.023
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0      0.002
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0      0.023       212.76        377
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt Phase-1 QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt Phase-1 QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0      0.023       212.76        377

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  4
INFO: Dynamic Scenario ASR Mode:  4
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Information: Creating classic rule checker.
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 118 total shapes.
Layer M2: cached 0 shapes out of 1481 total shapes.
Layer M3: cached 0 shapes out of 770 total shapes.
Cached 1800 vias out of 7510 total vias.
Total 0.0700 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xbce6ec40): 784
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xbce6ec40): 784
Total 0.0100 seconds to load 905 cell instances into cellmap
Moveable cells: 228; Application fixed cells: 11; Macro cells: 0; User fixed cells: 666
454 out of 454 data nets are detail routed, 13 out of 13 clock nets are detail routed and total 467 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 0.8942, cell height 0.6000, cell area 0.5365 for total 239 placed and application fixed cells
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

INFO: New Levelizer turned on
Route-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Route-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920

Route-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Route-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Route-opt optimization Phase 19 Iter  3         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Route-opt optimization Phase 19 Iter  4         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Route-opt optimization Phase 19 Iter  5         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Route-opt optimization Phase 19 Iter  6         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Route-opt optimization Phase 19 Iter  7         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Route-opt optimization Phase 19 Iter  8         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920

Route-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: time.si_enable_analysis is on, it could increase the runtime and memory usage. 
Information: CTS will work on the following scenarios. (CTS-101)
   func::hold_ff0p88v125c       (Mode: func; Corner: hold_ff0p88v125c)
   func::setup_ss0p72v125c      (Mode: func; Corner: setup_ss0p72v125c)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 3 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00pF
   Power       : 1.00mW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.user_instance_name_prefix = route_opt_cts_
   time.enable_ccs_rcv_cap = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14slvt/SAEDSLVT14_INV_S_0P5
   saed14slvt/SAEDSLVT14_INV_S_0P75
   saed14slvt/SAEDSLVT14_INV_S_10
   saed14slvt/SAEDSLVT14_INV_S_12
   saed14slvt/SAEDSLVT14_INV_S_16
   saed14slvt/SAEDSLVT14_INV_S_1P5
   saed14slvt/SAEDSLVT14_INV_S_1
   saed14slvt/SAEDSLVT14_INV_S_20
   saed14slvt/SAEDSLVT14_INV_S_2
   saed14slvt/SAEDSLVT14_INV_S_3
   saed14slvt/SAEDSLVT14_INV_S_4
   saed14slvt/SAEDSLVT14_INV_S_5
   saed14slvt/SAEDSLVT14_INV_S_6
   saed14slvt/SAEDSLVT14_INV_S_7
   saed14slvt/SAEDSLVT14_INV_S_8
   saed14slvt/SAEDSLVT14_INV_S_9

ICG reference list:
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_12
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_16
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_1
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_20
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_24
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_2
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_3
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_4
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_5
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_6
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_8
   saed14slvt/SAEDSLVT14_CKGTPL_V5_0P5
   saed14slvt/SAEDSLVT14_CKGTPL_V5_1
   saed14slvt/SAEDSLVT14_CKGTPL_V5_2
   saed14slvt/SAEDSLVT14_CKGTPL_V5_4


register reference list:
   saed14slvt/SAEDSLVT14_FDPCBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FDPCBQ_V2_1
   saed14slvt/SAEDSLVT14_FDPCBQ_V2_2
   saed14slvt/SAEDSLVT14_FDPCBQ_V2_4
   saed14slvt/SAEDSLVT14_FDPCBQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FDPCBQ_V2LP_1
   saed14slvt/SAEDSLVT14_FDPCBQ_V2LP_2
   saed14slvt/SAEDSLVT14_FDPCBQ_V3_1
   saed14slvt/SAEDSLVT14_FDPCBQ_V3_2
   saed14slvt/SAEDSLVT14_FDPCBQ_V3_4
   saed14slvt/SAEDSLVT14_FDPMQ_0P5
   saed14slvt/SAEDSLVT14_FDPMQ_1
   saed14slvt/SAEDSLVT14_FDPMQ_2
   saed14slvt/SAEDSLVT14_FDPMQ_4
   saed14slvt/SAEDSLVT14_FSDPQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FSDPQ_V3_4
   saed14slvt/SAEDSLVT14_FDPQB_V2_1
   saed14slvt/SAEDSLVT14_FDPQB_V2_2
   saed14slvt/SAEDSLVT14_FDPQB_V2_4
   saed14slvt/SAEDSLVT14_FDPQB_V2_8
   saed14slvt/SAEDSLVT14_FDPQB_V2LP_0P5
   saed14slvt/SAEDSLVT14_FDPQB_V2LP_1
   saed14slvt/SAEDSLVT14_FDPQB_V2LP_2
   saed14slvt/SAEDSLVT14_FDPQB_V3_1
   saed14slvt/SAEDSLVT14_FDPQB_V3_2
   saed14slvt/SAEDSLVT14_FDPQB_V3_4
   saed14slvt/SAEDSLVT14_FDPQB_V3_8
   saed14slvt/SAEDSLVT14_FDPQ_V2_1
   saed14slvt/SAEDSLVT14_FDPQ_V2_6
   saed14slvt/SAEDSLVT14_FDPQ_V2_8
   saed14slvt/SAEDSLVT14_FDPQ_V2ECO_1
   saed14slvt/SAEDSLVT14_FDPQ_V3_1
   saed14slvt/SAEDSLVT14_FDPQ_V3_2
   saed14slvt/SAEDSLVT14_FDPQ_V3_4
   saed14slvt/SAEDSLVT14_FDPRBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FDPRBQ_V2_1
   saed14slvt/SAEDSLVT14_FDPRBQ_V2_2
   saed14slvt/SAEDSLVT14_FDPRBQ_V2_4
   saed14slvt/SAEDSLVT14_FDPRBQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FDPRBQ_V2LP_1
   saed14slvt/SAEDSLVT14_FDPRBQ_V2LP_2
   saed14slvt/SAEDSLVT14_FDPRB_V3_2
   saed14slvt/SAEDSLVT14_FDPSBQ_0P5
   saed14slvt/SAEDSLVT14_FDPSBQ_1
   saed14slvt/SAEDSLVT14_FDPSBQ_2
   saed14slvt/SAEDSLVT14_FDPSBQ_4
   saed14slvt/SAEDSLVT14_FDPSQB_2
   saed14slvt/SAEDSLVT14_FDPS_V3_2
   saed14slvt/SAEDSLVT14_FDPSYNSBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FDPSYNSBQ_V2_1
   saed14slvt/SAEDSLVT14_FDPSYNSBQ_V2_2
   saed14slvt/SAEDSLVT14_FDPSYNSBQ_V2_4
   saed14slvt/SAEDSLVT14_FDP_V2_0P5
   saed14slvt/SAEDSLVT14_FDP_V2_1
   saed14slvt/SAEDSLVT14_FDP_V2_2
   saed14slvt/SAEDSLVT14_FDP_V2_4
   saed14slvt/SAEDSLVT14_FDP_V2LP_0P5
   saed14slvt/SAEDSLVT14_FDP_V2LP_1
   saed14slvt/SAEDSLVT14_FDP_V2LP_2
   saed14slvt/SAEDSLVT14_FSDNQ_V3_1
   saed14slvt/SAEDSLVT14_FSDNQ_V3_2
   saed14slvt/SAEDSLVT14_FSDNQ_V3_4
   saed14slvt/SAEDSLVT14_FSDN_V2_1
   saed14slvt/SAEDSLVT14_FSDN_V2_2
   saed14slvt/SAEDSLVT14_FSDN_V2_4
   saed14slvt/SAEDSLVT14_FSDPMQ_0P5
   saed14slvt/SAEDSLVT14_FSDPMQ_1
   saed14slvt/SAEDSLVT14_FSDPMQ_2
   saed14slvt/SAEDSLVT14_FSDPMQ_4
   saed14slvt/SAEDSLVT14_FSDPMQ_LP_0P5
   saed14slvt/SAEDSLVT14_FSDPMQ_LP_1
   saed14slvt/SAEDSLVT14_FSDPMQ_LP_2
   saed14slvt/SAEDSLVT14_FSDPQB_V2_0P5
   saed14slvt/SAEDSLVT14_FSDPQB_V2_1
   saed14slvt/SAEDSLVT14_FSDPQB_V2_2
   saed14slvt/SAEDSLVT14_FSDPQB_V2_4
   saed14slvt/SAEDSLVT14_FSDPQB_V2_8
   saed14slvt/SAEDSLVT14_FSDPQB_V2LP_1
   saed14slvt/SAEDSLVT14_FSDPQB_V3_1
   saed14slvt/SAEDSLVT14_FSDPQB_V3_2
   saed14slvt/SAEDSLVT14_FSDPQB_V3_4
   saed14slvt/SAEDSLVT14_FSDPQB_V2LP_0P5
   saed14slvt/SAEDSLVT14_FSDPQB_V2LP_2
   saed14slvt/SAEDSLVT14_FSDPQB_V3_8
   saed14slvt/SAEDSLVT14_FSDPQ_V2_0P5
   saed14slvt/SAEDSLVT14_FSDPQ_V2_1
   saed14slvt/SAEDSLVT14_FSDPQ_V2_2
   saed14slvt/SAEDSLVT14_FSDPQ_V2_4
   saed14slvt/SAEDSLVT14_FSDPQ_V2LP_1
   saed14slvt/SAEDSLVT14_FSDPQ_V2LP_2
   saed14slvt/SAEDSLVT14_FSDPQ_V3_1
   saed14slvt/SAEDSLVT14_FSDPQ_V3_2
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2_1
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2_2
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2_4
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2LP_1
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2LP_2
   saed14slvt/SAEDSLVT14_FSDPRBQ_V3_1
   saed14slvt/SAEDSLVT14_FSDPRBQ_V3_2
   saed14slvt/SAEDSLVT14_FSDPRBQ_V3_4
   saed14slvt/SAEDSLVT14_FSDPRBQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2_1
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2_2
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2LP_1
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2LP_2
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2_4
   saed14slvt/SAEDSLVT14_FSDPSBQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2_1
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2_2
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2_4
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2LP_1
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2LP_2
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V3_1
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V3_2
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FSDPSYNRBQ_V3_4
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2_0P5
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2_1
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2_2
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2_4
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2LP_1
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2LP_2
   saed14slvt/SAEDSLVT14_FSDPSYNSBQ_V2LP_0P5
   saed14slvt/SAEDSLVT14_FSDP_V2_0P5
   saed14slvt/SAEDSLVT14_FSDP_V2_1
   saed14slvt/SAEDSLVT14_FSDP_V2_2
   saed14slvt/SAEDSLVT14_FSDP_V2_4
   saed14slvt/SAEDSLVT14_FSDP_V2LP_1
   saed14slvt/SAEDSLVT14_FSDP_V2LP_2
   saed14slvt/SAEDSLVT14_FSDN2_V2_0P5
   saed14slvt/SAEDSLVT14_FSDN2_V2_1
   saed14slvt/SAEDSLVT14_FSDN2_V2_2
   saed14slvt/SAEDSLVT14_FSDN2_V2_4
   saed14slvt/SAEDSLVT14_FSDN4_V2_0P5
   saed14slvt/SAEDSLVT14_FSDN4_V2_1
   saed14slvt/SAEDSLVT14_FSDN4_V2_2
   saed14slvt/SAEDSLVT14_FSDN4_V2_4

Information: 'setup_ss0p72v125c' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: sink;     Rule: ndr_leaf; Min Layer: M5; Max Layer: M8
   Design Base; Net Type: internal; Rule: ndr_2w2s; Min Layer: M5; Max Layer: M8
   Design Base; Net Type: root;     Rule: ndr_2w2s; Min Layer: M5; Max Layer: M8

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (gccd2hropt, qor_tns): 1 engines
    Engine R2R_WNS has 1 objectives, 0 enabled moves, iterationLimit = 4, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 1, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.000000, isTargeted 1, isMaximize 1
        Moves enabled: 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.020139, elapsed 0.010226, speed up 1.969392.

CCD-Info: App options set by user
   ccd.fmax_optimization_effort = high
   ccd.post_route_buffer_removal = true
   ccd.timing_effort = high
   route_opt.flow.enable_ccd = true
   route_opt.flow.enable_ccd_clock_drc_fixing = always_off
   route_opt.flow.enable_clock_power_recovery = none
   route_opt.flow.enable_power = true
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 364), data (VR 0, GR 0, DR 2656); stage = auto, isPostRoute = TRUE
Total power = 0.031501, Leakage = 0.024871, Internal = 0.003140, Switching = 0.003490

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::setup_ss0p72v125c
    Scenario func::hold_ff0p88v125c
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::hold_ff0p88v125c , isLeakagePower, isMaxTran
          mode: func, id = 1
          corner: hold_ff0p88v125c, id = 2
          isHold: wns = nan, unweighted tns = 0.000000

    scenario 1: func::setup_ss0p72v125c , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, hold blocked 
          mode: func, id = 1
          corner: setup_ss0p72v125c, id = 1
          isSetup: wns = nan, unweighted tns = 0.000000


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After WNS optimization (wns opto):
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func::setup_ss0p72v125c
    Scenario func::hold_ff0p88v125c
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 0.856311, elapsed 0.429734, speed up 1.992654.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Route-opt optimization Phase 21 Iter  2         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Route-opt optimization Phase 21 Iter  3         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Route-opt optimization Phase 21 Iter  4         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Route-opt optimization Phase 21 Iter  5         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 21 Iter  6         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Route-opt optimization Phase 21 Iter  7         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Route-opt optimization Phase 21 Iter  8         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Route-opt optimization Phase 21 Iter  9         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Route-opt optimization Phase 21 Iter 10         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Route-opt optimization Phase 21 Iter 11         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920

Route-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00031633 cumPct:    65.07 estdown: 0.00016983 cumUp:   18 numDown:   79 status= valid
Knee-Processing :  cumEst: 0.00044080 cumPct:    90.67 estdown: 0.00004536 cumUp:   43 numDown:   54 status= valid
Knee-Processing :  cumEst: 0.00048428 cumPct:    99.61 estdown: 0.00000188 cumUp:   92 numDown:    5 status= valid
Knee-Processing :  cumEst: 0.00048616 cumPct:   100.00 estdown: 0.00000000 cumUp:  213 numDown:    0 status= valid

Route-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
INFO: New Levelizer turned on

Route-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920
Route-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         0        212.76        0.02         377              0.15      2920


Route-opt route preserve complete         CPU:   129 s (  0.04 hr )  ELAPSE:   540 s (  0.15 hr )  MEM-PEAK:  2920 MB
INFO: Sending timing info to router
Generating Timing information  
Design  Scenario func::setup_ss0p72v125c (Mode func Corner setup_ss0p72v125c)
Generating Timing information  ... Done
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 118 total shapes.
Layer M2: cached 0 shapes out of 1481 total shapes.
Layer M3: cached 0 shapes out of 770 total shapes.
Cached 1800 vias out of 7510 total vias.

Legalizing Top Level Design ALU_votegui ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Total 0.0300 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 216 ref cells (164 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2258.89          905        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    905
number of references:               216
number of site rows:                 79
number of locations attempted:     3543
number of locations failed:           6  (0.2%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_DCAP_PV1ECO_6

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_DCAP_PV1ECO_6

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         228 (2740 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: u_sum/add_7_U_23 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (9.694,22.8)
  Legal location: (9.694,22.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_20 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (9.62,24)
  Legal location: (9.62,24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_18 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (7.918,24)
  Legal location: (7.918,24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_15 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (8.584,25.8)
  Legal location: (8.584,25.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_3 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (2.072,24)
  Legal location: (2.072,24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_13 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (7.548,27)
  Legal location: (7.548,27)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_10 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (5.846,27)
  Legal location: (5.846,27)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_8 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (4.884,26.4)
  Legal location: (4.884,26.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_5 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (3.108,26.4)
  Legal location: (3.108,26.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_25 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (11.396,22.8)
  Legal location: (11.396,22.8)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.147
Total Legalizer Wall Time: 0.147
----------------------------------------------------------------

Route-opt legalization complete           CPU:   129 s (  0.04 hr )  ELAPSE:   540 s (  0.15 hr )  MEM-PEAK:  2920 MB
INFO: Router Max Iterations set to : 10 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   28  Alloctr   29  Proc   16 
[ECO: DbIn With Extraction] Total (MB): Used   32  Alloctr   33  Proc 9610 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   28  Alloctr   29  Proc   16 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   32  Alloctr   33  Proc 9610 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   29  Alloctr   29  Proc   16 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   32  Alloctr   33  Proc 9610 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   29  Alloctr   29  Proc   16 
[ECO: Analysis] Total (MB): Used   32  Alloctr   33  Proc 9610 
Num of eco nets = 469
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   29  Alloctr   29  Proc   16 
[ECO: Init] Total (MB): Used   32  Alloctr   33  Proc 9610 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.concurrent_redundant_via_mode                    :        reserve_space       
common.eco_route_concurrent_redundant_via_mode          :        reserve_space       
common.reshield_modified_nets                           :        reshield            
common.via_array_mode                                   :        swap                

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.eco_max_number_of_iterations                     :        10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.enable_timing_driven_patch                       :        false               
detail.insert_diodes_during_routing                     :        false               
detail.insert_redundant_vias_layer_order_low_to_high    :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/9 Partitions, Violations =    0
Checked 2/9 Partitions, Violations =    0
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    0
Checked 5/9 Partitions, Violations =    0
Checked 6/9 Partitions, Violations =    0
Checked 7/9 Partitions, Violations =    0
Checked 8/9 Partitions, Violations =    0
Checked 9/9 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc  828 
[DRC CHECK] Total (MB): Used  102  Alloctr  103  Proc 10438 

Total Wire Length =                    4285 micron
Total Number of Contacts =             2710
Total Number of Wires =                2916
Total Number of PtConns =              121
Total Number of Routed Wires =       2916
Total Routed Wire Length =           4274 micron
Total Number of Routed Contacts =       2710
        Layer                   M1 :          3 micron
        Layer                   M2 :        852 micron
        Layer                   M3 :       1187 micron
        Layer                   M4 :        985 micron
        Layer                   M5 :        686 micron
        Layer                   M6 :        507 micron
        Layer                   M7 :         54 micron
        Layer                   M8 :         10 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via         VIA78SQ_C(rot) :          1
        Via     VIA78SQ_C(rot)_2x1 :          7
        Via              VIA67SQ_C :          1
        Via          VIA67SQ_C_1x2 :          2
        Via          VIA67SQ_C_2x1 :          9
        Via            VIA67SQ_2x1 :          1
        Via       VIA67SQ(rot)_2x1 :          1
        Via                VIA56SQ :         13
        Via            VIA56SQ_1x2 :         22
        Via            VIA56SQ_2x1 :        138
        Via                VIA45SQ :          7
        Via           VIA45SQ(rot) :          8
        Via       VIA45SQ(rot)_1x2 :         29
        Via       VIA45SQ(rot)_2x1 :         21
        Via            VIA45SQ_1x2 :         24
        Via            VIA45SQ_2x1 :        151
        Via         VIA34SQ_C(rot) :         18
        Via     VIA34SQ_C(rot)_1x2 :        189
        Via     VIA34SQ_C(rot)_2x1 :         70
        Via       VIA34SQ(rot)_2x1 :          1
        Via       VIA34SQ(rot)_1x2 :          3
        Via            VIA34SQ_1x2 :          2
        Via            VIA34SQ_2x1 :          1
        Via              VIA23SQ_C :        152
        Via           VIA23SQ(rot) :          1
        Via            VIA2_33SQ_C :          1
        Via          VIA23SQ_C_1x2 :         95
        Via          VIA23SQ_C_2x1 :        367
        Via        VIA23BAR1_C_1x2 :         78
        Via        VIA23BAR1_C_2x1 :          2
        Via            VIA23SQ_2x1 :        114
        Via            VIA23SQ_1x2 :          1
        Via       VIA23SQ(rot)_2x1 :          5
        Via       VIA23SQ(rot)_1x2 :         76
        Via        VIA23BAR2_C_2x1 :        231
        Via        VIA23BAR2_C_1x2 :          2
        Via     VIA23SQ_C(rot)_2x1 :          2
        Via     VIA23SQ_C(rot)_1x2 :          9
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via   VIA23BAR2_C(rot)_2x1 :          7
        Via   VIA23BAR2_C(rot)_1x2 :          3
        Via          VIA23LG_C_2x1 :          1
        Via         VIA12SQ_C(rot) :        727
        Via       VIA12BAR2_C(rot) :          2
        Via                VIA12SQ :          1
        Via           VIA12SQ(rot) :          9
        Via              VIA12BAR2 :          1
        Via       VIA1_32SQ_C(rot) :         15
        Via          VIA12SQ_C_1x2 :          1
        Via          VIA12SQ_C_2x1 :          3
        Via        VIA12BAR1_C_1x2 :         33
        Via        VIA12BAR1_C_2x1 :          5
        Via            VIA12SQ_2x1 :         23
        Via            VIA12SQ_1x2 :         15
        Via        VIA12BAR2_C_2x1 :          1
        Via        VIA12BAR2_C_1x2 :          1
        Via          VIA12LG_C_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 
  Total double via conversion rate    = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
 
  The optimized via conversion rate based on total routed via count = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 

Nets that have been changed:
Total number of changed nets = 0 (out of 469)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc  828 
[DR: Done] Total (MB): Used   32  Alloctr   33  Proc 10438 
[ECO: DR] Elapsed real time: 0:00:00 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: DR] Stage (MB): Used   29  Alloctr   29  Proc  844 
[ECO: DR] Total (MB): Used   32  Alloctr   33  Proc 10438 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    4285 micron
Total Number of Contacts =             2710
Total Number of Wires =                2916
Total Number of PtConns =              121
Total Number of Routed Wires =       2916
Total Routed Wire Length =           4274 micron
Total Number of Routed Contacts =       2710
        Layer                   M1 :          3 micron
        Layer                   M2 :        852 micron
        Layer                   M3 :       1187 micron
        Layer                   M4 :        985 micron
        Layer                   M5 :        686 micron
        Layer                   M6 :        507 micron
        Layer                   M7 :         54 micron
        Layer                   M8 :         10 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via         VIA78SQ_C(rot) :          1
        Via     VIA78SQ_C(rot)_2x1 :          7
        Via              VIA67SQ_C :          1
        Via          VIA67SQ_C_1x2 :          2
        Via          VIA67SQ_C_2x1 :          9
        Via            VIA67SQ_2x1 :          1
        Via       VIA67SQ(rot)_2x1 :          1
        Via                VIA56SQ :         13
        Via            VIA56SQ_1x2 :         22
        Via            VIA56SQ_2x1 :        138
        Via                VIA45SQ :          7
        Via           VIA45SQ(rot) :          8
        Via       VIA45SQ(rot)_1x2 :         29
        Via       VIA45SQ(rot)_2x1 :         21
        Via            VIA45SQ_1x2 :         24
        Via            VIA45SQ_2x1 :        151
        Via         VIA34SQ_C(rot) :         18
        Via     VIA34SQ_C(rot)_1x2 :        189
        Via     VIA34SQ_C(rot)_2x1 :         70
        Via       VIA34SQ(rot)_2x1 :          1
        Via       VIA34SQ(rot)_1x2 :          3
        Via            VIA34SQ_1x2 :          2
        Via            VIA34SQ_2x1 :          1
        Via              VIA23SQ_C :        152
        Via           VIA23SQ(rot) :          1
        Via            VIA2_33SQ_C :          1
        Via          VIA23SQ_C_1x2 :         95
        Via          VIA23SQ_C_2x1 :        367
        Via        VIA23BAR1_C_1x2 :         78
        Via        VIA23BAR1_C_2x1 :          2
        Via            VIA23SQ_2x1 :        114
        Via            VIA23SQ_1x2 :          1
        Via       VIA23SQ(rot)_2x1 :          5
        Via       VIA23SQ(rot)_1x2 :         76
        Via        VIA23BAR2_C_2x1 :        231
        Via        VIA23BAR2_C_1x2 :          2
        Via     VIA23SQ_C(rot)_2x1 :          2
        Via     VIA23SQ_C(rot)_1x2 :          9
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via   VIA23BAR2_C(rot)_2x1 :          7
        Via   VIA23BAR2_C(rot)_1x2 :          3
        Via          VIA23LG_C_2x1 :          1
        Via         VIA12SQ_C(rot) :        727
        Via       VIA12BAR2_C(rot) :          2
        Via                VIA12SQ :          1
        Via           VIA12SQ(rot) :          9
        Via              VIA12BAR2 :          1
        Via       VIA1_32SQ_C(rot) :         15
        Via          VIA12SQ_C_1x2 :          1
        Via          VIA12SQ_C_2x1 :          3
        Via        VIA12BAR1_C_1x2 :         33
        Via        VIA12BAR1_C_2x1 :          5
        Via            VIA12SQ_2x1 :         23
        Via            VIA12SQ_1x2 :         15
        Via        VIA12BAR2_C_2x1 :          1
        Via        VIA12BAR2_C_1x2 :          1
        Via          VIA12LG_C_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 
  Total double via conversion rate    = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
 
  The optimized via conversion rate based on total routed via count = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 

Total number of nets = 469
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    4285 micron
Total Number of Contacts =             2710
Total Number of Wires =                2916
Total Number of PtConns =              121
Total Number of Routed Wires =       2916
Total Routed Wire Length =           4274 micron
Total Number of Routed Contacts =       2710
        Layer                   M1 :          3 micron
        Layer                   M2 :        852 micron
        Layer                   M3 :       1187 micron
        Layer                   M4 :        985 micron
        Layer                   M5 :        686 micron
        Layer                   M6 :        507 micron
        Layer                   M7 :         54 micron
        Layer                   M8 :         10 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via         VIA78SQ_C(rot) :          1
        Via     VIA78SQ_C(rot)_2x1 :          7
        Via              VIA67SQ_C :          1
        Via          VIA67SQ_C_1x2 :          2
        Via          VIA67SQ_C_2x1 :          9
        Via            VIA67SQ_2x1 :          1
        Via       VIA67SQ(rot)_2x1 :          1
        Via                VIA56SQ :         13
        Via            VIA56SQ_1x2 :         22
        Via            VIA56SQ_2x1 :        138
        Via                VIA45SQ :          7
        Via           VIA45SQ(rot) :          8
        Via       VIA45SQ(rot)_1x2 :         29
        Via       VIA45SQ(rot)_2x1 :         21
        Via            VIA45SQ_1x2 :         24
        Via            VIA45SQ_2x1 :        151
        Via         VIA34SQ_C(rot) :         18
        Via     VIA34SQ_C(rot)_1x2 :        189
        Via     VIA34SQ_C(rot)_2x1 :         70
        Via       VIA34SQ(rot)_2x1 :          1
        Via       VIA34SQ(rot)_1x2 :          3
        Via            VIA34SQ_1x2 :          2
        Via            VIA34SQ_2x1 :          1
        Via              VIA23SQ_C :        152
        Via           VIA23SQ(rot) :          1
        Via            VIA2_33SQ_C :          1
        Via          VIA23SQ_C_1x2 :         95
        Via          VIA23SQ_C_2x1 :        367
        Via        VIA23BAR1_C_1x2 :         78
        Via        VIA23BAR1_C_2x1 :          2
        Via            VIA23SQ_2x1 :        114
        Via            VIA23SQ_1x2 :          1
        Via       VIA23SQ(rot)_2x1 :          5
        Via       VIA23SQ(rot)_1x2 :         76
        Via        VIA23BAR2_C_2x1 :        231
        Via        VIA23BAR2_C_1x2 :          2
        Via     VIA23SQ_C(rot)_2x1 :          2
        Via     VIA23SQ_C(rot)_1x2 :          9
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via   VIA23BAR2_C(rot)_2x1 :          7
        Via   VIA23BAR2_C(rot)_1x2 :          3
        Via          VIA23LG_C_2x1 :          1
        Via         VIA12SQ_C(rot) :        727
        Via       VIA12BAR2_C(rot) :          2
        Via                VIA12SQ :          1
        Via           VIA12SQ(rot) :          9
        Via              VIA12BAR2 :          1
        Via       VIA1_32SQ_C(rot) :         15
        Via          VIA12SQ_C_1x2 :          1
        Via          VIA12SQ_C_2x1 :          3
        Via        VIA12BAR1_C_1x2 :         33
        Via        VIA12BAR1_C_2x1 :          5
        Via            VIA12SQ_2x1 :         23
        Via            VIA12SQ_1x2 :         15
        Via        VIA12BAR2_C_2x1 :          1
        Via        VIA12BAR2_C_1x2 :          1
        Via          VIA12LG_C_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 
  Total double via conversion rate    = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
 
  The optimized via conversion rate based on total routed via count = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 0 nets with eco mode
[ECO: End] Elapsed real time: 0:00:01 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc  844 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 10438 

Route-opt ECO routing complete            CPU:   132 s (  0.04 hr )  ELAPSE:   541 s (  0.15 hr )  MEM-PEAK:  3748 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.104670802187  9.863450775231  6.078150664085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358910366  2.191156379076  0.963761841094
2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287398046  7.205156788549  8.278388098268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072345783  1.226291203706  7.050487194780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142530828  6.381697828399  9.187401722495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458904653  3.368405560374  4.897148249020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716014032  7.173454984990  9.939599408373
3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.017031045767  5.811530832649  5.826767583342
4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563453455  2.804144643998  1.265337752200
0.417760313533  1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743642677  2.764697145814  9.324243638770
Information: The stitching and editing of coupling caps is turned ON for design 'ALU_votegui_init_design:ALU_votegui/route_opt.design'. (TIM-125)
Information: Design ALU_votegui has 469 nets, 0 global routed, 467 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'ALU_votegui'. (NEX-022)
---extraction options---
Corner: setup_ss0p72v125c
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
Corner: hold_ff0p88v125c
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
Global options:
 late_ccap_threshold       : 0.0005 pF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : false
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.enable_coupling_cap    : true
Extracting design: ALU_votegui 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 467 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 467, routed nets = 467, across physical hierarchy nets = 0, parasitics cached nets = 467, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt Phase-2 QoR
_____________________
Scenario Mapping Table
1: func::hold_ff0p88v125c
2: func::setup_ss0p72v125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK_MAIN
8: vir_CLOCK_MAIN
9: gen_clk_div2
10: gen_clk_div4
11: gen_clk_div8
12: reg2out
13: in2reg
14: in2out

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    1   8        -          -      -   0.0000     0.0000      0
    1   9        -          -      -   0.0000     0.0000      0
    1  10        -          -      -   0.0000     0.0000      0
    1  11        -          -      -   0.0000     0.0000      0
    1  12        -          -      -   0.0000     0.0000      0
    1  13        -          -      -   0.0000     0.0000      0
    1  14        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    2  13   0.0000     0.0000      0        -          -      -
    2  14   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        -      0.023
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0      0.002
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0      0.023       212.76        377
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt Phase-2 QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt Phase-2 QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0      0.023       212.76        377

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  4
INFO: Dynamic Scenario ASR Mode:  4
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Information: Creating classic rule checker.
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 118 total shapes.
Layer M2: cached 0 shapes out of 1481 total shapes.
Layer M3: cached 0 shapes out of 770 total shapes.
Cached 1800 vias out of 7510 total vias.
Total 0.0700 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xb74f20e0): 784
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xb74f20e0): 784
Total 0.0100 seconds to load 905 cell instances into cellmap
Moveable cells: 228; Application fixed cells: 11; Macro cells: 0; User fixed cells: 666
454 out of 454 data nets are detail routed, 13 out of 13 clock nets are detail routed and total 467 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 0.8942, cell height 0.6000, cell area 0.5365 for total 239 placed and application fixed cells
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

INFO: New Levelizer turned on
Route-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3748
Route-opt optimization Phase 27 Iter  2         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3748

Route-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3748
Route-opt optimization Phase 28 Iter  2         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3748
Route-opt optimization Phase 28 Iter  3         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3748
Route-opt optimization Phase 28 Iter  4         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3748
Route-opt optimization Phase 28 Iter  5         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3748
Route-opt optimization Phase 28 Iter  6         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3748

Route-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3748
Route-opt optimization Phase 29 Iter  2         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3748
Route-opt optimization Phase 29 Iter  3         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3748
Route-opt optimization Phase 29 Iter  4         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3748
Route-opt optimization Phase 29 Iter  5         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3748
Route-opt optimization Phase 29 Iter  6         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3748
Route-opt optimization Phase 29 Iter  7         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3748
Route-opt optimization Phase 29 Iter  8         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3748
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 29 Iter  9         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3748

Route-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3748
Route-opt optimization Phase 30 Iter  2         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3748


Route-opt route preserve complete         CPU:   136 s (  0.04 hr )  ELAPSE:   542 s (  0.15 hr )  MEM-PEAK:  3748 MB
INFO: Sending timing info to router
Generating Timing information  
Design  Scenario func::setup_ss0p72v125c (Mode func Corner setup_ss0p72v125c)
Generating Timing information  ... Done
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 118 total shapes.
Layer M2: cached 0 shapes out of 1481 total shapes.
Layer M3: cached 0 shapes out of 770 total shapes.
Cached 1800 vias out of 7510 total vias.

Legalizing Top Level Design ALU_votegui ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Total 0.0300 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 216 ref cells (164 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2258.89          905        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    905
number of references:               216
number of site rows:                 79
number of locations attempted:     3543
number of locations failed:           6  (0.2%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_DCAP_PV1ECO_6

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_DCAP_PV1ECO_6

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         228 (2740 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: u_sum/add_7_U_23 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (9.694,22.8)
  Legal location: (9.694,22.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_20 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (9.62,24)
  Legal location: (9.62,24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_18 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (7.918,24)
  Legal location: (7.918,24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_15 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (8.584,25.8)
  Legal location: (8.584,25.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_3 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (2.072,24)
  Legal location: (2.072,24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_13 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (7.548,27)
  Legal location: (7.548,27)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_10 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (5.846,27)
  Legal location: (5.846,27)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_8 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (4.884,26.4)
  Legal location: (4.884,26.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_5 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (3.108,26.4)
  Legal location: (3.108,26.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_25 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (11.396,22.8)
  Legal location: (11.396,22.8)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.147
Total Legalizer Wall Time: 0.147
----------------------------------------------------------------

Route-opt legalization complete           CPU:   136 s (  0.04 hr )  ELAPSE:   542 s (  0.15 hr )  MEM-PEAK:  3748 MB
INFO: Router Max Iterations set to : 10 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   28  Alloctr   29  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   32  Alloctr   33  Proc 10438 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   28  Alloctr   29  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   32  Alloctr   33  Proc 10438 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   29  Alloctr   29  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   32  Alloctr   33  Proc 10438 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   29  Alloctr   29  Proc    0 
[ECO: Analysis] Total (MB): Used   32  Alloctr   33  Proc 10438 
Num of eco nets = 469
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   29  Alloctr   29  Proc    0 
[ECO: Init] Total (MB): Used   32  Alloctr   33  Proc 10438 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.concurrent_redundant_via_mode                    :        reserve_space       
common.eco_route_concurrent_redundant_via_mode          :        reserve_space       
common.reshield_modified_nets                           :        reshield            
common.via_array_mode                                   :        swap                

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.eco_max_number_of_iterations                     :        10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.enable_timing_driven_patch                       :        false               
detail.insert_diodes_during_routing                     :        false               
detail.insert_redundant_vias_layer_order_low_to_high    :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/9 Partitions, Violations =    0
Checked 2/9 Partitions, Violations =    0
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    0
Checked 5/9 Partitions, Violations =    0
Checked 6/9 Partitions, Violations =    0
Checked 7/9 Partitions, Violations =    0
Checked 8/9 Partitions, Violations =    0
Checked 9/9 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  102  Alloctr  104  Proc 10439 

Total Wire Length =                    4285 micron
Total Number of Contacts =             2710
Total Number of Wires =                2916
Total Number of PtConns =              121
Total Number of Routed Wires =       2916
Total Routed Wire Length =           4274 micron
Total Number of Routed Contacts =       2710
        Layer                   M1 :          3 micron
        Layer                   M2 :        852 micron
        Layer                   M3 :       1187 micron
        Layer                   M4 :        985 micron
        Layer                   M5 :        686 micron
        Layer                   M6 :        507 micron
        Layer                   M7 :         54 micron
        Layer                   M8 :         10 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via         VIA78SQ_C(rot) :          1
        Via     VIA78SQ_C(rot)_2x1 :          7
        Via              VIA67SQ_C :          1
        Via          VIA67SQ_C_1x2 :          2
        Via          VIA67SQ_C_2x1 :          9
        Via            VIA67SQ_2x1 :          1
        Via       VIA67SQ(rot)_2x1 :          1
        Via                VIA56SQ :         13
        Via            VIA56SQ_1x2 :         22
        Via            VIA56SQ_2x1 :        138
        Via                VIA45SQ :          7
        Via           VIA45SQ(rot) :          8
        Via       VIA45SQ(rot)_1x2 :         29
        Via       VIA45SQ(rot)_2x1 :         21
        Via            VIA45SQ_1x2 :         24
        Via            VIA45SQ_2x1 :        151
        Via         VIA34SQ_C(rot) :         18
        Via     VIA34SQ_C(rot)_1x2 :        189
        Via     VIA34SQ_C(rot)_2x1 :         70
        Via       VIA34SQ(rot)_2x1 :          1
        Via       VIA34SQ(rot)_1x2 :          3
        Via            VIA34SQ_1x2 :          2
        Via            VIA34SQ_2x1 :          1
        Via              VIA23SQ_C :        152
        Via           VIA23SQ(rot) :          1
        Via            VIA2_33SQ_C :          1
        Via          VIA23SQ_C_1x2 :         95
        Via          VIA23SQ_C_2x1 :        367
        Via            VIA23SQ_2x1 :        114
        Via            VIA23SQ_1x2 :          1
        Via        VIA23BAR1_C_1x2 :         78
        Via        VIA23BAR1_C_2x1 :          2
        Via       VIA23SQ(rot)_2x1 :          5
        Via       VIA23SQ(rot)_1x2 :         76
        Via        VIA23BAR2_C_2x1 :        231
        Via        VIA23BAR2_C_1x2 :          2
        Via     VIA23SQ_C(rot)_2x1 :          2
        Via     VIA23SQ_C(rot)_1x2 :          9
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via   VIA23BAR2_C(rot)_2x1 :          7
        Via   VIA23BAR2_C(rot)_1x2 :          3
        Via          VIA23LG_C_2x1 :          1
        Via         VIA12SQ_C(rot) :        727
        Via       VIA12BAR2_C(rot) :          2
        Via                VIA12SQ :          1
        Via           VIA12SQ(rot) :          9
        Via              VIA12BAR2 :          1
        Via       VIA1_32SQ_C(rot) :         15
        Via          VIA12SQ_C_1x2 :          1
        Via          VIA12SQ_C_2x1 :          3
        Via            VIA12SQ_2x1 :         23
        Via            VIA12SQ_1x2 :         15
        Via        VIA12BAR2_C_2x1 :          1
        Via        VIA12BAR2_C_1x2 :          1
        Via        VIA12BAR1_C_1x2 :         33
        Via        VIA12BAR1_C_2x1 :          5
        Via          VIA12LG_C_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 
  Total double via conversion rate    = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
 
  The optimized via conversion rate based on total routed via count = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 

Nets that have been changed:
Total number of changed nets = 0 (out of 469)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   32  Alloctr   33  Proc 10439 
[ECO: DR] Elapsed real time: 0:00:00 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: DR] Stage (MB): Used   29  Alloctr   30  Proc    0 
[ECO: DR] Total (MB): Used   32  Alloctr   33  Proc 10439 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    4285 micron
Total Number of Contacts =             2710
Total Number of Wires =                2916
Total Number of PtConns =              121
Total Number of Routed Wires =       2916
Total Routed Wire Length =           4274 micron
Total Number of Routed Contacts =       2710
        Layer                   M1 :          3 micron
        Layer                   M2 :        852 micron
        Layer                   M3 :       1187 micron
        Layer                   M4 :        985 micron
        Layer                   M5 :        686 micron
        Layer                   M6 :        507 micron
        Layer                   M7 :         54 micron
        Layer                   M8 :         10 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via         VIA78SQ_C(rot) :          1
        Via     VIA78SQ_C(rot)_2x1 :          7
        Via              VIA67SQ_C :          1
        Via          VIA67SQ_C_1x2 :          2
        Via          VIA67SQ_C_2x1 :          9
        Via            VIA67SQ_2x1 :          1
        Via       VIA67SQ(rot)_2x1 :          1
        Via                VIA56SQ :         13
        Via            VIA56SQ_1x2 :         22
        Via            VIA56SQ_2x1 :        138
        Via                VIA45SQ :          7
        Via           VIA45SQ(rot) :          8
        Via       VIA45SQ(rot)_1x2 :         29
        Via       VIA45SQ(rot)_2x1 :         21
        Via            VIA45SQ_1x2 :         24
        Via            VIA45SQ_2x1 :        151
        Via         VIA34SQ_C(rot) :         18
        Via     VIA34SQ_C(rot)_1x2 :        189
        Via     VIA34SQ_C(rot)_2x1 :         70
        Via       VIA34SQ(rot)_2x1 :          1
        Via       VIA34SQ(rot)_1x2 :          3
        Via            VIA34SQ_1x2 :          2
        Via            VIA34SQ_2x1 :          1
        Via              VIA23SQ_C :        152
        Via           VIA23SQ(rot) :          1
        Via            VIA2_33SQ_C :          1
        Via          VIA23SQ_C_1x2 :         95
        Via          VIA23SQ_C_2x1 :        367
        Via            VIA23SQ_2x1 :        114
        Via            VIA23SQ_1x2 :          1
        Via        VIA23BAR1_C_1x2 :         78
        Via        VIA23BAR1_C_2x1 :          2
        Via       VIA23SQ(rot)_2x1 :          5
        Via       VIA23SQ(rot)_1x2 :         76
        Via        VIA23BAR2_C_2x1 :        231
        Via        VIA23BAR2_C_1x2 :          2
        Via     VIA23SQ_C(rot)_2x1 :          2
        Via     VIA23SQ_C(rot)_1x2 :          9
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via   VIA23BAR2_C(rot)_2x1 :          7
        Via   VIA23BAR2_C(rot)_1x2 :          3
        Via          VIA23LG_C_2x1 :          1
        Via         VIA12SQ_C(rot) :        727
        Via       VIA12BAR2_C(rot) :          2
        Via                VIA12SQ :          1
        Via           VIA12SQ(rot) :          9
        Via              VIA12BAR2 :          1
        Via       VIA1_32SQ_C(rot) :         15
        Via          VIA12SQ_C_1x2 :          1
        Via          VIA12SQ_C_2x1 :          3
        Via            VIA12SQ_2x1 :         23
        Via            VIA12SQ_1x2 :         15
        Via        VIA12BAR2_C_2x1 :          1
        Via        VIA12BAR2_C_1x2 :          1
        Via        VIA12BAR1_C_1x2 :         33
        Via        VIA12BAR1_C_2x1 :          5
        Via          VIA12LG_C_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 
  Total double via conversion rate    = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
 
  The optimized via conversion rate based on total routed via count = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 

Total number of nets = 469
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    4285 micron
Total Number of Contacts =             2710
Total Number of Wires =                2916
Total Number of PtConns =              121
Total Number of Routed Wires =       2916
Total Routed Wire Length =           4274 micron
Total Number of Routed Contacts =       2710
        Layer                   M1 :          3 micron
        Layer                   M2 :        852 micron
        Layer                   M3 :       1187 micron
        Layer                   M4 :        985 micron
        Layer                   M5 :        686 micron
        Layer                   M6 :        507 micron
        Layer                   M7 :         54 micron
        Layer                   M8 :         10 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via         VIA78SQ_C(rot) :          1
        Via     VIA78SQ_C(rot)_2x1 :          7
        Via              VIA67SQ_C :          1
        Via          VIA67SQ_C_1x2 :          2
        Via          VIA67SQ_C_2x1 :          9
        Via            VIA67SQ_2x1 :          1
        Via       VIA67SQ(rot)_2x1 :          1
        Via                VIA56SQ :         13
        Via            VIA56SQ_1x2 :         22
        Via            VIA56SQ_2x1 :        138
        Via                VIA45SQ :          7
        Via           VIA45SQ(rot) :          8
        Via       VIA45SQ(rot)_1x2 :         29
        Via       VIA45SQ(rot)_2x1 :         21
        Via            VIA45SQ_1x2 :         24
        Via            VIA45SQ_2x1 :        151
        Via         VIA34SQ_C(rot) :         18
        Via     VIA34SQ_C(rot)_1x2 :        189
        Via     VIA34SQ_C(rot)_2x1 :         70
        Via       VIA34SQ(rot)_2x1 :          1
        Via       VIA34SQ(rot)_1x2 :          3
        Via            VIA34SQ_1x2 :          2
        Via            VIA34SQ_2x1 :          1
        Via              VIA23SQ_C :        152
        Via           VIA23SQ(rot) :          1
        Via            VIA2_33SQ_C :          1
        Via          VIA23SQ_C_1x2 :         95
        Via          VIA23SQ_C_2x1 :        367
        Via            VIA23SQ_2x1 :        114
        Via            VIA23SQ_1x2 :          1
        Via        VIA23BAR1_C_1x2 :         78
        Via        VIA23BAR1_C_2x1 :          2
        Via       VIA23SQ(rot)_2x1 :          5
        Via       VIA23SQ(rot)_1x2 :         76
        Via        VIA23BAR2_C_2x1 :        231
        Via        VIA23BAR2_C_1x2 :          2
        Via     VIA23SQ_C(rot)_2x1 :          2
        Via     VIA23SQ_C(rot)_1x2 :          9
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via   VIA23BAR2_C(rot)_2x1 :          7
        Via   VIA23BAR2_C(rot)_1x2 :          3
        Via          VIA23LG_C_2x1 :          1
        Via         VIA12SQ_C(rot) :        727
        Via       VIA12BAR2_C(rot) :          2
        Via                VIA12SQ :          1
        Via           VIA12SQ(rot) :          9
        Via              VIA12BAR2 :          1
        Via       VIA1_32SQ_C(rot) :         15
        Via          VIA12SQ_C_1x2 :          1
        Via          VIA12SQ_C_2x1 :          3
        Via            VIA12SQ_2x1 :         23
        Via            VIA12SQ_1x2 :         15
        Via        VIA12BAR2_C_2x1 :          1
        Via        VIA12BAR2_C_1x2 :          1
        Via        VIA12BAR1_C_1x2 :         33
        Via        VIA12BAR1_C_2x1 :          5
        Via          VIA12LG_C_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 
  Total double via conversion rate    = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
 
  The optimized via conversion rate based on total routed via count = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 0 nets with eco mode
[ECO: End] Elapsed real time: 0:00:00 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 10439 

Route-opt ECO routing complete            CPU:   139 s (  0.04 hr )  ELAPSE:   543 s (  0.15 hr )  MEM-PEAK:  3749 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.104670802187  9.863450775231  6.078150664085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358910366  2.191156379076  0.963761841094
2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287398046  7.205156788549  8.278388098268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072345783  1.226291203706  7.050487194780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142530828  6.381697828399  9.187401722495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458904653  3.368405560374  4.897148249020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716014032  7.173454984990  9.939599408373
Information: The stitching and editing of coupling caps is turned ON for design 'ALU_votegui_init_design:ALU_votegui/route_opt.design'. (TIM-125)
Information: Design ALU_votegui has 469 nets, 0 global routed, 467 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'ALU_votegui'. (NEX-022)
---extraction options---
Corner: setup_ss0p72v125c
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
Corner: hold_ff0p88v125c
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
Global options:
 late_ccap_threshold       : 0.0005 pF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : false
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.enable_coupling_cap    : true
Extracting design: ALU_votegui 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 467 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 467, routed nets = 467, across physical hierarchy nets = 0, parasitics cached nets = 467, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt Phase-3 QoR
_____________________
Scenario Mapping Table
1: func::hold_ff0p88v125c
2: func::setup_ss0p72v125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK_MAIN
8: vir_CLOCK_MAIN
9: gen_clk_div2
10: gen_clk_div4
11: gen_clk_div8
12: reg2out
13: in2reg
14: in2out

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    1   8        -          -      -   0.0000     0.0000      0
    1   9        -          -      -   0.0000     0.0000      0
    1  10        -          -      -   0.0000     0.0000      0
    1  11        -          -      -   0.0000     0.0000      0
    1  12        -          -      -   0.0000     0.0000      0
    1  13        -          -      -   0.0000     0.0000      0
    1  14        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    2  13   0.0000     0.0000      0        -          -      -
    2  14   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        -      0.023
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0      0.002
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0      0.023       212.76        377
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt Phase-3 QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt Phase-3 QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0      0.023       212.76        377

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  4
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Dynamic Scenario ASR Mode:  4
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Information: Creating classic rule checker.
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 118 total shapes.
Layer M2: cached 0 shapes out of 1481 total shapes.
Layer M3: cached 0 shapes out of 770 total shapes.
Cached 1800 vias out of 7510 total vias.
Total 0.0700 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xfbd0f0a0): 784
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xfbd0f0a0): 784
Total 0.0000 seconds to load 905 cell instances into cellmap
Moveable cells: 228; Application fixed cells: 11; Macro cells: 0; User fixed cells: 666
454 out of 454 data nets are detail routed, 13 out of 13 clock nets are detail routed and total 467 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 0.8942, cell height 0.6000, cell area 0.5365 for total 239 placed and application fixed cells
Info: Running Route-opt flow with size_only mode equal_or_smaller.
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

INFO: New Levelizer turned on
Route-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3749
Route-opt optimization Phase 33 Iter  2         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3749

Route-opt optimization Phase 34 Iter  1         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3749
Route-opt optimization Phase 34 Iter  2         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3749
Route-opt optimization Phase 34 Iter  3         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3749
Route-opt optimization Phase 34 Iter  4         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3749
Route-opt optimization Phase 34 Iter  5         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3749
Route-opt optimization Phase 34 Iter  6         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3749
Route-opt optimization Phase 34 Iter  7         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3749
Route-opt optimization Phase 34 Iter  8         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3749

Route-opt optimization Phase 35 Iter  1         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3749
Route-opt optimization Phase 35 Iter  2         0.00        0.00      0.00         0        212.76        0.02         377              0.15      3749

Route-opt optimization complete                 0.00        0.00      0.00         0        212.76        0.02         377              0.15      3749

Route-opt route preserve complete         CPU:   143 s (  0.04 hr )  ELAPSE:   544 s (  0.15 hr )  MEM-PEAK:  3749 MB
INFO: Sending timing info to router
Generating Timing information  
Design  Scenario func::setup_ss0p72v125c (Mode func Corner setup_ss0p72v125c)
Generating Timing information  ... Done
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 118 total shapes.
Layer M2: cached 0 shapes out of 1481 total shapes.
Layer M3: cached 0 shapes out of 770 total shapes.
Cached 1800 vias out of 7510 total vias.

Legalizing Top Level Design ALU_votegui ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 216 ref cells (164 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2258.89          905        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    905
number of references:               216
number of site rows:                 79
number of locations attempted:     3543
number of locations failed:           6  (0.2%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_DCAP_PV1ECO_6

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_DCAP_PV1ECO_6

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         228 (2740 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: u_sum/add_7_U_23 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (9.694,22.8)
  Legal location: (9.694,22.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_20 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (9.62,24)
  Legal location: (9.62,24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_18 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (7.918,24)
  Legal location: (7.918,24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_15 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (8.584,25.8)
  Legal location: (8.584,25.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_3 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (2.072,24)
  Legal location: (2.072,24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_13 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (7.548,27)
  Legal location: (7.548,27)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_10 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (5.846,27)
  Legal location: (5.846,27)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_8 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (4.884,26.4)
  Legal location: (4.884,26.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_5 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (3.108,26.4)
  Legal location: (3.108,26.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_sum/add_7_U_25 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (11.396,22.8)
  Legal location: (11.396,22.8)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.146
Total Legalizer Wall Time: 0.147
----------------------------------------------------------------

Route-opt legalization complete           CPU:   143 s (  0.04 hr )  ELAPSE:   544 s (  0.15 hr )  MEM-PEAK:  3749 MB
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   28  Alloctr   29  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   32  Alloctr   33  Proc 10439 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   28  Alloctr   29  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   32  Alloctr   33  Proc 10439 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   29  Alloctr   29  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   32  Alloctr   33  Proc 10439 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   29  Alloctr   29  Proc    0 
[ECO: Analysis] Total (MB): Used   32  Alloctr   33  Proc 10439 
Num of eco nets = 469
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   29  Alloctr   29  Proc    0 
[ECO: Init] Total (MB): Used   32  Alloctr   33  Proc 10439 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.concurrent_redundant_via_mode                    :        reserve_space       
common.eco_route_concurrent_redundant_via_mode          :        reserve_space       
common.reshield_modified_nets                           :        reshield            
common.via_array_mode                                   :        swap                

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.eco_max_number_of_iterations                     :        5                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.enable_timing_driven_patch                       :        false               
detail.insert_diodes_during_routing                     :        false               
detail.insert_redundant_vias_layer_order_low_to_high    :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/9 Partitions, Violations =    0
Checked 2/9 Partitions, Violations =    0
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    0
Checked 5/9 Partitions, Violations =    0
Checked 6/9 Partitions, Violations =    0
Checked 7/9 Partitions, Violations =    0
Checked 8/9 Partitions, Violations =    0
Checked 9/9 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  102  Alloctr  104  Proc 10439 

Total Wire Length =                    4285 micron
Total Number of Contacts =             2710
Total Number of Wires =                2916
Total Number of PtConns =              121
Total Number of Routed Wires =       2916
Total Routed Wire Length =           4274 micron
Total Number of Routed Contacts =       2710
        Layer                   M1 :          3 micron
        Layer                   M2 :        852 micron
        Layer                   M3 :       1187 micron
        Layer                   M4 :        985 micron
        Layer                   M5 :        686 micron
        Layer                   M6 :        507 micron
        Layer                   M7 :         54 micron
        Layer                   M8 :         10 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via         VIA78SQ_C(rot) :          1
        Via     VIA78SQ_C(rot)_2x1 :          7
        Via              VIA67SQ_C :          1
        Via          VIA67SQ_C_1x2 :          2
        Via          VIA67SQ_C_2x1 :          9
        Via            VIA67SQ_2x1 :          1
        Via       VIA67SQ(rot)_2x1 :          1
        Via                VIA56SQ :         13
        Via            VIA56SQ_1x2 :         22
        Via            VIA56SQ_2x1 :        138
        Via                VIA45SQ :          7
        Via           VIA45SQ(rot) :          8
        Via       VIA45SQ(rot)_1x2 :         29
        Via       VIA45SQ(rot)_2x1 :         21
        Via            VIA45SQ_1x2 :         24
        Via            VIA45SQ_2x1 :        151
        Via         VIA34SQ_C(rot) :         18
        Via     VIA34SQ_C(rot)_1x2 :        189
        Via     VIA34SQ_C(rot)_2x1 :         70
        Via       VIA34SQ(rot)_2x1 :          1
        Via       VIA34SQ(rot)_1x2 :          3
        Via            VIA34SQ_1x2 :          2
        Via            VIA34SQ_2x1 :          1
        Via              VIA23SQ_C :        152
        Via           VIA23SQ(rot) :          1
        Via            VIA2_33SQ_C :          1
        Via          VIA23SQ_C_1x2 :         95
        Via          VIA23SQ_C_2x1 :        367
        Via        VIA23BAR1_C_1x2 :         78
        Via        VIA23BAR1_C_2x1 :          2
        Via            VIA23SQ_2x1 :        114
        Via            VIA23SQ_1x2 :          1
        Via       VIA23SQ(rot)_2x1 :          5
        Via       VIA23SQ(rot)_1x2 :         76
        Via        VIA23BAR2_C_2x1 :        231
        Via        VIA23BAR2_C_1x2 :          2
        Via     VIA23SQ_C(rot)_2x1 :          2
        Via     VIA23SQ_C(rot)_1x2 :          9
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via   VIA23BAR2_C(rot)_2x1 :          7
        Via   VIA23BAR2_C(rot)_1x2 :          3
        Via          VIA23LG_C_2x1 :          1
        Via         VIA12SQ_C(rot) :        727
        Via       VIA12BAR2_C(rot) :          2
        Via                VIA12SQ :          1
        Via           VIA12SQ(rot) :          9
        Via              VIA12BAR2 :          1
        Via       VIA1_32SQ_C(rot) :         15
        Via          VIA12SQ_C_1x2 :          1
        Via          VIA12SQ_C_2x1 :          3
        Via        VIA12BAR1_C_1x2 :         33
        Via        VIA12BAR1_C_2x1 :          5
        Via            VIA12SQ_2x1 :         23
        Via            VIA12SQ_1x2 :         15
        Via        VIA12BAR2_C_2x1 :          1
        Via        VIA12BAR2_C_1x2 :          1
        Via          VIA12LG_C_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 
  Total double via conversion rate    = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
 
  The optimized via conversion rate based on total routed via count = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 

Nets that have been changed:
Total number of changed nets = 0 (out of 469)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   32  Alloctr   33  Proc 10439 
[ECO: DR] Elapsed real time: 0:00:00 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: DR] Stage (MB): Used   29  Alloctr   29  Proc    0 
[ECO: DR] Total (MB): Used   32  Alloctr   33  Proc 10439 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    4285 micron
Total Number of Contacts =             2710
Total Number of Wires =                2916
Total Number of PtConns =              121
Total Number of Routed Wires =       2916
Total Routed Wire Length =           4274 micron
Total Number of Routed Contacts =       2710
        Layer                   M1 :          3 micron
        Layer                   M2 :        852 micron
        Layer                   M3 :       1187 micron
        Layer                   M4 :        985 micron
        Layer                   M5 :        686 micron
        Layer                   M6 :        507 micron
        Layer                   M7 :         54 micron
        Layer                   M8 :         10 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via         VIA78SQ_C(rot) :          1
        Via     VIA78SQ_C(rot)_2x1 :          7
        Via              VIA67SQ_C :          1
        Via          VIA67SQ_C_1x2 :          2
        Via          VIA67SQ_C_2x1 :          9
        Via            VIA67SQ_2x1 :          1
        Via       VIA67SQ(rot)_2x1 :          1
        Via                VIA56SQ :         13
        Via            VIA56SQ_1x2 :         22
        Via            VIA56SQ_2x1 :        138
        Via                VIA45SQ :          7
        Via           VIA45SQ(rot) :          8
        Via       VIA45SQ(rot)_1x2 :         29
        Via       VIA45SQ(rot)_2x1 :         21
        Via            VIA45SQ_1x2 :         24
        Via            VIA45SQ_2x1 :        151
        Via         VIA34SQ_C(rot) :         18
        Via     VIA34SQ_C(rot)_1x2 :        189
        Via     VIA34SQ_C(rot)_2x1 :         70
        Via       VIA34SQ(rot)_2x1 :          1
        Via       VIA34SQ(rot)_1x2 :          3
        Via            VIA34SQ_1x2 :          2
        Via            VIA34SQ_2x1 :          1
        Via              VIA23SQ_C :        152
        Via           VIA23SQ(rot) :          1
        Via            VIA2_33SQ_C :          1
        Via          VIA23SQ_C_1x2 :         95
        Via          VIA23SQ_C_2x1 :        367
        Via        VIA23BAR1_C_1x2 :         78
        Via        VIA23BAR1_C_2x1 :          2
        Via            VIA23SQ_2x1 :        114
        Via            VIA23SQ_1x2 :          1
        Via       VIA23SQ(rot)_2x1 :          5
        Via       VIA23SQ(rot)_1x2 :         76
        Via        VIA23BAR2_C_2x1 :        231
        Via        VIA23BAR2_C_1x2 :          2
        Via     VIA23SQ_C(rot)_2x1 :          2
        Via     VIA23SQ_C(rot)_1x2 :          9
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via   VIA23BAR2_C(rot)_2x1 :          7
        Via   VIA23BAR2_C(rot)_1x2 :          3
        Via          VIA23LG_C_2x1 :          1
        Via         VIA12SQ_C(rot) :        727
        Via       VIA12BAR2_C(rot) :          2
        Via                VIA12SQ :          1
        Via           VIA12SQ(rot) :          9
        Via              VIA12BAR2 :          1
        Via       VIA1_32SQ_C(rot) :         15
        Via          VIA12SQ_C_1x2 :          1
        Via          VIA12SQ_C_2x1 :          3
        Via        VIA12BAR1_C_1x2 :         33
        Via        VIA12BAR1_C_2x1 :          5
        Via            VIA12SQ_2x1 :         23
        Via            VIA12SQ_1x2 :         15
        Via        VIA12BAR2_C_2x1 :          1
        Via        VIA12BAR2_C_1x2 :          1
        Via          VIA12LG_C_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 
  Total double via conversion rate    = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
 
  The optimized via conversion rate based on total routed via count = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 

Total number of nets = 469
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    4285 micron
Total Number of Contacts =             2710
Total Number of Wires =                2916
Total Number of PtConns =              121
Total Number of Routed Wires =       2916
Total Routed Wire Length =           4274 micron
Total Number of Routed Contacts =       2710
        Layer                   M1 :          3 micron
        Layer                   M2 :        852 micron
        Layer                   M3 :       1187 micron
        Layer                   M4 :        985 micron
        Layer                   M5 :        686 micron
        Layer                   M6 :        507 micron
        Layer                   M7 :         54 micron
        Layer                   M8 :         10 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via         VIA78SQ_C(rot) :          1
        Via     VIA78SQ_C(rot)_2x1 :          7
        Via              VIA67SQ_C :          1
        Via          VIA67SQ_C_1x2 :          2
        Via          VIA67SQ_C_2x1 :          9
        Via            VIA67SQ_2x1 :          1
        Via       VIA67SQ(rot)_2x1 :          1
        Via                VIA56SQ :         13
        Via            VIA56SQ_1x2 :         22
        Via            VIA56SQ_2x1 :        138
        Via                VIA45SQ :          7
        Via           VIA45SQ(rot) :          8
        Via       VIA45SQ(rot)_1x2 :         29
        Via       VIA45SQ(rot)_2x1 :         21
        Via            VIA45SQ_1x2 :         24
        Via            VIA45SQ_2x1 :        151
        Via         VIA34SQ_C(rot) :         18
        Via     VIA34SQ_C(rot)_1x2 :        189
        Via     VIA34SQ_C(rot)_2x1 :         70
        Via       VIA34SQ(rot)_2x1 :          1
        Via       VIA34SQ(rot)_1x2 :          3
        Via            VIA34SQ_1x2 :          2
        Via            VIA34SQ_2x1 :          1
        Via              VIA23SQ_C :        152
        Via           VIA23SQ(rot) :          1
        Via            VIA2_33SQ_C :          1
        Via          VIA23SQ_C_1x2 :         95
        Via          VIA23SQ_C_2x1 :        367
        Via        VIA23BAR1_C_1x2 :         78
        Via        VIA23BAR1_C_2x1 :          2
        Via            VIA23SQ_2x1 :        114
        Via            VIA23SQ_1x2 :          1
        Via       VIA23SQ(rot)_2x1 :          5
        Via       VIA23SQ(rot)_1x2 :         76
        Via        VIA23BAR2_C_2x1 :        231
        Via        VIA23BAR2_C_1x2 :          2
        Via     VIA23SQ_C(rot)_2x1 :          2
        Via     VIA23SQ_C(rot)_1x2 :          9
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via   VIA23BAR2_C(rot)_2x1 :          7
        Via   VIA23BAR2_C(rot)_1x2 :          3
        Via          VIA23LG_C_2x1 :          1
        Via         VIA12SQ_C(rot) :        727
        Via       VIA12BAR2_C(rot) :          2
        Via                VIA12SQ :          1
        Via           VIA12SQ(rot) :          9
        Via              VIA12BAR2 :          1
        Via       VIA1_32SQ_C(rot) :         15
        Via          VIA12SQ_C_1x2 :          1
        Via          VIA12SQ_C_2x1 :          3
        Via        VIA12BAR1_C_1x2 :         33
        Via        VIA12BAR1_C_2x1 :          5
        Via            VIA12SQ_2x1 :         23
        Via            VIA12SQ_1x2 :         15
        Via        VIA12BAR2_C_2x1 :          1
        Via        VIA12BAR2_C_1x2 :          1
        Via          VIA12LG_C_1x2 :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 
  Total double via conversion rate    = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
 
  The optimized via conversion rate based on total routed via count = 64.69% (1753 / 2710 vias)
 
    Layer VIA1       = 10.33% (87     / 842     vias)
        Weight 1     = 10.33% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 89.67% (755     vias)
    Layer VIA2       = 86.60% (995    / 1149    vias)
        Weight 1     = 86.60% (995     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.40% (154     vias)
    Layer VIA3       = 93.66% (266    / 284     vias)
        Weight 1     = 93.66% (266     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.34% (18      vias)
    Layer VIA4       = 93.75% (225    / 240     vias)
        Weight 1     = 93.75% (225     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.25% (15      vias)
    Layer VIA5       = 92.49% (160    / 173     vias)
        Weight 1     = 92.49% (160     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.51% (13      vias)
    Layer VIA6       = 92.86% (13     / 14      vias)
        Weight 1     = 92.86% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (1       vias)
    Layer VIA7       = 87.50% (7      / 8       vias)
        Weight 1     = 87.50% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 12.50% (1       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 0 nets with eco mode
[ECO: End] Elapsed real time: 0:00:00 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 10439 

Route-opt ECO routing complete            CPU:   146 s (  0.04 hr )  ELAPSE:   545 s (  0.15 hr )  MEM-PEAK:  3749 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.104670802187  9.863450775231  6.078150664085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358910366  2.191156379076  0.963761841094
2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287398046  7.205156788549  8.278388098268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072345783  1.226291203706  7.050487194780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142530828  6.381697828399  9.187401722495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458904653  3.368405560374  4.897148249020
Information: The stitching and editing of coupling caps is turned ON for design 'ALU_votegui_init_design:ALU_votegui/route_opt.design'. (TIM-125)
Information: Design ALU_votegui has 469 nets, 0 global routed, 467 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'ALU_votegui'. (NEX-022)
---extraction options---
Corner: setup_ss0p72v125c
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
Corner: hold_ff0p88v125c
 late_cap_scale                : 1
 late_res_scale                : 1
 late_ccap_scale               : 1
 early_cap_scale               : 1
 early_res_scale               : 1
 early_ccap_scale              : 1
Global options:
 late_ccap_threshold       : 0.0005 pF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : false
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.enable_coupling_cap    : true
Extracting design: ALU_votegui 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 467 nets are successfully extracted. (NEX-028)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 467, routed nets = 467, across physical hierarchy nets = 0, parasitics cached nets = 467, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Update timing is using PrimeTime delay calculation. (TIM-201)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func::hold_ff0p88v125c
2: func::setup_ss0p72v125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK_MAIN
8: vir_CLOCK_MAIN
9: gen_clk_div2
10: gen_clk_div4
11: gen_clk_div8
12: reg2out
13: in2reg
14: in2out

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    1   8        -          -      -   0.0000     0.0000      0
    1   9        -          -      -   0.0000     0.0000      0
    1  10        -          -      -   0.0000     0.0000      0
    1  11        -          -      -   0.0000     0.0000      0
    1  12        -          -      -   0.0000     0.0000      0
    1  13        -          -      -   0.0000     0.0000      0
    1  14        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    2  13   0.0000     0.0000      0        -          -      -
    2  14   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        -      0.023
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0      0.002
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0      0.023       212.76        377
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0      0.023       212.76        377

Route-opt command complete                CPU:   149 s (  0.04 hr )  ELAPSE:   545 s (  0.15 hr )  MEM-PEAK:  3749 MB
Route-opt command statistics  CPU=84 sec (0.02 hr) ELAPSED=24 sec (0.01 hr) MEM-PEAK=3.661 GB
Information: Ending 'hyper_route_opt' (FLW-8001)
Information: Time: 2025-04-28 08:18:21 / Session: 0.15 hr / Command: 0.01 hr / Memory: 3749 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
1
Information: 27 out of 32 LGL-050 messages were not printed due to limit 5  (MSG-3913)
Information: 54 out of 64 SQM-1061 messages were not printed due to limit 10  (MSG-3913)
Information: 27 out of 32 SQM-1079 messages were not printed due to limit 5  (MSG-3913)
Information: 22 out of 32 SQM-2004 messages were not printed due to limit 10  (MSG-3913)
fc_shell> set_working_design_stack ALU_votegui_init_design:ALU_votegui/route_auto.design
fc_shell> set_working_design_stack ALU_votegui_init_design:ALU_votegui/route_opt.design
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
fc_shell> 
# Insercion de vias redundantes
if {$habilitar_insercion_vias_redundantes} {
    add_redundant_vias
}Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.concurrent_redundant_via_mode                    :        reserve_space       
common.eco_route_concurrent_redundant_via_mode          :        reserve_space       
common.reshield_modified_nets                           :        reshield            
common.via_array_mode                                   :        swap                

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.eco_max_number_of_iterations                     :        10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.enable_timing_driven_patch                       :        false               
detail.insert_diodes_during_routing                     :        false               
detail.insert_redundant_vias_layer_order_low_to_high    :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   44  Alloctr   45  Proc 9927 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12SQ_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12BAR1_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12BAR1_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12BAR2_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12BAR2_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12LG_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12LG_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

     VIA12SQ    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

     VIA12SQ(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12BAR1    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12BAR1(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12BAR2    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12BAR2(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

     VIA12LG    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

     VIA12LG(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32SQ_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32SQ_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32BAR1_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32BAR1_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32BAR2_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32BAR2_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32LG_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32LG_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA1_32SQ    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA1_32SQ(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32BAR1    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32BAR1(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32BAR2    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32BAR2(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA1_32LG    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA1_32LG(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3SQ_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3SQ_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3BAR1_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3BAR1_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3BAR2_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3BAR2_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3LG_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3LG_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12_3SQ    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12_3SQ(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3BAR1    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3BAR1(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3BAR2    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3BAR2(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12_3LG    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12_3LG(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3SQ_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3SQ_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3BAR1_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3BAR1_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3BAR2_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3BAR2_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3LG_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3LG_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3SQ    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3SQ(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3BAR1    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3BAR1(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3BAR2    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3BAR2(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3LG    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3LG(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA23SQ_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23SQ_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23BAR1_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23BAR1_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23BAR2_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23BAR2_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23LG_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23LG_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

     VIA23SQ    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

     VIA23SQ(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23BAR1    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23BAR1(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23BAR2    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23BAR2(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

     VIA23LG    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

     VIA23LG(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33SQ_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33SQ_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33BAR1_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33BAR1_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33BAR2_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33BAR2_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33LG_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33LG_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA2_33SQ    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA2_33SQ(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33BAR1    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33BAR1(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33BAR2    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33BAR2(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA2_33LG    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA2_33LG(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3SQ_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3SQ_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3BAR1_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3BAR1_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3BAR2_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3BAR2_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3LG_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3LG_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23_3SQ    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23_3SQ(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3BAR1    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3BAR1(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3BAR2    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3BAR2(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23_3LG    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23_3LG(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3SQ_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3SQ_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3BAR1_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3BAR1_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3BAR2_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3BAR2_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3LG_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3LG_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3SQ    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3SQ(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3BAR1    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3BAR1(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3BAR2    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3BAR2(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3LG    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3LG(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

    VIA3_4LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR1_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45LG_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45LG    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA56SQ_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56SQ_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56SQ    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56LG    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA67SQ_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67SQ_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67LG    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA78SQ_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78SQ_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78LG_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78LG    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA89_C    -> VIA89_C_2x1    VIA89_C_1x2   

       VIA89    -> VIA89_C_2x1    VIA89_C_1x2   

     VIA9RDL    -> VIA9RDL_1x2    VIA9RDL_2x1   



        There were 0 out of 1294 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Technology Processing] Total (MB): Used   46  Alloctr   47  Proc 9927 

Begin Redundant via insertion ...

Routed  2/9 Partitions, Violations =    0
Routed  3/9 Partitions, Violations =    0
Routed  4/9 Partitions, Violations =    0
Routed  5/9 Partitions, Violations =    0
Routed  6/9 Partitions, Violations =    3
Routed  7/9 Partitions, Violations =    3
Routed  8/9 Partitions, Violations =    9
Routed  9/9 Partitions, Violations =    9

RedundantVia finished with 9 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      9
        Diff net spacing : 1
        Less than minimum enclosed area : 1
        Less than minimum width : 1
        Less than NDR width : 2
        Off-grid : 2
        Same net spacing : 2


Total Wire Length =                    4283 micron
Total Number of Contacts =             2710
Total Number of Wires =                2918
Total Number of PtConns =              128
Total Number of Routed Wires =       2918
Total Routed Wire Length =           4271 micron
Total Number of Routed Contacts =       2710
        Layer                   M1 :          3 micron
        Layer                   M2 :        852 micron
        Layer                   M3 :       1187 micron
        Layer                   M4 :        984 micron
        Layer                   M5 :        685 micron
        Layer                   M6 :        507 micron
        Layer                   M7 :         54 micron
        Layer                   M8 :         10 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via     VIA78SQ_C(rot)_2x1 :          8
        Via          VIA67SQ_C_1x2 :          2
        Via          VIA67SQ_C_2x1 :         10
        Via       VIA67SQ(rot)_2x1 :          1
        Via            VIA67SQ_2x1 :          1
        Via                VIA56SQ :          4
        Via            VIA56SQ_1x2 :         25
        Via            VIA56SQ_2x1 :        144
        Via           VIA45SQ(rot) :          7
        Via       VIA45SQ(rot)_1x2 :         29
        Via       VIA45SQ(rot)_2x1 :         21
        Via            VIA45SQ_1x2 :         28
        Via            VIA45SQ_2x1 :        155
        Via         VIA34SQ_C(rot) :          5
        Via     VIA34SQ_C(rot)_1x2 :        200
        Via     VIA34SQ_C(rot)_2x1 :         72
        Via       VIA34SQ(rot)_1x2 :          3
        Via       VIA34SQ(rot)_2x1 :          1
        Via            VIA34SQ_1x2 :          2
        Via            VIA34SQ_2x1 :          1
        Via              VIA23SQ_C :         92
        Via            VIA2_33SQ_C :          1
        Via     VIA23SQ_C(rot)_1x2 :         13
        Via     VIA23SQ_C(rot)_2x1 :          3
        Via          VIA23SQ_C_1x2 :         99
        Via          VIA23SQ_C_2x1 :        387
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via        VIA23BAR1_C_1x2 :         86
        Via        VIA23BAR1_C_2x1 :          2
        Via   VIA23BAR2_C(rot)_1x2 :          3
        Via   VIA23BAR2_C(rot)_2x1 :          7
        Via        VIA23BAR2_C_1x2 :          2
        Via        VIA23BAR2_C_2x1 :        243
        Via          VIA23LG_C_2x1 :          1
        Via       VIA23SQ(rot)_1x2 :         83
        Via       VIA23SQ(rot)_2x1 :          5
        Via            VIA23SQ_1x2 :          1
        Via            VIA23SQ_2x1 :        119
        Via         VIA12SQ_C(rot) :        709
        Via       VIA12BAR2_C(rot) :          2
        Via                VIA12SQ :          1
        Via           VIA12SQ(rot) :          9
        Via              VIA12BAR2 :          1
        Via       VIA1_32SQ_C(rot) :         13
        Via          VIA12SQ_C_1x2 :          1
        Via          VIA12SQ_C_2x1 :          3
        Via        VIA12BAR1_C_1x2 :         33
        Via        VIA12BAR1_C_2x1 :          7
        Via        VIA12BAR2_C_1x2 :          1
        Via        VIA12BAR2_C_2x1 :          2
        Via          VIA12LG_C_1x2 :          6
        Via            VIA12SQ_1x2 :         16
        Via            VIA12SQ_2x1 :         38

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 68.86% (1866 / 2710 vias)
 
    Layer VIA1       = 12.71% (107    / 842     vias)
        Weight 1     = 12.71% (107     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 87.29% (735     vias)
    Layer VIA2       = 91.91% (1056   / 1149    vias)
        Weight 1     = 91.91% (1056    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.09% (93      vias)
    Layer VIA3       = 98.24% (279    / 284     vias)
        Weight 1     = 98.24% (279     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.76% (5       vias)
    Layer VIA4       = 97.08% (233    / 240     vias)
        Weight 1     = 97.08% (233     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.92% (7       vias)
    Layer VIA5       = 97.69% (169    / 173     vias)
        Weight 1     = 97.69% (169     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.31% (4       vias)
    Layer VIA6       = 100.00% (14     / 14      vias)
        Weight 1     = 100.00% (14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA7       = 100.00% (8      / 8       vias)
        Weight 1     = 100.00% (8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 68.86% (1866 / 2710 vias)
 
    Layer VIA1       = 12.71% (107    / 842     vias)
    Layer VIA2       = 91.91% (1056   / 1149    vias)
    Layer VIA3       = 98.24% (279    / 284     vias)
    Layer VIA4       = 97.08% (233    / 240     vias)
    Layer VIA5       = 97.69% (169    / 173     vias)
    Layer VIA6       = 100.00% (14     / 14      vias)
    Layer VIA7       = 100.00% (8      / 8       vias)
 
  The optimized via conversion rate based on total routed via count = 68.86% (1866 / 2710 vias)
 
    Layer VIA1       = 12.71% (107    / 842     vias)
        Weight 1     = 12.71% (107     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 87.29% (735     vias)
    Layer VIA2       = 91.91% (1056   / 1149    vias)
        Weight 1     = 91.91% (1056    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.09% (93      vias)
    Layer VIA3       = 98.24% (279    / 284     vias)
        Weight 1     = 98.24% (279     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.76% (5       vias)
    Layer VIA4       = 97.08% (233    / 240     vias)
        Weight 1     = 97.08% (233     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.92% (7       vias)
    Layer VIA5       = 97.69% (169    / 173     vias)
        Weight 1     = 97.69% (169     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.31% (4       vias)
    Layer VIA6       = 100.00% (14     / 14      vias)
        Weight 1     = 100.00% (14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA7       = 100.00% (8      / 8       vias)
        Weight 1     = 100.00% (8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:05 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[RedundantVia] Stage (MB): Used   72  Alloctr   72  Proc    0 
[RedundantVia] Total (MB): Used  104  Alloctr  106  Proc 9927 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:05 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[Dr init] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Dr init] Total (MB): Used  104  Alloctr  106  Proc 9927 
Total number of nets = 469, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Region based early termination has 81 candidate regions.
Start DR iteration 1: non-uniform partition
Routed  1/3 Partitions, Violations =    4
Routed  2/3 Partitions, Violations =    4
Routed  3/3 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Same net via-cut spacing : 1

[Iter 1] Elapsed real time: 0:00:05 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 1] Stage (MB): Used  131  Alloctr  131  Proc    0 
[Iter 1] Total (MB): Used  163  Alloctr  165  Proc 9927 

End DR iteration 1 with 3 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 2] Elapsed real time: 0:00:05 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 2] Stage (MB): Used  131  Alloctr  131  Proc    0 
[Iter 2] Total (MB): Used  163  Alloctr  165  Proc 9927 

End DR iteration 2 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:05 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR] Stage (MB): Used   61  Alloctr   61  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 9927 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    4282 micron
Total Number of Contacts =             2710
Total Number of Wires =                2903
Total Number of PtConns =              119
Total Number of Routed Wires =       2903
Total Routed Wire Length =           4271 micron
Total Number of Routed Contacts =       2710
        Layer                   M1 :          3 micron
        Layer                   M2 :        852 micron
        Layer                   M3 :       1187 micron
        Layer                   M4 :        984 micron
        Layer                   M5 :        684 micron
        Layer                   M6 :        507 micron
        Layer                   M7 :         54 micron
        Layer                   M8 :         10 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via     VIA78SQ_C(rot)_2x1 :          8
        Via          VIA67SQ_C_1x2 :          2
        Via          VIA67SQ_C_2x1 :         10
        Via       VIA67SQ(rot)_2x1 :          1
        Via            VIA67SQ_2x1 :          1
        Via                VIA56SQ :          8
        Via            VIA56SQ_1x2 :         25
        Via            VIA56SQ_2x1 :        140
        Via                VIA45SQ :          3
        Via           VIA45SQ(rot) :          4
        Via       VIA45SQ(rot)_1x2 :         29
        Via       VIA45SQ(rot)_2x1 :         21
        Via            VIA45SQ_1x2 :         28
        Via            VIA45SQ_2x1 :        155
        Via         VIA34SQ_C(rot) :          6
        Via     VIA34SQ_C(rot)_1x2 :        199
        Via     VIA34SQ_C(rot)_2x1 :         72
        Via       VIA34SQ(rot)_1x2 :          3
        Via       VIA34SQ(rot)_2x1 :          1
        Via            VIA34SQ_1x2 :          2
        Via            VIA34SQ_2x1 :          1
        Via              VIA23SQ_C :         96
        Via            VIA2_33SQ_C :          1
        Via     VIA23SQ_C(rot)_1x2 :         12
        Via     VIA23SQ_C(rot)_2x1 :          3
        Via          VIA23SQ_C_1x2 :         99
        Via          VIA23SQ_C_2x1 :        385
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via        VIA23BAR1_C_1x2 :         86
        Via        VIA23BAR1_C_2x1 :          2
        Via   VIA23BAR2_C(rot)_1x2 :          3
        Via   VIA23BAR2_C(rot)_2x1 :          7
        Via        VIA23BAR2_C_1x2 :          2
        Via        VIA23BAR2_C_2x1 :        242
        Via          VIA23LG_C_2x1 :          1
        Via       VIA23SQ(rot)_1x2 :         83
        Via       VIA23SQ(rot)_2x1 :          5
        Via            VIA23SQ_1x2 :          1
        Via            VIA23SQ_2x1 :        119
        Via         VIA12SQ_C(rot) :        710
        Via       VIA12BAR2_C(rot) :          2
        Via                VIA12SQ :          1
        Via           VIA12SQ(rot) :          9
        Via              VIA12BAR2 :          1
        Via       VIA1_32SQ_C(rot) :         13
        Via          VIA12SQ_C_1x2 :          1
        Via          VIA12SQ_C_2x1 :          3
        Via        VIA12BAR1_C_1x2 :         33
        Via        VIA12BAR1_C_2x1 :          6
        Via        VIA12BAR2_C_1x2 :          1
        Via        VIA12BAR2_C_2x1 :          2
        Via          VIA12LG_C_1x2 :          6
        Via            VIA12SQ_1x2 :         16
        Via            VIA12SQ_2x1 :         38

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 68.49% (1856 / 2710 vias)
 
    Layer VIA1       = 12.59% (106    / 842     vias)
        Weight 1     = 12.59% (106     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 87.41% (736     vias)
    Layer VIA2       = 91.56% (1052   / 1149    vias)
        Weight 1     = 91.56% (1052    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.44% (97      vias)
    Layer VIA3       = 97.89% (278    / 284     vias)
        Weight 1     = 97.89% (278     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.11% (6       vias)
    Layer VIA4       = 97.08% (233    / 240     vias)
        Weight 1     = 97.08% (233     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.92% (7       vias)
    Layer VIA5       = 95.38% (165    / 173     vias)
        Weight 1     = 95.38% (165     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.62% (8       vias)
    Layer VIA6       = 100.00% (14     / 14      vias)
        Weight 1     = 100.00% (14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA7       = 100.00% (8      / 8       vias)
        Weight 1     = 100.00% (8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 68.49% (1856 / 2710 vias)
 
    Layer VIA1       = 12.59% (106    / 842     vias)
    Layer VIA2       = 91.56% (1052   / 1149    vias)
    Layer VIA3       = 97.89% (278    / 284     vias)
    Layer VIA4       = 97.08% (233    / 240     vias)
    Layer VIA5       = 95.38% (165    / 173     vias)
    Layer VIA6       = 100.00% (14     / 14      vias)
    Layer VIA7       = 100.00% (8      / 8       vias)
 
  The optimized via conversion rate based on total routed via count = 68.49% (1856 / 2710 vias)
 
    Layer VIA1       = 12.59% (106    / 842     vias)
        Weight 1     = 12.59% (106     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 87.41% (736     vias)
    Layer VIA2       = 91.56% (1052   / 1149    vias)
        Weight 1     = 91.56% (1052    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.44% (97      vias)
    Layer VIA3       = 97.89% (278    / 284     vias)
        Weight 1     = 97.89% (278     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.11% (6       vias)
    Layer VIA4       = 97.08% (233    / 240     vias)
        Weight 1     = 97.08% (233     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.92% (7       vias)
    Layer VIA5       = 95.38% (165    / 173     vias)
        Weight 1     = 95.38% (165     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.62% (8       vias)
    Layer VIA6       = 100.00% (14     / 14      vias)
        Weight 1     = 100.00% (14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA7       = 100.00% (8      / 8       vias)
        Weight 1     = 100.00% (8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 469
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
# Creacion de blindaje
if {$habilitar_creacion_blindaje} {
    create_shields -shielding_mode reshield
    set_extraction_options -virtual_shield_extraction false
}Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
[Shielding: Start] Elapsed real time: 0:00:00 
[Shielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Shielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Shielding: Start] Total (MB): Used   31  Alloctr   33  Proc 9927 
[Shielding: End] Elapsed real time: 0:00:00 
[Shielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Shielding: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Shielding: End] Total (MB): Used   32  Alloctr   33  Proc 9927 
[Shielding: Start] Elapsed real time: 0:00:00 
[Shielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Shielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Shielding: Start] Total (MB): Used   32  Alloctr   33  Proc 9927 
[Shielding: End] Elapsed real time: 0:00:00 
[Shielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Shielding: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Shielding: End] Total (MB): Used   32  Alloctr   33  Proc 9927 
1
# Guarda la cantidad de DRCs despues de la optimizacion de ruteo
if {[get_drc_error_data -quiet zroute.err] == ""} {open_drc_error_data zroute.err}
set drc_despues_route_opt [sizeof_collection [get_drc_errors -quiet -error_data zroute.err]]
0
# Ruteo incremental para arreglar DRCs restantes# Comando de ruteo incremental
set comando_ruteo_incremental "route_detail -incremental true -initial_drc_from_input true"
route_detail -incremental true -initial_drc_from_input true
if {$iteraciones_ruteo_incremental != ""} {lappend comando_ruteo_incremental -max_number_iterations $iteraciones_ruteo_incremental}
route_detail -incremental true -initial_drc_from_input true -max_number_iterations 10
switch $modo_ruteo_incremental {
    "off" {puts "\nINFO: El ruteo incremental esta apagado, no se ejecutara\n"}
    "on" {puts "\nINFO: Ejecutando ruteo incremental\n"; eval $comando_ruteo_incremental}
    "auto" {
        if {\
            ($drc_antes_route_opt < $tope_drc_rute_incemental) && \
            ($drc_despues_route_opt > $drc_min_ruteo_incremental) && \
            (($drc_despues_route_opt - $drc_antes_route_opt) > ($drc_antes_route_opt * $porcent_incr_drc_ruteo_incremental))\
        } {
            puts "\nINFO: Ejecutando ruteo incremental automatico\n"; eval $comando_ruteo_incremental
        }
    }
}
# Conexion de power y ground
####################################################################################################
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 08:19:40 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 910/910
Ground net VSS                909/909
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
1
# Ejecutar check_routes para guardar las violaciones de DRC en la DB
redirect -tee -file ${dir_reportes}/${etapa_actual}/${dir_estado}/chequeo_ruteos.rpt {check_routes}
Information: The command 'check_routes' cleared the undo history. (UNDO-016)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.56 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.56 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)


Start checking for open nets ... 

Total number of nets = 469, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 469 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   32  Alloctr   33  Proc 9927 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.concurrent_redundant_via_mode                    :        reserve_space       
common.eco_route_concurrent_redundant_via_mode          :        reserve_space       
common.reshield_modified_nets                           :        reshield            
common.via_array_mode                                   :        swap                

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.eco_max_number_of_iterations                     :        10                  
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.enable_timing_driven_patch                       :        false               
detail.insert_diodes_during_routing                     :        false               
detail.insert_redundant_vias_layer_order_low_to_high    :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked 2/9 Partitions, Violations =    0
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    0
Checked 5/9 Partitions, Violations =    0
Checked 6/9 Partitions, Violations =    0
Checked 7/9 Partitions, Violations =    0
Checked 8/9 Partitions, Violations =    0
Checked 9/9 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  102  Alloctr  103  Proc 9927 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    4282 micron
Total Number of Contacts =             2710
Total Number of Wires =                2902
Total Number of PtConns =              121
Total Number of Routed Wires =       2902
Total Routed Wire Length =           4270 micron
Total Number of Routed Contacts =       2710
        Layer                   M1 :          3 micron
        Layer                   M2 :        852 micron
        Layer                   M3 :       1187 micron
        Layer                   M4 :        984 micron
        Layer                   M5 :        684 micron
        Layer                   M6 :        507 micron
        Layer                   M7 :         54 micron
        Layer                   M8 :         10 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via     VIA78SQ_C(rot)_2x1 :          8
        Via          VIA67SQ_C_1x2 :          2
        Via          VIA67SQ_C_2x1 :         10
        Via       VIA67SQ(rot)_2x1 :          1
        Via            VIA67SQ_2x1 :          1
        Via                VIA56SQ :          8
        Via            VIA56SQ_1x2 :         25
        Via            VIA56SQ_2x1 :        140
        Via                VIA45SQ :          3
        Via           VIA45SQ(rot) :          4
        Via       VIA45SQ(rot)_1x2 :         29
        Via       VIA45SQ(rot)_2x1 :         21
        Via            VIA45SQ_1x2 :         28
        Via            VIA45SQ_2x1 :        155
        Via         VIA34SQ_C(rot) :          6
        Via     VIA34SQ_C(rot)_1x2 :        199
        Via     VIA34SQ_C(rot)_2x1 :         72
        Via       VIA34SQ(rot)_1x2 :          3
        Via       VIA34SQ(rot)_2x1 :          1
        Via            VIA34SQ_1x2 :          2
        Via            VIA34SQ_2x1 :          1
        Via              VIA23SQ_C :         96
        Via            VIA2_33SQ_C :          1
        Via     VIA23SQ_C(rot)_1x2 :         12
        Via     VIA23SQ_C(rot)_2x1 :          3
        Via          VIA23SQ_C_1x2 :         99
        Via          VIA23SQ_C_2x1 :        385
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via        VIA23BAR1_C_1x2 :         86
        Via        VIA23BAR1_C_2x1 :          2
        Via   VIA23BAR2_C(rot)_1x2 :          3
        Via   VIA23BAR2_C(rot)_2x1 :          7
        Via        VIA23BAR2_C_1x2 :          2
        Via        VIA23BAR2_C_2x1 :        242
        Via          VIA23LG_C_2x1 :          1
        Via       VIA23SQ(rot)_1x2 :         83
        Via       VIA23SQ(rot)_2x1 :          5
        Via            VIA23SQ_1x2 :          1
        Via            VIA23SQ_2x1 :        119
        Via         VIA12SQ_C(rot) :        710
        Via       VIA12BAR2_C(rot) :          2
        Via                VIA12SQ :          1
        Via           VIA12SQ(rot) :          9
        Via              VIA12BAR2 :          1
        Via       VIA1_32SQ_C(rot) :         13
        Via          VIA12SQ_C_1x2 :          1
        Via          VIA12SQ_C_2x1 :          3
        Via        VIA12BAR1_C_1x2 :         33
        Via        VIA12BAR1_C_2x1 :          6
        Via        VIA12BAR2_C_1x2 :          1
        Via        VIA12BAR2_C_2x1 :          2
        Via          VIA12LG_C_1x2 :          6
        Via            VIA12SQ_1x2 :         16
        Via            VIA12SQ_2x1 :         38

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 68.49% (1856 / 2710 vias)
 
    Layer VIA1       = 12.59% (106    / 842     vias)
        Weight 1     = 12.59% (106     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 87.41% (736     vias)
    Layer VIA2       = 91.56% (1052   / 1149    vias)
        Weight 1     = 91.56% (1052    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.44% (97      vias)
    Layer VIA3       = 97.89% (278    / 284     vias)
        Weight 1     = 97.89% (278     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.11% (6       vias)
    Layer VIA4       = 97.08% (233    / 240     vias)
        Weight 1     = 97.08% (233     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.92% (7       vias)
    Layer VIA5       = 95.38% (165    / 173     vias)
        Weight 1     = 95.38% (165     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.62% (8       vias)
    Layer VIA6       = 100.00% (14     / 14      vias)
        Weight 1     = 100.00% (14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA7       = 100.00% (8      / 8       vias)
        Weight 1     = 100.00% (8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 68.49% (1856 / 2710 vias)
 
    Layer VIA1       = 12.59% (106    / 842     vias)
    Layer VIA2       = 91.56% (1052   / 1149    vias)
    Layer VIA3       = 97.89% (278    / 284     vias)
    Layer VIA4       = 97.08% (233    / 240     vias)
    Layer VIA5       = 95.38% (165    / 173     vias)
    Layer VIA6       = 100.00% (14     / 14      vias)
    Layer VIA7       = 100.00% (8      / 8       vias)
 
  The optimized via conversion rate based on total routed via count = 68.49% (1856 / 2710 vias)
 
    Layer VIA1       = 12.59% (106    / 842     vias)
        Weight 1     = 12.59% (106     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 87.41% (736     vias)
    Layer VIA2       = 91.56% (1052   / 1149    vias)
        Weight 1     = 91.56% (1052    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  8.44% (97      vias)
    Layer VIA3       = 97.89% (278    / 284     vias)
        Weight 1     = 97.89% (278     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.11% (6       vias)
    Layer VIA4       = 97.08% (233    / 240     vias)
        Weight 1     = 97.08% (233     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  2.92% (7       vias)
    Layer VIA5       = 95.38% (165    / 173     vias)
        Weight 1     = 95.38% (165     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  4.62% (8       vias)
    Layer VIA6       = 100.00% (14     / 14      vias)
        Weight 1     = 100.00% (14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA7       = 100.00% (8      / 8       vias)
        Weight 1     = 100.00% (8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 469, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


# Guarda el bloque
save_blockInformation: Saving block 'ALU_votegui_init_design:ALU_votegui/route_opt.design'
1
# Reportes de QoR
####################################################################################################
set reportar_etapa post_route
post_route
set reportar_escenarios_activos $escenarios_activos_route_opt
func::setup_ss0p72v125c func::hold_ff0p88v125c
source "report_qor.tcl"
INFO: Etapa a reportar post_route

Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is configured for hold/leakage_power/max_transition/min_capacitance, but is inactive.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is configured for setup/leakage_power/dynamic_power/max_transition/max_capacitance, but is inactive.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is active for hold/leakage_power/max_transition/min_capacitance analysis.

INFO: Reportando timing y QoR ...

****************************************
Report : qor
        -summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 08:20:03 2025
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func::setup_ss0p72v125c (Setup)             --          0.000              0
Design             (Setup)               --          0.000              0

func::hold_ff0p88v125c (Hold)             --          0.000              0
Design             (Hold)                --          0.000              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           212.765
Cell Area (netlist and physical only):         320.257
Nets with DRC Violations:        0
1
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis, AWP, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 08:20:03 2025
****************************************

No setup violations found.


No hold violations found.


1

INFO: Analizando violaciones del diseno ...

Information: Starting 'analyze_design_violations' (FLW-8000)
Information: Time: 2025-04-28 08:20:03 / Session: 0.18 hr / Command: 0.00 hr / Memory: 3749 MB (FLW-8100)

****************************************
Report : Violation analysis
Design : ALU_votegui
Block  : ALU_votegui_init_design:ALU_votegui/route_opt.design
Version: U-2022.12
Date   : Mon Apr 28 08:20:03 2025
****************************************

START_CMD: analyze_design_violations CPU:    220 s ( 0.06 hr) ELAPSE:    647 s ( 0.18 hr) MEM-PEAK:  3749 Mb Mon Apr 28 08:20:03 2025
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0300 seconds to build cellmap data
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xb1149440): 289
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xb1149440): 289
Total 0.0100 seconds to load 905 cell instances into cellmap
Moveable cells: 228; Application fixed cells: 11; Macro cells: 0; User fixed cells: 666
454 out of 454 data nets are detail routed, 13 out of 13 clock nets are detail routed and total 467 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 0.8942, cell height 0.6000, cell area 0.5365 for total 239 placed and application fixed cells
Design utilization is 0.244057

  Start analyzing SETUP violations.

    No setup violation was found. 

END_CMD: analyze_design_violations CPU:    220 s ( 0.06 hr) ELAPSE:    648 s ( 0.18 hr) MEM-PEAK:  3749 Mb Mon Apr 28 08:20:04 2025
Information: Ending 'analyze_design_violations' (FLW-8001)
Information: Time: 2025-04-28 08:20:04 / Session: 0.18 hr / Command: 0.00 hr / Memory: 3749 MB (FLW-8100)
Information: Starting 'analyze_design_violations' (FLW-8000)
Information: Time: 2025-04-28 08:20:04 / Session: 0.18 hr / Command: 0.00 hr / Memory: 3749 MB (FLW-8100)

****************************************
Report : Violation analysis
Design : ALU_votegui
Block  : ALU_votegui_init_design:ALU_votegui/route_opt.design
Version: U-2022.12
Date   : Mon Apr 28 08:20:04 2025
****************************************

START_CMD: analyze_design_violations CPU:    220 s ( 0.06 hr) ELAPSE:    648 s ( 0.18 hr) MEM-PEAK:  3749 Mb Mon Apr 28 08:20:04 2025
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0300 seconds to build cellmap data
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0x10541b050): 289
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0x10541b050): 289
Total 0.0100 seconds to load 905 cell instances into cellmap
Moveable cells: 228; Application fixed cells: 11; Macro cells: 0; User fixed cells: 666
454 out of 454 data nets are detail routed, 13 out of 13 clock nets are detail routed and total 467 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 0.8942, cell height 0.6000, cell area 0.5365 for total 239 placed and application fixed cells
Design utilization is 0.244057

  Start analyzing HOLD violations.

    No hold violation was found. 

END_CMD: analyze_design_violations CPU:    221 s ( 0.06 hr) ELAPSE:    648 s ( 0.18 hr) MEM-PEAK:  3749 Mb Mon Apr 28 08:20:04 2025
Information: Ending 'analyze_design_violations' (FLW-8001)
Information: Time: 2025-04-28 08:20:04 / Session: 0.18 hr / Command: 0.00 hr / Memory: 3749 MB (FLW-8100)

INFO: Reportando informacion de las redes de clock y QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: time.si_enable_analysis is on, it could increase the runtime and memory usage. 
Warning: The scenario func::hold_ff0p88v125c has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 08:20:04 2025
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

=======================================================
==== Summary Reporting for Corner hold_ff0p88v125c ====
=======================================================

====================================================== Summary Table for Corner hold_ff0p88v125c =======================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::hold_ff0p88v125c
CLOCK_MAIN                              M,D        33     11        9     2.220     8.081     0.092     0.056         0         0   217.884
 gen_clk_div2                             G        33      9        9     2.220     6.127     0.074     0.039         0         0   180.208
  gen_clk_div4                            G        33      8        8     2.042     4.662     0.061     0.020         0         0   167.050
   gen_clk_div8                           G        33      7        7     1.865     3.197     0.048     0.006         0         0   159.091
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         33     11        9     2.220     8.081     0.092     0.056         0         0   217.884


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
========================================================
==== Summary Reporting for Corner setup_ss0p72v125c ====
========================================================

====================================================== Summary Table for Corner setup_ss0p72v125c ======================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::setup_ss0p72v125c
CLOCK_MAIN                              M,D        33     11        9     2.220     8.081     0.154     0.092         0         0   217.884
 gen_clk_div2                             G        33      9        9     2.220     6.127     0.129     0.064         0         0   180.208
  gen_clk_div4                            G        33      8        8     2.042     4.662     0.108     0.034         0         0   167.050
   gen_clk_div8                           G        33      7        7     1.865     3.197     0.088     0.012         0         0   159.091
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         33     11        9     2.220     8.081     0.154     0.092         0         0   217.884


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/latencia_clocks.rpt
Dispatching command : 'report_clock_qor -type area -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/area_celdas_clock.rpt
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/estructura_clocks.rpt
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/drc_clocks.rpt
Dispatching command : 'report_clock_timing -type summary -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/resumen_timing_clocks.rpt
Dispatching command : 'report_clock_timing -type skew -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/skew_clocks.rpt
Dispatching command : 'report_clock_timing -type latency -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/latencia_timing_clocks.rpt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/latencia_clocks.rpt'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/area_celdas_clock.rpt'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/estructura_clocks.rpt'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/drc_clocks.rpt'

Completed 'report_clock_timing -type summary -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/resumen_timing_clocks.rpt'

Completed 'report_clock_timing -type skew -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/skew_clocks.rpt'

Completed 'report_clock_timing -type latency -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/latencia_timing_clocks.rpt'


INFO: Ejecutando report_power ...


INFO: Ejecutando report_power ...

****************************************
Report : power
        -significant_digits 3
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 08:20:11 2025
****************************************
Information: Activity for scenario func::setup_ss0p72v125c was cached, no propagation required. (POW-005)
Information: Activity for scenario func::hold_ff0p88v125c was cached, no propagation required. (POW-005)
Mode: func
Corner: hold_ff0p88v125c
Scenario: func::hold_ff0p88v125c
Voltage: 0.880
Temperature: 125.000

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1mW
Leakage Power Unit   : 1mW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.000 (default)
VSS (ground) probability 1.000 (default)

  Cell Internal Power    = N/A ( N/A )
  Net Switching Power    = N/A ( N/A )
Total Dynamic Power      = N/A (  0.0%)

Cell Leakage Power       = 2.254e-02 mW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                         N/A                    N/A              0.000e+00              0.000e+00    (  0.0%)         
memory                         N/A                    N/A              0.000e+00              0.000e+00    (  0.0%)         
black_box                      N/A                    N/A              1.170e-06              1.170e-06    (  0.0%)         
clock_network                  N/A                    N/A              1.089e-02              1.089e-02    ( 48.3%)        i
register                       N/A                    N/A              1.626e-03              1.626e-03    (  7.2%)         
sequential                     N/A                    N/A              1.309e-04              1.309e-04    (  0.6%)         
combinational                  N/A                    N/A              9.889e-03              9.889e-03    ( 43.9%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                          N/A                    N/A              2.254e-02 mW           2.254e-02 mW
Mode: func
Corner: setup_ss0p72v125c
Scenario: func::setup_ss0p72v125c
Voltage: 0.720
Temperature: 125.000

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1mW
Leakage Power Unit   : 1mW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.000 (default)
VSS (ground) probability 1.000 (default)

  Cell Internal Power    = 3.141e-03 mW ( 47.3%)
  Net Switching Power    = 3.500e-03 mW ( 52.7%)
Total Dynamic Power      = 6.641e-03 mW (100.0%)

Cell Leakage Power       = 2.334e-03 mW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                   0.000e+00              0.000e+00              0.000e+00              0.000e+00    (  0.0%)         
memory                   0.000e+00              0.000e+00              0.000e+00              0.000e+00    (  0.0%)         
black_box                0.000e+00              0.000e+00              1.144e-07              1.144e-07    (  0.0%)         
clock_network            1.701e-03              1.095e-03              8.837e-04              3.680e-03    ( 41.0%)        i
register                 3.175e-04              1.188e-04              7.742e-05              5.137e-04    (  5.7%)         
sequential               0.000e+00              0.000e+00              1.879e-05              1.879e-05    (  0.2%)         
combinational            1.122e-03              2.286e-03              1.354e-03              4.762e-03    ( 53.1%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                    3.141e-03 mW           3.500e-03 mW           2.334e-03 mW           8.975e-03 mW
1

INFO: Ejecutando timing constraints ...

Dispatching command : 'report_modes -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_escenarios}/modos.rpt
Dispatching command : 'report_pvt -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_escenarios}/pvt.rpt
Dispatching command : 'report_corners [all_corners]' > ${dir_reportes}/${etapa_actual}/${dir_escenarios}/corners.rpt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_modes -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_escenarios}/modos.rpt'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_escenarios}/pvt.rpt'

Completed 'report_corners [all_corners]' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_escenarios}/corners.rpt'


INFO: Reportando informacion del diseno ...

****************************************
Report : report_utilization
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 08:20:15 2025
****************************************
Utilization Ratio:                      0.1921
Utilization options:
 - Area calculation based on:           site_row of block ALU_votegui/route_opt
 - Categories of objects excluded:      hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:                             2258.8944
Total Capacity Area:                    2251.9680
Total Area of cells:                    432.5892
Area of excluded objects:
 - hard_macros         :                0.0000
 - macro_keepouts      :                0.0000
 - soft_macros         :                0.0000
 - io_cells            :                2.6640
 - hard_blockages      :                0.0000
Total Area of excluded objects:         2.6640
Ratio of excluded objects:              0.0012

Utilization of site-rows with:
 - Site 'unit':                         0.1921

0.1921

INFO: Chequeando problemas del diseno ...


INFO: Reportando unidades ...


INFO: Reportando configuraciones que no estan por defecto ...


INFO: Reportando informacion de redes ideales ...

****************************************
Report : Report drc errors
Design : ALU_votegui
Data   : zroute.err
Type   : error_type
Version: U-2022.12
Date   : Mon Apr 28 08:20:15 2025
****************************************

ErrorSet                                    Total   Visible     Fixed   Ignored
--------------------------------------------------------------------------------
Design : ALU_votegui                        0       0           0       0
      Data : zroute.err                     0       0           0       0
1
Information: write_qor_data is capturing data for label route_opt to the ./datos_qor directory.  (RPT-180)
Information: Running write_qor_data for label 'route_opt' and report 'report_area'  (RPT-190)
Information: Running write_qor_data for label 'route_opt' and report 'report_design'  (RPT-190)
Information: Running write_qor_data for label 'route_opt' and report 'report_multibit'  (RPT-190)
Information: Running write_qor_data for label 'route_opt' and report 'report_threshold_voltage_groups'  (RPT-190)
Information: Running write_qor_data for label 'route_opt' and report 'report_utilization'  (RPT-190)
Information: Running write_qor_data for label 'route_opt' and report 'report_qor'  (RPT-190)
Information: Running write_qor_data for label 'route_opt' and report 'report_global_timing'  (RPT-190)
Information: Running write_qor_data for label 'route_opt' and report 'report_constraints'  (RPT-190)
Information: Running write_qor_data for label 'route_opt' and report 'report_clock_gating'  (RPT-190)
Information: Running write_qor_data for label 'route_opt' and report 'report_power'  (RPT-190)
Information: Using scenario func::setup_ss0p72v125c for dynamic power in summary reports.  (RPT-134)
Information: Using scenario func::setup_ss0p72v125c for leakage power in summary reports.  (RPT-134)
Information: Running write_qor_data for label 'route_opt' and report 'report_congestion'  (RPT-190)
Information: Running write_qor_data for label 'route_opt' and report 'check_routes'  (RPT-190)
Error: Errors occurred during write_qor_data while running the 'check_routes' report.  (RPT-181)
Information: compare_qor_data has written the QORsum report.  View it using view_qor_data -location ./comparacion_qor/index.html  (RPT-200)
Information: 7 out of 12 LGL-050 messages were not printed due to limit 5 (after 'source' at fc_shell-be-2.nsuWHB:6) (MSG-3913)
Information: 374 out of 384 POW-046 messages were not printed due to limit 10 (after 'source' at fc_shell-be-2.nsuWHB:6) (MSG-3913)
# Finalizacion de la ejecucion
####################################################################################################
# Informacion de la ejecucion
set tiempo_final [clock seconds]
1745839286
set runtime [expr $tiempo_final - $tiempo_comienzo]
338
set runtime [expr $runtime/60]
5
set memKB [get_mem]
3839340
set memGB [expr ($memKB * 1.0)/(1024*1024)]
3.66147994995
puts "INFO: Informacion de la ejecucion:"
INFO: Informacion de la ejecucion:
puts " - Comienzo: [clock format $tiempo_comienzo -format {%H:%M:%S - %d %b %Y}]"
 - Comienzo: 08:15:48 - 28 Apr 2025
puts " - Final: [clock format $tiempo_final -format {%H:%M:%S - %d %b %Y}]"
 - Final: 08:21:26 - 28 Apr 2025
puts " - Runtime: $runtime min"
 - Runtime: 5 min
puts " - Memoria usada: [format "%.3f" $memGB] GB"
 - Memoria usada: 3.661 GB
# Reportes de QoR
write_qor_data -report_list "performance host_machine report_app_options" -label $etapa_actual -output $dir_qor
Information: write_qor_data is capturing data for label route_opt to the ./datos_qor directory.  (RPT-180)
Information: Running write_qor_data for label 'route_opt' and report 'report_app_options'  (RPT-190)
Information: Running write_qor_data for label 'route_opt' and report 'host_machine'  (RPT-190)
Information: Running write_qor_data for label 'route_opt' and report 'performance'  (RPT-190)
if {[file exists ${etapa_actual}.log]} {
    exec gzip ${etapa_actual}.log
    file rename -force ${etapa_actual}.log.gz $dir_logs
}
fc_shell> quit!
Maximum memory usage for this session: 3749.36 MB
Maximum memory usage for this session including child processes: 4235.93 MB
CPU usage for this session:    202 seconds (  0.06 hours)
Elapsed time for this session:    790 seconds (  0.22 hours)
Thank you for using Fusion Compiler.

