Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/l/lafford/ece551/project/final/flght_cntrl/cmd_cfg.sv

Statistics for case statements in always block at line 85 in file
	'/userspace/l/lafford/ece551/project/final/flght_cntrl/cmd_cfg.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           101            |    auto/auto     |
|           104            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cmd_cfg line 56 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/cmd_cfg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     d_ptch_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cmd_cfg line 61 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/cmd_cfg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     d_roll_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cmd_cfg line 66 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/cmd_cfg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      d_yaw_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cmd_cfg line 71 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/cmd_cfg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      thrst_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cmd_cfg line 76 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/cmd_cfg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mtr_ramp_tmr_reg   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cmd_cfg line 82 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/cmd_cfg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cmd_cfg line 183 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/cmd_cfg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   motors_off_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 1 design.
Current design is 'cmd_cfg'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/l/lafford/ece551/project/final/flght_cntrl/ESC_interface.sv

Inferred memory devices in process
	in routine ESC_interface line 18 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/ESC_interface.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     setting_reg     | Flip-flop |  17   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ESC_interface line 31 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/ESC_interface.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ESC_interface line 39 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/ESC_interface.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PWM_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 1 design.
Current design is 'ESC_interface'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/l/lafford/ece551/project/final/flght_cntrl/ESCs.sv
Presto compilation completed successfully.
Loaded 1 design.
Current design is 'ESCs'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv:80: unsigned to signed assignment occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv:89: unsigned to signed assignment occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv:98: unsigned to signed assignment occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv:107: unsigned to signed assignment occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv:117: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv:121: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv:125: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv:129: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv:133: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv:134: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv:135: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv:136: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine flght_cntrl line 79 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    frnt_sum_reg     | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flght_cntrl line 88 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bck_sum_reg     | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flght_cntrl line 97 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     lft_sum_reg     | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flght_cntrl line 106 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rght_sum_reg     | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv:186: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv:191: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv:196: signed to unsigned assignment occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv:200: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine get_terms line 162 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    prev_err_reg     | Flip-flop |  140  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine get_terms line 185 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/flght_cntrl.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     err_sat_reg     | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 2 designs.
Current design is 'flght_cntrl'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.sv

Statistics for case statements in always block at line 95 in file
	'/userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           111            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine inert_intf line 46 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     INT_ff2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     INT_ff1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 58 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      timer_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 65 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ptch_rt_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 70 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     roll_rt_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 75 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     yaw_rt_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 80 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ax_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 85 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ay_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 91 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.db'. (DDB-24)
Loaded 1 design.
Current design is 'inert_intf'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:158: The value 000000 is too large for the numeric data type being used (VER-1)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:159: The value 000000 is too large for the numeric data type being used (VER-1)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:161: The value 000000 is too large for the numeric data type being used (VER-1)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:162: The value 000000 is too large for the numeric data type being used (VER-1)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:132: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:133: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:134: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:148: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:149: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:150: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:164: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:180: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:181: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:192: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:193: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:194: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:202: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:204: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:212: unsigned to signed assignment occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:214: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 56 in file
	'/userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine inertial_integrator line 47 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 109 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    smpl_cntr_reg    | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 117 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     yaw_int_reg     | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ptch_int_reg     | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|    roll_int_reg     | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 137 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     yaw_off_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ptch_off_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    roll_off_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 156 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ay_accum_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ax_accum_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 168 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    avg_cntr_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 174 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ay_avg_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     ax_avg_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.db'. (DDB-24)
Loaded 1 design.
Current design is 'inertial_integrator'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/l/lafford/ece551/project/final/SPI/A2D_intf.sv

Statistics for case statements in always block at line 30 in file
	'/userspace/l/lafford/ece551/project/final/SPI/A2D_intf.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine A2D_intf line 25 in file
		'/userspace/l/lafford/ece551/project/final/SPI/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 59 in file
		'/userspace/l/lafford/ece551/project/final/SPI/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cnv_cmplt_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 1 design.
Current design is 'A2D_intf'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/l/lafford/ece551/project/final/SPI/SPI_mstr16.sv

Statistics for case statements in always block at line 44 in file
	'/userspace/l/lafford/ece551/project/final/SPI/SPI_mstr16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            53            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SPI_mstr16 line 19 in file
		'/userspace/l/lafford/ece551/project/final/SPI/SPI_mstr16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sclk_div_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mstr16 line 25 in file
		'/userspace/l/lafford/ece551/project/final/SPI/SPI_mstr16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    MISO_smpl_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mstr16 line 27 in file
		'/userspace/l/lafford/ece551/project/final/SPI/SPI_mstr16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shift_reg_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mstr16 line 33 in file
		'/userspace/l/lafford/ece551/project/final/SPI/SPI_mstr16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bitcnt_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mstr16 line 40 in file
		'/userspace/l/lafford/ece551/project/final/SPI/SPI_mstr16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mstr16 line 93 in file
		'/userspace/l/lafford/ece551/project/final/SPI/SPI_mstr16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 1 design.
Current design is 'SPI_mstr16'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/l/lafford/ece551/project/final/UART/UART.v
Presto compilation completed successfully.
Loaded 1 design.
Current design is 'UART'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/l/lafford/ece551/project/final/UART/UART_rx.sv

Statistics for case statements in always block at line 59 in file
	'/userspace/l/lafford/ece551/project/final/UART/UART_rx.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            65            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_rx line 23 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rx_stable_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   rx_flopped_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx line 35 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx line 42 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    baud_cnt_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    baud_cnt_reg     | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx line 51 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rx_shift_reg_reg   | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx line 55 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx line 84 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       rdy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/l/lafford/ece551/project/final/UART/UART_rx.db'. (DDB-24)
Loaded 1 design.
Current design is 'UART_rx'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/l/lafford/ece551/project/final/UART/UART_tx.sv

Statistics for case statements in always block at line 48 in file
	'/userspace/l/lafford/ece551/project/final/UART/UART_tx.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            53            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_tx line 20 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 27 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    baud_cnt_reg     | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
|    baud_cnt_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 35 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  tx_shift_reg_reg   | Flip-flop |   9   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 42 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 69 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tx_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/l/lafford/ece551/project/final/UART/UART_tx.db'. (DDB-24)
Loaded 1 design.
Current design is 'UART_tx'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/l/lafford/ece551/project/final/UART/UART_rx_KEY.sv

Statistics for case statements in always block at line 94 in file
	'/userspace/l/lafford/ece551/project/final/UART/UART_rx_KEY.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           104            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_rx_KEY line 26 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_rx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx_KEY line 35 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_rx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx_KEY line 46 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_rx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    baud_cnt_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    baud_cnt_reg     | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx_KEY line 60 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_rx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shift_reg_reg    | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx_KEY line 67 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_rx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       rdy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx_KEY line 79 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_rx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rx_ff2_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     rx_ff1_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 1 design.
Current design is 'UART_rx_KEY'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/l/lafford/ece551/project/final/UART/UART_tx_KEY.sv

Statistics for case statements in always block at line 78 in file
	'/userspace/l/lafford/ece551/project/final/UART/UART_tx_KEY.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            87            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_tx_KEY line 24 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_tx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx_KEY line 34 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_tx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx_KEY line 45 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_tx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    baud_cnt_reg     | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
|    baud_cnt_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx_KEY line 56 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_tx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shift_reg_reg    | Flip-flop |   9   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx_KEY line 67 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_tx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tx_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 1 design.
Current design is 'UART_tx_KEY'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/l/lafford/ece551/project/final/UART/UART_wrapper.sv

Statistics for case statements in always block at line 44 in file
	'/userspace/l/lafford/ece551/project/final/UART/UART_wrapper.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_wrapper line 31 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_wrapper.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cmd_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_wrapper line 35 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_wrapper.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_wrapper line 39 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_wrapper.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_wrapper line 82 in file
		'/userspace/l/lafford/ece551/project/final/UART/UART_wrapper.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cmd_rdy_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 1 design.
Current design is 'UART_wrapper'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/l/lafford/ece551/project/final/top_level/QuadCopter.v
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/l/lafford/ece551/project/final/top_level/QuadCopter.db'. (DDB-24)
Loaded 1 design.
Current design is 'QuadCopter'.
Information: Building the design 'inert_intf' instantiated from design 'QuadCopter' with
	the parameters "11". (HDL-193)

Statistics for case statements in always block at line 95 in file
	'/userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           111            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine inert_intf_COUNT_WIDTH11 line 46 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     INT_ff2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     INT_ff1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf_COUNT_WIDTH11 line 58 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      timer_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf_COUNT_WIDTH11 line 65 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ptch_rt_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf_COUNT_WIDTH11 line 70 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     roll_rt_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf_COUNT_WIDTH11 line 75 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     yaw_rt_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf_COUNT_WIDTH11 line 80 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ax_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf_COUNT_WIDTH11 line 85 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ay_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf_COUNT_WIDTH11 line 91 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'reset_synch'. (HDL-193)

Inferred memory devices in process
	in routine reset_synch line 7 in file
		'/userspace/l/lafford/ece551/project/final/top_level/reset_synch.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rst_n_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    btwn_ffs_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'inertial_integrator' instantiated from design 'inert_intf_COUNT_WIDTH11' with
	the parameters "11". (HDL-193)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:132: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:133: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:134: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:148: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:149: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:150: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:164: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:180: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:181: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:192: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:193: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:194: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:202: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:204: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:212: unsigned to signed assignment occurs. (VER-318)
Warning:  /userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv:214: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 56 in file
	'/userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine inertial_integrator_SMPL_CNT_WIDTH11 line 47 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator_SMPL_CNT_WIDTH11 line 109 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    smpl_cntr_reg    | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator_SMPL_CNT_WIDTH11 line 117 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     yaw_int_reg     | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ptch_int_reg     | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|    roll_int_reg     | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator_SMPL_CNT_WIDTH11 line 137 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     yaw_off_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ptch_off_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    roll_off_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator_SMPL_CNT_WIDTH11 line 156 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ay_accum_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ax_accum_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator_SMPL_CNT_WIDTH11 line 168 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    avg_cntr_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator_SMPL_CNT_WIDTH11 line 174 in file
		'/userspace/l/lafford/ece551/project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ay_avg_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     ax_avg_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)

  Linking design 'QuadCopter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  QuadCopter                  /userspace/l/lafford/ece551/project/final/top_level/QuadCopter.db
  tcbn40lpbwptc (library)     /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_120b/tcbn40lpbwptc.db
  tpfn45gsgv18tc (library)    /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tpfn45gsgv18_120a/tpfn45gsgv18tc.db
  * (18 designs)              /userspace/l/lafford/ece551/project/final/flght_cntrl/cmd_cfg.db, etc

Warning: Setting attribute 'fix_multiple_port_nets' on design 'QuadCopter'. (UIO-59)

Information: There are 119 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition NCCOM set on design QuadCopter has different process,
voltage and temperatures parameters than the parameters at which target library 
tpfn45gsgv18tc is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'reset_synch'
  Processing 'SPI_mstr16_0'
  Processing 'A2D_intf'
  Processing 'ESC_interface_0'
  Processing 'ESCs'
  Processing 'get_terms_0'
  Processing 'flght_cntrl'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11'
  Processing 'inert_intf_COUNT_WIDTH11'
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'cmd_cfg'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'UART_rx_KEY'
  Processing 'UART_tx_KEY'
  Processing 'UART'
  Processing 'UART_wrapper'
  Processing 'QuadCopter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'SPI_mstr16_1_DW01_inc_0'
  Processing 'SPI_mstr16_1_DW01_inc_1'
  Processing 'ESC_interface_1_DW01_inc_0'
  Processing 'ESC_interface_1_DW01_cmp2_0'
  Processing 'ESC_interface_2_DW01_inc_0'
  Processing 'ESC_interface_2_DW01_cmp2_0'
  Processing 'ESC_interface_3_DW01_inc_0'
  Processing 'ESC_interface_3_DW01_cmp2_0'
  Processing 'ESC_interface_0_DW01_inc_0'
  Processing 'ESC_interface_0_DW01_cmp2_0'
  Processing 'flght_cntrl_DW01_add_0'
  Processing 'get_terms_1_DW01_sub_0'
  Processing 'get_terms_1_DW01_add_0'
  Processing 'get_terms_1_DW01_sub_1'
  Processing 'get_terms_2_DW01_sub_0'
  Processing 'get_terms_2_DW01_add_0'
  Processing 'get_terms_2_DW01_sub_1'
  Processing 'get_terms_0_DW01_sub_0'
  Processing 'get_terms_0_DW01_add_0'
  Processing 'get_terms_0_DW01_sub_1'
  Processing 'inert_intf_COUNT_WIDTH11_DW01_inc_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_1'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_2'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_cmp2_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_cmp2_1'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_inc_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_1'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_2'
  Processing 'SPI_mstr16_0_DW01_inc_0'
  Processing 'SPI_mstr16_0_DW01_inc_1'
  Processing 'cmd_cfg_DW01_inc_0'
  Processing 'UART_rx_KEY_DW01_dec_0'
  Processing 'UART_tx_KEY_DW01_dec_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_3'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_3'
  Processing 'ESC_interface_3_DW01_add_0'
  Processing 'ESC_interface_3_DW01_add_1'
  Processing 'ESC_interface_0_DW01_add_0'
  Processing 'ESC_interface_0_DW01_add_1'
  Processing 'ESC_interface_2_DW01_add_0'
  Processing 'ESC_interface_2_DW01_add_1'
  Processing 'ESC_interface_1_DW01_add_0'
  Processing 'ESC_interface_1_DW01_add_1'
  Processing 'get_terms_1_DW02_mult_0'
  Processing 'get_terms_1_DW01_add_1'
  Processing 'get_terms_2_DW02_mult_0'
  Processing 'get_terms_2_DW01_add_1'
  Processing 'get_terms_0_DW02_mult_0'
  Processing 'get_terms_0_DW01_add_1'
  Processing 'flght_cntrl_DW01_add_1'
  Processing 'flght_cntrl_DW01_sub_0'
  Processing 'flght_cntrl_DW01_add_2'
  Processing 'flght_cntrl_DW01_sub_1'
  Processing 'flght_cntrl_DW01_add_3'
  Processing 'flght_cntrl_DW01_add_4'
  Processing 'flght_cntrl_DW01_add_5'
  Processing 'flght_cntrl_DW01_add_6'
  Processing 'flght_cntrl_DW01_sub_2'
  Processing 'flght_cntrl_DW01_sub_3'
  Processing 'flght_cntrl_DW01_sub_4'
  Processing 'flght_cntrl_DW01_sub_5'
  Processing 'flght_cntrl_DW01_sub_6'
  Processing 'flght_cntrl_DW01_add_7'
  Processing 'flght_cntrl_DW01_sub_7'
  Processing 'flght_cntrl_DW01_add_8'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_5'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_6'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_8'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
Information: The register 'iESC/bck_ESC/setting_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/bck_ESC/setting_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/bck_ESC/setting_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/bck_ESC/setting_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/lft_ESC/setting_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/lft_ESC/setting_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/lft_ESC/setting_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/lft_ESC/setting_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/rght_ESC/setting_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/rght_ESC/setting_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/rght_ESC/setting_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/rght_ESC/setting_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/frnt_ESC/setting_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/frnt_ESC/setting_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/frnt_ESC/setting_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/frnt_ESC/setting_reg[3]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   14273.1      0.66      17.9       9.8                          
    0:00:15   14269.2      0.69      18.3       9.8                          
    0:00:15   14269.2      0.69      18.3       9.8                          
    0:00:15   14269.3      0.66      17.9       9.8                          
    0:00:15   14269.3      0.66      17.9       9.8                          
    0:00:17   11497.0      0.74      22.0       9.2                          
    0:00:17   11467.2      0.70      20.8       9.2                          
    0:00:18   11463.2      0.68      20.3       9.2                          
    0:00:18   11457.9      0.68      20.3       9.2                          
    0:00:18   11455.2      0.68      20.1       9.2                          
    0:00:18   11473.8      0.64      19.3       9.2                          
    0:00:18   11470.6      0.62      19.0       9.2                          
    0:00:18   11468.6      0.66      20.2       9.2                          
    0:00:19   11475.5      0.62      18.7       9.2                          
    0:00:19   11476.6      0.59      18.4       9.2                          
    0:00:19   11477.8      0.58      18.1       9.2                          
    0:00:19   11485.2      0.57      17.9       9.2                          
    0:00:19   11494.9      0.53      16.4       9.2                          
    0:00:19   11495.8      0.53      16.3       9.2                          
    0:00:19   11501.6      0.53      16.2       9.2                          
    0:00:19   11512.9      0.49      15.2       9.2                          
    0:00:20   11517.0      0.49      14.9       9.2                          
    0:00:20   11517.5      0.49      14.9       9.2                          
    0:00:20   11517.5      0.49      14.9       9.2                          
    0:00:20   11508.7      0.49      14.9       9.2                          
    0:00:20   11508.7      0.49      14.9       9.2                          
    0:00:20   11546.6      0.50      15.1       2.8                          
    0:00:20   11558.8      0.50      15.1       0.6                          
    0:00:20   11555.3      0.50      15.1       0.4                          
    0:00:20   11555.3      0.50      15.1       0.4                          
    0:00:20   11555.3      0.50      15.1       0.4                          
    0:00:20   11555.3      0.50      15.1       0.4                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:20   11555.3      0.50      15.1       0.4                          
    0:00:20   11585.1      0.43      13.9       0.4 iNEMO/iII/roll_int_reg[24]/D
    0:00:21   11591.1      0.43      13.7       0.4 iNEMO/iII/roll_int_reg[24]/D
    0:00:21   11608.5      0.42      13.7       0.4 iNEMO/iII/roll_int_reg[15]/D
    0:00:21   11625.5      0.42      13.4       0.4 iNEMO/iII/roll_int_reg[15]/D
    0:00:21   11633.1      0.41      13.3       0.4 iNEMO/iII/roll_int_reg[15]/D
    0:00:21   11637.5      0.41      13.2       0.4 iNEMO/iII/roll_int_reg[17]/D
    0:00:21   11637.8      0.40      13.1       0.4 iNEMO/iII/roll_int_reg[24]/D
    0:00:21   11643.1      0.39      12.7       0.4 iNEMO/iII/ptch_int_reg[26]/D
    0:00:22   11656.3      0.38      12.4       0.4 iNEMO/iII/ptch_int_reg[26]/D
    0:00:22   11657.6      0.37      11.7       0.4 iNEMO/iII/ptch_int_reg[26]/D
    0:00:22   11662.5      0.37      11.6       0.4 iNEMO/iII/ptch_int_reg[26]/D
    0:00:22   11664.5      0.36      11.5       0.4 iNEMO/iII/ptch_int_reg[26]/D
    0:00:22   11665.5      0.36      11.5       0.4 iNEMO/iII/ptch_int_reg[26]/D
    0:00:22   11669.0      0.35      11.5       0.4 iNEMO/iII/ptch_int_reg[26]/D
    0:00:22   11677.5      0.34      11.0       0.4 iNEMO/iII/roll_int_reg[24]/D
    0:00:23   11714.5      0.31      10.2       0.4 iNEMO/iII/ptch_int_reg[26]/D
    0:00:23   11738.4      0.29       8.8       0.4 iNEMO/iII/ptch_int_reg[26]/D
    0:00:23   11741.9      0.28       8.7       0.4 iNEMO/iII/ptch_int_reg[26]/D
    0:00:23   11741.9      0.27       8.6       0.4 iNEMO/iII/ptch_int_reg[26]/D
    0:00:23   11742.1      0.27       8.6       0.4 iNEMO/iII/ptch_int_reg[26]/D
    0:00:23   11753.5      0.26       8.5       0.5 iNEMO/iII/ptch_int_reg[26]/D
    0:00:24   11766.2      0.24       8.0       0.5 iNEMO/iII/roll_int_reg[24]/D
    0:00:24   11776.5      0.24       8.0       0.5 iNEMO/iII/ptch_int_reg[26]/D
    0:00:24   11783.2      0.24       8.0       0.5 iNEMO/iII/ptch_int_reg[26]/D
    0:00:24   11780.9      0.24       8.0       0.5 iNEMO/iII/roll_int_reg[24]/D
    0:00:24   11795.2      0.24       8.0       0.5 iNEMO/iII/ptch_int_reg[26]/D
    0:00:24   11798.9      0.23       7.9       0.5 iNEMO/iII/roll_int_reg[24]/D
    0:00:24   11803.8      0.23       7.7       0.5 iNEMO/iII/ptch_int_reg[25]/D
    0:00:24   11813.3      0.22       7.1       0.5 iNEMO/iII/ptch_int_reg[26]/D
    0:00:24   11812.3      0.19       6.7       0.5 iNEMO/iII/roll_int_reg[24]/D
    0:00:25   11821.8      0.18       6.2       0.5 iNEMO/iII/ptch_int_reg[25]/D
    0:00:25   11839.8      0.16       5.2       0.5 iNEMO/iII/roll_int_reg[24]/D
    0:00:25   11848.3      0.14       4.5       0.5 iNEMO/iII/roll_int_reg[24]/D
    0:00:25   11857.4      0.13       4.2       0.6 iNEMO/iII/roll_int_reg[16]/D
    0:00:25   11864.7      0.12       3.5       0.6 iNEMO/iII/ptch_int_reg[25]/D
    0:00:25   11867.7      0.10       2.7       0.8 ifly/frnt_sum_reg[12]/D  
    0:00:25   11871.2      0.09       2.7       0.8 iNEMO/iII/roll_int_reg[24]/D
    0:00:25   11888.8      0.09       2.3       0.9 iNEMO/iII/yaw_int_reg[26]/D
    0:00:25   11900.1      0.08       2.0       0.9 ifly/frnt_sum_reg[12]/D  
    0:00:25   11892.2      0.08       1.9       0.9 iNEMO/iII/ptch_int_reg[25]/D
    0:00:25   11895.4      0.07       1.9       0.8 iNEMO/iII/ptch_int_reg[25]/D
    0:00:26   11897.1      0.07       1.8       0.8 iNEMO/iII/ptch_int_reg[26]/D
    0:00:26   11904.0      0.07       1.8       0.8 iNEMO/iII/ptch_int_reg[25]/D
    0:00:26   11920.9      0.06       1.3       1.0 iNEMO/iII/roll_int_reg[26]/D
    0:00:26   11925.9      0.05       0.9       0.9 iNEMO/iII/ptch_int_reg[25]/D
    0:00:26   11926.8      0.04       0.9       0.9 iNEMO/iII/ptch_int_reg[26]/D
    0:00:26   11928.0      0.04       0.8       0.9 iNEMO/iII/roll_int_reg[16]/D
    0:00:26   11926.9      0.04       0.8       0.9 iNEMO/iII/ptch_int_reg[25]/D
    0:00:26   11932.4      0.04       0.6       0.9 iNEMO/iII/roll_int_reg[16]/D
    0:00:26   11936.5      0.03       0.5       0.9 iNEMO/iII/ptch_int_reg[26]/D
    0:00:26   11939.8      0.02       0.3       0.9 iNEMO/iII/ptch_int_reg[26]/D
    0:00:27   11942.1      0.02       0.3       0.9 iNEMO/iII/ptch_int_reg[26]/D
    0:00:27   11951.3      0.01       0.1       0.9 iNEMO/iII/ptch_int_reg[26]/D
    0:00:28   11961.9      0.00       0.0       0.9                          
    0:00:28   11954.8      0.00       0.0       0.9                          
    0:00:28   11949.7      0.00       0.0       0.9                          


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:28   11949.7      0.00       0.0       0.9                          
    0:00:28   11930.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:28   11930.6      0.00       0.0       0.0                          
    0:00:28   11930.6      0.00       0.0       0.0                          
    0:00:29   11869.3      0.01       0.1       0.0                          
    0:00:29   11862.2      0.01       0.1       0.0                          
    0:00:29   11859.5      0.01       0.1       0.0                          
    0:00:29   11859.0      0.01       0.1       0.0                          
    0:00:29   11859.0      0.01       0.1       0.0                          
    0:00:29   11859.0      0.01       0.1       0.0                          
    0:00:29   11864.5      0.00       0.0       0.0                          
    0:00:29   11745.6      0.12       1.7       0.0                          
    0:00:29   11719.7      0.12       1.6       0.0                          
    0:00:29   11712.8      0.12       1.6       0.0                          
    0:00:29   11712.8      0.12       1.6       0.0                          
    0:00:29   11712.8      0.12       1.6       0.0                          
    0:00:29   11712.8      0.12       1.6       0.0                          
    0:00:29   11712.8      0.12       1.6       0.0                          
    0:00:29   11712.8      0.12       1.6       0.0                          
    0:00:29   11745.1      0.01       0.2       0.0 iNEMO/iII/roll_int_reg[20]/D
    0:00:30   11760.2      0.00       0.0       0.0                          
    0:00:30   11702.9      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'QuadCopter' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating graph... (UID-83)
Warning: Design 'QuadCopter' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
check_design summary:
Version:     M-2016.12
Date:        Mon Dec 11 00:04:06 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      8
    Constant outputs (LINT-52)                                      8

Nets                                                               32
    Unloaded nets (LINT-2)                                         32
--------------------------------------------------------------------------------

Warning: In design 'QuadCopter', net 'ifly/get_yaw/n51' driven by pin 'ifly/get_yaw/U67/Z' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'ifly/get_yaw/n60' driven by pin 'ifly/get_yaw/U66/ZN' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'ifly/get_roll/n52' driven by pin 'ifly/get_roll/U75/Z' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'ifly/get_roll/n61' driven by pin 'ifly/get_roll/U74/ZN' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'ifly/get_ptch/net8930' driven by pin 'ifly/get_ptch/U74/ZN' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'ifly/get_ptch/n52' driven by pin 'ifly/get_ptch/U75/Z' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'ifly/n9' driven by pin 'ifly/U72/Z' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'ifly/n10' driven by pin 'ifly/U71/ZN' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_203/PROD1[9]' driven by pin 'iNEMO/iII/mult_203/S1_9_0/S' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_203/A1[10]' driven by pin 'iNEMO/iII/mult_203/U92/Z' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_203/A1[9]' driven by pin 'iNEMO/iII/mult_203/S1_11_0/S' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_203/A1[8]' driven by pin 'iNEMO/iII/mult_203/U98/Z' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_203/A1[6]' driven by pin 'iNEMO/iII/mult_203/S1_8_0/S' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_203/A1[5]' driven by pin 'iNEMO/iII/mult_203/S1_7_0/S' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_203/A1[4]' driven by pin 'iNEMO/iII/mult_203/S1_6_0/S' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_203/A1[3]' driven by pin 'iNEMO/iII/mult_203/S1_5_0/S' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_203/A1[2]' driven by pin 'iNEMO/iII/mult_203/S1_4_0/S' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_203/A1[1]' driven by pin 'iNEMO/iII/mult_203/S1_3_0/S' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_203/A1[0]' driven by pin 'iNEMO/iII/mult_203/S1_2_0/S' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_201/PROD1[9]' driven by pin 'iNEMO/iII/mult_201/S1_9_0/S' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_201/A1[10]' driven by pin 'iNEMO/iII/mult_201/S1_12_0/S' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_201/A1[9]' driven by pin 'iNEMO/iII/mult_201/S1_11_0/S' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_201/A1[8]' driven by pin 'iNEMO/iII/mult_201/S1_10_0/S' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_201/A1[6]' driven by pin 'iNEMO/iII/mult_201/S1_8_0/S' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_201/A1[5]' driven by pin 'iNEMO/iII/mult_201/U104/Z' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_201/A1[4]' driven by pin 'iNEMO/iII/mult_201/U105/Z' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_201/A1[3]' driven by pin 'iNEMO/iII/mult_201/S1_5_0/S' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_201/A1[2]' driven by pin 'iNEMO/iII/mult_201/S1_4_0/S' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_201/A1[1]' driven by pin 'iNEMO/iII/mult_201/U88/Z' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/mult_201/A1[0]' driven by pin 'iNEMO/iII/mult_201/U87/Z' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/n865' driven by pin 'iNEMO/iII/U739/ZN' has no loads. (LINT-2)
Warning: In design 'QuadCopter', net 'iNEMO/iII/n866' driven by pin 'iNEMO/iII/U740/Z' has no loads. (LINT-2)
Warning: In design 'QuadCopter', output port 'LED[7]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'QuadCopter', output port 'LED[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'QuadCopter', output port 'LED[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'QuadCopter', output port 'LED[4]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'QuadCopter', output port 'LED[3]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'QuadCopter', output port 'LED[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'QuadCopter', output port 'LED[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'QuadCopter', output port 'LED[0]' is connected directly to 'logic 1'. (LINT-52)

Information: There are 40 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition NCCOM set on design QuadCopter has different process,
voltage and temperatures parameters than the parameters at which target library 
tpfn45gsgv18tc is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'QuadCopter'
Information: The register 'iUART/iUART/iTX/tx_done_reg' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 24)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08   15064.6      0.46      12.5      12.0                                0.00  
    0:00:08   15056.8      0.57      14.8      12.2                                0.00  
    0:00:08   15036.9      0.57      15.4      12.6                                0.00  
    0:00:08   15036.9      0.57      15.4      12.6                                0.00  
    0:00:09   15037.0      0.54      14.6      12.5                                0.00  
    0:00:09   15037.0      0.54      14.6      12.5                                0.00  
    0:00:10   11423.3      0.77      26.0      10.5                                0.00  
    0:00:10   11381.0      0.77      25.2      10.4                                0.00  
    0:00:11   11380.1      0.73      24.8      10.3                                0.00  
    0:00:11   11384.0      0.77      25.2      10.3                                0.00  
    0:00:11   11383.4      0.71      24.3      10.3                                0.00  
    0:00:11   11391.2      0.71      23.5      10.2                                0.00  
    0:00:11   11392.1      0.70      23.1      10.2                                0.00  
    0:00:12   11390.5      0.71      23.5      10.2                                0.00  
    0:00:12   11392.3      0.70      23.1      10.2                                0.00  
    0:00:12   11390.5      0.71      23.5      10.2                                0.00  
    0:00:12   11390.5      0.71      23.5      10.2                                0.00  
    0:00:12   11390.5      0.71      23.5      10.2                                0.00  
    0:00:12   11390.5      0.71      23.5      10.2                                0.00  
    0:00:12   11470.4      0.69      22.8       0.8                                0.00  
    0:00:12   11481.5      0.70      22.9       0.2                                0.00  
    0:00:12   11495.6      0.70      22.7       0.0                                0.00  
    0:00:12   11498.1      0.70      22.6       0.0                                0.00  
    0:00:12   11498.1      0.70      22.6       0.0                                0.00  
    0:00:12   11498.1      0.70      22.6       0.0                                0.00  
    0:00:12   11498.1      0.70      22.6       0.0                                0.00  
    0:00:13   11532.9      0.57      21.1       0.0 iNEMO/iII/ptch_int_reg[26]/D      0.00  
    0:00:13   11566.0      0.54      20.3       0.2                                0.00  
    0:00:13   11593.7      0.50      19.5       0.2                                0.00  
    0:00:13   11642.2      0.47      18.4       0.4                                0.00  
    0:00:13   11674.3      0.44      17.5       0.6                                0.00  
    0:00:14   11733.6      0.40      15.7       0.5                                0.00  
    0:00:14   11780.5      0.38      14.2       0.6                                0.00  
    0:00:14   11807.3      0.36      13.4       0.6                                0.00  
    0:00:14   11826.9      0.35      12.8       0.7                                0.00  
    0:00:14   11840.0      0.35      12.7       0.7                                0.00  
    0:00:15   11859.5      0.34      12.0       0.7                                0.00  
    0:00:15   11873.8      0.33      11.8       0.7                                0.00  
    0:00:15   11903.8      0.32      11.5       0.7                                0.00  
    0:00:15   11928.3      0.31      11.0       0.8                                0.00  
    0:00:15   11954.8      0.30      10.7       0.9                                0.00  
    0:00:15   11968.4      0.30      10.3       0.9                                0.00  
    0:00:15   11970.9      0.29      10.3       0.9                                0.00  
    0:00:16   11995.2      0.29      10.0       0.9                                0.00  
    0:00:16   12003.1      0.29       9.8       1.1                                0.00  
    0:00:16   12028.5      0.29       9.4       1.1                                0.00  
    0:00:16   12034.9      0.29       9.3       1.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:16   12034.9      0.29       9.3       1.0                                0.00  
    0:00:16   12040.4      0.28       9.2       1.0 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:16   12042.3      0.26       9.1       1.0 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:16   12052.0      0.26       8.9       1.0 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:17   12088.7      0.25       8.1       1.1 iNEMO/iII/roll_int_reg[24]/D      0.00  
    0:00:17   12093.1      0.24       8.0       1.1 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:17   12099.1      0.24       8.0       1.1 iNEMO/iII/roll_int_reg[23]/D      0.00  
    0:00:17   12107.4      0.23       8.0       1.1 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:17   12099.1      0.23       7.9       1.1 iNEMO/iII/roll_int_reg[23]/D      0.00  
    0:00:17   12103.7      0.23       7.9       1.1 iNEMO/iII/ptch_int_reg[26]/D      0.00  
    0:00:18   12103.5      0.23       7.9       1.1 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:18   12112.3      0.22       7.7       1.1 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:18   12129.1      0.22       7.6       1.2 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:18   12146.0      0.22       7.5       1.2 ifly/rght_sum_reg[12]/D        0.00  
    0:00:18   12141.3      0.22       7.6       1.3 iNEMO/iII/ptch_int_reg[26]/D      0.00  
    0:00:18   12162.3      0.21       7.3       1.4 iNEMO/iII/roll_int_reg[23]/D      0.00  
    0:00:18   12166.7      0.21       7.2       1.3 ifly/rght_sum_reg[12]/D        0.00  
    0:00:18   12166.1      0.21       7.0       1.3 iNEMO/iII/ptch_int_reg[26]/D      0.00  
    0:00:18   12163.3      0.20       6.9       1.3 iNEMO/iII/ptch_int_reg[26]/D      0.00  
    0:00:18   12167.2      0.20       6.5       1.3 iNEMO/iII/roll_int_reg[23]/D      0.00  
    0:00:19   12166.3      0.20       6.4       1.3 iNEMO/iII/ptch_int_reg[24]/D      0.00  
    0:00:19   12166.0      0.19       6.3       1.3 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:19   12170.9      0.19       6.2       1.3 iNEMO/iII/ptch_int_reg[24]/D      0.00  
    0:00:19   12163.7      0.19       6.2       1.4 iNEMO/iII/roll_int_reg[23]/D      0.00  
    0:00:19   12172.7      0.19       6.1       1.4 iNEMO/iII/roll_int_reg[26]/D      0.00  
    0:00:19   12173.9      0.19       6.1       1.4 iNEMO/iII/roll_int_reg[23]/D      0.00  
    0:00:19   12179.2      0.19       6.0       1.4 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:19   12180.1      0.18       5.9       1.4 iNEMO/iII/ptch_int_reg[18]/D      0.00  
    0:00:19   12182.2      0.18       5.8       1.4 iNEMO/iII/roll_int_reg[23]/D      0.00  
    0:00:19   12182.5      0.18       5.7       1.4 iNEMO/iII/roll_int_reg[26]/D      0.00  
    0:00:19   12186.1      0.18       5.7       1.4 iNEMO/iII/roll_int_reg[23]/D      0.00  
    0:00:20   12189.4      0.18       5.7       1.4 iNEMO/iII/roll_int_reg[24]/D      0.00  
    0:00:20   12190.8      0.18       5.6       1.4 iNEMO/iII/ptch_int_reg[24]/D      0.00  
    0:00:20   12192.1      0.17       5.5       1.4 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:20   12199.6      0.17       5.4       1.4 iNEMO/iII/roll_int_reg[23]/D      0.00  
    0:00:20   12207.2      0.17       5.4       1.4 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:20   12210.8      0.17       5.2       1.4 ifly/rght_sum_reg[12]/D        0.00  
    0:00:20   12227.7      0.16       5.2       1.4 iNEMO/iII/roll_int_reg[24]/D      0.00  
    0:00:20   12229.5      0.16       5.1       1.4 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:20   12234.8      0.16       5.0       1.4 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:20   12232.8      0.16       4.9       1.4 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:20   12237.8      0.15       4.7       1.4 ifly/rght_sum_reg[12]/D        0.00  
    0:00:20   12237.6      0.15       4.5       1.4 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:21   12236.0      0.14       4.4       1.4 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:21   12240.0      0.14       4.2       1.5 iNEMO/iII/roll_int_reg[23]/D      0.00  
    0:00:21   12245.7      0.14       4.1       1.5 iNEMO/iII/roll_int_reg[23]/D      0.00  
    0:00:21   12243.2      0.14       4.0       1.5 iNEMO/iII/roll_int_reg[23]/D      0.00  
    0:00:21   12249.7      0.13       4.0       1.5 iNEMO/iII/roll_int_reg[18]/D      0.00  
    0:00:21   12247.6      0.13       3.9       1.5 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:21   12247.6      0.13       3.9       1.5 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:21   12252.6      0.13       3.9       1.5 ifly/rght_sum_reg[12]/D        0.00  
    0:00:21   12257.9      0.13       3.7       1.5 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:21   12253.4      0.13       3.7       1.5 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:21   12253.6      0.13       3.6       1.5 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:21   12261.0      0.13       3.6       1.5 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:22   12264.9      0.12       3.5       1.5 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:22   12267.7      0.12       3.5       1.5 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:22   12267.7      0.12       3.4       1.5 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:22   12271.3      0.12       3.3       1.5 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:22   12274.1      0.12       3.3       1.5 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:22   12281.0      0.12       3.3       1.5 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:22   12287.8      0.12       3.2       1.5 iNEMO/iII/ptch_int_reg[26]/D      0.00  
    0:00:22   12294.0      0.11       3.2       1.5 iNEMO/iII/roll_int_reg[26]/D      0.00  
    0:00:22   12309.2      0.11       3.1       1.6 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:22   12310.3      0.11       3.0       1.6 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:22   12312.9      0.11       3.0       1.6 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:22   12313.2      0.11       3.0       1.6 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:23   12318.0      0.11       2.9       1.7 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:23   12318.4      0.11       2.9       1.7 iNEMO/iII/roll_int_reg[26]/D      0.00  
    0:00:23   12324.9      0.11       2.9       1.8 iNEMO/iII/roll_int_reg[25]/D      0.00  
    0:00:23   12327.0      0.11       2.9       1.8 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:23   12327.5      0.11       2.9       1.7 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:23   12339.7      0.11       2.8       1.8 iNEMO/iII/roll_int_reg[26]/D      0.00  
    0:00:23   12338.7      0.11       2.8       1.8 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:23   12342.2      0.10       2.8       1.7 ifly/rght_sum_reg[12]/D        0.00  
    0:00:23   12358.6      0.10       2.7       1.7 iNEMO/iII/roll_int_reg[26]/D      0.00  
    0:00:23   12359.3      0.10       2.8       1.8 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:23   12352.9      0.10       2.8       1.8 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:23   12351.2      0.10       2.7       1.7 iNEMO/iII/roll_int_reg[26]/D      0.00  
    0:00:23   12352.6      0.10       2.6       1.8 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:24   12351.2      0.10       2.6       1.8 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:24   12350.1      0.10       2.6       1.8 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:24   12351.0      0.10       2.6       1.8 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:24   12356.3      0.09       2.6       1.8 iNEMO/iII/roll_int_reg[26]/D      0.00  
    0:00:24   12358.2      0.09       2.5       1.8 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:24   12359.6      0.09       2.5       1.8 iNEMO/iII/ptch_int_reg[24]/D      0.00  
    0:00:24   12361.1      0.09       2.5       1.8 iNEMO/iII/roll_int_reg[26]/D      0.00  
    0:00:24   12361.6      0.09       2.5       1.8 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:24   12354.7      0.09       2.5       1.7 iNEMO/iII/roll_int_reg[24]/D      0.00  
    0:00:24   12355.2      0.09       2.5       1.7 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:25   12353.5      0.09       2.5       1.7 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:25   12355.2      0.09       2.5       1.7 iNEMO/iII/ptch_int_reg[24]/D      0.00  
    0:00:25   12352.9      0.09       2.5       1.7 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:25   12355.1      0.09       2.4       1.7 iNEMO/iII/roll_int_reg[24]/D      0.00  
    0:00:25   12355.8      0.09       2.4       1.7 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:25   12354.4      0.09       2.4       1.7 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:26   12408.7      0.09       2.4       1.7                                0.00  
    0:00:27   12425.6      0.08       2.0       1.7 iNEMO/iII/roll_int_reg[26]/D      0.00  
    0:00:27   12442.7      0.08       1.9       1.7 iNEMO/iII/roll_int_reg[26]/D      0.00  
    0:00:27   12439.4      0.07       1.8       1.7 iNEMO/iII/roll_int_reg[18]/D      0.00  
    0:00:27   12442.9      0.07       1.7       1.7 iNEMO/iII/roll_int_reg[18]/D      0.00  
    0:00:27   12449.3      0.07       1.6       1.8 iNEMO/iII/roll_int_reg[24]/D      0.00  
    0:00:28   12464.8      0.06       1.6       1.8 iNEMO/iII/ptch_int_reg[26]/D      0.00  
    0:00:28   12475.9      0.06       1.4       1.8 iNEMO/iII/roll_int_reg[23]/D      0.00  
    0:00:28   12487.4      0.06       1.3       1.9 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:28   12515.1      0.05       1.2       1.9 iNEMO/iII/roll_int_reg[23]/D      0.00  
    0:00:28   12524.0      0.05       1.0       1.9 iNEMO/iII/roll_int_reg[23]/D      0.00  
    0:00:29   12530.6      0.04       0.9       1.9 iNEMO/iII/roll_int_reg[24]/D      0.00  
    0:00:29   12529.2      0.04       0.9       1.9 iNEMO/iII/ptch_int_reg[26]/D      0.00  
    0:00:29   12539.9      0.04       0.8       2.0 iNEMO/iII/roll_int_reg[22]/D      0.00  
    0:00:29   12544.9      0.04       0.7       2.0 iNEMO/iII/ptch_int_reg[26]/D      0.00  
    0:00:29   12548.2      0.03       0.6       2.0 iNEMO/iII/roll_int_reg[22]/D      0.00  
    0:00:29   12563.4      0.03       0.5       2.0 iNEMO/iII/roll_int_reg[25]/D      0.00  
    0:00:29   12570.8      0.02       0.4       2.0 iNEMO/iII/roll_int_reg[24]/D      0.00  
    0:00:30   12580.5      0.02       0.4       2.0 iNEMO/iII/roll_int_reg[23]/D      0.00  
    0:00:30   12586.1      0.02       0.3       2.1 iNEMO/iII/roll_int_reg[16]/D      0.00  
    0:00:30   12581.4      0.02       0.3       2.0 iNEMO/iII/ptch_int_reg[26]/D      0.00  
    0:00:30   12581.7      0.02       0.3       2.0 iNEMO/iII/roll_int_reg[16]/D      0.00  
    0:00:30   12583.8      0.02       0.3       2.0 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:30   12583.8      0.01       0.2       1.9 ifly/rght_sum_reg[12]/D        0.00  
    0:00:30   12587.6      0.01       0.2       1.9 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:30   12602.9      0.01       0.2       2.0 iNEMO/iII/ptch_int_reg[26]/D      0.00  
    0:00:31   12616.7      0.01       0.1       2.1 iNEMO/iII/roll_int_reg[26]/D      0.00  
    0:00:31   12622.7      0.01       0.1       2.1 iNEMO/iII/ptch_int_reg[25]/D      0.00  
    0:00:31   12631.8      0.01       0.1       2.1 ifly/rght_sum_reg[12]/D        0.00  
    0:00:31   12638.2      0.00       0.0       2.1 iNEMO/iII/ptch_int_reg[26]/D      0.00  
    0:00:31   12631.8      0.00       0.0       2.1                                0.00  
    0:00:32   12629.2      0.00       0.0       2.1                                0.00  
    0:00:32   12627.8      0.00       0.0       2.1                                0.00  
    0:00:32   12617.2      0.00       0.0       2.3                                0.00  


  Beginning Design Rule Fixing  (min_path)  (max_transition)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:32   12617.2      0.00       0.0       2.3                               -6.22  
    0:00:33   12575.7      0.00       0.0       1.1 net43882                      -6.22  
    0:00:33   12536.9      0.00       0.0       0.4 net48765                      -6.22  
    0:00:33   12512.6      0.00       0.0       0.2 roll[4]                       -6.23  
    0:00:33   12497.6      0.00       0.0       0.1 net43988                      -6.23  
    0:00:34   12495.8      0.01       0.0       0.0 iNEMO/iII/roll_int_reg[22]/D     -6.23  
    0:00:34   12502.5      0.00       0.0       0.0 iNEMO/iII/roll_int_reg[24]/D     -6.23  
    0:00:34   12502.9      0.00       0.0       0.0 iNEMO/iII/ptch_int_reg[26]/D     -6.23  
    0:00:34   12496.5      0.00       0.0       0.0 iNEMO/iII/roll_int_reg[23]/D     -6.23  
    0:00:34   12496.0      0.00       0.0       0.0                               -6.23  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:34   12496.0      0.00       0.0       0.0                               -6.23  
    0:00:34   12496.0      0.00       0.0       0.0                               -6.23  
    0:00:35   12331.9      0.01       0.1       0.0                               -6.23  
    0:00:35   12302.1      0.01       0.1       0.0                               -6.23  
    0:00:36   12293.1      0.01       0.1       0.0                               -6.23  
    0:00:36   12292.6      0.01       0.1       0.0                               -6.23  
    0:00:36   12292.6      0.01       0.1       0.0                               -6.23  
    0:00:36   12292.6      0.01       0.1       0.0                               -6.23  
    0:00:36   12293.3      0.00       0.0       0.0                               -6.23  
    0:00:36   12293.8      0.00       0.0       0.0                               -6.23  
    0:00:36   12299.0      0.00       0.0       0.0                               -6.23  
    0:00:37   12044.8      0.15       2.9       0.0                               -6.17  
    0:00:37   11975.4      0.15       2.9       0.0                               -6.17  
    0:00:37   11967.3      0.15       2.9       0.0                               -6.17  
    0:00:37   11963.8      0.15       2.9       0.0                               -6.17  
    0:00:37   11963.8      0.15       2.9       0.0                               -6.17  
    0:00:37   11963.8      0.15       2.9       0.0                               -6.17  
    0:00:37   11963.8      0.15       2.9       0.0                               -6.17  
    0:00:37   11963.8      0.15       2.9       0.0                               -6.17  
    0:00:37   12003.1      0.06       1.3       0.0 iNEMO/iII/roll_int_reg[23]/D     -6.17  
    0:00:37   12041.8      0.04       0.8       0.0 iNEMO/iII/ptch_int_reg[21]/D     -6.19  
    0:00:37   12061.2      0.02       0.3       0.0                               -6.19  
    0:00:38   12064.3      0.01       0.2       0.0                               -6.19  
    0:00:38   12070.9      0.01       0.1       0.0                               -6.19  
    0:00:38   12074.1      0.01       0.1       0.0                               -6.19  
    0:00:38   12083.8      0.00       0.0       0.0                               -6.19  
    0:00:38   12094.9      0.00       0.0       0.0 ifly/get_yaw/prev_err_reg[13][9]/D     -6.03  
    0:00:39   12167.2      0.00       0.0       0.0 ifly/get_ptch/prev_err_reg[6][3]/D     -4.55  
    0:00:39   12255.7      0.00       0.0       0.0 ifly/get_ptch/prev_err_reg[1][2]/D     -2.78  
    0:00:39   12343.9      0.00       0.0       0.0 ifly/get_ptch/prev_err_reg[10][0]/D     -0.99  
    0:00:39   12395.3      0.00       0.0       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'QuadCopter' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : area
Design : QuadCopter
Version: M-2016.12
Date   : Mon Dec 11 00:04:47 2017
****************************************

Library(s) Used:

    tcbn40lpbwptc (File: /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_120b/tcbn40lpbwptc.db)

Number of ports:                           25
Number of nets:                          5960
Number of cells:                         5474
Number of combinational cells:           4315
Number of sequential cells:              1159
Number of macros/black boxes:               0
Number of buf/inv:                       1649
Number of references:                     265

Combinational area:               6863.018415
Buf/Inv area:                     1264.435228
Noncombinational area:            5532.256909
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 12395.275324
Total area:                 undefined
Writing verilog file '/userspace/l/lafford/ece551/project/final/synthesis/QuadCopter.vg'.
1
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/cmd_cfg.sv

Statistics for case statements in always block at line 85 in file
	'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/cmd_cfg.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           101            |    auto/auto     |
|           104            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cmd_cfg line 56 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/cmd_cfg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     d_ptch_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cmd_cfg line 61 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/cmd_cfg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     d_roll_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cmd_cfg line 66 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/cmd_cfg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      d_yaw_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cmd_cfg line 71 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/cmd_cfg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      thrst_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cmd_cfg line 76 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/cmd_cfg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mtr_ramp_tmr_reg   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cmd_cfg line 82 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/cmd_cfg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cmd_cfg line 183 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/cmd_cfg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   motors_off_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/cmd_cfg.db'. (DDB-24)
Loaded 1 design.
Current design is 'cmd_cfg'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/ESC_interface.sv

Inferred memory devices in process
	in routine ESC_interface line 18 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/ESC_interface.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     setting_reg     | Flip-flop |  17   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ESC_interface line 31 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/ESC_interface.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ESC_interface line 39 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/ESC_interface.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PWM_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 1 design.
Current design is 'ESC_interface'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/ESCs.sv
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/ESCs.db'. (DDB-24)
Loaded 1 design.
Current design is 'ESCs'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv:80: unsigned to signed assignment occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv:89: unsigned to signed assignment occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv:98: unsigned to signed assignment occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv:107: unsigned to signed assignment occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv:117: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv:121: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv:125: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv:129: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv:133: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv:134: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv:135: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv:136: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine flght_cntrl line 79 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    frnt_sum_reg     | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flght_cntrl line 88 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bck_sum_reg     | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flght_cntrl line 97 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     lft_sum_reg     | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flght_cntrl line 106 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rght_sum_reg     | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv:186: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv:191: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv:196: signed to unsigned assignment occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv:200: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine get_terms line 162 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    prev_err_reg     | Flip-flop |  140  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine get_terms line 185 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     err_sat_reg     | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/flght_cntrl.db'. (DDB-24)
Loaded 2 designs.
Current design is 'flght_cntrl'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inert_intf.sv

Statistics for case statements in always block at line 95 in file
	'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inert_intf.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           111            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine inert_intf line 46 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     INT_ff2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     INT_ff1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 58 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      timer_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 65 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ptch_rt_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 70 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     roll_rt_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 75 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     yaw_rt_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 80 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ax_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 85 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ay_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 91 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inert_intf.db'. (DDB-24)
Loaded 1 design.
Current design is 'inert_intf'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:158: The value 000000 is too large for the numeric data type being used (VER-1)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:159: The value 000000 is too large for the numeric data type being used (VER-1)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:161: The value 000000 is too large for the numeric data type being used (VER-1)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:162: The value 000000 is too large for the numeric data type being used (VER-1)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:132: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:133: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:134: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:148: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:149: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:150: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:164: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:180: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:181: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:192: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:193: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:194: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:202: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:204: signed to unsigned part selection occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:212: unsigned to signed assignment occurs. (VER-318)
Warning:  /userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv:214: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 56 in file
	'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine inertial_integrator line 47 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 109 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    smpl_cntr_reg    | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 117 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     yaw_int_reg     | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ptch_int_reg     | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|    roll_int_reg     | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 137 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     yaw_off_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ptch_off_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    roll_off_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 156 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ay_accum_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ax_accum_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 168 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    avg_cntr_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 174 in file
		'/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ay_avg_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     ax_avg_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/j/jreimer2/ece551/Project/final/flght_cntrl/inertial_integrator.db'. (DDB-24)
Loaded 1 design.
Current design is 'inertial_integrator'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/j/jreimer2/ece551/Project/final/SPI/A2D_intf.sv

Statistics for case statements in always block at line 30 in file
	'/userspace/j/jreimer2/ece551/Project/final/SPI/A2D_intf.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine A2D_intf line 25 in file
		'/userspace/j/jreimer2/ece551/Project/final/SPI/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 59 in file
		'/userspace/j/jreimer2/ece551/Project/final/SPI/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cnv_cmplt_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/j/jreimer2/ece551/Project/final/SPI/A2D_intf.db'. (DDB-24)
Loaded 1 design.
Current design is 'A2D_intf'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/j/jreimer2/ece551/Project/final/SPI/SPI_mstr16.sv

Statistics for case statements in always block at line 44 in file
	'/userspace/j/jreimer2/ece551/Project/final/SPI/SPI_mstr16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            53            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SPI_mstr16 line 19 in file
		'/userspace/j/jreimer2/ece551/Project/final/SPI/SPI_mstr16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sclk_div_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mstr16 line 25 in file
		'/userspace/j/jreimer2/ece551/Project/final/SPI/SPI_mstr16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    MISO_smpl_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mstr16 line 27 in file
		'/userspace/j/jreimer2/ece551/Project/final/SPI/SPI_mstr16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shift_reg_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mstr16 line 33 in file
		'/userspace/j/jreimer2/ece551/Project/final/SPI/SPI_mstr16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bitcnt_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mstr16 line 40 in file
		'/userspace/j/jreimer2/ece551/Project/final/SPI/SPI_mstr16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mstr16 line 93 in file
		'/userspace/j/jreimer2/ece551/Project/final/SPI/SPI_mstr16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 1 design.
Current design is 'SPI_mstr16'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/j/jreimer2/ece551/Project/final/UART/UART.v
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/j/jreimer2/ece551/Project/final/UART/UART.db'. (DDB-24)
Loaded 1 design.
Current design is 'UART'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/j/jreimer2/ece551/Project/final/UART/UART_rx.sv

Statistics for case statements in always block at line 59 in file
	'/userspace/j/jreimer2/ece551/Project/final/UART/UART_rx.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            65            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_rx line 23 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rx_stable_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   rx_flopped_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx line 35 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx line 42 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    baud_cnt_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    baud_cnt_reg     | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx line 51 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rx_shift_reg_reg   | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx line 55 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx line 84 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_rx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       rdy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/j/jreimer2/ece551/Project/final/UART/UART_rx.db'. (DDB-24)
Loaded 1 design.
Current design is 'UART_rx'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/j/jreimer2/ece551/Project/final/UART/UART_tx.sv

Statistics for case statements in always block at line 48 in file
	'/userspace/j/jreimer2/ece551/Project/final/UART/UART_tx.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            53            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_tx line 20 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 27 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    baud_cnt_reg     | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
|    baud_cnt_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 35 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  tx_shift_reg_reg   | Flip-flop |   9   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 42 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 69 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tx_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/j/jreimer2/ece551/Project/final/UART/UART_tx.db'. (DDB-24)
Loaded 1 design.
Current design is 'UART_tx'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/j/jreimer2/ece551/Project/final/UART/UART_rx_KEY.sv

Statistics for case statements in always block at line 94 in file
	'/userspace/j/jreimer2/ece551/Project/final/UART/UART_rx_KEY.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           104            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_rx_KEY line 26 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_rx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx_KEY line 35 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_rx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx_KEY line 46 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_rx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    baud_cnt_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    baud_cnt_reg     | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx_KEY line 60 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_rx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shift_reg_reg    | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx_KEY line 67 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_rx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       rdy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_rx_KEY line 79 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_rx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rx_ff2_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     rx_ff1_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/j/jreimer2/ece551/Project/final/UART/UART_rx_KEY.db'. (DDB-24)
Loaded 1 design.
Current design is 'UART_rx_KEY'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/j/jreimer2/ece551/Project/final/UART/UART_tx_KEY.sv

Statistics for case statements in always block at line 78 in file
	'/userspace/j/jreimer2/ece551/Project/final/UART/UART_tx_KEY.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            87            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_tx_KEY line 24 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_tx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx_KEY line 34 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_tx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx_KEY line 45 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_tx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    baud_cnt_reg     | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
|    baud_cnt_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx_KEY line 56 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_tx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shift_reg_reg    | Flip-flop |   9   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx_KEY line 67 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_tx_KEY.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tx_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/j/jreimer2/ece551/Project/final/UART/UART_tx_KEY.db'. (DDB-24)
Loaded 1 design.
Current design is 'UART_tx_KEY'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/j/jreimer2/ece551/Project/final/UART/UART_wrapper.sv

Statistics for case statements in always block at line 44 in file
	'/userspace/j/jreimer2/ece551/Project/final/UART/UART_wrapper.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_wrapper line 31 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_wrapper.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cmd_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_wrapper line 35 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_wrapper.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_wrapper line 39 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_wrapper.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_wrapper line 82 in file
		'/userspace/j/jreimer2/ece551/Project/final/UART/UART_wrapper.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cmd_rdy_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/j/jreimer2/ece551/Project/final/UART/UART_wrapper.db'. (DDB-24)
Loaded 1 design.
Current design is 'UART_wrapper'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/j/jreimer2/ece551/Project/final/top_level/PB_release.sv

Inferred memory devices in process
	in routine PB_release line 8 in file
		'/userspace/j/jreimer2/ece551/Project/final/top_level/PB_release.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    released_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       f1_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|       f2_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|       f3_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/j/jreimer2/ece551/Project/final/top_level/PB_release.db'. (DDB-24)
Loaded 1 design.
Current design is 'PB_release'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/j/jreimer2/ece551/Project/final/top_level/QuadCopter.v
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/j/jreimer2/ece551/Project/final/top_level/QuadCopter.db'. (DDB-24)
Loaded 1 design.
Current design is 'QuadCopter'.
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /userspace/j/jreimer2/ece551/Project/final/top_level/reset_synch.v

Inferred memory devices in process
	in routine reset_synch line 7 in file
		'/userspace/j/jreimer2/ece551/Project/final/top_level/reset_synch.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rst_n_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    btwn_ffs_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/userspace/j/jreimer2/ece551/Project/final/top_level/reset_synch.db'. (DDB-24)
Loaded 1 design.
Current design is 'reset_synch'.
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)

  Linking design 'QuadCopter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  QuadCopter                  /userspace/j/jreimer2/ece551/Project/final/top_level/QuadCopter.db
  tcbn40lpbwptc (library)     /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_120b/tcbn40lpbwptc.db
  tpfn45gsgv18tc (library)    /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tpfn45gsgv18_120a/tpfn45gsgv18tc.db
  * (33 designs)              /userspace/j/jreimer2/ece551/Project/final/synthesis/inert_intf_COUNT_WIDTH11.db, etc

Warning: Unable to resolve reference 'SPI_mstr16_0' in 'inert_intf_COUNT_WIDTH11'. (LINK-5)
Warning: Unable to resolve reference 'SPI_mstr16_0' in 'inert_intf_COUNT_WIDTH11'. (LINK-5)
Warning: Setting attribute 'fix_multiple_port_nets' on design 'QuadCopter'. (UIO-59)

Information: There are 261 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition NCCOM set on design QuadCopter has different process,
voltage and temperatures parameters than the parameters at which target library 
tpfn45gsgv18tc is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'reset_synch'
  Processing 'SPI_mstr16'
  Processing 'A2D_intf'
  Processing 'ESC_interface_0'
  Processing 'ESCs'
  Processing 'get_terms_0'
  Processing 'flght_cntrl'
  Processing 'inert_intf_COUNT_WIDTH11_DW01_inc_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_3'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_2'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_1'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_inc_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_8'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_5'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_2'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_1'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_0'
  Processing 'inertial_integrator_SMPL_CNT_WIDTH11'
  Processing 'inert_intf_COUNT_WIDTH11'
  Processing 'cmd_cfg'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'UART_rx_KEY'
  Processing 'UART_tx_KEY'
  Processing 'UART'
  Processing 'UART_wrapper'
  Processing 'QuadCopter'
Warning: Unable to resolve reference 'SPI_mstr16_0' in 'inert_intf_COUNT_WIDTH11'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'QuadCopter' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'SPI_mstr16_DW01_inc_0'
  Processing 'SPI_mstr16_DW01_inc_1'
  Processing 'ESC_interface_1_DW01_inc_0'
  Processing 'ESC_interface_1_DW01_cmp2_0'
  Processing 'ESC_interface_1_DW01_add_0'
  Processing 'ESC_interface_1_DW01_add_1'
  Processing 'ESC_interface_2_DW01_inc_0'
  Processing 'ESC_interface_2_DW01_cmp2_0'
  Processing 'ESC_interface_2_DW01_add_0'
  Processing 'ESC_interface_2_DW01_add_1'
  Processing 'ESC_interface_3_DW01_inc_0'
  Processing 'ESC_interface_3_DW01_cmp2_0'
  Processing 'ESC_interface_3_DW01_add_0'
  Processing 'ESC_interface_3_DW01_add_1'
  Processing 'ESC_interface_0_DW01_inc_0'
  Processing 'ESC_interface_0_DW01_cmp2_0'
  Processing 'ESC_interface_0_DW01_add_0'
  Processing 'ESC_interface_0_DW01_add_1'
  Processing 'flght_cntrl_DW01_add_0'
  Processing 'flght_cntrl_DW01_add_1'
  Processing 'flght_cntrl_DW01_add_2'
  Processing 'flght_cntrl_DW01_add_3'
  Processing 'flght_cntrl_DW01_sub_0'
  Processing 'flght_cntrl_DW01_add_4'
  Processing 'flght_cntrl_DW01_sub_1'
  Processing 'flght_cntrl_DW01_add_5'
  Processing 'flght_cntrl_DW01_sub_2'
  Processing 'flght_cntrl_DW01_add_6'
  Processing 'flght_cntrl_DW01_sub_3'
  Processing 'flght_cntrl_DW01_add_7'
  Processing 'flght_cntrl_DW01_sub_4'
  Processing 'flght_cntrl_DW01_sub_5'
  Processing 'flght_cntrl_DW01_add_8'
  Processing 'flght_cntrl_DW01_sub_6'
  Processing 'flght_cntrl_DW01_add_9'
  Processing 'get_terms_1_DW02_mult_0'
  Processing 'get_terms_1_DW01_add_0'
  Processing 'get_terms_1_DW01_sub_0'
  Processing 'get_terms_1_DW01_add_1'
  Processing 'get_terms_1_DW01_sub_1'
  Processing 'get_terms_2_DW02_mult_0'
  Processing 'get_terms_2_DW01_add_0'
  Processing 'get_terms_2_DW01_sub_0'
  Processing 'get_terms_2_DW01_add_1'
  Processing 'get_terms_2_DW01_sub_1'
  Processing 'get_terms_0_DW02_mult_0'
  Processing 'get_terms_0_DW01_add_0'
  Processing 'get_terms_0_DW01_sub_0'
  Processing 'get_terms_0_DW01_add_1'
  Processing 'get_terms_0_DW01_sub_1'
  Processing 'cmd_cfg_DW01_inc_0'
  Processing 'UART_rx_KEY_DW01_dec_0'
  Processing 'UART_tx_KEY_DW01_dec_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'get_terms_0_DW01_sub_2'
  Mapping 'get_terms_0_DW01_sub_2'
  Structuring 'get_terms_2_DW01_sub_2'
  Mapping 'get_terms_2_DW01_sub_2'
  Structuring 'get_terms_1_DW01_sub_2'
  Mapping 'get_terms_1_DW01_sub_2'
  Structuring 'get_terms_2'
  Mapping 'get_terms_2'
  Structuring 'get_terms_1'
  Mapping 'get_terms_1'
  Structuring 'ESC_interface_3'
  Mapping 'ESC_interface_3'
  Structuring 'ESC_interface_2'
  Mapping 'ESC_interface_2'
  Structuring 'ESC_interface_1'
  Mapping 'ESC_interface_1'
  Structuring 'UART_rx_KEY'
  Mapping 'UART_rx_KEY'
  Structuring 'UART_tx_KEY'
  Mapping 'UART_tx_KEY'
  Structuring 'SPI_mstr16'
  Mapping 'SPI_mstr16'
  Structuring 'ESC_interface_0'
  Mapping 'ESC_interface_0'
  Structuring 'get_terms_0'
  Mapping 'get_terms_0'
  Structuring 'inertial_integrator_SMPL_CNT_WIDTH11'
  Mapping 'inertial_integrator_SMPL_CNT_WIDTH11'
  Structuring 'A2D_intf'
  Mapping 'A2D_intf'
  Structuring 'ESCs'
  Mapping 'ESCs'
  Structuring 'flght_cntrl'
  Mapping 'flght_cntrl'
  Structuring 'inert_intf_COUNT_WIDTH11'
  Mapping 'inert_intf_COUNT_WIDTH11'
  Structuring 'cmd_cfg'
  Mapping 'cmd_cfg'
  Structuring 'UART_wrapper'
  Mapping 'UART_wrapper'
Information: The register 'iESC/bck_ESC/setting_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/bck_ESC/setting_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/bck_ESC/setting_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/bck_ESC/setting_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/lft_ESC/setting_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/lft_ESC/setting_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/lft_ESC/setting_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/lft_ESC/setting_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/rght_ESC/setting_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/rght_ESC/setting_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/rght_ESC/setting_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/rght_ESC/setting_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/frnt_ESC/setting_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/frnt_ESC/setting_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/frnt_ESC/setting_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'iESC/frnt_ESC/setting_reg[3]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   12189.1      0.00       0.0       3.1                          
    0:00:05   12189.1      0.00       0.0       3.1                          
    0:00:05   12189.1      0.00       0.0       3.1                          
    0:00:06   12189.1      0.00       0.0       3.1                          
    0:00:06   12189.1      0.00       0.0       3.1                          
    0:00:07   10698.0      0.00       0.0       3.1                          
    0:00:07   10696.9      0.00       0.0       3.1                          
    0:00:08   10696.9      0.00       0.0       0.7                          
    0:00:08   10696.9      0.00       0.0       0.7                          
    0:00:08   10696.9      0.00       0.0       0.7                          
    0:00:08   10696.9      0.00       0.0       0.7                          
    0:00:08   10696.9      0.00       0.0       0.7                          
    0:00:08   10696.9      0.00       0.0       0.7                          
    0:00:08   10698.8      0.00       0.0       0.4                          
    0:00:08   10699.5      0.00       0.0       0.4                          
    0:00:08   10700.1      0.00       0.0       0.4                          
    0:00:08   10700.1      0.00       0.0       0.4                          
    0:00:08   10700.1      0.00       0.0       0.4                          
    0:00:08   10700.1      0.00       0.0       0.4                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   10700.1      0.00       0.0       0.4                          
    0:00:08   10700.1      0.00       0.0       0.4                          
    0:00:08   10700.1      0.00       0.0       0.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   10700.1      0.00       0.0       0.4                          
    0:00:08   10700.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   10700.6      0.00       0.0       0.0                          
    0:00:08   10700.6      0.00       0.0       0.0                          
    0:00:09   10687.4      0.00       0.0       0.0                          
    0:00:09   10685.3      0.00       0.0       0.0                          
    0:00:09   10684.7      0.00       0.0       0.0                          
    0:00:09   10684.2      0.00       0.0       0.0                          
    0:00:09   10684.2      0.00       0.0       0.0                          
    0:00:09   10684.2      0.00       0.0       0.0                          
    0:00:09   10684.2      0.00       0.0       0.0                          
    0:00:09   10678.0      0.00       0.0       0.0                          
    0:00:09   10678.0      0.00       0.0       0.0                          
    0:00:09   10678.0      0.00       0.0       0.0                          
    0:00:09   10678.0      0.00       0.0       0.0                          
    0:00:09   10678.0      0.00       0.0       0.0                          
    0:00:09   10678.0      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'QuadCopter' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Unable to resolve reference 'SPI_mstr16_0' in 'inert_intf_COUNT_WIDTH11'. (LINK-5)
 
****************************************
check_design summary:
Version:     M-2016.12
Date:        Mon Dec 11 10:41:54 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    266
    Unconnected ports (LINT-28)                                   258
    Constant outputs (LINT-52)                                      8

Cells                                                              48
    Nets connected to multiple pins on same cell (LINT-33)         48
--------------------------------------------------------------------------------

Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[26]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[25]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_5', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_5', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[25]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', port 'PRODUCT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_sub_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'A[24]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'A[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'B[24]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'B[14]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'SUM[24]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'SUM[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'SUM[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'SUM[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'SUM[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'SUM[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'SUM[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'SUM[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'SUM[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'SUM[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'SUM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_4', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'A[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'A[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'A[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'A[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'A[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'B[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'B[22]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'SUM[23]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'SUM[10]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'SUM[9]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'SUM[8]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'SUM[7]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'SUM[6]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'SUM[5]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'SUM[4]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'SUM[3]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'SUM[2]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'SUM[1]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW01_add_7', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_1_DW01_add_1', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_1_DW01_add_1', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_1_DW01_add_1', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_1_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_1_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_2_DW01_add_1', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_2_DW01_add_1', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_2_DW01_add_1', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_2_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_2_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_3_DW01_add_1', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_3_DW01_add_1', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_3_DW01_add_1', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_3_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_3_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_0_DW01_add_1', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_0_DW01_add_1', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_0_DW01_add_1', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'ESC_interface_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_3', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_3', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_3', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_3', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_0', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_0', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_0', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_4', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_4', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_5', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_5', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_5', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_5', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_5', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_5', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_2', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_2', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_2', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_6', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_6', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_7', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_7', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_7', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_7', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_7', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_add_7', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_4', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_4', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_4', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_4', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_5', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_5', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_5', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_5', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_5', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_6', port 'A[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_6', port 'A[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_6', port 'A[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_6', port 'A[9]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_6', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_6', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_6', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_6', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'flght_cntrl_DW01_sub_6', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_1_DW02_mult_0', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_1_DW02_mult_0', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_1_DW02_mult_0', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_1_DW02_mult_0', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_1_DW02_mult_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_1_DW01_sub_1', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_1_DW01_sub_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_1_DW01_sub_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_2_DW02_mult_0', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_2_DW02_mult_0', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_2_DW02_mult_0', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_2_DW02_mult_0', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_2_DW02_mult_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_2_DW01_sub_1', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_2_DW01_sub_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_2_DW01_sub_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_0_DW02_mult_0', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_0_DW02_mult_0', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_0_DW02_mult_0', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_0_DW02_mult_0', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_0_DW02_mult_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_0_DW01_sub_1', port 'B[15]' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_0_DW01_sub_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_0_DW01_sub_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_0_DW01_sub_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_0_DW01_sub_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_2_DW01_sub_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_2_DW01_sub_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_1_DW01_sub_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'get_terms_1_DW01_sub_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'QuadCopter', the same net is connected to more than one pin on submodule 'iA2D'. (LINT-33)
   Net '*Logic0*' is connected to pins 'chnnl[2]', 'chnnl[1]'', 'chnnl[0]'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_0_root_add_107_5'. (LINT-33)
   Net 'N198' is connected to pins 'A[12]', 'A[11]'', 'A[10]'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_1_root_add_107_5'. (LINT-33)
   Net 'yaw_dterm[11]' is connected to pins 'A[12]', 'A[11]''.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_3_root_add_107_5'. (LINT-33)
   Net 'net7523' is connected to pins 'A[12]', 'A[11]'', 'A[10]', 'CI'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_3_root_add_107_5'. (LINT-33)
   Net 'roll_pterm[9]' is connected to pins 'B[12]', 'B[11]'', 'B[10]', 'B[9]'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'sub_0_root_add_98_3'. (LINT-33)
   Net 'roll_dterm[11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_1_root_add_98_3'. (LINT-33)
   Net 'N146' is connected to pins 'B[12]', 'B[11]'', 'B[10]'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_3_root_add_98_3'. (LINT-33)
   Net 'net7523' is connected to pins 'A[12]', 'A[11]'', 'A[10]', 'CI'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_3_root_add_98_3'. (LINT-33)
   Net 'yaw_pterm[9]' is connected to pins 'B[12]', 'B[11]'', 'B[10]', 'B[9]'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'sub_0_root_sub_89_2'. (LINT-33)
   Net 'yaw_dterm[11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_1_root_sub_89_2'. (LINT-33)
   Net 'N94' is connected to pins 'B[12]', 'B[11]'', 'B[10]'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_3_root_sub_89_2'. (LINT-33)
   Net 'net7523' is connected to pins 'A[12]', 'A[11]'', 'A[10]', 'CI'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'add_3_root_sub_89_2'. (LINT-33)
   Net 'ptch_pterm[9]' is connected to pins 'B[12]', 'B[11]'', 'B[10]', 'B[9]'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'sub_0_root_sub_80_4'. (LINT-33)
   Net 'N42' is connected to pins 'B[12]', 'B[11]'', 'B[10]'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'sub_1_root_sub_80_4'. (LINT-33)
   Net 'yaw_dterm[11]' is connected to pins 'B[12]', 'B[11]''.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'sub_3_root_sub_80_4'. (LINT-33)
   Net 'net7523' is connected to pins 'A[12]', 'A[11]'', 'A[10]', 'CI'.
Warning: In design 'flght_cntrl', the same net is connected to more than one pin on submodule 'sub_3_root_sub_80_4'. (LINT-33)
   Net 'ptch_pterm[9]' is connected to pins 'B[12]', 'B[11]'', 'B[10]', 'B[9]'.
Warning: In design 'ESCs', the same net is connected to more than one pin on submodule 'frnt_ESC'. (LINT-33)
   Net '*Logic0*' is connected to pins 'OFF[9]', 'OFF[8]'', 'OFF[7]', 'OFF[6]', 'OFF[5]', 'OFF[4]', 'OFF[3]', 'OFF[2]', 'OFF[1]', 'OFF[0]'.
Warning: In design 'ESCs', the same net is connected to more than one pin on submodule 'bck_ESC'. (LINT-33)
   Net '*Logic0*' is connected to pins 'OFF[9]', 'OFF[8]'', 'OFF[7]', 'OFF[6]', 'OFF[5]', 'OFF[4]', 'OFF[3]', 'OFF[2]', 'OFF[1]', 'OFF[0]'.
Warning: In design 'ESCs', the same net is connected to more than one pin on submodule 'lft_ESC'. (LINT-33)
   Net '*Logic0*' is connected to pins 'OFF[9]', 'OFF[8]'', 'OFF[7]', 'OFF[6]', 'OFF[5]', 'OFF[4]', 'OFF[3]', 'OFF[2]', 'OFF[1]', 'OFF[0]'.
Warning: In design 'ESCs', the same net is connected to more than one pin on submodule 'rght_ESC'. (LINT-33)
   Net '*Logic0*' is connected to pins 'OFF[9]', 'OFF[8]'', 'OFF[7]', 'OFF[6]', 'OFF[5]', 'OFF[4]', 'OFF[3]', 'OFF[2]', 'OFF[1]', 'OFF[0]'.
Warning: In design 'A2D_intf', the same net is connected to more than one pin on submodule 'iSPI'. (LINT-33)
   Net '*Logic0*' is connected to pins 'cmd[15]', 'cmd[14]'', 'cmd[10]', 'cmd[9]', 'cmd[8]', 'cmd[7]', 'cmd[6]', 'cmd[5]', 'cmd[4]', 'cmd[3]', 'cmd[2]', 'cmd[1]', 'cmd[0]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'add_165'. (LINT-33)
   Net 'ay[15]' is connected to pins 'B[19]', 'B[18]'', 'B[17]', 'B[16]', 'B[15]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'add_164'. (LINT-33)
   Net 'ax[15]' is connected to pins 'B[19]', 'B[18]'', 'B[17]', 'B[16]', 'B[15]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'add_134'. (LINT-33)
   Net 'yaw_comp[15]' is connected to pins 'B[26]', 'B[25]'', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'mult_203'. (LINT-33)
   Net 'n2' is connected to pins 'B[9]', 'B[7]'', 'B[5]', 'B[4]', 'B[3]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'mult_203'. (LINT-33)
   Net 'n1' is connected to pins 'B[8]', 'B[6]'', 'B[2]', 'B[1]', 'B[0]', 'TC'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'add_1_root_add_133_2'. (LINT-33)
   Net 'roll_comp[15]' is connected to pins 'B[26]', 'B[25]'', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'mult_201'. (LINT-33)
   Net 'n2' is connected to pins 'B[9]', 'B[7]'', 'B[5]', 'B[4]', 'B[3]'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'mult_201'. (LINT-33)
   Net 'n1' is connected to pins 'B[8]', 'B[6]'', 'B[2]', 'B[1]', 'B[0]', 'TC'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11', the same net is connected to more than one pin on submodule 'add_1_root_add_132_2'. (LINT-33)
   Net 'ptch_comp[15]' is connected to pins 'B[26]', 'B[25]'', 'B[24]', 'B[23]', 'B[22]', 'B[21]', 'B[20]', 'B[19]', 'B[18]', 'B[17]', 'B[16]', 'B[15]'.
Warning: In design 'get_terms_0', the same net is connected to more than one pin on submodule 'mult_205'. (LINT-33)
   Net 'n1' is connected to pins 'B[2]', 'B[1]'', 'B[0]', 'TC'.
Warning: In design 'get_terms_0', the same net is connected to more than one pin on submodule 'sub_177'. (LINT-33)
   Net 'actual[15]' is connected to pins 'A[16]', 'A[15]''.
Warning: In design 'get_terms_0', the same net is connected to more than one pin on submodule 'sub_177'. (LINT-33)
   Net 'desired[15]' is connected to pins 'B[16]', 'B[15]''.
Warning: In design 'ESC_interface_0', the same net is connected to more than one pin on submodule 'add_16'. (LINT-33)
   Net 'n4' is connected to pins 'A[11]', 'B[11]'', 'B[10]', 'CI'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'ab[16][7]' is connected to pins 'A[24]', 'A[23]''.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n23' is connected to pins 'B[24]', 'B[23]'', 'B[14]', 'B[13]', 'B[12]', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'B[1]', 'B[0]', 'CI'.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'ab[15][7]' is connected to pins 'A[23]', 'A[22]''.
Warning: In design 'inertial_integrator_SMPL_CNT_WIDTH11_DW02_mult_1', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n23' is connected to pins 'B[23]', 'B[22]'', 'B[13]', 'B[12]', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'B[1]', 'B[0]', 'CI'.
Warning: In design 'ESC_interface_1', the same net is connected to more than one pin on submodule 'add_16'. (LINT-33)
   Net 'n54' is connected to pins 'A[11]', 'B[11]'', 'B[10]', 'CI'.
Warning: In design 'ESC_interface_2', the same net is connected to more than one pin on submodule 'add_16'. (LINT-33)
   Net 'n54' is connected to pins 'A[11]', 'B[11]'', 'B[10]', 'CI'.
Warning: In design 'ESC_interface_3', the same net is connected to more than one pin on submodule 'add_16'. (LINT-33)
   Net 'n54' is connected to pins 'A[11]', 'B[11]'', 'B[10]', 'CI'.
Warning: In design 'get_terms_1', the same net is connected to more than one pin on submodule 'mult_205'. (LINT-33)
   Net 'n1' is connected to pins 'B[2]', 'B[1]'', 'B[0]', 'TC'.
Warning: In design 'get_terms_1', the same net is connected to more than one pin on submodule 'sub_177'. (LINT-33)
   Net 'actual[15]' is connected to pins 'A[16]', 'A[15]''.
Warning: In design 'get_terms_1', the same net is connected to more than one pin on submodule 'sub_177'. (LINT-33)
   Net 'desired[15]' is connected to pins 'B[16]', 'B[15]''.
Warning: In design 'get_terms_2', the same net is connected to more than one pin on submodule 'mult_205'. (LINT-33)
   Net 'n1' is connected to pins 'B[2]', 'B[1]'', 'B[0]', 'TC'.
Warning: In design 'get_terms_2', the same net is connected to more than one pin on submodule 'sub_177'. (LINT-33)
   Net 'actual[15]' is connected to pins 'A[16]', 'A[15]''.
Warning: In design 'get_terms_2', the same net is connected to more than one pin on submodule 'sub_177'. (LINT-33)
   Net 'desired[15]' is connected to pins 'B[16]', 'B[15]''.
Warning: In design 'QuadCopter', output port 'LED[7]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'QuadCopter', output port 'LED[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'QuadCopter', output port 'LED[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'QuadCopter', output port 'LED[4]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'QuadCopter', output port 'LED[3]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'QuadCopter', output port 'LED[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'QuadCopter', output port 'LED[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'QuadCopter', output port 'LED[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: Design 'QuadCopter' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/userspace/j/jreimer2/ece551/Project/final/synthesis/QuadCopter.vg'.
Warning: Verilog writer has added 4 nets to module QuadCopter using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
