{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 08:21:01 2009 " "Info: Processing started: Sun Oct 11 08:21:01 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mem_cof -c mem_cof --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mem_cof -c mem_cof --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/mem_cof.v" 23 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|ram_block3a28~portb_address_reg0 memory shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|q_b\[28\] 196.97 MHz 5.077 ns Internal " "Info: Clock \"clk\" has Internal fmax of 196.97 MHz between source memory \"shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|ram_block3a28~portb_address_reg0\" and destination memory \"shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|q_b\[28\]\" (period= 5.077 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.319 ns + Longest memory memory " "Info: + Longest memory to memory delay is 4.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|ram_block3a28~portb_address_reg0 1 MEM M4K_X13_Y13 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y13; Fanout = 32; MEM Node = 'shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|ram_block3a28~portb_address_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_et91.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/altsyncram_et91.tdf" 822 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.319 ns) 4.319 ns shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|q_b\[28\] 2 MEM M4K_X13_Y13 2 " "Info: 2: + IC(0.000 ns) + CELL(4.319 ns) = 4.319 ns; Loc. = M4K_X13_Y13; Fanout = 2; MEM Node = 'shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|q_b\[28\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28] } "NODE_NAME" } } { "db/altsyncram_et91.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/altsyncram_et91.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.319 ns ( 100.00 % ) " "Info: Total cell delay = 4.319 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 {} shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28] {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.015 ns - Smallest " "Info: - Smallest clock skew is -0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.774 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 99 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 99; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/mem_cof.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.703 ns) 2.774 ns shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|q_b\[28\] 2 MEM M4K_X13_Y13 2 " "Info: 2: + IC(0.602 ns) + CELL(0.703 ns) = 2.774 ns; Loc. = M4K_X13_Y13; Fanout = 2; MEM Node = 'shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|q_b\[28\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { clk shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28] } "NODE_NAME" } } { "db/altsyncram_et91.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/altsyncram_et91.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.172 ns ( 78.30 % ) " "Info: Total cell delay = 2.172 ns ( 78.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.70 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { clk shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.774 ns" { clk {} clk~out0 {} shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.703ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.789 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 99 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 99; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/mem_cof.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.718 ns) 2.789 ns shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|ram_block3a28~portb_address_reg0 2 MEM M4K_X13_Y13 32 " "Info: 2: + IC(0.602 ns) + CELL(0.718 ns) = 2.789 ns; Loc. = M4K_X13_Y13; Fanout = 32; MEM Node = 'shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|ram_block3a28~portb_address_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { clk shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_et91.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/altsyncram_et91.tdf" 822 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 78.42 % ) " "Info: Total cell delay = 2.187 ns ( 78.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.58 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { clk shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.789 ns" { clk {} clk~out0 {} shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.718ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { clk shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.774 ns" { clk {} clk~out0 {} shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.703ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { clk shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.789 ns" { clk {} clk~out0 {} shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.718ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_et91.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/altsyncram_et91.tdf" 822 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_et91.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/altsyncram_et91.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 {} shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28] {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { clk shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.774 ns" { clk {} clk~out0 {} shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[28] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.703ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { clk shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.789 ns" { clk {} clk~out0 {} shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~portb_address_reg0 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.718ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|ram_block3a28~porta_datain_reg4 shift_din\[0\] clk 6.761 ns memory " "Info: tsu for memory \"shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|ram_block3a28~porta_datain_reg4\" (data pin = \"shift_din\[0\]\", clock pin = \"clk\") is 6.761 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.461 ns + Longest pin memory " "Info: + Longest pin to memory delay is 9.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns shift_din\[0\] 1 PIN PIN_34 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_34; Fanout = 1; PIN Node = 'shift_din\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift_din[0] } "NODE_NAME" } } { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/mem_cof.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.636 ns) + CELL(0.356 ns) 9.461 ns shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|ram_block3a28~porta_datain_reg4 2 MEM M4K_X13_Y13 1 " "Info: 2: + IC(7.636 ns) + CELL(0.356 ns) = 9.461 ns; Loc. = M4K_X13_Y13; Fanout = 1; MEM Node = 'shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|ram_block3a28~porta_datain_reg4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.992 ns" { shift_din[0] shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_et91.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/altsyncram_et91.tdf" 822 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.825 ns ( 19.29 % ) " "Info: Total cell delay = 1.825 ns ( 19.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.636 ns ( 80.71 % ) " "Info: Total interconnect delay = 7.636 ns ( 80.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.461 ns" { shift_din[0] shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg4 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.461 ns" { shift_din[0] {} shift_din[0]~out0 {} shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg4 {} } { 0.000ns 0.000ns 7.636ns } { 0.000ns 1.469ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_et91.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/altsyncram_et91.tdf" 822 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.793 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 99 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 99; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/mem_cof.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.722 ns) 2.793 ns shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|ram_block3a28~porta_datain_reg4 2 MEM M4K_X13_Y13 1 " "Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y13; Fanout = 1; MEM Node = 'shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|ram_block3a28~porta_datain_reg4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { clk shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_et91.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/altsyncram_et91.tdf" 822 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.45 % ) " "Info: Total cell delay = 2.191 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.55 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg4 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.461 ns" { shift_din[0] shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg4 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.461 ns" { shift_din[0] {} shift_din[0]~out0 {} shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg4 {} } { 0.000ns 0.000ns 7.636ns } { 0.000ns 1.469ns 0.356ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg4 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk shift_dout\[1\] shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|q_b\[29\] 9.740 ns memory " "Info: tco from clock \"clk\" to destination pin \"shift_dout\[1\]\" through memory \"shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|q_b\[29\]\" is 9.740 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.774 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 99 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 99; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/mem_cof.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.703 ns) 2.774 ns shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|q_b\[29\] 2 MEM M4K_X13_Y13 2 " "Info: 2: + IC(0.602 ns) + CELL(0.703 ns) = 2.774 ns; Loc. = M4K_X13_Y13; Fanout = 2; MEM Node = 'shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|q_b\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { clk shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29] } "NODE_NAME" } } { "db/altsyncram_et91.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/altsyncram_et91.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.172 ns ( 78.30 % ) " "Info: Total cell delay = 2.172 ns ( 78.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.70 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { clk shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.774 ns" { clk {} clk~out0 {} shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.703ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_et91.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/altsyncram_et91.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.316 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 0.104 ns shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|q_b\[29\] 1 MEM M4K_X13_Y13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X13_Y13; Fanout = 2; MEM Node = 'shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|q_b\[29\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29] } "NODE_NAME" } } { "db/altsyncram_et91.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/altsyncram_et91.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.104 ns) + CELL(2.108 ns) 6.316 ns shift_dout\[1\] 2 PIN PIN_51 0 " "Info: 2: + IC(4.104 ns) + CELL(2.108 ns) = 6.316 ns; Loc. = PIN_51; Fanout = 0; PIN Node = 'shift_dout\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.212 ns" { shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29] shift_dout[1] } "NODE_NAME" } } { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/mem_cof.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.212 ns ( 35.02 % ) " "Info: Total cell delay = 2.212 ns ( 35.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.104 ns ( 64.98 % ) " "Info: Total interconnect delay = 4.104 ns ( 64.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.316 ns" { shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29] shift_dout[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.316 ns" { shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29] {} shift_dout[1] {} } { 0.000ns 4.104ns } { 0.104ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { clk shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.774 ns" { clk {} clk~out0 {} shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.703ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.316 ns" { shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29] shift_dout[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.316 ns" { shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|q_b[29] {} shift_dout[1] {} } { 0.000ns 4.104ns } { 0.104ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|ram_block3a28~porta_datain_reg7 shift_din\[3\] clk -1.330 ns memory " "Info: th for memory \"shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|ram_block3a28~porta_datain_reg7\" (data pin = \"shift_din\[3\]\", clock pin = \"clk\") is -1.330 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.793 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 99 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 99; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/mem_cof.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.722 ns) 2.793 ns shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|ram_block3a28~porta_datain_reg7 2 MEM M4K_X13_Y13 1 " "Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y13; Fanout = 1; MEM Node = 'shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|ram_block3a28~porta_datain_reg7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { clk shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_et91.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/altsyncram_et91.tdf" 822 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.45 % ) " "Info: Total cell delay = 2.191 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.55 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg7 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.055 ns + " "Info: + Micro hold delay of destination is 0.055 ns" {  } { { "db/altsyncram_et91.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/altsyncram_et91.tdf" 822 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.178 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns shift_din\[3\] 1 PIN PIN_16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 1; PIN Node = 'shift_din\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift_din[3] } "NODE_NAME" } } { "mem_cof.v" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/mem_cof.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.353 ns) + CELL(0.356 ns) 4.178 ns shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|ram_block3a28~porta_datain_reg7 2 MEM M4K_X13_Y13 1 " "Info: 2: + IC(2.353 ns) + CELL(0.356 ns) = 4.178 ns; Loc. = M4K_X13_Y13; Fanout = 1; MEM Node = 'shift_ram:uut_shift\|altshift_taps:altshift_taps_component\|shift_taps_8rr:auto_generated\|altsyncram_et91:altsyncram2\|ram_block3a28~porta_datain_reg7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { shift_din[3] shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_et91.tdf" "" { Text "E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex10_11_12_M4K/ex10_cof_M4K_test2/db/altsyncram_et91.tdf" 822 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.825 ns ( 43.68 % ) " "Info: Total cell delay = 1.825 ns ( 43.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.353 ns ( 56.32 % ) " "Info: Total interconnect delay = 2.353 ns ( 56.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.178 ns" { shift_din[3] shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg7 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.178 ns" { shift_din[3] {} shift_din[3]~out0 {} shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg7 {} } { 0.000ns 0.000ns 2.353ns } { 0.000ns 1.469ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg7 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.178 ns" { shift_din[3] shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg7 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.178 ns" { shift_din[3] {} shift_din[3]~out0 {} shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2|ram_block3a28~porta_datain_reg7 {} } { 0.000ns 0.000ns 2.353ns } { 0.000ns 1.469ns 0.356ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 08:21:02 2009 " "Info: Processing ended: Sun Oct 11 08:21:02 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
