Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Aug 12 19:22:49 2021
| Host         : ECE-D09200 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file testcase2_main_timing_summary_routed.rpt -pb testcase2_main_timing_summary_routed.pb -rpx testcase2_main_timing_summary_routed.rpx -warn_on_violation
| Design       : testcase2_main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.259        0.000                      0                  126        0.117        0.000                      0                  126        1.100        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
sys_clk_p                  {0.000 2.500}        5.000           200.000         
  CLK_10M_clock_scan_sys   {0.000 50.000}       100.000         10.000          
  CLK_25M_clock_scan_sys   {0.000 20.000}       40.000          25.000          
  clkfbout_clock_scan_sys  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                                    1.100        0.000                       0                     1  
  CLK_10M_clock_scan_sys        48.040        0.000                      0                   40        0.147        0.000                      0                   40       49.600        0.000                       0                    30  
  CLK_25M_clock_scan_sys        17.744        0.000                      0                   86        0.157        0.000                      0                   86       19.600        0.000                       0                    48  
  clkfbout_clock_scan_sys                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_25M_clock_scan_sys  CLK_10M_clock_scan_sys       17.661        0.000                      0                    2        0.117        0.000                      0                    2  
CLK_10M_clock_scan_sys  CLK_25M_clock_scan_sys        8.259        0.000                      0                    1       10.032        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M_clock_scan_sys
  To Clock:  CLK_10M_clock_scan_sys

Setup :            0  Failing Endpoints,  Worst Slack       48.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.040ns  (required time - arrival time)
  Source:                 scanchain_uut/FSM_onehot_currentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/se_reg/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.274ns (17.672%)  route 1.276ns (82.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 48.727 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.808ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.676    -1.808    scanchain_uut/CLK_10M
    SLICE_X45Y333        FDCE                                         r  scanchain_uut/FSM_onehot_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y333        FDCE (Prop_fdce_C_Q)         0.223    -1.585 r  scanchain_uut/FSM_onehot_currentState_reg[2]/Q
                         net (fo=12, routed)          0.484    -1.101    scanchain_uut/FSM_onehot_currentState_reg_n_0_[2]
    SLICE_X47Y332        LUT3 (Prop_lut3_I0_O)        0.051    -1.050 r  scanchain_uut/se_i_1/O
                         net (fo=1, routed)           0.792    -0.258    scanchain_uut/se_i_1_n_0
    SLICE_X47Y332        FDCE                                         r  scanchain_uut/se_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.475    48.727    scanchain_uut/CLK_10M
    SLICE_X47Y332        FDCE                                         r  scanchain_uut/se_reg/C  (IS_INVERTED)
                         clock pessimism             -0.559    48.168    
                         clock uncertainty           -0.096    48.072    
    SLICE_X47Y332        FDCE (Setup_fdce_C_CE)      -0.290    47.782    scanchain_uut/se_reg
  -------------------------------------------------------------------
                         required time                         47.782    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                 48.040    

Slack (MET) :             48.214ns  (required time - arrival time)
  Source:                 scanchain_uut/FSM_onehot_currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/scan_done_reg/D
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.404ns (23.271%)  route 1.332ns (76.729%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 48.728 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.808ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.676    -1.808    scanchain_uut/CLK_10M
    SLICE_X45Y333        FDCE                                         r  scanchain_uut/FSM_onehot_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y333        FDCE (Prop_fdce_C_Q)         0.223    -1.585 r  scanchain_uut/FSM_onehot_currentState_reg[3]/Q
                         net (fo=18, routed)          0.804    -0.781    scanchain_uut/update_done_0
    SLICE_X46Y331        LUT3 (Prop_lut3_I2_O)        0.047    -0.734 r  scanchain_uut/scan_done_i_2/O
                         net (fo=1, routed)           0.528    -0.206    scanchain_uut/scan_done_i_2_n_0
    SLICE_X46Y333        LUT6 (Prop_lut6_I2_O)        0.134    -0.072 r  scanchain_uut/scan_done_i_1/O
                         net (fo=1, routed)           0.000    -0.072    scanchain_uut/scan_done_i_1_n_0
    SLICE_X46Y333        FDCE                                         r  scanchain_uut/scan_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.476    48.728    scanchain_uut/CLK_10M
    SLICE_X46Y333        FDCE                                         r  scanchain_uut/scan_done_reg/C  (IS_INVERTED)
                         clock pessimism             -0.559    48.169    
                         clock uncertainty           -0.096    48.073    
    SLICE_X46Y333        FDCE (Setup_fdce_C_D)        0.069    48.142    scanchain_uut/scan_done_reg
  -------------------------------------------------------------------
                         required time                         48.142    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                 48.214    

Slack (MET) :             48.338ns  (required time - arrival time)
  Source:                 scanchain_uut/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/this_scancol_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.270ns (21.470%)  route 0.988ns (78.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 48.730 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.808ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.676    -1.808    scanchain_uut/CLK_10M
    SLICE_X45Y333        FDPE                                         r  scanchain_uut/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y333        FDPE (Prop_fdpe_C_Q)         0.223    -1.585 r  scanchain_uut/FSM_onehot_currentState_reg[0]/Q
                         net (fo=14, routed)          0.577    -1.008    scanchain_uut/ONE_BANK_HEIGHT
    SLICE_X46Y333        LUT2 (Prop_lut2_I1_O)        0.047    -0.961 r  scanchain_uut/this_scancol[7]_i_1/O
                         net (fo=11, routed)          0.411    -0.551    scanchain_uut/this_scancol[7]_i_1_n_0
    SLICE_X44Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.478    48.730    scanchain_uut/CLK_10M
    SLICE_X44Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.559    48.171    
                         clock uncertainty           -0.096    48.075    
    SLICE_X44Y335        FDCE (Setup_fdce_C_CE)      -0.288    47.787    scanchain_uut/this_scancol_reg[4]
  -------------------------------------------------------------------
                         required time                         47.787    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                 48.338    

Slack (MET) :             48.338ns  (required time - arrival time)
  Source:                 scanchain_uut/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/this_scancol_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.270ns (21.470%)  route 0.988ns (78.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 48.730 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.808ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.676    -1.808    scanchain_uut/CLK_10M
    SLICE_X45Y333        FDPE                                         r  scanchain_uut/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y333        FDPE (Prop_fdpe_C_Q)         0.223    -1.585 r  scanchain_uut/FSM_onehot_currentState_reg[0]/Q
                         net (fo=14, routed)          0.577    -1.008    scanchain_uut/ONE_BANK_HEIGHT
    SLICE_X46Y333        LUT2 (Prop_lut2_I1_O)        0.047    -0.961 r  scanchain_uut/this_scancol[7]_i_1/O
                         net (fo=11, routed)          0.411    -0.551    scanchain_uut/this_scancol[7]_i_1_n_0
    SLICE_X44Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.478    48.730    scanchain_uut/CLK_10M
    SLICE_X44Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.559    48.171    
                         clock uncertainty           -0.096    48.075    
    SLICE_X44Y335        FDCE (Setup_fdce_C_CE)      -0.288    47.787    scanchain_uut/this_scancol_reg[5]
  -------------------------------------------------------------------
                         required time                         47.787    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                 48.338    

Slack (MET) :             48.338ns  (required time - arrival time)
  Source:                 scanchain_uut/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/this_scancol_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.270ns (21.470%)  route 0.988ns (78.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 48.730 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.808ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.676    -1.808    scanchain_uut/CLK_10M
    SLICE_X45Y333        FDPE                                         r  scanchain_uut/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y333        FDPE (Prop_fdpe_C_Q)         0.223    -1.585 r  scanchain_uut/FSM_onehot_currentState_reg[0]/Q
                         net (fo=14, routed)          0.577    -1.008    scanchain_uut/ONE_BANK_HEIGHT
    SLICE_X46Y333        LUT2 (Prop_lut2_I1_O)        0.047    -0.961 r  scanchain_uut/this_scancol[7]_i_1/O
                         net (fo=11, routed)          0.411    -0.551    scanchain_uut/this_scancol[7]_i_1_n_0
    SLICE_X44Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.478    48.730    scanchain_uut/CLK_10M
    SLICE_X44Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.559    48.171    
                         clock uncertainty           -0.096    48.075    
    SLICE_X44Y335        FDCE (Setup_fdce_C_CE)      -0.288    47.787    scanchain_uut/this_scancol_reg[6]
  -------------------------------------------------------------------
                         required time                         47.787    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                 48.338    

Slack (MET) :             48.338ns  (required time - arrival time)
  Source:                 scanchain_uut/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/this_scancol_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.270ns (21.470%)  route 0.988ns (78.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 48.730 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.808ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.676    -1.808    scanchain_uut/CLK_10M
    SLICE_X45Y333        FDPE                                         r  scanchain_uut/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y333        FDPE (Prop_fdpe_C_Q)         0.223    -1.585 r  scanchain_uut/FSM_onehot_currentState_reg[0]/Q
                         net (fo=14, routed)          0.577    -1.008    scanchain_uut/ONE_BANK_HEIGHT
    SLICE_X46Y333        LUT2 (Prop_lut2_I1_O)        0.047    -0.961 r  scanchain_uut/this_scancol[7]_i_1/O
                         net (fo=11, routed)          0.411    -0.551    scanchain_uut/this_scancol[7]_i_1_n_0
    SLICE_X44Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.478    48.730    scanchain_uut/CLK_10M
    SLICE_X44Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.559    48.171    
                         clock uncertainty           -0.096    48.075    
    SLICE_X44Y335        FDCE (Setup_fdce_C_CE)      -0.288    47.787    scanchain_uut/this_scancol_reg[7]
  -------------------------------------------------------------------
                         required time                         47.787    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                 48.338    

Slack (MET) :             48.448ns  (required time - arrival time)
  Source:                 scanchain_uut/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/scan_clk_EN_reg/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.270ns (23.535%)  route 0.877ns (76.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 48.730 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.808ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.676    -1.808    scanchain_uut/CLK_10M
    SLICE_X45Y333        FDPE                                         r  scanchain_uut/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y333        FDPE (Prop_fdpe_C_Q)         0.223    -1.585 r  scanchain_uut/FSM_onehot_currentState_reg[0]/Q
                         net (fo=14, routed)          0.577    -1.008    scanchain_uut/ONE_BANK_HEIGHT
    SLICE_X46Y333        LUT2 (Prop_lut2_I1_O)        0.047    -0.961 r  scanchain_uut/this_scancol[7]_i_1/O
                         net (fo=11, routed)          0.300    -0.661    scanchain_uut/this_scancol[7]_i_1_n_0
    SLICE_X45Y335        FDCE                                         r  scanchain_uut/scan_clk_EN_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.478    48.730    scanchain_uut/CLK_10M
    SLICE_X45Y335        FDCE                                         r  scanchain_uut/scan_clk_EN_reg/C  (IS_INVERTED)
                         clock pessimism             -0.559    48.171    
                         clock uncertainty           -0.096    48.075    
    SLICE_X45Y335        FDCE (Setup_fdce_C_CE)      -0.288    47.787    scanchain_uut/scan_clk_EN_reg
  -------------------------------------------------------------------
                         required time                         47.787    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                 48.448    

Slack (MET) :             48.448ns  (required time - arrival time)
  Source:                 scanchain_uut/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/this_scancol_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.270ns (23.535%)  route 0.877ns (76.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 48.730 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.808ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.676    -1.808    scanchain_uut/CLK_10M
    SLICE_X45Y333        FDPE                                         r  scanchain_uut/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y333        FDPE (Prop_fdpe_C_Q)         0.223    -1.585 r  scanchain_uut/FSM_onehot_currentState_reg[0]/Q
                         net (fo=14, routed)          0.577    -1.008    scanchain_uut/ONE_BANK_HEIGHT
    SLICE_X46Y333        LUT2 (Prop_lut2_I1_O)        0.047    -0.961 r  scanchain_uut/this_scancol[7]_i_1/O
                         net (fo=11, routed)          0.300    -0.661    scanchain_uut/this_scancol[7]_i_1_n_0
    SLICE_X45Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.478    48.730    scanchain_uut/CLK_10M
    SLICE_X45Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.559    48.171    
                         clock uncertainty           -0.096    48.075    
    SLICE_X45Y335        FDCE (Setup_fdce_C_CE)      -0.288    47.787    scanchain_uut/this_scancol_reg[0]
  -------------------------------------------------------------------
                         required time                         47.787    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                 48.448    

Slack (MET) :             48.448ns  (required time - arrival time)
  Source:                 scanchain_uut/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/this_scancol_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.270ns (23.535%)  route 0.877ns (76.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 48.730 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.808ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.676    -1.808    scanchain_uut/CLK_10M
    SLICE_X45Y333        FDPE                                         r  scanchain_uut/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y333        FDPE (Prop_fdpe_C_Q)         0.223    -1.585 r  scanchain_uut/FSM_onehot_currentState_reg[0]/Q
                         net (fo=14, routed)          0.577    -1.008    scanchain_uut/ONE_BANK_HEIGHT
    SLICE_X46Y333        LUT2 (Prop_lut2_I1_O)        0.047    -0.961 r  scanchain_uut/this_scancol[7]_i_1/O
                         net (fo=11, routed)          0.300    -0.661    scanchain_uut/this_scancol[7]_i_1_n_0
    SLICE_X45Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.478    48.730    scanchain_uut/CLK_10M
    SLICE_X45Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.559    48.171    
                         clock uncertainty           -0.096    48.075    
    SLICE_X45Y335        FDCE (Setup_fdce_C_CE)      -0.288    47.787    scanchain_uut/this_scancol_reg[1]
  -------------------------------------------------------------------
                         required time                         47.787    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                 48.448    

Slack (MET) :             48.448ns  (required time - arrival time)
  Source:                 scanchain_uut/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/this_scancol_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.270ns (23.535%)  route 0.877ns (76.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 48.730 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.808ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.676    -1.808    scanchain_uut/CLK_10M
    SLICE_X45Y333        FDPE                                         r  scanchain_uut/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y333        FDPE (Prop_fdpe_C_Q)         0.223    -1.585 r  scanchain_uut/FSM_onehot_currentState_reg[0]/Q
                         net (fo=14, routed)          0.577    -1.008    scanchain_uut/ONE_BANK_HEIGHT
    SLICE_X46Y333        LUT2 (Prop_lut2_I1_O)        0.047    -0.961 r  scanchain_uut/this_scancol[7]_i_1/O
                         net (fo=11, routed)          0.300    -0.661    scanchain_uut/this_scancol[7]_i_1_n_0
    SLICE_X45Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    50.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    45.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    47.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    47.252 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.478    48.730    scanchain_uut/CLK_10M
    SLICE_X45Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.559    48.171    
                         clock uncertainty           -0.096    48.075    
    SLICE_X45Y335        FDCE (Setup_fdce_C_CE)      -0.288    47.787    scanchain_uut/this_scancol_reg[2]
  -------------------------------------------------------------------
                         required time                         47.787    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                 48.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 scanchain_uut/update_count_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/last_row_reg/D
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys fall@50.000ns)
  Data Path Delay:        0.251ns  (logic 0.135ns (53.720%)  route 0.116ns (46.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns = ( 49.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.349ns = ( 49.651 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          0.776    49.651    scanchain_uut/CLK_10M
    SLICE_X47Y333        FDCE                                         r  scanchain_uut/update_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y333        FDCE (Prop_fdce_C_Q)         0.107    49.758 r  scanchain_uut/update_count_reg[0]/Q
                         net (fo=8, routed)           0.116    49.874    scanchain_uut/update_count_reg_n_0_[0]
    SLICE_X46Y333        LUT6 (Prop_lut6_I3_O)        0.028    49.902 r  scanchain_uut/last_row_i_1/O
                         net (fo=1, routed)           0.000    49.902    scanchain_uut/last_row_i_1_n_0
    SLICE_X46Y333        FDCE                                         r  scanchain_uut/last_row_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.021    49.655    scanchain_uut/CLK_10M
    SLICE_X46Y333        FDCE                                         r  scanchain_uut/last_row_reg/C  (IS_INVERTED)
                         clock pessimism              0.007    49.662    
    SLICE_X46Y333        FDCE (Hold_fdce_C_D)         0.093    49.755    scanchain_uut/last_row_reg
  -------------------------------------------------------------------
                         required time                        -49.755    
                         arrival time                          49.902    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 scanchain_uut/this_scancol_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/this_scancol_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys fall@50.000ns)
  Data Path Delay:        0.228ns  (logic 0.135ns (59.212%)  route 0.093ns (40.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns = ( 49.657 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.348ns = ( 49.652 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          0.777    49.652    scanchain_uut/CLK_10M
    SLICE_X45Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y335        FDCE (Prop_fdce_C_Q)         0.107    49.759 r  scanchain_uut/this_scancol_reg[1]/Q
                         net (fo=6, routed)           0.093    49.852    scanchain_uut/this_scancol_reg_n_0_[1]
    SLICE_X44Y335        LUT6 (Prop_lut6_I3_O)        0.028    49.880 r  scanchain_uut/this_scancol[4]_i_1/O
                         net (fo=1, routed)           0.000    49.880    scanchain_uut/this_scancol[4]_i_1_n_0
    SLICE_X44Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.023    49.657    scanchain_uut/CLK_10M
    SLICE_X44Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.006    49.663    
    SLICE_X44Y335        FDCE (Hold_fdce_C_D)         0.069    49.732    scanchain_uut/this_scancol_reg[4]
  -------------------------------------------------------------------
                         required time                        -49.732    
                         arrival time                          49.880    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 scanchain_uut/update_done_reg/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/update_done_reg/D
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys fall@50.000ns)
  Data Path Delay:        0.247ns  (logic 0.135ns (54.758%)  route 0.112ns (45.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns = ( 49.656 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.348ns = ( 49.652 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          0.777    49.652    scanchain_uut/CLK_10M
    SLICE_X45Y334        FDCE                                         r  scanchain_uut/update_done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y334        FDCE (Prop_fdce_C_Q)         0.107    49.759 r  scanchain_uut/update_done_reg/Q
                         net (fo=4, routed)           0.112    49.871    scanchain_uut/update_done
    SLICE_X45Y334        LUT6 (Prop_lut6_I5_O)        0.028    49.899 r  scanchain_uut/update_done_i_1/O
                         net (fo=1, routed)           0.000    49.899    scanchain_uut/update_done_i_1_n_0
    SLICE_X45Y334        FDCE                                         r  scanchain_uut/update_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.022    49.656    scanchain_uut/CLK_10M
    SLICE_X45Y334        FDCE                                         r  scanchain_uut/update_done_reg/C  (IS_INVERTED)
                         clock pessimism             -0.004    49.652    
    SLICE_X45Y334        FDCE (Hold_fdce_C_D)         0.068    49.720    scanchain_uut/update_done_reg
  -------------------------------------------------------------------
                         required time                        -49.720    
                         arrival time                          49.899    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 scanchain_uut/update_count_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/update_clk_EN_reg/D
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys fall@50.000ns)
  Data Path Delay:        0.279ns  (logic 0.135ns (48.416%)  route 0.144ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 49.653 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.349ns = ( 49.651 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          0.776    49.651    scanchain_uut/CLK_10M
    SLICE_X47Y333        FDCE                                         r  scanchain_uut/update_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y333        FDCE (Prop_fdce_C_Q)         0.107    49.758 f  scanchain_uut/update_count_reg[1]/Q
                         net (fo=8, routed)           0.144    49.902    scanchain_uut/update_count_reg_n_0_[1]
    SLICE_X47Y331        LUT5 (Prop_lut5_I3_O)        0.028    49.930 r  scanchain_uut/update_clk_EN_i_1/O
                         net (fo=1, routed)           0.000    49.930    scanchain_uut/update_clk_EN_i_1_n_0
    SLICE_X47Y331        FDCE                                         r  scanchain_uut/update_clk_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.019    49.653    scanchain_uut/CLK_10M
    SLICE_X47Y331        FDCE                                         r  scanchain_uut/update_clk_EN_reg/C  (IS_INVERTED)
                         clock pessimism              0.008    49.661    
    SLICE_X47Y331        FDCE (Hold_fdce_C_D)         0.069    49.730    scanchain_uut/update_clk_EN_reg
  -------------------------------------------------------------------
                         required time                        -49.730    
                         arrival time                          49.930    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 scanchain_uut/DRAM_normalMode_EN_reg/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/DRAM_normalMode_EN_reg/D
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys fall@50.000ns)
  Data Path Delay:        0.271ns  (logic 0.135ns (49.847%)  route 0.136ns (50.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 49.653 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.351ns = ( 49.649 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          0.774    49.649    scanchain_uut/CLK_10M
    SLICE_X47Y331        FDCE                                         r  scanchain_uut/DRAM_normalMode_EN_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y331        FDCE (Prop_fdce_C_Q)         0.107    49.756 r  scanchain_uut/DRAM_normalMode_EN_reg/Q
                         net (fo=2, routed)           0.136    49.892    scanchain_uut/DRAM_EN_fromScan
    SLICE_X47Y331        LUT6 (Prop_lut6_I5_O)        0.028    49.920 r  scanchain_uut/DRAM_normalMode_EN_i_1/O
                         net (fo=1, routed)           0.000    49.920    scanchain_uut/DRAM_normalMode_EN_i_1_n_0
    SLICE_X47Y331        FDCE                                         r  scanchain_uut/DRAM_normalMode_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.019    49.653    scanchain_uut/CLK_10M
    SLICE_X47Y331        FDCE                                         r  scanchain_uut/DRAM_normalMode_EN_reg/C  (IS_INVERTED)
                         clock pessimism             -0.004    49.649    
    SLICE_X47Y331        FDCE (Hold_fdce_C_D)         0.068    49.717    scanchain_uut/DRAM_normalMode_EN_reg
  -------------------------------------------------------------------
                         required time                        -49.717    
                         arrival time                          49.920    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 scanchain_uut/didUpdateRowValue_reg/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/didUpdateRowValue_reg/D
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys fall@50.000ns)
  Data Path Delay:        0.297ns  (logic 0.151ns (50.820%)  route 0.146ns (49.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns = ( 49.655 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.349ns = ( 49.651 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          0.776    49.651    scanchain_uut/CLK_10M
    SLICE_X46Y333        FDCE                                         r  scanchain_uut/didUpdateRowValue_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y333        FDCE (Prop_fdce_C_Q)         0.123    49.774 r  scanchain_uut/didUpdateRowValue_reg/Q
                         net (fo=3, routed)           0.146    49.920    scanchain_uut/didUpdateRowValue
    SLICE_X46Y333        LUT4 (Prop_lut4_I3_O)        0.028    49.948 r  scanchain_uut/didUpdateRowValue_i_1/O
                         net (fo=1, routed)           0.000    49.948    scanchain_uut/didUpdateRowValue_i_1_n_0
    SLICE_X46Y333        FDCE                                         r  scanchain_uut/didUpdateRowValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.021    49.655    scanchain_uut/CLK_10M
    SLICE_X46Y333        FDCE                                         r  scanchain_uut/didUpdateRowValue_reg/C  (IS_INVERTED)
                         clock pessimism             -0.004    49.651    
    SLICE_X46Y333        FDCE (Hold_fdce_C_D)         0.093    49.744    scanchain_uut/didUpdateRowValue_reg
  -------------------------------------------------------------------
                         required time                        -49.744    
                         arrival time                          49.948    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 scanchain_uut/thisRowValue_reg[101]/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/thisRowValue_reg[101]/D
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys fall@50.000ns)
  Data Path Delay:        0.273ns  (logic 0.135ns (49.440%)  route 0.138ns (50.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns = ( 49.656 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.348ns = ( 49.652 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          0.777    49.652    scanchain_uut/CLK_10M
    SLICE_X45Y334        FDCE                                         r  scanchain_uut/thisRowValue_reg[101]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y334        FDCE (Prop_fdce_C_Q)         0.107    49.759 r  scanchain_uut/thisRowValue_reg[101]/Q
                         net (fo=2, routed)           0.138    49.897    scanchain_uut/thisRowValue_reg_n_0_[101]
    SLICE_X45Y334        LUT3 (Prop_lut3_I2_O)        0.028    49.925 r  scanchain_uut/thisRowValue[101]_i_1/O
                         net (fo=1, routed)           0.000    49.925    scanchain_uut/thisRowValue[101]_i_1_n_0
    SLICE_X45Y334        FDCE                                         r  scanchain_uut/thisRowValue_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.022    49.656    scanchain_uut/CLK_10M
    SLICE_X45Y334        FDCE                                         r  scanchain_uut/thisRowValue_reg[101]/C  (IS_INVERTED)
                         clock pessimism             -0.004    49.652    
    SLICE_X45Y334        FDCE (Hold_fdce_C_D)         0.068    49.720    scanchain_uut/thisRowValue_reg[101]
  -------------------------------------------------------------------
                         required time                        -49.720    
                         arrival time                          49.925    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 scanchain_uut/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/FSM_onehot_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys rise@0.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.334%)  route 0.142ns (52.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          0.776    -0.349    scanchain_uut/CLK_10M
    SLICE_X45Y333        FDPE                                         r  scanchain_uut/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y333        FDPE (Prop_fdpe_C_Q)         0.100    -0.249 r  scanchain_uut/FSM_onehot_currentState_reg[0]/Q
                         net (fo=14, routed)          0.142    -0.107    scanchain_uut/ONE_BANK_HEIGHT
    SLICE_X45Y333        LUT6 (Prop_lut6_I2_O)        0.028    -0.079 r  scanchain_uut/FSM_onehot_currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    scanchain_uut/FSM_onehot_currentState[1]_i_1_n_0
    SLICE_X45Y333        FDCE                                         r  scanchain_uut/FSM_onehot_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.021    -0.345    scanchain_uut/CLK_10M
    SLICE_X45Y333        FDCE                                         r  scanchain_uut/FSM_onehot_currentState_reg[1]/C
                         clock pessimism             -0.004    -0.349    
    SLICE_X45Y333        FDCE (Hold_fdce_C_D)         0.061    -0.288    scanchain_uut/FSM_onehot_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 scanchain_uut/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/FSM_onehot_currentState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys rise@0.000ns - CLK_10M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.129ns (46.017%)  route 0.151ns (53.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          0.776    -0.349    scanchain_uut/CLK_10M
    SLICE_X45Y333        FDPE                                         r  scanchain_uut/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y333        FDPE (Prop_fdpe_C_Q)         0.100    -0.249 r  scanchain_uut/FSM_onehot_currentState_reg[0]/Q
                         net (fo=14, routed)          0.151    -0.098    scanchain_uut/ONE_BANK_HEIGHT
    SLICE_X45Y333        LUT5 (Prop_lut5_I1_O)        0.029    -0.069 r  scanchain_uut/FSM_onehot_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    scanchain_uut/FSM_onehot_currentState[0]_i_1_n_0
    SLICE_X45Y333        FDPE                                         r  scanchain_uut/FSM_onehot_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.021    -0.345    scanchain_uut/CLK_10M
    SLICE_X45Y333        FDPE                                         r  scanchain_uut/FSM_onehot_currentState_reg[0]/C
                         clock pessimism             -0.004    -0.349    
    SLICE_X45Y333        FDPE (Hold_fdpe_C_D)         0.070    -0.279    scanchain_uut/FSM_onehot_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 scanchain_uut/this_scancol_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            scanchain_uut/this_scancol_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys fall@50.000ns - CLK_10M_clock_scan_sys fall@50.000ns)
  Data Path Delay:        0.286ns  (logic 0.135ns (47.270%)  route 0.151ns (52.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns = ( 49.657 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.348ns = ( 49.652 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    50.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    50.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    48.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    48.849    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    48.875 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          0.777    49.652    scanchain_uut/CLK_10M
    SLICE_X44Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y335        FDCE (Prop_fdce_C_Q)         0.107    49.759 r  scanchain_uut/this_scancol_reg[4]/Q
                         net (fo=7, routed)           0.151    49.910    scanchain_uut/this_scancol_reg_n_0_[4]
    SLICE_X44Y335        LUT6 (Prop_lut6_I4_O)        0.028    49.938 r  scanchain_uut/this_scancol[7]_i_2/O
                         net (fo=1, routed)           0.000    49.938    scanchain_uut/this_scancol[7]
    SLICE_X44Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    50.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    51.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    47.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    48.604    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    48.634 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.023    49.657    scanchain_uut/CLK_10M
    SLICE_X44Y335        FDCE                                         r  scanchain_uut/this_scancol_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.005    49.652    
    SLICE_X44Y335        FDCE (Hold_fdce_C_D)         0.069    49.721    scanchain_uut/this_scancol_reg[7]
  -------------------------------------------------------------------
                         required time                        -49.721    
                         arrival time                          49.938    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10M_clock_scan_sys
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_core_uut/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y17   clk_core_uut/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X45Y335    scanchain_uut/scan_clk_EN_reg/C
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X47Y331    scanchain_uut/DRAM_normalMode_EN_reg/C
Min Period        n/a     FDPE/C              n/a            0.700         100.000     99.300     SLICE_X45Y333    scanchain_uut/FSM_onehot_currentState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X45Y333    scanchain_uut/FSM_onehot_currentState_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X45Y333    scanchain_uut/FSM_onehot_currentState_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X45Y333    scanchain_uut/FSM_onehot_currentState_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X46Y332    scanchain_uut/WE_reg/C
Min Period        n/a     FDCE/C              n/a            0.700         100.000     99.300     SLICE_X46Y331    scanchain_uut/currentAccessRow_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X45Y335    scanchain_uut/scan_clk_EN_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X45Y335    scanchain_uut/scan_clk_EN_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X47Y331    scanchain_uut/DRAM_normalMode_EN_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X47Y331    scanchain_uut/DRAM_normalMode_EN_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.350         50.000      49.650     SLICE_X45Y333    scanchain_uut/FSM_onehot_currentState_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.350         50.000      49.650     SLICE_X45Y333    scanchain_uut/FSM_onehot_currentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X45Y333    scanchain_uut/FSM_onehot_currentState_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X45Y333    scanchain_uut/FSM_onehot_currentState_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X45Y333    scanchain_uut/FSM_onehot_currentState_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X45Y333    scanchain_uut/FSM_onehot_currentState_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X47Y331    scanchain_uut/DRAM_normalMode_EN_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X46Y332    scanchain_uut/WE_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X46Y331    scanchain_uut/currentAccessRow_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X46Y331    scanchain_uut/currentAccessRow_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X46Y331    scanchain_uut/currentAccessRow_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X45Y335    scanchain_uut/scan_clk_EN_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X44Y334    scanchain_uut/scanin_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X47Y332    scanchain_uut/se_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X45Y334    scanchain_uut/thisRowValue_reg[101]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X45Y335    scanchain_uut/this_scancol_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25M_clock_scan_sys
  To Clock:  CLK_25M_clock_scan_sys

Setup :            0  Failing Endpoints,  Worst Slack       17.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.744ns  (required time - arrival time)
  Source:                 FSM_sequential_currentState_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            charge_share_reg/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys rise@40.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        1.969ns  (logic 0.413ns (20.971%)  route 1.556ns (79.029%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 38.722 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 18.189 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    20.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    22.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    14.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    16.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    16.516 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.673    18.189    sys_clk_OBUF
    SLICE_X45Y330        FDCE                                         r  FSM_sequential_currentState_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y330        FDCE (Prop_fdce_C_Q)         0.228    18.417 f  FSM_sequential_currentState_reg[1]/Q
                         net (fo=29, routed)          0.926    19.342    currentState[1]
    SLICE_X46Y332        LUT3 (Prop_lut3_I0_O)        0.051    19.393 r  J[2]_i_3/O
                         net (fo=3, routed)           0.345    19.739    J[2]_i_3_n_0
    SLICE_X46Y329        LUT6 (Prop_lut6_I0_O)        0.134    19.873 r  charge_share_i_1/O
                         net (fo=1, routed)           0.286    20.158    charge_share_i_1_n_0
    SLICE_X46Y327        FDCE                                         r  charge_share_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    35.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    37.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    37.252 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.470    38.722    sys_clk_OBUF
    SLICE_X46Y327        FDCE                                         r  charge_share_reg/C
                         clock pessimism             -0.559    38.163    
                         clock uncertainty           -0.082    38.080    
    SLICE_X46Y327        FDCE (Setup_fdce_C_CE)      -0.178    37.902    charge_share_reg
  -------------------------------------------------------------------
                         required time                         37.902    
                         arrival time                         -20.158    
  -------------------------------------------------------------------
                         slack                                 17.744    

Slack (MET) :             17.838ns  (required time - arrival time)
  Source:                 FSM_sequential_currentState_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            J_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys rise@40.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        1.857ns  (logic 0.413ns (22.239%)  route 1.444ns (77.761%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 38.726 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 18.189 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    20.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    22.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    14.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    16.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    16.516 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.673    18.189    sys_clk_OBUF
    SLICE_X45Y330        FDCE                                         r  FSM_sequential_currentState_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y330        FDCE (Prop_fdce_C_Q)         0.228    18.417 f  FSM_sequential_currentState_reg[1]/Q
                         net (fo=29, routed)          0.926    19.342    currentState[1]
    SLICE_X46Y332        LUT3 (Prop_lut3_I0_O)        0.051    19.393 r  J[2]_i_3/O
                         net (fo=3, routed)           0.198    19.591    J[2]_i_3_n_0
    SLICE_X45Y331        LUT6 (Prop_lut6_I0_O)        0.134    19.725 r  J[2]_i_1/O
                         net (fo=3, routed)           0.320    20.046    J[2]_i_1_n_0
    SLICE_X45Y331        FDCE                                         r  J_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    35.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    37.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    37.252 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.474    38.726    sys_clk_OBUF
    SLICE_X45Y331        FDCE                                         r  J_reg[1]/C
                         clock pessimism             -0.559    38.167    
                         clock uncertainty           -0.082    38.084    
    SLICE_X45Y331        FDCE (Setup_fdce_C_CE)      -0.201    37.883    J_reg[1]
  -------------------------------------------------------------------
                         required time                         37.883    
                         arrival time                         -20.046    
  -------------------------------------------------------------------
                         slack                                 17.838    

Slack (MET) :             17.840ns  (required time - arrival time)
  Source:                 start_ising_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            latched_SA_OUT_reg/CE
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys fall@20.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.466ns (25.082%)  route 1.392ns (74.918%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 18.722 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.814ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.670    -1.814    sys_clk_OBUF
    SLICE_X45Y328        FDCE                                         r  start_ising_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y328        FDCE (Prop_fdce_C_Q)         0.204    -1.610 f  start_ising_counter_reg[3]/Q
                         net (fo=13, routed)          0.755    -0.855    start_ising_counter_reg_n_0_[3]
    SLICE_X47Y328        LUT2 (Prop_lut2_I1_O)        0.130    -0.725 r  latched_SA_OUT_i_3/O
                         net (fo=1, routed)           0.360    -0.365    latched_SA_OUT_i_3_n_0
    SLICE_X47Y328        LUT6 (Prop_lut6_I1_O)        0.132    -0.233 r  latched_SA_OUT_i_1/O
                         net (fo=1, routed)           0.277     0.044    latched_SA_OUT_i_1_n_0
    SLICE_X47Y327        FDCE                                         r  latched_SA_OUT_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    20.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    15.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    17.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    17.252 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.470    18.722    sys_clk_OBUF
    SLICE_X47Y327        FDCE                                         r  latched_SA_OUT_reg/C  (IS_INVERTED)
                         clock pessimism             -0.559    18.163    
                         clock uncertainty           -0.082    18.080    
    SLICE_X47Y327        FDCE (Setup_fdce_C_CE)      -0.197    17.883    latched_SA_OUT_reg
  -------------------------------------------------------------------
                         required time                         17.883    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                 17.840    

Slack (MET) :             17.959ns  (required time - arrival time)
  Source:                 FSM_sequential_currentState_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            J_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys rise@40.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        1.736ns  (logic 0.413ns (23.791%)  route 1.323ns (76.209%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 38.726 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 18.189 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    20.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    22.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    14.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    16.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    16.516 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.673    18.189    sys_clk_OBUF
    SLICE_X45Y330        FDCE                                         r  FSM_sequential_currentState_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y330        FDCE (Prop_fdce_C_Q)         0.228    18.417 f  FSM_sequential_currentState_reg[1]/Q
                         net (fo=29, routed)          0.926    19.342    currentState[1]
    SLICE_X46Y332        LUT3 (Prop_lut3_I0_O)        0.051    19.393 r  J[2]_i_3/O
                         net (fo=3, routed)           0.198    19.591    J[2]_i_3_n_0
    SLICE_X45Y331        LUT6 (Prop_lut6_I0_O)        0.134    19.725 r  J[2]_i_1/O
                         net (fo=3, routed)           0.199    19.925    J[2]_i_1_n_0
    SLICE_X47Y330        FDCE                                         r  J_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    35.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    37.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    37.252 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.474    38.726    sys_clk_OBUF
    SLICE_X47Y330        FDCE                                         r  J_reg[2]/C
                         clock pessimism             -0.559    38.167    
                         clock uncertainty           -0.082    38.084    
    SLICE_X47Y330        FDCE (Setup_fdce_C_CE)      -0.201    37.883    J_reg[2]
  -------------------------------------------------------------------
                         required time                         37.883    
                         arrival time                         -19.925    
  -------------------------------------------------------------------
                         slack                                 17.959    

Slack (MET) :             17.959ns  (required time - arrival time)
  Source:                 FSM_sequential_currentState_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            J_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys rise@40.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        1.736ns  (logic 0.413ns (23.791%)  route 1.323ns (76.209%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 38.726 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 18.189 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    20.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    22.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    14.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    16.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    16.516 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.673    18.189    sys_clk_OBUF
    SLICE_X45Y330        FDCE                                         r  FSM_sequential_currentState_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y330        FDCE (Prop_fdce_C_Q)         0.228    18.417 f  FSM_sequential_currentState_reg[1]/Q
                         net (fo=29, routed)          0.926    19.342    currentState[1]
    SLICE_X46Y332        LUT3 (Prop_lut3_I0_O)        0.051    19.393 r  J[2]_i_3/O
                         net (fo=3, routed)           0.198    19.591    J[2]_i_3_n_0
    SLICE_X45Y331        LUT6 (Prop_lut6_I0_O)        0.134    19.725 r  J[2]_i_1/O
                         net (fo=3, routed)           0.199    19.925    J[2]_i_1_n_0
    SLICE_X47Y330        FDCE                                         r  J_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    35.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    37.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    37.252 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.474    38.726    sys_clk_OBUF
    SLICE_X47Y330        FDCE                                         r  J_reg[2]_lopt_replica/C
                         clock pessimism             -0.559    38.167    
                         clock uncertainty           -0.082    38.084    
    SLICE_X47Y330        FDCE (Setup_fdce_C_CE)      -0.201    37.883    J_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.883    
                         arrival time                         -19.925    
  -------------------------------------------------------------------
                         slack                                 17.959    

Slack (MET) :             18.080ns  (required time - arrival time)
  Source:                 FSM_sequential_currentState_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scan_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys rise@40.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        1.521ns  (logic 0.283ns (18.604%)  route 1.238ns (81.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 38.727 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 18.189 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    20.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    22.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    14.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    16.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    16.516 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.673    18.189    sys_clk_OBUF
    SLICE_X45Y330        FDCE                                         r  FSM_sequential_currentState_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y330        FDCE (Prop_fdce_C_Q)         0.228    18.417 f  FSM_sequential_currentState_reg[1]/Q
                         net (fo=29, routed)          0.906    19.323    currentState[1]
    SLICE_X44Y332        LUT3 (Prop_lut3_I0_O)        0.055    19.378 r  scan_counter[8]_i_1/O
                         net (fo=10, routed)          0.332    19.710    scan_counter[8]_i_1_n_0
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    35.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    37.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    37.252 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.475    38.727    sys_clk_OBUF
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[2]/C
                         clock pessimism             -0.559    38.168    
                         clock uncertainty           -0.082    38.085    
    SLICE_X45Y332        FDCE (Setup_fdce_C_CE)      -0.295    37.790    scan_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         37.790    
                         arrival time                         -19.710    
  -------------------------------------------------------------------
                         slack                                 18.080    

Slack (MET) :             18.080ns  (required time - arrival time)
  Source:                 FSM_sequential_currentState_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scan_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys rise@40.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        1.521ns  (logic 0.283ns (18.604%)  route 1.238ns (81.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 38.727 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 18.189 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    20.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    22.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    14.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    16.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    16.516 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.673    18.189    sys_clk_OBUF
    SLICE_X45Y330        FDCE                                         r  FSM_sequential_currentState_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y330        FDCE (Prop_fdce_C_Q)         0.228    18.417 f  FSM_sequential_currentState_reg[1]/Q
                         net (fo=29, routed)          0.906    19.323    currentState[1]
    SLICE_X44Y332        LUT3 (Prop_lut3_I0_O)        0.055    19.378 r  scan_counter[8]_i_1/O
                         net (fo=10, routed)          0.332    19.710    scan_counter[8]_i_1_n_0
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    35.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    37.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    37.252 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.475    38.727    sys_clk_OBUF
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[3]/C
                         clock pessimism             -0.559    38.168    
                         clock uncertainty           -0.082    38.085    
    SLICE_X45Y332        FDCE (Setup_fdce_C_CE)      -0.295    37.790    scan_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         37.790    
                         arrival time                         -19.710    
  -------------------------------------------------------------------
                         slack                                 18.080    

Slack (MET) :             18.080ns  (required time - arrival time)
  Source:                 FSM_sequential_currentState_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scan_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys rise@40.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        1.521ns  (logic 0.283ns (18.604%)  route 1.238ns (81.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 38.727 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 18.189 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    20.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    22.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    14.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    16.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    16.516 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.673    18.189    sys_clk_OBUF
    SLICE_X45Y330        FDCE                                         r  FSM_sequential_currentState_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y330        FDCE (Prop_fdce_C_Q)         0.228    18.417 f  FSM_sequential_currentState_reg[1]/Q
                         net (fo=29, routed)          0.906    19.323    currentState[1]
    SLICE_X44Y332        LUT3 (Prop_lut3_I0_O)        0.055    19.378 r  scan_counter[8]_i_1/O
                         net (fo=10, routed)          0.332    19.710    scan_counter[8]_i_1_n_0
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    35.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    37.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    37.252 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.475    38.727    sys_clk_OBUF
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[4]/C
                         clock pessimism             -0.559    38.168    
                         clock uncertainty           -0.082    38.085    
    SLICE_X45Y332        FDCE (Setup_fdce_C_CE)      -0.295    37.790    scan_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         37.790    
                         arrival time                         -19.710    
  -------------------------------------------------------------------
                         slack                                 18.080    

Slack (MET) :             18.080ns  (required time - arrival time)
  Source:                 FSM_sequential_currentState_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scan_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys rise@40.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        1.521ns  (logic 0.283ns (18.604%)  route 1.238ns (81.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 38.727 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 18.189 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    20.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    22.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    14.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    16.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    16.516 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.673    18.189    sys_clk_OBUF
    SLICE_X45Y330        FDCE                                         r  FSM_sequential_currentState_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y330        FDCE (Prop_fdce_C_Q)         0.228    18.417 f  FSM_sequential_currentState_reg[1]/Q
                         net (fo=29, routed)          0.906    19.323    currentState[1]
    SLICE_X44Y332        LUT3 (Prop_lut3_I0_O)        0.055    19.378 r  scan_counter[8]_i_1/O
                         net (fo=10, routed)          0.332    19.710    scan_counter[8]_i_1_n_0
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    35.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    37.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    37.252 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.475    38.727    sys_clk_OBUF
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[5]/C
                         clock pessimism             -0.559    38.168    
                         clock uncertainty           -0.082    38.085    
    SLICE_X45Y332        FDCE (Setup_fdce_C_CE)      -0.295    37.790    scan_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         37.790    
                         arrival time                         -19.710    
  -------------------------------------------------------------------
                         slack                                 18.080    

Slack (MET) :             18.080ns  (required time - arrival time)
  Source:                 FSM_sequential_currentState_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scan_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M_clock_scan_sys rise@40.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        1.521ns  (logic 0.283ns (18.604%)  route 1.238ns (81.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 38.727 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 18.189 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    20.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    22.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    14.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    16.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    16.516 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.673    18.189    sys_clk_OBUF
    SLICE_X45Y330        FDCE                                         r  FSM_sequential_currentState_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y330        FDCE (Prop_fdce_C_Q)         0.228    18.417 f  FSM_sequential_currentState_reg[1]/Q
                         net (fo=29, routed)          0.906    19.323    currentState[1]
    SLICE_X44Y332        LUT3 (Prop_lut3_I0_O)        0.055    19.378 r  scan_counter[8]_i_1/O
                         net (fo=10, routed)          0.332    19.710    scan_counter[8]_i_1_n_0
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     40.000    40.000 r  
    E19                                               0.000    40.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    40.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    40.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    41.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    35.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    37.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    37.252 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.475    38.727    sys_clk_OBUF
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[6]/C
                         clock pessimism             -0.559    38.168    
                         clock uncertainty           -0.082    38.085    
    SLICE_X45Y332        FDCE (Setup_fdce_C_CE)      -0.295    37.790    scan_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         37.790    
                         arrival time                         -19.710    
  -------------------------------------------------------------------
                         slack                                 18.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 scan_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scan_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.130ns (53.537%)  route 0.113ns (46.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          0.775    -0.350    sys_clk_OBUF
    SLICE_X44Y332        FDCE                                         r  scan_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y332        FDCE (Prop_fdce_C_Q)         0.100    -0.250 r  scan_counter_reg[0]/Q
                         net (fo=7, routed)           0.113    -0.137    scan_counter_reg_n_0_[0]
    SLICE_X45Y332        LUT5 (Prop_lut5_I1_O)        0.030    -0.107 r  scan_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    scan_counter[3]
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.020    -0.346    sys_clk_OBUF
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[3]/C
                         clock pessimism              0.007    -0.339    
    SLICE_X45Y332        FDCE (Hold_fdce_C_D)         0.075    -0.264    scan_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 latch_J_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            J_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.840%)  route 0.105ns (45.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          0.774    -0.351    sys_clk_OBUF
    SLICE_X44Y331        FDCE                                         r  latch_J_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y331        FDCE (Prop_fdce_C_Q)         0.100    -0.251 f  latch_J_counter_reg[1]/Q
                         net (fo=5, routed)           0.105    -0.146    latch_J_counter_reg_n_0_[1]
    SLICE_X45Y331        LUT5 (Prop_lut5_I2_O)        0.028    -0.118 r  J[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    J[1]_i_1_n_0
    SLICE_X45Y331        FDCE                                         r  J_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.019    -0.347    sys_clk_OBUF
    SLICE_X45Y331        FDCE                                         r  J_reg[1]/C
                         clock pessimism              0.007    -0.340    
    SLICE_X45Y331        FDCE (Hold_fdce_C_D)         0.060    -0.280    J_reg[1]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 scan_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scan_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.151%)  route 0.113ns (46.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          0.775    -0.350    sys_clk_OBUF
    SLICE_X44Y332        FDCE                                         r  scan_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y332        FDCE (Prop_fdce_C_Q)         0.100    -0.250 r  scan_counter_reg[0]/Q
                         net (fo=7, routed)           0.113    -0.137    scan_counter_reg_n_0_[0]
    SLICE_X45Y332        LUT4 (Prop_lut4_I2_O)        0.028    -0.109 r  scan_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    scan_counter[2]
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.020    -0.346    sys_clk_OBUF
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[2]/C
                         clock pessimism              0.007    -0.339    
    SLICE_X45Y332        FDCE (Hold_fdce_C_D)         0.060    -0.279    scan_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 scan_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scan_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.157ns (63.308%)  route 0.091ns (36.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          0.775    -0.350    sys_clk_OBUF
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y332        FDCE (Prop_fdce_C_Q)         0.091    -0.259 r  scan_counter_reg[6]/Q
                         net (fo=4, routed)           0.091    -0.168    scan_counter_reg_n_0_[6]
    SLICE_X45Y332        LUT5 (Prop_lut5_I1_O)        0.066    -0.102 r  scan_counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.102    scan_counter[8]_i_2_n_0
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.020    -0.346    sys_clk_OBUF
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[8]/C
                         clock pessimism             -0.004    -0.350    
    SLICE_X45Y332        FDCE (Hold_fdce_C_D)         0.075    -0.275    scan_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 scan_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scan_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.155ns (63.009%)  route 0.091ns (36.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          0.775    -0.350    sys_clk_OBUF
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y332        FDCE (Prop_fdce_C_Q)         0.091    -0.259 r  scan_counter_reg[6]/Q
                         net (fo=4, routed)           0.091    -0.168    scan_counter_reg_n_0_[6]
    SLICE_X45Y332        LUT4 (Prop_lut4_I1_O)        0.064    -0.104 r  scan_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    scan_counter[7]
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.020    -0.346    sys_clk_OBUF
    SLICE_X45Y332        FDCE                                         r  scan_counter_reg[7]/C
                         clock pessimism             -0.004    -0.350    
    SLICE_X45Y332        FDCE (Hold_fdce_C_D)         0.061    -0.289    scan_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 start_ising_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            start_ising_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.702%)  route 0.120ns (48.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          0.771    -0.354    sys_clk_OBUF
    SLICE_X45Y328        FDCE                                         r  start_ising_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y328        FDCE (Prop_fdce_C_Q)         0.100    -0.254 r  start_ising_counter_reg[4]/Q
                         net (fo=9, routed)           0.120    -0.134    start_ising_counter_reg_n_0_[4]
    SLICE_X45Y328        LUT6 (Prop_lut6_I1_O)        0.028    -0.106 r  start_ising_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    start_ising_counter[5]
    SLICE_X45Y328        FDCE                                         r  start_ising_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.016    -0.350    sys_clk_OBUF
    SLICE_X45Y328        FDCE                                         r  start_ising_counter_reg[5]/C
                         clock pessimism             -0.004    -0.354    
    SLICE_X45Y328        FDCE (Hold_fdce_C_D)         0.061    -0.293    start_ising_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 start_ising_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            start_ising_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.288%)  route 0.122ns (48.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          0.771    -0.354    sys_clk_OBUF
    SLICE_X45Y328        FDCE                                         r  start_ising_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y328        FDCE (Prop_fdce_C_Q)         0.100    -0.254 r  start_ising_counter_reg[4]/Q
                         net (fo=9, routed)           0.122    -0.132    start_ising_counter_reg_n_0_[4]
    SLICE_X45Y328        LUT6 (Prop_lut6_I5_O)        0.028    -0.104 r  start_ising_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    start_ising_counter[4]
    SLICE_X45Y328        FDCE                                         r  start_ising_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.016    -0.350    sys_clk_OBUF
    SLICE_X45Y328        FDCE                                         r  start_ising_counter_reg[4]/C
                         clock pessimism             -0.004    -0.354    
    SLICE_X45Y328        FDCE (Hold_fdce_C_D)         0.061    -0.293    start_ising_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 PCHR_fromMain_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PCHR_fromMain_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.145ns (49.806%)  route 0.146ns (50.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          0.772    -0.353    sys_clk_OBUF
    SLICE_X46Y329        FDPE                                         r  PCHR_fromMain_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y329        FDPE (Prop_fdpe_C_Q)         0.118    -0.235 r  PCHR_fromMain_reg/Q
                         net (fo=2, routed)           0.146    -0.089    PCHR_OBUF
    SLICE_X46Y329        LUT4 (Prop_lut4_I3_O)        0.027    -0.062 r  PCHR_fromMain_i_1/O
                         net (fo=1, routed)           0.000    -0.062    PCHR_fromMain_i_1_n_0
    SLICE_X46Y329        FDPE                                         r  PCHR_fromMain_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.017    -0.349    sys_clk_OBUF
    SLICE_X46Y329        FDPE                                         r  PCHR_fromMain_reg/C
                         clock pessimism             -0.004    -0.353    
    SLICE_X46Y329        FDPE (Hold_fdpe_C_D)         0.093    -0.260    PCHR_fromMain_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 start_ising_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            start_ising_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.129ns (46.907%)  route 0.146ns (53.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          0.771    -0.354    sys_clk_OBUF
    SLICE_X45Y328        FDCE                                         r  start_ising_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y328        FDCE (Prop_fdce_C_Q)         0.100    -0.254 r  start_ising_counter_reg[0]/Q
                         net (fo=13, routed)          0.146    -0.108    start_ising_counter_reg_n_0_[0]
    SLICE_X45Y328        LUT3 (Prop_lut3_I0_O)        0.029    -0.079 r  start_ising_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    start_ising_counter[1]_i_1_n_0
    SLICE_X45Y328        FDCE                                         r  start_ising_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.016    -0.350    sys_clk_OBUF
    SLICE_X45Y328        FDCE                                         r  start_ising_counter_reg[1]/C
                         clock pessimism             -0.004    -0.354    
    SLICE_X45Y328        FDCE (Hold_fdce_C_D)         0.075    -0.279    start_ising_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 FSM_sequential_currentState_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FSM_sequential_currentState_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M_clock_scan_sys fall@20.000ns - CLK_25M_clock_scan_sys fall@20.000ns)
  Data Path Delay:        0.271ns  (logic 0.135ns (49.791%)  route 0.136ns (50.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 19.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.352ns = ( 19.648 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436    20.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503    20.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    18.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    18.849    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.875 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          0.773    19.648    sys_clk_OBUF
    SLICE_X45Y330        FDCE                                         r  FSM_sequential_currentState_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y330        FDCE (Prop_fdce_C_Q)         0.107    19.755 r  FSM_sequential_currentState_reg[1]/Q
                         net (fo=29, routed)          0.136    19.891    currentState[1]
    SLICE_X45Y330        LUT6 (Prop_lut6_I1_O)        0.028    19.919 r  FSM_sequential_currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    19.919    nextState__0[1]
    SLICE_X45Y330        FDCE                                         r  FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     20.000    20.000 f  
    E19                                               0.000    20.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518    20.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    21.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    17.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    18.604    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    18.634 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.018    19.652    sys_clk_OBUF
    SLICE_X45Y330        FDCE                                         r  FSM_sequential_currentState_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.004    19.648    
    SLICE_X45Y330        FDCE (Hold_fdce_C_D)         0.068    19.716    FSM_sequential_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                        -19.716    
                         arrival time                          19.919    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25M_clock_scan_sys
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_core_uut/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y16   clk_core_uut/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         40.000      39.250     SLICE_X44Y329    idle_counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         40.000      39.250     SLICE_X44Y329    idle_counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         40.000      39.250     SLICE_X44Y330    idle_counter_reg[6]/C
Min Period        n/a     FDCE/C              n/a            0.750         40.000      39.250     SLICE_X44Y330    idle_counter_reg[8]/C
Min Period        n/a     FDCE/C              n/a            0.750         40.000      39.250     SLICE_X44Y331    latch_J_counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         40.000      39.250     SLICE_X44Y332    scan_counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         40.000      39.250     SLICE_X45Y332    scan_counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         40.000      39.250     SLICE_X45Y332    scan_counter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X44Y330    idle_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X44Y330    idle_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X44Y331    latch_J_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X44Y329    idle_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X44Y329    idle_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X44Y330    idle_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X44Y330    idle_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X44Y332    scan_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X44Y332    scan_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X45Y332    scan_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X45Y329    DRAM_EN_fromMain_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X45Y329    DRAM_EN_fromMain_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X45Y331    J_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X45Y331    J_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X47Y330    J_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X47Y330    J_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X47Y330    J_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X47Y330    J_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         20.000      19.650     SLICE_X46Y329    PCHR_fromMain_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         20.000      19.650     SLICE_X46Y329    PCHR_fromMain_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_scan_sys
  To Clock:  clkfbout_clock_scan_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_scan_sys
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_core_uut/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y18   clk_core_uut/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  clk_core_uut/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25M_clock_scan_sys
  To Clock:  CLK_10M_clock_scan_sys

Setup :            0  Failing Endpoints,  Worst Slack       17.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.661ns  (required time - arrival time)
  Source:                 startScan_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scanchain_uut/FSM_onehot_currentState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_10M_clock_scan_sys rise@100.000ns - CLK_25M_clock_scan_sys rise@80.000ns)
  Data Path Delay:        1.827ns  (logic 0.275ns (15.050%)  route 1.552ns (84.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 98.728 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.809ns = ( 78.191 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    80.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    80.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    82.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    74.726 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    76.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    76.516 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.675    78.191    sys_clk_OBUF
    SLICE_X44Y332        FDCE                                         r  startScan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y332        FDCE (Prop_fdce_C_Q)         0.223    78.414 f  startScan_reg/Q
                         net (fo=2, routed)           1.552    79.966    scanchain_uut/FSM_onehot_currentState_reg[1]_0
    SLICE_X45Y333        LUT5 (Prop_lut5_I0_O)        0.052    80.018 r  scanchain_uut/FSM_onehot_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    80.018    scanchain_uut/FSM_onehot_currentState[0]_i_1_n_0
    SLICE_X45Y333        FDPE                                         r  scanchain_uut/FSM_onehot_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    95.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    97.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    97.252 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.476    98.728    scanchain_uut/CLK_10M
    SLICE_X45Y333        FDPE                                         r  scanchain_uut/FSM_onehot_currentState_reg[0]/C
                         clock pessimism             -0.877    97.851    
                         clock uncertainty           -0.216    97.635    
    SLICE_X45Y333        FDPE (Setup_fdpe_C_D)        0.044    97.679    scanchain_uut/FSM_onehot_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         97.679    
                         arrival time                         -80.018    
  -------------------------------------------------------------------
                         slack                                 17.661    

Slack (MET) :             18.179ns  (required time - arrival time)
  Source:                 startScan_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scanchain_uut/FSM_onehot_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_10M_clock_scan_sys rise@100.000ns - CLK_25M_clock_scan_sys rise@80.000ns)
  Data Path Delay:        1.300ns  (logic 0.266ns (20.469%)  route 1.034ns (79.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 98.728 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.809ns = ( 78.191 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                     80.000    80.000 r  
    E19                                               0.000    80.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    80.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    80.954 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    82.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    74.726 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    76.423    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    76.516 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.675    78.191    sys_clk_OBUF
    SLICE_X44Y332        FDCE                                         r  startScan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y332        FDCE (Prop_fdce_C_Q)         0.223    78.414 r  startScan_reg/Q
                         net (fo=2, routed)           1.034    79.447    scanchain_uut/FSM_onehot_currentState_reg[1]_0
    SLICE_X45Y333        LUT6 (Prop_lut6_I3_O)        0.043    79.490 r  scanchain_uut/FSM_onehot_currentState[1]_i_1/O
                         net (fo=1, routed)           0.000    79.490    scanchain_uut/FSM_onehot_currentState[1]_i_1_n_0
    SLICE_X45Y333        FDCE                                         r  scanchain_uut/FSM_onehot_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys rise edge)
                                                    100.000   100.000 r  
    E19                                               0.000   100.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851   100.851 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234    95.603 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566    97.169    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    97.252 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.476    98.728    scanchain_uut/CLK_10M
    SLICE_X45Y333        FDCE                                         r  scanchain_uut/FSM_onehot_currentState_reg[1]/C
                         clock pessimism             -0.877    97.851    
                         clock uncertainty           -0.216    97.635    
    SLICE_X45Y333        FDCE (Setup_fdce_C_D)        0.034    97.669    scanchain_uut/FSM_onehot_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         97.669    
                         arrival time                         -79.490    
  -------------------------------------------------------------------
                         slack                                 18.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 startScan_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scanchain_uut/FSM_onehot_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.128ns (18.066%)  route 0.581ns (81.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          0.775    -0.350    sys_clk_OBUF
    SLICE_X44Y332        FDCE                                         r  startScan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y332        FDCE (Prop_fdce_C_Q)         0.100    -0.250 r  startScan_reg/Q
                         net (fo=2, routed)           0.581     0.331    scanchain_uut/FSM_onehot_currentState_reg[1]_0
    SLICE_X45Y333        LUT6 (Prop_lut6_I3_O)        0.028     0.359 r  scanchain_uut/FSM_onehot_currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.359    scanchain_uut/FSM_onehot_currentState[1]_i_1_n_0
    SLICE_X45Y333        FDCE                                         r  scanchain_uut/FSM_onehot_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.021    -0.345    scanchain_uut/CLK_10M
    SLICE_X45Y333        FDCE                                         r  scanchain_uut/FSM_onehot_currentState_reg[1]/C
                         clock pessimism              0.310    -0.035    
                         clock uncertainty            0.216     0.181    
    SLICE_X45Y333        FDCE (Hold_fdce_C_D)         0.061     0.242    scanchain_uut/FSM_onehot_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 startScan_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            scanchain_uut/FSM_onehot_currentState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_clock_scan_sys rise@0.000ns - CLK_25M_clock_scan_sys rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.130ns (10.876%)  route 1.065ns (89.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.350ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          0.775    -0.350    sys_clk_OBUF
    SLICE_X44Y332        FDCE                                         r  startScan_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y332        FDCE (Prop_fdce_C_Q)         0.100    -0.250 f  startScan_reg/Q
                         net (fo=2, routed)           1.065     0.815    scanchain_uut/FSM_onehot_currentState_reg[1]_0
    SLICE_X45Y333        LUT5 (Prop_lut5_I0_O)        0.030     0.845 r  scanchain_uut/FSM_onehot_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.845    scanchain_uut/FSM_onehot_currentState[0]_i_1_n_0
    SLICE_X45Y333        FDPE                                         r  scanchain_uut/FSM_onehot_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_clock_scan_sys rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.021    -0.345    scanchain_uut/CLK_10M
    SLICE_X45Y333        FDPE                                         r  scanchain_uut/FSM_onehot_currentState_reg[0]/C
                         clock pessimism              0.310    -0.035    
                         clock uncertainty            0.216     0.181    
    SLICE_X45Y333        FDPE (Hold_fdpe_C_D)         0.070     0.251    scanchain_uut/FSM_onehot_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.251    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.594    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M_clock_scan_sys
  To Clock:  CLK_25M_clock_scan_sys

Setup :            0  Failing Endpoints,  Worst Slack        8.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.259ns  (required time - arrival time)
  Source:                 scanchain_uut/last_row_reg/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_sequential_currentState_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25M_clock_scan_sys fall@60.000ns - CLK_10M_clock_scan_sys fall@50.000ns)
  Data Path Delay:        1.219ns  (logic 0.349ns (28.623%)  route 0.870ns (71.377%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 58.726 - 60.000 ) 
    Source Clock Delay      (SCD):    -1.808ns = ( 48.192 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.877ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                     50.000    50.000 f  
    E19                                               0.000    50.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954    50.954 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    52.035    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    44.726 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    46.423    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    46.516 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          1.676    48.192    scanchain_uut/CLK_10M
    SLICE_X46Y333        FDCE                                         r  scanchain_uut/last_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y333        FDCE (Prop_fdce_C_Q)         0.263    48.455 r  scanchain_uut/last_row_reg/Q
                         net (fo=4, routed)           0.515    48.970    scanchain_uut/last_row
    SLICE_X45Y330        LUT4 (Prop_lut4_I3_O)        0.043    49.013 r  scanchain_uut/FSM_sequential_currentState[0]_i_3/O
                         net (fo=1, routed)           0.355    49.368    scanchain_uut/FSM_sequential_currentState[0]_i_3_n_0
    SLICE_X45Y330        LUT6 (Prop_lut6_I3_O)        0.043    49.411 r  scanchain_uut/FSM_sequential_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000    49.411    nextState__0[0]
    SLICE_X45Y330        FDCE                                         r  FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys fall edge)
                                                     60.000    60.000 f  
    E19                                               0.000    60.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000    60.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    60.851 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    61.837    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    55.603 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    57.169    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    57.252 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.474    58.726    sys_clk_OBUF
    SLICE_X45Y330        FDCE                                         r  FSM_sequential_currentState_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.877    57.849    
                         clock uncertainty           -0.216    57.633    
    SLICE_X45Y330        FDCE (Setup_fdce_C_D)        0.037    57.670    FSM_sequential_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         57.670    
                         arrival time                         -49.411    
  -------------------------------------------------------------------
                         slack                                  8.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.032ns  (arrival time - required time)
  Source:                 scanchain_uut/last_row_reg/C
                            (falling edge-triggered cell FDCE clocked by CLK_10M_clock_scan_sys  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_sequential_currentState_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by CLK_25M_clock_scan_sys  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M_clock_scan_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (CLK_25M_clock_scan_sys fall@140.000ns - CLK_10M_clock_scan_sys fall@150.000ns)
  Data Path Delay:        0.626ns  (logic 0.179ns (28.581%)  route 0.447ns (71.419%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns = ( 139.652 - 140.000 ) 
    Source Clock Delay      (SCD):    -0.349ns = ( 149.651 - 150.000 ) 
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_clock_scan_sys fall edge)
                                                    150.000   150.000 f  
    E19                                               0.000   150.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000   150.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436   150.436 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503   150.939    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859   148.080 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769   148.849    clk_core_uut/inst/CLK_10M_clock_scan_sys
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   148.875 f  clk_core_uut/inst/clkout2_buf/O
                         net (fo=30, routed)          0.776   149.651    scanchain_uut/CLK_10M
    SLICE_X46Y333        FDCE                                         r  scanchain_uut/last_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y333        FDCE (Prop_fdce_C_Q)         0.123   149.774 r  scanchain_uut/last_row_reg/Q
                         net (fo=4, routed)           0.265   150.039    scanchain_uut/last_row
    SLICE_X45Y330        LUT4 (Prop_lut4_I3_O)        0.028   150.067 r  scanchain_uut/FSM_sequential_currentState[0]_i_3/O
                         net (fo=1, routed)           0.182   150.249    scanchain_uut/FSM_sequential_currentState[0]_i_3_n_0
    SLICE_X45Y330        LUT6 (Prop_lut6_I3_O)        0.028   150.277 r  scanchain_uut/FSM_sequential_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000   150.277    nextState__0[0]
    SLICE_X45Y330        FDCE                                         r  FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M_clock_scan_sys fall edge)
                                                    140.000   140.000 f  
    E19                                               0.000   140.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000   140.000    clk_core_uut/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518   140.518 f  clk_core_uut/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   141.071    clk_core_uut/inst/clk_in1_clock_scan_sys
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301   137.770 f  clk_core_uut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834   138.604    clk_core_uut/inst/CLK_25M_clock_scan_sys
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030   138.634 f  clk_core_uut/inst/clkout1_buf/O
                         net (fo=48, routed)          1.018   139.652    sys_clk_OBUF
    SLICE_X45Y330        FDCE                                         r  FSM_sequential_currentState_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.310   139.962    
                         clock uncertainty            0.216   140.178    
    SLICE_X45Y330        FDCE (Hold_fdce_C_D)         0.068   140.246    FSM_sequential_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                       -140.246    
                         arrival time                         150.277    
  -------------------------------------------------------------------
                         slack                                 10.032    





