// Seed: 1906384400
module module_0 (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    input supply1 id_3,
    output tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    output wand id_7,
    output supply1 id_8
);
  id_10(
      id_4 & (id_3 - id_6), id_3, id_3, id_2, 1
  );
  wire id_11;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    id_12,
    input tri0 id_2,
    output uwire id_3,
    input wand id_4,
    output tri1 id_5,
    input supply0 id_6,
    id_13,
    input tri0 id_7,
    output wire id_8,
    input wire id_9,
    output wire id_10
);
  assign id_8 = id_0;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_1,
      id_7,
      id_8,
      id_8,
      id_7,
      id_10,
      id_10
  );
  assign modCall_1.type_14 = 0;
  wire id_14;
  assign (pull1, strong0) id_3 = 1 * id_14;
  logic [7:0] id_15, id_16;
endmodule : SymbolIdentifier
