

================================================================
== Vivado HLS Report for 'Loop_1_proc714'
================================================================
* Date:           Sun Nov 14 10:19:40 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.234|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  65537|  65537|  65537|  65537|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  65536|  65536|         8|          -|          -|  8192|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_last_V, float* %in_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.69>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%is_last_0_i_out_dc_0 = phi i1 [ false, %entry ], [ %or_ln28, %_ifconv ]" [firmware/myproject_axi.cpp:28->firmware/myproject_axi.cpp:11]   --->   Operation 13 'phi' 'is_last_0_i_out_dc_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0_i3_i = phi i14 [ 0, %entry ], [ %i, %_ifconv ]"   --->   Operation 14 'phi' 'i_0_i3_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.20ns)   --->   "%icmp_ln23 = icmp eq i14 %i_0_i3_i, -8192" [firmware/myproject_axi.cpp:23->firmware/myproject_axi.cpp:11]   --->   Operation 15 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8192, i64 8192, i64 8192)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.81ns)   --->   "%i = add i14 %i_0_i3_i, 1" [firmware/myproject_axi.cpp:23->firmware/myproject_axi.cpp:11]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %.exit, label %_ifconv" [firmware/myproject_axi.cpp:23->firmware/myproject_axi.cpp:11]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_1783 = call { i1, float } @_ssdm_op_Read.axis.volatile.i1P.floatP(i1* %in_last_V, float* %in_data)" [firmware/myproject_axi.cpp:28->firmware/myproject_axi.cpp:11]   --->   Operation 19 'read' 'empty_1783' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln28)   --->   "%in_last_V_tmp = extractvalue { i1, float } %empty_1783, 0" [firmware/myproject_axi.cpp:28->firmware/myproject_axi.cpp:11]   --->   Operation 20 'extractvalue' 'in_last_V_tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%in_data_tmp = extractvalue { i1, float } %empty_1783, 1" [firmware/myproject_axi.cpp:28->firmware/myproject_axi.cpp:11]   --->   Operation 21 'extractvalue' 'in_data_tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 22 [3/3] (3.69ns)   --->   "%d_assign_i_i = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 22 'fpext' 'd_assign_i_i' <Predicate = (!icmp_ln23)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln28 = or i1 %in_last_V_tmp, %is_last_0_i_out_dc_0" [firmware/myproject_axi.cpp:28->firmware/myproject_axi.cpp:11]   --->   Operation 23 'or' 'or_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %is_last_0_i_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i1P(i1* %is_last_0_i_out_out, i1 %is_last_0_i_out_dc_0)" [firmware/myproject_axi.cpp:11]   --->   Operation 25 'write' <Predicate = (icmp_ln23)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject_axi.cpp:11]   --->   Operation 26 'ret' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 27 [2/3] (3.69ns)   --->   "%d_assign_i_i = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 27 'fpext' 'd_assign_i_i' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.69>
ST_4 : Operation 28 [1/3] (3.69ns)   --->   "%d_assign_i_i = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 28 'fpext' 'd_assign_i_i' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln696 = bitcast double %d_assign_i_i to i64" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 29 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln557 = trunc i64 %bitcast_ln696 to i63" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 30 'trunc' 'trunc_ln557' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696, i32 63)" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 31 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696, i32 52, i32 62)" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 32 'partselect' 'p_Result_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %bitcast_ln696 to i52" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 33 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.23>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %p_Result_i_i to i12" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 34 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 35 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %tmp_i to i54" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 36 'zext' 'zext_ln569' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (3.23ns)   --->   "%sub_ln461 = sub i54 0, %zext_ln569" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 37 'sub' 'sub_ln461' <Predicate = (tmp)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.94ns)   --->   "%select_ln570 = select i1 %tmp, i54 %sub_ln461, i54 %zext_ln569" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 38 'select' 'select_ln570' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln557, 0" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 39 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (1.54ns)   --->   "%sub_ln575 = sub i12 1075, %zext_ln461" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 40 'sub' 'sub_ln575' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %sub_ln575, 10" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 41 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -10, %sub_ln575" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 42 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 10, %sub_ln575" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 43 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.69ns)   --->   "%select_ln581 = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 44 'select' 'select_ln581' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %sub_ln575, 10" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 45 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %select_ln570 to i16" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 46 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_297 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %select_ln581, i32 4, i32 11)" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 47 'partselect' 'tmp_297' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.96>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %select_ln581 to i32" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 48 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %select_ln581, 54" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 49 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (1.55ns)   --->   "%icmp_ln603 = icmp eq i8 %tmp_297, 0" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 50 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 51 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [2/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %select_ln570, %zext_ln586" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 52 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696_1 = bitcast float %in_data_tmp to i32" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 53 'bitcast' 'bitcast_ln696_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_1, i32 31)" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 54 'bitselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_298, i16 -1, i16 0" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 55 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 56 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 57 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 58 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 59 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 60 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 61 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 62 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 63 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 64 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 65 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i16 %select_ln588, i16 %trunc_ln583" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 66 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.88>
ST_7 : Operation 67 [1/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %select_ln570, %zext_ln586" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 67 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 68 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 69 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 70 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 71 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.98>
ST_8 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%sext_ln581_1 = sext i12 %select_ln581 to i16" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 72 'sext' 'sext_ln581_1' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i16" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 73 'trunc' 'trunc_ln586' <Predicate = (!and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%shl_ln604 = shl i16 %trunc_ln583, %sext_ln581_1" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 74 'shl' 'shl_ln604' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%select_ln603 = select i1 %and_ln603, i16 %shl_ln604, i16 %trunc_ln586" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 75 'select' 'select_ln603' <Predicate = (or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (3.98ns) (out node of the LUT)   --->   "%select_ln603_2 = select i1 %or_ln603, i16 %select_ln603, i16 %select_ln603_1" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 76 'select' 'select_ln603_2' <Predicate = (or_ln603_2)> <Delay = 3.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.99>
ST_9 : Operation 77 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_data_0_V = select i1 %or_ln603_2, i16 %select_ln603_2, i16 0" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 77 'select' 'tmp_data_0_V' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %in_local_V_data_0_V, i16 %tmp_data_0_V)" [firmware/myproject_axi.cpp:30->firmware/myproject_axi.cpp:11]   --->   Operation 78 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:23->firmware/myproject_axi.cpp:11]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_local_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ is_last_0_i_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 0000000000]
specinterface_ln0    (specinterface    ) [ 0000000000]
br_ln0               (br               ) [ 0111111111]
is_last_0_i_out_dc_0 (phi              ) [ 0010000000]
i_0_i3_i             (phi              ) [ 0010000000]
icmp_ln23            (icmp             ) [ 0011111111]
empty                (speclooptripcount) [ 0000000000]
i                    (add              ) [ 0111111111]
br_ln23              (br               ) [ 0000000000]
empty_1783           (read             ) [ 0000000000]
in_last_V_tmp        (extractvalue     ) [ 0000000000]
in_data_tmp          (extractvalue     ) [ 0001111000]
or_ln28              (or               ) [ 0111111111]
specinterface_ln0    (specinterface    ) [ 0000000000]
write_ln11           (write            ) [ 0000000000]
ret_ln11             (ret              ) [ 0000000000]
d_assign_i_i         (fpext            ) [ 0000000000]
bitcast_ln696        (bitcast          ) [ 0000000000]
trunc_ln557          (trunc            ) [ 0000010000]
tmp                  (bitselect        ) [ 0000010000]
p_Result_i_i         (partselect       ) [ 0000010000]
trunc_ln565          (trunc            ) [ 0000010000]
zext_ln461           (zext             ) [ 0000000000]
tmp_i                (bitconcatenate   ) [ 0000000000]
zext_ln569           (zext             ) [ 0000000000]
sub_ln461            (sub              ) [ 0000000000]
select_ln570         (select           ) [ 0000001100]
icmp_ln571           (icmp             ) [ 0000001100]
sub_ln575            (sub              ) [ 0000000000]
icmp_ln581           (icmp             ) [ 0000001000]
add_ln581            (add              ) [ 0000000000]
sub_ln581            (sub              ) [ 0000000000]
select_ln581         (select           ) [ 0000001110]
icmp_ln582           (icmp             ) [ 0000001100]
trunc_ln583          (trunc            ) [ 0000001110]
tmp_297              (partselect       ) [ 0000001000]
sext_ln581           (sext             ) [ 0000000000]
icmp_ln585           (icmp             ) [ 0000000000]
icmp_ln603           (icmp             ) [ 0000000000]
zext_ln586           (zext             ) [ 0000000100]
bitcast_ln696_1      (bitcast          ) [ 0000000000]
tmp_298              (bitselect        ) [ 0000000000]
select_ln588         (select           ) [ 0000000000]
or_ln582             (or               ) [ 0000000000]
xor_ln582            (xor              ) [ 0000000000]
and_ln581            (and              ) [ 0000000000]
xor_ln585            (xor              ) [ 0000000000]
and_ln585            (and              ) [ 0000000100]
and_ln585_1          (and              ) [ 0000000000]
or_ln581             (or               ) [ 0000000000]
xor_ln581            (xor              ) [ 0000000000]
and_ln603            (and              ) [ 0000000110]
or_ln603             (or               ) [ 0000000110]
select_ln603_1       (select           ) [ 0000000110]
ashr_ln586           (ashr             ) [ 0000000010]
xor_ln571            (xor              ) [ 0000000000]
and_ln582            (and              ) [ 0000000000]
or_ln603_1           (or               ) [ 0000000000]
or_ln603_2           (or               ) [ 0000000011]
sext_ln581_1         (sext             ) [ 0000000000]
trunc_ln586          (trunc            ) [ 0000000000]
shl_ln604            (shl              ) [ 0000000000]
select_ln603         (select           ) [ 0000000000]
select_ln603_2       (select           ) [ 0000000001]
tmp_data_0_V         (select           ) [ 0000000000]
write_ln30           (write            ) [ 0000000000]
br_ln23              (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_last_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_local_V_data_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="is_last_0_i_out_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_last_0_i_out_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i1P.floatP"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="empty_1783_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="33" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_1783/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln11_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln11/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="write_ln30_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="0"/>
<pin id="108" dir="0" index="2" bw="16" slack="0"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/9 "/>
</bind>
</comp>

<comp id="112" class="1005" name="is_last_0_i_out_dc_0_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="is_last_0_i_out_dc_0 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="is_last_0_i_out_dc_0_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="is_last_0_i_out_dc_0/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_0_i3_i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="1"/>
<pin id="126" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i3_i (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_0_i3_i_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="14" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i3_i/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign_i_i/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln23_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="14" slack="0"/>
<pin id="140" dir="0" index="1" bw="14" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="14" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="in_last_V_tmp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="33" slack="0"/>
<pin id="152" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_last_V_tmp/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="in_data_tmp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="33" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_tmp/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="or_ln28_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="bitcast_ln696_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="trunc_ln557_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln557/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_Result_i_i_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="11" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="0" index="2" bw="7" slack="0"/>
<pin id="185" dir="0" index="3" bw="7" slack="0"/>
<pin id="186" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="trunc_ln565_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln461_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="1"/>
<pin id="197" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_i_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="53" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="52" slack="1"/>
<pin id="202" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln569_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="53" slack="0"/>
<pin id="207" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln569/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sub_ln461_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="53" slack="0"/>
<pin id="212" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln461/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln570_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="54" slack="0"/>
<pin id="218" dir="0" index="2" bw="53" slack="0"/>
<pin id="219" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln570/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln571_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="63" slack="1"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sub_ln575_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="0"/>
<pin id="229" dir="0" index="1" bw="11" slack="0"/>
<pin id="230" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln575/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln581_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="12" slack="0"/>
<pin id="235" dir="0" index="1" bw="5" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln581_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="0" index="1" bw="12" slack="0"/>
<pin id="242" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sub_ln581_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="0" index="1" bw="12" slack="0"/>
<pin id="248" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="select_ln581_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="12" slack="0"/>
<pin id="254" dir="0" index="2" bw="12" slack="0"/>
<pin id="255" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln581/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln582_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln583_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="54" slack="0"/>
<pin id="267" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_297_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="12" slack="0"/>
<pin id="272" dir="0" index="2" bw="4" slack="0"/>
<pin id="273" dir="0" index="3" bw="5" slack="0"/>
<pin id="274" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_297/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sext_ln581_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln585_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="1"/>
<pin id="284" dir="0" index="1" bw="7" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln603_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="1"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln586_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="12" slack="0"/>
<pin id="294" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="54" slack="1"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="bitcast_ln696_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="4"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696_1/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_298_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_298/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln588_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="or_ln582_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="1" slack="1"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="xor_ln582_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="and_ln581_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="xor_ln585_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="and_ln585_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="and_ln585_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="or_ln581_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="1"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="xor_ln581_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="and_ln603_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="or_ln603_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="select_ln603_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="0"/>
<pin id="379" dir="0" index="2" bw="16" slack="1"/>
<pin id="380" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="xor_ln571_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="2"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="and_ln582_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="2"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="or_ln603_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="or_ln603_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln581_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="12" slack="3"/>
<pin id="405" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_1/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln586_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="54" slack="1"/>
<pin id="408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="shl_ln604_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="3"/>
<pin id="411" dir="0" index="1" bw="12" slack="0"/>
<pin id="412" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln603_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="2"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="0" index="2" bw="16" slack="0"/>
<pin id="418" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln603_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="2"/>
<pin id="423" dir="0" index="1" bw="16" slack="0"/>
<pin id="424" dir="0" index="2" bw="16" slack="2"/>
<pin id="425" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_data_0_V_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="2"/>
<pin id="429" dir="0" index="1" bw="16" slack="1"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_0_V/9 "/>
</bind>
</comp>

<comp id="437" class="1005" name="i_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="14" slack="0"/>
<pin id="439" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="442" class="1005" name="in_data_tmp_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_data_tmp "/>
</bind>
</comp>

<comp id="448" class="1005" name="or_ln28_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="or_ln28 "/>
</bind>
</comp>

<comp id="453" class="1005" name="trunc_ln557_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="63" slack="1"/>
<pin id="455" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln557 "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="463" class="1005" name="p_Result_i_i_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="11" slack="1"/>
<pin id="465" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i_i "/>
</bind>
</comp>

<comp id="468" class="1005" name="trunc_ln565_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="52" slack="1"/>
<pin id="470" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln565 "/>
</bind>
</comp>

<comp id="473" class="1005" name="select_ln570_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="54" slack="1"/>
<pin id="475" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="select_ln570 "/>
</bind>
</comp>

<comp id="478" class="1005" name="icmp_ln571_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="484" class="1005" name="icmp_ln581_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln581 "/>
</bind>
</comp>

<comp id="490" class="1005" name="select_ln581_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="12" slack="1"/>
<pin id="492" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln581 "/>
</bind>
</comp>

<comp id="497" class="1005" name="icmp_ln582_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln582 "/>
</bind>
</comp>

<comp id="503" class="1005" name="trunc_ln583_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="1"/>
<pin id="505" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln583 "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_297_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="1"/>
<pin id="511" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_297 "/>
</bind>
</comp>

<comp id="514" class="1005" name="zext_ln586_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="54" slack="1"/>
<pin id="516" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln586 "/>
</bind>
</comp>

<comp id="519" class="1005" name="and_ln585_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln585 "/>
</bind>
</comp>

<comp id="524" class="1005" name="and_ln603_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="2"/>
<pin id="526" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln603 "/>
</bind>
</comp>

<comp id="529" class="1005" name="or_ln603_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln603 "/>
</bind>
</comp>

<comp id="535" class="1005" name="select_ln603_1_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="2"/>
<pin id="537" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="select_ln603_1 "/>
</bind>
</comp>

<comp id="540" class="1005" name="ashr_ln586_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="54" slack="1"/>
<pin id="542" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="ashr_ln586 "/>
</bind>
</comp>

<comp id="545" class="1005" name="or_ln603_2_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln603_2 "/>
</bind>
</comp>

<comp id="550" class="1005" name="select_ln603_2_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="1"/>
<pin id="552" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln603_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="88" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="98" pin=2"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="142"><net_src comp="128" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="128" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="90" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="90" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="163"><net_src comp="150" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="116" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="135" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="165" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="165" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="52" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="194"><net_src comp="165" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="58" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="60" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="209" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="205" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="62" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="64" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="195" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="66" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="68" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="227" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="66" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="227" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="233" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="239" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="245" pin="2"/><net_sink comp="251" pin=2"/></net>

<net id="263"><net_src comp="227" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="66" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="215" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="70" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="251" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="72" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="74" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="286"><net_src comp="76" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="78" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="279" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="292" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="309"><net_src comp="80" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="301" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="82" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="84" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="86" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="328"><net_src comp="320" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="58" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="282" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="58" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="330" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="335" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="330" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="282" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="320" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="58" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="287" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="358" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="347" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="341" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="312" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="58" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="383" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="388" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="393" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="406" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="414" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="86" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="433"><net_src comp="427" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="440"><net_src comp="144" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="445"><net_src comp="154" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="451"><net_src comp="159" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="456"><net_src comp="169" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="461"><net_src comp="173" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="466"><net_src comp="181" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="471"><net_src comp="191" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="476"><net_src comp="215" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="481"><net_src comp="222" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="487"><net_src comp="233" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="493"><net_src comp="251" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="496"><net_src comp="490" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="500"><net_src comp="259" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="506"><net_src comp="265" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="512"><net_src comp="269" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="517"><net_src comp="292" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="522"><net_src comp="341" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="527"><net_src comp="364" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="532"><net_src comp="370" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="538"><net_src comp="376" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="543"><net_src comp="296" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="548"><net_src comp="398" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="553"><net_src comp="421" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="427" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_local_V_data_0_V | {9 }
	Port: is_last_0_i_out_out | {2 }
 - Input state : 
	Port: Loop_1_proc714 : in_last_V | {2 }
	Port: Loop_1_proc714 : in_data | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln23 : 1
		i : 1
		br_ln23 : 2
		d_assign_i_i : 1
		or_ln28 : 1
		write_ln11 : 1
	State 3
	State 4
		bitcast_ln696 : 1
		trunc_ln557 : 2
		tmp : 2
		p_Result_i_i : 2
		trunc_ln565 : 2
	State 5
		zext_ln569 : 1
		sub_ln461 : 2
		select_ln570 : 3
		sub_ln575 : 1
		icmp_ln581 : 2
		add_ln581 : 2
		sub_ln581 : 2
		select_ln581 : 3
		icmp_ln582 : 2
		trunc_ln583 : 4
		tmp_297 : 4
	State 6
		zext_ln586 : 1
		ashr_ln586 : 2
		tmp_298 : 1
		select_ln588 : 2
		xor_ln585 : 1
	State 7
	State 8
		shl_ln604 : 1
		select_ln603 : 2
		select_ln603_2 : 3
	State 9
		write_ln30 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   ashr   |        grp_fu_296       |    0    |   214   |   216   |
|----------|-------------------------|---------|---------|---------|
|   fpext  |        grp_fu_135       |    0    |   100   |   138   |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln570_fu_215   |    0    |    0    |    54   |
|          |   select_ln581_fu_251   |    0    |    0    |    12   |
|          |   select_ln588_fu_312   |    0    |    0    |    2    |
|  select  |  select_ln603_1_fu_376  |    0    |    0    |    16   |
|          |   select_ln603_fu_414   |    0    |    0    |    16   |
|          |  select_ln603_2_fu_421  |    0    |    0    |    16   |
|          |   tmp_data_0_V_fu_427   |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln23_fu_138    |    0    |    0    |    13   |
|          |    icmp_ln571_fu_222    |    0    |    0    |    29   |
|   icmp   |    icmp_ln581_fu_233    |    0    |    0    |    13   |
|          |    icmp_ln582_fu_259    |    0    |    0    |    13   |
|          |    icmp_ln585_fu_282    |    0    |    0    |    13   |
|          |    icmp_ln603_fu_287    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|          |     sub_ln461_fu_209    |    0    |    0    |    60   |
|    sub   |     sub_ln575_fu_227    |    0    |    0    |    12   |
|          |     sub_ln581_fu_245    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|    shl   |     shl_ln604_fu_409    |    0    |    0    |    35   |
|----------|-------------------------|---------|---------|---------|
|    add   |         i_fu_144        |    0    |    0    |    19   |
|          |     add_ln581_fu_239    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |      or_ln28_fu_159     |    0    |    0    |    2    |
|          |     or_ln582_fu_320     |    0    |    0    |    2    |
|    or    |     or_ln581_fu_353     |    0    |    0    |    2    |
|          |     or_ln603_fu_370     |    0    |    0    |    2    |
|          |    or_ln603_1_fu_393    |    0    |    0    |    2    |
|          |    or_ln603_2_fu_398    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     and_ln581_fu_330    |    0    |    0    |    2    |
|          |     and_ln585_fu_341    |    0    |    0    |    2    |
|    and   |    and_ln585_1_fu_347   |    0    |    0    |    2    |
|          |     and_ln603_fu_364    |    0    |    0    |    2    |
|          |     and_ln582_fu_388    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln582_fu_324    |    0    |    0    |    2    |
|    xor   |     xor_ln585_fu_335    |    0    |    0    |    2    |
|          |     xor_ln581_fu_358    |    0    |    0    |    2    |
|          |     xor_ln571_fu_383    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   |  empty_1783_read_fu_90  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |  write_ln11_write_fu_98 |    0    |    0    |    0    |
|          | write_ln30_write_fu_105 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|extractvalue|   in_last_V_tmp_fu_150  |    0    |    0    |    0    |
|          |    in_data_tmp_fu_154   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln557_fu_169   |    0    |    0    |    0    |
|   trunc  |    trunc_ln565_fu_191   |    0    |    0    |    0    |
|          |    trunc_ln583_fu_265   |    0    |    0    |    0    |
|          |    trunc_ln586_fu_406   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|        tmp_fu_173       |    0    |    0    |    0    |
|          |      tmp_298_fu_304     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|   p_Result_i_i_fu_181   |    0    |    0    |    0    |
|          |      tmp_297_fu_269     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln461_fu_195    |    0    |    0    |    0    |
|   zext   |    zext_ln569_fu_205    |    0    |    0    |    0    |
|          |    zext_ln586_fu_292    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       tmp_i_fu_198      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    sext_ln581_fu_279    |    0    |    0    |    0    |
|          |   sext_ln581_1_fu_403   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |   314   |   758   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      and_ln585_reg_519     |    1   |
|      and_ln603_reg_524     |    1   |
|     ashr_ln586_reg_540     |   54   |
|      i_0_i3_i_reg_124      |   14   |
|          i_reg_437         |   14   |
|     icmp_ln571_reg_478     |    1   |
|     icmp_ln581_reg_484     |    1   |
|     icmp_ln582_reg_497     |    1   |
|     in_data_tmp_reg_442    |   32   |
|is_last_0_i_out_dc_0_reg_112|    1   |
|       or_ln28_reg_448      |    1   |
|     or_ln603_2_reg_545     |    1   |
|      or_ln603_reg_529      |    1   |
|    p_Result_i_i_reg_463    |   11   |
|    select_ln570_reg_473    |   54   |
|    select_ln581_reg_490    |   12   |
|   select_ln603_1_reg_535   |   16   |
|   select_ln603_2_reg_550   |   16   |
|       tmp_297_reg_509      |    8   |
|         tmp_reg_458        |    1   |
|     trunc_ln557_reg_453    |   63   |
|     trunc_ln565_reg_468    |   52   |
|     trunc_ln583_reg_503    |   16   |
|     zext_ln586_reg_514     |   54   |
+----------------------------+--------+
|            Total           |   426  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_135 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_296 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   128  ||  3.538  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   314  |   758  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   426  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   740  |   776  |
+-----------+--------+--------+--------+--------+
