// ----------------------------------------------------------------------------
// Smart High-Level Synthesis Tool Version 2025.2
// Copyright (c) 2015-2025 Microchip Technology Inc. All Rights Reserved.
// For support, please visit https://onlinedocs.microchip.com/v2/keyword-lookup?keyword=techsupport&redirect=true&version=latest.
// Date: Sat Feb 14 12:37:08 2026
// ----------------------------------------------------------------------------
Target FPGA: MICROCHIP PolarFireSoC
Project type: Icicle_SoCClock period constraint: 5ns
Start Function: tinyml_accel
state: SHLS_0, basic block: SHLS_0
   Transition: if (start): SHLS_F_tinyml_accel_BB_0_1 default: SHLS_0
state: SHLS_F_tinyml_accel_BB_0_1, basic block: BB_0
   %feat.i = alloca [64 x i16], align 16, !MSB !4116, !LSB !4117, !ExtendFrom !4116 (endState: SHLS_F_tinyml_accel_BB_0_1)
   %h1.i = alloca [96 x i32], align 16, !MSB !4116, !LSB !4117, !ExtendFrom !4116 (endState: SHLS_F_tinyml_accel_BB_0_1)
   %h2.i = alloca [48 x i32], align 16, !MSB !4116, !LSB !4117, !ExtendFrom !4116 (endState: SHLS_F_tinyml_accel_BB_0_1)
   %icmp = icmp slt i32 %batch_n, 1, !dbg !4119, !MSB !4117, !LSB !4117, !ExtendFrom !4117 (endState: SHLS_F_tinyml_accel_BB_0_1)
   %select = select i1 %icmp, i32 1, i32 %batch_n, !dbg !4121, !MSB !4122, !LSB !4117, !ExtendFrom !4122 (endState: SHLS_F_tinyml_accel_BB_0_1)
   %icmp1 = icmp ugt i32 %select, 1024, !dbg !4123, !MSB !4117, !LSB !4117, !ExtendFrom !4117 (endState: SHLS_F_tinyml_accel_BB_0_1)
   %select2 = select i1 %icmp1, i32 1024, i32 %select, !dbg !4125, !MSB !4126, !LSB !4117, !ExtendFrom !4126 (endState: SHLS_F_tinyml_accel_BB_0_1)
   %bit_concat3 = call i64 @hls_bit_concat_32_32(i32 0, i64 32, i32 %select2, i64 32), !dbg !4127, !MSB !4126, !LSB !4117, !ExtendFrom !4126 (endState: SHLS_F_tinyml_accel_BB_0_1)
   br label %BB_2, !dbg !4129, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.totalTime !4130
   Transition: default: SHLS_F_tinyml_accel_BB_2_3
state: SHLS_F_tinyml_accel_BB_1_2, basic block: BB_1
   ret void, !dbg !4131, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.totalTime !4130
   Transition: default: SHLS_0
state: SHLS_F_tinyml_accel_BB_2_3, basic block: BB_2
   %phi = phi i64 [ 0, %BB_0 ], [ %add188, %BB_21 ], !MSB !4132, !LSB !4117, !ExtendFrom !4132 (endState: SHLS_F_tinyml_accel_BB_2_3)
   %bit_select5 = call i56 @hls_bit_select_56_64(i64 %phi, i64 55, i64 0), !MSB !4133, !LSB !4117, !ExtendFrom !4133 (endState: SHLS_F_tinyml_accel_BB_2_3)
   %bit_select6 = call i11 @hls_bit_select_11_64(i64 %phi, i64 10, i64 0), !MSB !4126, !LSB !4117, !ExtendFrom !4126 (endState: SHLS_F_tinyml_accel_BB_2_3)
   %bit_concat7 = call i64 @hls_bit_concat_56_8(i56 %bit_select5, i64 56, i8 0, i64 8), !dbg !4134, !MSB !4136, !LSB !4137, !ExtendFrom !4136 (endState: SHLS_F_tinyml_accel_BB_2_3)
   %bit_concat9 = call i64 @hls_bit_concat_56_8(i56 %bit_select5, i64 56, i8 1, i64 8), !MSB !4136, !LSB !4117, !ExtendFrom !4136 (endState: SHLS_F_tinyml_accel_BB_2_3)
   %bit_concat10 = call i64 @hls_bit_concat_56_8(i56 %bit_select5, i64 56, i8 2, i64 8), !MSB !4136, !LSB !4130, !ExtendFrom !4136 (endState: SHLS_F_tinyml_accel_BB_2_3)
   %bit_concat11 = call i64 @hls_bit_concat_56_8(i56 %bit_select5, i64 56, i8 3, i64 8), !MSB !4136, !LSB !4117, !ExtendFrom !4136 (endState: SHLS_F_tinyml_accel_BB_2_3)
   br label %BB_3, !dbg !4138, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.totalTime !4130
   Transition: default: SHLS_F_tinyml_accel_BB_3_4
state: SHLS_F_tinyml_accel_BB_3_4, basic block: BB_3
   %phi12 = phi i64 [ 0, %BB_2 ], [ %add64, %BB_8 ], !MSB !4200, !LSB !4117, !ExtendFrom !4200 (endState: SHLS_F_tinyml_accel_BB_3_4)
   %phi13 = phi i64 [ %bit_concat9, %BB_2 ], [ %add69, %BB_8 ], !MSB !4136, !LSB !4117, !ExtendFrom !4136 (endState: SHLS_F_tinyml_accel_BB_3_4)
   %phi14 = phi i64 [ %bit_concat10, %BB_2 ], [ %add71, %BB_8 ], !MSB !4136, !LSB !4130, !ExtendFrom !4136 (endState: SHLS_F_tinyml_accel_BB_3_4)
   %phi15 = phi i64 [ %bit_concat11, %BB_2 ], [ %add73, %BB_8 ], !MSB !4136, !LSB !4117, !ExtendFrom !4136 (endState: SHLS_F_tinyml_accel_BB_3_4)
   %phi16 = phi i64 [ %bit_concat7, %BB_2 ], [ %add74, %BB_8 ], !MSB !4136, !LSB !4201, !ExtendFrom !4136 (endState: SHLS_F_tinyml_accel_BB_3_4)
   %bit_select17 = call i2 @hls_bit_select_2_64(i64 %phi12, i64 1, i64 0), !MSB !4130, !LSB !4117, !ExtendFrom !4130 (endState: SHLS_F_tinyml_accel_BB_3_4)
   %addr = getelementptr i16, i16* %in, i64 %phi16, !MSB !4116, !LSB !4117, !ExtendFrom !4116 (endState: SHLS_F_tinyml_accel_BB_3_4)
   %load = load i16, i16* %addr, align 2, !dbg !4202, !tbaa !4203, !MSB !4207, !LSB !4117, !ExtendFrom !4207 (endState: SHLS_F_tinyml_accel_BB_3_5)
   %addr20 = getelementptr i16, i16* %in, i64 %phi13, !MSB !4116, !LSB !4117, !ExtendFrom !4116 (endState: SHLS_F_tinyml_accel_BB_3_4)
   %load21 = load i16, i16* %addr20, align 2, !dbg !4209, !tbaa !4203, !MSB !4207, !LSB !4117, !ExtendFrom !4207 (endState: SHLS_F_tinyml_accel_BB_3_5)
   %addr24 = getelementptr i16, i16* %in, i64 %phi14, !MSB !4116, !LSB !4117, !ExtendFrom !4116 (endState: SHLS_F_tinyml_accel_BB_3_4)
   %addr29 = getelementptr i16, i16* %in, i64 %phi15, !MSB !4116, !LSB !4117, !ExtendFrom !4116 (endState: SHLS_F_tinyml_accel_BB_3_4)
   %bit_concat33 = call i32 @hls_bit_concat_30_2(i30 0, i64 30, i2 %bit_select17, i64 2), !dbg !4214, !MSB !4130, !LSB !4117, !ExtendFrom !4130 (endState: SHLS_F_tinyml_accel_BB_3_4)
   Transition: default: SHLS_F_tinyml_accel_BB_3_5
state: SHLS_F_tinyml_accel_BB_3_5, basic block: BB_3
   %bit_select19 = call i1 @hls_bit_select_1_16(i16 %load, i64 15, i64 15), !dbg !4202, !MSB !4117, !LSB !4117, !ExtendFrom !4117 (endState: SHLS_F_tinyml_accel_BB_3_5)
   %sext = sext i16 %load to i32, !dbg !4202, !MSB !4208, !LSB !4117, !ExtendFrom !4207 (endState: SHLS_F_tinyml_accel_BB_3_5)
   %bit_select22 = call i1 @hls_bit_select_1_16(i16 %load21, i64 15, i64 15), !dbg !4209, !MSB !4117, !LSB !4117, !ExtendFrom !4117 (endState: SHLS_F_tinyml_accel_BB_3_5)
   %sext23 = sext i16 %load21 to i32, !dbg !4209, !MSB !4208, !LSB !4117, !ExtendFrom !4207 (endState: SHLS_F_tinyml_accel_BB_3_5)
   %load25 = load i16, i16* %addr24, align 2, !dbg !4210, !tbaa !4203, !MSB !4207, !LSB !4117, !ExtendFrom !4207 (endState: SHLS_F_tinyml_accel_BB_3_6)
   %load30 = load i16, i16* %addr29, align 2, !dbg !4211, !tbaa !4203, !MSB !4207, !LSB !4117, !ExtendFrom !4207 (endState: SHLS_F_tinyml_accel_BB_3_6)
   %add = add nsw i32 %sext23, %sext, !dbg !4212, !MSB !4208, !LSB !4117, !ExtendFrom !4213 (endState: SHLS_F_tinyml_accel_BB_3_5)
   Transition: default: SHLS_F_tinyml_accel_BB_3_6
state: SHLS_F_tinyml_accel_BB_3_6, basic block: BB_3
   %bit_select27 = call i1 @hls_bit_select_1_16(i16 %load25, i64 15, i64 15), !dbg !4210, !MSB !4117, !LSB !4117, !ExtendFrom !4117 (endState: SHLS_F_tinyml_accel_BB_3_6)
   %sext28 = sext i16 %load25 to i32, !dbg !4210, !MSB !4208, !LSB !4117, !ExtendFrom !4207 (endState: SHLS_F_tinyml_accel_BB_3_6)
   %bit_select31 = call i1 @hls_bit_select_1_16(i16 %load30, i64 15, i64 15), !dbg !4211, !MSB !4117, !LSB !4117, !ExtendFrom !4117 (endState: SHLS_F_tinyml_accel_BB_3_6)
   %sext32 = sext i16 %load30 to i32, !dbg !4211, !MSB !4208, !LSB !4117, !ExtendFrom !4207 (endState: SHLS_F_tinyml_accel_BB_3_6)
   switch i32 %bit_concat33, label %BB_7 [
    i32 0, label %BB_4
    i32 1, label %BB_5
    i32 2, label %BB_6
  ], !dbg !4215, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.totalTime !4216
   Transition: switch (%bit_concat33) 0: SHLS_F_tinyml_accel_BB_4_7 1: SHLS_F_tinyml_accel_BB_5_8 2: SHLS_F_tinyml_accel_BB_6_9 default: SHLS_F_tinyml_accel_BB_7_10
state: SHLS_F_tinyml_accel_BB_4_7, basic block: BB_4
   %add34 = add nsw i32 %sext32, %sext28, !dbg !4217, !MSB !4208, !LSB !4117, !ExtendFrom !4213 (endState: SHLS_F_tinyml_accel_BB_4_7)
   %add35 = add nsw i32 %add34, %add, !dbg !4218, !MSB !4208, !LSB !4201, !ExtendFrom !4219 (endState: SHLS_F_tinyml_accel_BB_4_7)
   %ashr = ashr i32 %add35, 2, !dbg !4220, !MSB !4208, !LSB !4117, !ExtendFrom !4207 (endState: SHLS_F_tinyml_accel_BB_4_7)
   br label %BB_8, !dbg !4221, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.totalTime !4130
   Transition: default: SHLS_F_tinyml_accel_BB_8_13
state: SHLS_F_tinyml_accel_BB_5_8, basic block: BB_5
   %add36 = add nsw i32 %sext32, %sext28, !dbg !4223, !MSB !4208, !LSB !4117, !ExtendFrom !4213 (endState: SHLS_F_tinyml_accel_BB_5_8)
   %sub = sub nsw i32 %add36, %add, !dbg !4224, !MSB !4208, !LSB !4130, !ExtendFrom !4219 (endState: SHLS_F_tinyml_accel_BB_5_8)
   %ashr37 = ashr i32 %sub, 1, !dbg !4225, !MSB !4208, !LSB !4117, !ExtendFrom !4213 (endState: SHLS_F_tinyml_accel_BB_5_8)
   br label %BB_8, !dbg !4226, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.totalTime !4130
   Transition: default: SHLS_F_tinyml_accel_BB_8_13
state: SHLS_F_tinyml_accel_BB_6_9, basic block: BB_6
   %add38 = add nsw i32 %sext32, %sext28, !dbg !4227, !MSB !4208, !LSB !4117, !ExtendFrom !4213 (endState: SHLS_F_tinyml_accel_BB_6_9)
   %sub39 = sub nsw i32 %add38, %add, !dbg !4228, !MSB !4208, !LSB !4117, !ExtendFrom !4219 (endState: SHLS_F_tinyml_accel_BB_6_9)
   br label %BB_8, !dbg !4229, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.totalTime !4130
   Transition: default: SHLS_F_tinyml_accel_BB_8_13
state: SHLS_F_tinyml_accel_BB_7_10, basic block: BB_7
   %sub40 = sub nsw i32 0, %sext, !dbg !4230, !MSB !4208, !LSB !4117, !ExtendFrom !4213 (endState: SHLS_F_tinyml_accel_BB_7_10)
   %select41 = select i1 %bit_select19, i32 %sub40, i32 %sext, !dbg !4230, !MSB !4208, !LSB !4117, !ExtendFrom !4213 (endState: SHLS_F_tinyml_accel_BB_7_10)
   %sub42 = sub nsw i32 %select41, %sext23, !MSB !4208, !LSB !4117, !ExtendFrom !4219 (endState: SHLS_F_tinyml_accel_BB_7_10)
   %sub43 = sub nsw i32 %sext23, %sext, !MSB !4208, !LSB !4117, !ExtendFrom !4213 (endState: SHLS_F_tinyml_accel_BB_7_10)
   %select44 = select i1 %bit_select19, i32 %sub43, i32 %add, !MSB !4208, !LSB !4117, !ExtendFrom !4213 (endState: SHLS_F_tinyml_accel_BB_7_10)
   %select45 = select i1 %bit_select22, i32 %sub42, i32 %select44, !MSB !4208, !LSB !4117, !ExtendFrom !4219 (endState: SHLS_F_tinyml_accel_BB_7_10)
   Transition: default: SHLS_F_tinyml_accel_BB_7_11
state: SHLS_F_tinyml_accel_BB_7_11, basic block: BB_7
   %sub46 = sub i32 %select45, %sext28, !MSB !4208, !LSB !4117, !ExtendFrom !4237 (endState: SHLS_F_tinyml_accel_BB_7_11)
   %add47 = add i32 %select45, %sext28, !MSB !4208, !LSB !4117, !ExtendFrom !4237 (endState: SHLS_F_tinyml_accel_BB_7_11)
   %select48 = select i1 %bit_select27, i32 %sub46, i32 %add47, !MSB !4208, !LSB !4117, !ExtendFrom !4237 (endState: SHLS_F_tinyml_accel_BB_7_11)
   %sub49 = sub i32 %select48, %sext32, !MSB !4208, !LSB !4117, !ExtendFrom !4238 (endState: SHLS_F_tinyml_accel_BB_7_11)
   %add50 = add i32 %select48, %sext32, !MSB !4208, !LSB !4117, !ExtendFrom !4238 (endState: SHLS_F_tinyml_accel_BB_7_11)
   %select51 = select i1 %bit_select31, i32 %sub49, i32 %add50, !MSB !4208, !LSB !4117, !ExtendFrom !4238 (endState: SHLS_F_tinyml_accel_BB_7_11)
   %bit_select52 = call i30 @hls_bit_select_30_32(i32 %select51, i64 31, i64 2), !MSB !4239, !LSB !4117, !ExtendFrom !4219 (endState: SHLS_F_tinyml_accel_BB_7_11)
   %bit_concat55 = call i32 @hls_bit_concat_2_30(i2 0, i64 2, i30 %bit_select52, i64 30), !dbg !4240, !MSB !4239, !LSB !4117, !ExtendFrom !4239 (endState: SHLS_F_tinyml_accel_BB_7_11)
   Transition: default: SHLS_F_tinyml_accel_BB_7_12
state: SHLS_F_tinyml_accel_BB_7_12, basic block: BB_7
   %add56 = add nsw i32 %bit_concat55, -192, !dbg !4241, !MSB !4208, !LSB !4117, !ExtendFrom !4122 (endState: SHLS_F_tinyml_accel_BB_7_12)
   br label %BB_8, !dbg !4242, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.totalTime !4216
   Transition: default: SHLS_F_tinyml_accel_BB_8_13
state: SHLS_F_tinyml_accel_BB_8_13, basic block: BB_8
   %phi57 = phi i32 [ %add56, %BB_7 ], [ %sub39, %BB_6 ], [ %ashr37, %BB_5 ], [ %ashr, %BB_4 ], !dbg !4243, !MSB !4208, !LSB !4117, !ExtendFrom !4122 (endState: SHLS_F_tinyml_accel_BB_8_13)
   %icmp58 = icmp sgt i32 %phi57, -32768, !dbg !4244, !MSB !4117, !LSB !4117, !ExtendFrom !4117 (endState: SHLS_F_tinyml_accel_BB_8_13)
   %select59 = select i1 %icmp58, i32 %phi57, i32 -32768, !dbg !4244, !MSB !4208, !LSB !4117, !ExtendFrom !4122 (endState: SHLS_F_tinyml_accel_BB_8_13)
   %icmp60 = icmp sgt i32 %select59, 32767, !dbg !4244, !MSB !4117, !LSB !4117, !ExtendFrom !4117 (endState: SHLS_F_tinyml_accel_BB_8_13)
   %select61 = select i1 %icmp60, i32 32767, i32 %select59, !dbg !4244, !MSB !4208, !LSB !4117, !ExtendFrom !4122 (endState: SHLS_F_tinyml_accel_BB_8_13)
   %bit_select62 = call i16 @hls_bit_select_16_32(i32 %select61, i64 15, i64 0), !dbg !4244, !MSB !4207, !LSB !4117, !ExtendFrom !4207 (endState: SHLS_F_tinyml_accel_BB_8_13)
   %addr63 = getelementptr [64 x i16], [64 x i16]* %feat.i, i64 0, i64 %phi12, !MSB !4116, !LSB !4117, !ExtendFrom !4116 (endState: SHLS_F_tinyml_accel_BB_8_13)
   store i16 %bit_select62, i16* %addr63, align 2, !dbg !4251, !tbaa !4203, !MSB !4116, !LSB !4117, !ExtendFrom !4116 (endState: SHLS_F_tinyml_accel_BB_8_14)
   %add64 = add nuw nsw i64 %phi12, 1, !dbg !4252, !MSB !4200, !LSB !4117, !ExtendFrom !4200 (endState: SHLS_F_tinyml_accel_BB_8_13)
   %bit_select65 = call i62 @hls_bit_select_62_64(i64 %add64, i64 61, i64 0), !dbg !4252, !MSB !4200, !LSB !4117, !ExtendFrom !4200 (endState: SHLS_F_tinyml_accel_BB_8_13)
   %icmp66 = icmp eq i64 %add64, 64, !dbg !4253, !MSB !4117, !LSB !4117, !ExtendFrom !4117 (endState: SHLS_F_tinyml_accel_BB_8_13)
   %bit_concat67 = call i64 @hls_bit_concat_62_2(i62 %bit_select65, i64 62, i2 0, i64 2), !dbg !4254, !MSB !4137, !LSB !4201, !ExtendFrom !4137 (endState: SHLS_F_tinyml_accel_BB_8_13)
   %bit_concat68 = call i64 @hls_bit_concat_62_2(i62 %bit_select65, i64 62, i2 1, i64 2), !dbg !4255, !MSB !4137, !LSB !4117, !ExtendFrom !4137 (endState: SHLS_F_tinyml_accel_BB_8_13)
   %add69 = add nuw nsw i64 %bit_concat7, %bit_concat68, !MSB !4136, !LSB !4117, !ExtendFrom !4136 (endState: SHLS_F_tinyml_accel_BB_8_13)
   %bit_concat70 = call i64 @hls_bit_concat_62_2(i62 %bit_select65, i64 62, i2 -2, i64 2), !dbg !4256, !MSB !4137, !LSB !4130, !ExtendFrom !4137 (endState: SHLS_F_tinyml_accel_BB_8_13)
   %add71 = add nuw nsw i64 %bit_concat7, %bit_concat70, !MSB !4136, !LSB !4130, !ExtendFrom !4136 (endState: SHLS_F_tinyml_accel_BB_8_13)
   %bit_concat72 = call i64 @hls_bit_concat_62_2(i62 %bit_select65, i64 62, i2 -1, i64 2), !dbg !4257, !MSB !4137, !LSB !4117, !ExtendFrom !4137 (endState: SHLS_F_tinyml_accel_BB_8_13)
   %add73 = add nuw nsw i64 %bit_concat7, %bit_concat72, !MSB !4136, !LSB !4117, !ExtendFrom !4136 (endState: SHLS_F_tinyml_accel_BB_8_13)
   %add74 = add nuw nsw i64 %bit_concat7, %bit_concat67, !MSB !4136, !LSB !4201, !ExtendFrom !4136 (endState: SHLS_F_tinyml_accel_BB_8_13)
   Transition: default: SHLS_F_tinyml_accel_BB_8_14
state: SHLS_F_tinyml_accel_BB_8_14, basic block: BB_8
   br i1 %icmp66, label %BB_9, label %BB_3, !dbg !4138, !llvm.loop !4258, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.maxTripCount !4262, !legup.tripCount !4262, !legup.totalTime !4201
   Transition: if (%icmp66): SHLS_F_tinyml_accel_BB_9_15 default: SHLS_F_tinyml_accel_BB_3_4
state: SHLS_F_tinyml_accel_BB_9_15, basic block: BB_9
   br label %BB_10, !dbg !4263, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.totalTime !4130
   Transition: default: SHLS_F_tinyml_accel_BB_10_16
state: SHLS_F_tinyml_accel_BB_10_16, basic block: BB_10
   %phi75 = phi i64 [ %add86, %BB_11 ], [ 0, %BB_9 ], !MSB !4200, !LSB !4117, !ExtendFrom !4200 (endState: SHLS_F_tinyml_accel_BB_10_16)
   %phi76 = phi i64 [ %bit_concat89, %BB_11 ], [ 0, %BB_9 ], !MSB !4264, !LSB !4200, !ExtendFrom !4264 (endState: SHLS_F_tinyml_accel_BB_10_16)
   %addr77 = getelementptr [96 x i16], [96 x i16]* @_ZL2B1, i64 0, i64 %phi75, !MSB !4116, !LSB !4117, !ExtendFrom !4116 (endState: SHLS_F_tinyml_accel_BB_10_16)
   %load78 = load i16, i16* %addr77, align 2, !dbg !4265, !tbaa !4203, !MSB !4207, !LSB !4117, !ExtendFrom !4207 (endState: SHLS_F_tinyml_accel_BB_10_17)
   Transition: default: SHLS_F_tinyml_accel_BB_10_17
state: SHLS_F_tinyml_accel_BB_10_17, basic block: BB_10
   %sext79 = sext i16 %load78 to i32, !dbg !4265, !MSB !4208, !LSB !4117, !ExtendFrom !4207 (endState: SHLS_F_tinyml_accel_BB_10_17)
   %bit_select80 = call i24 @hls_bit_select_24_32(i32 %sext79, i64 23, i64 0), !dbg !4265, !MSB !4266, !LSB !4117, !ExtendFrom !4207 (endState: SHLS_F_tinyml_accel_BB_10_17)
   %bit_concat81 = call i32 @hls_bit_concat_24_8(i24 %bit_select80, i64 24, i8 0, i64 8), !dbg !4267, !MSB !4208, !LSB !4137, !ExtendFrom !4266 (endState: SHLS_F_tinyml_accel_BB_10_17)
   br label %BB_13, !dbg !4268, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.totalTime !4201
   Transition: default: SHLS_pipeline_wait_for_loop_main_variations_main_fifo_cpp_139_9_21
state: SHLS_F_tinyml_accel_BB_11_18, basic block: BB_11
   %ashr82 = ashr i32 %add100, 3, !dbg !4269, !MSB !4208, !LSB !4117, !ExtendFrom !4270 (endState: SHLS_F_tinyml_accel_BB_11_18)
   %icmp83 = icmp sgt i32 %ashr82, 0, !dbg !4271, !MSB !4117, !LSB !4117, !ExtendFrom !4117 (endState: SHLS_F_tinyml_accel_BB_11_18)
   %select84 = select i1 %icmp83, i32 %ashr82, i32 0, !dbg !4272, !MSB !4273, !LSB !4117, !ExtendFrom !4273 (endState: SHLS_F_tinyml_accel_BB_11_18)
   %addr85 = getelementptr [96 x i32], [96 x i32]* %h1.i, i64 0, i64 %phi75, !MSB !4116, !LSB !4117, !ExtendFrom !4116 (endState: SHLS_F_tinyml_accel_BB_11_18)
   store i32 %select84, i32* %addr85, align 4, !dbg !4274, !tbaa !4275, !MSB !4116, !LSB !4117, !ExtendFrom !4116 (endState: SHLS_F_tinyml_accel_BB_11_19)
   %add86 = add nuw nsw i64 %phi75, 1, !dbg !4277, !MSB !4200, !LSB !4117, !ExtendFrom !4200 (endState: SHLS_F_tinyml_accel_BB_11_18)
   %bit_select87 = call i58 @hls_bit_select_58_64(i64 %add86, i64 57, i64 0), !dbg !4277, !MSB !4200, !LSB !4117, !ExtendFrom !4200 (endState: SHLS_F_tinyml_accel_BB_11_18)
   %icmp88 = icmp eq i64 %add86, 96, !dbg !4278, !MSB !4117, !LSB !4117, !ExtendFrom !4117 (endState: SHLS_F_tinyml_accel_BB_11_18)
   %bit_concat89 = call i64 @hls_bit_concat_58_6(i58 %bit_select87, i64 58, i6 0, i64 6), !MSB !4264, !LSB !4200, !ExtendFrom !4264 (endState: SHLS_F_tinyml_accel_BB_11_18)
   Transition: default: SHLS_F_tinyml_accel_BB_11_19
state: SHLS_F_tinyml_accel_BB_11_19, basic block: BB_11
   br i1 %icmp88, label %BB_12, label %BB_10, !dbg !4263, !llvm.loop !4279, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.maxTripCount !4282, !legup.tripCount !4282, !legup.totalTime !4201
   Transition: if (%icmp88): SHLS_F_tinyml_accel_BB_12_20 default: SHLS_F_tinyml_accel_BB_10_16
state: SHLS_F_tinyml_accel_BB_12_20, basic block: BB_12
   br label %BB_14, !dbg !4283, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.totalTime !4130
   Transition: default: SHLS_F_tinyml_accel_BB_14_22
state: SHLS_pipeline_wait_for_loop_main_variations_main_fifo_cpp_139_9_21, basic block: BB_13, pipeline type: loop, pipeline ID: _Z12tinyml_accelPKsPii_BB_13, II: 1, length: 3, trip count: 64
   %phi90 = phi i64 [ 0, %BB_10 ], [ %add101, %BB_13 ], !MSB !4200, !LSB !4117, !ExtendFrom !4200, !legup.pipeline.avail_time !4117, !legup.induction_variable !4130, !legup.induction_start !4117, !legup.induction_step !4130, !legup.pipeline.start_time !4117, !legup.pipeline.stage !4117 (endState: SHLS_pipeline_wait_for_loop_main_variations_main_fifo_cpp_139_9_21)
   %phi91 = phi i32 [ %bit_concat81, %BB_10 ], [ %add100, %BB_13 ], !MSB !4208, !LSB !4117, !ExtendFrom !4208, !legup.pipeline.avail_time !4130, !legup.pipeline.start_time !4130, !legup.pipeline.stage !4130 (endState: SHLS_pipeline_wait_for_loop_main_variations_main_fifo_cpp_139_9_21)
   br i1 %icmp102, label %BB_11, label %BB_13, !dbg !4268, !llvm.loop !4295, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.pipeline.avail_time !4117, !legup.maxTripCount !4262, !legup.tripCount !4262, !legup.II !4130, !legup.totalTime !4216, !legup.maxStage !4201, !legup.pipeline.start_time !4117, !legup.pipeline.stage !4117, !legup.loop_pipelined !4130, !legup.label !4300
   Transition: if (for_loop_main_variations_main_fifo_cpp_139_9_pipeline_finish): SHLS_F_tinyml_accel_BB_11_18 default: SHLS_pipeline_wait_for_loop_main_variations_main_fifo_cpp_139_9_21
state: SHLS_F_tinyml_accel_BB_14_22, basic block: BB_14
   %phi103 = phi i64 [ %add114, %BB_15 ], [ 0, %BB_12 ], !MSB !4301, !LSB !4117, !ExtendFrom !4301 (endState: SHLS_F_tinyml_accel_BB_14_22)
   %phi104 = phi i64 [ %bit_concat121, %BB_15 ], [ 0, %BB_12 ], !MSB !4264, !LSB !4301, !ExtendFrom !4264 (endState: SHLS_F_tinyml_accel_BB_14_22)
   %addr105 = getelementptr [48 x i16], [48 x i16]* @_ZL2B2, i64 0, i64 %phi103, !MSB !4116, !LSB !4117, !ExtendFrom !4116 (endState: SHLS_F_tinyml_accel_BB_14_22)
   %load106 = load i16, i16* %addr105, align 2, !dbg !4302, !tbaa !4203, !MSB !4207, !LSB !4117, !ExtendFrom !4207 (endState: SHLS_F_tinyml_accel_BB_14_23)
   Transition: default: SHLS_F_tinyml_accel_BB_14_23
state: SHLS_F_tinyml_accel_BB_14_23, basic block: BB_14
   %sext107 = sext i16 %load106 to i32, !dbg !4302, !MSB !4208, !LSB !4117, !ExtendFrom !4207 (endState: SHLS_F_tinyml_accel_BB_14_23)
   %bit_select108 = call i24 @hls_bit_select_24_32(i32 %sext107, i64 23, i64 0), !dbg !4302, !MSB !4266, !LSB !4117, !ExtendFrom !4207 (endState: SHLS_F_tinyml_accel_BB_14_23)
   %bit_concat109 = call i32 @hls_bit_concat_24_8(i24 %bit_select108, i64 24, i8 0, i64 8), !dbg !4303, !MSB !4208, !LSB !4137, !ExtendFrom !4266 (endState: SHLS_F_tinyml_accel_BB_14_23)
   br label %BB_17, !dbg !4304, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.totalTime !4201
   Transition: default: SHLS_pipeline_wait_for_loop_main_variations_main_fifo_cpp_149_9_27
state: SHLS_F_tinyml_accel_BB_15_24, basic block: BB_15
   %ashr110 = ashr i32 %add147, 1, !dbg !4305, !MSB !4208, !LSB !4117, !ExtendFrom !4122 (endState: SHLS_F_tinyml_accel_BB_15_24)
   %icmp111 = icmp sgt i32 %ashr110, 0, !dbg !4306, !MSB !4117, !LSB !4117, !ExtendFrom !4117 (endState: SHLS_F_tinyml_accel_BB_15_24)
   %select112 = select i1 %icmp111, i32 %ashr110, i32 0, !dbg !4307, !MSB !4239, !LSB !4117, !ExtendFrom !4239 (endState: SHLS_F_tinyml_accel_BB_15_24)
   %addr113 = getelementptr [48 x i32], [48 x i32]* %h2.i, i64 0, i64 %phi103, !MSB !4116, !LSB !4117, !ExtendFrom !4116 (endState: SHLS_F_tinyml_accel_BB_15_24)
   store i32 %select112, i32* %addr113, align 4, !dbg !4308, !tbaa !4275, !MSB !4116, !LSB !4117, !ExtendFrom !4116 (endState: SHLS_F_tinyml_accel_BB_15_25)
   %add114 = add nuw nsw i64 %phi103, 1, !dbg !4309, !MSB !4301, !LSB !4117, !ExtendFrom !4301 (endState: SHLS_F_tinyml_accel_BB_15_24)
   %bit_select115 = call i6 @hls_bit_select_6_64(i64 %add114, i64 5, i64 0), !dbg !4309, !MSB !4301, !LSB !4117, !ExtendFrom !4301 (endState: SHLS_F_tinyml_accel_BB_15_24)
   %icmp116 = icmp eq i64 %add114, 48, !dbg !4310, !MSB !4117, !LSB !4117, !ExtendFrom !4117 (endState: SHLS_F_tinyml_accel_BB_15_24)
   %bit_concat117 = call i66 @hls_bit_concat_59_6_1(i59 0, i64 59, i6 %bit_select115, i64 6, i1 false, i64 1), !MSB !4200, !LSB !4130, !ExtendFrom !4200 (endState: SHLS_F_tinyml_accel_BB_15_24)
   %bit_concat118 = call i66 @hls_bit_concat_60_6(i60 0, i64 60, i6 %bit_select115, i64 6), !MSB !4301, !LSB !4117, !ExtendFrom !4301 (endState: SHLS_F_tinyml_accel_BB_15_24)
   %add119 = add i66 %bit_concat117, %bit_concat118, !MSB !4290, !LSB !4117, !ExtendFrom !4290 (endState: SHLS_F_tinyml_accel_BB_15_24)
   %bit_select120 = call i59 @hls_bit_select_59_66(i66 %add119, i64 58, i64 0), !MSB !4290, !LSB !4117, !ExtendFrom !4290 (endState: SHLS_F_tinyml_accel_BB_15_24)
   %bit_concat121 = call i64 @hls_bit_concat_59_5(i59 %bit_select120, i64 59, i5 0, i64 5), !MSB !4264, !LSB !4301, !ExtendFrom !4264 (endState: SHLS_F_tinyml_accel_BB_15_24)
   Transition: default: SHLS_F_tinyml_accel_BB_15_25
state: SHLS_F_tinyml_accel_BB_15_25, basic block: BB_15
   br i1 %icmp116, label %BB_16, label %BB_14, !dbg !4283, !llvm.loop !4311, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.maxTripCount !4314, !legup.tripCount !4314, !legup.totalTime !4201
   Transition: if (%icmp116): SHLS_F_tinyml_accel_BB_16_26 default: SHLS_F_tinyml_accel_BB_14_22
state: SHLS_F_tinyml_accel_BB_16_26, basic block: BB_16
   %bit_concat122 = call i66 @hls_bit_concat_54_11_1(i54 0, i64 54, i11 %bit_select6, i64 11, i1 false, i64 1), !dbg !4315, !MSB !4316, !LSB !4130, !ExtendFrom !4316 (endState: SHLS_F_tinyml_accel_BB_16_26)
   %bit_concat123 = call i66 @hls_bit_concat_55_11(i55 0, i64 55, i11 %bit_select6, i64 11), !dbg !4315, !MSB !4126, !LSB !4117, !ExtendFrom !4126 (endState: SHLS_F_tinyml_accel_BB_16_26)
   %add124 = add i66 %bit_concat122, %bit_concat123, !dbg !4315, !MSB !4264, !LSB !4117, !ExtendFrom !4264 (endState: SHLS_F_tinyml_accel_BB_16_26)
   %bit_select125 = call i63 @hls_bit_select_63_66(i66 %add124, i64 62, i64 0), !dbg !4315, !MSB !4264, !LSB !4117, !ExtendFrom !4264 (endState: SHLS_F_tinyml_accel_BB_16_26)
   %bit_concat126 = call i64 @hls_bit_concat_63_1(i63 %bit_select125, i64 63, i1 false, i64 1), !dbg !4315, !MSB !4287, !LSB !4130, !ExtendFrom !4287 (endState: SHLS_F_tinyml_accel_BB_16_26)
   br label %BB_18, !dbg !4317, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.totalTime !4130
   Transition: default: SHLS_F_tinyml_accel_BB_18_28
state: SHLS_pipeline_wait_for_loop_main_variations_main_fifo_cpp_149_9_27, basic block: BB_17, pipeline type: loop, pipeline ID: _Z12tinyml_accelPKsPii_BB_17, II: 1, length: 3, trip count: 96
   %phi127 = phi i64 [ 0, %BB_14 ], [ %add148, %BB_17 ], !MSB !4200, !LSB !4117, !ExtendFrom !4200, !legup.pipeline.avail_time !4117, !legup.induction_variable !4130, !legup.induction_start !4117, !legup.induction_step !4130, !legup.pipeline.start_time !4117, !legup.pipeline.stage !4117 (endState: SHLS_pipeline_wait_for_loop_main_variations_main_fifo_cpp_149_9_27)
   %phi128 = phi i32 [ %bit_concat109, %BB_14 ], [ %add147, %BB_17 ], !MSB !4208, !LSB !4117, !ExtendFrom !4208, !legup.pipeline.avail_time !4130, !legup.pipeline.start_time !4130, !legup.pipeline.stage !4130 (endState: SHLS_pipeline_wait_for_loop_main_variations_main_fifo_cpp_149_9_27)
   br i1 %icmp149, label %BB_15, label %BB_17, !dbg !4304, !llvm.loop !4328, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.pipeline.avail_time !4117, !legup.maxTripCount !4282, !legup.tripCount !4282, !legup.II !4130, !legup.totalTime !4216, !legup.maxStage !4201, !legup.pipeline.start_time !4117, !legup.pipeline.stage !4117, !legup.loop_pipelined !4130, !legup.label !4331
   Transition: if (for_loop_main_variations_main_fifo_cpp_149_9_pipeline_finish): SHLS_F_tinyml_accel_BB_15_24 default: SHLS_pipeline_wait_for_loop_main_variations_main_fifo_cpp_149_9_27
state: SHLS_F_tinyml_accel_BB_18_28, basic block: BB_18
   %phi150 = phi i64 [ %add159, %BB_19 ], [ 0, %BB_16 ], !MSB !4201, !LSB !4117, !ExtendFrom !4201 (endState: SHLS_F_tinyml_accel_BB_18_28)
   %phi151 = phi i64 [ %bit_concat166, %BB_19 ], [ 0, %BB_16 ], !MSB !4137, !LSB !4332, !ExtendFrom !4137 (endState: SHLS_F_tinyml_accel_BB_18_28)
   %addr152 = getelementptr [6 x i16], [6 x i16]* @_ZL2B3, i64 0, i64 %phi150, !MSB !4116, !LSB !4117, !ExtendFrom !4116 (endState: SHLS_F_tinyml_accel_BB_18_28)
   %load153 = load i16, i16* %addr152, align 2, !dbg !4333, !tbaa !4203, !MSB !4207, !LSB !4117, !ExtendFrom !4207 (endState: SHLS_F_tinyml_accel_BB_18_29)
   Transition: default: SHLS_F_tinyml_accel_BB_18_29
state: SHLS_F_tinyml_accel_BB_18_29, basic block: BB_18
   %sext154 = sext i16 %load153 to i32, !dbg !4333, !MSB !4208, !LSB !4117, !ExtendFrom !4207 (endState: SHLS_F_tinyml_accel_BB_18_29)
   %bit_select155 = call i24 @hls_bit_select_24_32(i32 %sext154, i64 23, i64 0), !dbg !4333, !MSB !4266, !LSB !4117, !ExtendFrom !4207 (endState: SHLS_F_tinyml_accel_BB_18_29)
   %bit_concat156 = call i32 @hls_bit_concat_24_8(i24 %bit_select155, i64 24, i8 0, i64 8), !dbg !4334, !MSB !4208, !LSB !4137, !ExtendFrom !4266 (endState: SHLS_F_tinyml_accel_BB_18_29)
   br label %BB_20, !dbg !4335, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.totalTime !4201
   Transition: default: SHLS_pipeline_wait_for_loop_main_variations_main_fifo_cpp_160_9_32
state: SHLS_F_tinyml_accel_BB_19_30, basic block: BB_19
   %add157 = add nuw nsw i64 %bit_concat126, %phi150, !MSB !4324, !LSB !4117, !ExtendFrom !4324 (endState: SHLS_F_tinyml_accel_BB_19_30)
   %addr158 = getelementptr i32, i32* %out, i64 %add157, !MSB !4116, !LSB !4117, !ExtendFrom !4116 (endState: SHLS_F_tinyml_accel_BB_19_30)
   store i32 %add185, i32* %addr158, align 4, !dbg !4336, !tbaa !4275, !MSB !4116, !LSB !4117, !ExtendFrom !4116 (endState: SHLS_F_tinyml_accel_BB_19_31)
   %add159 = add nuw nsw i64 %phi150, 1, !dbg !4337, !MSB !4201, !LSB !4117, !ExtendFrom !4201 (endState: SHLS_F_tinyml_accel_BB_19_30)
   %bit_select160 = call i3 @hls_bit_select_3_64(i64 %add159, i64 2, i64 0), !dbg !4337, !MSB !4201, !LSB !4117, !ExtendFrom !4201 (endState: SHLS_F_tinyml_accel_BB_19_30)
   %icmp161 = icmp eq i64 %add159, 6, !dbg !4338, !MSB !4117, !LSB !4117, !ExtendFrom !4117 (endState: SHLS_F_tinyml_accel_BB_19_30)
   %bit_concat162 = call i66 @hls_bit_concat_62_3_1(i62 0, i64 62, i3 %bit_select160, i64 3, i1 false, i64 1), !MSB !4216, !LSB !4130, !ExtendFrom !4216 (endState: SHLS_F_tinyml_accel_BB_19_30)
   %bit_concat163 = call i66 @hls_bit_concat_63_3(i63 0, i64 63, i3 %bit_select160, i64 3), !MSB !4201, !LSB !4117, !ExtendFrom !4201 (endState: SHLS_F_tinyml_accel_BB_19_30)
   %add164 = add i66 %bit_concat162, %bit_concat163, !MSB !4332, !LSB !4117, !ExtendFrom !4332 (endState: SHLS_F_tinyml_accel_BB_19_30)
   %bit_select165 = call i60 @hls_bit_select_60_66(i66 %add164, i64 59, i64 0), !MSB !4332, !LSB !4117, !ExtendFrom !4332 (endState: SHLS_F_tinyml_accel_BB_19_30)
   %bit_concat166 = call i64 @hls_bit_concat_60_4(i60 %bit_select165, i64 60, i4 0, i64 4), !MSB !4137, !LSB !4332, !ExtendFrom !4137 (endState: SHLS_F_tinyml_accel_BB_19_30)
   Transition: default: SHLS_F_tinyml_accel_BB_19_31
state: SHLS_F_tinyml_accel_BB_19_31, basic block: BB_19
   br i1 %icmp161, label %BB_21, label %BB_18, !dbg !4317, !llvm.loop !4339, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.maxTripCount !4200, !legup.tripCount !4200, !legup.totalTime !4201
   Transition: if (%icmp161): SHLS_F_tinyml_accel_BB_21_33 default: SHLS_F_tinyml_accel_BB_18_28
state: SHLS_pipeline_wait_for_loop_main_variations_main_fifo_cpp_160_9_32, basic block: BB_20, pipeline type: loop, pipeline ID: _Z12tinyml_accelPKsPii_BB_20, II: 1, length: 3, trip count: 48
   %phi167 = phi i64 [ 0, %BB_18 ], [ %add186, %BB_20 ], !MSB !4301, !LSB !4117, !ExtendFrom !4301, !legup.pipeline.avail_time !4117, !legup.induction_variable !4130, !legup.induction_start !4117, !legup.induction_step !4130, !legup.pipeline.start_time !4117, !legup.pipeline.stage !4117 (endState: SHLS_pipeline_wait_for_loop_main_variations_main_fifo_cpp_160_9_32)
   %phi168 = phi i32 [ %bit_concat156, %BB_18 ], [ %add185, %BB_20 ], !MSB !4208, !LSB !4117, !ExtendFrom !4208, !legup.pipeline.avail_time !4130, !legup.pipeline.start_time !4130, !legup.pipeline.stage !4130 (endState: SHLS_pipeline_wait_for_loop_main_variations_main_fifo_cpp_160_9_32)
   br i1 %icmp187, label %BB_19, label %BB_20, !dbg !4335, !llvm.loop !4350, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.pipeline.avail_time !4117, !legup.maxTripCount !4314, !legup.tripCount !4314, !legup.II !4130, !legup.totalTime !4216, !legup.maxStage !4201, !legup.pipeline.start_time !4117, !legup.pipeline.stage !4117, !legup.loop_pipelined !4130, !legup.label !4353
   Transition: if (for_loop_main_variations_main_fifo_cpp_160_9_pipeline_finish): SHLS_F_tinyml_accel_BB_19_30 default: SHLS_pipeline_wait_for_loop_main_variations_main_fifo_cpp_160_9_32
state: SHLS_F_tinyml_accel_BB_21_33, basic block: BB_21
   %add188 = add nuw nsw i64 %phi, 1, !dbg !4354, !MSB !4132, !LSB !4117, !ExtendFrom !4132 (endState: SHLS_F_tinyml_accel_BB_21_33)
   %icmp189 = icmp eq i64 %add188, %bit_concat3, !dbg !4127, !MSB !4117, !LSB !4117, !ExtendFrom !4117 (endState: SHLS_F_tinyml_accel_BB_21_33)
   br i1 %icmp189, label %BB_1, label %BB_2, !dbg !4129, !llvm.loop !4355, !MSB !4116, !LSB !4117, !ExtendFrom !4116, !legup.totalTime !4130
   Transition: if (%icmp189): SHLS_F_tinyml_accel_BB_1_2 default: SHLS_F_tinyml_accel_BB_2_3

Basic Block: BB_0, Num States: 1, Location: <main_variations/main.fifo.cpp:175-176,178>
Basic Block: BB_1, Num States: 1, Location: <main_variations/main.fifo.cpp:181>
Basic Block: BB_2, Num States: 1, Iteration Latency: <12329 - 12457>, Location: <main_variations/main.fifo.cpp:97,179>
Basic Block: BB_3, Num States: 3, Trip Count: 64, Iteration Latency: <6 - 8>, Total Latency: <384 - 512>, Location: <main_variations/main.fifo.cpp:99-102,104,110>
Basic Block: BB_4, Num States: 1, Location: <main_variations/main.fifo.cpp:104,113>
Basic Block: BB_5, Num States: 1, Location: <main_variations/main.fifo.cpp:105,116>
Basic Block: BB_6, Num States: 1, Location: <main_variations/main.fifo.cpp:106,119>
Basic Block: BB_7, Num States: 3, Location: <main_variations/main.fifo.cpp:27,107,121-122>
Basic Block: BB_8, Num States: 2, Location: <main_variations/main.fifo.cpp:21,97-98,100-102,124>
Basic Block: BB_9, Num States: 1, Location: <main_variations/main.fifo.cpp:136>
Basic Block: BB_10, Num States: 2, Trip Count: 96, Iteration Latency: <70>, Total Latency: <6720>, Location: <main_variations/main.fifo.cpp:137,139>
Basic Block: BB_11, Num States: 2, Location: <main_variations/main.fifo.cpp:136,142-143>
Basic Block: BB_12, Num States: 1, Location: <main_variations/main.fifo.cpp:146>
Basic Block: BB_13, Num States: 3, Trip Count: 64, Iteration Latency: <3>, Total Latency: <66>, Location: <main_variations/main.fifo.cpp:139-140>
Basic Block: BB_14, Num States: 2, Trip Count: 48, Iteration Latency: <102>, Total Latency: <4896>, Location: <main_variations/main.fifo.cpp:147,149>
Basic Block: BB_15, Num States: 2, Location: <main_variations/main.fifo.cpp:146,153-154>
Basic Block: BB_16, Num States: 1, Location: <main_variations/main.fifo.cpp:157,179>
Basic Block: BB_17, Num States: 3, Trip Count: 96, Iteration Latency: <3>, Total Latency: <98>, Location: <main_variations/main.fifo.cpp:149-151>
Basic Block: BB_18, Num States: 2, Trip Count: 6, Iteration Latency: <54>, Total Latency: <324>, Location: <main_variations/main.fifo.cpp:158,160>
Basic Block: BB_19, Num States: 2, Location: <main_variations/main.fifo.cpp:157,164>
Basic Block: BB_20, Num States: 3, Trip Count: 48, Iteration Latency: <3>, Total Latency: <50>, Location: <main_variations/main.fifo.cpp:160-162>
Basic Block: BB_21, Num States: 1, Location: <main_variations/main.fifo.cpp:178>
End Function: tinyml_accel
--------------------------------------------------------------------------------

