// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="classify,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.480000,HLS_SYN_LAT=391223,HLS_SYN_TPT=none,HLS_SYN_MEM=65,HLS_SYN_DSP=8,HLS_SYN_FF=1971,HLS_SYN_LUT=6337,HLS_VERSION=2018_2}" *)

module classify (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_address0,
        x_V_ce0,
        x_V_q0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] x_V_address0;
output   x_V_ce0;
input  [7:0] x_V_q0;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg x_V_ce0;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [16:0] svs_V_address0;
reg    svs_V_ce0;
wire   [7:0] svs_V_q0;
wire   [7:0] alphas_V_address0;
reg    alphas_V_ce0;
wire   [7:0] alphas_V_q0;
wire   [16:0] next_mul_fu_192_p2;
reg   [16:0] next_mul_reg_407;
wire    ap_CS_fsm_state2;
wire   [7:0] i_1_fu_204_p2;
reg   [7:0] i_1_reg_415;
wire  signed [29:0] tmp_s_fu_210_p2;
reg  signed [29:0] tmp_s_reg_420;
wire   [0:0] exitcond1_fu_198_p2;
wire   [0:0] tmp_37_fu_216_p2;
reg   [0:0] tmp_37_reg_425;
wire   [9:0] j_1_fu_232_p2;
reg   [9:0] j_1_reg_433;
wire    ap_CS_fsm_state3;
wire   [0:0] exitcond_fu_226_p2;
reg   [15:0] this_assign_6_reg_448;
wire   [7:0] p_Val2_5_fu_292_p2;
reg   [7:0] p_Val2_5_reg_453;
wire    ap_CS_fsm_state4;
wire   [30:0] l2Squared_fixed_V_fu_319_p2;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire   [21:0] grp_compute_exp_fu_184_ap_return;
reg  signed [21:0] p_Val2_7_reg_468;
wire    ap_CS_fsm_state7;
wire    grp_compute_exp_fu_184_ap_idle;
wire    grp_compute_exp_fu_184_ap_ready;
wire    grp_compute_exp_fu_184_ap_done;
reg  signed [7:0] alphas_V_load_reg_473;
reg   [21:0] tmp_58_reg_478;
wire    ap_CS_fsm_state8;
wire   [29:0] sum_V_fu_348_p2;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire   [63:0] grp_fu_189_p1;
reg   [63:0] dp_1_reg_493;
wire    ap_CS_fsm_state15;
wire    grp_compute_exp_fu_184_ap_start;
reg   [29:0] p_Val2_s_reg_125;
reg   [7:0] i_reg_137;
reg   [16:0] phi_mul_reg_149;
reg   [30:0] p_Val2_12_reg_161;
reg   [9:0] j_reg_173;
reg    grp_compute_exp_fu_184_ap_start_reg;
wire   [63:0] tmp_42_fu_244_p1;
wire   [63:0] tmp_43_fu_249_p1;
wire   [63:0] tmp_40_fu_325_p1;
wire  signed [31:0] grp_fu_189_p0;
wire   [16:0] j_cast2_fu_222_p1;
wire   [16:0] tmp_41_fu_238_p2;
wire   [21:0] tmp_84_fu_258_p1;
wire   [23:0] p_shl_fu_262_p3;
wire   [23:0] p_neg_fu_270_p2;
wire   [23:0] tmp_fu_254_p1;
wire   [23:0] p_Val2_1_fu_276_p2;
wire  signed [7:0] p_Val2_8_fu_301_p0;
wire  signed [15:0] OP1_V_2_fu_298_p1;
wire  signed [7:0] p_Val2_8_fu_301_p1;
wire   [15:0] p_Val2_8_fu_301_p2;
wire   [21:0] p_Val2_9_fu_307_p3;
wire  signed [30:0] tmp_45_cast_fu_315_p1;
wire  signed [29:0] p_Val2_2_fu_400_p2;
wire  signed [29:0] p_Val2_3_cast_fu_345_p1;
wire    ap_CS_fsm_state16;
wire   [63:0] res_V_1_fu_358_p1;
wire   [10:0] exp_V_fu_361_p4;
wire   [10:0] exp_V_2_fu_371_p2;
wire   [63:0] p_Result_s_fu_377_p5;
wire   [63:0] dp_fu_389_p1;
reg   [15:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 grp_compute_exp_fu_184_ap_start_reg = 1'b0;
end

classify_svs_V #(
    .DataWidth( 8 ),
    .AddressRange( 129360 ),
    .AddressWidth( 17 ))
svs_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(svs_V_address0),
    .ce0(svs_V_ce0),
    .q0(svs_V_q0)
);

classify_alphas_V #(
    .DataWidth( 8 ),
    .AddressRange( 165 ),
    .AddressWidth( 8 ))
alphas_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(alphas_V_address0),
    .ce0(alphas_V_ce0),
    .q0(alphas_V_q0)
);

compute_exp grp_compute_exp_fu_184(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_exp_fu_184_ap_start),
    .ap_done(grp_compute_exp_fu_184_ap_done),
    .ap_idle(grp_compute_exp_fu_184_ap_idle),
    .ap_ready(grp_compute_exp_fu_184_ap_ready),
    .x_V(this_assign_6_reg_448),
    .ap_return(grp_compute_exp_fu_184_ap_return)
);

classify_sitodp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
classify_sitodp_3bkb_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_189_p0),
    .ce(1'b1),
    .dout(grp_fu_189_p1)
);

classify_mul_mul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 30 ))
classify_mul_mul_cud_U3(
    .din0(alphas_V_load_reg_473),
    .din1(p_Val2_7_reg_468),
    .dout(p_Val2_2_fu_400_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_exp_fu_184_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_compute_exp_fu_184_ap_start_reg <= 1'b1;
        end else if ((grp_compute_exp_fu_184_ap_ready == 1'b1)) begin
            grp_compute_exp_fu_184_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i_reg_137 <= i_1_reg_415;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_137 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        j_reg_173 <= j_1_reg_433;
    end else if (((exitcond1_fu_198_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_reg_173 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_Val2_12_reg_161 <= l2Squared_fixed_V_fu_319_p2;
    end else if (((exitcond1_fu_198_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_12_reg_161 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_Val2_s_reg_125 <= sum_V_fu_348_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_s_reg_125 <= 30'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        phi_mul_reg_149 <= next_mul_reg_407;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_reg_149 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_compute_exp_fu_184_ap_done == 1'b1))) begin
        alphas_V_load_reg_473 <= alphas_V_q0;
        p_Val2_7_reg_468 <= grp_compute_exp_fu_184_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_37_reg_425 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        dp_1_reg_493 <= grp_fu_189_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_1_reg_415 <= i_1_fu_204_p2;
        next_mul_reg_407 <= next_mul_fu_192_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_1_reg_433 <= j_1_fu_232_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_Val2_5_reg_453 <= p_Val2_5_fu_292_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_226_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        this_assign_6_reg_448 <= {{p_Val2_1_fu_276_p2[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_198_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_37_reg_425 <= tmp_37_fu_216_p2;
        tmp_s_reg_420 <= tmp_s_fu_210_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_58_reg_478 <= {{p_Val2_2_fu_400_p2[29:8]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        alphas_V_ce0 = 1'b1;
    end else begin
        alphas_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        svs_V_ce0 = 1'b1;
    end else begin
        svs_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        x_V_ce0 = 1'b1;
    end else begin
        x_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond1_fu_198_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond_fu_226_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_compute_exp_fu_184_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP1_V_2_fu_298_p1 = $signed(p_Val2_5_reg_453);

assign alphas_V_address0 = tmp_40_fu_325_p1;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return = ((tmp_37_reg_425[0:0] === 1'b1) ? 64'd0 : dp_fu_389_p1);

assign dp_fu_389_p1 = p_Result_s_fu_377_p5;

assign exitcond1_fu_198_p2 = ((i_reg_137 == 8'd165) ? 1'b1 : 1'b0);

assign exitcond_fu_226_p2 = ((j_reg_173 == 10'd784) ? 1'b1 : 1'b0);

assign exp_V_2_fu_371_p2 = ($signed(exp_V_fu_361_p4) + $signed(11'd2032));

assign exp_V_fu_361_p4 = {{res_V_1_fu_358_p1[62:52]}};

assign grp_compute_exp_fu_184_ap_start = grp_compute_exp_fu_184_ap_start_reg;

assign grp_fu_189_p0 = tmp_s_reg_420;

assign i_1_fu_204_p2 = (i_reg_137 + 8'd1);

assign j_1_fu_232_p2 = (j_reg_173 + 10'd1);

assign j_cast2_fu_222_p1 = j_reg_173;

assign l2Squared_fixed_V_fu_319_p2 = ($signed(p_Val2_12_reg_161) + $signed(tmp_45_cast_fu_315_p1));

assign next_mul_fu_192_p2 = (phi_mul_reg_149 + 17'd784);

assign p_Result_s_fu_377_p5 = {{res_V_1_fu_358_p1[63:63]}, {exp_V_2_fu_371_p2}, {res_V_1_fu_358_p1[51:0]}};

assign p_Val2_1_fu_276_p2 = (p_neg_fu_270_p2 - tmp_fu_254_p1);

assign p_Val2_3_cast_fu_345_p1 = $signed(tmp_58_reg_478);

assign p_Val2_5_fu_292_p2 = (svs_V_q0 - x_V_q0);

assign p_Val2_8_fu_301_p0 = OP1_V_2_fu_298_p1;

assign p_Val2_8_fu_301_p1 = OP1_V_2_fu_298_p1;

assign p_Val2_8_fu_301_p2 = ($signed(p_Val2_8_fu_301_p0) * $signed(p_Val2_8_fu_301_p1));

assign p_Val2_9_fu_307_p3 = {{p_Val2_8_fu_301_p2}, {6'd0}};

assign p_neg_fu_270_p2 = (24'd0 - p_shl_fu_262_p3);

assign p_shl_fu_262_p3 = {{tmp_84_fu_258_p1}, {2'd0}};

assign res_V_1_fu_358_p1 = dp_1_reg_493;

assign sum_V_fu_348_p2 = ($signed(p_Val2_s_reg_125) + $signed(p_Val2_3_cast_fu_345_p1));

assign svs_V_address0 = tmp_42_fu_244_p1;

assign tmp_37_fu_216_p2 = ((tmp_s_fu_210_p2 == 30'd0) ? 1'b1 : 1'b0);

assign tmp_40_fu_325_p1 = i_reg_137;

assign tmp_41_fu_238_p2 = (j_cast2_fu_222_p1 + phi_mul_reg_149);

assign tmp_42_fu_244_p1 = tmp_41_fu_238_p2;

assign tmp_43_fu_249_p1 = j_reg_173;

assign tmp_45_cast_fu_315_p1 = $signed(p_Val2_9_fu_307_p3);

assign tmp_84_fu_258_p1 = p_Val2_12_reg_161[21:0];

assign tmp_fu_254_p1 = p_Val2_12_reg_161[23:0];

assign tmp_s_fu_210_p2 = ($signed(p_Val2_s_reg_125) + $signed(30'd1073730048));

assign x_V_address0 = tmp_43_fu_249_p1;

endmodule //classify
