--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf config.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SHCP
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DS          |   -0.801(R)|      FAST  |    3.011(R)|      SLOW  |SHCP_BUFGP        |   0.000|
MR          |   -0.289(R)|      FAST  |    2.101(R)|      SLOW  |SHCP_BUFGP        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock SHCP to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Q7S         |        12.714(R)|      SLOW  |         5.679(R)|      FAST  |SHCP_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock STCP to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Q<0>        |         7.879(R)|      SLOW  |         3.043(R)|      FAST  |STCP_BUFGP        |   0.000|
Q<1>        |         7.879(R)|      SLOW  |         3.043(R)|      FAST  |STCP_BUFGP        |   0.000|
Q<2>        |         7.828(R)|      SLOW  |         2.992(R)|      FAST  |STCP_BUFGP        |   0.000|
Q<3>        |         7.828(R)|      SLOW  |         2.992(R)|      FAST  |STCP_BUFGP        |   0.000|
Q<4>        |         7.900(R)|      SLOW  |         3.064(R)|      FAST  |STCP_BUFGP        |   0.000|
Q<5>        |         7.900(R)|      SLOW  |         3.064(R)|      FAST  |STCP_BUFGP        |   0.000|
Q<6>        |         7.902(R)|      SLOW  |         3.066(R)|      FAST  |STCP_BUFGP        |   0.000|
Q<7>        |         7.902(R)|      SLOW  |         3.066(R)|      FAST  |STCP_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock SHCP
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SHCP           |    1.559|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock STCP
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SHCP           |    6.224|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
OE             |Q<0>           |    7.997|
OE             |Q<1>           |    7.997|
OE             |Q<2>           |    7.723|
OE             |Q<3>           |    7.723|
OE             |Q<4>           |    8.475|
OE             |Q<5>           |    8.475|
OE             |Q<6>           |    8.737|
OE             |Q<7>           |    8.737|
---------------+---------------+---------+


Analysis completed Thu Jan 08 01:49:59 2026 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4577 MB



