LIBRARY ieee;
USE ieee.std_logic_1164.all;
----------------------------------
ENTITY proyecto1 IS
	PORT(	num_1 : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
	num_2	:	IN STD_LOGIC_VECTOR(3 DOWNTO 0);
	select_sum	: IN STD_LOGIC;
	select_mult : IN STD_LOGIC
	);
END ENTITY proyecto1;
----------------------------------
ARCHITECTURE gateLevel OF proyecto1 IS 
------------SEÑALES------------------
	SIGNAL error_DET_ERROR : STD_LOGIC;
	SIGNAL num_2_A1 : STD_LOGIC_VECTOR(7 DOWNTO 0);
-------------------------------------
BEGIN 
--------MODULO DE DETECCIÓN DE ERROR/DET_ERROR-----------------
	error_DET_ERROR <= '1' WHEN (((num_1(3)) AND (num_1(2) OR (num_2(1)))) 
	OR ((num_2(3)) AND (num_2(2) OR (num_2(1))))) = '1' ELSE '0';
-----------------------------------------------------

-------MODULO DE COMPLEMENTO A_2---------------------
----------/Inversión del numero/---------------------
	num_2_A1 <= '0' & '0' & '0' & '0' & num_2 WHEN select_sum = '1' ELSE '1' & '1'&'1' & '1' & NOT(num_2);
-----------------------------------------------------
	num_2_A2 

END gateLevel;