#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Aug 19 11:44:23 2022
# Process ID: 23392
# Current directory: D:/Projet_range/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21220 D:\Projet_range\project\project.xpr
# Log file: D:/Projet_range/project/vivado.log
# Journal file: D:/Projet_range/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projet_range/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projet_range/sources/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmes/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1126.477 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd}
Reading block design file <D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd>...
Adding component instance block -- xilinx.com:module_ref:time_pulse:1.0 - time_pulse_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- elsys-design.com:user:Balise:1.0 - Balise_0
Adding component instance block -- elsys-design.com:user:Dijkstra_reg:1.0 - Dijkstra_reg_0
Adding component instance block -- elsys-design.com:user:IMU_v3:1.0 - IMU_v3_0
Adding component instance block -- elsys-design.com:user:Timer_ronde:1.0 - Timer_ronde_0
Successfully read diagram <design_fpga> from block design file <D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1205.715 ; gain = 79.238
startgroup
create_bd_cell -type ip -vlnv elsys-design.com:user:RFID_reader:1.0 RFID_reader_0
endgroup
set_property location {3 881 273} [get_bd_cells RFID_reader_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/RFID_reader_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins RFID_reader_0/S00_AXI]
Slave segment '/RFID_reader_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C4_0000 [ 64K ]>.
open_bd_design {D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd}
connect_bd_net [get_bd_pins RFID_reader_0/pulse_ms] [get_bd_pins time_pulse_0/pulse_1ms]
connect_bd_net [get_bd_pins RFID_reader_0/pulse_us] [get_bd_pins time_pulse_0/pulse_1us]
startgroup
make_bd_pins_external  [get_bd_cells RFID_reader_0]
make_bd_intf_pins_external  [get_bd_cells RFID_reader_0]
endgroup
set_property name RFID_UART_RX [get_bd_ports RX_Serial_0]
set_property name RFID_UART_TX [get_bd_ports TX_Serial_0]
save_bd_design
Wrote  : <D:\Projet_range\project\project.srcs\sources_1\bd\design_fpga\design_fpga.bd> 
Wrote  : <D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/ui/bd_d473c2e5.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
Wrote  : <D:\Projet_range\project\project.srcs\sources_1\bd\design_fpga\design_fpga.bd> 
VHDL Output written to : d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/synth/design_fpga.vhd
VHDL Output written to : d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/sim/design_fpga.vhd
VHDL Output written to : d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/hdl/design_fpga_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'design_fpga_xbar_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_fpga_xbar_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RFID_reader_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_auto_pc_0/design_fpga_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_fpga_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_fpga_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/hw_handoff/design_fpga.hwh
Generated Block Design Tcl file d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/hw_handoff/design_fpga_bd.tcl
Generated Hardware Definition File d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/synth/design_fpga.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_RFID_reader_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_xbar_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_fpga_auto_pc_0, cache-ID = 661c56cfa8991866; cache size = 58.311 MB.
[Fri Aug 19 11:47:56 2022] Launched design_fpga_xbar_0_synth_1, design_fpga_RFID_reader_0_0_synth_1, synth_1...
Run output will be captured here:
design_fpga_xbar_0_synth_1: D:/Projet_range/project/project.runs/design_fpga_xbar_0_synth_1/runme.log
design_fpga_RFID_reader_0_0_synth_1: D:/Projet_range/project/project.runs/design_fpga_RFID_reader_0_0_synth_1/runme.log
synth_1: D:/Projet_range/project/project.runs/synth_1/runme.log
[Fri Aug 19 11:47:57 2022] Launched impl_1...
Run output will be captured here: D:/Projet_range/project/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1466.160 ; gain = 188.488
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Aug 19 11:50:17 2022] Launched synth_1...
Run output will be captured here: D:/Projet_range/project/project.runs/synth_1/runme.log
[Fri Aug 19 11:50:17 2022] Launched impl_1...
Run output will be captured here: D:/Projet_range/project/project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/Projet_range/project/design_fpga_loc_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/Projet_range/project/design_fpga_loc_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Programmes/Vivado/2020.2/data\embeddedsw) loading 1 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/Projet_range/project/design_fpga_loc_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1654.648 ; gain = 180.047
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 19 13:08:37 2022...
