TRACE::2022-08-30.11:12:07::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:07::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:07::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:09::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:09::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-08-30.11:12:11::SCWPlatform::Opened new HwDB with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:11::SCWWriter::formatted JSON is {
	"platformName":	"design_ip_ultrasons_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_ip_ultrasons_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_ultrason/design_ip_ultrasons_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_ip_ultrasons_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-08-30.11:12:11::SCWWriter::formatted JSON is {
	"platformName":	"design_ip_ultrasons_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_ip_ultrasons_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_ultrason/design_ip_ultrasons_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_ip_ultrasons_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_ip_ultrasons_wrapper",
	"systems":	[{
			"systemName":	"design_ip_ultrasons_wrapper",
			"systemDesc":	"design_ip_ultrasons_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_ip_ultrasons_wrapper"
		}]
}
TRACE::2022-08-30.11:12:11::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-08-30.11:12:11::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-30.11:12:11::SCWDomain:: Using the QEMU Data from install at  : D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-08-30.11:12:11::SCWDomain:: Using the QEMU args  from install at  : D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-08-30.11:12:11::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:11::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:11::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:11::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:11::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:11::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:11::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:11::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:11::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:11::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:11::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:11::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:11::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:11::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:11::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:11::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:11::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:11::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:11::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:11::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:11::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:11::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-08-30.11:12:11::SCWPlatform::Generating the sources  .
TRACE::2022-08-30.11:12:11::SCWBDomain::Generating boot domain sources.
TRACE::2022-08-30.11:12:11::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-08-30.11:12:11::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:11::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:11::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:11::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:11::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:11::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:11::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:11::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-08-30.11:12:11::SCWMssOS::No sw design opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:11::SCWMssOS::mss does not exists at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:11::SCWMssOS::Creating sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:11::SCWMssOS::Adding the swdes entry, created swdb D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:11::SCWMssOS::updating the scw layer changes to swdes at   D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:11::SCWMssOS::Writing mss at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:12::SCWMssOS::Completed writing the mss file at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-08-30.11:12:12::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-08-30.11:12:12::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-08-30.11:12:12::SCWBDomain::Completed writing the mss file at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-08-30.11:12:40::SCWPlatform::Generating sources Done.
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:40::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2022-08-30.11:12:40::SCWMssOS::Could not open the swdb for D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2022-08-30.11:12:40::SCWMssOS::Could not open the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2022-08-30.11:12:40::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-30.11:12:40::SCWMssOS::No sw design opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::mss exists loading the mss file  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::Opened the sw design from mss  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::Adding the swdes entry D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-08-30.11:12:40::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-30.11:12:40::SCWMssOS::Opened the sw design.  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-30.11:12:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-30.11:12:40::SCWMssOS::Commit changes completed.
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:40::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:40::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:40::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:40::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:40::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:40::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWWriter::formatted JSON is {
	"platformName":	"design_ip_ultrasons_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_ip_ultrasons_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_ultrason/design_ip_ultrasons_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_ip_ultrasons_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_ip_ultrasons_wrapper",
	"systems":	[{
			"systemName":	"design_ip_ultrasons_wrapper",
			"systemDesc":	"design_ip_ultrasons_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_ip_ultrasons_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"995c4ab4f2a0739409299ccb45e1cfaa",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-08-30.11:12:40::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-30.11:12:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-30.11:12:40::SCWMssOS::Commit changes completed.
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:40::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:40::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:40::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:40::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:40::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:40::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWWriter::formatted JSON is {
	"platformName":	"design_ip_ultrasons_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_ip_ultrasons_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_ultrason/design_ip_ultrasons_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_ip_ultrasons_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_ip_ultrasons_wrapper",
	"systems":	[{
			"systemName":	"design_ip_ultrasons_wrapper",
			"systemDesc":	"design_ip_ultrasons_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_ip_ultrasons_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"995c4ab4f2a0739409299ccb45e1cfaa",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-08-30.11:12:40::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-30.11:12:40::SCWDomain:: Using the QEMU Data from install at  : D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-08-30.11:12:40::SCWDomain:: Using the QEMU args  from install at  : D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:40::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:40::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:40::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:40::SCWMssOS::No sw design opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::mss does not exists at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::Creating sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::Adding the swdes entry, created swdb D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::updating the scw layer changes to swdes at   D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::Writing mss at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:40::SCWMssOS::Completed writing the mss file at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-08-30.11:12:40::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-08-30.11:12:40::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-08-30.11:12:40::SCWMssOS::Completed writing the mss file at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-08-30.11:12:40::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-08-30.11:12:43::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-30.11:12:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-30.11:12:43::SCWMssOS::Commit changes completed.
TRACE::2022-08-30.11:12:43::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-30.11:12:43::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-08-30.11:12:43::SCWMssOS::Could not open the swdb for D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
KEYINFO::2022-08-30.11:12:43::SCWMssOS::Could not open the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss is not found

TRACE::2022-08-30.11:12:43::SCWMssOS::Cleared the swdb table entry
TRACE::2022-08-30.11:12:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-08-30.11:12:43::SCWMssOS::Writing the mss file completed D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::Commit changes completed.
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWWriter::formatted JSON is {
	"platformName":	"design_ip_ultrasons_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_ip_ultrasons_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_ultrason/design_ip_ultrasons_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_ip_ultrasons_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_ip_ultrasons_wrapper",
	"systems":	[{
			"systemName":	"design_ip_ultrasons_wrapper",
			"systemDesc":	"design_ip_ultrasons_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_ip_ultrasons_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"995c4ab4f2a0739409299ccb45e1cfaa",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dbf7c0b3fe7eaa0d5ef97fc3bca453f7",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-08-30.11:12:43::SCWPlatform::Started generating the artifacts platform design_ip_ultrasons_wrapper
TRACE::2022-08-30.11:12:43::SCWPlatform::Sanity checking of platform is completed
LOG::2022-08-30.11:12:43::SCWPlatform::Started generating the artifacts for system configuration design_ip_ultrasons_wrapper
LOG::2022-08-30.11:12:43::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-08-30.11:12:43::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-08-30.11:12:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-30.11:12:43::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-08-30.11:12:43::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-08-30.11:12:43::SCWSystem::Not a boot domain 
LOG::2022-08-30.11:12:43::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-08-30.11:12:43::SCWDomain::Generating domain artifcats
TRACE::2022-08-30.11:12:43::SCWMssOS::Generating standalone artifcats
TRACE::2022-08-30.11:12:43::SCWMssOS::Copying the qemu file from  D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/export/design_ip_ultrasons_wrapper/sw/design_ip_ultrasons_wrapper/qemu/
TRACE::2022-08-30.11:12:43::SCWMssOS::Copying the qemu file from  D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/export/design_ip_ultrasons_wrapper/sw/design_ip_ultrasons_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-08-30.11:12:43::SCWMssOS:: Copying the user libraries. 
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::Completed writing the mss file at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-08-30.11:12:43::SCWMssOS::Mss edits present, copying mssfile into export location D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-08-30.11:12:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-08-30.11:12:43::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-08-30.11:12:43::SCWMssOS::skipping the bsp build ... 
TRACE::2022-08-30.11:12:43::SCWMssOS::Copying to export directory.
TRACE::2022-08-30.11:12:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-08-30.11:12:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-08-30.11:12:43::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-08-30.11:12:43::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-08-30.11:12:43::SCWSystem::Completed Processing the sysconfig design_ip_ultrasons_wrapper
LOG::2022-08-30.11:12:43::SCWPlatform::Completed generating the artifacts for system configuration design_ip_ultrasons_wrapper
TRACE::2022-08-30.11:12:43::SCWPlatform::Started preparing the platform 
TRACE::2022-08-30.11:12:43::SCWSystem::Writing the bif file for system config design_ip_ultrasons_wrapper
TRACE::2022-08-30.11:12:43::SCWSystem::dir created 
TRACE::2022-08-30.11:12:43::SCWSystem::Writing the bif 
TRACE::2022-08-30.11:12:43::SCWPlatform::Started writing the spfm file 
TRACE::2022-08-30.11:12:43::SCWPlatform::Started writing the xpfm file 
TRACE::2022-08-30.11:12:43::SCWPlatform::Completed generating the platform
TRACE::2022-08-30.11:12:43::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-30.11:12:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-30.11:12:43::SCWMssOS::Commit changes completed.
TRACE::2022-08-30.11:12:43::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-30.11:12:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-30.11:12:43::SCWMssOS::Commit changes completed.
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWWriter::formatted JSON is {
	"platformName":	"design_ip_ultrasons_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_ip_ultrasons_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_ultrason/design_ip_ultrasons_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_ip_ultrasons_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_ip_ultrasons_wrapper",
	"systems":	[{
			"systemName":	"design_ip_ultrasons_wrapper",
			"systemDesc":	"design_ip_ultrasons_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_ip_ultrasons_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"995c4ab4f2a0739409299ccb45e1cfaa",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dbf7c0b3fe7eaa0d5ef97fc3bca453f7",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-08-30.11:12:43::SCWPlatform::updated the xpfm file.
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-30.11:12:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-30.11:12:43::SCWMssOS::Commit changes completed.
TRACE::2022-08-30.11:12:43::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-30.11:12:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-30.11:12:43::SCWMssOS::Commit changes completed.
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWWriter::formatted JSON is {
	"platformName":	"design_ip_ultrasons_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_ip_ultrasons_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_ultrason/design_ip_ultrasons_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_ip_ultrasons_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_ip_ultrasons_wrapper",
	"systems":	[{
			"systemName":	"design_ip_ultrasons_wrapper",
			"systemDesc":	"design_ip_ultrasons_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_ip_ultrasons_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"995c4ab4f2a0739409299ccb45e1cfaa",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dbf7c0b3fe7eaa0d5ef97fc3bca453f7",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-30.11:12:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-30.11:12:43::SCWMssOS::Commit changes completed.
TRACE::2022-08-30.11:12:43::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-30.11:12:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-30.11:12:43::SCWMssOS::Commit changes completed.
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWWriter::formatted JSON is {
	"platformName":	"design_ip_ultrasons_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_ip_ultrasons_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_ultrason/design_ip_ultrasons_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_ip_ultrasons_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_ip_ultrasons_wrapper",
	"systems":	[{
			"systemName":	"design_ip_ultrasons_wrapper",
			"systemDesc":	"design_ip_ultrasons_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_ip_ultrasons_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"995c4ab4f2a0739409299ccb45e1cfaa",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dbf7c0b3fe7eaa0d5ef97fc3bca453f7",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-08-30.11:12:43::SCWPlatform::Started generating the artifacts platform design_ip_ultrasons_wrapper
TRACE::2022-08-30.11:12:43::SCWPlatform::Sanity checking of platform is completed
LOG::2022-08-30.11:12:43::SCWPlatform::Started generating the artifacts for system configuration design_ip_ultrasons_wrapper
LOG::2022-08-30.11:12:43::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-08-30.11:12:43::SCWDomain::Generating domain artifcats
TRACE::2022-08-30.11:12:43::SCWMssOS::Generating standalone artifcats
TRACE::2022-08-30.11:12:43::SCWMssOS::Copying the qemu file from  D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/export/design_ip_ultrasons_wrapper/sw/design_ip_ultrasons_wrapper/qemu/
TRACE::2022-08-30.11:12:43::SCWMssOS::Copying the qemu file from  D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/export/design_ip_ultrasons_wrapper/sw/design_ip_ultrasons_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-08-30.11:12:43::SCWMssOS:: Copying the user libraries. 
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::Completed writing the mss file at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-08-30.11:12:43::SCWMssOS::Mss edits present, copying mssfile into export location D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-08-30.11:12:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-08-30.11:12:43::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-08-30.11:12:43::SCWMssOS::skipping the bsp build ... 
TRACE::2022-08-30.11:12:43::SCWMssOS::Copying to export directory.
TRACE::2022-08-30.11:12:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-08-30.11:12:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-08-30.11:12:43::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-08-30.11:12:43::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-08-30.11:12:43::SCWSystem::Completed Processing the sysconfig design_ip_ultrasons_wrapper
LOG::2022-08-30.11:12:43::SCWPlatform::Completed generating the artifacts for system configuration design_ip_ultrasons_wrapper
TRACE::2022-08-30.11:12:43::SCWPlatform::Started preparing the platform 
TRACE::2022-08-30.11:12:43::SCWSystem::Writing the bif file for system config design_ip_ultrasons_wrapper
TRACE::2022-08-30.11:12:43::SCWSystem::dir created 
TRACE::2022-08-30.11:12:43::SCWSystem::Writing the bif 
TRACE::2022-08-30.11:12:43::SCWPlatform::Started writing the spfm file 
TRACE::2022-08-30.11:12:43::SCWPlatform::Started writing the xpfm file 
TRACE::2022-08-30.11:12:43::SCWPlatform::Completed generating the platform
TRACE::2022-08-30.11:12:43::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-30.11:12:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-30.11:12:43::SCWMssOS::Commit changes completed.
TRACE::2022-08-30.11:12:43::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-30.11:12:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-30.11:12:43::SCWMssOS::Commit changes completed.
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:12:43::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:12:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:12:43::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:12:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:12:43::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:12:43::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:12:43::SCWWriter::formatted JSON is {
	"platformName":	"design_ip_ultrasons_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_ip_ultrasons_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_ultrason/design_ip_ultrasons_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_ip_ultrasons_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_ip_ultrasons_wrapper",
	"systems":	[{
			"systemName":	"design_ip_ultrasons_wrapper",
			"systemDesc":	"design_ip_ultrasons_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_ip_ultrasons_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"995c4ab4f2a0739409299ccb45e1cfaa",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dbf7c0b3fe7eaa0d5ef97fc3bca453f7",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-08-30.11:12:43::SCWPlatform::updated the xpfm file.
LOG::2022-08-30.11:19:23::SCWPlatform::Started generating the artifacts platform design_ip_ultrasons_wrapper
TRACE::2022-08-30.11:19:23::SCWPlatform::Sanity checking of platform is completed
LOG::2022-08-30.11:19:23::SCWPlatform::Started generating the artifacts for system configuration design_ip_ultrasons_wrapper
LOG::2022-08-30.11:19:23::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-08-30.11:19:23::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-08-30.11:19:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-30.11:19:23::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-08-30.11:19:23::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:23::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:23::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:23::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:19:23::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:19:23::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:19:23::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:19:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:19:23::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:19:23::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:19:23::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:19:23::SCWBDomain::Completed writing the mss file at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-08-30.11:19:23::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-08-30.11:19:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-08-30.11:19:23::SCWBDomain::System Command Ran  D:&  cd  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-08-30.11:19:23::SCWBDomain::make: Entering directory 'D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-08-30.11:19:23::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-08-30.11:19:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-30.11:19:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-08-30.11:19:23::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-08-30.11:19:23::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-08-30.11:19:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-08-30.11:19:23::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-08-30.11:19:23::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-30.11:19:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-30.11:19:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-30.11:19:23::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-30.11:19:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-08-30.11:19:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-30.11:19:24::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-30.11:19:24::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-08-30.11:19:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-30.11:19:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-30.11:19:24::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-08-30.11:19:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-08-30.11:19:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-08-30.11:19:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-30.11:19:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-08-30.11:19:25::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-08-30.11:19:25::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-08-30.11:19:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-08-30.11:19:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-30.11:19:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-30.11:19:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-08-30.11:19:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-30.11:19:25::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-30.11:19:25::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-08-30.11:19:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-30.11:19:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-30.11:19:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/Ultrasons_v1_0/src"

TRACE::2022-08-30.11:19:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/Ultrasons_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-08-30.11:19:27::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-08-30.11:19:27::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-08-30.11:19:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-30.11:19:27::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-30.11:19:27::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-08-30.11:19:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-08-30.11:19:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-08-30.11:19:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/Ultrasons_v1_0/src"

TRACE::2022-08-30.11:19:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/Ultrasons_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:28::SCWBDomain::"Compiling Ultrasons..."

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-30.11:19:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-30.11:19:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-08-30.11:19:30::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-08-30.11:19:30::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-08-30.11:19:30::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-08-30.11:19:30::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-08-30.11:19:30::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-30.11:19:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-30.11:19:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-30.11:19:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-30.11:19:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-30.11:19:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-30.11:19:30::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-08-30.11:19:30::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-08-30.11:19:30::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-30.11:19:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-30.11:19:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/Ultrasons_v1_0/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/Ultrasons_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-08-30.11:19:30::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-08-30.11:19:30::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-30.11:19:30::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-30.11:19:30::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-30.11:19:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-30.11:19:30::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-30.11:19:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-30.11:19:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-08-30.11:19:30::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-08-30.11:19:30::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-30.11:19:30::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-30.11:19:30::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-30.11:19:30::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-30.11:19:30::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-30.11:19:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-30.11:19:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-30.11:19:30::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-30.11:19:30::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-08-30.11:19:30::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-08-30.11:19:30::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-30.11:19:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-30.11:19:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-08-30.11:19:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-30.11:19:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-30.11:19:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-08-30.11:19:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-30.11:19:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-08-30.11:19:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-30.11:19:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-30.11:19:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-08-30.11:19:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-30.11:19:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-30.11:19:31::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-08-30.11:19:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-30.11:19:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-30.11:19:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-08-30.11:19:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-08-30.11:19:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-30.11:19:31::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-30.11:19:31::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-08-30.11:19:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-08-30.11:19:31::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-08-30.11:19:31::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-08-30.11:19:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-30.11:19:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-30.11:19:31::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-08-30.11:19:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-08-30.11:19:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-30.11:19:31::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-30.11:19:31::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-08-30.11:19:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-30.11:19:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-30.11:19:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-08-30.11:19:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-30.11:19:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-30.11:19:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-08-30.11:19:36::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-08-30.11:19:36::SCWBDomain::make --no-print-directory archive

TRACE::2022-08-30.11:19:36::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2022-08-30.11:19:36::SCWBDomain::xa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_co
TRACE::2022-08-30.11:19:36::SCWBDomain::rtexa9_0/lib/print.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_co
TRACE::2022-08-30.11:19:36::SCWBDomain::rtexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/l
TRACE::2022-08-30.11:19:36::SCWBDomain::ib/xscugic_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cort
TRACE::2022-08-30.11:19:36::SCWBDomain::exa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_util.o ps7_corte
TRACE::2022-08-30.11:19:36::SCWBDomain::xa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps
TRACE::2022-08-30.11:19:36::SCWBDomain::7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/
TRACE::2022-08-30.11:19:36::SCWBDomain::lib/xgpiops_g.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xil_mem
TRACE::2022-08-30.11:19:36::SCWBDomain::.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/
TRACE::2022-08-30.11:19:36::SCWBDomain::xqspips_selftest.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_co
TRACE::2022-08-30.11:19:36::SCWBDomain::rtexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o p
TRACE::2022-08-30.11:19:36::SCWBDomain::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/unlink.o ps
TRACE::2022-08-30.11:19:36::SCWBDomain::7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o p
TRACE::2022-08-30.11:19:36::SCWBDomain::s7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o
TRACE::2022-08-30.11:19:36::SCWBDomain:: ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/_e
TRACE::2022-08-30.11:19:36::SCWBDomain::xit.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xqspips_hw.
TRACE::2022-08-30.11:19:36::SCWBDomain::o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xsdps_sinit
TRACE::2022-08-30.11:19:36::SCWBDomain::.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o
TRACE::2022-08-30.11:19:36::SCWBDomain:: ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o 
TRACE::2022-08-30.11:19:36::SCWBDomain::ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_c
TRACE::2022-08-30.11:19:36::SCWBDomain::ortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xqspips.o ps7_c
TRACE::2022-08-30.11:19:36::SCWBDomain::ortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_
TRACE::2022-08-30.11:19:36::SCWBDomain::cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops.o ps7_
TRACE::2022-08-30.11:19:36::SCWBDomain::cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xd
TRACE::2022-08-30.11:19:36::SCWBDomain::evcfg_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xem
TRACE::2022-08-30.11:19:36::SCWBDomain::acps_control.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib
TRACE::2022-08-30.11:19:36::SCWBDomain::/xusbps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib
TRACE::2022-08-30.11:19:36::SCWBDomain::/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xa
TRACE::2022-08-30.11:19:36::SCWBDomain::dcps_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-08-30.11:19:37::SCWBDomain::'Finished building libraries'

TRACE::2022-08-30.11:19:37::SCWBDomain::make: Leaving directory 'D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-08-30.11:19:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-08-30.11:19:37::SCWBDomain::exa9_0/include -I.

TRACE::2022-08-30.11:19:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-08-30.11:19:37::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-08-30.11:19:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-08-30.11:19:37::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-08-30.11:19:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-08-30.11:19:38::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-08-30.11:19:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-08-30.11:19:38::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-08-30.11:19:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-08-30.11:19:38::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-08-30.11:19:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-08-30.11:19:39::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-08-30.11:19:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-08-30.11:19:39::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-08-30.11:19:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-08-30.11:19:39::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-08-30.11:19:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-08-30.11:19:39::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-08-30.11:19:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-08-30.11:19:40::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-08-30.11:19:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-08-30.11:19:40::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-08-30.11:19:40::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap
TRACE::2022-08-30.11:19:40::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-30.11:19:40::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2022-08-30.11:19:40::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-sections -Lzy
TRACE::2022-08-30.11:19:40::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-08-30.11:19:41::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-08-30.11:19:41::SCWSystem::Not a boot domain 
LOG::2022-08-30.11:19:41::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-08-30.11:19:41::SCWDomain::Generating domain artifcats
TRACE::2022-08-30.11:19:41::SCWMssOS::Generating standalone artifcats
TRACE::2022-08-30.11:19:41::SCWMssOS::Copying the qemu file from  D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/export/design_ip_ultrasons_wrapper/sw/design_ip_ultrasons_wrapper/qemu/
TRACE::2022-08-30.11:19:41::SCWMssOS::Copying the qemu file from  D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/export/design_ip_ultrasons_wrapper/sw/design_ip_ultrasons_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-08-30.11:19:41::SCWMssOS:: Copying the user libraries. 
TRACE::2022-08-30.11:19:41::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:41::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:41::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:41::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:19:41::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:19:41::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:19:41::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:19:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:19:41::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:19:41::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:19:41::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:19:41::SCWMssOS::Completed writing the mss file at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-08-30.11:19:41::SCWMssOS::Mss edits present, copying mssfile into export location D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:19:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-08-30.11:19:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-08-30.11:19:41::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-08-30.11:19:41::SCWMssOS::doing bsp build ... 
TRACE::2022-08-30.11:19:41::SCWMssOS::System Command Ran  D: & cd  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-08-30.11:19:41::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-08-30.11:19:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-30.11:19:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-08-30.11:19:41::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-08-30.11:19:41::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-08-30.11:19:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-08-30.11:19:41::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-08-30.11:19:41::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-30.11:19:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-30.11:19:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-30.11:19:42::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-30.11:19:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:42::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-08-30.11:19:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-30.11:19:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-30.11:19:42::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-08-30.11:19:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-30.11:19:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-30.11:19:42::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-08-30.11:19:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:42::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-08-30.11:19:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-08-30.11:19:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-30.11:19:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-08-30.11:19:43::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-08-30.11:19:43::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-08-30.11:19:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-08-30.11:19:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-30.11:19:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-30.11:19:43::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-08-30.11:19:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-30.11:19:43::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-30.11:19:43::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-08-30.11:19:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-30.11:19:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-30.11:19:45::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/Ultrasons_v1_0/src"

TRACE::2022-08-30.11:19:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/Ultrasons_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-08-30.11:19:45::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-08-30.11:19:45::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-08-30.11:19:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-30.11:19:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-30.11:19:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-08-30.11:19:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/Ultrasons_v1_0/src"

TRACE::2022-08-30.11:19:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/Ultrasons_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:46::SCWMssOS::"Compiling Ultrasons..."

TRACE::2022-08-30.11:19:47::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-08-30.11:19:47::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-08-30.11:19:47::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-08-30.11:19:47::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-08-30.11:19:47::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-08-30.11:19:47::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-30.11:19:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-30.11:19:47::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:47::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-30.11:19:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-30.11:19:47::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-30.11:19:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-30.11:19:47::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:47::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:47::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-08-30.11:19:47::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-08-30.11:19:47::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:47::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:47::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-30.11:19:47::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-30.11:19:47::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-30.11:19:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-30.11:19:47::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/Ultrasons_v1_0/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-30.11:19:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-30.11:19:47::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/Ultrasons_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-08-30.11:19:47::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-08-30.11:19:47::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-30.11:19:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-30.11:19:47::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-08-30.11:19:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-08-30.11:19:47::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-08-30.11:19:47::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-08-30.11:19:47::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-08-30.11:19:47::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-08-30.11:19:47::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-30.11:19:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-30.11:19:47::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-30.11:19:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-30.11:19:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-30.11:19:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-30.11:19:47::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-08-30.11:19:47::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-08-30.11:19:47::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-30.11:19:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-30.11:19:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-30.11:19:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-30.11:19:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-08-30.11:19:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-08-30.11:19:47::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-30.11:19:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-30.11:19:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-08-30.11:19:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-08-30.11:19:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-08-30.11:19:47::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-08-30.11:19:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-08-30.11:19:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-08-30.11:19:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-30.11:19:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-30.11:19:48::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-08-30.11:19:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-08-30.11:19:48::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-30.11:19:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-30.11:19:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-08-30.11:19:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-08-30.11:19:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-08-30.11:19:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-08-30.11:19:48::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-08-30.11:19:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-08-30.11:19:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-08-30.11:19:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-08-30.11:19:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-08-30.11:19:53::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-08-30.11:19:53::SCWMssOS::make --no-print-directory archive

TRACE::2022-08-30.11:19:53::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2022-08-30.11:19:53::SCWMssOS::xa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_co
TRACE::2022-08-30.11:19:53::SCWMssOS::rtexa9_0/lib/print.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_co
TRACE::2022-08-30.11:19:53::SCWMssOS::rtexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/
TRACE::2022-08-30.11:19:53::SCWMssOS::lib/xscugic_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cor
TRACE::2022-08-30.11:19:53::SCWMssOS::texa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_util.o ps7_cort
TRACE::2022-08-30.11:19:53::SCWMssOS::exa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o p
TRACE::2022-08-30.11:19:53::SCWMssOS::s7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0
TRACE::2022-08-30.11:19:53::SCWMssOS::/lib/xgpiops_g.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xil_me
TRACE::2022-08-30.11:19:53::SCWMssOS::m.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib
TRACE::2022-08-30.11:19:53::SCWMssOS::/xqspips_selftest.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/
TRACE::2022-08-30.11:19:53::SCWMssOS::lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cort
TRACE::2022-08-30.11:19:53::SCWMssOS::exa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7
TRACE::2022-08-30.11:19:53::SCWMssOS::_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_corte
TRACE::2022-08-30.11:19:53::SCWMssOS::xa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/open.o p
TRACE::2022-08-30.11:19:53::SCWMssOS::s7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xsdps_opti
TRACE::2022-08-30.11:19:53::SCWMssOS::ons.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xqspips_hw.
TRACE::2022-08-30.11:19:53::SCWMssOS::o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xsdps_sinit
TRACE::2022-08-30.11:19:53::SCWMssOS::.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o
TRACE::2022-08-30.11:19:53::SCWMssOS:: ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o 
TRACE::2022-08-30.11:19:53::SCWMssOS::ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_c
TRACE::2022-08-30.11:19:53::SCWMssOS::ortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xqspips.o ps7_c
TRACE::2022-08-30.11:19:53::SCWMssOS::ortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_
TRACE::2022-08-30.11:19:53::SCWMssOS::cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops.o ps7_
TRACE::2022-08-30.11:19:53::SCWMssOS::cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xd
TRACE::2022-08-30.11:19:53::SCWMssOS::evcfg_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xem
TRACE::2022-08-30.11:19:53::SCWMssOS::acps_control.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib
TRACE::2022-08-30.11:19:53::SCWMssOS::/xusbps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib
TRACE::2022-08-30.11:19:53::SCWMssOS::/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xa
TRACE::2022-08-30.11:19:53::SCWMssOS::dcps_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-08-30.11:19:53::SCWMssOS::'Finished building libraries'

TRACE::2022-08-30.11:19:54::SCWMssOS::Copying to export directory.
TRACE::2022-08-30.11:19:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-08-30.11:19:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-08-30.11:19:54::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-08-30.11:19:54::SCWSystem::Completed Processing the sysconfig design_ip_ultrasons_wrapper
LOG::2022-08-30.11:19:54::SCWPlatform::Completed generating the artifacts for system configuration design_ip_ultrasons_wrapper
TRACE::2022-08-30.11:19:54::SCWPlatform::Started preparing the platform 
TRACE::2022-08-30.11:19:54::SCWSystem::Writing the bif file for system config design_ip_ultrasons_wrapper
TRACE::2022-08-30.11:19:54::SCWSystem::dir created 
TRACE::2022-08-30.11:19:54::SCWSystem::Writing the bif 
TRACE::2022-08-30.11:19:54::SCWPlatform::Started writing the spfm file 
TRACE::2022-08-30.11:19:54::SCWPlatform::Started writing the xpfm file 
TRACE::2022-08-30.11:19:54::SCWPlatform::Completed generating the platform
TRACE::2022-08-30.11:19:54::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:19:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-30.11:19:54::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-30.11:19:54::SCWMssOS::Commit changes completed.
TRACE::2022-08-30.11:19:54::SCWMssOS::Saving the mss changes D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:19:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-30.11:19:54::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-30.11:19:54::SCWMssOS::Commit changes completed.
TRACE::2022-08-30.11:19:54::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:19:54::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:19:54::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:19:54::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:19:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:19:54::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:19:54::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:19:54::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:19:54::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:19:54::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:19:54::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:19:54::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:19:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:19:54::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:19:54::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:19:54::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:19:54::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:19:54::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:19:54::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:19:54::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:19:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:19:54::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:19:54::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:19:54::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-08-30.11:19:54::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:19:54::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:19:54::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:19:54::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:19:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:19:54::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:19:54::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:19:54::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:19:54::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:19:54::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:19:54::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:19:54::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:19:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:19:54::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:19:54::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:19:54::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:19:54::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:19:54::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:54::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:19:54::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:19:54::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:19:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:19:54::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:19:54::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:19:54::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:19:54::SCWWriter::formatted JSON is {
	"platformName":	"design_ip_ultrasons_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_ip_ultrasons_wrapper",
	"platHandOff":	"D:/projets/2020_2/project_ultrason/design_ip_ultrasons_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_ip_ultrasons_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_ip_ultrasons_wrapper",
	"systems":	[{
			"systemName":	"design_ip_ultrasons_wrapper",
			"systemDesc":	"design_ip_ultrasons_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_ip_ultrasons_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"995c4ab4f2a0739409299ccb45e1cfaa",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Programmes/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dbf7c0b3fe7eaa0d5ef97fc3bca453f7",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-08-30.11:19:54::SCWPlatform::updated the xpfm file.
TRACE::2022-08-30.11:19:55::SCWPlatform::Trying to open the hw design at D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:55::SCWPlatform::DSA given D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:55::SCWPlatform::DSA absoulate path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:55::SCWPlatform::DSA directory D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw
TRACE::2022-08-30.11:19:55::SCWPlatform:: Platform Path D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/hw/design_ip_ultrasons_wrapper.xsa
TRACE::2022-08-30.11:19:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-08-30.11:19:55::SCWPlatform::Trying to set the existing hwdb with name design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:19:55::SCWPlatform::Opened existing hwdb design_ip_ultrasons_wrapper_0
TRACE::2022-08-30.11:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-30.11:19:55::SCWMssOS::Checking the sw design at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-08-30.11:19:55::SCWMssOS::DEBUG:  swdes dump  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-08-30.11:19:55::SCWMssOS::Sw design exists and opened at  D:/projets/2020_2/project_ultrason/vitis/design_ip_ultrasons_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
