

================================================================
== Vivado HLS Report for 'pool_2u_32u_16u_s'
================================================================
* Date:           Mon Jan  6 15:37:27 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR_10
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    12.592|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  256|  256|         8|          -|          -|    32|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         2|          2|          1|     ?|    yes   |
        |  ++ Loop 2.1.2  |   32|   32|         2|          1|          1|    32|    yes   |
        | + Loop 2.2      |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 3         |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|   1030|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|       0|   3126|
|Memory           |        -|      -|     128|    144|
|Multiplexer      |        -|      -|       -|    745|
|Register         |        -|      -|    1307|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|    1435|   5045|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+---+------+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF|  LUT |
    +---------------------------+----------------------+---------+-------+---+------+
    |cifar_10_mul_32s_bkb_U103  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U104  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U105  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    +---------------------------+----------------------+---------+-------+---+------+
    |Total                      |                      |        0|      0|  0|  3126|
    +---------------------------+----------------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    |buf_U  |pool_2u_32u_16u_sbVr  |        0|  64|  128|   256|   32|     1|         8192|
    |acc_U  |pool_2u_32u_32u_s5jm  |        0|  64|   16|    32|   32|     1|         1024|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    |Total  |                      |        0| 128|  144|   288|   64|     2|         9216|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |bound6_fu_908_p2                   |     *    |      3|  0|  20|          31|          32|
    |bound7_fu_917_p2                   |     *    |      3|  0|  20|          32|          31|
    |ch_5_fu_1028_p2                    |     +    |      0|  0|  15|           6|           1|
    |ch_6_fu_1014_p2                    |     +    |      0|  0|  39|          32|           1|
    |i_fu_936_p2                        |     +    |      0|  0|  39|          32|           1|
    |indvar_flatten_next5_fu_947_p2     |     +    |      0|  0|  70|          63|           1|
    |indvar_flatten_next6_fu_1078_p2    |     +    |      0|  0|  70|          63|           1|
    |indvar_flatten_next7_fu_958_p2     |     +    |      0|  0|  39|          32|           1|
    |indvar_flatten_next_fu_982_p2      |     +    |      0|  0|  40|          33|           1|
    |j_3_fu_744_p2                      |     +    |      0|  0|  15|           6|           1|
    |outch_3_fu_1144_p2                 |     +    |      0|  0|  39|           1|          32|
    |outpix_3_fu_1084_p2                |     +    |      0|  0|  38|           1|          31|
    |tmp_40_fu_1007_p2                  |     +    |      0|  0|  39|          32|          32|
    |tmp_44_fu_1061_p2                  |     +    |      0|  0|  39|          32|          32|
    |tmp_91_fu_1133_p2                  |     +    |      0|  0|  14|          10|          10|
    |tmp_94_fu_1051_p2                  |     +    |      0|  0|  14|          10|          10|
    |xp_3_fu_1068_p2                    |     +    |      0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state62_pp3_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_460                   |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_931_p2                |   icmp   |      0|  0|  18|          32|          32|
    |exitcond5_fu_1090_p2               |   icmp   |      0|  0|  18|          32|          32|
    |exitcond6_fu_988_p2                |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten5_fu_942_p2        |   icmp   |      0|  0|  29|          63|          63|
    |exitcond_flatten6_fu_1073_p2       |   icmp   |      0|  0|  29|          63|          63|
    |exitcond_flatten8_fu_953_p2        |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten_fu_977_p2         |   icmp   |      0|  0|  21|          33|          33|
    |exitcond_fu_964_p2                 |   icmp   |      0|  0|  18|          31|          31|
    |tmp_32_fu_738_p2                   |   icmp   |      0|  0|  11|           6|           7|
    |tmp_33_fu_763_p2                   |   icmp   |      0|  0|  18|          32|           1|
    |tmp_42_fu_1022_p2                  |   icmp   |      0|  0|  11|           6|           7|
    |tmp_s_fu_718_p2                    |   icmp   |      0|  0|  18|          32|           2|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state51_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |tmp_75_fu_768_p2                   |    or    |      0|  0|   9|           9|           1|
    |tmp_77_fu_782_p2                   |    or    |      0|  0|   9|           9|           2|
    |tmp_79_fu_796_p2                   |    or    |      0|  0|   9|           9|           2|
    |tmp_81_fu_810_p2                   |    or    |      0|  0|   9|           9|           3|
    |tmp_83_fu_824_p2                   |    or    |      0|  0|   9|           9|           3|
    |tmp_85_fu_838_p2                   |    or    |      0|  0|   9|           9|           3|
    |tmp_87_fu_852_p2                   |    or    |      0|  0|   9|           9|           3|
    |ch_mid2_fu_994_p3                  |  select  |      0|  0|  32|           1|           1|
    |outch_mid2_fu_1096_p3              |  select  |      0|  0|  32|           1|           1|
    |tmp_38_mid2_v_fu_1104_p3           |  select  |      0|  0|  31|           1|          31|
    |xp_mid2_fu_969_p3                  |  select  |      0|  0|  31|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      6|  0|1030|         924|         621|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |IFMCH_curr_2_loc_reg_587         |    9|          2|   32|         64|
    |acc_address0                     |   15|          3|    5|         15|
    |acc_address1                     |  161|         36|    5|        180|
    |acc_d1                           |   15|          3|   32|         96|
    |ap_NS_fsm                        |  261|         61|    1|         61|
    |ap_done                          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1          |   15|          3|    1|          3|
    |ap_phi_mux_outpix_phi_fu_700_p4  |    9|          2|   31|         62|
    |buf_address0                     |   15|          3|    8|         24|
    |buf_address1                     |   50|         11|    8|         88|
    |buf_d1                           |   15|          3|   32|         96|
    |ch2_reg_674                      |    9|          2|    6|         12|
    |ch_reg_663                       |    9|          2|   32|         64|
    |i3_reg_608                       |    9|          2|   32|         64|
    |in_V_V_blk_n                     |    9|          2|    1|          2|
    |indvar_flatten5_reg_619          |    9|          2|   63|        126|
    |indvar_flatten6_reg_630          |    9|          2|   32|         64|
    |indvar_flatten7_reg_685          |    9|          2|   63|        126|
    |indvar_flatten_reg_652           |    9|          2|   33|         66|
    |j_reg_597                        |    9|          2|    6|         12|
    |out_V_V_blk_n                    |    9|          2|    1|          2|
    |out_V_V_din                      |   15|          3|   32|         96|
    |outch_reg_707                    |    9|          2|   32|         64|
    |outpix_reg_696                   |    9|          2|   31|         62|
    |real_start                       |    9|          2|    1|          2|
    |xp_reg_641                       |    9|          2|   31|         62|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  745|        166|  554|       1521|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |IFMCH_curr_2                   |  32|   0|   32|          0|
    |IFMCH_curr_2_loc_reg_587       |  32|   0|   32|          0|
    |IFMDim_curr_2                  |  32|   0|   32|          0|
    |KER_bound_reg_1260             |  32|   0|   32|          0|
    |KER_size_0_reg_1225            |  32|   0|   32|          0|
    |KER_size_1_reg_1255            |  32|   0|   32|          0|
    |acc_addr_11_reg_1341           |   5|   0|    5|          0|
    |acc_addr_12_reg_1310           |   5|   0|    5|          0|
    |ap_CS_fsm                      |  60|   0|   60|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1        |   1|   0|    1|          0|
    |bound6_reg_1245                |  63|   0|   63|          0|
    |bound7_reg_1250                |  63|   0|   63|          0|
    |buf_addr_8_reg_1366            |   8|   0|    8|          0|
    |buf_addr_9_reg_1335            |   8|   0|    8|          0|
    |ch2_reg_674                    |   6|   0|    6|          0|
    |ch_mid2_reg_1305               |  32|   0|   32|          0|
    |ch_reg_663                     |  32|   0|   32|          0|
    |exitcond1_reg_1265             |   1|   0|    1|          0|
    |exitcond_flatten6_reg_1352     |   1|   0|    1|          0|
    |i3_reg_608                     |  32|   0|   32|          0|
    |indvar_flatten5_reg_619        |  63|   0|   63|          0|
    |indvar_flatten6_reg_630        |  32|   0|   32|          0|
    |indvar_flatten7_reg_685        |  63|   0|   63|          0|
    |indvar_flatten_next5_reg_1277  |  63|   0|   63|          0|
    |indvar_flatten_next7_reg_1286  |  32|   0|   32|          0|
    |indvar_flatten_next_reg_1300   |  33|   0|   33|          0|
    |indvar_flatten_reg_652         |  33|   0|   33|          0|
    |j_3_reg_1205                   |   6|   0|    6|          0|
    |j_reg_597                      |   6|   0|    6|          0|
    |outch_reg_707                  |  32|   0|   32|          0|
    |outpix_reg_696                 |  31|   0|   31|          0|
    |start_once_reg                 |   1|   0|    1|          0|
    |tmp_12_reg_1230                |  31|   0|   31|          0|
    |tmp_33_reg_1221                |   1|   0|    1|          0|
    |tmp_38_mid2_v_reg_1361         |  31|   0|   31|          0|
    |tmp_42_reg_1326                |   1|   0|    1|          0|
    |tmp_73_reg_1210                |   6|   0|    9|          3|
    |tmp_89_reg_1235                |  32|   0|   33|          1|
    |tmp_90_reg_1240                |  31|   0|   32|          1|
    |tmp_92_reg_1321                |  10|   0|   10|          0|
    |tmp_V_39_reg_1171              |  32|   0|   32|          0|
    |tmp_V_41_reg_1176              |  32|   0|   32|          0|
    |tmp_V_43_reg_1182              |  32|   0|   32|          0|
    |tmp_V_47_reg_1187              |  32|   0|   32|          0|
    |tmp_V_49_reg_1194              |  32|   0|   32|          0|
    |tmp_V_reg_1165                 |  32|   0|   32|          0|
    |xp_mid2_reg_1291               |  31|   0|   31|          0|
    |xp_reg_641                     |  31|   0|   31|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1307|   0| 1312|          5|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------+-----+-----+------------+--------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|ap_done         | out |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|start_out       | out |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|start_write     | out |    1| ap_ctrl_hs | pool<2u, 32u, 16u> | return value |
|in_V_V_dout     |  in |   32|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |       in_V_V       |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |       out_V_V      |    pointer   |
+----------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 50 51 }
  Pipeline-1 : II = 2, D = 2, States = { 55 56 }
  Pipeline-2 : II = 1, D = 2, States = { 58 59 }
  Pipeline-3 : II = 1, D = 2, States = { 61 62 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!tmp_32)
	17  / (tmp_32)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	9  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / (!tmp_33)
	53  / (tmp_33)
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	52  / (exitcond1)
	51  / (!exitcond1)
51 --> 
	50  / true
52 --> 
53 --> 
	54  / (!exitcond_flatten5)
	52  / (exitcond_flatten5)
54 --> 
	55  / (!exitcond_flatten8)
	61  / (exitcond_flatten8)
55 --> 
	57  / (exitcond_flatten)
	56  / (!exitcond_flatten)
56 --> 
	55  / true
57 --> 
	58  / true
58 --> 
	60  / (tmp_42)
	59  / (!tmp_42)
59 --> 
	58  / true
60 --> 
	54  / true
61 --> 
	63  / (exitcond_flatten6)
	62  / (!exitcond_flatten6)
62 --> 
	61  / true
63 --> 
	53  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 64 [1/1] (2.26ns)   --->   "%buf = alloca [256 x i32], align 4" [./../hw_library/pool.h:119]   --->   Operation 64 'alloca' 'buf' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 65 [1/1] (2.32ns)   --->   "%acc = alloca [32 x i32], align 16" [./../hw_library/pool.h:121]   --->   Operation 65 'alloca' 'acc' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 66 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:70]   --->   Operation 66 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 67 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)" [./../hw_library/pool.h:72]   --->   Operation 67 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 68 [1/1] (3.63ns)   --->   "%tmp_V_39 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:74]   --->   Operation 68 'read' 'tmp_V_39' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 69 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_39)" [./../hw_library/pool.h:76]   --->   Operation 69 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 70 [1/1] (3.63ns)   --->   "%tmp_V_41 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:78]   --->   Operation 70 'read' 'tmp_V_41' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 71 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_41)" [./../hw_library/pool.h:80]   --->   Operation 71 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 72 [1/1] (3.63ns)   --->   "%tmp_V_43 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:82]   --->   Operation 72 'read' 'tmp_V_43' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 73 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_43)" [./../hw_library/pool.h:84]   --->   Operation 73 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 74 [1/1] (3.63ns)   --->   "%tmp_V_45 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:86]   --->   Operation 74 'read' 'tmp_V_45' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 75 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_45)" [./../hw_library/pool.h:88]   --->   Operation 75 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 76 [1/1] (3.63ns)   --->   "%tmp_V_47 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:90]   --->   Operation 76 'read' 'tmp_V_47' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 77 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_47)" [./../hw_library/pool.h:92]   --->   Operation 77 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 7.26>
ST_7 : Operation 78 [1/1] (3.63ns)   --->   "%tmp_V_49 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:94]   --->   Operation 78 'read' 'tmp_V_49' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 79 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_49)" [./../hw_library/pool.h:96]   --->   Operation 79 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 7.26>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str176, i32 0, i32 0, [1 x i8]* @p_str177, [1 x i8]* @p_str178, [1 x i8]* @p_str179, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str180, [1 x i8]* @p_str181)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str169, i32 0, i32 0, [1 x i8]* @p_str170, [1 x i8]* @p_str171, [1 x i8]* @p_str172, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str173, [1 x i8]* @p_str174)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (3.63ns)   --->   "%tmp_V_51 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:98]   --->   Operation 82 'read' 'tmp_V_51' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 83 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_51)" [./../hw_library/pool.h:100]   --->   Operation 83 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 84 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 2" [./../hw_library/pool.h:109]   --->   Operation 84 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%IFMCH_curr_2_load = load i32* @IFMCH_curr_2, align 4" [./../hw_library/pool.h:145]   --->   Operation 85 'load' 'IFMCH_curr_2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (1.76ns)   --->   "br i1 %tmp_s, label %1, label %._crit_edge" [./../hw_library/pool.h:109]   --->   Operation 86 'br' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "store i32 %tmp_V_47, i32* @IFMCH_curr_2, align 4" [./../hw_library/pool.h:111]   --->   Operation 87 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "store i32 %tmp_V_49, i32* @IFMDim_curr_2, align 4" [./../hw_library/pool.h:112]   --->   Operation 88 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.76ns)   --->   "br label %._crit_edge" [./../hw_library/pool.h:114]   --->   Operation 89 'br' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%IFMCH_curr_2_loc = phi i32 [ %tmp_V_47, %1 ], [ %IFMCH_curr_2_load, %0 ]"   --->   Operation 90 'phi' 'IFMCH_curr_2_loc' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i32]* %buf, [1 x i8]* @p_str1, [14 x i8]* @p_str28, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/pool.h:120]   --->   Operation 91 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([32 x i32]* %acc, [1 x i8]* @p_str1, [14 x i8]* @p_str28, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/pool.h:122]   --->   Operation 92 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (1.76ns)   --->   "br label %2" [./../hw_library/pool.h:123]   --->   Operation 93 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 2.47>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%j = phi i6 [ 0, %._crit_edge ], [ %j_3, %.preheader246.preheader ]"   --->   Operation 94 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (1.42ns)   --->   "%tmp_32 = icmp eq i6 %j, -32" [./../hw_library/pool.h:123]   --->   Operation 95 'icmp' 'tmp_32' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 96 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (1.82ns)   --->   "%j_3 = add i6 %j, 1" [./../hw_library/pool.h:123]   --->   Operation 97 'add' 'j_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %tmp_32, label %.preheader245.0, label %.preheader246.preheader" [./../hw_library/pool.h:123]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_73 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %j, i3 0)" [./../hw_library/pool.h:123]   --->   Operation 99 'bitconcatenate' 'tmp_73' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_74 = zext i9 %tmp_73 to i64" [./../hw_library/pool.h:127]   --->   Operation 100 'zext' 'tmp_74' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr [256 x i32]* %buf, i64 0, i64 %tmp_74" [./../hw_library/pool.h:127]   --->   Operation 101 'getelementptr' 'buf_addr' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (2.26ns)   --->   "store i32 0, i32* %buf_addr, align 16" [./../hw_library/pool.h:127]   --->   Operation 102 'store' <Predicate = (!tmp_32)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 0" [./../hw_library/pool.h:133]   --->   Operation 103 'getelementptr' 'acc_addr' <Predicate = (tmp_32)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr, align 16" [./../hw_library/pool.h:133]   --->   Operation 104 'store' <Predicate = (tmp_32)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 105 [1/1] (2.47ns)   --->   "%tmp_33 = icmp eq i32 %tmp_V, 0" [./../hw_library/pool.h:137]   --->   Operation 105 'icmp' 'tmp_33' <Predicate = (tmp_32)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.26>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_75 = or i9 %tmp_73, 1" [./../hw_library/pool.h:123]   --->   Operation 106 'or' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_76 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_75)" [./../hw_library/pool.h:127]   --->   Operation 107 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%buf_addr_22 = getelementptr [256 x i32]* %buf, i64 0, i64 %tmp_76" [./../hw_library/pool.h:127]   --->   Operation 108 'getelementptr' 'buf_addr_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (2.26ns)   --->   "store i32 0, i32* %buf_addr_22, align 4" [./../hw_library/pool.h:127]   --->   Operation 109 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 2.26>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_77 = or i9 %tmp_73, 2" [./../hw_library/pool.h:123]   --->   Operation 110 'or' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_78 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_77)" [./../hw_library/pool.h:127]   --->   Operation 111 'bitconcatenate' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%buf_addr_23 = getelementptr [256 x i32]* %buf, i64 0, i64 %tmp_78" [./../hw_library/pool.h:127]   --->   Operation 112 'getelementptr' 'buf_addr_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (2.26ns)   --->   "store i32 0, i32* %buf_addr_23, align 8" [./../hw_library/pool.h:127]   --->   Operation 113 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 2.26>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_79 = or i9 %tmp_73, 3" [./../hw_library/pool.h:123]   --->   Operation 114 'or' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_80 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_79)" [./../hw_library/pool.h:127]   --->   Operation 115 'bitconcatenate' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%buf_addr_24 = getelementptr [256 x i32]* %buf, i64 0, i64 %tmp_80" [./../hw_library/pool.h:127]   --->   Operation 116 'getelementptr' 'buf_addr_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (2.26ns)   --->   "store i32 0, i32* %buf_addr_24, align 4" [./../hw_library/pool.h:127]   --->   Operation 117 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 2.26>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_81 = or i9 %tmp_73, 4" [./../hw_library/pool.h:123]   --->   Operation 118 'or' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_82 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_81)" [./../hw_library/pool.h:127]   --->   Operation 119 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%buf_addr_25 = getelementptr [256 x i32]* %buf, i64 0, i64 %tmp_82" [./../hw_library/pool.h:127]   --->   Operation 120 'getelementptr' 'buf_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (2.26ns)   --->   "store i32 0, i32* %buf_addr_25, align 16" [./../hw_library/pool.h:127]   --->   Operation 121 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 2.26>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_83 = or i9 %tmp_73, 5" [./../hw_library/pool.h:123]   --->   Operation 122 'or' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_84 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_83)" [./../hw_library/pool.h:127]   --->   Operation 123 'bitconcatenate' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%buf_addr_26 = getelementptr [256 x i32]* %buf, i64 0, i64 %tmp_84" [./../hw_library/pool.h:127]   --->   Operation 124 'getelementptr' 'buf_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (2.26ns)   --->   "store i32 0, i32* %buf_addr_26, align 4" [./../hw_library/pool.h:127]   --->   Operation 125 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 2.26>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_85 = or i9 %tmp_73, 6" [./../hw_library/pool.h:123]   --->   Operation 126 'or' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_86 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_85)" [./../hw_library/pool.h:127]   --->   Operation 127 'bitconcatenate' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%buf_addr_27 = getelementptr [256 x i32]* %buf, i64 0, i64 %tmp_86" [./../hw_library/pool.h:127]   --->   Operation 128 'getelementptr' 'buf_addr_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (2.26ns)   --->   "store i32 0, i32* %buf_addr_27, align 8" [./../hw_library/pool.h:127]   --->   Operation 129 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 2.26>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_87 = or i9 %tmp_73, 7" [./../hw_library/pool.h:123]   --->   Operation 130 'or' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_88 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_87)" [./../hw_library/pool.h:127]   --->   Operation 131 'bitconcatenate' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%buf_addr_28 = getelementptr [256 x i32]* %buf, i64 0, i64 %tmp_88" [./../hw_library/pool.h:127]   --->   Operation 132 'getelementptr' 'buf_addr_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (2.26ns)   --->   "store i32 0, i32* %buf_addr_28, align 4" [./../hw_library/pool.h:127]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/pool.h:123]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 9> <Delay = 2.32>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%acc_addr_98 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 1" [./../hw_library/pool.h:133]   --->   Operation 135 'getelementptr' 'acc_addr_98' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_98, align 4" [./../hw_library/pool.h:133]   --->   Operation 136 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 18 <SV = 10> <Delay = 2.32>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%acc_addr_99 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 2" [./../hw_library/pool.h:133]   --->   Operation 137 'getelementptr' 'acc_addr_99' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_99, align 8" [./../hw_library/pool.h:133]   --->   Operation 138 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 19 <SV = 11> <Delay = 2.32>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%acc_addr_100 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 3" [./../hw_library/pool.h:133]   --->   Operation 139 'getelementptr' 'acc_addr_100' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_100, align 4" [./../hw_library/pool.h:133]   --->   Operation 140 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 12> <Delay = 2.32>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "%acc_addr_101 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 4" [./../hw_library/pool.h:133]   --->   Operation 141 'getelementptr' 'acc_addr_101' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_101, align 16" [./../hw_library/pool.h:133]   --->   Operation 142 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 21 <SV = 13> <Delay = 2.32>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%acc_addr_102 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 5" [./../hw_library/pool.h:133]   --->   Operation 143 'getelementptr' 'acc_addr_102' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_102, align 4" [./../hw_library/pool.h:133]   --->   Operation 144 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 22 <SV = 14> <Delay = 2.32>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%acc_addr_103 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 6" [./../hw_library/pool.h:133]   --->   Operation 145 'getelementptr' 'acc_addr_103' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_103, align 8" [./../hw_library/pool.h:133]   --->   Operation 146 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 23 <SV = 15> <Delay = 2.32>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%acc_addr_104 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 7" [./../hw_library/pool.h:133]   --->   Operation 147 'getelementptr' 'acc_addr_104' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_104, align 4" [./../hw_library/pool.h:133]   --->   Operation 148 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 24 <SV = 16> <Delay = 2.32>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "%acc_addr_105 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 8" [./../hw_library/pool.h:133]   --->   Operation 149 'getelementptr' 'acc_addr_105' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 150 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_105, align 16" [./../hw_library/pool.h:133]   --->   Operation 150 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 25 <SV = 17> <Delay = 2.32>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "%acc_addr_106 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 9" [./../hw_library/pool.h:133]   --->   Operation 151 'getelementptr' 'acc_addr_106' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 152 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_106, align 4" [./../hw_library/pool.h:133]   --->   Operation 152 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 26 <SV = 18> <Delay = 2.32>
ST_26 : Operation 153 [1/1] (0.00ns)   --->   "%acc_addr_107 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 10" [./../hw_library/pool.h:133]   --->   Operation 153 'getelementptr' 'acc_addr_107' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 154 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_107, align 8" [./../hw_library/pool.h:133]   --->   Operation 154 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 27 <SV = 19> <Delay = 2.32>
ST_27 : Operation 155 [1/1] (0.00ns)   --->   "%acc_addr_108 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 11" [./../hw_library/pool.h:133]   --->   Operation 155 'getelementptr' 'acc_addr_108' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 156 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_108, align 4" [./../hw_library/pool.h:133]   --->   Operation 156 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 28 <SV = 20> <Delay = 2.32>
ST_28 : Operation 157 [1/1] (0.00ns)   --->   "%acc_addr_109 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 12" [./../hw_library/pool.h:133]   --->   Operation 157 'getelementptr' 'acc_addr_109' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 158 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_109, align 16" [./../hw_library/pool.h:133]   --->   Operation 158 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 29 <SV = 21> <Delay = 2.32>
ST_29 : Operation 159 [1/1] (0.00ns)   --->   "%acc_addr_110 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 13" [./../hw_library/pool.h:133]   --->   Operation 159 'getelementptr' 'acc_addr_110' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 160 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_110, align 4" [./../hw_library/pool.h:133]   --->   Operation 160 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 30 <SV = 22> <Delay = 2.32>
ST_30 : Operation 161 [1/1] (0.00ns)   --->   "%acc_addr_111 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 14" [./../hw_library/pool.h:133]   --->   Operation 161 'getelementptr' 'acc_addr_111' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 162 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_111, align 8" [./../hw_library/pool.h:133]   --->   Operation 162 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 31 <SV = 23> <Delay = 2.32>
ST_31 : Operation 163 [1/1] (0.00ns)   --->   "%acc_addr_112 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 15" [./../hw_library/pool.h:133]   --->   Operation 163 'getelementptr' 'acc_addr_112' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 164 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_112, align 4" [./../hw_library/pool.h:133]   --->   Operation 164 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 32 <SV = 24> <Delay = 2.32>
ST_32 : Operation 165 [1/1] (0.00ns)   --->   "%acc_addr_113 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 16" [./../hw_library/pool.h:133]   --->   Operation 165 'getelementptr' 'acc_addr_113' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 166 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_113, align 16" [./../hw_library/pool.h:133]   --->   Operation 166 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 33 <SV = 25> <Delay = 2.32>
ST_33 : Operation 167 [1/1] (0.00ns)   --->   "%acc_addr_114 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 17" [./../hw_library/pool.h:133]   --->   Operation 167 'getelementptr' 'acc_addr_114' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 168 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_114, align 4" [./../hw_library/pool.h:133]   --->   Operation 168 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 34 <SV = 26> <Delay = 2.32>
ST_34 : Operation 169 [1/1] (0.00ns)   --->   "%acc_addr_115 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 18" [./../hw_library/pool.h:133]   --->   Operation 169 'getelementptr' 'acc_addr_115' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 170 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_115, align 8" [./../hw_library/pool.h:133]   --->   Operation 170 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 35 <SV = 27> <Delay = 2.32>
ST_35 : Operation 171 [1/1] (0.00ns)   --->   "%acc_addr_116 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 19" [./../hw_library/pool.h:133]   --->   Operation 171 'getelementptr' 'acc_addr_116' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 172 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_116, align 4" [./../hw_library/pool.h:133]   --->   Operation 172 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 36 <SV = 28> <Delay = 2.32>
ST_36 : Operation 173 [1/1] (0.00ns)   --->   "%acc_addr_117 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 20" [./../hw_library/pool.h:133]   --->   Operation 173 'getelementptr' 'acc_addr_117' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 174 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_117, align 16" [./../hw_library/pool.h:133]   --->   Operation 174 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 37 <SV = 29> <Delay = 2.32>
ST_37 : Operation 175 [1/1] (0.00ns)   --->   "%acc_addr_118 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 21" [./../hw_library/pool.h:133]   --->   Operation 175 'getelementptr' 'acc_addr_118' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 176 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_118, align 4" [./../hw_library/pool.h:133]   --->   Operation 176 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 38 <SV = 30> <Delay = 2.32>
ST_38 : Operation 177 [1/1] (0.00ns)   --->   "%acc_addr_119 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 22" [./../hw_library/pool.h:133]   --->   Operation 177 'getelementptr' 'acc_addr_119' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 178 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_119, align 8" [./../hw_library/pool.h:133]   --->   Operation 178 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 39 <SV = 31> <Delay = 2.32>
ST_39 : Operation 179 [1/1] (0.00ns)   --->   "%acc_addr_120 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 23" [./../hw_library/pool.h:133]   --->   Operation 179 'getelementptr' 'acc_addr_120' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 180 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_120, align 4" [./../hw_library/pool.h:133]   --->   Operation 180 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 40 <SV = 32> <Delay = 2.32>
ST_40 : Operation 181 [1/1] (0.00ns)   --->   "%acc_addr_121 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 24" [./../hw_library/pool.h:133]   --->   Operation 181 'getelementptr' 'acc_addr_121' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 182 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_121, align 16" [./../hw_library/pool.h:133]   --->   Operation 182 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 41 <SV = 33> <Delay = 2.32>
ST_41 : Operation 183 [1/1] (0.00ns)   --->   "%acc_addr_122 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 25" [./../hw_library/pool.h:133]   --->   Operation 183 'getelementptr' 'acc_addr_122' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 184 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_122, align 4" [./../hw_library/pool.h:133]   --->   Operation 184 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 42 <SV = 34> <Delay = 2.32>
ST_42 : Operation 185 [1/1] (0.00ns)   --->   "%acc_addr_123 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 26" [./../hw_library/pool.h:133]   --->   Operation 185 'getelementptr' 'acc_addr_123' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 186 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_123, align 8" [./../hw_library/pool.h:133]   --->   Operation 186 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 43 <SV = 35> <Delay = 2.32>
ST_43 : Operation 187 [1/1] (0.00ns)   --->   "%acc_addr_124 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 27" [./../hw_library/pool.h:133]   --->   Operation 187 'getelementptr' 'acc_addr_124' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 188 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_124, align 4" [./../hw_library/pool.h:133]   --->   Operation 188 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 44 <SV = 36> <Delay = 2.32>
ST_44 : Operation 189 [1/1] (0.00ns)   --->   "%acc_addr_125 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 28" [./../hw_library/pool.h:133]   --->   Operation 189 'getelementptr' 'acc_addr_125' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 190 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_125, align 16" [./../hw_library/pool.h:133]   --->   Operation 190 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 45 <SV = 37> <Delay = 2.32>
ST_45 : Operation 191 [1/1] (0.00ns)   --->   "%acc_addr_126 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 29" [./../hw_library/pool.h:133]   --->   Operation 191 'getelementptr' 'acc_addr_126' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 192 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_126, align 4" [./../hw_library/pool.h:133]   --->   Operation 192 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 46 <SV = 38> <Delay = 2.32>
ST_46 : Operation 193 [1/1] (0.00ns)   --->   "%acc_addr_127 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 30" [./../hw_library/pool.h:133]   --->   Operation 193 'getelementptr' 'acc_addr_127' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 194 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_127, align 8" [./../hw_library/pool.h:133]   --->   Operation 194 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 47 <SV = 39> <Delay = 12.5>
ST_47 : Operation 195 [1/1] (0.00ns)   --->   "%acc_addr_128 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 31" [./../hw_library/pool.h:133]   --->   Operation 195 'getelementptr' 'acc_addr_128' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 196 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_128, align 4" [./../hw_library/pool.h:133]   --->   Operation 196 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_47 : Operation 197 [1/1] (0.00ns)   --->   "br i1 %tmp_33, label %3, label %6" [./../hw_library/pool.h:137]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 198 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %tmp_V_47, %tmp_V_41" [./../hw_library/pool.h:188]   --->   Operation 198 'mul' 'KER_size_0' <Predicate = (!tmp_33)> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 199 [1/1] (0.00ns)   --->   "%IFMDim_curr_2_load = load i32* @IFMDim_curr_2, align 4" [./../hw_library/pool.h:138]   --->   Operation 199 'load' 'IFMDim_curr_2_load' <Predicate = (tmp_33)> <Delay = 0.00>
ST_47 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_12 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %IFMDim_curr_2_load, i32 1, i32 31)" [./../hw_library/pool.h:138]   --->   Operation 200 'partselect' 'tmp_12' <Predicate = (tmp_33)> <Delay = 0.00>
ST_47 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_89 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %IFMCH_curr_2_loc, i1 false)" [./../hw_library/pool.h:90]   --->   Operation 201 'bitconcatenate' 'tmp_89' <Predicate = (tmp_33)> <Delay = 0.00>
ST_47 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_90 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_12, i1 false)" [./../hw_library/pool.h:138]   --->   Operation 202 'bitconcatenate' 'tmp_90' <Predicate = (tmp_33)> <Delay = 0.00>
ST_47 : Operation 203 [1/1] (0.00ns)   --->   "%cast9 = zext i31 %tmp_12 to i63" [./../hw_library/pool.h:138]   --->   Operation 203 'zext' 'cast9' <Predicate = (tmp_33)> <Delay = 0.00>
ST_47 : Operation 204 [1/1] (0.00ns)   --->   "%cast = zext i32 %IFMCH_curr_2_loc to i63" [./../hw_library/pool.h:90]   --->   Operation 204 'zext' 'cast' <Predicate = (tmp_33)> <Delay = 0.00>
ST_47 : Operation 205 [1/1] (8.51ns)   --->   "%bound6 = mul i63 %cast9, %cast" [./../hw_library/pool.h:138]   --->   Operation 205 'mul' 'bound6' <Predicate = (tmp_33)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 206 [1/1] (0.00ns)   --->   "%cast3 = zext i32 %tmp_V_39 to i63" [./../hw_library/pool.h:74]   --->   Operation 206 'zext' 'cast3' <Predicate = (tmp_33)> <Delay = 0.00>
ST_47 : Operation 207 [1/1] (8.51ns)   --->   "%bound7 = mul i63 %cast3, %cast9" [./../hw_library/pool.h:74]   --->   Operation 207 'mul' 'bound7' <Predicate = (tmp_33)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 208 [1/1] (1.76ns)   --->   "br label %.preheader244" [./../hw_library/pool.h:139]   --->   Operation 208 'br' <Predicate = (tmp_33)> <Delay = 1.76>

State 48 <SV = 40> <Delay = 12.5>
ST_48 : Operation 209 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %tmp_V_41, %KER_size_0" [./../hw_library/pool.h:189]   --->   Operation 209 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_0, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/pool.h:191]   --->   Operation 210 'specfucore' <Predicate = true> <Delay = 0.00>

State 49 <SV = 41> <Delay = 12.5>
ST_49 : Operation 211 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50)" [./../hw_library/pool.h:187]   --->   Operation 211 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 212 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %tmp_V_43, %KER_size_1" [./../hw_library/pool.h:190]   --->   Operation 212 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_1, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/pool.h:192]   --->   Operation 213 'specfucore' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_bound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/pool.h:193]   --->   Operation 214 'specfucore' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 215 [1/1] (1.76ns)   --->   "br label %7" [./../hw_library/pool.h:194]   --->   Operation 215 'br' <Predicate = true> <Delay = 1.76>

State 50 <SV = 42> <Delay = 2.55>
ST_50 : Operation 216 [1/1] (0.00ns)   --->   "%i3 = phi i32 [ 0, %6 ], [ %i, %8 ]"   --->   Operation 216 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 217 [1/1] (2.47ns)   --->   "%exitcond1 = icmp eq i32 %i3, %KER_bound" [./../hw_library/pool.h:194]   --->   Operation 217 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 218 [1/1] (2.55ns)   --->   "%i = add i32 %i3, 1" [./../hw_library/pool.h:194]   --->   Operation 218 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %9, label %8" [./../hw_library/pool.h:194]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>

State 51 <SV = 43> <Delay = 7.26>
ST_51 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str51)" [./../hw_library/pool.h:194]   --->   Operation 220 'specregionbegin' 'tmp_34' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_51 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/pool.h:195]   --->   Operation 221 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_51 : Operation 222 [1/1] (3.63ns)   --->   "%tmp_V_53 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:196]   --->   Operation 222 'read' 'tmp_V_53' <Predicate = (!exitcond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_51 : Operation 223 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_53)" [./../hw_library/pool.h:197]   --->   Operation 223 'write' <Predicate = (!exitcond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_51 : Operation 224 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str51, i32 %tmp_34)" [./../hw_library/pool.h:198]   --->   Operation 224 'specregionend' 'empty_32' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_51 : Operation 225 [1/1] (0.00ns)   --->   "br label %7" [./../hw_library/pool.h:194]   --->   Operation 225 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 52 <SV = 43> <Delay = 0.00>
ST_52 : Operation 226 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50, i32 %tmp)" [./../hw_library/pool.h:199]   --->   Operation 226 'specregionend' 'empty_33' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_52 : Operation 227 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 227 'br' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_52 : Operation 228 [1/1] (0.00ns)   --->   "ret void" [./../hw_library/pool.h:201]   --->   Operation 228 'ret' <Predicate = true> <Delay = 0.00>

State 53 <SV = 40> <Delay = 3.77>
ST_53 : Operation 229 [1/1] (0.00ns)   --->   "%indvar_flatten5 = phi i63 [ 0, %3 ], [ %indvar_flatten_next5, %.preheader244.loopexit ]"   --->   Operation 229 'phi' 'indvar_flatten5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 230 [1/1] (2.78ns)   --->   "%exitcond_flatten5 = icmp eq i63 %indvar_flatten5, %bound7" [./../hw_library/pool.h:74]   --->   Operation 230 'icmp' 'exitcond_flatten5' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 231 [1/1] (3.49ns)   --->   "%indvar_flatten_next5 = add i63 %indvar_flatten5, 1"   --->   Operation 231 'add' 'indvar_flatten_next5' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten5, label %.loopexit.loopexit, label %.preheader242.preheader" [./../hw_library/pool.h:74]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 233 [1/1] (1.76ns)   --->   "br label %.preheader242"   --->   Operation 233 'br' <Predicate = (!exitcond_flatten5)> <Delay = 1.76>
ST_53 : Operation 234 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 234 'br' <Predicate = (exitcond_flatten5)> <Delay = 0.00>

State 54 <SV = 41> <Delay = 3.46>
ST_54 : Operation 235 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i32 [ %indvar_flatten_next7, %5 ], [ 0, %.preheader242.preheader ]"   --->   Operation 235 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 236 [1/1] (0.00ns)   --->   "%xp = phi i31 [ %xp_3, %5 ], [ 0, %.preheader242.preheader ]"   --->   Operation 236 'phi' 'xp' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 237 [1/1] (2.47ns)   --->   "%exitcond_flatten8 = icmp eq i32 %indvar_flatten6, %tmp_90" [./../hw_library/pool.h:138]   --->   Operation 237 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 238 [1/1] (2.55ns)   --->   "%indvar_flatten_next7 = add i32 %indvar_flatten6, 1"   --->   Operation 238 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %.preheader.preheader, label %.preheader243" [./../hw_library/pool.h:138]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 240 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i31 %xp, %tmp_12" [./../hw_library/pool.h:142]   --->   Operation 240 'icmp' 'exitcond' <Predicate = (!exitcond_flatten8)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 241 [1/1] (0.73ns)   --->   "%xp_mid2 = select i1 %exitcond, i31 0, i31 %xp" [./../hw_library/pool.h:142]   --->   Operation 241 'select' 'xp_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 242 [1/1] (1.76ns)   --->   "br label %.preheader240" [./../hw_library/pool.h:144]   --->   Operation 242 'br' <Predicate = (!exitcond_flatten8)> <Delay = 1.76>
ST_54 : Operation 243 [1/1] (1.76ns)   --->   "br label %.preheader" [./../hw_library/pool.h:167]   --->   Operation 243 'br' <Predicate = (exitcond_flatten8)> <Delay = 1.76>

State 55 <SV = 42> <Delay = 5.49>
ST_55 : Operation 244 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i33 [ 0, %.preheader243 ], [ %indvar_flatten_next, %.preheader241 ]"   --->   Operation 244 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 245 [1/1] (0.00ns)   --->   "%ch = phi i32 [ 0, %.preheader243 ], [ %ch_6, %.preheader241 ]"   --->   Operation 245 'phi' 'ch' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 246 [1/1] (2.48ns)   --->   "%exitcond_flatten = icmp eq i33 %indvar_flatten, %tmp_89" [./../hw_library/pool.h:90]   --->   Operation 246 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 247 [1/1] (2.59ns)   --->   "%indvar_flatten_next = add i33 %indvar_flatten, 1"   --->   Operation 247 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader239.preheader, label %.preheader241" [./../hw_library/pool.h:90]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 249 [1/1] (2.47ns)   --->   "%exitcond6 = icmp eq i32 %ch, %IFMCH_curr_2_loc" [./../hw_library/pool.h:145]   --->   Operation 249 'icmp' 'exitcond6' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 250 [1/1] (0.69ns)   --->   "%ch_mid2 = select i1 %exitcond6, i32 0, i32 %ch" [./../hw_library/pool.h:145]   --->   Operation 250 'select' 'ch_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_39 = zext i32 %ch_mid2 to i64" [./../hw_library/pool.h:149]   --->   Operation 251 'zext' 'tmp_39' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_55 : Operation 252 [1/1] (0.00ns)   --->   "%acc_addr_12 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 %tmp_39" [./../hw_library/pool.h:149]   --->   Operation 252 'getelementptr' 'acc_addr_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_55 : Operation 253 [2/2] (2.32ns)   --->   "%acc_load_3 = load i32* %acc_addr_12, align 4" [./../hw_library/pool.h:149]   --->   Operation 253 'load' 'acc_load_3' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 56 <SV = 43> <Delay = 8.50>
ST_56 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str47)" [./../hw_library/pool.h:145]   --->   Operation 254 'specregionbegin' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/pool.h:146]   --->   Operation 255 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 256 [1/1] (3.63ns)   --->   "%tmp_V_55 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:147]   --->   Operation 256 'read' 'tmp_V_55' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_56 : Operation 257 [1/2] (2.32ns)   --->   "%acc_load_3 = load i32* %acc_addr_12, align 4" [./../hw_library/pool.h:149]   --->   Operation 257 'load' 'acc_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_56 : Operation 258 [1/1] (2.55ns)   --->   "%tmp_40 = add i32 %acc_load_3, %tmp_V_55" [./../hw_library/pool.h:149]   --->   Operation 258 'add' 'tmp_40' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 259 [1/1] (2.32ns)   --->   "store i32 %tmp_40, i32* %acc_addr_12, align 4" [./../hw_library/pool.h:149]   --->   Operation 259 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_56 : Operation 260 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str47, i32 %tmp_38)" [./../hw_library/pool.h:150]   --->   Operation 260 'specregionend' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 261 [1/1] (2.55ns)   --->   "%ch_6 = add i32 %ch_mid2, 1" [./../hw_library/pool.h:145]   --->   Operation 261 'add' 'ch_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 262 [1/1] (0.00ns)   --->   "br label %.preheader240" [./../hw_library/pool.h:145]   --->   Operation 262 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 43> <Delay = 1.76>
ST_57 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_92 = trunc i31 %xp_mid2 to i10" [./../hw_library/pool.h:153]   --->   Operation 263 'trunc' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 264 [1/1] (1.76ns)   --->   "br label %.preheader239" [./../hw_library/pool.h:153]   --->   Operation 264 'br' <Predicate = true> <Delay = 1.76>

State 58 <SV = 44> <Delay = 3.99>
ST_58 : Operation 265 [1/1] (0.00ns)   --->   "%ch2 = phi i6 [ %ch_5, %4 ], [ 0, %.preheader239.preheader ]"   --->   Operation 265 'phi' 'ch2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 266 [1/1] (1.42ns)   --->   "%tmp_42 = icmp eq i6 %ch2, -32" [./../hw_library/pool.h:153]   --->   Operation 266 'icmp' 'tmp_42' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 267 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 267 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 268 [1/1] (1.82ns)   --->   "%ch_5 = add i6 %ch2, 1" [./../hw_library/pool.h:153]   --->   Operation 268 'add' 'ch_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 269 [1/1] (0.00ns)   --->   "br i1 %tmp_42, label %5, label %4" [./../hw_library/pool.h:153]   --->   Operation 269 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_43 = zext i6 %ch2 to i64" [./../hw_library/pool.h:160]   --->   Operation 270 'zext' 'tmp_43' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_58 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_93 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %ch2, i3 0)" [./../hw_library/pool.h:153]   --->   Operation 271 'bitconcatenate' 'tmp_93' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_58 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_99_cast = zext i9 %tmp_93 to i10" [./../hw_library/pool.h:160]   --->   Operation 272 'zext' 'tmp_99_cast' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_58 : Operation 273 [1/1] (1.73ns)   --->   "%tmp_94 = add i10 %tmp_92, %tmp_99_cast" [./../hw_library/pool.h:160]   --->   Operation 273 'add' 'tmp_94' <Predicate = (!tmp_42)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_100_cast = zext i10 %tmp_94 to i64" [./../hw_library/pool.h:160]   --->   Operation 274 'zext' 'tmp_100_cast' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_58 : Operation 275 [1/1] (0.00ns)   --->   "%buf_addr_9 = getelementptr [256 x i32]* %buf, i64 0, i64 %tmp_100_cast" [./../hw_library/pool.h:160]   --->   Operation 275 'getelementptr' 'buf_addr_9' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_58 : Operation 276 [2/2] (2.26ns)   --->   "%buf_load_3 = load i32* %buf_addr_9, align 4" [./../hw_library/pool.h:160]   --->   Operation 276 'load' 'buf_load_3' <Predicate = (!tmp_42)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_58 : Operation 277 [1/1] (0.00ns)   --->   "%acc_addr_11 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 %tmp_43" [./../hw_library/pool.h:160]   --->   Operation 277 'getelementptr' 'acc_addr_11' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_58 : Operation 278 [2/2] (2.32ns)   --->   "%acc_load = load i32* %acc_addr_11, align 4" [./../hw_library/pool.h:160]   --->   Operation 278 'load' 'acc_load' <Predicate = (!tmp_42)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 59 <SV = 45> <Delay = 7.14>
ST_59 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str48)" [./../hw_library/pool.h:153]   --->   Operation 279 'specregionbegin' 'tmp_41' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_59 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/pool.h:154]   --->   Operation 280 'specpipeline' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_59 : Operation 281 [1/2] (2.26ns)   --->   "%buf_load_3 = load i32* %buf_addr_9, align 4" [./../hw_library/pool.h:160]   --->   Operation 281 'load' 'buf_load_3' <Predicate = (!tmp_42)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_59 : Operation 282 [1/2] (2.32ns)   --->   "%acc_load = load i32* %acc_addr_11, align 4" [./../hw_library/pool.h:160]   --->   Operation 282 'load' 'acc_load' <Predicate = (!tmp_42)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_59 : Operation 283 [1/1] (2.55ns)   --->   "%tmp_44 = add nsw i32 %acc_load, %buf_load_3" [./../hw_library/pool.h:160]   --->   Operation 283 'add' 'tmp_44' <Predicate = (!tmp_42)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 284 [1/1] (2.26ns)   --->   "store i32 %tmp_44, i32* %buf_addr_9, align 4" [./../hw_library/pool.h:160]   --->   Operation 284 'store' <Predicate = (!tmp_42)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_59 : Operation 285 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_11, align 4" [./../hw_library/pool.h:161]   --->   Operation 285 'store' <Predicate = (!tmp_42)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_59 : Operation 286 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str48, i32 %tmp_41)" [./../hw_library/pool.h:163]   --->   Operation 286 'specregionend' 'empty_30' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_59 : Operation 287 [1/1] (0.00ns)   --->   "br label %.preheader239" [./../hw_library/pool.h:153]   --->   Operation 287 'br' <Predicate = (!tmp_42)> <Delay = 0.00>

State 60 <SV = 45> <Delay = 2.52>
ST_60 : Operation 288 [1/1] (2.52ns)   --->   "%xp_3 = add i31 %xp_mid2, 1" [./../hw_library/pool.h:142]   --->   Operation 288 'add' 'xp_3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 289 [1/1] (0.00ns)   --->   "br label %.preheader242" [./../hw_library/pool.h:142]   --->   Operation 289 'br' <Predicate = true> <Delay = 0.00>

State 61 <SV = 42> <Delay = 7.25>
ST_61 : Operation 290 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i63 [ %indvar_flatten_next6, %.preheader238 ], [ 0, %.preheader.preheader ]"   --->   Operation 290 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 291 [1/1] (0.00ns)   --->   "%outpix = phi i31 [ %tmp_38_mid2_v, %.preheader238 ], [ 0, %.preheader.preheader ]" [./../hw_library/pool.h:171]   --->   Operation 291 'phi' 'outpix' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 292 [1/1] (0.00ns)   --->   "%outch = phi i32 [ %outch_3, %.preheader238 ], [ 0, %.preheader.preheader ]"   --->   Operation 292 'phi' 'outch' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 293 [1/1] (2.78ns)   --->   "%exitcond_flatten6 = icmp eq i63 %indvar_flatten7, %bound6" [./../hw_library/pool.h:138]   --->   Operation 293 'icmp' 'exitcond_flatten6' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 294 [1/1] (3.49ns)   --->   "%indvar_flatten_next6 = add i63 %indvar_flatten7, 1"   --->   Operation 294 'add' 'indvar_flatten_next6' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 295 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten6, label %.preheader244.loopexit, label %.preheader238" [./../hw_library/pool.h:138]   --->   Operation 295 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 296 [1/1] (2.52ns)   --->   "%outpix_3 = add i31 1, %outpix" [./../hw_library/pool.h:167]   --->   Operation 296 'add' 'outpix_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 297 [1/1] (2.47ns)   --->   "%exitcond5 = icmp eq i32 %outch, %IFMCH_curr_2_loc" [./../hw_library/pool.h:168]   --->   Operation 297 'icmp' 'exitcond5' <Predicate = (!exitcond_flatten6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 298 [1/1] (0.69ns)   --->   "%outch_mid2 = select i1 %exitcond5, i32 0, i32 %outch" [./../hw_library/pool.h:168]   --->   Operation 298 'select' 'outch_mid2' <Predicate = (!exitcond_flatten6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 299 [1/1] (0.73ns)   --->   "%tmp_38_mid2_v = select i1 %exitcond5, i31 %outpix_3, i31 %outpix" [./../hw_library/pool.h:171]   --->   Operation 299 'select' 'tmp_38_mid2_v' <Predicate = (!exitcond_flatten6)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i31 %tmp_38_mid2_v to i10" [./../hw_library/pool.h:168]   --->   Operation 300 'trunc' 'tmp_71' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_61 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_36 = zext i32 %outch_mid2 to i64" [./../hw_library/pool.h:171]   --->   Operation 301 'zext' 'tmp_36' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_61 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i32 %outch_mid2 to i7" [./../hw_library/pool.h:168]   --->   Operation 302 'trunc' 'tmp_72' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_61 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_95_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_72, i3 0)" [./../hw_library/pool.h:171]   --->   Operation 303 'bitconcatenate' 'tmp_95_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_61 : Operation 304 [1/1] (1.73ns)   --->   "%tmp_91 = add i10 %tmp_95_cast, %tmp_71" [./../hw_library/pool.h:171]   --->   Operation 304 'add' 'tmp_91' <Predicate = (!exitcond_flatten6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_96_cast = zext i10 %tmp_91 to i64" [./../hw_library/pool.h:171]   --->   Operation 305 'zext' 'tmp_96_cast' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_61 : Operation 306 [1/1] (0.00ns)   --->   "%buf_addr_8 = getelementptr [256 x i32]* %buf, i64 0, i64 %tmp_96_cast" [./../hw_library/pool.h:171]   --->   Operation 306 'getelementptr' 'buf_addr_8' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_61 : Operation 307 [2/2] (2.26ns)   --->   "%buf_load = load i32* %buf_addr_8, align 4" [./../hw_library/pool.h:171]   --->   Operation 307 'load' 'buf_load' <Predicate = (!exitcond_flatten6)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_61 : Operation 308 [1/1] (0.00ns)   --->   "%acc_addr_10 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 %tmp_36" [./../hw_library/pool.h:180]   --->   Operation 308 'getelementptr' 'acc_addr_10' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_61 : Operation 309 [1/1] (2.32ns)   --->   "store i32 0, i32* %acc_addr_10, align 4" [./../hw_library/pool.h:180]   --->   Operation 309 'store' <Predicate = (!exitcond_flatten6)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_61 : Operation 310 [1/1] (2.55ns)   --->   "%outch_3 = add i32 1, %outch_mid2" [./../hw_library/pool.h:168]   --->   Operation 310 'add' 'outch_3' <Predicate = (!exitcond_flatten6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 43> <Delay = 5.90>
ST_62 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49)" [./../hw_library/pool.h:168]   --->   Operation 311 'specregionbegin' 'tmp_35' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_62 : Operation 312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/pool.h:169]   --->   Operation 312 'specpipeline' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_62 : Operation 313 [1/2] (2.26ns)   --->   "%buf_load = load i32* %buf_addr_8, align 4" [./../hw_library/pool.h:171]   --->   Operation 313 'load' 'buf_load' <Predicate = (!exitcond_flatten6)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_62 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_V_s = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %buf_load, i32 2, i32 31)" [./../hw_library/pool.h:171]   --->   Operation 314 'partselect' 'tmp_V_s' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_62 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_V_2 = zext i30 %tmp_V_s to i32" [./../hw_library/pool.h:171]   --->   Operation 315 'zext' 'tmp_V_2' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_62 : Operation 316 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_2)" [./../hw_library/pool.h:172]   --->   Operation 316 'write' <Predicate = (!exitcond_flatten6)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_62 : Operation 317 [1/1] (2.26ns)   --->   "store i32 0, i32* %buf_addr_8, align 4" [./../hw_library/pool.h:179]   --->   Operation 317 'store' <Predicate = (!exitcond_flatten6)> <Delay = 2.26> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_62 : Operation 318 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49, i32 %tmp_35)" [./../hw_library/pool.h:182]   --->   Operation 318 'specregionend' 'empty_31' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>
ST_62 : Operation 319 [1/1] (0.00ns)   --->   "br label %.preheader" [./../hw_library/pool.h:168]   --->   Operation 319 'br' <Predicate = (!exitcond_flatten6)> <Delay = 0.00>

State 63 <SV = 43> <Delay = 0.00>
ST_63 : Operation 320 [1/1] (0.00ns)   --->   "br label %.preheader244"   --->   Operation 320 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IFMCH_curr_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ IFMDim_curr_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf                  (alloca           ) [ 0011111111111111111111111111111111111111111111110000011111111111]
acc                  (alloca           ) [ 0011111111111111111111111111111111111111111111110000011111111111]
tmp_V                (read             ) [ 0011111111111111100000000000000000000000000000000000000000000000]
StgValue_67          (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_V_39             (read             ) [ 0001111111111111111111111111111111111111111111110000000000000000]
StgValue_69          (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_V_41             (read             ) [ 0000111111111111111111111111111111111111111111111000000000000000]
StgValue_71          (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_V_43             (read             ) [ 0000011111111111111111111111111111111111111111111100000000000000]
StgValue_73          (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_V_45             (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_75          (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_V_47             (read             ) [ 0000000111111111111111111111111111111111111111110000000000000000]
StgValue_77          (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_V_49             (read             ) [ 0000000010000000000000000000000000000000000000000000000000000000]
StgValue_79          (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_80          (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_81          (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_V_51             (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_83          (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_s                (icmp             ) [ 0000000010000000000000000000000000000000000000000000000000000000]
IFMCH_curr_2_load    (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_86          (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_87          (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_88          (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_89          (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
IFMCH_curr_2_loc     (phi              ) [ 0000000011111111111111111111111111111111111111110000011111111111]
StgValue_91          (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_92          (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_93          (br               ) [ 0000000011111111100000000000000000000000000000000000000000000000]
j                    (phi              ) [ 0000000001000000000000000000000000000000000000000000000000000000]
tmp_32               (icmp             ) [ 0000000001111111100000000000000000000000000000000000000000000000]
empty                (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
j_3                  (add              ) [ 0000000011111111100000000000000000000000000000000000000000000000]
StgValue_98          (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_73               (bitconcatenate   ) [ 0000000000111111100000000000000000000000000000000000000000000000]
tmp_74               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
buf_addr             (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_102         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr             (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_104         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_33               (icmp             ) [ 0000000000000000011111111111111111111111111111111111111111111111]
tmp_75               (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_76               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
buf_addr_22          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_109         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_77               (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_78               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
buf_addr_23          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_113         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_79               (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_80               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
buf_addr_24          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_117         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_81               (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_82               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
buf_addr_25          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_121         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_83               (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_84               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
buf_addr_26          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_125         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_85               (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_86               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
buf_addr_27          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_129         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_87               (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_88               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
buf_addr_28          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_133         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_134         (br               ) [ 0000000011111111100000000000000000000000000000000000000000000000]
acc_addr_98          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_136         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_99          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_138         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_100         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_140         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_101         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_142         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_102         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_144         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_103         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_146         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_104         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_148         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_105         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_150         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_106         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_152         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_107         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_154         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_108         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_156         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_109         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_158         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_110         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_160         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_111         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_162         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_112         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_164         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_113         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_166         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_114         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_168         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_115         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_170         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_116         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_172         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_117         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_174         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_118         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_176         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_119         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_178         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_120         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_180         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_121         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_182         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_122         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_184         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_123         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_186         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_124         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_188         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_125         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_190         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_126         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_192         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_127         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_194         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_128         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_196         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_197         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
KER_size_0           (mul              ) [ 0000000000000000000000000000000000000000000000001000000000000000]
IFMDim_curr_2_load   (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_12               (partselect       ) [ 0000000000000000000000000000000000000000000000000000011111111111]
tmp_89               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000011111111111]
tmp_90               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000011111111111]
cast9                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
cast                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bound6               (mul              ) [ 0000000000000000000000000000000000000000000000000000011111111111]
cast3                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bound7               (mul              ) [ 0000000000000000000000000000000000000000000000000000011111111111]
StgValue_208         (br               ) [ 0000000000000000000000000000000000000000000000010000011111111111]
KER_size_1           (mul              ) [ 0000000000000000000000000000000000000000000000000100000000000000]
StgValue_210         (specfucore       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp                  (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000011100000000000]
KER_bound            (mul              ) [ 0000000000000000000000000000000000000000000000000011000000000000]
StgValue_213         (specfucore       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_214         (specfucore       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_215         (br               ) [ 0000000000000000000000000000000000000000000000000111000000000000]
i3                   (phi              ) [ 0000000000000000000000000000000000000000000000000010000000000000]
exitcond1            (icmp             ) [ 0000000000000000000000000000000000000000000000000011000000000000]
i                    (add              ) [ 0000000000000000000000000000000000000000000000000111000000000000]
StgValue_219         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_34               (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_221         (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_V_53             (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_223         (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_32             (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_225         (br               ) [ 0000000000000000000000000000000000000000000000000111000000000000]
empty_33             (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_227         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_228         (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten5      (phi              ) [ 0000000000000000000000000000000000000000000000000000010000000000]
exitcond_flatten5    (icmp             ) [ 0000000000000000000000000000000000000000000000000000011111111111]
indvar_flatten_next5 (add              ) [ 0000000000000000000000000000000000000000000000010000011111111111]
StgValue_232         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_233         (br               ) [ 0000000000000000000000000000000000000000000000000000011111111111]
StgValue_234         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten6      (phi              ) [ 0000000000000000000000000000000000000000000000000000001000000000]
xp                   (phi              ) [ 0000000000000000000000000000000000000000000000000000001000000000]
exitcond_flatten8    (icmp             ) [ 0000000000000000000000000000000000000000000000000000011111111111]
indvar_flatten_next7 (add              ) [ 0000000000000000000000000000000000000000000000000000011111111111]
StgValue_239         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
exitcond             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
xp_mid2              (select           ) [ 0000000000000000000000000000000000000000000000000000000111111000]
StgValue_242         (br               ) [ 0000000000000000000000000000000000000000000000000000011111111111]
StgValue_243         (br               ) [ 0000000000000000000000000000000000000000000000000000011111111111]
indvar_flatten       (phi              ) [ 0000000000000000000000000000000000000000000000000000000100000000]
ch                   (phi              ) [ 0000000000000000000000000000000000000000000000000000000100000000]
exitcond_flatten     (icmp             ) [ 0000000000000000000000000000000000000000000000000000011111111111]
indvar_flatten_next  (add              ) [ 0000000000000000000000000000000000000000000000000000011111111111]
StgValue_248         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
exitcond6            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
ch_mid2              (select           ) [ 0000000000000000000000000000000000000000000000000000000010000000]
tmp_39               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_addr_12          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000010000000]
tmp_38               (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_255         (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_V_55             (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_load_3           (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_40               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_259         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_28             (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
ch_6                 (add              ) [ 0000000000000000000000000000000000000000000000000000011111111111]
StgValue_262         (br               ) [ 0000000000000000000000000000000000000000000000000000011111111111]
tmp_92               (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000110000]
StgValue_264         (br               ) [ 0000000000000000000000000000000000000000000000000000011111111111]
ch2                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000100000]
tmp_42               (icmp             ) [ 0000000000000000000000000000000000000000000000000000011111111111]
empty_29             (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
ch_5                 (add              ) [ 0000000000000000000000000000000000000000000000000000011111111111]
StgValue_269         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_43               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_93               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_99_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_94               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_100_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
buf_addr_9           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000110000]
acc_addr_11          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000110000]
tmp_41               (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_280         (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
buf_load_3           (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
acc_load             (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_44               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_284         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_285         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_30             (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_287         (br               ) [ 0000000000000000000000000000000000000000000000000000011111111111]
xp_3                 (add              ) [ 0000000000000000000000000000000000000000000000000000011111111111]
StgValue_289         (br               ) [ 0000000000000000000000000000000000000000000000000000011111111111]
indvar_flatten7      (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000100]
outpix               (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000100]
outch                (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000100]
exitcond_flatten6    (icmp             ) [ 0000000000000000000000000000000000000000000000000000011111111111]
indvar_flatten_next6 (add              ) [ 0000000000000000000000000000000000000000000000000000011111111111]
StgValue_295         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
outpix_3             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
exitcond5            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
outch_mid2           (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_38_mid2_v        (select           ) [ 0000000000000000000000000000000000000000000000000000011111111111]
tmp_71               (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_36               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_72               (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_95_cast          (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_91               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_96_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
buf_addr_8           (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000110]
acc_addr_10          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_309         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
outch_3              (add              ) [ 0000000000000000000000000000000000000000000000000000011111111111]
tmp_35               (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_312         (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
buf_load             (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_V_s              (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_V_2              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_316         (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_317         (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_31             (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_319         (br               ) [ 0000000000000000000000000000000000000000000000000000011111111111]
StgValue_320         (br               ) [ 0000000000000000000000000000000000000000000000010000011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IFMCH_curr_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMCH_curr_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IFMDim_curr_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMDim_curr_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str176"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str177"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str178"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str179"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str180"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str181"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str169"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str170"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str171"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str173"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str174"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i55.i9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1004" name="buf_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="acc_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 tmp_V_39/2 tmp_V_41/3 tmp_V_43/4 tmp_V_45/5 tmp_V_47/6 tmp_V_49/7 tmp_V_51/8 tmp_V_53/51 tmp_V_55/56 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_67/1 StgValue_69/2 StgValue_71/3 StgValue_73/4 StgValue_75/5 StgValue_77/6 StgValue_79/7 StgValue_83/8 StgValue_223/51 StgValue_316/62 "/>
</bind>
</comp>

<comp id="220" class="1004" name="buf_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="9" slack="0"/>
<pin id="224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/9 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="0"/>
<pin id="231" dir="0" index="4" bw="8" slack="0"/>
<pin id="232" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
<pin id="234" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_102/9 StgValue_109/10 StgValue_113/11 StgValue_117/12 StgValue_121/13 StgValue_125/14 StgValue_129/15 StgValue_133/16 buf_load_3/58 StgValue_284/59 buf_load/61 StgValue_317/62 "/>
</bind>
</comp>

<comp id="237" class="1004" name="acc_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr/9 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="0"/>
<pin id="249" dir="0" index="4" bw="5" slack="0"/>
<pin id="250" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="0"/>
<pin id="252" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_104/9 StgValue_136/17 StgValue_138/18 StgValue_140/19 StgValue_142/20 StgValue_144/21 StgValue_146/22 StgValue_148/23 StgValue_150/24 StgValue_152/25 StgValue_154/26 StgValue_156/27 StgValue_158/28 StgValue_160/29 StgValue_162/30 StgValue_164/31 StgValue_166/32 StgValue_168/33 StgValue_170/34 StgValue_172/35 StgValue_174/36 StgValue_176/37 StgValue_178/38 StgValue_180/39 StgValue_182/40 StgValue_184/41 StgValue_186/42 StgValue_188/43 StgValue_190/44 StgValue_192/45 StgValue_194/46 StgValue_196/47 acc_load_3/55 StgValue_259/56 acc_load/58 StgValue_285/59 StgValue_309/61 "/>
</bind>
</comp>

<comp id="255" class="1004" name="buf_addr_22_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="64" slack="0"/>
<pin id="259" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_22/10 "/>
</bind>
</comp>

<comp id="262" class="1004" name="buf_addr_23_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="64" slack="0"/>
<pin id="266" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_23/11 "/>
</bind>
</comp>

<comp id="269" class="1004" name="buf_addr_24_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="64" slack="0"/>
<pin id="273" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_24/12 "/>
</bind>
</comp>

<comp id="276" class="1004" name="buf_addr_25_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="64" slack="0"/>
<pin id="280" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_25/13 "/>
</bind>
</comp>

<comp id="283" class="1004" name="buf_addr_26_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="64" slack="0"/>
<pin id="287" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_26/14 "/>
</bind>
</comp>

<comp id="290" class="1004" name="buf_addr_27_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="64" slack="0"/>
<pin id="294" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_27/15 "/>
</bind>
</comp>

<comp id="297" class="1004" name="buf_addr_28_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="64" slack="0"/>
<pin id="301" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_28/16 "/>
</bind>
</comp>

<comp id="304" class="1004" name="acc_addr_98_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_98/17 "/>
</bind>
</comp>

<comp id="312" class="1004" name="acc_addr_99_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="3" slack="0"/>
<pin id="316" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_99/18 "/>
</bind>
</comp>

<comp id="320" class="1004" name="acc_addr_100_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="3" slack="0"/>
<pin id="324" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_100/19 "/>
</bind>
</comp>

<comp id="328" class="1004" name="acc_addr_101_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="4" slack="0"/>
<pin id="332" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_101/20 "/>
</bind>
</comp>

<comp id="336" class="1004" name="acc_addr_102_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="4" slack="0"/>
<pin id="340" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_102/21 "/>
</bind>
</comp>

<comp id="344" class="1004" name="acc_addr_103_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="4" slack="0"/>
<pin id="348" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_103/22 "/>
</bind>
</comp>

<comp id="352" class="1004" name="acc_addr_104_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="4" slack="0"/>
<pin id="356" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_104/23 "/>
</bind>
</comp>

<comp id="360" class="1004" name="acc_addr_105_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="5" slack="0"/>
<pin id="364" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_105/24 "/>
</bind>
</comp>

<comp id="368" class="1004" name="acc_addr_106_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="5" slack="0"/>
<pin id="372" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_106/25 "/>
</bind>
</comp>

<comp id="376" class="1004" name="acc_addr_107_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="5" slack="0"/>
<pin id="380" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_107/26 "/>
</bind>
</comp>

<comp id="384" class="1004" name="acc_addr_108_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="5" slack="0"/>
<pin id="388" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_108/27 "/>
</bind>
</comp>

<comp id="392" class="1004" name="acc_addr_109_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="5" slack="0"/>
<pin id="396" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_109/28 "/>
</bind>
</comp>

<comp id="400" class="1004" name="acc_addr_110_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="5" slack="0"/>
<pin id="404" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_110/29 "/>
</bind>
</comp>

<comp id="408" class="1004" name="acc_addr_111_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="5" slack="0"/>
<pin id="412" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_111/30 "/>
</bind>
</comp>

<comp id="416" class="1004" name="acc_addr_112_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="5" slack="0"/>
<pin id="420" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_112/31 "/>
</bind>
</comp>

<comp id="424" class="1004" name="acc_addr_113_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="6" slack="0"/>
<pin id="428" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_113/32 "/>
</bind>
</comp>

<comp id="432" class="1004" name="acc_addr_114_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="6" slack="0"/>
<pin id="436" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_114/33 "/>
</bind>
</comp>

<comp id="440" class="1004" name="acc_addr_115_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="6" slack="0"/>
<pin id="444" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_115/34 "/>
</bind>
</comp>

<comp id="448" class="1004" name="acc_addr_116_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="6" slack="0"/>
<pin id="452" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_116/35 "/>
</bind>
</comp>

<comp id="456" class="1004" name="acc_addr_117_gep_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="6" slack="0"/>
<pin id="460" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_117/36 "/>
</bind>
</comp>

<comp id="464" class="1004" name="acc_addr_118_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="6" slack="0"/>
<pin id="468" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_118/37 "/>
</bind>
</comp>

<comp id="472" class="1004" name="acc_addr_119_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="6" slack="0"/>
<pin id="476" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_119/38 "/>
</bind>
</comp>

<comp id="480" class="1004" name="acc_addr_120_gep_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="6" slack="0"/>
<pin id="484" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_120/39 "/>
</bind>
</comp>

<comp id="488" class="1004" name="acc_addr_121_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="6" slack="0"/>
<pin id="492" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_121/40 "/>
</bind>
</comp>

<comp id="496" class="1004" name="acc_addr_122_gep_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="6" slack="0"/>
<pin id="500" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_122/41 "/>
</bind>
</comp>

<comp id="504" class="1004" name="acc_addr_123_gep_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="6" slack="0"/>
<pin id="508" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_123/42 "/>
</bind>
</comp>

<comp id="512" class="1004" name="acc_addr_124_gep_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="0" index="2" bw="6" slack="0"/>
<pin id="516" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_124/43 "/>
</bind>
</comp>

<comp id="520" class="1004" name="acc_addr_125_gep_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="0" index="2" bw="6" slack="0"/>
<pin id="524" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_125/44 "/>
</bind>
</comp>

<comp id="528" class="1004" name="acc_addr_126_gep_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="0" index="2" bw="6" slack="0"/>
<pin id="532" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_126/45 "/>
</bind>
</comp>

<comp id="536" class="1004" name="acc_addr_127_gep_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="6" slack="0"/>
<pin id="540" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_127/46 "/>
</bind>
</comp>

<comp id="544" class="1004" name="acc_addr_128_gep_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="0" index="2" bw="6" slack="0"/>
<pin id="548" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_128/47 "/>
</bind>
</comp>

<comp id="552" class="1004" name="acc_addr_12_gep_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="0" index="2" bw="32" slack="0"/>
<pin id="556" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_12/55 "/>
</bind>
</comp>

<comp id="559" class="1004" name="buf_addr_9_gep_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="10" slack="0"/>
<pin id="563" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_9/58 "/>
</bind>
</comp>

<comp id="566" class="1004" name="acc_addr_11_gep_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="6" slack="0"/>
<pin id="570" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_11/58 "/>
</bind>
</comp>

<comp id="573" class="1004" name="buf_addr_8_gep_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="0" index="2" bw="10" slack="0"/>
<pin id="577" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_8/61 "/>
</bind>
</comp>

<comp id="580" class="1004" name="acc_addr_10_gep_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="0" index="2" bw="32" slack="0"/>
<pin id="584" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_10/61 "/>
</bind>
</comp>

<comp id="587" class="1005" name="IFMCH_curr_2_loc_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="32"/>
<pin id="589" dir="1" index="1" bw="32" slack="32"/>
</pin_list>
<bind>
<opset="IFMCH_curr_2_loc (phireg) "/>
</bind>
</comp>

<comp id="590" class="1004" name="IFMCH_curr_2_loc_phi_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="2"/>
<pin id="592" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="593" dir="0" index="2" bw="32" slack="0"/>
<pin id="594" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="595" dir="1" index="4" bw="32" slack="32"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="IFMCH_curr_2_loc/8 "/>
</bind>
</comp>

<comp id="597" class="1005" name="j_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="6" slack="1"/>
<pin id="599" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="601" class="1004" name="j_phi_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="604" dir="0" index="2" bw="6" slack="0"/>
<pin id="605" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="606" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/9 "/>
</bind>
</comp>

<comp id="608" class="1005" name="i3_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="612" class="1004" name="i3_phi_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="615" dir="0" index="2" bw="32" slack="0"/>
<pin id="616" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="617" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/50 "/>
</bind>
</comp>

<comp id="619" class="1005" name="indvar_flatten5_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="63" slack="1"/>
<pin id="621" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten5 (phireg) "/>
</bind>
</comp>

<comp id="623" class="1004" name="indvar_flatten5_phi_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="626" dir="0" index="2" bw="63" slack="0"/>
<pin id="627" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="628" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten5/53 "/>
</bind>
</comp>

<comp id="630" class="1005" name="indvar_flatten6_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="634" class="1004" name="indvar_flatten6_phi_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="637" dir="0" index="2" bw="1" slack="1"/>
<pin id="638" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="639" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/54 "/>
</bind>
</comp>

<comp id="641" class="1005" name="xp_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="31" slack="1"/>
<pin id="643" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="xp (phireg) "/>
</bind>
</comp>

<comp id="645" class="1004" name="xp_phi_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="31" slack="1"/>
<pin id="647" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="648" dir="0" index="2" bw="1" slack="1"/>
<pin id="649" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="650" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xp/54 "/>
</bind>
</comp>

<comp id="652" class="1005" name="indvar_flatten_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="33" slack="1"/>
<pin id="654" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="656" class="1004" name="indvar_flatten_phi_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="1"/>
<pin id="658" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="659" dir="0" index="2" bw="33" slack="0"/>
<pin id="660" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="661" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/55 "/>
</bind>
</comp>

<comp id="663" class="1005" name="ch_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="1"/>
<pin id="665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ch (phireg) "/>
</bind>
</comp>

<comp id="667" class="1004" name="ch_phi_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="670" dir="0" index="2" bw="32" slack="1"/>
<pin id="671" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="672" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch/55 "/>
</bind>
</comp>

<comp id="674" class="1005" name="ch2_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="6" slack="1"/>
<pin id="676" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ch2 (phireg) "/>
</bind>
</comp>

<comp id="678" class="1004" name="ch2_phi_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="6" slack="0"/>
<pin id="680" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="681" dir="0" index="2" bw="1" slack="1"/>
<pin id="682" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="683" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch2/58 "/>
</bind>
</comp>

<comp id="685" class="1005" name="indvar_flatten7_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="63" slack="1"/>
<pin id="687" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="689" class="1004" name="indvar_flatten7_phi_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="63" slack="0"/>
<pin id="691" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="692" dir="0" index="2" bw="1" slack="1"/>
<pin id="693" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="694" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/61 "/>
</bind>
</comp>

<comp id="696" class="1005" name="outpix_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="31" slack="1"/>
<pin id="698" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="outpix (phireg) "/>
</bind>
</comp>

<comp id="700" class="1004" name="outpix_phi_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="31" slack="0"/>
<pin id="702" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="703" dir="0" index="2" bw="1" slack="1"/>
<pin id="704" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="705" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outpix/61 "/>
</bind>
</comp>

<comp id="707" class="1005" name="outch_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outch (phireg) "/>
</bind>
</comp>

<comp id="711" class="1004" name="outch_phi_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="714" dir="0" index="2" bw="1" slack="1"/>
<pin id="715" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="716" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outch/61 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_s_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="7"/>
<pin id="720" dir="0" index="1" bw="32" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="723" class="1004" name="IFMCH_curr_2_load_load_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IFMCH_curr_2_load/8 "/>
</bind>
</comp>

<comp id="728" class="1004" name="StgValue_87_store_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="2"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_87/8 "/>
</bind>
</comp>

<comp id="733" class="1004" name="StgValue_88_store_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="1"/>
<pin id="735" dir="0" index="1" bw="32" slack="0"/>
<pin id="736" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_88/8 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_32_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="6" slack="0"/>
<pin id="740" dir="0" index="1" bw="6" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/9 "/>
</bind>
</comp>

<comp id="744" class="1004" name="j_3_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="6" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/9 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_73_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="9" slack="0"/>
<pin id="752" dir="0" index="1" bw="6" slack="0"/>
<pin id="753" dir="0" index="2" bw="1" slack="0"/>
<pin id="754" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_73/9 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_74_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="9" slack="0"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_74/9 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_33_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="8"/>
<pin id="765" dir="0" index="1" bw="32" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="31"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_33/9 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_75_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="9" slack="1"/>
<pin id="770" dir="0" index="1" bw="9" slack="0"/>
<pin id="771" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_75/10 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_76_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="64" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="0" index="2" bw="9" slack="0"/>
<pin id="777" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_76/10 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_77_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="9" slack="2"/>
<pin id="784" dir="0" index="1" bw="9" slack="0"/>
<pin id="785" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_77/11 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_78_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="64" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="0" index="2" bw="9" slack="0"/>
<pin id="791" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_78/11 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_79_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="9" slack="3"/>
<pin id="798" dir="0" index="1" bw="9" slack="0"/>
<pin id="799" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_79/12 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_80_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="64" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="0" index="2" bw="9" slack="0"/>
<pin id="805" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_80/12 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_81_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="9" slack="4"/>
<pin id="812" dir="0" index="1" bw="9" slack="0"/>
<pin id="813" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_81/13 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_82_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="64" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="0" index="2" bw="9" slack="0"/>
<pin id="819" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_82/13 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_83_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="9" slack="5"/>
<pin id="826" dir="0" index="1" bw="9" slack="0"/>
<pin id="827" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_83/14 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_84_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="64" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="0" index="2" bw="9" slack="0"/>
<pin id="833" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_84/14 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_85_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="9" slack="6"/>
<pin id="840" dir="0" index="1" bw="9" slack="0"/>
<pin id="841" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_85/15 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_86_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="64" slack="0"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="0" index="2" bw="9" slack="0"/>
<pin id="847" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_86/15 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_87_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="9" slack="7"/>
<pin id="854" dir="0" index="1" bw="9" slack="0"/>
<pin id="855" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_87/16 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_88_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="64" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="0" index="2" bw="9" slack="0"/>
<pin id="861" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_88/16 "/>
</bind>
</comp>

<comp id="866" class="1004" name="KER_size_0_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="34"/>
<pin id="868" dir="0" index="1" bw="32" slack="37"/>
<pin id="869" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/47 "/>
</bind>
</comp>

<comp id="870" class="1004" name="IFMDim_curr_2_load_load_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="0"/>
<pin id="872" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IFMDim_curr_2_load/47 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_12_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="31" slack="0"/>
<pin id="876" dir="0" index="1" bw="32" slack="0"/>
<pin id="877" dir="0" index="2" bw="1" slack="0"/>
<pin id="878" dir="0" index="3" bw="6" slack="0"/>
<pin id="879" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/47 "/>
</bind>
</comp>

<comp id="884" class="1004" name="tmp_89_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="33" slack="0"/>
<pin id="886" dir="0" index="1" bw="32" slack="32"/>
<pin id="887" dir="0" index="2" bw="1" slack="0"/>
<pin id="888" dir="1" index="3" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_89/47 "/>
</bind>
</comp>

<comp id="892" class="1004" name="tmp_90_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="0"/>
<pin id="894" dir="0" index="1" bw="31" slack="0"/>
<pin id="895" dir="0" index="2" bw="1" slack="0"/>
<pin id="896" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_90/47 "/>
</bind>
</comp>

<comp id="900" class="1004" name="cast9_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="31" slack="0"/>
<pin id="902" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast9/47 "/>
</bind>
</comp>

<comp id="904" class="1004" name="cast_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="32"/>
<pin id="906" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/47 "/>
</bind>
</comp>

<comp id="908" class="1004" name="bound6_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="31" slack="0"/>
<pin id="910" dir="0" index="1" bw="32" slack="0"/>
<pin id="911" dir="1" index="2" bw="63" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound6/47 "/>
</bind>
</comp>

<comp id="914" class="1004" name="cast3_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="38"/>
<pin id="916" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/47 "/>
</bind>
</comp>

<comp id="917" class="1004" name="bound7_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="0"/>
<pin id="919" dir="0" index="1" bw="31" slack="0"/>
<pin id="920" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound7/47 "/>
</bind>
</comp>

<comp id="923" class="1004" name="KER_size_1_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="38"/>
<pin id="925" dir="0" index="1" bw="32" slack="1"/>
<pin id="926" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/48 "/>
</bind>
</comp>

<comp id="927" class="1004" name="KER_bound_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="38"/>
<pin id="929" dir="0" index="1" bw="32" slack="1"/>
<pin id="930" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/49 "/>
</bind>
</comp>

<comp id="931" class="1004" name="exitcond1_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="0"/>
<pin id="933" dir="0" index="1" bw="32" slack="1"/>
<pin id="934" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/50 "/>
</bind>
</comp>

<comp id="936" class="1004" name="i_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="0"/>
<pin id="938" dir="0" index="1" bw="1" slack="0"/>
<pin id="939" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/50 "/>
</bind>
</comp>

<comp id="942" class="1004" name="exitcond_flatten5_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="63" slack="0"/>
<pin id="944" dir="0" index="1" bw="63" slack="1"/>
<pin id="945" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten5/53 "/>
</bind>
</comp>

<comp id="947" class="1004" name="indvar_flatten_next5_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="63" slack="0"/>
<pin id="949" dir="0" index="1" bw="1" slack="0"/>
<pin id="950" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next5/53 "/>
</bind>
</comp>

<comp id="953" class="1004" name="exitcond_flatten8_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="0"/>
<pin id="955" dir="0" index="1" bw="32" slack="2"/>
<pin id="956" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/54 "/>
</bind>
</comp>

<comp id="958" class="1004" name="indvar_flatten_next7_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="0"/>
<pin id="960" dir="0" index="1" bw="1" slack="0"/>
<pin id="961" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/54 "/>
</bind>
</comp>

<comp id="964" class="1004" name="exitcond_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="31" slack="0"/>
<pin id="966" dir="0" index="1" bw="31" slack="2"/>
<pin id="967" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/54 "/>
</bind>
</comp>

<comp id="969" class="1004" name="xp_mid2_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="0"/>
<pin id="971" dir="0" index="1" bw="31" slack="0"/>
<pin id="972" dir="0" index="2" bw="31" slack="0"/>
<pin id="973" dir="1" index="3" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xp_mid2/54 "/>
</bind>
</comp>

<comp id="977" class="1004" name="exitcond_flatten_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="33" slack="0"/>
<pin id="979" dir="0" index="1" bw="33" slack="3"/>
<pin id="980" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/55 "/>
</bind>
</comp>

<comp id="982" class="1004" name="indvar_flatten_next_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="33" slack="0"/>
<pin id="984" dir="0" index="1" bw="1" slack="0"/>
<pin id="985" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/55 "/>
</bind>
</comp>

<comp id="988" class="1004" name="exitcond6_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="0"/>
<pin id="990" dir="0" index="1" bw="32" slack="35"/>
<pin id="991" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/55 "/>
</bind>
</comp>

<comp id="994" class="1004" name="ch_mid2_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="0"/>
<pin id="996" dir="0" index="1" bw="32" slack="0"/>
<pin id="997" dir="0" index="2" bw="32" slack="0"/>
<pin id="998" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ch_mid2/55 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="tmp_39_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="0"/>
<pin id="1004" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39/55 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="tmp_40_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="0"/>
<pin id="1009" dir="0" index="1" bw="32" slack="0"/>
<pin id="1010" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/56 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="ch_6_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="1"/>
<pin id="1016" dir="0" index="1" bw="1" slack="0"/>
<pin id="1017" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch_6/56 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="tmp_92_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="31" slack="2"/>
<pin id="1021" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_92/57 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_42_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="6" slack="0"/>
<pin id="1024" dir="0" index="1" bw="6" slack="0"/>
<pin id="1025" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_42/58 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="ch_5_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="6" slack="0"/>
<pin id="1030" dir="0" index="1" bw="1" slack="0"/>
<pin id="1031" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch_5/58 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="tmp_43_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="6" slack="0"/>
<pin id="1036" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43/58 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_93_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="9" slack="0"/>
<pin id="1041" dir="0" index="1" bw="6" slack="0"/>
<pin id="1042" dir="0" index="2" bw="1" slack="0"/>
<pin id="1043" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_93/58 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_99_cast_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="9" slack="0"/>
<pin id="1049" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_99_cast/58 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp_94_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="10" slack="1"/>
<pin id="1053" dir="0" index="1" bw="9" slack="0"/>
<pin id="1054" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_94/58 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_100_cast_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="10" slack="0"/>
<pin id="1058" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_100_cast/58 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="tmp_44_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="0"/>
<pin id="1063" dir="0" index="1" bw="32" slack="0"/>
<pin id="1064" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44/59 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="xp_3_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="31" slack="4"/>
<pin id="1070" dir="0" index="1" bw="1" slack="0"/>
<pin id="1071" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xp_3/60 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="exitcond_flatten6_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="63" slack="0"/>
<pin id="1075" dir="0" index="1" bw="63" slack="3"/>
<pin id="1076" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten6/61 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="indvar_flatten_next6_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="63" slack="0"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next6/61 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="outpix_3_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="0"/>
<pin id="1086" dir="0" index="1" bw="31" slack="0"/>
<pin id="1087" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outpix_3/61 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="exitcond5_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="0"/>
<pin id="1092" dir="0" index="1" bw="32" slack="35"/>
<pin id="1093" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/61 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="outch_mid2_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="0"/>
<pin id="1098" dir="0" index="1" bw="32" slack="0"/>
<pin id="1099" dir="0" index="2" bw="32" slack="0"/>
<pin id="1100" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outch_mid2/61 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="tmp_38_mid2_v_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="0"/>
<pin id="1106" dir="0" index="1" bw="31" slack="0"/>
<pin id="1107" dir="0" index="2" bw="31" slack="0"/>
<pin id="1108" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_38_mid2_v/61 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="tmp_71_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="31" slack="0"/>
<pin id="1114" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_71/61 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp_36_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="0"/>
<pin id="1118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36/61 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="tmp_72_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="0"/>
<pin id="1123" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/61 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="tmp_95_cast_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="10" slack="0"/>
<pin id="1127" dir="0" index="1" bw="7" slack="0"/>
<pin id="1128" dir="0" index="2" bw="1" slack="0"/>
<pin id="1129" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_95_cast/61 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="tmp_91_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="10" slack="0"/>
<pin id="1135" dir="0" index="1" bw="10" slack="0"/>
<pin id="1136" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_91/61 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="tmp_96_cast_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="10" slack="0"/>
<pin id="1141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_96_cast/61 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="outch_3_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="0"/>
<pin id="1146" dir="0" index="1" bw="32" slack="0"/>
<pin id="1147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outch_3/61 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="tmp_V_s_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="30" slack="0"/>
<pin id="1152" dir="0" index="1" bw="32" slack="0"/>
<pin id="1153" dir="0" index="2" bw="3" slack="0"/>
<pin id="1154" dir="0" index="3" bw="6" slack="0"/>
<pin id="1155" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_s/62 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="tmp_V_2_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="30" slack="0"/>
<pin id="1162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_2/62 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="tmp_V_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="32" slack="7"/>
<pin id="1167" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1171" class="1005" name="tmp_V_39_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="38"/>
<pin id="1173" dir="1" index="1" bw="32" slack="38"/>
</pin_list>
<bind>
<opset="tmp_V_39 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="tmp_V_41_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="37"/>
<pin id="1178" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="tmp_V_41 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="tmp_V_43_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="38"/>
<pin id="1184" dir="1" index="1" bw="32" slack="38"/>
</pin_list>
<bind>
<opset="tmp_V_43 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="tmp_V_47_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="32" slack="2"/>
<pin id="1189" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_47 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="tmp_V_49_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="1"/>
<pin id="1196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_49 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="j_3_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="6" slack="0"/>
<pin id="1207" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="tmp_73_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="9" slack="1"/>
<pin id="1212" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="tmp_33_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="31"/>
<pin id="1223" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="KER_size_0_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="1"/>
<pin id="1227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="tmp_12_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="31" slack="2"/>
<pin id="1232" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="tmp_89_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="33" slack="3"/>
<pin id="1237" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="tmp_90_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="2"/>
<pin id="1242" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="bound6_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="63" slack="3"/>
<pin id="1247" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opset="bound6 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="bound7_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="63" slack="1"/>
<pin id="1252" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="bound7 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="KER_size_1_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="32" slack="1"/>
<pin id="1257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="KER_bound_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="1"/>
<pin id="1262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

<comp id="1265" class="1005" name="exitcond1_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="1" slack="1"/>
<pin id="1267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="i_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="0"/>
<pin id="1271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1277" class="1005" name="indvar_flatten_next5_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="63" slack="0"/>
<pin id="1279" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next5 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="exitcond_flatten8_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="1"/>
<pin id="1284" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="indvar_flatten_next7_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="0"/>
<pin id="1288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="xp_mid2_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="31" slack="2"/>
<pin id="1293" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="xp_mid2 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="indvar_flatten_next_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="33" slack="0"/>
<pin id="1302" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1305" class="1005" name="ch_mid2_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="32" slack="1"/>
<pin id="1307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ch_mid2 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="acc_addr_12_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="5" slack="1"/>
<pin id="1312" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr_12 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="ch_6_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="32" slack="1"/>
<pin id="1318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ch_6 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="tmp_92_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="10" slack="1"/>
<pin id="1323" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="tmp_42_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="1"/>
<pin id="1328" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="ch_5_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="6" slack="0"/>
<pin id="1332" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ch_5 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="buf_addr_9_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="8" slack="1"/>
<pin id="1337" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_9 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="acc_addr_11_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="5" slack="1"/>
<pin id="1343" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr_11 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="xp_3_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="31" slack="1"/>
<pin id="1349" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="xp_3 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="exitcond_flatten6_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="1" slack="1"/>
<pin id="1354" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten6 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="indvar_flatten_next6_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="63" slack="0"/>
<pin id="1358" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next6 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="tmp_38_mid2_v_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="31" slack="0"/>
<pin id="1363" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tmp_38_mid2_v "/>
</bind>
</comp>

<comp id="1366" class="1005" name="buf_addr_8_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="8" slack="1"/>
<pin id="1368" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_8 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="outch_3_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="32" slack="0"/>
<pin id="1374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="outch_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="201"><net_src comp="8" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="10" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="2" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="206" pin="2"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="70" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="235"><net_src comp="18" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="236"><net_src comp="220" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="242"><net_src comp="70" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="70" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="244" pin=4"/></net>

<net id="254"><net_src comp="237" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="260"><net_src comp="70" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="255" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="267"><net_src comp="70" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="262" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="274"><net_src comp="70" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="269" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="281"><net_src comp="70" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="276" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="288"><net_src comp="70" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="283" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="295"><net_src comp="70" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="290" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="302"><net_src comp="70" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="297" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="309"><net_src comp="70" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="8" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="311"><net_src comp="304" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="317"><net_src comp="70" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="90" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="319"><net_src comp="312" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="325"><net_src comp="70" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="92" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="327"><net_src comp="320" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="333"><net_src comp="70" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="94" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="335"><net_src comp="328" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="341"><net_src comp="70" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="96" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="343"><net_src comp="336" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="349"><net_src comp="70" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="98" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="351"><net_src comp="344" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="357"><net_src comp="70" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="100" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="359"><net_src comp="352" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="365"><net_src comp="70" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="102" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="367"><net_src comp="360" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="373"><net_src comp="70" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="104" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="375"><net_src comp="368" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="381"><net_src comp="70" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="106" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="383"><net_src comp="376" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="389"><net_src comp="70" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="390"><net_src comp="108" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="391"><net_src comp="384" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="397"><net_src comp="70" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="398"><net_src comp="110" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="399"><net_src comp="392" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="405"><net_src comp="70" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="406"><net_src comp="112" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="407"><net_src comp="400" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="413"><net_src comp="70" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="414"><net_src comp="114" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="415"><net_src comp="408" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="421"><net_src comp="70" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="422"><net_src comp="116" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="423"><net_src comp="416" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="429"><net_src comp="70" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="118" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="431"><net_src comp="424" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="437"><net_src comp="70" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="438"><net_src comp="120" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="439"><net_src comp="432" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="445"><net_src comp="70" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="446"><net_src comp="122" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="447"><net_src comp="440" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="453"><net_src comp="70" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="454"><net_src comp="124" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="455"><net_src comp="448" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="461"><net_src comp="70" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="462"><net_src comp="126" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="463"><net_src comp="456" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="469"><net_src comp="70" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="470"><net_src comp="128" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="471"><net_src comp="464" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="477"><net_src comp="70" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="478"><net_src comp="130" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="479"><net_src comp="472" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="485"><net_src comp="70" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="486"><net_src comp="132" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="487"><net_src comp="480" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="493"><net_src comp="70" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="494"><net_src comp="134" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="495"><net_src comp="488" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="501"><net_src comp="70" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="136" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="503"><net_src comp="496" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="509"><net_src comp="70" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="510"><net_src comp="138" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="511"><net_src comp="504" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="517"><net_src comp="70" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="140" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="519"><net_src comp="512" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="525"><net_src comp="70" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="526"><net_src comp="142" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="527"><net_src comp="520" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="533"><net_src comp="70" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="534"><net_src comp="144" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="535"><net_src comp="528" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="541"><net_src comp="70" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="542"><net_src comp="146" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="543"><net_src comp="536" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="549"><net_src comp="70" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="550"><net_src comp="148" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="551"><net_src comp="544" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="557"><net_src comp="70" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="558"><net_src comp="552" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="564"><net_src comp="70" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="565"><net_src comp="559" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="571"><net_src comp="70" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="572"><net_src comp="566" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="578"><net_src comp="70" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="579"><net_src comp="573" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="585"><net_src comp="70" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="586"><net_src comp="580" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="596"><net_src comp="590" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="600"><net_src comp="56" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="607"><net_src comp="597" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="611"><net_src comp="18" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="618"><net_src comp="608" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="622"><net_src comp="176" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="629"><net_src comp="619" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="633"><net_src comp="18" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="640"><net_src comp="630" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="644"><net_src comp="180" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="651"><net_src comp="641" pin="1"/><net_sink comp="645" pin=2"/></net>

<net id="655"><net_src comp="182" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="662"><net_src comp="652" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="666"><net_src comp="18" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="673"><net_src comp="663" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="677"><net_src comp="56" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="684"><net_src comp="674" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="688"><net_src comp="176" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="695"><net_src comp="685" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="699"><net_src comp="180" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="706"><net_src comp="696" pin="1"/><net_sink comp="700" pin=2"/></net>

<net id="710"><net_src comp="18" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="717"><net_src comp="707" pin="1"/><net_sink comp="711" pin=2"/></net>

<net id="722"><net_src comp="28" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="726"><net_src comp="4" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="732"><net_src comp="4" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="737"><net_src comp="6" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="601" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="58" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="601" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="64" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="755"><net_src comp="66" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="601" pin="4"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="68" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="761"><net_src comp="750" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="767"><net_src comp="18" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="72" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="74" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="76" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="768" pin="2"/><net_sink comp="773" pin=2"/></net>

<net id="781"><net_src comp="773" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="786"><net_src comp="78" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="74" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="76" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="782" pin="2"/><net_sink comp="787" pin=2"/></net>

<net id="795"><net_src comp="787" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="800"><net_src comp="80" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="74" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="76" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="796" pin="2"/><net_sink comp="801" pin=2"/></net>

<net id="809"><net_src comp="801" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="814"><net_src comp="82" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="74" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="76" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="822"><net_src comp="810" pin="2"/><net_sink comp="815" pin=2"/></net>

<net id="823"><net_src comp="815" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="828"><net_src comp="84" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="74" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="76" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="836"><net_src comp="824" pin="2"/><net_sink comp="829" pin=2"/></net>

<net id="837"><net_src comp="829" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="842"><net_src comp="86" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="74" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="76" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="838" pin="2"/><net_sink comp="843" pin=2"/></net>

<net id="851"><net_src comp="843" pin="3"/><net_sink comp="290" pin=2"/></net>

<net id="856"><net_src comp="88" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="74" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="863"><net_src comp="76" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="864"><net_src comp="852" pin="2"/><net_sink comp="857" pin=2"/></net>

<net id="865"><net_src comp="857" pin="3"/><net_sink comp="297" pin=2"/></net>

<net id="873"><net_src comp="6" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="880"><net_src comp="150" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="870" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="882"><net_src comp="152" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="883"><net_src comp="154" pin="0"/><net_sink comp="874" pin=3"/></net>

<net id="889"><net_src comp="156" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="890"><net_src comp="587" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="891"><net_src comp="158" pin="0"/><net_sink comp="884" pin=2"/></net>

<net id="897"><net_src comp="160" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="898"><net_src comp="874" pin="4"/><net_sink comp="892" pin=1"/></net>

<net id="899"><net_src comp="158" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="903"><net_src comp="874" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="587" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="912"><net_src comp="900" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="904" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="921"><net_src comp="914" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="900" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="935"><net_src comp="612" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="940"><net_src comp="612" pin="4"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="152" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="623" pin="4"/><net_sink comp="942" pin=0"/></net>

<net id="951"><net_src comp="623" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="178" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="957"><net_src comp="634" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="962"><net_src comp="634" pin="4"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="152" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="968"><net_src comp="645" pin="4"/><net_sink comp="964" pin=0"/></net>

<net id="974"><net_src comp="964" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="975"><net_src comp="180" pin="0"/><net_sink comp="969" pin=1"/></net>

<net id="976"><net_src comp="645" pin="4"/><net_sink comp="969" pin=2"/></net>

<net id="981"><net_src comp="656" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="986"><net_src comp="656" pin="4"/><net_sink comp="982" pin=0"/></net>

<net id="987"><net_src comp="184" pin="0"/><net_sink comp="982" pin=1"/></net>

<net id="992"><net_src comp="667" pin="4"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="587" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="999"><net_src comp="988" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="1000"><net_src comp="18" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1001"><net_src comp="667" pin="4"/><net_sink comp="994" pin=2"/></net>

<net id="1005"><net_src comp="994" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="1011"><net_src comp="244" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="206" pin="2"/><net_sink comp="1007" pin=1"/></net>

<net id="1013"><net_src comp="1007" pin="2"/><net_sink comp="244" pin=4"/></net>

<net id="1018"><net_src comp="152" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1026"><net_src comp="678" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="58" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1032"><net_src comp="678" pin="4"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="64" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1037"><net_src comp="678" pin="4"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="1044"><net_src comp="66" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="678" pin="4"/><net_sink comp="1039" pin=1"/></net>

<net id="1046"><net_src comp="68" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1050"><net_src comp="1039" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1055"><net_src comp="1047" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1059"><net_src comp="1051" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="1065"><net_src comp="244" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="226" pin="3"/><net_sink comp="1061" pin=1"/></net>

<net id="1067"><net_src comp="1061" pin="2"/><net_sink comp="226" pin=4"/></net>

<net id="1072"><net_src comp="190" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1077"><net_src comp="689" pin="4"/><net_sink comp="1073" pin=0"/></net>

<net id="1082"><net_src comp="689" pin="4"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="178" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1088"><net_src comp="190" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="700" pin="4"/><net_sink comp="1084" pin=1"/></net>

<net id="1094"><net_src comp="711" pin="4"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="587" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1101"><net_src comp="1090" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1102"><net_src comp="18" pin="0"/><net_sink comp="1096" pin=1"/></net>

<net id="1103"><net_src comp="711" pin="4"/><net_sink comp="1096" pin=2"/></net>

<net id="1109"><net_src comp="1090" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1110"><net_src comp="1084" pin="2"/><net_sink comp="1104" pin=1"/></net>

<net id="1111"><net_src comp="700" pin="4"/><net_sink comp="1104" pin=2"/></net>

<net id="1115"><net_src comp="1104" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1119"><net_src comp="1096" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="1124"><net_src comp="1096" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1130"><net_src comp="192" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1131"><net_src comp="1121" pin="1"/><net_sink comp="1125" pin=1"/></net>

<net id="1132"><net_src comp="68" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1137"><net_src comp="1125" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="1112" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1142"><net_src comp="1133" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="1148"><net_src comp="152" pin="0"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="1096" pin="3"/><net_sink comp="1144" pin=1"/></net>

<net id="1156"><net_src comp="196" pin="0"/><net_sink comp="1150" pin=0"/></net>

<net id="1157"><net_src comp="226" pin="3"/><net_sink comp="1150" pin=1"/></net>

<net id="1158"><net_src comp="28" pin="0"/><net_sink comp="1150" pin=2"/></net>

<net id="1159"><net_src comp="154" pin="0"/><net_sink comp="1150" pin=3"/></net>

<net id="1163"><net_src comp="1150" pin="4"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="1168"><net_src comp="206" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1174"><net_src comp="206" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1179"><net_src comp="206" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1181"><net_src comp="1176" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1185"><net_src comp="206" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1190"><net_src comp="206" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1192"><net_src comp="1187" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1193"><net_src comp="1187" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1197"><net_src comp="206" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1208"><net_src comp="744" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="1213"><net_src comp="750" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1216"><net_src comp="1210" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1217"><net_src comp="1210" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1218"><net_src comp="1210" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1219"><net_src comp="1210" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1220"><net_src comp="1210" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1224"><net_src comp="763" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1228"><net_src comp="866" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="1233"><net_src comp="874" pin="4"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="1238"><net_src comp="884" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="1243"><net_src comp="892" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="1248"><net_src comp="908" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1253"><net_src comp="917" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="1258"><net_src comp="923" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="1263"><net_src comp="927" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1268"><net_src comp="931" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1272"><net_src comp="936" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="1280"><net_src comp="947" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="1285"><net_src comp="953" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1289"><net_src comp="958" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1294"><net_src comp="969" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1296"><net_src comp="1291" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1303"><net_src comp="982" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="1308"><net_src comp="994" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1313"><net_src comp="552" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1319"><net_src comp="1014" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="667" pin=2"/></net>

<net id="1324"><net_src comp="1019" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1329"><net_src comp="1022" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1333"><net_src comp="1028" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1338"><net_src comp="559" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1340"><net_src comp="1335" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1344"><net_src comp="566" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1350"><net_src comp="1068" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1355"><net_src comp="1073" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1359"><net_src comp="1078" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1364"><net_src comp="1104" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1369"><net_src comp="573" pin="3"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="1371"><net_src comp="1366" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1375"><net_src comp="1144" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="711" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {1 2 3 4 5 6 7 8 51 62 }
	Port: IFMCH_curr_2 | {8 }
	Port: IFMDim_curr_2 | {8 }
 - Input state : 
	Port: pool<2u, 32u, 16u> : in_V_V | {1 2 3 4 5 6 7 8 51 56 }
	Port: pool<2u, 32u, 16u> : IFMCH_curr_2 | {8 }
	Port: pool<2u, 32u, 16u> : IFMDim_curr_2 | {47 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		StgValue_86 : 1
		IFMCH_curr_2_loc : 2
	State 9
		tmp_32 : 1
		j_3 : 1
		StgValue_98 : 2
		tmp_73 : 1
		tmp_74 : 2
		buf_addr : 3
		StgValue_102 : 4
		StgValue_104 : 1
	State 10
		buf_addr_22 : 1
		StgValue_109 : 2
	State 11
		buf_addr_23 : 1
		StgValue_113 : 2
	State 12
		buf_addr_24 : 1
		StgValue_117 : 2
	State 13
		buf_addr_25 : 1
		StgValue_121 : 2
	State 14
		buf_addr_26 : 1
		StgValue_125 : 2
	State 15
		buf_addr_27 : 1
		StgValue_129 : 2
	State 16
		buf_addr_28 : 1
		StgValue_133 : 2
	State 17
		StgValue_136 : 1
	State 18
		StgValue_138 : 1
	State 19
		StgValue_140 : 1
	State 20
		StgValue_142 : 1
	State 21
		StgValue_144 : 1
	State 22
		StgValue_146 : 1
	State 23
		StgValue_148 : 1
	State 24
		StgValue_150 : 1
	State 25
		StgValue_152 : 1
	State 26
		StgValue_154 : 1
	State 27
		StgValue_156 : 1
	State 28
		StgValue_158 : 1
	State 29
		StgValue_160 : 1
	State 30
		StgValue_162 : 1
	State 31
		StgValue_164 : 1
	State 32
		StgValue_166 : 1
	State 33
		StgValue_168 : 1
	State 34
		StgValue_170 : 1
	State 35
		StgValue_172 : 1
	State 36
		StgValue_174 : 1
	State 37
		StgValue_176 : 1
	State 38
		StgValue_178 : 1
	State 39
		StgValue_180 : 1
	State 40
		StgValue_182 : 1
	State 41
		StgValue_184 : 1
	State 42
		StgValue_186 : 1
	State 43
		StgValue_188 : 1
	State 44
		StgValue_190 : 1
	State 45
		StgValue_192 : 1
	State 46
		StgValue_194 : 1
	State 47
		StgValue_196 : 1
		tmp_12 : 1
		tmp_90 : 2
		cast9 : 2
		bound6 : 3
		bound7 : 3
	State 48
	State 49
		StgValue_214 : 1
	State 50
		exitcond1 : 1
		i : 1
		StgValue_219 : 2
	State 51
		empty_32 : 1
	State 52
	State 53
		exitcond_flatten5 : 1
		indvar_flatten_next5 : 1
		StgValue_232 : 2
	State 54
		exitcond_flatten8 : 1
		indvar_flatten_next7 : 1
		StgValue_239 : 2
		exitcond : 1
		xp_mid2 : 2
	State 55
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_248 : 2
		exitcond6 : 1
		ch_mid2 : 2
		tmp_39 : 3
		acc_addr_12 : 4
		acc_load_3 : 5
	State 56
		tmp_40 : 1
		StgValue_259 : 2
		empty_28 : 1
	State 57
	State 58
		tmp_42 : 1
		ch_5 : 1
		StgValue_269 : 2
		tmp_43 : 1
		tmp_93 : 1
		tmp_99_cast : 2
		tmp_94 : 3
		tmp_100_cast : 4
		buf_addr_9 : 5
		buf_load_3 : 6
		acc_addr_11 : 2
		acc_load : 3
	State 59
		tmp_44 : 1
		StgValue_284 : 2
		empty_30 : 1
	State 60
	State 61
		exitcond_flatten6 : 1
		indvar_flatten_next6 : 1
		StgValue_295 : 2
		outpix_3 : 1
		exitcond5 : 1
		outch_mid2 : 2
		tmp_38_mid2_v : 2
		tmp_71 : 3
		tmp_36 : 3
		tmp_72 : 3
		tmp_95_cast : 4
		tmp_91 : 5
		tmp_96_cast : 6
		buf_addr_8 : 7
		buf_load : 8
		acc_addr_10 : 4
		StgValue_309 : 5
		outch_3 : 3
	State 62
		tmp_V_s : 1
		tmp_V_2 : 2
		StgValue_316 : 3
		empty_31 : 1
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       KER_size_0_fu_866      |    0    |    0    |   1042  |
|          |         bound6_fu_908        |    3    |    0    |    20   |
|    mul   |         bound7_fu_917        |    3    |    0    |    20   |
|          |       KER_size_1_fu_923      |    0    |    0    |   1042  |
|          |       KER_bound_fu_927       |    0    |    0    |   1042  |
|----------|------------------------------|---------|---------|---------|
|          |          j_3_fu_744          |    0    |    0    |    15   |
|          |           i_fu_936           |    0    |    0    |    39   |
|          |  indvar_flatten_next5_fu_947 |    0    |    0    |    70   |
|          |  indvar_flatten_next7_fu_958 |    0    |    0    |    39   |
|          |  indvar_flatten_next_fu_982  |    0    |    0    |    40   |
|          |        tmp_40_fu_1007        |    0    |    0    |    39   |
|          |         ch_6_fu_1014         |    0    |    0    |    39   |
|    add   |         ch_5_fu_1028         |    0    |    0    |    15   |
|          |        tmp_94_fu_1051        |    0    |    0    |    14   |
|          |        tmp_44_fu_1061        |    0    |    0    |    39   |
|          |         xp_3_fu_1068         |    0    |    0    |    38   |
|          | indvar_flatten_next6_fu_1078 |    0    |    0    |    70   |
|          |       outpix_3_fu_1084       |    0    |    0    |    38   |
|          |        tmp_91_fu_1133        |    0    |    0    |    14   |
|          |        outch_3_fu_1144       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_s_fu_718         |    0    |    0    |    18   |
|          |         tmp_32_fu_738        |    0    |    0    |    11   |
|          |         tmp_33_fu_763        |    0    |    0    |    18   |
|          |       exitcond1_fu_931       |    0    |    0    |    18   |
|          |   exitcond_flatten5_fu_942   |    0    |    0    |    29   |
|   icmp   |   exitcond_flatten8_fu_953   |    0    |    0    |    18   |
|          |        exitcond_fu_964       |    0    |    0    |    18   |
|          |    exitcond_flatten_fu_977   |    0    |    0    |    21   |
|          |       exitcond6_fu_988       |    0    |    0    |    18   |
|          |        tmp_42_fu_1022        |    0    |    0    |    11   |
|          |   exitcond_flatten6_fu_1073  |    0    |    0    |    29   |
|          |       exitcond5_fu_1090      |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |        xp_mid2_fu_969        |    0    |    0    |    31   |
|  select  |        ch_mid2_fu_994        |    0    |    0    |    32   |
|          |      outch_mid2_fu_1096      |    0    |    0    |    32   |
|          |     tmp_38_mid2_v_fu_1104    |    0    |    0    |    31   |
|----------|------------------------------|---------|---------|---------|
|   read   |        grp_read_fu_206       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_212       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_73_fu_750        |    0    |    0    |    0    |
|          |         tmp_76_fu_773        |    0    |    0    |    0    |
|          |         tmp_78_fu_787        |    0    |    0    |    0    |
|          |         tmp_80_fu_801        |    0    |    0    |    0    |
|          |         tmp_82_fu_815        |    0    |    0    |    0    |
|bitconcatenate|         tmp_84_fu_829        |    0    |    0    |    0    |
|          |         tmp_86_fu_843        |    0    |    0    |    0    |
|          |         tmp_88_fu_857        |    0    |    0    |    0    |
|          |         tmp_89_fu_884        |    0    |    0    |    0    |
|          |         tmp_90_fu_892        |    0    |    0    |    0    |
|          |        tmp_93_fu_1039        |    0    |    0    |    0    |
|          |      tmp_95_cast_fu_1125     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_74_fu_758        |    0    |    0    |    0    |
|          |         cast9_fu_900         |    0    |    0    |    0    |
|          |          cast_fu_904         |    0    |    0    |    0    |
|          |         cast3_fu_914         |    0    |    0    |    0    |
|          |        tmp_39_fu_1002        |    0    |    0    |    0    |
|   zext   |        tmp_43_fu_1034        |    0    |    0    |    0    |
|          |      tmp_99_cast_fu_1047     |    0    |    0    |    0    |
|          |     tmp_100_cast_fu_1056     |    0    |    0    |    0    |
|          |        tmp_36_fu_1116        |    0    |    0    |    0    |
|          |      tmp_96_cast_fu_1139     |    0    |    0    |    0    |
|          |        tmp_V_2_fu_1160       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_75_fu_768        |    0    |    0    |    0    |
|          |         tmp_77_fu_782        |    0    |    0    |    0    |
|          |         tmp_79_fu_796        |    0    |    0    |    0    |
|    or    |         tmp_81_fu_810        |    0    |    0    |    0    |
|          |         tmp_83_fu_824        |    0    |    0    |    0    |
|          |         tmp_85_fu_838        |    0    |    0    |    0    |
|          |         tmp_87_fu_852        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_12_fu_874        |    0    |    0    |    0    |
|          |        tmp_V_s_fu_1150       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_92_fu_1019        |    0    |    0    |    0    |
|   trunc  |        tmp_71_fu_1112        |    0    |    0    |    0    |
|          |        tmp_72_fu_1121        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    6    |    0    |   4067  |
|----------|------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+
|    |   FF   |   LUT  |
+----+--------+--------+
| acc|   64   |   16   |
| buf|   64   |   128  |
+----+--------+--------+
|Total|   128  |   144  |
+----+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   IFMCH_curr_2_loc_reg_587  |   32   |
|      KER_bound_reg_1260     |   32   |
|     KER_size_0_reg_1225     |   32   |
|     KER_size_1_reg_1255     |   32   |
|     acc_addr_11_reg_1341    |    5   |
|     acc_addr_12_reg_1310    |    5   |
|       bound6_reg_1245       |   63   |
|       bound7_reg_1250       |   63   |
|     buf_addr_8_reg_1366     |    8   |
|     buf_addr_9_reg_1335     |    8   |
|         ch2_reg_674         |    6   |
|        ch_5_reg_1330        |    6   |
|        ch_6_reg_1316        |   32   |
|       ch_mid2_reg_1305      |   32   |
|          ch_reg_663         |   32   |
|      exitcond1_reg_1265     |    1   |
|  exitcond_flatten6_reg_1352 |    1   |
|  exitcond_flatten8_reg_1282 |    1   |
|          i3_reg_608         |   32   |
|          i_reg_1269         |   32   |
|   indvar_flatten5_reg_619   |   63   |
|   indvar_flatten6_reg_630   |   32   |
|   indvar_flatten7_reg_685   |   63   |
|indvar_flatten_next5_reg_1277|   63   |
|indvar_flatten_next6_reg_1356|   63   |
|indvar_flatten_next7_reg_1286|   32   |
| indvar_flatten_next_reg_1300|   33   |
|    indvar_flatten_reg_652   |   33   |
|         j_3_reg_1205        |    6   |
|          j_reg_597          |    6   |
|       outch_3_reg_1372      |   32   |
|        outch_reg_707        |   32   |
|        outpix_reg_696       |   31   |
|       tmp_12_reg_1230       |   31   |
|       tmp_33_reg_1221       |    1   |
|    tmp_38_mid2_v_reg_1361   |   31   |
|       tmp_42_reg_1326       |    1   |
|       tmp_73_reg_1210       |    9   |
|       tmp_89_reg_1235       |   33   |
|       tmp_90_reg_1240       |   32   |
|       tmp_92_reg_1321       |   10   |
|      tmp_V_39_reg_1171      |   32   |
|      tmp_V_41_reg_1176      |   32   |
|      tmp_V_43_reg_1182      |   32   |
|      tmp_V_47_reg_1187      |   32   |
|      tmp_V_49_reg_1194      |   32   |
|        tmp_V_reg_1165       |   32   |
|        xp_3_reg_1347        |   31   |
|       xp_mid2_reg_1291      |   31   |
|          xp_reg_641         |   31   |
+-----------------------------+--------+
|            Total            |  1377  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_212 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_226 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_226 |  p2  |  10  |   0  |    0   ||    47   |
| grp_access_fu_226 |  p4  |   2  |   8  |   16   ||    9    |
| grp_access_fu_244 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_244 |  p2  |  35  |   0  |    0   ||   157   |
| grp_access_fu_244 |  p4  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   142  || 13.9143 ||   273   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |  4067  |
|   Memory  |    -   |    -   |   128  |   144  |
|Multiplexer|    -   |   13   |    -   |   273  |
|  Register |    -   |    -   |  1377  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   13   |  1505  |  4484  |
+-----------+--------+--------+--------+--------+
