// Seed: 3372520979
module module_0 (
    input  tri   id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    input  tri   id_4
);
  wire id_6;
  module_2(
      id_2, id_1, id_2, id_3
  );
endmodule
module module_1 (
    output tri0 id_0,
    input  wor  id_1
);
  wire id_3;
  module_0(
      id_1, id_0, id_1, id_1, id_1
  );
  uwire id_4;
  assign id_4 = {1, 1};
endmodule
module module_2 (
    input tri id_0,
    output tri id_1,
    input tri0 id_2,
    input supply0 id_3
);
  assign id_1 = 1;
  wire id_5;
endmodule
