
Firmware_Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011844  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a74  08011a28  08011a28  00012a28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801249c  0801249c  000141d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801249c  0801249c  0001349c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080124a4  080124a4  000141d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080124a4  080124a4  000134a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080124a8  080124a8  000134a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  080124ac  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005e98  200001d8  08012684  000141d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006070  08012684  00015070  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000141d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021fda  00000000  00000000  00014208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005014  00000000  00000000  000361e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b70  00000000  00000000  0003b1f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000154d  00000000  00000000  0003cd68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000730c  00000000  00000000  0003e2b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000247b9  00000000  00000000  000455c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d59be  00000000  00000000  00069d7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013f738  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000088f4  00000000  00000000  0013f77c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00148070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	08011a0c 	.word	0x08011a0c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	08011a0c 	.word	0x08011a0c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <adxl_write>:
#include "imu.h"
#include <math.h>

// Fonction d'criture I2C (Interne)
static HAL_StatusTypeDef adxl_write(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af04      	add	r7, sp, #16
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	70fb      	strb	r3, [r7, #3]
 800107c:	4613      	mov	r3, r2
 800107e:	70bb      	strb	r3, [r7, #2]
	return HAL_I2C_Mem_Write(hi2c,
 8001080:	78fb      	ldrb	r3, [r7, #3]
 8001082:	b29a      	uxth	r2, r3
 8001084:	2364      	movs	r3, #100	@ 0x64
 8001086:	9302      	str	r3, [sp, #8]
 8001088:	2301      	movs	r3, #1
 800108a:	9301      	str	r3, [sp, #4]
 800108c:	1cbb      	adds	r3, r7, #2
 800108e:	9300      	str	r3, [sp, #0]
 8001090:	2301      	movs	r3, #1
 8001092:	21a6      	movs	r1, #166	@ 0xa6
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f004 fdcd 	bl	8005c34 <HAL_I2C_Mem_Write>
 800109a:	4603      	mov	r3, r0
			reg,
			I2C_MEMADD_SIZE_8BIT,
			&value,
			1,
			ADXL_I2C_TIMEOUT);
}
 800109c:	4618      	mov	r0, r3
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <adxl_read>:

// Fonction de lecture I2C (Interne)
static HAL_StatusTypeDef adxl_read(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *value)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b088      	sub	sp, #32
 80010a8:	af04      	add	r7, sp, #16
 80010aa:	60f8      	str	r0, [r7, #12]
 80010ac:	460b      	mov	r3, r1
 80010ae:	607a      	str	r2, [r7, #4]
 80010b0:	72fb      	strb	r3, [r7, #11]
	return HAL_I2C_Mem_Read(hi2c,
 80010b2:	7afb      	ldrb	r3, [r7, #11]
 80010b4:	b29a      	uxth	r2, r3
 80010b6:	2364      	movs	r3, #100	@ 0x64
 80010b8:	9302      	str	r3, [sp, #8]
 80010ba:	2301      	movs	r3, #1
 80010bc:	9301      	str	r3, [sp, #4]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	9300      	str	r3, [sp, #0]
 80010c2:	2301      	movs	r3, #1
 80010c4:	21a6      	movs	r1, #166	@ 0xa6
 80010c6:	68f8      	ldr	r0, [r7, #12]
 80010c8:	f004 fec8 	bl	8005e5c <HAL_I2C_Mem_Read>
 80010cc:	4603      	mov	r3, r0
			reg,
			I2C_MEMADD_SIZE_8BIT,
			value,
			1,
			ADXL_I2C_TIMEOUT);
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <ADXL343_Init>:

// Initialisation
HAL_StatusTypeDef ADXL343_Init(I2C_HandleTypeDef *hi2c)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b084      	sub	sp, #16
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
	uint8_t devid = 0;
 80010de:	2300      	movs	r3, #0
 80010e0:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef status;

	// Vrifier l'ID du capteur
	status = adxl_read(hi2c, ADXL_DEVID, &devid);
 80010e2:	f107 030d 	add.w	r3, r7, #13
 80010e6:	461a      	mov	r2, r3
 80010e8:	2100      	movs	r1, #0
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f7ff ffda 	bl	80010a4 <adxl_read>
 80010f0:	4603      	mov	r3, r0
 80010f2:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 80010f4:	7bfb      	ldrb	r3, [r7, #15]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <ADXL343_Init+0x28>
 80010fa:	7bfb      	ldrb	r3, [r7, #15]
 80010fc:	e027      	b.n	800114e <ADXL343_Init+0x78>

	if (devid != 0xE5) return HAL_ERROR;
 80010fe:	7b7b      	ldrb	r3, [r7, #13]
 8001100:	2be5      	cmp	r3, #229	@ 0xe5
 8001102:	d001      	beq.n	8001108 <ADXL343_Init+0x32>
 8001104:	2301      	movs	r3, #1
 8001106:	e022      	b.n	800114e <ADXL343_Init+0x78>

	// 100 Hz
	status = adxl_write(hi2c, ADXL_BW_RATE, ADXL_DATA_RATE_100HZ);
 8001108:	220a      	movs	r2, #10
 800110a:	212c      	movs	r1, #44	@ 0x2c
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff ffaf 	bl	8001070 <adxl_write>
 8001112:	4603      	mov	r3, r0
 8001114:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8001116:	7bfb      	ldrb	r3, [r7, #15]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <ADXL343_Init+0x4a>
 800111c:	7bfb      	ldrb	r3, [r7, #15]
 800111e:	e016      	b.n	800114e <ADXL343_Init+0x78>

	// FULL RES + 2g
	uint8_t data_format = ADXL_FULL_RES | ADXL_RANGE_2G;
 8001120:	2308      	movs	r3, #8
 8001122:	73bb      	strb	r3, [r7, #14]
	status = adxl_write(hi2c, ADXL_DATA_FORMAT, data_format);
 8001124:	7bbb      	ldrb	r3, [r7, #14]
 8001126:	461a      	mov	r2, r3
 8001128:	2131      	movs	r1, #49	@ 0x31
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f7ff ffa0 	bl	8001070 <adxl_write>
 8001130:	4603      	mov	r3, r0
 8001132:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8001134:	7bfb      	ldrb	r3, [r7, #15]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <ADXL343_Init+0x68>
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	e007      	b.n	800114e <ADXL343_Init+0x78>

	// Mode mesure
	status = adxl_write(hi2c, ADXL_POWER_CTL, ADXL_POWER_MEASURE);
 800113e:	2208      	movs	r2, #8
 8001140:	212d      	movs	r1, #45	@ 0x2d
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	f7ff ff94 	bl	8001070 <adxl_write>
 8001148:	4603      	mov	r3, r0
 800114a:	73fb      	strb	r3, [r7, #15]
	return status;
 800114c:	7bfb      	ldrb	r3, [r7, #15]
}
 800114e:	4618      	mov	r0, r3
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <ADXL343_ReadAxes>:

// Lecture des axes
HAL_StatusTypeDef ADXL343_ReadAxes(I2C_HandleTypeDef *hi2c, adxl343_axes_t *axes)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b088      	sub	sp, #32
 800115a:	af04      	add	r7, sp, #16
 800115c:	6078      	str	r0, [r7, #4]
 800115e:	6039      	str	r1, [r7, #0]
	uint8_t buf[6];
	HAL_StatusTypeDef status;

	status = HAL_I2C_Mem_Read(hi2c, ADXL343_ADDR, ADXL_DATAX0, I2C_MEMADD_SIZE_8BIT, buf, 6, ADXL_I2C_TIMEOUT);
 8001160:	2364      	movs	r3, #100	@ 0x64
 8001162:	9302      	str	r3, [sp, #8]
 8001164:	2306      	movs	r3, #6
 8001166:	9301      	str	r3, [sp, #4]
 8001168:	f107 0308 	add.w	r3, r7, #8
 800116c:	9300      	str	r3, [sp, #0]
 800116e:	2301      	movs	r3, #1
 8001170:	2232      	movs	r2, #50	@ 0x32
 8001172:	21a6      	movs	r1, #166	@ 0xa6
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f004 fe71 	bl	8005e5c <HAL_I2C_Mem_Read>
 800117a:	4603      	mov	r3, r0
 800117c:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 800117e:	7bfb      	ldrb	r3, [r7, #15]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <ADXL343_ReadAxes+0x32>
 8001184:	7bfb      	ldrb	r3, [r7, #15]
 8001186:	e01e      	b.n	80011c6 <ADXL343_ReadAxes+0x70>

	axes->x = (int16_t)((buf[1] << 8) | buf[0]);
 8001188:	7a7b      	ldrb	r3, [r7, #9]
 800118a:	b21b      	sxth	r3, r3
 800118c:	021b      	lsls	r3, r3, #8
 800118e:	b21a      	sxth	r2, r3
 8001190:	7a3b      	ldrb	r3, [r7, #8]
 8001192:	b21b      	sxth	r3, r3
 8001194:	4313      	orrs	r3, r2
 8001196:	b21a      	sxth	r2, r3
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	801a      	strh	r2, [r3, #0]
	axes->y = (int16_t)((buf[3] << 8) | buf[2]);
 800119c:	7afb      	ldrb	r3, [r7, #11]
 800119e:	b21b      	sxth	r3, r3
 80011a0:	021b      	lsls	r3, r3, #8
 80011a2:	b21a      	sxth	r2, r3
 80011a4:	7abb      	ldrb	r3, [r7, #10]
 80011a6:	b21b      	sxth	r3, r3
 80011a8:	4313      	orrs	r3, r2
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	805a      	strh	r2, [r3, #2]
	axes->z = (int16_t)((buf[5] << 8) | buf[4]);
 80011b0:	7b7b      	ldrb	r3, [r7, #13]
 80011b2:	b21b      	sxth	r3, r3
 80011b4:	021b      	lsls	r3, r3, #8
 80011b6:	b21a      	sxth	r2, r3
 80011b8:	7b3b      	ldrb	r3, [r7, #12]
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	4313      	orrs	r3, r2
 80011be:	b21a      	sxth	r2, r3
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	809a      	strh	r2, [r3, #4]

	return HAL_OK;
 80011c4:	2300      	movs	r3, #0
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
	...

080011d0 <ADXL343_ConfigShock>:

// Configuration dtection de choc
HAL_StatusTypeDef ADXL343_ConfigShock(I2C_HandleTypeDef *hi2c, float thresh_g, float dur_ms)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08a      	sub	sp, #40	@ 0x28
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	ed87 0a02 	vstr	s0, [r7, #8]
 80011dc:	edc7 0a01 	vstr	s1, [r7, #4]
	HAL_StatusTypeDef ret;

	// Seuil choc (62.5 mg/LSB)
	const float lsb_g = 0.0625f;
 80011e0:	f04f 5376 	mov.w	r3, #1031798784	@ 0x3d800000
 80011e4:	623b      	str	r3, [r7, #32]
	uint8_t thresh = (uint8_t)(thresh_g / lsb_g);
 80011e6:	edd7 6a02 	vldr	s13, [r7, #8]
 80011ea:	ed97 7a08 	vldr	s14, [r7, #32]
 80011ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011f6:	edc7 7a00 	vstr	s15, [r7]
 80011fa:	783b      	ldrb	r3, [r7, #0]
 80011fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (thresh == 0) thresh = 1;
 8001200:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001204:	2b00      	cmp	r3, #0
 8001206:	d102      	bne.n	800120e <ADXL343_ConfigShock+0x3e>
 8001208:	2301      	movs	r3, #1
 800120a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	ret = adxl_write(hi2c, ADXL_THRESH_TAP, thresh);
 800120e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001212:	461a      	mov	r2, r3
 8001214:	211d      	movs	r1, #29
 8001216:	68f8      	ldr	r0, [r7, #12]
 8001218:	f7ff ff2a 	bl	8001070 <adxl_write>
 800121c:	4603      	mov	r3, r0
 800121e:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8001220:	7ffb      	ldrb	r3, [r7, #31]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <ADXL343_ConfigShock+0x5a>
 8001226:	7ffb      	ldrb	r3, [r7, #31]
 8001228:	e049      	b.n	80012be <ADXL343_ConfigShock+0xee>

	// Dure choc (625 s/LSB)
	const float lsb_ms = 0.625f;
 800122a:	4b27      	ldr	r3, [pc, #156]	@ (80012c8 <ADXL343_ConfigShock+0xf8>)
 800122c:	61bb      	str	r3, [r7, #24]
	uint8_t dur = (uint8_t)(dur_ms / lsb_ms);
 800122e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001232:	ed97 7a06 	vldr	s14, [r7, #24]
 8001236:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800123a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800123e:	edc7 7a00 	vstr	s15, [r7]
 8001242:	783b      	ldrb	r3, [r7, #0]
 8001244:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (dur == 0) dur = 1;
 8001248:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800124c:	2b00      	cmp	r3, #0
 800124e:	d102      	bne.n	8001256 <ADXL343_ConfigShock+0x86>
 8001250:	2301      	movs	r3, #1
 8001252:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	ret = adxl_write(hi2c,  ADXL_DUR, dur);
 8001256:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800125a:	461a      	mov	r2, r3
 800125c:	2121      	movs	r1, #33	@ 0x21
 800125e:	68f8      	ldr	r0, [r7, #12]
 8001260:	f7ff ff06 	bl	8001070 <adxl_write>
 8001264:	4603      	mov	r3, r0
 8001266:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8001268:	7ffb      	ldrb	r3, [r7, #31]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <ADXL343_ConfigShock+0xa2>
 800126e:	7ffb      	ldrb	r3, [r7, #31]
 8001270:	e025      	b.n	80012be <ADXL343_ConfigShock+0xee>

	// Activation des 3 axes pour la detection
	ret = adxl_write(hi2c,  ADXL_TAP_AXES, 0x07); // X,Y,Z
 8001272:	2207      	movs	r2, #7
 8001274:	212a      	movs	r1, #42	@ 0x2a
 8001276:	68f8      	ldr	r0, [r7, #12]
 8001278:	f7ff fefa 	bl	8001070 <adxl_write>
 800127c:	4603      	mov	r3, r0
 800127e:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8001280:	7ffb      	ldrb	r3, [r7, #31]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <ADXL343_ConfigShock+0xba>
 8001286:	7ffb      	ldrb	r3, [r7, #31]
 8001288:	e019      	b.n	80012be <ADXL343_ConfigShock+0xee>

	// Enable l'interruption SINGLE_TAP
	uint8_t int_enable = ADXL_INT_DATA_READY | ADXL_INT_SINGLE_TAP;
 800128a:	23c0      	movs	r3, #192	@ 0xc0
 800128c:	75fb      	strb	r3, [r7, #23]
	ret = adxl_write(hi2c, ADXL_INT_ENABLE, int_enable);
 800128e:	7dfb      	ldrb	r3, [r7, #23]
 8001290:	461a      	mov	r2, r3
 8001292:	212e      	movs	r1, #46	@ 0x2e
 8001294:	68f8      	ldr	r0, [r7, #12]
 8001296:	f7ff feeb 	bl	8001070 <adxl_write>
 800129a:	4603      	mov	r3, r0
 800129c:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 800129e:	7ffb      	ldrb	r3, [r7, #31]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <ADXL343_ConfigShock+0xd8>
 80012a4:	7ffb      	ldrb	r3, [r7, #31]
 80012a6:	e00a      	b.n	80012be <ADXL343_ConfigShock+0xee>

	// Map sur INT2 (0x40)
	uint8_t int_map = 0x40;
 80012a8:	2340      	movs	r3, #64	@ 0x40
 80012aa:	75bb      	strb	r3, [r7, #22]
	ret = adxl_write(hi2c, ADXL_INT_MAP, int_map);
 80012ac:	7dbb      	ldrb	r3, [r7, #22]
 80012ae:	461a      	mov	r2, r3
 80012b0:	212f      	movs	r1, #47	@ 0x2f
 80012b2:	68f8      	ldr	r0, [r7, #12]
 80012b4:	f7ff fedc 	bl	8001070 <adxl_write>
 80012b8:	4603      	mov	r3, r0
 80012ba:	77fb      	strb	r3, [r7, #31]

	return ret;
 80012bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3728      	adds	r7, #40	@ 0x28
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	3f200000 	.word	0x3f200000

080012cc <ADXL343_CheckShock>:

// Vrifier le choc (Retourne 1 si dtect, 0 sinon)
uint8_t ADXL343_CheckShock(I2C_HandleTypeDef *hi2c)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
	uint8_t src = 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	73fb      	strb	r3, [r7, #15]
	if (adxl_read(hi2c, ADXL_INT_SOURCE, &src) != HAL_OK) {
 80012d8:	f107 030f 	add.w	r3, r7, #15
 80012dc:	461a      	mov	r2, r3
 80012de:	2130      	movs	r1, #48	@ 0x30
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff fedf 	bl	80010a4 <adxl_read>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <ADXL343_CheckShock+0x24>
		return 0; // Erreur de lecture considre comme "pas de choc"
 80012ec:	2300      	movs	r3, #0
 80012ee:	e005      	b.n	80012fc <ADXL343_CheckShock+0x30>
	}

	return (src & ADXL_INT_SINGLE_TAP) ? 1 : 0;
 80012f0:	7bfb      	ldrb	r3, [r7, #15]
 80012f2:	119b      	asrs	r3, r3, #6
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	f003 0301 	and.w	r3, r3, #1
 80012fa:	b2db      	uxtb	r3, r3
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3710      	adds	r7, #16
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}

08001304 <ydlidar_init>:
static uint16_t g_scan_distances_mm[NB_DEGRES] = {0};


static void decode_packet(const uint8_t* packet_data, uint16_t packet_len);

void ydlidar_init(uint8_t *buffer, uint16_t size) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	460b      	mov	r3, r1
 800130e:	807b      	strh	r3, [r7, #2]
    current_parsing_state = STATE_WAIT_HEADER;
 8001310:	4b16      	ldr	r3, [pc, #88]	@ (800136c <ydlidar_init+0x68>)
 8001312:	2200      	movs	r2, #0
 8001314:	701a      	strb	r2, [r3, #0]
    current_packet_idx = 0;
 8001316:	4b16      	ldr	r3, [pc, #88]	@ (8001370 <ydlidar_init+0x6c>)
 8001318:	2200      	movs	r2, #0
 800131a:	801a      	strh	r2, [r3, #0]
    expected_packet_len = 0;
 800131c:	4b15      	ldr	r3, [pc, #84]	@ (8001374 <ydlidar_init+0x70>)
 800131e:	2200      	movs	r2, #0
 8001320:	801a      	strh	r2, [r3, #0]
    memset(g_scan_distances_mm, 0, sizeof(g_scan_distances_mm));
 8001322:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8001326:	2100      	movs	r1, #0
 8001328:	4813      	ldr	r0, [pc, #76]	@ (8001378 <ydlidar_init+0x74>)
 800132a:	f00c f875 	bl	800d418 <memset>
    
    __HAL_UART_CLEAR_OREFLAG(&huart2);
 800132e:	4b13      	ldr	r3, [pc, #76]	@ (800137c <ydlidar_init+0x78>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	2208      	movs	r2, #8
 8001334:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_NEFLAG(&huart2);
 8001336:	4b11      	ldr	r3, [pc, #68]	@ (800137c <ydlidar_init+0x78>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	2204      	movs	r2, #4
 800133c:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_FEFLAG(&huart2);
 800133e:	4b0f      	ldr	r3, [pc, #60]	@ (800137c <ydlidar_init+0x78>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2202      	movs	r2, #2
 8001344:	621a      	str	r2, [r3, #32]

    if (HAL_UART_Receive_DMA(&huart2, buffer, size) != HAL_OK) {
 8001346:	887b      	ldrh	r3, [r7, #2]
 8001348:	461a      	mov	r2, r3
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	480b      	ldr	r0, [pc, #44]	@ (800137c <ydlidar_init+0x78>)
 800134e:	f007 fd93 	bl	8008e78 <HAL_UART_Receive_DMA>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d002      	beq.n	800135e <ydlidar_init+0x5a>
      printf("LIDAR DMA Error\r\n");
 8001358:	4809      	ldr	r0, [pc, #36]	@ (8001380 <ydlidar_init+0x7c>)
 800135a:	f00b ff5b 	bl	800d214 <puts>
    }
    printf("YDLIDAR driver initialized.\r\n");
 800135e:	4809      	ldr	r0, [pc, #36]	@ (8001384 <ydlidar_init+0x80>)
 8001360:	f00b ff58 	bl	800d214 <puts>
}
 8001364:	bf00      	nop
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	200001f4 	.word	0x200001f4
 8001370:	200003fc 	.word	0x200003fc
 8001374:	200003fe 	.word	0x200003fe
 8001378:	20000400 	.word	0x20000400
 800137c:	20000e24 	.word	0x20000e24
 8001380:	08011a28 	.word	0x08011a28
 8001384:	08011a3c 	.word	0x08011a3c

08001388 <ydlidar_process_data>:

static uint8_t last_byte = 0;

void ydlidar_process_data(const uint8_t* data, size_t len) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	6039      	str	r1, [r7, #0]
    for (size_t i = 0; i < len; ++i) {
 8001392:	2300      	movs	r3, #0
 8001394:	60fb      	str	r3, [r7, #12]
 8001396:	e082      	b.n	800149e <ydlidar_process_data+0x116>
        uint8_t byte = data[i];
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	4413      	add	r3, r2
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	72fb      	strb	r3, [r7, #11]

        switch (current_parsing_state) {
 80013a2:	4b44      	ldr	r3, [pc, #272]	@ (80014b4 <ydlidar_process_data+0x12c>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2b02      	cmp	r3, #2
 80013a8:	d04e      	beq.n	8001448 <ydlidar_process_data+0xc0>
 80013aa:	2b02      	cmp	r3, #2
 80013ac:	dc71      	bgt.n	8001492 <ydlidar_process_data+0x10a>
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d002      	beq.n	80013b8 <ydlidar_process_data+0x30>
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d017      	beq.n	80013e6 <ydlidar_process_data+0x5e>
 80013b6:	e06c      	b.n	8001492 <ydlidar_process_data+0x10a>
            case STATE_WAIT_HEADER:
                if (last_byte == 0xAA && byte == 0x55) {
 80013b8:	4b3f      	ldr	r3, [pc, #252]	@ (80014b8 <ydlidar_process_data+0x130>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2baa      	cmp	r3, #170	@ 0xaa
 80013be:	d163      	bne.n	8001488 <ydlidar_process_data+0x100>
 80013c0:	7afb      	ldrb	r3, [r7, #11]
 80013c2:	2b55      	cmp	r3, #85	@ 0x55
 80013c4:	d160      	bne.n	8001488 <ydlidar_process_data+0x100>
                    current_packet_buffer[0] = 0xAA;
 80013c6:	4b3d      	ldr	r3, [pc, #244]	@ (80014bc <ydlidar_process_data+0x134>)
 80013c8:	22aa      	movs	r2, #170	@ 0xaa
 80013ca:	701a      	strb	r2, [r3, #0]
                    current_packet_buffer[1] = 0x55;
 80013cc:	4b3b      	ldr	r3, [pc, #236]	@ (80014bc <ydlidar_process_data+0x134>)
 80013ce:	2255      	movs	r2, #85	@ 0x55
 80013d0:	705a      	strb	r2, [r3, #1]
                    current_packet_idx = 2; // PH (2 bytes) received
 80013d2:	4b3b      	ldr	r3, [pc, #236]	@ (80014c0 <ydlidar_process_data+0x138>)
 80013d4:	2202      	movs	r2, #2
 80013d6:	801a      	strh	r2, [r3, #0]
                    current_parsing_state = STATE_RECEIVE_HEADER;
 80013d8:	4b36      	ldr	r3, [pc, #216]	@ (80014b4 <ydlidar_process_data+0x12c>)
 80013da:	2201      	movs	r2, #1
 80013dc:	701a      	strb	r2, [r3, #0]
                    expected_packet_len = 0; // Reset expected length
 80013de:	4b39      	ldr	r3, [pc, #228]	@ (80014c4 <ydlidar_process_data+0x13c>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	801a      	strh	r2, [r3, #0]
                }
                break;
 80013e4:	e050      	b.n	8001488 <ydlidar_process_data+0x100>

            case STATE_RECEIVE_HEADER:
                current_packet_buffer[current_packet_idx++] = byte;
 80013e6:	4b36      	ldr	r3, [pc, #216]	@ (80014c0 <ydlidar_process_data+0x138>)
 80013e8:	881b      	ldrh	r3, [r3, #0]
 80013ea:	1c5a      	adds	r2, r3, #1
 80013ec:	b291      	uxth	r1, r2
 80013ee:	4a34      	ldr	r2, [pc, #208]	@ (80014c0 <ydlidar_process_data+0x138>)
 80013f0:	8011      	strh	r1, [r2, #0]
 80013f2:	4619      	mov	r1, r3
 80013f4:	4a31      	ldr	r2, [pc, #196]	@ (80014bc <ydlidar_process_data+0x134>)
 80013f6:	7afb      	ldrb	r3, [r7, #11]
 80013f8:	5453      	strb	r3, [r2, r1]
                if (current_packet_idx >= (2 + 8)) {
 80013fa:	4b31      	ldr	r3, [pc, #196]	@ (80014c0 <ydlidar_process_data+0x138>)
 80013fc:	881b      	ldrh	r3, [r3, #0]
 80013fe:	2b09      	cmp	r3, #9
 8001400:	d944      	bls.n	800148c <ydlidar_process_data+0x104>
                    uint8_t lsn = current_packet_buffer[3];
 8001402:	4b2e      	ldr	r3, [pc, #184]	@ (80014bc <ydlidar_process_data+0x134>)
 8001404:	78db      	ldrb	r3, [r3, #3]
 8001406:	72bb      	strb	r3, [r7, #10]
                    expected_packet_len = 10 + (lsn * 2);
 8001408:	7abb      	ldrb	r3, [r7, #10]
 800140a:	3305      	adds	r3, #5
 800140c:	b29b      	uxth	r3, r3
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	b29a      	uxth	r2, r3
 8001412:	4b2c      	ldr	r3, [pc, #176]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001414:	801a      	strh	r2, [r3, #0]

                    if (expected_packet_len > MAX_PACKET_SIZE) {
 8001416:	4b2b      	ldr	r3, [pc, #172]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001418:	881b      	ldrh	r3, [r3, #0]
 800141a:	f5b3 7f01 	cmp.w	r3, #516	@ 0x204
 800141e:	d30f      	bcc.n	8001440 <ydlidar_process_data+0xb8>
                    	printf("Error: Packet too large (%d bytes). Resetting.\r\n", expected_packet_len);
 8001420:	4b28      	ldr	r3, [pc, #160]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001422:	881b      	ldrh	r3, [r3, #0]
 8001424:	4619      	mov	r1, r3
 8001426:	4828      	ldr	r0, [pc, #160]	@ (80014c8 <ydlidar_process_data+0x140>)
 8001428:	f00b fe8c 	bl	800d144 <iprintf>
                        current_parsing_state = STATE_WAIT_HEADER;
 800142c:	4b21      	ldr	r3, [pc, #132]	@ (80014b4 <ydlidar_process_data+0x12c>)
 800142e:	2200      	movs	r2, #0
 8001430:	701a      	strb	r2, [r3, #0]
                        current_packet_idx = 0;
 8001432:	4b23      	ldr	r3, [pc, #140]	@ (80014c0 <ydlidar_process_data+0x138>)
 8001434:	2200      	movs	r2, #0
 8001436:	801a      	strh	r2, [r3, #0]
                        expected_packet_len = 0;
 8001438:	4b22      	ldr	r3, [pc, #136]	@ (80014c4 <ydlidar_process_data+0x13c>)
 800143a:	2200      	movs	r2, #0
 800143c:	801a      	strh	r2, [r3, #0]
                        break;
 800143e:	e028      	b.n	8001492 <ydlidar_process_data+0x10a>
                    }
                    current_parsing_state = STATE_RECEIVE_SAMPLES;
 8001440:	4b1c      	ldr	r3, [pc, #112]	@ (80014b4 <ydlidar_process_data+0x12c>)
 8001442:	2202      	movs	r2, #2
 8001444:	701a      	strb	r2, [r3, #0]
                }
                break;
 8001446:	e021      	b.n	800148c <ydlidar_process_data+0x104>

            case STATE_RECEIVE_SAMPLES:
                current_packet_buffer[current_packet_idx++] = byte;
 8001448:	4b1d      	ldr	r3, [pc, #116]	@ (80014c0 <ydlidar_process_data+0x138>)
 800144a:	881b      	ldrh	r3, [r3, #0]
 800144c:	1c5a      	adds	r2, r3, #1
 800144e:	b291      	uxth	r1, r2
 8001450:	4a1b      	ldr	r2, [pc, #108]	@ (80014c0 <ydlidar_process_data+0x138>)
 8001452:	8011      	strh	r1, [r2, #0]
 8001454:	4619      	mov	r1, r3
 8001456:	4a19      	ldr	r2, [pc, #100]	@ (80014bc <ydlidar_process_data+0x134>)
 8001458:	7afb      	ldrb	r3, [r7, #11]
 800145a:	5453      	strb	r3, [r2, r1]

                if (current_packet_idx >= expected_packet_len) {
 800145c:	4b18      	ldr	r3, [pc, #96]	@ (80014c0 <ydlidar_process_data+0x138>)
 800145e:	881a      	ldrh	r2, [r3, #0]
 8001460:	4b18      	ldr	r3, [pc, #96]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001462:	881b      	ldrh	r3, [r3, #0]
 8001464:	429a      	cmp	r2, r3
 8001466:	d313      	bcc.n	8001490 <ydlidar_process_data+0x108>
                    decode_packet(current_packet_buffer, expected_packet_len);
 8001468:	4b16      	ldr	r3, [pc, #88]	@ (80014c4 <ydlidar_process_data+0x13c>)
 800146a:	881b      	ldrh	r3, [r3, #0]
 800146c:	4619      	mov	r1, r3
 800146e:	4813      	ldr	r0, [pc, #76]	@ (80014bc <ydlidar_process_data+0x134>)
 8001470:	f000 f82e 	bl	80014d0 <decode_packet>

                    current_parsing_state = STATE_WAIT_HEADER;
 8001474:	4b0f      	ldr	r3, [pc, #60]	@ (80014b4 <ydlidar_process_data+0x12c>)
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
                    current_packet_idx = 0;
 800147a:	4b11      	ldr	r3, [pc, #68]	@ (80014c0 <ydlidar_process_data+0x138>)
 800147c:	2200      	movs	r2, #0
 800147e:	801a      	strh	r2, [r3, #0]
                    expected_packet_len = 0;
 8001480:	4b10      	ldr	r3, [pc, #64]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001482:	2200      	movs	r2, #0
 8001484:	801a      	strh	r2, [r3, #0]
                }
                break;
 8001486:	e003      	b.n	8001490 <ydlidar_process_data+0x108>
                break;
 8001488:	bf00      	nop
 800148a:	e002      	b.n	8001492 <ydlidar_process_data+0x10a>
                break;
 800148c:	bf00      	nop
 800148e:	e000      	b.n	8001492 <ydlidar_process_data+0x10a>
                break;
 8001490:	bf00      	nop
        }
        last_byte = byte; // Store the current byte for the next iteration
 8001492:	4a09      	ldr	r2, [pc, #36]	@ (80014b8 <ydlidar_process_data+0x130>)
 8001494:	7afb      	ldrb	r3, [r7, #11]
 8001496:	7013      	strb	r3, [r2, #0]
    for (size_t i = 0; i < len; ++i) {
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	3301      	adds	r3, #1
 800149c:	60fb      	str	r3, [r7, #12]
 800149e:	68fa      	ldr	r2, [r7, #12]
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	429a      	cmp	r2, r3
 80014a4:	f4ff af78 	bcc.w	8001398 <ydlidar_process_data+0x10>
    }
}
 80014a8:	bf00      	nop
 80014aa:	bf00      	nop
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	200001f4 	.word	0x200001f4
 80014b8:	200006d0 	.word	0x200006d0
 80014bc:	200001f8 	.word	0x200001f8
 80014c0:	200003fc 	.word	0x200003fc
 80014c4:	200003fe 	.word	0x200003fe
 80014c8:	08011a5c 	.word	0x08011a5c
 80014cc:	00000000 	.word	0x00000000

080014d0 <decode_packet>:


static void decode_packet(const uint8_t* packet_data, uint16_t packet_len) {
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b090      	sub	sp, #64	@ 0x40
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	460b      	mov	r3, r1
 80014da:	807b      	strh	r3, [r7, #2]
    // Checksum validation
    uint16_t calculated_checksum = 0;
 80014dc:	2300      	movs	r3, #0
 80014de:	87fb      	strh	r3, [r7, #62]	@ 0x3e

    // Calculate checksum over PH(2), CT(1)+LSN(1), FSA(2), LSA(2)
    for (int i = 0; i < 8; i += 2) {
 80014e0:	2300      	movs	r3, #0
 80014e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80014e4:	e016      	b.n	8001514 <decode_packet+0x44>
        uint16_t word = packet_data[i] | (packet_data[i+1] << 8);
 80014e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	4413      	add	r3, r2
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	b21a      	sxth	r2, r3
 80014f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014f2:	3301      	adds	r3, #1
 80014f4:	6879      	ldr	r1, [r7, #4]
 80014f6:	440b      	add	r3, r1
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	b21b      	sxth	r3, r3
 80014fc:	021b      	lsls	r3, r3, #8
 80014fe:	b21b      	sxth	r3, r3
 8001500:	4313      	orrs	r3, r2
 8001502:	b21b      	sxth	r3, r3
 8001504:	813b      	strh	r3, [r7, #8]
        calculated_checksum ^= word;
 8001506:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001508:	893b      	ldrh	r3, [r7, #8]
 800150a:	4053      	eors	r3, r2
 800150c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    for (int i = 0; i < 8; i += 2) {
 800150e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001510:	3302      	adds	r3, #2
 8001512:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001516:	2b07      	cmp	r3, #7
 8001518:	dde5      	ble.n	80014e6 <decode_packet+0x16>
    }
    // Calculate checksum over Samples (starting at byte 10)
    for (int i = 10; i < packet_len; i += 2) {
 800151a:	230a      	movs	r3, #10
 800151c:	637b      	str	r3, [r7, #52]	@ 0x34
 800151e:	e016      	b.n	800154e <decode_packet+0x7e>
        uint16_t word = packet_data[i] | (packet_data[i+1] << 8);
 8001520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	4413      	add	r3, r2
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	b21a      	sxth	r2, r3
 800152a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800152c:	3301      	adds	r3, #1
 800152e:	6879      	ldr	r1, [r7, #4]
 8001530:	440b      	add	r3, r1
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	b21b      	sxth	r3, r3
 8001536:	021b      	lsls	r3, r3, #8
 8001538:	b21b      	sxth	r3, r3
 800153a:	4313      	orrs	r3, r2
 800153c:	b21b      	sxth	r3, r3
 800153e:	817b      	strh	r3, [r7, #10]
        calculated_checksum ^= word;
 8001540:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001542:	897b      	ldrh	r3, [r7, #10]
 8001544:	4053      	eors	r3, r2
 8001546:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    for (int i = 10; i < packet_len; i += 2) {
 8001548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800154a:	3302      	adds	r3, #2
 800154c:	637b      	str	r3, [r7, #52]	@ 0x34
 800154e:	887b      	ldrh	r3, [r7, #2]
 8001550:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001552:	429a      	cmp	r2, r3
 8001554:	dbe4      	blt.n	8001520 <decode_packet+0x50>
    }

    lidar_response_point_cloud_t* response = (lidar_response_point_cloud_t*)&packet_data[2];
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	3302      	adds	r3, #2
 800155a:	617b      	str	r3, [r7, #20]
    uint16_t received_checksum = response->check_code;
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	88db      	ldrh	r3, [r3, #6]
 8001560:	827b      	strh	r3, [r7, #18]

    if (calculated_checksum != received_checksum) {
 8001562:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001564:	8a7b      	ldrh	r3, [r7, #18]
 8001566:	429a      	cmp	r2, r3
 8001568:	d006      	beq.n	8001578 <decode_packet+0xa8>
    	printf("Checksum error: Calculated 0x%04X, Received 0x%04X. Packet discarded.\r\n", calculated_checksum, received_checksum);
 800156a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800156c:	8a7a      	ldrh	r2, [r7, #18]
 800156e:	4619      	mov	r1, r3
 8001570:	4893      	ldr	r0, [pc, #588]	@ (80017c0 <decode_packet+0x2f0>)
 8001572:	f00b fde7 	bl	800d144 <iprintf>
        return; // Discard packet
 8001576:	e11b      	b.n	80017b0 <decode_packet+0x2e0>
    }

    float start_angle_deg = ((float)(response->start_angle >> 1) / 64.0f); // Rshiftbit(FSA,1)/64
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	885b      	ldrh	r3, [r3, #2]
 800157c:	085b      	lsrs	r3, r3, #1
 800157e:	b29b      	uxth	r3, r3
 8001580:	ee07 3a90 	vmov	s15, r3
 8001584:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001588:	eddf 6a8e 	vldr	s13, [pc, #568]	@ 80017c4 <decode_packet+0x2f4>
 800158c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001590:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float end_angle_deg = ((float)(response->end_angle >> 1) / 64.0f); // Rshiftbit(LSA,1)/64
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	889b      	ldrh	r3, [r3, #4]
 8001598:	085b      	lsrs	r3, r3, #1
 800159a:	b29b      	uxth	r3, r3
 800159c:	ee07 3a90 	vmov	s15, r3
 80015a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015a4:	eddf 6a87 	vldr	s13, [pc, #540]	@ 80017c4 <decode_packet+0x2f4>
 80015a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015ac:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // Adjust angles to be within 0-360 range
    if (start_angle_deg > 360.0f) start_angle_deg -= 360.0f;
 80015b0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80015b4:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 80017c8 <decode_packet+0x2f8>
 80015b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c0:	dd07      	ble.n	80015d2 <decode_packet+0x102>
 80015c2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80015c6:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80017c8 <decode_packet+0x2f8>
 80015ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015ce:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    if (end_angle_deg > 360.0f) end_angle_deg -= 360.0f;
 80015d2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80015d6:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 80017c8 <decode_packet+0x2f8>
 80015da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e2:	dd07      	ble.n	80015f4 <decode_packet+0x124>
 80015e4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80015e8:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 80017c8 <decode_packet+0x2f8>
 80015ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015f0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    if (response->sample_quantity > 0) {
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	785b      	ldrb	r3, [r3, #1]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	f000 80d9 	beq.w	80017b0 <decode_packet+0x2e0>
        // printf("Samples:\r\n");
        float diff_angle_deg = 0;
 80015fe:	f04f 0300 	mov.w	r3, #0
 8001602:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (response->sample_quantity > 1) {
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	785b      	ldrb	r3, [r3, #1]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d916      	bls.n	800163a <decode_packet+0x16a>
            diff_angle_deg = end_angle_deg - start_angle_deg;
 800160c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001610:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001614:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001618:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            if (diff_angle_deg < 0) {
 800161c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001620:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001628:	d507      	bpl.n	800163a <decode_packet+0x16a>
                diff_angle_deg += 360.0f;
 800162a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800162e:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 80017c8 <decode_packet+0x2f8>
 8001632:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001636:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            }
        }

        for (int i = 0; i < response->sample_quantity; i++) {
 800163a:	2300      	movs	r3, #0
 800163c:	627b      	str	r3, [r7, #36]	@ 0x24
 800163e:	e0b0      	b.n	80017a2 <decode_packet+0x2d2>
            uint16_t raw_distance = response->samples[i];
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001644:	3204      	adds	r2, #4
 8001646:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800164a:	823b      	strh	r3, [r7, #16]
            float distance_mm = (float)raw_distance / 4.0f;
 800164c:	8a3b      	ldrh	r3, [r7, #16]
 800164e:	ee07 3a90 	vmov	s15, r3
 8001652:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001656:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800165a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800165e:	edc7 7a03 	vstr	s15, [r7, #12]

            float current_angle_deg;
            if (response->sample_quantity == 1) {
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	785b      	ldrb	r3, [r3, #1]
 8001666:	2b01      	cmp	r3, #1
 8001668:	d102      	bne.n	8001670 <decode_packet+0x1a0>
                current_angle_deg = start_angle_deg;
 800166a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800166c:	623b      	str	r3, [r7, #32]
 800166e:	e017      	b.n	80016a0 <decode_packet+0x1d0>
            } else {
                current_angle_deg = start_angle_deg + (diff_angle_deg / (response->sample_quantity - 1)) * i;
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	785b      	ldrb	r3, [r3, #1]
 8001674:	3b01      	subs	r3, #1
 8001676:	ee07 3a90 	vmov	s15, r3
 800167a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800167e:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8001682:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001688:	ee07 3a90 	vmov	s15, r3
 800168c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001690:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001694:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001698:	ee77 7a27 	vadd.f32	s15, s14, s15
 800169c:	edc7 7a08 	vstr	s15, [r7, #32]
            }

            // Second-level analysis (Geometric Correction)
            float ang_correct = 0.0f;
 80016a0:	f04f 0300 	mov.w	r3, #0
 80016a4:	61fb      	str	r3, [r7, #28]
            if (distance_mm > 0.0f) {
 80016a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80016aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b2:	dd27      	ble.n	8001704 <decode_packet+0x234>
                ang_correct = atanf(21.8f * (155.3f - distance_mm) / (155.3f * distance_mm)) * (180.0f / M_PI);
 80016b4:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80017cc <decode_packet+0x2fc>
 80016b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80016bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016c0:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80017d0 <decode_packet+0x300>
 80016c4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80016cc:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 80017cc <decode_packet+0x2fc>
 80016d0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80016d4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80016d8:	eeb0 0a66 	vmov.f32	s0, s13
 80016dc:	f00f fa42 	bl	8010b64 <atanf>
 80016e0:	ee10 3a10 	vmov	r3, s0
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7fe ff57 	bl	8000598 <__aeabi_f2d>
 80016ea:	a333      	add	r3, pc, #204	@ (adr r3, 80017b8 <decode_packet+0x2e8>)
 80016ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f0:	f7fe ffaa 	bl	8000648 <__aeabi_dmul>
 80016f4:	4602      	mov	r2, r0
 80016f6:	460b      	mov	r3, r1
 80016f8:	4610      	mov	r0, r2
 80016fa:	4619      	mov	r1, r3
 80016fc:	f7ff fa9c 	bl	8000c38 <__aeabi_d2f>
 8001700:	4603      	mov	r3, r0
 8001702:	61fb      	str	r3, [r7, #28]
            }
            current_angle_deg += ang_correct;
 8001704:	ed97 7a08 	vldr	s14, [r7, #32]
 8001708:	edd7 7a07 	vldr	s15, [r7, #28]
 800170c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001710:	edc7 7a08 	vstr	s15, [r7, #32]

            if (current_angle_deg >= 360.0f) current_angle_deg -= 360.0f;
 8001714:	edd7 7a08 	vldr	s15, [r7, #32]
 8001718:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80017c8 <decode_packet+0x2f8>
 800171c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001724:	db08      	blt.n	8001738 <decode_packet+0x268>
 8001726:	edd7 7a08 	vldr	s15, [r7, #32]
 800172a:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80017c8 <decode_packet+0x2f8>
 800172e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001732:	edc7 7a08 	vstr	s15, [r7, #32]
 8001736:	e00e      	b.n	8001756 <decode_packet+0x286>
            else if (current_angle_deg < 0.0f) current_angle_deg += 360.0f;
 8001738:	edd7 7a08 	vldr	s15, [r7, #32]
 800173c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001744:	d507      	bpl.n	8001756 <decode_packet+0x286>
 8001746:	edd7 7a08 	vldr	s15, [r7, #32]
 800174a:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80017c8 <decode_packet+0x2f8>
 800174e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001752:	edc7 7a08 	vstr	s15, [r7, #32]

            // Store in 360-degree buffer
            int index = (int)(current_angle_deg + 0.5f);
 8001756:	edd7 7a08 	vldr	s15, [r7, #32]
 800175a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800175e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001762:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001766:	ee17 3a90 	vmov	r3, s15
 800176a:	61bb      	str	r3, [r7, #24]
            if (index >= NB_DEGRES) index = 0;
 800176c:	69bb      	ldr	r3, [r7, #24]
 800176e:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001772:	db01      	blt.n	8001778 <decode_packet+0x2a8>
 8001774:	2300      	movs	r3, #0
 8001776:	61bb      	str	r3, [r7, #24]

            if (distance_mm > 0) {
 8001778:	edd7 7a03 	vldr	s15, [r7, #12]
 800177c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001784:	dd0a      	ble.n	800179c <decode_packet+0x2cc>
                 g_scan_distances_mm[index] = (uint16_t)distance_mm;
 8001786:	edd7 7a03 	vldr	s15, [r7, #12]
 800178a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800178e:	ee17 3a90 	vmov	r3, s15
 8001792:	b299      	uxth	r1, r3
 8001794:	4a0f      	ldr	r2, [pc, #60]	@ (80017d4 <decode_packet+0x304>)
 8001796:	69bb      	ldr	r3, [r7, #24]
 8001798:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (int i = 0; i < response->sample_quantity; i++) {
 800179c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800179e:	3301      	adds	r3, #1
 80017a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	785b      	ldrb	r3, [r3, #1]
 80017a6:	461a      	mov	r2, r3
 80017a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017aa:	4293      	cmp	r3, r2
 80017ac:	f6ff af48 	blt.w	8001640 <decode_packet+0x170>
            }
        }
    }
}
 80017b0:	3740      	adds	r7, #64	@ 0x40
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	1a63c1f8 	.word	0x1a63c1f8
 80017bc:	404ca5dc 	.word	0x404ca5dc
 80017c0:	08011a90 	.word	0x08011a90
 80017c4:	42800000 	.word	0x42800000
 80017c8:	43b40000 	.word	0x43b40000
 80017cc:	431b4ccd 	.word	0x431b4ccd
 80017d0:	41ae6666 	.word	0x41ae6666
 80017d4:	20000400 	.word	0x20000400

080017d8 <ydlidar_detect_objects>:
uint16_t ydlidar_get_distance(uint16_t angle_deg) {
    if (angle_deg >= NB_DEGRES) return 0;
    return g_scan_distances_mm[angle_deg];
}

void ydlidar_detect_objects(LidarObject_t* objects, uint8_t* object_count) {
 80017d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80017dc:	ed2d 8b02 	vpush	{d8}
 80017e0:	b091      	sub	sp, #68	@ 0x44
 80017e2:	af04      	add	r7, sp, #16
 80017e4:	6078      	str	r0, [r7, #4]
 80017e6:	6039      	str	r1, [r7, #0]
    *object_count = 0;
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	2200      	movs	r2, #0
 80017ec:	701a      	strb	r2, [r3, #0]
    int points_in_object = 0;
 80017ee:	2300      	movs	r3, #0
 80017f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float sum_dist = 0;
 80017f2:	f04f 0300 	mov.w	r3, #0
 80017f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    float start_angle = -1;
 80017f8:	4b9d      	ldr	r3, [pc, #628]	@ (8001a70 <ydlidar_detect_objects+0x298>)
 80017fa:	627b      	str	r3, [r7, #36]	@ 0x24
    float end_angle = -1;
 80017fc:	4b9c      	ldr	r3, [pc, #624]	@ (8001a70 <ydlidar_detect_objects+0x298>)
 80017fe:	61fb      	str	r3, [r7, #28]

    for (int i = 0; i < NB_DEGRES; i++) {
 8001800:	2300      	movs	r3, #0
 8001802:	623b      	str	r3, [r7, #32]
 8001804:	e11b      	b.n	8001a3e <ydlidar_detect_objects+0x266>
        uint16_t dist_curr = g_scan_distances_mm[i];
 8001806:	4a9b      	ldr	r2, [pc, #620]	@ (8001a74 <ydlidar_detect_objects+0x29c>)
 8001808:	6a3b      	ldr	r3, [r7, #32]
 800180a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800180e:	837b      	strh	r3, [r7, #26]

        if (dist_curr == 0) {
 8001810:	8b7b      	ldrh	r3, [r7, #26]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d104      	bne.n	8001820 <ydlidar_detect_objects+0x48>
            // No data at this angle, treat as potential break
            if (points_in_object > 0) {
 8001816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001818:	2b00      	cmp	r3, #0
 800181a:	f340 810a 	ble.w	8001a32 <ydlidar_detect_objects+0x25a>
                // Object ended by lack of data
                goto finalize_object;
 800181e:	e025      	b.n	800186c <ydlidar_detect_objects+0x94>
            }
            continue;
        }

        uint16_t dist_prev = (i > 0) ? g_scan_distances_mm[i - 1] : 0;
 8001820:	6a3b      	ldr	r3, [r7, #32]
 8001822:	2b00      	cmp	r3, #0
 8001824:	dd05      	ble.n	8001832 <ydlidar_detect_objects+0x5a>
 8001826:	6a3b      	ldr	r3, [r7, #32]
 8001828:	3b01      	subs	r3, #1
 800182a:	4a92      	ldr	r2, [pc, #584]	@ (8001a74 <ydlidar_detect_objects+0x29c>)
 800182c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001830:	e000      	b.n	8001834 <ydlidar_detect_objects+0x5c>
 8001832:	2300      	movs	r3, #0
 8001834:	833b      	strh	r3, [r7, #24]

        // Discontinuity check
        if (points_in_object > 0 && fabsf((float)dist_curr - (float)dist_prev) > DETECT_THRESHOLD) {
 8001836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001838:	2b00      	cmp	r3, #0
 800183a:	f340 80e1 	ble.w	8001a00 <ydlidar_detect_objects+0x228>
 800183e:	8b7b      	ldrh	r3, [r7, #26]
 8001840:	ee07 3a90 	vmov	s15, r3
 8001844:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001848:	8b3b      	ldrh	r3, [r7, #24]
 800184a:	ee07 3a90 	vmov	s15, r3
 800184e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001852:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001856:	eef0 7ae7 	vabs.f32	s15, s15
 800185a:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8001a78 <ydlidar_detect_objects+0x2a0>
 800185e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001866:	f340 80cb 	ble.w	8001a00 <ydlidar_detect_objects+0x228>
            finalize_object: ;
 800186a:	bf00      	nop
            // Calculate width and filter
            float avg_dist = sum_dist / points_in_object;
 800186c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800186e:	ee07 3a90 	vmov	s15, r3
 8001872:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001876:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 800187a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800187e:	edc7 7a05 	vstr	s15, [r7, #20]
            float angular_width = (float)points_in_object; // Simplified as 1 point approx 1 deg
 8001882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001884:	ee07 3a90 	vmov	s15, r3
 8001888:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800188c:	edc7 7a04 	vstr	s15, [r7, #16]
            float width_mm = 2.0f * avg_dist * tanf((angular_width * M_PI / 180.0f) / 2.0f);
 8001890:	edd7 7a05 	vldr	s15, [r7, #20]
 8001894:	ee37 8aa7 	vadd.f32	s16, s15, s15
 8001898:	6938      	ldr	r0, [r7, #16]
 800189a:	f7fe fe7d 	bl	8000598 <__aeabi_f2d>
 800189e:	a372      	add	r3, pc, #456	@ (adr r3, 8001a68 <ydlidar_detect_objects+0x290>)
 80018a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a4:	f7fe fed0 	bl	8000648 <__aeabi_dmul>
 80018a8:	4602      	mov	r2, r0
 80018aa:	460b      	mov	r3, r1
 80018ac:	4610      	mov	r0, r2
 80018ae:	4619      	mov	r1, r3
 80018b0:	f04f 0200 	mov.w	r2, #0
 80018b4:	4b71      	ldr	r3, [pc, #452]	@ (8001a7c <ydlidar_detect_objects+0x2a4>)
 80018b6:	f7fe fff1 	bl	800089c <__aeabi_ddiv>
 80018ba:	4602      	mov	r2, r0
 80018bc:	460b      	mov	r3, r1
 80018be:	4610      	mov	r0, r2
 80018c0:	4619      	mov	r1, r3
 80018c2:	f04f 0200 	mov.w	r2, #0
 80018c6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80018ca:	f7fe ffe7 	bl	800089c <__aeabi_ddiv>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4610      	mov	r0, r2
 80018d4:	4619      	mov	r1, r3
 80018d6:	f7ff f9af 	bl	8000c38 <__aeabi_d2f>
 80018da:	4603      	mov	r3, r0
 80018dc:	ee00 3a10 	vmov	s0, r3
 80018e0:	f00f faa6 	bl	8010e30 <tanf>
 80018e4:	eef0 7a40 	vmov.f32	s15, s0
 80018e8:	ee68 7a27 	vmul.f32	s15, s16, s15
 80018ec:	edc7 7a03 	vstr	s15, [r7, #12]

            if (width_mm >= MIN_OBJECT_WIDTH_MM && width_mm <= MAX_OBJECT_WIDTH_MM &&
 80018f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80018f4:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8001a78 <ydlidar_detect_objects+0x2a0>
 80018f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001900:	db76      	blt.n	80019f0 <ydlidar_detect_objects+0x218>
 8001902:	edd7 7a03 	vldr	s15, [r7, #12]
 8001906:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8001a80 <ydlidar_detect_objects+0x2a8>
 800190a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800190e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001912:	d86d      	bhi.n	80019f0 <ydlidar_detect_objects+0x218>
 8001914:	edd7 7a05 	vldr	s15, [r7, #20]
 8001918:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8001a84 <ydlidar_detect_objects+0x2ac>
 800191c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001924:	d864      	bhi.n	80019f0 <ydlidar_detect_objects+0x218>
                avg_dist <= MAX_DETECTION_DISTANCE_MM && points_in_object >= 2) {
 8001926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001928:	2b01      	cmp	r3, #1
 800192a:	dd61      	ble.n	80019f0 <ydlidar_detect_objects+0x218>
                
                if (*object_count < MAX_LIDAR_OBJECTS) {
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	2b13      	cmp	r3, #19
 8001932:	d85d      	bhi.n	80019f0 <ydlidar_detect_objects+0x218>
                    objects[*object_count].distance = avg_dist;
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	011b      	lsls	r3, r3, #4
 800193a:	687a      	ldr	r2, [r7, #4]
 800193c:	4413      	add	r3, r2
 800193e:	697a      	ldr	r2, [r7, #20]
 8001940:	605a      	str	r2, [r3, #4]
                    // Angle average (simplified, doesn't handle 0/360 wrap here)
                    objects[*object_count].angle = (start_angle + (float)(i-1)) / 2.0f;
 8001942:	6a3b      	ldr	r3, [r7, #32]
 8001944:	3b01      	subs	r3, #1
 8001946:	ee07 3a90 	vmov	s15, r3
 800194a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800194e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001952:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	011b      	lsls	r3, r3, #4
 800195c:	687a      	ldr	r2, [r7, #4]
 800195e:	4413      	add	r3, r2
 8001960:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001964:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001968:	edc3 7a00 	vstr	s15, [r3]
                    objects[*object_count].width_mm = width_mm;
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	011b      	lsls	r3, r3, #4
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	4413      	add	r3, r2
 8001976:	68fa      	ldr	r2, [r7, #12]
 8001978:	609a      	str	r2, [r3, #8]
                    objects[*object_count].size = points_in_object;
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	011b      	lsls	r3, r3, #4
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	4413      	add	r3, r2
 8001984:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001986:	60da      	str	r2, [r3, #12]
                    
                    printf("Detected Robot %d: Ang=%.1f, Dist=%.1f, Width=%.1f\r\n", 
                            *object_count, objects[*object_count].angle, 
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	781b      	ldrb	r3, [r3, #0]
                    printf("Detected Robot %d: Ang=%.1f, Dist=%.1f, Width=%.1f\r\n", 
 800198c:	461e      	mov	r6, r3
                            *object_count, objects[*object_count].angle, 
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	011b      	lsls	r3, r3, #4
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	4413      	add	r3, r2
 8001998:	681b      	ldr	r3, [r3, #0]
                    printf("Detected Robot %d: Ang=%.1f, Dist=%.1f, Width=%.1f\r\n", 
 800199a:	4618      	mov	r0, r3
 800199c:	f7fe fdfc 	bl	8000598 <__aeabi_f2d>
 80019a0:	4680      	mov	r8, r0
 80019a2:	4689      	mov	r9, r1
                            objects[*object_count].distance, objects[*object_count].width_mm);
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	011b      	lsls	r3, r3, #4
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	4413      	add	r3, r2
 80019ae:	685b      	ldr	r3, [r3, #4]
                    printf("Detected Robot %d: Ang=%.1f, Dist=%.1f, Width=%.1f\r\n", 
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7fe fdf1 	bl	8000598 <__aeabi_f2d>
 80019b6:	4604      	mov	r4, r0
 80019b8:	460d      	mov	r5, r1
                            objects[*object_count].distance, objects[*object_count].width_mm);
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	011b      	lsls	r3, r3, #4
 80019c0:	687a      	ldr	r2, [r7, #4]
 80019c2:	4413      	add	r3, r2
 80019c4:	689b      	ldr	r3, [r3, #8]
                    printf("Detected Robot %d: Ang=%.1f, Dist=%.1f, Width=%.1f\r\n", 
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7fe fde6 	bl	8000598 <__aeabi_f2d>
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80019d4:	e9cd 4500 	strd	r4, r5, [sp]
 80019d8:	4642      	mov	r2, r8
 80019da:	464b      	mov	r3, r9
 80019dc:	4631      	mov	r1, r6
 80019de:	482a      	ldr	r0, [pc, #168]	@ (8001a88 <ydlidar_detect_objects+0x2b0>)
 80019e0:	f00b fbb0 	bl	800d144 <iprintf>
                    (*object_count)++;
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	3301      	adds	r3, #1
 80019ea:	b2da      	uxtb	r2, r3
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	701a      	strb	r2, [r3, #0]
                }
            }
            // Reset for next object
            points_in_object = 0;
 80019f0:	2300      	movs	r3, #0
 80019f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            sum_dist = 0;
 80019f4:	f04f 0300 	mov.w	r3, #0
 80019f8:	62bb      	str	r3, [r7, #40]	@ 0x28
            if (dist_curr == 0) continue; 
 80019fa:	8b7b      	ldrh	r3, [r7, #26]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d01a      	beq.n	8001a36 <ydlidar_detect_objects+0x25e>
        }

        // Start or continue object
        if (points_in_object == 0) start_angle = (float)i;
 8001a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d106      	bne.n	8001a14 <ydlidar_detect_objects+0x23c>
 8001a06:	6a3b      	ldr	r3, [r7, #32]
 8001a08:	ee07 3a90 	vmov	s15, r3
 8001a0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a10:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        sum_dist += (float)dist_curr;
 8001a14:	8b7b      	ldrh	r3, [r7, #26]
 8001a16:	ee07 3a90 	vmov	s15, r3
 8001a1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a1e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001a22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a26:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
        points_in_object++;
 8001a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a30:	e002      	b.n	8001a38 <ydlidar_detect_objects+0x260>
            continue;
 8001a32:	bf00      	nop
 8001a34:	e000      	b.n	8001a38 <ydlidar_detect_objects+0x260>
            if (dist_curr == 0) continue; 
 8001a36:	bf00      	nop
    for (int i = 0; i < NB_DEGRES; i++) {
 8001a38:	6a3b      	ldr	r3, [r7, #32]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	623b      	str	r3, [r7, #32]
 8001a3e:	6a3b      	ldr	r3, [r7, #32]
 8001a40:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001a44:	f6ff aedf 	blt.w	8001806 <ydlidar_detect_objects+0x2e>
    }
    printf("Total Potential Targets: %d\r\n", *object_count);
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	480f      	ldr	r0, [pc, #60]	@ (8001a8c <ydlidar_detect_objects+0x2b4>)
 8001a50:	f00b fb78 	bl	800d144 <iprintf>
}
 8001a54:	bf00      	nop
 8001a56:	3734      	adds	r7, #52	@ 0x34
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	ecbd 8b02 	vpop	{d8}
 8001a5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001a62:	bf00      	nop
 8001a64:	f3af 8000 	nop.w
 8001a68:	54442d18 	.word	0x54442d18
 8001a6c:	400921fb 	.word	0x400921fb
 8001a70:	bf800000 	.word	0xbf800000
 8001a74:	20000400 	.word	0x20000400
 8001a78:	42480000 	.word	0x42480000
 8001a7c:	40668000 	.word	0x40668000
 8001a80:	43960000 	.word	0x43960000
 8001a84:	44fa0000 	.word	0x44fa0000
 8001a88:	08011ad8 	.word	0x08011ad8
 8001a8c:	08011b10 	.word	0x08011b10

08001a90 <Motor_Init>:
#include "motor.h"
#include <stdlib.h>
#include <math.h>

void Motor_Init(Motor_Handle_t* hmotor) {
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
    if (hmotor == NULL) return;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d033      	beq.n	8001b06 <Motor_Init+0x76>

    // Start PWM channels
    HAL_TIM_PWM_Start(hmotor->pwm_timer, hmotor->channel_fwd);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4610      	mov	r0, r2
 8001aaa:	f005 ff6f 	bl	800798c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(hmotor->pwm_timer, hmotor->channel_rev);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	4610      	mov	r0, r2
 8001aba:	f005 ff67 	bl	800798c <HAL_TIM_PWM_Start>

    // Start encoder timer
    HAL_TIM_Encoder_Start(hmotor->enc_timer, TIM_CHANNEL_ALL);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	68db      	ldr	r3, [r3, #12]
 8001ac2:	213c      	movs	r1, #60	@ 0x3c
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f006 f907 	bl	8007cd8 <HAL_TIM_Encoder_Start>

    hmotor->enc_prev_counter = __HAL_TIM_GET_COUNTER(hmotor->enc_timer);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	611a      	str	r2, [r3, #16]
    hmotor->total_ticks = 0;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2200      	movs	r2, #0
 8001adc:	621a      	str	r2, [r3, #32]
    hmotor->speed_rpm = 0.0f;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	f04f 0200 	mov.w	r2, #0
 8001ae4:	619a      	str	r2, [r3, #24]
    hmotor->speed_rad_s = 0.0f;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	f04f 0200 	mov.w	r2, #0
 8001aec:	61da      	str	r2, [r3, #28]

    // Ramp Init
    hmotor->current_pwm = 0.0f;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	f04f 0200 	mov.w	r2, #0
 8001af4:	625a      	str	r2, [r3, #36]	@ 0x24
    hmotor->target_pwm = 0.0f;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f04f 0200 	mov.w	r2, #0
 8001afc:	629a      	str	r2, [r3, #40]	@ 0x28
    hmotor->pwm_ramp_step = 5.0f;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4a03      	ldr	r2, [pc, #12]	@ (8001b10 <Motor_Init+0x80>)
 8001b02:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001b04:	e000      	b.n	8001b08 <Motor_Init+0x78>
    if (hmotor == NULL) return;
 8001b06:	bf00      	nop
}
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40a00000 	.word	0x40a00000

08001b14 <Motor_SetSpeed>:

void Motor_SetSpeed(Motor_Handle_t* hmotor, float pwm_percent) {
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	ed87 0a00 	vstr	s0, [r7]
    if (hmotor == NULL) return;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d01a      	beq.n	8001b5c <Motor_SetSpeed+0x48>

    // Clamp target
    if (pwm_percent > 100.0f) pwm_percent = 100.0f;
 8001b26:	edd7 7a00 	vldr	s15, [r7]
 8001b2a:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001b68 <Motor_SetSpeed+0x54>
 8001b2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b36:	dd02      	ble.n	8001b3e <Motor_SetSpeed+0x2a>
 8001b38:	4b0c      	ldr	r3, [pc, #48]	@ (8001b6c <Motor_SetSpeed+0x58>)
 8001b3a:	603b      	str	r3, [r7, #0]
 8001b3c:	e00a      	b.n	8001b54 <Motor_SetSpeed+0x40>
    else if (pwm_percent < -100.0f) pwm_percent = -100.0f;
 8001b3e:	edd7 7a00 	vldr	s15, [r7]
 8001b42:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001b70 <Motor_SetSpeed+0x5c>
 8001b46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b4e:	d501      	bpl.n	8001b54 <Motor_SetSpeed+0x40>
 8001b50:	4b08      	ldr	r3, [pc, #32]	@ (8001b74 <Motor_SetSpeed+0x60>)
 8001b52:	603b      	str	r3, [r7, #0]

    hmotor->target_pwm = pwm_percent;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	683a      	ldr	r2, [r7, #0]
 8001b58:	629a      	str	r2, [r3, #40]	@ 0x28
 8001b5a:	e000      	b.n	8001b5e <Motor_SetSpeed+0x4a>
    if (hmotor == NULL) return;
 8001b5c:	bf00      	nop
}
 8001b5e:	370c      	adds	r7, #12
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr
 8001b68:	42c80000 	.word	0x42c80000
 8001b6c:	42c80000 	.word	0x42c80000
 8001b70:	c2c80000 	.word	0xc2c80000
 8001b74:	c2c80000 	.word	0xc2c80000

08001b78 <Motor_UpdatePWM>:

void Motor_UpdatePWM(Motor_Handle_t* hmotor) {
 8001b78:	b5b0      	push	{r4, r5, r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
    if (hmotor == NULL) return;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	f000 81c3 	beq.w	8001f0e <Motor_UpdatePWM+0x396>

    // Ramping Logic
    float diff = hmotor->target_pwm - hmotor->current_pwm;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001b94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b98:	edc7 7a05 	vstr	s15, [r7, #20]
    
    if (diff > hmotor->pwm_ramp_step) {
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001ba2:	ed97 7a05 	vldr	s14, [r7, #20]
 8001ba6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001baa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bae:	dd0b      	ble.n	8001bc8 <Motor_UpdatePWM+0x50>
        hmotor->current_pwm += hmotor->pwm_ramp_step;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001bbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
 8001bc6:	e01b      	b.n	8001c00 <Motor_UpdatePWM+0x88>
    } else if (diff < -hmotor->pwm_ramp_step) {
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001bce:	eef1 7a67 	vneg.f32	s15, s15
 8001bd2:	ed97 7a05 	vldr	s14, [r7, #20]
 8001bd6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bde:	d50b      	bpl.n	8001bf8 <Motor_UpdatePWM+0x80>
        hmotor->current_pwm -= hmotor->pwm_ramp_step;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001bec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
 8001bf6:	e003      	b.n	8001c00 <Motor_UpdatePWM+0x88>
    } else {
        hmotor->current_pwm = hmotor->target_pwm;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    // Apply to Hardware
    float applied_pwm = hmotor->current_pwm;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c04:	613b      	str	r3, [r7, #16]
    uint32_t duty_cycle = (uint32_t)(fabs(applied_pwm) * hmotor->pwm_timer->Init.Period / 100.0f);
 8001c06:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c0a:	eef0 7ae7 	vabs.f32	s15, s15
 8001c0e:	ee17 0a90 	vmov	r0, s15
 8001c12:	f7fe fcc1 	bl	8000598 <__aeabi_f2d>
 8001c16:	4604      	mov	r4, r0
 8001c18:	460d      	mov	r5, r1
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7fe fc97 	bl	8000554 <__aeabi_ui2d>
 8001c26:	4602      	mov	r2, r0
 8001c28:	460b      	mov	r3, r1
 8001c2a:	4620      	mov	r0, r4
 8001c2c:	4629      	mov	r1, r5
 8001c2e:	f7fe fd0b 	bl	8000648 <__aeabi_dmul>
 8001c32:	4602      	mov	r2, r0
 8001c34:	460b      	mov	r3, r1
 8001c36:	4610      	mov	r0, r2
 8001c38:	4619      	mov	r1, r3
 8001c3a:	f04f 0200 	mov.w	r2, #0
 8001c3e:	4b85      	ldr	r3, [pc, #532]	@ (8001e54 <Motor_UpdatePWM+0x2dc>)
 8001c40:	f7fe fe2c 	bl	800089c <__aeabi_ddiv>
 8001c44:	4602      	mov	r2, r0
 8001c46:	460b      	mov	r3, r1
 8001c48:	4610      	mov	r0, r2
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	f7fe ffd4 	bl	8000bf8 <__aeabi_d2uiz>
 8001c50:	4603      	mov	r3, r0
 8001c52:	60fb      	str	r3, [r7, #12]

    if (applied_pwm > 0) { // Forward
 8001c54:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c58:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c60:	dd6e      	ble.n	8001d40 <Motor_UpdatePWM+0x1c8>
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_fwd, duty_cycle);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d105      	bne.n	8001c76 <Motor_UpdatePWM+0xfe>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	68fa      	ldr	r2, [r7, #12]
 8001c72:	635a      	str	r2, [r3, #52]	@ 0x34
 8001c74:	e02c      	b.n	8001cd0 <Motor_UpdatePWM+0x158>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	2b04      	cmp	r3, #4
 8001c7c:	d105      	bne.n	8001c8a <Motor_UpdatePWM+0x112>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	6393      	str	r3, [r2, #56]	@ 0x38
 8001c88:	e022      	b.n	8001cd0 <Motor_UpdatePWM+0x158>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	2b08      	cmp	r3, #8
 8001c90:	d105      	bne.n	8001c9e <Motor_UpdatePWM+0x126>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001c9c:	e018      	b.n	8001cd0 <Motor_UpdatePWM+0x158>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	2b0c      	cmp	r3, #12
 8001ca4:	d105      	bne.n	8001cb2 <Motor_UpdatePWM+0x13a>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cb0:	e00e      	b.n	8001cd0 <Motor_UpdatePWM+0x158>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	2b10      	cmp	r3, #16
 8001cb8:	d105      	bne.n	8001cc6 <Motor_UpdatePWM+0x14e>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	6493      	str	r3, [r2, #72]	@ 0x48
 8001cc4:	e004      	b.n	8001cd0 <Motor_UpdatePWM+0x158>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_rev, 0);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d105      	bne.n	8001ce4 <Motor_UpdatePWM+0x16c>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ce2:	e115      	b.n	8001f10 <Motor_UpdatePWM+0x398>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	2b04      	cmp	r3, #4
 8001cea:	d105      	bne.n	8001cf8 <Motor_UpdatePWM+0x180>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	6393      	str	r3, [r2, #56]	@ 0x38
 8001cf6:	e10b      	b.n	8001f10 <Motor_UpdatePWM+0x398>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	2b08      	cmp	r3, #8
 8001cfe:	d105      	bne.n	8001d0c <Motor_UpdatePWM+0x194>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	2300      	movs	r3, #0
 8001d08:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001d0a:	e101      	b.n	8001f10 <Motor_UpdatePWM+0x398>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	2b0c      	cmp	r3, #12
 8001d12:	d105      	bne.n	8001d20 <Motor_UpdatePWM+0x1a8>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d1e:	e0f7      	b.n	8001f10 <Motor_UpdatePWM+0x398>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	2b10      	cmp	r3, #16
 8001d26:	d105      	bne.n	8001d34 <Motor_UpdatePWM+0x1bc>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	2300      	movs	r3, #0
 8001d30:	6493      	str	r3, [r2, #72]	@ 0x48
 8001d32:	e0ed      	b.n	8001f10 <Motor_UpdatePWM+0x398>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d3e:	e0e7      	b.n	8001f10 <Motor_UpdatePWM+0x398>
    } else if (applied_pwm < 0) { // Reverse
 8001d40:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d44:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d4c:	d56e      	bpl.n	8001e2c <Motor_UpdatePWM+0x2b4>
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_fwd, 0);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d105      	bne.n	8001d62 <Motor_UpdatePWM+0x1ea>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d60:	e02c      	b.n	8001dbc <Motor_UpdatePWM+0x244>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	2b04      	cmp	r3, #4
 8001d68:	d105      	bne.n	8001d76 <Motor_UpdatePWM+0x1fe>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	2300      	movs	r3, #0
 8001d72:	6393      	str	r3, [r2, #56]	@ 0x38
 8001d74:	e022      	b.n	8001dbc <Motor_UpdatePWM+0x244>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	2b08      	cmp	r3, #8
 8001d7c:	d105      	bne.n	8001d8a <Motor_UpdatePWM+0x212>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	2300      	movs	r3, #0
 8001d86:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001d88:	e018      	b.n	8001dbc <Motor_UpdatePWM+0x244>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	2b0c      	cmp	r3, #12
 8001d90:	d105      	bne.n	8001d9e <Motor_UpdatePWM+0x226>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	2300      	movs	r3, #0
 8001d9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d9c:	e00e      	b.n	8001dbc <Motor_UpdatePWM+0x244>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	2b10      	cmp	r3, #16
 8001da4:	d105      	bne.n	8001db2 <Motor_UpdatePWM+0x23a>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	2300      	movs	r3, #0
 8001dae:	6493      	str	r3, [r2, #72]	@ 0x48
 8001db0:	e004      	b.n	8001dbc <Motor_UpdatePWM+0x244>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	2300      	movs	r3, #0
 8001dba:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_rev, duty_cycle);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d105      	bne.n	8001dd0 <Motor_UpdatePWM+0x258>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	68fa      	ldr	r2, [r7, #12]
 8001dcc:	635a      	str	r2, [r3, #52]	@ 0x34
 8001dce:	e09f      	b.n	8001f10 <Motor_UpdatePWM+0x398>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	2b04      	cmp	r3, #4
 8001dd6:	d105      	bne.n	8001de4 <Motor_UpdatePWM+0x26c>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	6393      	str	r3, [r2, #56]	@ 0x38
 8001de2:	e095      	b.n	8001f10 <Motor_UpdatePWM+0x398>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	2b08      	cmp	r3, #8
 8001dea:	d105      	bne.n	8001df8 <Motor_UpdatePWM+0x280>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001df6:	e08b      	b.n	8001f10 <Motor_UpdatePWM+0x398>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	2b0c      	cmp	r3, #12
 8001dfe:	d105      	bne.n	8001e0c <Motor_UpdatePWM+0x294>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e0a:	e081      	b.n	8001f10 <Motor_UpdatePWM+0x398>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	2b10      	cmp	r3, #16
 8001e12:	d105      	bne.n	8001e20 <Motor_UpdatePWM+0x2a8>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	6493      	str	r3, [r2, #72]	@ 0x48
 8001e1e:	e077      	b.n	8001f10 <Motor_UpdatePWM+0x398>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e2a:	e071      	b.n	8001f10 <Motor_UpdatePWM+0x398>
    } else { // Stop
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_fwd, 0);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d105      	bne.n	8001e40 <Motor_UpdatePWM+0x2c8>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e3e:	e02e      	b.n	8001e9e <Motor_UpdatePWM+0x326>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	2b04      	cmp	r3, #4
 8001e46:	d107      	bne.n	8001e58 <Motor_UpdatePWM+0x2e0>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	2300      	movs	r3, #0
 8001e50:	6393      	str	r3, [r2, #56]	@ 0x38
 8001e52:	e024      	b.n	8001e9e <Motor_UpdatePWM+0x326>
 8001e54:	40590000 	.word	0x40590000
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	2b08      	cmp	r3, #8
 8001e5e:	d105      	bne.n	8001e6c <Motor_UpdatePWM+0x2f4>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	2300      	movs	r3, #0
 8001e68:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001e6a:	e018      	b.n	8001e9e <Motor_UpdatePWM+0x326>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	2b0c      	cmp	r3, #12
 8001e72:	d105      	bne.n	8001e80 <Motor_UpdatePWM+0x308>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e7e:	e00e      	b.n	8001e9e <Motor_UpdatePWM+0x326>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	2b10      	cmp	r3, #16
 8001e86:	d105      	bne.n	8001e94 <Motor_UpdatePWM+0x31c>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	2300      	movs	r3, #0
 8001e90:	6493      	str	r3, [r2, #72]	@ 0x48
 8001e92:	e004      	b.n	8001e9e <Motor_UpdatePWM+0x326>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(hmotor->pwm_timer, hmotor->channel_rev, 0);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d105      	bne.n	8001eb2 <Motor_UpdatePWM+0x33a>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2200      	movs	r2, #0
 8001eae:	635a      	str	r2, [r3, #52]	@ 0x34
 8001eb0:	e02e      	b.n	8001f10 <Motor_UpdatePWM+0x398>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	2b04      	cmp	r3, #4
 8001eb8:	d105      	bne.n	8001ec6 <Motor_UpdatePWM+0x34e>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	6393      	str	r3, [r2, #56]	@ 0x38
 8001ec4:	e024      	b.n	8001f10 <Motor_UpdatePWM+0x398>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	2b08      	cmp	r3, #8
 8001ecc:	d105      	bne.n	8001eda <Motor_UpdatePWM+0x362>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001ed8:	e01a      	b.n	8001f10 <Motor_UpdatePWM+0x398>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	2b0c      	cmp	r3, #12
 8001ee0:	d105      	bne.n	8001eee <Motor_UpdatePWM+0x376>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	2300      	movs	r3, #0
 8001eea:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eec:	e010      	b.n	8001f10 <Motor_UpdatePWM+0x398>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	2b10      	cmp	r3, #16
 8001ef4:	d105      	bne.n	8001f02 <Motor_UpdatePWM+0x38a>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	2300      	movs	r3, #0
 8001efe:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f00:	e006      	b.n	8001f10 <Motor_UpdatePWM+0x398>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	2300      	movs	r3, #0
 8001f0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f0c:	e000      	b.n	8001f10 <Motor_UpdatePWM+0x398>
    if (hmotor == NULL) return;
 8001f0e:	bf00      	nop
    }
}
 8001f10:	3718      	adds	r7, #24
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bdb0      	pop	{r4, r5, r7, pc}
 8001f16:	bf00      	nop

08001f18 <Motor_UpdateSpeed>:

void Motor_UpdateSpeed(Motor_Handle_t* hmotor, float delta_time_s) {
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	ed87 0a00 	vstr	s0, [r7]
    if (hmotor == NULL || delta_time_s == 0.0f) return;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d05c      	beq.n	8001fe4 <Motor_UpdateSpeed+0xcc>
 8001f2a:	edd7 7a00 	vldr	s15, [r7]
 8001f2e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f36:	d055      	beq.n	8001fe4 <Motor_UpdateSpeed+0xcc>

    int32_t current_counter = __HAL_TIM_GET_COUNTER(hmotor->enc_timer);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f40:	613b      	str	r3, [r7, #16]
    int32_t delta_ticks;

    if (hmotor->enc_timer->Init.Period <= 65535) { // 16-bit timer
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	68db      	ldr	r3, [r3, #12]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f4c:	d209      	bcs.n	8001f62 <Motor_UpdateSpeed+0x4a>
        delta_ticks = (int16_t)(current_counter - hmotor->enc_prev_counter);
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	b29a      	uxth	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	691b      	ldr	r3, [r3, #16]
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	b21b      	sxth	r3, r3
 8001f5e:	617b      	str	r3, [r7, #20]
 8001f60:	e004      	b.n	8001f6c <Motor_UpdateSpeed+0x54>
    } else { // 32-bit timer
        delta_ticks = current_counter - hmotor->enc_prev_counter;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	691b      	ldr	r3, [r3, #16]
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	617b      	str	r3, [r7, #20]
    }

    hmotor->enc_prev_counter = current_counter;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	611a      	str	r2, [r3, #16]
    hmotor->total_ticks += delta_ticks;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a1a      	ldr	r2, [r3, #32]
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	441a      	add	r2, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	621a      	str	r2, [r3, #32]

    float revolutions_per_second = (float)delta_ticks / (float)hmotor->enc_resolution / delta_time_s;
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	ee07 3a90 	vmov	s15, r3
 8001f84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	695b      	ldr	r3, [r3, #20]
 8001f8c:	ee07 3a90 	vmov	s15, r3
 8001f90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f94:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001f98:	ed97 7a00 	vldr	s14, [r7]
 8001f9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fa0:	edc7 7a03 	vstr	s15, [r7, #12]
    hmotor->speed_rpm = revolutions_per_second * 60.0f;
 8001fa4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001fa8:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001ff8 <Motor_UpdateSpeed+0xe0>
 8001fac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	edc3 7a06 	vstr	s15, [r3, #24]
    hmotor->speed_rad_s = revolutions_per_second * 2.0f * M_PI;
 8001fb6:	edd7 7a03 	vldr	s15, [r7, #12]
 8001fba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001fbe:	ee17 0a90 	vmov	r0, s15
 8001fc2:	f7fe fae9 	bl	8000598 <__aeabi_f2d>
 8001fc6:	a30a      	add	r3, pc, #40	@ (adr r3, 8001ff0 <Motor_UpdateSpeed+0xd8>)
 8001fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fcc:	f7fe fb3c 	bl	8000648 <__aeabi_dmul>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	4610      	mov	r0, r2
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	f7fe fe2e 	bl	8000c38 <__aeabi_d2f>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	61da      	str	r2, [r3, #28]
 8001fe2:	e000      	b.n	8001fe6 <Motor_UpdateSpeed+0xce>
    if (hmotor == NULL || delta_time_s == 0.0f) return;
 8001fe4:	bf00      	nop
}
 8001fe6:	3718      	adds	r7, #24
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	f3af 8000 	nop.w
 8001ff0:	54442d18 	.word	0x54442d18
 8001ff4:	400921fb 	.word	0x400921fb
 8001ff8:	42700000 	.word	0x42700000

08001ffc <Motor_ResetEncoder>:

void Motor_ResetEncoder(Motor_Handle_t* hmotor) {
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
    if (hmotor == NULL) return;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d013      	beq.n	8002032 <Motor_ResetEncoder+0x36>

    // Reset Hardware Counter
    __HAL_TIM_SET_COUNTER(hmotor->enc_timer, 0);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2200      	movs	r2, #0
 8002012:	625a      	str	r2, [r3, #36]	@ 0x24

    // Reset Internal Variables
    hmotor->enc_prev_counter = 0;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2200      	movs	r2, #0
 8002018:	611a      	str	r2, [r3, #16]
    hmotor->total_ticks = 0;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2200      	movs	r2, #0
 800201e:	621a      	str	r2, [r3, #32]
    hmotor->speed_rpm = 0.0f;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	f04f 0200 	mov.w	r2, #0
 8002026:	619a      	str	r2, [r3, #24]
    hmotor->speed_rad_s = 0.0f;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f04f 0200 	mov.w	r2, #0
 800202e:	61da      	str	r2, [r3, #28]
 8002030:	e000      	b.n	8002034 <Motor_ResetEncoder+0x38>
    if (hmotor == NULL) return;
 8002032:	bf00      	nop
}
 8002034:	370c      	adds	r7, #12
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr

0800203e <Odom_Init>:
#include "odometry.h"
#include <math.h>

void Odom_Init(Odometry_t *odom) {
 800203e:	b480      	push	{r7}
 8002040:	b083      	sub	sp, #12
 8002042:	af00      	add	r7, sp, #0
 8002044:	6078      	str	r0, [r7, #4]
    odom->x = 0.0f;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f04f 0200 	mov.w	r2, #0
 800204c:	601a      	str	r2, [r3, #0]
    odom->y = 0.0f;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	f04f 0200 	mov.w	r2, #0
 8002054:	605a      	str	r2, [r3, #4]
    odom->theta = 0.0f;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f04f 0200 	mov.w	r2, #0
 800205c:	609a      	str	r2, [r3, #8]
}
 800205e:	bf00      	nop
 8002060:	370c      	adds	r7, #12
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr

0800206a <Odom_SetPosition>:

void Odom_SetPosition(Odometry_t *odom, float x, float y, float theta) {
 800206a:	b480      	push	{r7}
 800206c:	b085      	sub	sp, #20
 800206e:	af00      	add	r7, sp, #0
 8002070:	60f8      	str	r0, [r7, #12]
 8002072:	ed87 0a02 	vstr	s0, [r7, #8]
 8002076:	edc7 0a01 	vstr	s1, [r7, #4]
 800207a:	ed87 1a00 	vstr	s2, [r7]
    odom->x = x;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	68ba      	ldr	r2, [r7, #8]
 8002082:	601a      	str	r2, [r3, #0]
    odom->y = y;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	605a      	str	r2, [r3, #4]
    odom->theta = theta;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	683a      	ldr	r2, [r7, #0]
 800208e:	609a      	str	r2, [r3, #8]
}
 8002090:	bf00      	nop
 8002092:	3714      	adds	r7, #20
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr
 800209c:	0000      	movs	r0, r0
	...

080020a0 <Odom_Update>:

void Odom_Update(Odometry_t *odom, float v_left, float v_right, float dt) {
 80020a0:	b580      	push	{r7, lr}
 80020a2:	ed2d 8b02 	vpush	{d8}
 80020a6:	b08c      	sub	sp, #48	@ 0x30
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	ed87 0a02 	vstr	s0, [r7, #8]
 80020b0:	edc7 0a01 	vstr	s1, [r7, #4]
 80020b4:	ed87 1a00 	vstr	s2, [r7]
    // 1. Conversion rad/s -> mm/s
    float radius = WHEEL_DIAMETER / 2.0f;
 80020b8:	4b65      	ldr	r3, [pc, #404]	@ (8002250 <Odom_Update+0x1b0>)
 80020ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float linear_v_left = v_left * radius;
 80020bc:	ed97 7a02 	vldr	s14, [r7, #8]
 80020c0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80020c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020c8:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float linear_v_right = v_right * radius;
 80020cc:	ed97 7a01 	vldr	s14, [r7, #4]
 80020d0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80020d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020d8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // 2. Calcul des vitesses du robot
    float v_linear = (linear_v_right + linear_v_left) / 2.0f;
 80020dc:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80020e0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80020e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80020e8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80020ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020f0:	edc7 7a08 	vstr	s15, [r7, #32]
    float v_angular = (linear_v_right - linear_v_left) / WHEEL_TRACK;
 80020f4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80020f8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80020fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002100:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8002254 <Odom_Update+0x1b4>
 8002104:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002108:	edc7 7a07 	vstr	s15, [r7, #28]

    // 3. Intgration de la position (Mthode de Runge-Kutta d'ordre 1)
    // On utilise l'angle moyen pendant le dplacement pour plus de prcision
    float delta_theta = v_angular * dt;
 800210c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002110:	edd7 7a00 	vldr	s15, [r7]
 8002114:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002118:	edc7 7a06 	vstr	s15, [r7, #24]
    float avg_theta = odom->theta + (delta_theta / 2.0f);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	ed93 7a02 	vldr	s14, [r3, #8]
 8002122:	edd7 6a06 	vldr	s13, [r7, #24]
 8002126:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800212a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800212e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002132:	edc7 7a05 	vstr	s15, [r7, #20]

    odom->x += v_linear * cosf(avg_theta) * dt;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	ed93 8a00 	vldr	s16, [r3]
 800213c:	ed97 0a05 	vldr	s0, [r7, #20]
 8002140:	f00e fde4 	bl	8010d0c <cosf>
 8002144:	eeb0 7a40 	vmov.f32	s14, s0
 8002148:	edd7 7a08 	vldr	s15, [r7, #32]
 800214c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002150:	edd7 7a00 	vldr	s15, [r7]
 8002154:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002158:	ee78 7a27 	vadd.f32	s15, s16, s15
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	edc3 7a00 	vstr	s15, [r3]
    odom->y += v_linear * sinf(avg_theta) * dt;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	ed93 8a01 	vldr	s16, [r3, #4]
 8002168:	ed97 0a05 	vldr	s0, [r7, #20]
 800216c:	f00e fe1a 	bl	8010da4 <sinf>
 8002170:	eeb0 7a40 	vmov.f32	s14, s0
 8002174:	edd7 7a08 	vldr	s15, [r7, #32]
 8002178:	ee27 7a27 	vmul.f32	s14, s14, s15
 800217c:	edd7 7a00 	vldr	s15, [r7]
 8002180:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002184:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	edc3 7a01 	vstr	s15, [r3, #4]
    odom->theta += delta_theta;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	ed93 7a02 	vldr	s14, [r3, #8]
 8002194:	edd7 7a06 	vldr	s15, [r7, #24]
 8002198:	ee77 7a27 	vadd.f32	s15, s14, s15
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	edc3 7a02 	vstr	s15, [r3, #8]

    // 4. Normalisation de l'angle entre -PI et PI
    while (odom->theta > M_PI)  odom->theta -= 2.0f * M_PI;
 80021a2:	e012      	b.n	80021ca <Odom_Update+0x12a>
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7fe f9f5 	bl	8000598 <__aeabi_f2d>
 80021ae:	a322      	add	r3, pc, #136	@ (adr r3, 8002238 <Odom_Update+0x198>)
 80021b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021b4:	f7fe f890 	bl	80002d8 <__aeabi_dsub>
 80021b8:	4602      	mov	r2, r0
 80021ba:	460b      	mov	r3, r1
 80021bc:	4610      	mov	r0, r2
 80021be:	4619      	mov	r1, r3
 80021c0:	f7fe fd3a 	bl	8000c38 <__aeabi_d2f>
 80021c4:	4602      	mov	r2, r0
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	609a      	str	r2, [r3, #8]
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7fe f9e2 	bl	8000598 <__aeabi_f2d>
 80021d4:	a31a      	add	r3, pc, #104	@ (adr r3, 8002240 <Odom_Update+0x1a0>)
 80021d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021da:	f7fe fcc5 	bl	8000b68 <__aeabi_dcmpgt>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d1df      	bne.n	80021a4 <Odom_Update+0x104>
    while (odom->theta < -M_PI) odom->theta += 2.0f * M_PI;
 80021e4:	e012      	b.n	800220c <Odom_Update+0x16c>
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7fe f9d4 	bl	8000598 <__aeabi_f2d>
 80021f0:	a311      	add	r3, pc, #68	@ (adr r3, 8002238 <Odom_Update+0x198>)
 80021f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021f6:	f7fe f871 	bl	80002dc <__adddf3>
 80021fa:	4602      	mov	r2, r0
 80021fc:	460b      	mov	r3, r1
 80021fe:	4610      	mov	r0, r2
 8002200:	4619      	mov	r1, r3
 8002202:	f7fe fd19 	bl	8000c38 <__aeabi_d2f>
 8002206:	4602      	mov	r2, r0
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	609a      	str	r2, [r3, #8]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	4618      	mov	r0, r3
 8002212:	f7fe f9c1 	bl	8000598 <__aeabi_f2d>
 8002216:	a30c      	add	r3, pc, #48	@ (adr r3, 8002248 <Odom_Update+0x1a8>)
 8002218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800221c:	f7fe fc86 	bl	8000b2c <__aeabi_dcmplt>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d1df      	bne.n	80021e6 <Odom_Update+0x146>
}
 8002226:	bf00      	nop
 8002228:	bf00      	nop
 800222a:	3730      	adds	r7, #48	@ 0x30
 800222c:	46bd      	mov	sp, r7
 800222e:	ecbd 8b02 	vpop	{d8}
 8002232:	bd80      	pop	{r7, pc}
 8002234:	f3af 8000 	nop.w
 8002238:	54442d18 	.word	0x54442d18
 800223c:	401921fb 	.word	0x401921fb
 8002240:	54442d18 	.word	0x54442d18
 8002244:	400921fb 	.word	0x400921fb
 8002248:	54442d18 	.word	0x54442d18
 800224c:	c00921fb 	.word	0xc00921fb
 8002250:	42020000 	.word	0x42020000
 8002254:	43210000 	.word	0x43210000

08002258 <PID_Init>:
#include "pid.h"

void PID_Init(PID_Controller_t *pid, float kp, float ki, float kd, float dt, float out_min, float out_max) {
 8002258:	b580      	push	{r7, lr}
 800225a:	b088      	sub	sp, #32
 800225c:	af00      	add	r7, sp, #0
 800225e:	61f8      	str	r0, [r7, #28]
 8002260:	ed87 0a06 	vstr	s0, [r7, #24]
 8002264:	edc7 0a05 	vstr	s1, [r7, #20]
 8002268:	ed87 1a04 	vstr	s2, [r7, #16]
 800226c:	edc7 1a03 	vstr	s3, [r7, #12]
 8002270:	ed87 2a02 	vstr	s4, [r7, #8]
 8002274:	edc7 2a01 	vstr	s5, [r7, #4]
    pid->Kp = kp;
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	69ba      	ldr	r2, [r7, #24]
 800227c:	601a      	str	r2, [r3, #0]
    pid->Ki = ki;
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	697a      	ldr	r2, [r7, #20]
 8002282:	605a      	str	r2, [r3, #4]
    pid->Kd = kd;
 8002284:	69fb      	ldr	r3, [r7, #28]
 8002286:	693a      	ldr	r2, [r7, #16]
 8002288:	609a      	str	r2, [r3, #8]
    pid->dt = dt;
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	68fa      	ldr	r2, [r7, #12]
 800228e:	621a      	str	r2, [r3, #32]
    pid->out_min = out_min;
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	68ba      	ldr	r2, [r7, #8]
 8002294:	615a      	str	r2, [r3, #20]
    pid->out_max = out_max;
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	619a      	str	r2, [r3, #24]
    
    // On limite l'intgrale  la mme valeur que la sortie max par dfaut
    pid->integral_max = out_max; 
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	687a      	ldr	r2, [r7, #4]
 80022a0:	61da      	str	r2, [r3, #28]
    
    PID_Reset(pid);
 80022a2:	69f8      	ldr	r0, [r7, #28]
 80022a4:	f000 f804 	bl	80022b0 <PID_Reset>
}
 80022a8:	bf00      	nop
 80022aa:	3720      	adds	r7, #32
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <PID_Reset>:

void PID_Reset(PID_Controller_t *pid) {
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
    pid->prev_error = 0.0f;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f04f 0200 	mov.w	r2, #0
 80022be:	60da      	str	r2, [r3, #12]
    pid->integral = 0.0f;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f04f 0200 	mov.w	r2, #0
 80022c6:	611a      	str	r2, [r3, #16]
}
 80022c8:	bf00      	nop
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <PID_Compute>:

float PID_Compute(PID_Controller_t *pid, float setpoint, float measured) {
 80022d4:	b480      	push	{r7}
 80022d6:	b08b      	sub	sp, #44	@ 0x2c
 80022d8:	af00      	add	r7, sp, #0
 80022da:	60f8      	str	r0, [r7, #12]
 80022dc:	ed87 0a02 	vstr	s0, [r7, #8]
 80022e0:	edc7 0a01 	vstr	s1, [r7, #4]
    // 1. Calcul de l'erreur
    float error = setpoint - measured;
 80022e4:	ed97 7a02 	vldr	s14, [r7, #8]
 80022e8:	edd7 7a01 	vldr	s15, [r7, #4]
 80022ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022f0:	edc7 7a08 	vstr	s15, [r7, #32]

    // 2. Calcul du terme Proportionnel
    float P = pid->Kp * error;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	edd3 7a00 	vldr	s15, [r3]
 80022fa:	ed97 7a08 	vldr	s14, [r7, #32]
 80022fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002302:	edc7 7a07 	vstr	s15, [r7, #28]

    // 3. Calcul du terme Intgral avec Anti-Windup
    pid->integral += error * pid->dt;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	ed93 7a04 	vldr	s14, [r3, #16]
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	edd3 6a08 	vldr	s13, [r3, #32]
 8002312:	edd7 7a08 	vldr	s15, [r7, #32]
 8002316:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800231a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	edc3 7a04 	vstr	s15, [r3, #16]
    
    // Limitation de l'intgrale (Anti-windup)
    if (pid->integral > pid->integral_max) pid->integral = pid->integral_max;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	ed93 7a04 	vldr	s14, [r3, #16]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	edd3 7a07 	vldr	s15, [r3, #28]
 8002330:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002338:	dd04      	ble.n	8002344 <PID_Compute+0x70>
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	69da      	ldr	r2, [r3, #28]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	611a      	str	r2, [r3, #16]
 8002342:	e014      	b.n	800236e <PID_Compute+0x9a>
    else if (pid->integral < -pid->integral_max) pid->integral = -pid->integral_max;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	ed93 7a04 	vldr	s14, [r3, #16]
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	edd3 7a07 	vldr	s15, [r3, #28]
 8002350:	eef1 7a67 	vneg.f32	s15, s15
 8002354:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800235c:	d507      	bpl.n	800236e <PID_Compute+0x9a>
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	edd3 7a07 	vldr	s15, [r3, #28]
 8002364:	eef1 7a67 	vneg.f32	s15, s15
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	edc3 7a04 	vstr	s15, [r3, #16]
    
    float I = pid->Ki * pid->integral;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	ed93 7a01 	vldr	s14, [r3, #4]
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	edd3 7a04 	vldr	s15, [r3, #16]
 800237a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800237e:	edc7 7a06 	vstr	s15, [r7, #24]

    // 4. Calcul du terme Driv
    float derivative = (error - pid->prev_error) / pid->dt;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	edd3 7a03 	vldr	s15, [r3, #12]
 8002388:	ed97 7a08 	vldr	s14, [r7, #32]
 800238c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	ed93 7a08 	vldr	s14, [r3, #32]
 8002396:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800239a:	edc7 7a05 	vstr	s15, [r7, #20]
    float D = pid->Kd * derivative;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	edd3 7a02 	vldr	s15, [r3, #8]
 80023a4:	ed97 7a05 	vldr	s14, [r7, #20]
 80023a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ac:	edc7 7a04 	vstr	s15, [r7, #16]

    // 5. Calcul de la sortie totale
    float output = P + I + D;
 80023b0:	ed97 7a07 	vldr	s14, [r7, #28]
 80023b4:	edd7 7a06 	vldr	s15, [r7, #24]
 80023b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023bc:	ed97 7a04 	vldr	s14, [r7, #16]
 80023c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023c4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // 6. Saturation de la sortie
    if (output > pid->out_max) output = pid->out_max;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	edd3 7a06 	vldr	s15, [r3, #24]
 80023ce:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80023d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023da:	dd03      	ble.n	80023e4 <PID_Compute+0x110>
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	699b      	ldr	r3, [r3, #24]
 80023e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80023e2:	e00c      	b.n	80023fe <PID_Compute+0x12a>
    else if (output < pid->out_min) output = pid->out_min;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	edd3 7a05 	vldr	s15, [r3, #20]
 80023ea:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80023ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023f6:	d502      	bpl.n	80023fe <PID_Compute+0x12a>
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	695b      	ldr	r3, [r3, #20]
 80023fc:	627b      	str	r3, [r7, #36]	@ 0x24

    // 7. Sauvegarde de l'erreur pour le prochain tour
    pid->prev_error = error;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	6a3a      	ldr	r2, [r7, #32]
 8002402:	60da      	str	r2, [r3, #12]

    return output;
 8002404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002406:	ee07 3a90 	vmov	s15, r3
}
 800240a:	eeb0 0a67 	vmov.f32	s0, s15
 800240e:	372c      	adds	r7, #44	@ 0x2c
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <TOF_Init_All>:

//=============================================================================
// HIGH LEVEL API
//=============================================================================

void TOF_Init_All(void) {
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
    // 1. Reset all sensors (XSHUT Low)
    HAL_GPIO_WritePin(TOF1_XSHUT_GPIO_Port, TOF1_XSHUT_Pin, GPIO_PIN_RESET);
 800241e:	2200      	movs	r2, #0
 8002420:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002424:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002428:	f003 faf0 	bl	8005a0c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(TOF2_XSHUT_GPIO_Port, TOF2_XSHUT_Pin, GPIO_PIN_RESET);
 800242c:	2200      	movs	r2, #0
 800242e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002432:	4848      	ldr	r0, [pc, #288]	@ (8002554 <TOF_Init_All+0x13c>)
 8002434:	f003 faea 	bl	8005a0c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(TOF3_XSHUT_GPIO_Port, TOF3_XSHUT_Pin, GPIO_PIN_RESET);
 8002438:	2200      	movs	r2, #0
 800243a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800243e:	4845      	ldr	r0, [pc, #276]	@ (8002554 <TOF_Init_All+0x13c>)
 8002440:	f003 fae4 	bl	8005a0c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(TOF4_XSHUT_GPIO_Port, TOF4_XSHUT_Pin, GPIO_PIN_RESET);
 8002444:	2200      	movs	r2, #0
 8002446:	2108      	movs	r1, #8
 8002448:	4843      	ldr	r0, [pc, #268]	@ (8002558 <TOF_Init_All+0x140>)
 800244a:	f003 fadf 	bl	8005a0c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800244e:	200a      	movs	r0, #10
 8002450:	f002 fcec 	bl	8004e2c <HAL_Delay>

    // 2. Initialize TOF1 (Addr 0x60)
    HAL_GPIO_WritePin(TOF1_XSHUT_GPIO_Port, TOF1_XSHUT_Pin, GPIO_PIN_SET);
 8002454:	2201      	movs	r2, #1
 8002456:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800245a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800245e:	f003 fad5 	bl	8005a0c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8002462:	200a      	movs	r0, #10
 8002464:	f002 fce2 	bl	8004e2c <HAL_Delay>
    initVL53L0X(&tof1, 1, &hi2c1);
 8002468:	4a3c      	ldr	r2, [pc, #240]	@ (800255c <TOF_Init_All+0x144>)
 800246a:	2101      	movs	r1, #1
 800246c:	483c      	ldr	r0, [pc, #240]	@ (8002560 <TOF_Init_All+0x148>)
 800246e:	f000 fa02 	bl	8002876 <initVL53L0X>
    setAddress_VL53L0X(&tof1, 0x60);
 8002472:	2160      	movs	r1, #96	@ 0x60
 8002474:	483a      	ldr	r0, [pc, #232]	@ (8002560 <TOF_Init_All+0x148>)
 8002476:	f000 f9e9 	bl	800284c <setAddress_VL53L0X>
    startContinuous(&tof1, 0);
 800247a:	2100      	movs	r1, #0
 800247c:	4838      	ldr	r0, [pc, #224]	@ (8002560 <TOF_Init_All+0x148>)
 800247e:	f000 fe16 	bl	80030ae <startContinuous>

    // 3. Initialize TOF2 (Addr 0x62)
    HAL_GPIO_WritePin(TOF2_XSHUT_GPIO_Port, TOF2_XSHUT_Pin, GPIO_PIN_SET);
 8002482:	2201      	movs	r2, #1
 8002484:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002488:	4832      	ldr	r0, [pc, #200]	@ (8002554 <TOF_Init_All+0x13c>)
 800248a:	f003 fabf 	bl	8005a0c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800248e:	200a      	movs	r0, #10
 8002490:	f002 fccc 	bl	8004e2c <HAL_Delay>
    initVL53L0X(&tof2, 1, &hi2c1);
 8002494:	4a31      	ldr	r2, [pc, #196]	@ (800255c <TOF_Init_All+0x144>)
 8002496:	2101      	movs	r1, #1
 8002498:	4832      	ldr	r0, [pc, #200]	@ (8002564 <TOF_Init_All+0x14c>)
 800249a:	f000 f9ec 	bl	8002876 <initVL53L0X>
    setAddress_VL53L0X(&tof2, 0x62);
 800249e:	2162      	movs	r1, #98	@ 0x62
 80024a0:	4830      	ldr	r0, [pc, #192]	@ (8002564 <TOF_Init_All+0x14c>)
 80024a2:	f000 f9d3 	bl	800284c <setAddress_VL53L0X>
    startContinuous(&tof2, 0);
 80024a6:	2100      	movs	r1, #0
 80024a8:	482e      	ldr	r0, [pc, #184]	@ (8002564 <TOF_Init_All+0x14c>)
 80024aa:	f000 fe00 	bl	80030ae <startContinuous>

    // 4. Initialize TOF3 (Addr 0x64)
    HAL_GPIO_WritePin(TOF3_XSHUT_GPIO_Port, TOF3_XSHUT_Pin, GPIO_PIN_SET);
 80024ae:	2201      	movs	r2, #1
 80024b0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80024b4:	4827      	ldr	r0, [pc, #156]	@ (8002554 <TOF_Init_All+0x13c>)
 80024b6:	f003 faa9 	bl	8005a0c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80024ba:	200a      	movs	r0, #10
 80024bc:	f002 fcb6 	bl	8004e2c <HAL_Delay>
    initVL53L0X(&tof3, 1, &hi2c1);
 80024c0:	4a26      	ldr	r2, [pc, #152]	@ (800255c <TOF_Init_All+0x144>)
 80024c2:	2101      	movs	r1, #1
 80024c4:	4828      	ldr	r0, [pc, #160]	@ (8002568 <TOF_Init_All+0x150>)
 80024c6:	f000 f9d6 	bl	8002876 <initVL53L0X>
    setAddress_VL53L0X(&tof3, 0x64);
 80024ca:	2164      	movs	r1, #100	@ 0x64
 80024cc:	4826      	ldr	r0, [pc, #152]	@ (8002568 <TOF_Init_All+0x150>)
 80024ce:	f000 f9bd 	bl	800284c <setAddress_VL53L0X>
    startContinuous(&tof3, 0);
 80024d2:	2100      	movs	r1, #0
 80024d4:	4824      	ldr	r0, [pc, #144]	@ (8002568 <TOF_Init_All+0x150>)
 80024d6:	f000 fdea 	bl	80030ae <startContinuous>

    // 5. Initialize TOF4 (Addr 0x66)
    HAL_GPIO_WritePin(TOF4_XSHUT_GPIO_Port, TOF4_XSHUT_Pin, GPIO_PIN_SET);
 80024da:	2201      	movs	r2, #1
 80024dc:	2108      	movs	r1, #8
 80024de:	481e      	ldr	r0, [pc, #120]	@ (8002558 <TOF_Init_All+0x140>)
 80024e0:	f003 fa94 	bl	8005a0c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80024e4:	200a      	movs	r0, #10
 80024e6:	f002 fca1 	bl	8004e2c <HAL_Delay>
    initVL53L0X(&tof4, 1, &hi2c1);
 80024ea:	4a1c      	ldr	r2, [pc, #112]	@ (800255c <TOF_Init_All+0x144>)
 80024ec:	2101      	movs	r1, #1
 80024ee:	481f      	ldr	r0, [pc, #124]	@ (800256c <TOF_Init_All+0x154>)
 80024f0:	f000 f9c1 	bl	8002876 <initVL53L0X>
            setAddress_VL53L0X(&tof4, 0x66);
 80024f4:	2166      	movs	r1, #102	@ 0x66
 80024f6:	481d      	ldr	r0, [pc, #116]	@ (800256c <TOF_Init_All+0x154>)
 80024f8:	f000 f9a8 	bl	800284c <setAddress_VL53L0X>
            
            // Configure Interrupts for VOID detection (> 500mm)
            // On augmente le seuil  500mm pour ignorer la table (mesure  ~115mm)
            uint16_t threshold = 500; 
 80024fc:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002500:	80fb      	strh	r3, [r7, #6]
            
            TOF_Set_Interrupt_Threshold(&tof1, threshold);    TOF_Set_Interrupt_Threshold(&tof2, threshold);
 8002502:	88fb      	ldrh	r3, [r7, #6]
 8002504:	4619      	mov	r1, r3
 8002506:	4816      	ldr	r0, [pc, #88]	@ (8002560 <TOF_Init_All+0x148>)
 8002508:	f000 f832 	bl	8002570 <TOF_Set_Interrupt_Threshold>
 800250c:	88fb      	ldrh	r3, [r7, #6]
 800250e:	4619      	mov	r1, r3
 8002510:	4814      	ldr	r0, [pc, #80]	@ (8002564 <TOF_Init_All+0x14c>)
 8002512:	f000 f82d 	bl	8002570 <TOF_Set_Interrupt_Threshold>
    TOF_Set_Interrupt_Threshold(&tof3, threshold);
 8002516:	88fb      	ldrh	r3, [r7, #6]
 8002518:	4619      	mov	r1, r3
 800251a:	4813      	ldr	r0, [pc, #76]	@ (8002568 <TOF_Init_All+0x150>)
 800251c:	f000 f828 	bl	8002570 <TOF_Set_Interrupt_Threshold>
    TOF_Set_Interrupt_Threshold(&tof4, threshold);
 8002520:	88fb      	ldrh	r3, [r7, #6]
 8002522:	4619      	mov	r1, r3
 8002524:	4811      	ldr	r0, [pc, #68]	@ (800256c <TOF_Init_All+0x154>)
 8002526:	f000 f823 	bl	8002570 <TOF_Set_Interrupt_Threshold>

    // Start Continuous Mode
    startContinuous(&tof1, 0);
 800252a:	2100      	movs	r1, #0
 800252c:	480c      	ldr	r0, [pc, #48]	@ (8002560 <TOF_Init_All+0x148>)
 800252e:	f000 fdbe 	bl	80030ae <startContinuous>
    startContinuous(&tof2, 0);
 8002532:	2100      	movs	r1, #0
 8002534:	480b      	ldr	r0, [pc, #44]	@ (8002564 <TOF_Init_All+0x14c>)
 8002536:	f000 fdba 	bl	80030ae <startContinuous>
    startContinuous(&tof3, 0);
 800253a:	2100      	movs	r1, #0
 800253c:	480a      	ldr	r0, [pc, #40]	@ (8002568 <TOF_Init_All+0x150>)
 800253e:	f000 fdb6 	bl	80030ae <startContinuous>
    startContinuous(&tof4, 0);
 8002542:	2100      	movs	r1, #0
 8002544:	4809      	ldr	r0, [pc, #36]	@ (800256c <TOF_Init_All+0x154>)
 8002546:	f000 fdb2 	bl	80030ae <startContinuous>
}
 800254a:	bf00      	nop
 800254c:	3708      	adds	r7, #8
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	48000800 	.word	0x48000800
 8002558:	48000400 	.word	0x48000400
 800255c:	20000c08 	.word	0x20000c08
 8002560:	200006d4 	.word	0x200006d4
 8002564:	200006e8 	.word	0x200006e8
 8002568:	200006fc 	.word	0x200006fc
 800256c:	20000710 	.word	0x20000710

08002570 <TOF_Set_Interrupt_Threshold>:

void TOF_Set_Interrupt_Threshold(VL53L0X_Dev_t *dev, uint16_t threshold_mm) {
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	460b      	mov	r3, r1
 800257a:	807b      	strh	r3, [r7, #2]
    // 1. Set Threshold High
    writeReg16Bit(dev, SYSTEM_THRESH_HIGH, threshold_mm);
 800257c:	887b      	ldrh	r3, [r7, #2]
 800257e:	461a      	mov	r2, r3
 8002580:	210c      	movs	r1, #12
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f000 f858 	bl	8002638 <writeReg16Bit>
    writeReg16Bit(dev, SYSTEM_THRESH_LOW, 0); 
 8002588:	2200      	movs	r2, #0
 800258a:	210e      	movs	r1, #14
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f000 f853 	bl	8002638 <writeReg16Bit>

    // 2. Configure GPIO for "Level High" (Value > Thresh_High)
    // 0x02 = Level High (Active when distance > High Threshold)
    writeReg(dev, SYSTEM_INTERRUPT_CONFIG_GPIO, 0x02);
 8002592:	2202      	movs	r2, #2
 8002594:	210a      	movs	r1, #10
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f000 f826 	bl	80025e8 <writeReg>
    
    // 3. Ensure Polarity is Active Low (bit 4 = 0)
    // This matches STM32 GPIO_MODE_IT_FALLING
    uint8_t gpio_mux = readReg(dev, GPIO_HV_MUX_ACTIVE_HIGH);
 800259c:	2184      	movs	r1, #132	@ 0x84
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f000 f8a8 	bl	80026f4 <readReg>
 80025a4:	4603      	mov	r3, r0
 80025a6:	73fb      	strb	r3, [r7, #15]
    writeReg(dev, GPIO_HV_MUX_ACTIVE_HIGH, gpio_mux & ~0x10); 
 80025a8:	7bfb      	ldrb	r3, [r7, #15]
 80025aa:	f023 0310 	bic.w	r3, r3, #16
 80025ae:	b2db      	uxtb	r3, r3
 80025b0:	461a      	mov	r2, r3
 80025b2:	2184      	movs	r1, #132	@ 0x84
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f000 f817 	bl	80025e8 <writeReg>
    
    // 4. Clear any pending interrupt
    writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 80025ba:	2201      	movs	r2, #1
 80025bc:	210b      	movs	r1, #11
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f000 f812 	bl	80025e8 <writeReg>
}
 80025c4:	bf00      	nop
 80025c6:	3710      	adds	r7, #16
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <TOF_Clear_Interrupt>:

void TOF_Clear_Interrupt(VL53L0X_Dev_t *dev) {
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
    writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 80025d4:	2201      	movs	r2, #1
 80025d6:	210b      	movs	r1, #11
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	f000 f805 	bl	80025e8 <writeReg>
}
 80025de:	bf00      	nop
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
	...

080025e8 <writeReg>:
//=============================================================================
// LOW LEVEL DRIVER IMPLEMENTATION (ST)
//=============================================================================

// I2C Helpers
static void writeReg(VL53L0X_Dev_t *dev, uint8_t reg, uint8_t value) {
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b086      	sub	sp, #24
 80025ec:	af04      	add	r7, sp, #16
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	460b      	mov	r3, r1
 80025f2:	70fb      	strb	r3, [r7, #3]
 80025f4:	4613      	mov	r3, r2
 80025f6:	70bb      	strb	r3, [r7, #2]
  msgBuffer[0] = value;
 80025f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002630 <writeReg+0x48>)
 80025fa:	78bb      	ldrb	r3, [r7, #2]
 80025fc:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6818      	ldr	r0, [r3, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	791b      	ldrb	r3, [r3, #4]
 8002606:	4619      	mov	r1, r3
 8002608:	78fb      	ldrb	r3, [r7, #3]
 800260a:	b29a      	uxth	r2, r3
 800260c:	2364      	movs	r3, #100	@ 0x64
 800260e:	9302      	str	r3, [sp, #8]
 8002610:	2301      	movs	r3, #1
 8002612:	9301      	str	r3, [sp, #4]
 8002614:	4b06      	ldr	r3, [pc, #24]	@ (8002630 <writeReg+0x48>)
 8002616:	9300      	str	r3, [sp, #0]
 8002618:	2301      	movs	r3, #1
 800261a:	f003 fb0b 	bl	8005c34 <HAL_I2C_Mem_Write>
 800261e:	4603      	mov	r3, r0
 8002620:	461a      	mov	r2, r3
 8002622:	4b04      	ldr	r3, [pc, #16]	@ (8002634 <writeReg+0x4c>)
 8002624:	701a      	strb	r2, [r3, #0]
}
 8002626:	bf00      	nop
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	20000724 	.word	0x20000724
 8002634:	20000728 	.word	0x20000728

08002638 <writeReg16Bit>:

static void writeReg16Bit(VL53L0X_Dev_t *dev, uint8_t reg, uint16_t value){
 8002638:	b580      	push	{r7, lr}
 800263a:	b088      	sub	sp, #32
 800263c:	af04      	add	r7, sp, #16
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	460b      	mov	r3, r1
 8002642:	70fb      	strb	r3, [r7, #3]
 8002644:	4613      	mov	r3, r2
 8002646:	803b      	strh	r3, [r7, #0]
  uint8_t temp[2];
  temp[0] = (value >> 8) & 0xFF;
 8002648:	883b      	ldrh	r3, [r7, #0]
 800264a:	0a1b      	lsrs	r3, r3, #8
 800264c:	b29b      	uxth	r3, r3
 800264e:	b2db      	uxtb	r3, r3
 8002650:	733b      	strb	r3, [r7, #12]
  temp[1] = value & 0xFF;
 8002652:	883b      	ldrh	r3, [r7, #0]
 8002654:	b2db      	uxtb	r3, r3
 8002656:	737b      	strb	r3, [r7, #13]
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, temp, 2, I2C_TIMEOUT);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6818      	ldr	r0, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	791b      	ldrb	r3, [r3, #4]
 8002660:	4619      	mov	r1, r3
 8002662:	78fb      	ldrb	r3, [r7, #3]
 8002664:	b29a      	uxth	r2, r3
 8002666:	2364      	movs	r3, #100	@ 0x64
 8002668:	9302      	str	r3, [sp, #8]
 800266a:	2302      	movs	r3, #2
 800266c:	9301      	str	r3, [sp, #4]
 800266e:	f107 030c 	add.w	r3, r7, #12
 8002672:	9300      	str	r3, [sp, #0]
 8002674:	2301      	movs	r3, #1
 8002676:	f003 fadd 	bl	8005c34 <HAL_I2C_Mem_Write>
 800267a:	4603      	mov	r3, r0
 800267c:	461a      	mov	r2, r3
 800267e:	4b03      	ldr	r3, [pc, #12]	@ (800268c <writeReg16Bit+0x54>)
 8002680:	701a      	strb	r2, [r3, #0]
}
 8002682:	bf00      	nop
 8002684:	3710      	adds	r7, #16
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	20000728 	.word	0x20000728

08002690 <writeReg32Bit>:

static void writeReg32Bit(VL53L0X_Dev_t *dev, uint8_t reg, uint32_t value){
 8002690:	b580      	push	{r7, lr}
 8002692:	b08a      	sub	sp, #40	@ 0x28
 8002694:	af04      	add	r7, sp, #16
 8002696:	60f8      	str	r0, [r7, #12]
 8002698:	460b      	mov	r3, r1
 800269a:	607a      	str	r2, [r7, #4]
 800269c:	72fb      	strb	r3, [r7, #11]
  uint8_t temp[4];
  temp[0] = (value >> 24) & 0xFF;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	0e1b      	lsrs	r3, r3, #24
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	753b      	strb	r3, [r7, #20]
  temp[1] = (value >> 16) & 0xFF;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	0c1b      	lsrs	r3, r3, #16
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	757b      	strb	r3, [r7, #21]
  temp[2] = (value >> 8) & 0xFF;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	0a1b      	lsrs	r3, r3, #8
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	75bb      	strb	r3, [r7, #22]
  temp[3] = value & 0xFF;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	75fb      	strb	r3, [r7, #23]
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, temp, 4, I2C_TIMEOUT);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	6818      	ldr	r0, [r3, #0]
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	791b      	ldrb	r3, [r3, #4]
 80026c4:	4619      	mov	r1, r3
 80026c6:	7afb      	ldrb	r3, [r7, #11]
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	2364      	movs	r3, #100	@ 0x64
 80026cc:	9302      	str	r3, [sp, #8]
 80026ce:	2304      	movs	r3, #4
 80026d0:	9301      	str	r3, [sp, #4]
 80026d2:	f107 0314 	add.w	r3, r7, #20
 80026d6:	9300      	str	r3, [sp, #0]
 80026d8:	2301      	movs	r3, #1
 80026da:	f003 faab 	bl	8005c34 <HAL_I2C_Mem_Write>
 80026de:	4603      	mov	r3, r0
 80026e0:	461a      	mov	r2, r3
 80026e2:	4b03      	ldr	r3, [pc, #12]	@ (80026f0 <writeReg32Bit+0x60>)
 80026e4:	701a      	strb	r2, [r3, #0]
}
 80026e6:	bf00      	nop
 80026e8:	3718      	adds	r7, #24
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	20000728 	.word	0x20000728

080026f4 <readReg>:

static uint8_t readReg(VL53L0X_Dev_t *dev, uint8_t reg) {
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b088      	sub	sp, #32
 80026f8:	af04      	add	r7, sp, #16
 80026fa:	6078      	str	r0, [r7, #4]
 80026fc:	460b      	mov	r3, r1
 80026fe:	70fb      	strb	r3, [r7, #3]
  uint8_t value;
  i2cStat = HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6818      	ldr	r0, [r3, #0]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	791b      	ldrb	r3, [r3, #4]
 8002708:	f043 0301 	orr.w	r3, r3, #1
 800270c:	b2db      	uxtb	r3, r3
 800270e:	4619      	mov	r1, r3
 8002710:	78fb      	ldrb	r3, [r7, #3]
 8002712:	b29a      	uxth	r2, r3
 8002714:	2364      	movs	r3, #100	@ 0x64
 8002716:	9302      	str	r3, [sp, #8]
 8002718:	2301      	movs	r3, #1
 800271a:	9301      	str	r3, [sp, #4]
 800271c:	4b08      	ldr	r3, [pc, #32]	@ (8002740 <readReg+0x4c>)
 800271e:	9300      	str	r3, [sp, #0]
 8002720:	2301      	movs	r3, #1
 8002722:	f003 fb9b 	bl	8005e5c <HAL_I2C_Mem_Read>
 8002726:	4603      	mov	r3, r0
 8002728:	461a      	mov	r2, r3
 800272a:	4b06      	ldr	r3, [pc, #24]	@ (8002744 <readReg+0x50>)
 800272c:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 800272e:	4b04      	ldr	r3, [pc, #16]	@ (8002740 <readReg+0x4c>)
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	73fb      	strb	r3, [r7, #15]
  return value;
 8002734:	7bfb      	ldrb	r3, [r7, #15]
}
 8002736:	4618      	mov	r0, r3
 8002738:	3710      	adds	r7, #16
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	20000724 	.word	0x20000724
 8002744:	20000728 	.word	0x20000728

08002748 <readReg16Bit>:

static uint16_t readReg16Bit(VL53L0X_Dev_t *dev, uint8_t reg) {
 8002748:	b580      	push	{r7, lr}
 800274a:	b088      	sub	sp, #32
 800274c:	af04      	add	r7, sp, #16
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	460b      	mov	r3, r1
 8002752:	70fb      	strb	r3, [r7, #3]
  uint16_t value;
  i2cStat = HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6818      	ldr	r0, [r3, #0]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	791b      	ldrb	r3, [r3, #4]
 800275c:	f043 0301 	orr.w	r3, r3, #1
 8002760:	b2db      	uxtb	r3, r3
 8002762:	4619      	mov	r1, r3
 8002764:	78fb      	ldrb	r3, [r7, #3]
 8002766:	b29a      	uxth	r2, r3
 8002768:	2364      	movs	r3, #100	@ 0x64
 800276a:	9302      	str	r3, [sp, #8]
 800276c:	2302      	movs	r3, #2
 800276e:	9301      	str	r3, [sp, #4]
 8002770:	4b0c      	ldr	r3, [pc, #48]	@ (80027a4 <readReg16Bit+0x5c>)
 8002772:	9300      	str	r3, [sp, #0]
 8002774:	2301      	movs	r3, #1
 8002776:	f003 fb71 	bl	8005e5c <HAL_I2C_Mem_Read>
 800277a:	4603      	mov	r3, r0
 800277c:	461a      	mov	r2, r3
 800277e:	4b0a      	ldr	r3, [pc, #40]	@ (80027a8 <readReg16Bit+0x60>)
 8002780:	701a      	strb	r2, [r3, #0]
  value = (uint16_t)((msgBuffer[0] << 8) | msgBuffer[1]);
 8002782:	4b08      	ldr	r3, [pc, #32]	@ (80027a4 <readReg16Bit+0x5c>)
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	b21b      	sxth	r3, r3
 8002788:	021b      	lsls	r3, r3, #8
 800278a:	b21a      	sxth	r2, r3
 800278c:	4b05      	ldr	r3, [pc, #20]	@ (80027a4 <readReg16Bit+0x5c>)
 800278e:	785b      	ldrb	r3, [r3, #1]
 8002790:	b21b      	sxth	r3, r3
 8002792:	4313      	orrs	r3, r2
 8002794:	b21b      	sxth	r3, r3
 8002796:	81fb      	strh	r3, [r7, #14]
  return value;
 8002798:	89fb      	ldrh	r3, [r7, #14]
}
 800279a:	4618      	mov	r0, r3
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	20000724 	.word	0x20000724
 80027a8:	20000728 	.word	0x20000728

080027ac <writeMulti>:
  i2cStat = HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, msgBuffer, 4, I2C_TIMEOUT);
  value = (uint32_t)((msgBuffer[0] << 24) | (msgBuffer[1] << 16) | (msgBuffer[2] << 8) | msgBuffer[3]);
  return value;
}

static void writeMulti(VL53L0X_Dev_t *dev, uint8_t reg, uint8_t const *src, uint8_t count){
 80027ac:	b590      	push	{r4, r7, lr}
 80027ae:	b089      	sub	sp, #36	@ 0x24
 80027b0:	af04      	add	r7, sp, #16
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	607a      	str	r2, [r7, #4]
 80027b6:	461a      	mov	r2, r3
 80027b8:	460b      	mov	r3, r1
 80027ba:	72fb      	strb	r3, [r7, #11]
 80027bc:	4613      	mov	r3, r2
 80027be:	72bb      	strb	r3, [r7, #10]
  i2cStat = HAL_I2C_Mem_Write(dev->I2cHandle, dev->I2cDevAddr | I2C_WRITE, reg, 1, (uint8_t*)src, count, I2C_TIMEOUT);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6818      	ldr	r0, [r3, #0]
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	791b      	ldrb	r3, [r3, #4]
 80027c8:	461c      	mov	r4, r3
 80027ca:	7afb      	ldrb	r3, [r7, #11]
 80027cc:	b29a      	uxth	r2, r3
 80027ce:	7abb      	ldrb	r3, [r7, #10]
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	2164      	movs	r1, #100	@ 0x64
 80027d4:	9102      	str	r1, [sp, #8]
 80027d6:	9301      	str	r3, [sp, #4]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	9300      	str	r3, [sp, #0]
 80027dc:	2301      	movs	r3, #1
 80027de:	4621      	mov	r1, r4
 80027e0:	f003 fa28 	bl	8005c34 <HAL_I2C_Mem_Write>
 80027e4:	4603      	mov	r3, r0
 80027e6:	461a      	mov	r2, r3
 80027e8:	4b02      	ldr	r3, [pc, #8]	@ (80027f4 <writeMulti+0x48>)
 80027ea:	701a      	strb	r2, [r3, #0]
}
 80027ec:	bf00      	nop
 80027ee:	3714      	adds	r7, #20
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd90      	pop	{r4, r7, pc}
 80027f4:	20000728 	.word	0x20000728

080027f8 <readMulti>:

static void readMulti(VL53L0X_Dev_t *dev, uint8_t reg, uint8_t * dst, uint8_t count) {
 80027f8:	b590      	push	{r4, r7, lr}
 80027fa:	b089      	sub	sp, #36	@ 0x24
 80027fc:	af04      	add	r7, sp, #16
 80027fe:	60f8      	str	r0, [r7, #12]
 8002800:	607a      	str	r2, [r7, #4]
 8002802:	461a      	mov	r2, r3
 8002804:	460b      	mov	r3, r1
 8002806:	72fb      	strb	r3, [r7, #11]
 8002808:	4613      	mov	r3, r2
 800280a:	72bb      	strb	r3, [r7, #10]
	i2cStat = HAL_I2C_Mem_Read(dev->I2cHandle, dev->I2cDevAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	6818      	ldr	r0, [r3, #0]
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	791b      	ldrb	r3, [r3, #4]
 8002814:	f043 0301 	orr.w	r3, r3, #1
 8002818:	b2db      	uxtb	r3, r3
 800281a:	461c      	mov	r4, r3
 800281c:	7afb      	ldrb	r3, [r7, #11]
 800281e:	b29a      	uxth	r2, r3
 8002820:	7abb      	ldrb	r3, [r7, #10]
 8002822:	b29b      	uxth	r3, r3
 8002824:	2164      	movs	r1, #100	@ 0x64
 8002826:	9102      	str	r1, [sp, #8]
 8002828:	9301      	str	r3, [sp, #4]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	9300      	str	r3, [sp, #0]
 800282e:	2301      	movs	r3, #1
 8002830:	4621      	mov	r1, r4
 8002832:	f003 fb13 	bl	8005e5c <HAL_I2C_Mem_Read>
 8002836:	4603      	mov	r3, r0
 8002838:	461a      	mov	r2, r3
 800283a:	4b03      	ldr	r3, [pc, #12]	@ (8002848 <readMulti+0x50>)
 800283c:	701a      	strb	r2, [r3, #0]
}
 800283e:	bf00      	nop
 8002840:	3714      	adds	r7, #20
 8002842:	46bd      	mov	sp, r7
 8002844:	bd90      	pop	{r4, r7, pc}
 8002846:	bf00      	nop
 8002848:	20000728 	.word	0x20000728

0800284c <setAddress_VL53L0X>:


// Public Methods

void setAddress_VL53L0X(VL53L0X_Dev_t *dev, uint8_t new_addr) {
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	460b      	mov	r3, r1
 8002856:	70fb      	strb	r3, [r7, #3]
  writeReg(dev, I2C_SLAVE_DEVICE_ADDRESS, (new_addr>>1) & 0x7F );
 8002858:	78fb      	ldrb	r3, [r7, #3]
 800285a:	085b      	lsrs	r3, r3, #1
 800285c:	b2db      	uxtb	r3, r3
 800285e:	461a      	mov	r2, r3
 8002860:	218a      	movs	r1, #138	@ 0x8a
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f7ff fec0 	bl	80025e8 <writeReg>
  dev->I2cDevAddr = new_addr;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	78fa      	ldrb	r2, [r7, #3]
 800286c:	711a      	strb	r2, [r3, #4]
}
 800286e:	bf00      	nop
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}

08002876 <initVL53L0X>:

uint8_t getAddress_VL53L0X(VL53L0X_Dev_t *dev) {
  return dev->I2cDevAddr;
}

uint8_t initVL53L0X(VL53L0X_Dev_t *dev, bool io_2v8, I2C_HandleTypeDef *handler){
 8002876:	b580      	push	{r7, lr}
 8002878:	b088      	sub	sp, #32
 800287a:	af00      	add	r7, sp, #0
 800287c:	60f8      	str	r0, [r7, #12]
 800287e:	460b      	mov	r3, r1
 8002880:	607a      	str	r2, [r7, #4]
 8002882:	72fb      	strb	r3, [r7, #11]
  // Handler
  dev->I2cHandle = handler;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	601a      	str	r2, [r3, #0]
  dev->I2cDevAddr = ADDRESS_DEFAULT;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	2252      	movs	r2, #82	@ 0x52
 800288e:	711a      	strb	r2, [r3, #4]
  dev->ioTimeout = 0;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2200      	movs	r2, #0
 8002894:	80da      	strh	r2, [r3, #6]
  dev->isTimeout = false;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2200      	movs	r2, #0
 800289a:	721a      	strb	r2, [r3, #8]

  if (io_2v8)
 800289c:	7afb      	ldrb	r3, [r7, #11]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d00c      	beq.n	80028bc <initVL53L0X+0x46>
  {
    writeReg(dev, VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(dev, VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 80028a2:	2189      	movs	r1, #137	@ 0x89
 80028a4:	68f8      	ldr	r0, [r7, #12]
 80028a6:	f7ff ff25 	bl	80026f4 <readReg>
 80028aa:	4603      	mov	r3, r0
    writeReg(dev, VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 80028ac:	f043 0301 	orr.w	r3, r3, #1
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	461a      	mov	r2, r3
 80028b4:	2189      	movs	r1, #137	@ 0x89
 80028b6:	68f8      	ldr	r0, [r7, #12]
 80028b8:	f7ff fe96 	bl	80025e8 <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(dev, 0x88, 0x00);
 80028bc:	2200      	movs	r2, #0
 80028be:	2188      	movs	r1, #136	@ 0x88
 80028c0:	68f8      	ldr	r0, [r7, #12]
 80028c2:	f7ff fe91 	bl	80025e8 <writeReg>
  writeReg(dev, 0x80, 0x01);
 80028c6:	2201      	movs	r2, #1
 80028c8:	2180      	movs	r1, #128	@ 0x80
 80028ca:	68f8      	ldr	r0, [r7, #12]
 80028cc:	f7ff fe8c 	bl	80025e8 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 80028d0:	2201      	movs	r2, #1
 80028d2:	21ff      	movs	r1, #255	@ 0xff
 80028d4:	68f8      	ldr	r0, [r7, #12]
 80028d6:	f7ff fe87 	bl	80025e8 <writeReg>
  writeReg(dev, 0x00, 0x00);
 80028da:	2200      	movs	r2, #0
 80028dc:	2100      	movs	r1, #0
 80028de:	68f8      	ldr	r0, [r7, #12]
 80028e0:	f7ff fe82 	bl	80025e8 <writeReg>
  dev->stopVariable = readReg(dev, 0x91);
 80028e4:	2191      	movs	r1, #145	@ 0x91
 80028e6:	68f8      	ldr	r0, [r7, #12]
 80028e8:	f7ff ff04 	bl	80026f4 <readReg>
 80028ec:	4603      	mov	r3, r0
 80028ee:	461a      	mov	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	731a      	strb	r2, [r3, #12]
  writeReg(dev, 0x00, 0x01);
 80028f4:	2201      	movs	r2, #1
 80028f6:	2100      	movs	r1, #0
 80028f8:	68f8      	ldr	r0, [r7, #12]
 80028fa:	f7ff fe75 	bl	80025e8 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 80028fe:	2200      	movs	r2, #0
 8002900:	21ff      	movs	r1, #255	@ 0xff
 8002902:	68f8      	ldr	r0, [r7, #12]
 8002904:	f7ff fe70 	bl	80025e8 <writeReg>
  writeReg(dev, 0x80, 0x00);
 8002908:	2200      	movs	r2, #0
 800290a:	2180      	movs	r1, #128	@ 0x80
 800290c:	68f8      	ldr	r0, [r7, #12]
 800290e:	f7ff fe6b 	bl	80025e8 <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(dev, MSRC_CONFIG_CONTROL, readReg(dev, MSRC_CONFIG_CONTROL) | 0x12);
 8002912:	2160      	movs	r1, #96	@ 0x60
 8002914:	68f8      	ldr	r0, [r7, #12]
 8002916:	f7ff feed 	bl	80026f4 <readReg>
 800291a:	4603      	mov	r3, r0
 800291c:	f043 0312 	orr.w	r3, r3, #18
 8002920:	b2db      	uxtb	r3, r3
 8002922:	461a      	mov	r2, r3
 8002924:	2160      	movs	r1, #96	@ 0x60
 8002926:	68f8      	ldr	r0, [r7, #12]
 8002928:	f7ff fe5e 	bl	80025e8 <writeReg>
  setSignalRateLimit(dev, 0.25);
 800292c:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 8002930:	68f8      	ldr	r0, [r7, #12]
 8002932:	f000 fa61 	bl	8002df8 <setSignalRateLimit>
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0xFF);
 8002936:	22ff      	movs	r2, #255	@ 0xff
 8002938:	2101      	movs	r1, #1
 800293a:	68f8      	ldr	r0, [r7, #12]
 800293c:	f7ff fe54 	bl	80025e8 <writeReg>

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(dev, &spad_count, &spad_type_is_aperture)) { return false; }
 8002940:	f107 021b 	add.w	r2, r7, #27
 8002944:	f107 031c 	add.w	r3, r7, #28
 8002948:	4619      	mov	r1, r3
 800294a:	68f8      	ldr	r0, [r7, #12]
 800294c:	f000 fbfe 	bl	800314c <getSpadInfo>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d101      	bne.n	800295a <initVL53L0X+0xe4>
 8002956:	2300      	movs	r3, #0
 8002958:	e249      	b.n	8002dee <initVL53L0X+0x578>

  uint8_t ref_spad_map[6];
  readMulti(dev, GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 800295a:	f107 0214 	add.w	r2, r7, #20
 800295e:	2306      	movs	r3, #6
 8002960:	21b0      	movs	r1, #176	@ 0xb0
 8002962:	68f8      	ldr	r0, [r7, #12]
 8002964:	f7ff ff48 	bl	80027f8 <readMulti>

  writeReg(dev, 0xFF, 0x01);
 8002968:	2201      	movs	r2, #1
 800296a:	21ff      	movs	r1, #255	@ 0xff
 800296c:	68f8      	ldr	r0, [r7, #12]
 800296e:	f7ff fe3b 	bl	80025e8 <writeReg>
  writeReg(dev, DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8002972:	2200      	movs	r2, #0
 8002974:	214f      	movs	r1, #79	@ 0x4f
 8002976:	68f8      	ldr	r0, [r7, #12]
 8002978:	f7ff fe36 	bl	80025e8 <writeReg>
  writeReg(dev, DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 800297c:	222c      	movs	r2, #44	@ 0x2c
 800297e:	214e      	movs	r1, #78	@ 0x4e
 8002980:	68f8      	ldr	r0, [r7, #12]
 8002982:	f7ff fe31 	bl	80025e8 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 8002986:	2200      	movs	r2, #0
 8002988:	21ff      	movs	r1, #255	@ 0xff
 800298a:	68f8      	ldr	r0, [r7, #12]
 800298c:	f7ff fe2c 	bl	80025e8 <writeReg>
  writeReg(dev, GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 8002990:	22b4      	movs	r2, #180	@ 0xb4
 8002992:	21b6      	movs	r1, #182	@ 0xb6
 8002994:	68f8      	ldr	r0, [r7, #12]
 8002996:	f7ff fe27 	bl	80025e8 <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 800299a:	7efb      	ldrb	r3, [r7, #27]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d001      	beq.n	80029a4 <initVL53L0X+0x12e>
 80029a0:	230c      	movs	r3, #12
 80029a2:	e000      	b.n	80029a6 <initVL53L0X+0x130>
 80029a4:	2300      	movs	r3, #0
 80029a6:	777b      	strb	r3, [r7, #29]
  uint8_t spads_enabled = 0;
 80029a8:	2300      	movs	r3, #0
 80029aa:	77fb      	strb	r3, [r7, #31]

  for (uint8_t i = 0; i < 48; i++)
 80029ac:	2300      	movs	r3, #0
 80029ae:	77bb      	strb	r3, [r7, #30]
 80029b0:	e039      	b.n	8002a26 <initVL53L0X+0x1b0>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 80029b2:	7fba      	ldrb	r2, [r7, #30]
 80029b4:	7f7b      	ldrb	r3, [r7, #29]
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d303      	bcc.n	80029c2 <initVL53L0X+0x14c>
 80029ba:	7f3b      	ldrb	r3, [r7, #28]
 80029bc:	7ffa      	ldrb	r2, [r7, #31]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d11a      	bne.n	80029f8 <initVL53L0X+0x182>
    {
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 80029c2:	7fbb      	ldrb	r3, [r7, #30]
 80029c4:	08db      	lsrs	r3, r3, #3
 80029c6:	b2d8      	uxtb	r0, r3
 80029c8:	4603      	mov	r3, r0
 80029ca:	3320      	adds	r3, #32
 80029cc:	443b      	add	r3, r7
 80029ce:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80029d2:	b25a      	sxtb	r2, r3
 80029d4:	7fbb      	ldrb	r3, [r7, #30]
 80029d6:	f003 0307 	and.w	r3, r3, #7
 80029da:	2101      	movs	r1, #1
 80029dc:	fa01 f303 	lsl.w	r3, r1, r3
 80029e0:	b25b      	sxtb	r3, r3
 80029e2:	43db      	mvns	r3, r3
 80029e4:	b25b      	sxtb	r3, r3
 80029e6:	4013      	ands	r3, r2
 80029e8:	b25a      	sxtb	r2, r3
 80029ea:	4603      	mov	r3, r0
 80029ec:	b2d2      	uxtb	r2, r2
 80029ee:	3320      	adds	r3, #32
 80029f0:	443b      	add	r3, r7
 80029f2:	f803 2c0c 	strb.w	r2, [r3, #-12]
 80029f6:	e013      	b.n	8002a20 <initVL53L0X+0x1aa>
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 80029f8:	7fbb      	ldrb	r3, [r7, #30]
 80029fa:	08db      	lsrs	r3, r3, #3
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	3320      	adds	r3, #32
 8002a00:	443b      	add	r3, r7
 8002a02:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002a06:	461a      	mov	r2, r3
 8002a08:	7fbb      	ldrb	r3, [r7, #30]
 8002a0a:	f003 0307 	and.w	r3, r3, #7
 8002a0e:	fa42 f303 	asr.w	r3, r2, r3
 8002a12:	f003 0301 	and.w	r3, r3, #1
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d002      	beq.n	8002a20 <initVL53L0X+0x1aa>
    {
      spads_enabled++;
 8002a1a:	7ffb      	ldrb	r3, [r7, #31]
 8002a1c:	3301      	adds	r3, #1
 8002a1e:	77fb      	strb	r3, [r7, #31]
  for (uint8_t i = 0; i < 48; i++)
 8002a20:	7fbb      	ldrb	r3, [r7, #30]
 8002a22:	3301      	adds	r3, #1
 8002a24:	77bb      	strb	r3, [r7, #30]
 8002a26:	7fbb      	ldrb	r3, [r7, #30]
 8002a28:	2b2f      	cmp	r3, #47	@ 0x2f
 8002a2a:	d9c2      	bls.n	80029b2 <initVL53L0X+0x13c>
    }
  }

  writeMulti(dev, GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8002a2c:	f107 0214 	add.w	r2, r7, #20
 8002a30:	2306      	movs	r3, #6
 8002a32:	21b0      	movs	r1, #176	@ 0xb0
 8002a34:	68f8      	ldr	r0, [r7, #12]
 8002a36:	f7ff feb9 	bl	80027ac <writeMulti>

  // -- VL53L0X_load_tuning_settings() begin
  writeReg(dev, 0xFF, 0x01);
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	21ff      	movs	r1, #255	@ 0xff
 8002a3e:	68f8      	ldr	r0, [r7, #12]
 8002a40:	f7ff fdd2 	bl	80025e8 <writeReg>
  writeReg(dev, 0x00, 0x00);
 8002a44:	2200      	movs	r2, #0
 8002a46:	2100      	movs	r1, #0
 8002a48:	68f8      	ldr	r0, [r7, #12]
 8002a4a:	f7ff fdcd 	bl	80025e8 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8002a4e:	2200      	movs	r2, #0
 8002a50:	21ff      	movs	r1, #255	@ 0xff
 8002a52:	68f8      	ldr	r0, [r7, #12]
 8002a54:	f7ff fdc8 	bl	80025e8 <writeReg>
  writeReg(dev, 0x09, 0x00);
 8002a58:	2200      	movs	r2, #0
 8002a5a:	2109      	movs	r1, #9
 8002a5c:	68f8      	ldr	r0, [r7, #12]
 8002a5e:	f7ff fdc3 	bl	80025e8 <writeReg>
  writeReg(dev, 0x10, 0x00);
 8002a62:	2200      	movs	r2, #0
 8002a64:	2110      	movs	r1, #16
 8002a66:	68f8      	ldr	r0, [r7, #12]
 8002a68:	f7ff fdbe 	bl	80025e8 <writeReg>
  writeReg(dev, 0x11, 0x00);
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	2111      	movs	r1, #17
 8002a70:	68f8      	ldr	r0, [r7, #12]
 8002a72:	f7ff fdb9 	bl	80025e8 <writeReg>

  writeReg(dev, 0x24, 0x01);
 8002a76:	2201      	movs	r2, #1
 8002a78:	2124      	movs	r1, #36	@ 0x24
 8002a7a:	68f8      	ldr	r0, [r7, #12]
 8002a7c:	f7ff fdb4 	bl	80025e8 <writeReg>
  writeReg(dev, 0x25, 0xFF);
 8002a80:	22ff      	movs	r2, #255	@ 0xff
 8002a82:	2125      	movs	r1, #37	@ 0x25
 8002a84:	68f8      	ldr	r0, [r7, #12]
 8002a86:	f7ff fdaf 	bl	80025e8 <writeReg>
  writeReg(dev, 0x75, 0x00);
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	2175      	movs	r1, #117	@ 0x75
 8002a8e:	68f8      	ldr	r0, [r7, #12]
 8002a90:	f7ff fdaa 	bl	80025e8 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8002a94:	2201      	movs	r2, #1
 8002a96:	21ff      	movs	r1, #255	@ 0xff
 8002a98:	68f8      	ldr	r0, [r7, #12]
 8002a9a:	f7ff fda5 	bl	80025e8 <writeReg>
  writeReg(dev, 0x4E, 0x2C);
 8002a9e:	222c      	movs	r2, #44	@ 0x2c
 8002aa0:	214e      	movs	r1, #78	@ 0x4e
 8002aa2:	68f8      	ldr	r0, [r7, #12]
 8002aa4:	f7ff fda0 	bl	80025e8 <writeReg>
  writeReg(dev, 0x48, 0x00);
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	2148      	movs	r1, #72	@ 0x48
 8002aac:	68f8      	ldr	r0, [r7, #12]
 8002aae:	f7ff fd9b 	bl	80025e8 <writeReg>
  writeReg(dev, 0x30, 0x20);
 8002ab2:	2220      	movs	r2, #32
 8002ab4:	2130      	movs	r1, #48	@ 0x30
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f7ff fd96 	bl	80025e8 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8002abc:	2200      	movs	r2, #0
 8002abe:	21ff      	movs	r1, #255	@ 0xff
 8002ac0:	68f8      	ldr	r0, [r7, #12]
 8002ac2:	f7ff fd91 	bl	80025e8 <writeReg>
  writeReg(dev, 0x30, 0x09);
 8002ac6:	2209      	movs	r2, #9
 8002ac8:	2130      	movs	r1, #48	@ 0x30
 8002aca:	68f8      	ldr	r0, [r7, #12]
 8002acc:	f7ff fd8c 	bl	80025e8 <writeReg>
  writeReg(dev, 0x54, 0x00);
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	2154      	movs	r1, #84	@ 0x54
 8002ad4:	68f8      	ldr	r0, [r7, #12]
 8002ad6:	f7ff fd87 	bl	80025e8 <writeReg>
  writeReg(dev, 0x31, 0x04);
 8002ada:	2204      	movs	r2, #4
 8002adc:	2131      	movs	r1, #49	@ 0x31
 8002ade:	68f8      	ldr	r0, [r7, #12]
 8002ae0:	f7ff fd82 	bl	80025e8 <writeReg>
  writeReg(dev, 0x32, 0x03);
 8002ae4:	2203      	movs	r2, #3
 8002ae6:	2132      	movs	r1, #50	@ 0x32
 8002ae8:	68f8      	ldr	r0, [r7, #12]
 8002aea:	f7ff fd7d 	bl	80025e8 <writeReg>
  writeReg(dev, 0x40, 0x83);
 8002aee:	2283      	movs	r2, #131	@ 0x83
 8002af0:	2140      	movs	r1, #64	@ 0x40
 8002af2:	68f8      	ldr	r0, [r7, #12]
 8002af4:	f7ff fd78 	bl	80025e8 <writeReg>
  writeReg(dev, 0x46, 0x25);
 8002af8:	2225      	movs	r2, #37	@ 0x25
 8002afa:	2146      	movs	r1, #70	@ 0x46
 8002afc:	68f8      	ldr	r0, [r7, #12]
 8002afe:	f7ff fd73 	bl	80025e8 <writeReg>
  writeReg(dev, 0x60, 0x00);
 8002b02:	2200      	movs	r2, #0
 8002b04:	2160      	movs	r1, #96	@ 0x60
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f7ff fd6e 	bl	80025e8 <writeReg>
  writeReg(dev, 0x27, 0x00);
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	2127      	movs	r1, #39	@ 0x27
 8002b10:	68f8      	ldr	r0, [r7, #12]
 8002b12:	f7ff fd69 	bl	80025e8 <writeReg>
  writeReg(dev, 0x50, 0x06);
 8002b16:	2206      	movs	r2, #6
 8002b18:	2150      	movs	r1, #80	@ 0x50
 8002b1a:	68f8      	ldr	r0, [r7, #12]
 8002b1c:	f7ff fd64 	bl	80025e8 <writeReg>
  writeReg(dev, 0x51, 0x00);
 8002b20:	2200      	movs	r2, #0
 8002b22:	2151      	movs	r1, #81	@ 0x51
 8002b24:	68f8      	ldr	r0, [r7, #12]
 8002b26:	f7ff fd5f 	bl	80025e8 <writeReg>
  writeReg(dev, 0x52, 0x96);
 8002b2a:	2296      	movs	r2, #150	@ 0x96
 8002b2c:	2152      	movs	r1, #82	@ 0x52
 8002b2e:	68f8      	ldr	r0, [r7, #12]
 8002b30:	f7ff fd5a 	bl	80025e8 <writeReg>
  writeReg(dev, 0x56, 0x08);
 8002b34:	2208      	movs	r2, #8
 8002b36:	2156      	movs	r1, #86	@ 0x56
 8002b38:	68f8      	ldr	r0, [r7, #12]
 8002b3a:	f7ff fd55 	bl	80025e8 <writeReg>
  writeReg(dev, 0x57, 0x30);
 8002b3e:	2230      	movs	r2, #48	@ 0x30
 8002b40:	2157      	movs	r1, #87	@ 0x57
 8002b42:	68f8      	ldr	r0, [r7, #12]
 8002b44:	f7ff fd50 	bl	80025e8 <writeReg>
  writeReg(dev, 0x61, 0x00);
 8002b48:	2200      	movs	r2, #0
 8002b4a:	2161      	movs	r1, #97	@ 0x61
 8002b4c:	68f8      	ldr	r0, [r7, #12]
 8002b4e:	f7ff fd4b 	bl	80025e8 <writeReg>
  writeReg(dev, 0x62, 0x00);
 8002b52:	2200      	movs	r2, #0
 8002b54:	2162      	movs	r1, #98	@ 0x62
 8002b56:	68f8      	ldr	r0, [r7, #12]
 8002b58:	f7ff fd46 	bl	80025e8 <writeReg>
  writeReg(dev, 0x64, 0x00);
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	2164      	movs	r1, #100	@ 0x64
 8002b60:	68f8      	ldr	r0, [r7, #12]
 8002b62:	f7ff fd41 	bl	80025e8 <writeReg>
  writeReg(dev, 0x65, 0x00);
 8002b66:	2200      	movs	r2, #0
 8002b68:	2165      	movs	r1, #101	@ 0x65
 8002b6a:	68f8      	ldr	r0, [r7, #12]
 8002b6c:	f7ff fd3c 	bl	80025e8 <writeReg>
  writeReg(dev, 0x66, 0xA0);
 8002b70:	22a0      	movs	r2, #160	@ 0xa0
 8002b72:	2166      	movs	r1, #102	@ 0x66
 8002b74:	68f8      	ldr	r0, [r7, #12]
 8002b76:	f7ff fd37 	bl	80025e8 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	21ff      	movs	r1, #255	@ 0xff
 8002b7e:	68f8      	ldr	r0, [r7, #12]
 8002b80:	f7ff fd32 	bl	80025e8 <writeReg>
  writeReg(dev, 0x22, 0x32);
 8002b84:	2232      	movs	r2, #50	@ 0x32
 8002b86:	2122      	movs	r1, #34	@ 0x22
 8002b88:	68f8      	ldr	r0, [r7, #12]
 8002b8a:	f7ff fd2d 	bl	80025e8 <writeReg>
  writeReg(dev, 0x47, 0x14);
 8002b8e:	2214      	movs	r2, #20
 8002b90:	2147      	movs	r1, #71	@ 0x47
 8002b92:	68f8      	ldr	r0, [r7, #12]
 8002b94:	f7ff fd28 	bl	80025e8 <writeReg>
  writeReg(dev, 0x49, 0xFF);
 8002b98:	22ff      	movs	r2, #255	@ 0xff
 8002b9a:	2149      	movs	r1, #73	@ 0x49
 8002b9c:	68f8      	ldr	r0, [r7, #12]
 8002b9e:	f7ff fd23 	bl	80025e8 <writeReg>
  writeReg(dev, 0x4A, 0x00);
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	214a      	movs	r1, #74	@ 0x4a
 8002ba6:	68f8      	ldr	r0, [r7, #12]
 8002ba8:	f7ff fd1e 	bl	80025e8 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8002bac:	2200      	movs	r2, #0
 8002bae:	21ff      	movs	r1, #255	@ 0xff
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	f7ff fd19 	bl	80025e8 <writeReg>
  writeReg(dev, 0x7A, 0x0A);
 8002bb6:	220a      	movs	r2, #10
 8002bb8:	217a      	movs	r1, #122	@ 0x7a
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f7ff fd14 	bl	80025e8 <writeReg>
  writeReg(dev, 0x7B, 0x00);
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	217b      	movs	r1, #123	@ 0x7b
 8002bc4:	68f8      	ldr	r0, [r7, #12]
 8002bc6:	f7ff fd0f 	bl	80025e8 <writeReg>
  writeReg(dev, 0x78, 0x21);
 8002bca:	2221      	movs	r2, #33	@ 0x21
 8002bcc:	2178      	movs	r1, #120	@ 0x78
 8002bce:	68f8      	ldr	r0, [r7, #12]
 8002bd0:	f7ff fd0a 	bl	80025e8 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	21ff      	movs	r1, #255	@ 0xff
 8002bd8:	68f8      	ldr	r0, [r7, #12]
 8002bda:	f7ff fd05 	bl	80025e8 <writeReg>
  writeReg(dev, 0x23, 0x34);
 8002bde:	2234      	movs	r2, #52	@ 0x34
 8002be0:	2123      	movs	r1, #35	@ 0x23
 8002be2:	68f8      	ldr	r0, [r7, #12]
 8002be4:	f7ff fd00 	bl	80025e8 <writeReg>
  writeReg(dev, 0x42, 0x00);
 8002be8:	2200      	movs	r2, #0
 8002bea:	2142      	movs	r1, #66	@ 0x42
 8002bec:	68f8      	ldr	r0, [r7, #12]
 8002bee:	f7ff fcfb 	bl	80025e8 <writeReg>
  writeReg(dev, 0x44, 0xFF);
 8002bf2:	22ff      	movs	r2, #255	@ 0xff
 8002bf4:	2144      	movs	r1, #68	@ 0x44
 8002bf6:	68f8      	ldr	r0, [r7, #12]
 8002bf8:	f7ff fcf6 	bl	80025e8 <writeReg>
  writeReg(dev, 0x45, 0x26);
 8002bfc:	2226      	movs	r2, #38	@ 0x26
 8002bfe:	2145      	movs	r1, #69	@ 0x45
 8002c00:	68f8      	ldr	r0, [r7, #12]
 8002c02:	f7ff fcf1 	bl	80025e8 <writeReg>
  writeReg(dev, 0x46, 0x05);
 8002c06:	2205      	movs	r2, #5
 8002c08:	2146      	movs	r1, #70	@ 0x46
 8002c0a:	68f8      	ldr	r0, [r7, #12]
 8002c0c:	f7ff fcec 	bl	80025e8 <writeReg>
  writeReg(dev, 0x40, 0x40);
 8002c10:	2240      	movs	r2, #64	@ 0x40
 8002c12:	2140      	movs	r1, #64	@ 0x40
 8002c14:	68f8      	ldr	r0, [r7, #12]
 8002c16:	f7ff fce7 	bl	80025e8 <writeReg>
  writeReg(dev, 0x0E, 0x06);
 8002c1a:	2206      	movs	r2, #6
 8002c1c:	210e      	movs	r1, #14
 8002c1e:	68f8      	ldr	r0, [r7, #12]
 8002c20:	f7ff fce2 	bl	80025e8 <writeReg>
  writeReg(dev, 0x20, 0x1A);
 8002c24:	221a      	movs	r2, #26
 8002c26:	2120      	movs	r1, #32
 8002c28:	68f8      	ldr	r0, [r7, #12]
 8002c2a:	f7ff fcdd 	bl	80025e8 <writeReg>
  writeReg(dev, 0x43, 0x40);
 8002c2e:	2240      	movs	r2, #64	@ 0x40
 8002c30:	2143      	movs	r1, #67	@ 0x43
 8002c32:	68f8      	ldr	r0, [r7, #12]
 8002c34:	f7ff fcd8 	bl	80025e8 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8002c38:	2200      	movs	r2, #0
 8002c3a:	21ff      	movs	r1, #255	@ 0xff
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	f7ff fcd3 	bl	80025e8 <writeReg>
  writeReg(dev, 0x34, 0x03);
 8002c42:	2203      	movs	r2, #3
 8002c44:	2134      	movs	r1, #52	@ 0x34
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f7ff fcce 	bl	80025e8 <writeReg>
  writeReg(dev, 0x35, 0x44);
 8002c4c:	2244      	movs	r2, #68	@ 0x44
 8002c4e:	2135      	movs	r1, #53	@ 0x35
 8002c50:	68f8      	ldr	r0, [r7, #12]
 8002c52:	f7ff fcc9 	bl	80025e8 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8002c56:	2201      	movs	r2, #1
 8002c58:	21ff      	movs	r1, #255	@ 0xff
 8002c5a:	68f8      	ldr	r0, [r7, #12]
 8002c5c:	f7ff fcc4 	bl	80025e8 <writeReg>
  writeReg(dev, 0x31, 0x04);
 8002c60:	2204      	movs	r2, #4
 8002c62:	2131      	movs	r1, #49	@ 0x31
 8002c64:	68f8      	ldr	r0, [r7, #12]
 8002c66:	f7ff fcbf 	bl	80025e8 <writeReg>
  writeReg(dev, 0x4B, 0x09);
 8002c6a:	2209      	movs	r2, #9
 8002c6c:	214b      	movs	r1, #75	@ 0x4b
 8002c6e:	68f8      	ldr	r0, [r7, #12]
 8002c70:	f7ff fcba 	bl	80025e8 <writeReg>
  writeReg(dev, 0x4C, 0x05);
 8002c74:	2205      	movs	r2, #5
 8002c76:	214c      	movs	r1, #76	@ 0x4c
 8002c78:	68f8      	ldr	r0, [r7, #12]
 8002c7a:	f7ff fcb5 	bl	80025e8 <writeReg>
  writeReg(dev, 0x4D, 0x04);
 8002c7e:	2204      	movs	r2, #4
 8002c80:	214d      	movs	r1, #77	@ 0x4d
 8002c82:	68f8      	ldr	r0, [r7, #12]
 8002c84:	f7ff fcb0 	bl	80025e8 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8002c88:	2200      	movs	r2, #0
 8002c8a:	21ff      	movs	r1, #255	@ 0xff
 8002c8c:	68f8      	ldr	r0, [r7, #12]
 8002c8e:	f7ff fcab 	bl	80025e8 <writeReg>
  writeReg(dev, 0x44, 0x00);
 8002c92:	2200      	movs	r2, #0
 8002c94:	2144      	movs	r1, #68	@ 0x44
 8002c96:	68f8      	ldr	r0, [r7, #12]
 8002c98:	f7ff fca6 	bl	80025e8 <writeReg>
  writeReg(dev, 0x45, 0x20);
 8002c9c:	2220      	movs	r2, #32
 8002c9e:	2145      	movs	r1, #69	@ 0x45
 8002ca0:	68f8      	ldr	r0, [r7, #12]
 8002ca2:	f7ff fca1 	bl	80025e8 <writeReg>
  writeReg(dev, 0x47, 0x08);
 8002ca6:	2208      	movs	r2, #8
 8002ca8:	2147      	movs	r1, #71	@ 0x47
 8002caa:	68f8      	ldr	r0, [r7, #12]
 8002cac:	f7ff fc9c 	bl	80025e8 <writeReg>
  writeReg(dev, 0x48, 0x28);
 8002cb0:	2228      	movs	r2, #40	@ 0x28
 8002cb2:	2148      	movs	r1, #72	@ 0x48
 8002cb4:	68f8      	ldr	r0, [r7, #12]
 8002cb6:	f7ff fc97 	bl	80025e8 <writeReg>
  writeReg(dev, 0x67, 0x00);
 8002cba:	2200      	movs	r2, #0
 8002cbc:	2167      	movs	r1, #103	@ 0x67
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f7ff fc92 	bl	80025e8 <writeReg>
  writeReg(dev, 0x70, 0x04);
 8002cc4:	2204      	movs	r2, #4
 8002cc6:	2170      	movs	r1, #112	@ 0x70
 8002cc8:	68f8      	ldr	r0, [r7, #12]
 8002cca:	f7ff fc8d 	bl	80025e8 <writeReg>
  writeReg(dev, 0x71, 0x01);
 8002cce:	2201      	movs	r2, #1
 8002cd0:	2171      	movs	r1, #113	@ 0x71
 8002cd2:	68f8      	ldr	r0, [r7, #12]
 8002cd4:	f7ff fc88 	bl	80025e8 <writeReg>
  writeReg(dev, 0x72, 0xFE);
 8002cd8:	22fe      	movs	r2, #254	@ 0xfe
 8002cda:	2172      	movs	r1, #114	@ 0x72
 8002cdc:	68f8      	ldr	r0, [r7, #12]
 8002cde:	f7ff fc83 	bl	80025e8 <writeReg>
  writeReg(dev, 0x76, 0x00);
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	2176      	movs	r1, #118	@ 0x76
 8002ce6:	68f8      	ldr	r0, [r7, #12]
 8002ce8:	f7ff fc7e 	bl	80025e8 <writeReg>
  writeReg(dev, 0x77, 0x00);
 8002cec:	2200      	movs	r2, #0
 8002cee:	2177      	movs	r1, #119	@ 0x77
 8002cf0:	68f8      	ldr	r0, [r7, #12]
 8002cf2:	f7ff fc79 	bl	80025e8 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	21ff      	movs	r1, #255	@ 0xff
 8002cfa:	68f8      	ldr	r0, [r7, #12]
 8002cfc:	f7ff fc74 	bl	80025e8 <writeReg>
  writeReg(dev, 0x0D, 0x01);
 8002d00:	2201      	movs	r2, #1
 8002d02:	210d      	movs	r1, #13
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	f7ff fc6f 	bl	80025e8 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	21ff      	movs	r1, #255	@ 0xff
 8002d0e:	68f8      	ldr	r0, [r7, #12]
 8002d10:	f7ff fc6a 	bl	80025e8 <writeReg>
  writeReg(dev, 0x80, 0x01);
 8002d14:	2201      	movs	r2, #1
 8002d16:	2180      	movs	r1, #128	@ 0x80
 8002d18:	68f8      	ldr	r0, [r7, #12]
 8002d1a:	f7ff fc65 	bl	80025e8 <writeReg>
  writeReg(dev, 0x01, 0xF8);
 8002d1e:	22f8      	movs	r2, #248	@ 0xf8
 8002d20:	2101      	movs	r1, #1
 8002d22:	68f8      	ldr	r0, [r7, #12]
 8002d24:	f7ff fc60 	bl	80025e8 <writeReg>

  writeReg(dev, 0xFF, 0x01);
 8002d28:	2201      	movs	r2, #1
 8002d2a:	21ff      	movs	r1, #255	@ 0xff
 8002d2c:	68f8      	ldr	r0, [r7, #12]
 8002d2e:	f7ff fc5b 	bl	80025e8 <writeReg>
  writeReg(dev, 0x8E, 0x01);
 8002d32:	2201      	movs	r2, #1
 8002d34:	218e      	movs	r1, #142	@ 0x8e
 8002d36:	68f8      	ldr	r0, [r7, #12]
 8002d38:	f7ff fc56 	bl	80025e8 <writeReg>
  writeReg(dev, 0x00, 0x01);
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	2100      	movs	r1, #0
 8002d40:	68f8      	ldr	r0, [r7, #12]
 8002d42:	f7ff fc51 	bl	80025e8 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 8002d46:	2200      	movs	r2, #0
 8002d48:	21ff      	movs	r1, #255	@ 0xff
 8002d4a:	68f8      	ldr	r0, [r7, #12]
 8002d4c:	f7ff fc4c 	bl	80025e8 <writeReg>
  writeReg(dev, 0x80, 0x00);
 8002d50:	2200      	movs	r2, #0
 8002d52:	2180      	movs	r1, #128	@ 0x80
 8002d54:	68f8      	ldr	r0, [r7, #12]
 8002d56:	f7ff fc47 	bl	80025e8 <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  writeReg(dev, SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8002d5a:	2204      	movs	r2, #4
 8002d5c:	210a      	movs	r1, #10
 8002d5e:	68f8      	ldr	r0, [r7, #12]
 8002d60:	f7ff fc42 	bl	80025e8 <writeReg>
  writeReg(dev, GPIO_HV_MUX_ACTIVE_HIGH, readReg(dev, GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 8002d64:	2184      	movs	r1, #132	@ 0x84
 8002d66:	68f8      	ldr	r0, [r7, #12]
 8002d68:	f7ff fcc4 	bl	80026f4 <readReg>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	f023 0310 	bic.w	r3, r3, #16
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	461a      	mov	r2, r3
 8002d76:	2184      	movs	r1, #132	@ 0x84
 8002d78:	68f8      	ldr	r0, [r7, #12]
 8002d7a:	f7ff fc35 	bl	80025e8 <writeReg>
  writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 8002d7e:	2201      	movs	r2, #1
 8002d80:	210b      	movs	r1, #11
 8002d82:	68f8      	ldr	r0, [r7, #12]
 8002d84:	f7ff fc30 	bl	80025e8 <writeReg>

  dev->measurementTimingBudgetUs = getMeasurementTimingBudget(dev);
 8002d88:	68f8      	ldr	r0, [r7, #12]
 8002d8a:	f000 f904 	bl	8002f96 <getMeasurementTimingBudget>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	611a      	str	r2, [r3, #16]
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8002d94:	22e8      	movs	r2, #232	@ 0xe8
 8002d96:	2101      	movs	r1, #1
 8002d98:	68f8      	ldr	r0, [r7, #12]
 8002d9a:	f7ff fc25 	bl	80025e8 <writeReg>
  setMeasurementTimingBudget(dev, dev->measurementTimingBudgetUs);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	691b      	ldr	r3, [r3, #16]
 8002da2:	4619      	mov	r1, r3
 8002da4:	68f8      	ldr	r0, [r7, #12]
 8002da6:	f000 f85d 	bl	8002e64 <setMeasurementTimingBudget>

  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0x01);
 8002daa:	2201      	movs	r2, #1
 8002dac:	2101      	movs	r1, #1
 8002dae:	68f8      	ldr	r0, [r7, #12]
 8002db0:	f7ff fc1a 	bl	80025e8 <writeReg>
  if (!performSingleRefCalibration(dev, 0x40)) { return false; }
 8002db4:	2140      	movs	r1, #64	@ 0x40
 8002db6:	68f8      	ldr	r0, [r7, #12]
 8002db8:	f000 fb9a 	bl	80034f0 <performSingleRefCalibration>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d101      	bne.n	8002dc6 <initVL53L0X+0x550>
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	e013      	b.n	8002dee <initVL53L0X+0x578>
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0x02);
 8002dc6:	2202      	movs	r2, #2
 8002dc8:	2101      	movs	r1, #1
 8002dca:	68f8      	ldr	r0, [r7, #12]
 8002dcc:	f7ff fc0c 	bl	80025e8 <writeReg>
  if (!performSingleRefCalibration(dev, 0x00)) { return false; }
 8002dd0:	2100      	movs	r1, #0
 8002dd2:	68f8      	ldr	r0, [r7, #12]
 8002dd4:	f000 fb8c 	bl	80034f0 <performSingleRefCalibration>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d101      	bne.n	8002de2 <initVL53L0X+0x56c>
 8002dde:	2300      	movs	r3, #0
 8002de0:	e005      	b.n	8002dee <initVL53L0X+0x578>
  writeReg(dev, SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8002de2:	22e8      	movs	r2, #232	@ 0xe8
 8002de4:	2101      	movs	r1, #1
 8002de6:	68f8      	ldr	r0, [r7, #12]
 8002de8:	f7ff fbfe 	bl	80025e8 <writeReg>

  return true;
 8002dec:	2301      	movs	r3, #1
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3720      	adds	r7, #32
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
	...

08002df8 <setSignalRateLimit>:

uint8_t setSignalRateLimit(VL53L0X_Dev_t *dev, float limit_Mcps)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	ed87 0a00 	vstr	s0, [r7]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 8002e04:	edd7 7a00 	vldr	s15, [r7]
 8002e08:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e10:	d40a      	bmi.n	8002e28 <setSignalRateLimit+0x30>
 8002e12:	6838      	ldr	r0, [r7, #0]
 8002e14:	f7fd fbc0 	bl	8000598 <__aeabi_f2d>
 8002e18:	a310      	add	r3, pc, #64	@ (adr r3, 8002e5c <setSignalRateLimit+0x64>)
 8002e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e1e:	f7fd fea3 	bl	8000b68 <__aeabi_dcmpgt>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d001      	beq.n	8002e2c <setSignalRateLimit+0x34>
 8002e28:	2300      	movs	r3, #0
 8002e2a:	e010      	b.n	8002e4e <setSignalRateLimit+0x56>
  writeReg16Bit(dev, FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 8002e2c:	edd7 7a00 	vldr	s15, [r7]
 8002e30:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002e58 <setSignalRateLimit+0x60>
 8002e34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e3c:	ee17 3a90 	vmov	r3, s15
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	461a      	mov	r2, r3
 8002e44:	2144      	movs	r1, #68	@ 0x44
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f7ff fbf6 	bl	8002638 <writeReg16Bit>
  return true;
 8002e4c:	2301      	movs	r3, #1
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	3708      	adds	r7, #8
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	43000000 	.word	0x43000000
 8002e5c:	0a3d70a4 	.word	0x0a3d70a4
 8002e60:	407fffd7 	.word	0x407fffd7

08002e64 <setMeasurementTimingBudget>:
{
  return (float)readReg16Bit(dev, FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT) / (1 << 7);
}

uint8_t setMeasurementTimingBudget(VL53L0X_Dev_t *dev, uint32_t budget_us)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b092      	sub	sp, #72	@ 0x48
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320;
 8002e6e:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 8002e72:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 8002e76:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002e7a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 8002e7c:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8002e80:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 8002e82:	f240 234e 	movw	r3, #590	@ 0x24e
 8002e86:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 8002e88:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8002e8c:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 8002e8e:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8002e92:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 8002e94:	f240 2326 	movw	r3, #550	@ 0x226
 8002e98:	86bb      	strh	r3, [r7, #52]	@ 0x34
  uint32_t const MinTimingBudget = 20000;
 8002e9a:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8002e9e:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 8002ea0:	683a      	ldr	r2, [r7, #0]
 8002ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d201      	bcs.n	8002eac <setMeasurementTimingBudget+0x48>
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	e070      	b.n	8002f8e <setMeasurementTimingBudget+0x12a>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 8002eac:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8002eb0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002eb2:	4413      	add	r3, r2
 8002eb4:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(dev, &enables);
 8002eb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002eba:	4619      	mov	r1, r3
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	f000 f9eb 	bl	8003298 <getSequenceStepEnables>
  getSequenceStepTimeouts(dev, &enables, &timeouts);
 8002ec2:	f107 020c 	add.w	r2, r7, #12
 8002ec6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002eca:	4619      	mov	r1, r3
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f000 fa17 	bl	8003300 <getSequenceStepTimeouts>

  if (enables.tcc)
 8002ed2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d005      	beq.n	8002ee6 <setMeasurementTimingBudget+0x82>
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002ede:	4413      	add	r3, r2
 8002ee0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002ee2:	4413      	add	r3, r2
 8002ee4:	647b      	str	r3, [r7, #68]	@ 0x44

  if (enables.dss)
 8002ee6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d007      	beq.n	8002efe <setMeasurementTimingBudget+0x9a>
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8002eee:	69ba      	ldr	r2, [r7, #24]
 8002ef0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002ef2:	4413      	add	r3, r2
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002ef8:	4413      	add	r3, r2
 8002efa:	647b      	str	r3, [r7, #68]	@ 0x44
 8002efc:	e009      	b.n	8002f12 <setMeasurementTimingBudget+0xae>
  else if (enables.msrc)
 8002efe:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d005      	beq.n	8002f12 <setMeasurementTimingBudget+0xae>
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8002f06:	69ba      	ldr	r2, [r7, #24]
 8002f08:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002f0a:	4413      	add	r3, r2
 8002f0c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f0e:	4413      	add	r3, r2
 8002f10:	647b      	str	r3, [r7, #68]	@ 0x44

  if (enables.pre_range)
 8002f12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d005      	beq.n	8002f26 <setMeasurementTimingBudget+0xc2>
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8002f1a:	69fa      	ldr	r2, [r7, #28]
 8002f1c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002f1e:	4413      	add	r3, r2
 8002f20:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f22:	4413      	add	r3, r2
 8002f24:	647b      	str	r3, [r7, #68]	@ 0x44

  if (enables.final_range)
 8002f26:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d02e      	beq.n	8002f8c <setMeasurementTimingBudget+0x128>
  {
    used_budget_us += FinalRangeOverhead;
 8002f2e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002f30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f32:	4413      	add	r3, r2
 8002f34:	647b      	str	r3, [r7, #68]	@ 0x44

    if (used_budget_us > budget_us) return false;
 8002f36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d901      	bls.n	8002f42 <setMeasurementTimingBudget+0xde>
 8002f3e:	2300      	movs	r3, #0
 8002f40:	e025      	b.n	8002f8e <setMeasurementTimingBudget+0x12a>

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 8002f42:	683a      	ldr	r2, [r7, #0]
 8002f44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f46:	1ad3      	subs	r3, r2, r3
 8002f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 8002f4a:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	4619      	mov	r1, r3
 8002f50:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002f52:	f000 faa7 	bl	80034a4 <timeoutMicrosecondsToMclks>
 8002f56:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 8002f58:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 8002f5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d005      	beq.n	8002f70 <setMeasurementTimingBudget+0x10c>
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 8002f64:	8a7a      	ldrh	r2, [r7, #18]
 8002f66:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002f6a:	4413      	add	r3, r2
 8002f6c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    writeReg16Bit(dev, FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8002f70:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002f74:	4618      	mov	r0, r3
 8002f76:	f000 fa42 	bl	80033fe <encodeTimeout>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	461a      	mov	r2, r3
 8002f7e:	2171      	movs	r1, #113	@ 0x71
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f7ff fb59 	bl	8002638 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    dev->measurementTimingBudgetUs = budget_us;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	683a      	ldr	r2, [r7, #0]
 8002f8a:	611a      	str	r2, [r3, #16]
  }
  return true;
 8002f8c:	2301      	movs	r3, #1
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3748      	adds	r7, #72	@ 0x48
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <getMeasurementTimingBudget>:

uint32_t getMeasurementTimingBudget(VL53L0X_Dev_t *dev)
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	b08e      	sub	sp, #56	@ 0x38
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910;
 8002f9e:	f240 7376 	movw	r3, #1910	@ 0x776
 8002fa2:	867b      	strh	r3, [r7, #50]	@ 0x32
  uint16_t const EndOverhead        = 960;
 8002fa4:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002fa8:	863b      	strh	r3, [r7, #48]	@ 0x30
  uint16_t const MsrcOverhead       = 660;
 8002faa:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8002fae:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  uint16_t const TccOverhead        = 590;
 8002fb0:	f240 234e 	movw	r3, #590	@ 0x24e
 8002fb4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  uint16_t const DssOverhead        = 690;
 8002fb6:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8002fba:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const PreRangeOverhead   = 660;
 8002fbc:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8002fc0:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const FinalRangeOverhead = 550;
 8002fc2:	f240 2326 	movw	r3, #550	@ 0x226
 8002fc6:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint32_t budget_us = StartOverhead + EndOverhead;
 8002fc8:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002fca:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002fcc:	4413      	add	r3, r2
 8002fce:	637b      	str	r3, [r7, #52]	@ 0x34

  getSequenceStepEnables(dev, &enables);
 8002fd0:	f107 0320 	add.w	r3, r7, #32
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 f95e 	bl	8003298 <getSequenceStepEnables>
  getSequenceStepTimeouts(dev, &enables, &timeouts);
 8002fdc:	f107 0208 	add.w	r2, r7, #8
 8002fe0:	f107 0320 	add.w	r3, r7, #32
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f000 f98a 	bl	8003300 <getSequenceStepTimeouts>

  if (enables.tcc)
 8002fec:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d005      	beq.n	8003000 <getMeasurementTimingBudget+0x6a>
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8002ff4:	697a      	ldr	r2, [r7, #20]
 8002ff6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8002ff8:	4413      	add	r3, r2
 8002ffa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002ffc:	4413      	add	r3, r2
 8002ffe:	637b      	str	r3, [r7, #52]	@ 0x34

  if (enables.dss)
 8003000:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8003004:	2b00      	cmp	r3, #0
 8003006:	d007      	beq.n	8003018 <getMeasurementTimingBudget+0x82>
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8003008:	697a      	ldr	r2, [r7, #20]
 800300a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800300c:	4413      	add	r3, r2
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003012:	4413      	add	r3, r2
 8003014:	637b      	str	r3, [r7, #52]	@ 0x34
 8003016:	e009      	b.n	800302c <getMeasurementTimingBudget+0x96>
  else if (enables.msrc)
 8003018:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800301c:	2b00      	cmp	r3, #0
 800301e:	d005      	beq.n	800302c <getMeasurementTimingBudget+0x96>
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8003020:	697a      	ldr	r2, [r7, #20]
 8003022:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003024:	4413      	add	r3, r2
 8003026:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003028:	4413      	add	r3, r2
 800302a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (enables.pre_range)
 800302c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003030:	2b00      	cmp	r3, #0
 8003032:	d005      	beq.n	8003040 <getMeasurementTimingBudget+0xaa>
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8003034:	69ba      	ldr	r2, [r7, #24]
 8003036:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003038:	4413      	add	r3, r2
 800303a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800303c:	4413      	add	r3, r2
 800303e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (enables.final_range)
 8003040:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003044:	2b00      	cmp	r3, #0
 8003046:	d005      	beq.n	8003054 <getMeasurementTimingBudget+0xbe>
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 8003048:	69fa      	ldr	r2, [r7, #28]
 800304a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800304c:	4413      	add	r3, r2
 800304e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003050:	4413      	add	r3, r2
 8003052:	637b      	str	r3, [r7, #52]	@ 0x34

  dev->measurementTimingBudgetUs = budget_us;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003058:	611a      	str	r2, [r3, #16]
  return budget_us;
 800305a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800305c:	4618      	mov	r0, r3
 800305e:	3738      	adds	r7, #56	@ 0x38
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}

08003064 <getVcselPulsePeriod>:

  return true;
}

uint8_t getVcselPulsePeriod(VL53L0X_Dev_t *dev, vcselPeriodType type)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	460b      	mov	r3, r1
 800306e:	70fb      	strb	r3, [r7, #3]
  if (type == VcselPeriodPreRange)
 8003070:	78fb      	ldrb	r3, [r7, #3]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d109      	bne.n	800308a <getVcselPulsePeriod+0x26>
    return decodeVcselPeriod(readReg(dev, PRE_RANGE_CONFIG_VCSEL_PERIOD));
 8003076:	2150      	movs	r1, #80	@ 0x50
 8003078:	6878      	ldr	r0, [r7, #4]
 800307a:	f7ff fb3b 	bl	80026f4 <readReg>
 800307e:	4603      	mov	r3, r0
 8003080:	3301      	adds	r3, #1
 8003082:	b2db      	uxtb	r3, r3
 8003084:	005b      	lsls	r3, r3, #1
 8003086:	b2db      	uxtb	r3, r3
 8003088:	e00d      	b.n	80030a6 <getVcselPulsePeriod+0x42>
  else if (type == VcselPeriodFinalRange)
 800308a:	78fb      	ldrb	r3, [r7, #3]
 800308c:	2b01      	cmp	r3, #1
 800308e:	d109      	bne.n	80030a4 <getVcselPulsePeriod+0x40>
    return decodeVcselPeriod(readReg(dev, FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 8003090:	2170      	movs	r1, #112	@ 0x70
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f7ff fb2e 	bl	80026f4 <readReg>
 8003098:	4603      	mov	r3, r0
 800309a:	3301      	adds	r3, #1
 800309c:	b2db      	uxtb	r3, r3
 800309e:	005b      	lsls	r3, r3, #1
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	e000      	b.n	80030a6 <getVcselPulsePeriod+0x42>
  else return 255;
 80030a4:	23ff      	movs	r3, #255	@ 0xff
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3708      	adds	r7, #8
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}

080030ae <startContinuous>:

void startContinuous(VL53L0X_Dev_t *dev, uint32_t period_ms)
{
 80030ae:	b580      	push	{r7, lr}
 80030b0:	b084      	sub	sp, #16
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
 80030b6:	6039      	str	r1, [r7, #0]
  writeReg(dev, 0x80, 0x01);
 80030b8:	2201      	movs	r2, #1
 80030ba:	2180      	movs	r1, #128	@ 0x80
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f7ff fa93 	bl	80025e8 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 80030c2:	2201      	movs	r2, #1
 80030c4:	21ff      	movs	r1, #255	@ 0xff
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f7ff fa8e 	bl	80025e8 <writeReg>
  writeReg(dev, 0x00, 0x00);
 80030cc:	2200      	movs	r2, #0
 80030ce:	2100      	movs	r1, #0
 80030d0:	6878      	ldr	r0, [r7, #4]
 80030d2:	f7ff fa89 	bl	80025e8 <writeReg>
  writeReg(dev, 0x91, dev->stopVariable);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	7b1b      	ldrb	r3, [r3, #12]
 80030da:	461a      	mov	r2, r3
 80030dc:	2191      	movs	r1, #145	@ 0x91
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f7ff fa82 	bl	80025e8 <writeReg>
  writeReg(dev, 0x00, 0x01);
 80030e4:	2201      	movs	r2, #1
 80030e6:	2100      	movs	r1, #0
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f7ff fa7d 	bl	80025e8 <writeReg>
  writeReg(dev, 0xFF, 0x00);
 80030ee:	2200      	movs	r2, #0
 80030f0:	21ff      	movs	r1, #255	@ 0xff
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f7ff fa78 	bl	80025e8 <writeReg>
  writeReg(dev, 0x80, 0x00);
 80030f8:	2200      	movs	r2, #0
 80030fa:	2180      	movs	r1, #128	@ 0x80
 80030fc:	6878      	ldr	r0, [r7, #4]
 80030fe:	f7ff fa73 	bl	80025e8 <writeReg>

  if (period_ms != 0)
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d018      	beq.n	800313a <startContinuous+0x8c>
  {
    uint16_t osc_calibrate_val = readReg16Bit(dev, OSC_CALIBRATE_VAL);
 8003108:	21f8      	movs	r1, #248	@ 0xf8
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f7ff fb1c 	bl	8002748 <readReg16Bit>
 8003110:	4603      	mov	r3, r0
 8003112:	81fb      	strh	r3, [r7, #14]

    if (osc_calibrate_val != 0)
 8003114:	89fb      	ldrh	r3, [r7, #14]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d004      	beq.n	8003124 <startContinuous+0x76>
      period_ms *= osc_calibrate_val;
 800311a:	89fa      	ldrh	r2, [r7, #14]
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	fb02 f303 	mul.w	r3, r2, r3
 8003122:	603b      	str	r3, [r7, #0]

    writeReg32Bit(dev, SYSTEM_INTERMEASUREMENT_PERIOD, period_ms);
 8003124:	683a      	ldr	r2, [r7, #0]
 8003126:	2104      	movs	r1, #4
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	f7ff fab1 	bl	8002690 <writeReg32Bit>
    writeReg(dev, SYSRANGE_START, 0x04); // TIMED
 800312e:	2204      	movs	r2, #4
 8003130:	2100      	movs	r1, #0
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f7ff fa58 	bl	80025e8 <writeReg>
  }
  else
  {
    writeReg(dev, SYSRANGE_START, 0x02); // BACKTOBACK
  }
}
 8003138:	e004      	b.n	8003144 <startContinuous+0x96>
    writeReg(dev, SYSRANGE_START, 0x02); // BACKTOBACK
 800313a:	2202      	movs	r2, #2
 800313c:	2100      	movs	r1, #0
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f7ff fa52 	bl	80025e8 <writeReg>
}
 8003144:	bf00      	nop
 8003146:	3710      	adds	r7, #16
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}

0800314c <getSpadInfo>:
  return dev->ioTimeout;
}

// Private Helpers
static bool getSpadInfo(VL53L0X_Dev_t *dev, uint8_t * count, bool * type_is_aperture)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af00      	add	r7, sp, #0
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	607a      	str	r2, [r7, #4]
  uint8_t tmp;
  writeReg(dev, 0x80, 0x01);
 8003158:	2201      	movs	r2, #1
 800315a:	2180      	movs	r1, #128	@ 0x80
 800315c:	68f8      	ldr	r0, [r7, #12]
 800315e:	f7ff fa43 	bl	80025e8 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 8003162:	2201      	movs	r2, #1
 8003164:	21ff      	movs	r1, #255	@ 0xff
 8003166:	68f8      	ldr	r0, [r7, #12]
 8003168:	f7ff fa3e 	bl	80025e8 <writeReg>
  writeReg(dev, 0x00, 0x00);
 800316c:	2200      	movs	r2, #0
 800316e:	2100      	movs	r1, #0
 8003170:	68f8      	ldr	r0, [r7, #12]
 8003172:	f7ff fa39 	bl	80025e8 <writeReg>

  writeReg(dev, 0xFF, 0x06);
 8003176:	2206      	movs	r2, #6
 8003178:	21ff      	movs	r1, #255	@ 0xff
 800317a:	68f8      	ldr	r0, [r7, #12]
 800317c:	f7ff fa34 	bl	80025e8 <writeReg>
  writeReg(dev, 0x83, readReg(dev, 0x83) | 0x04);
 8003180:	2183      	movs	r1, #131	@ 0x83
 8003182:	68f8      	ldr	r0, [r7, #12]
 8003184:	f7ff fab6 	bl	80026f4 <readReg>
 8003188:	4603      	mov	r3, r0
 800318a:	f043 0304 	orr.w	r3, r3, #4
 800318e:	b2db      	uxtb	r3, r3
 8003190:	461a      	mov	r2, r3
 8003192:	2183      	movs	r1, #131	@ 0x83
 8003194:	68f8      	ldr	r0, [r7, #12]
 8003196:	f7ff fa27 	bl	80025e8 <writeReg>
  writeReg(dev, 0xFF, 0x07);
 800319a:	2207      	movs	r2, #7
 800319c:	21ff      	movs	r1, #255	@ 0xff
 800319e:	68f8      	ldr	r0, [r7, #12]
 80031a0:	f7ff fa22 	bl	80025e8 <writeReg>
  writeReg(dev, 0x81, 0x01);
 80031a4:	2201      	movs	r2, #1
 80031a6:	2181      	movs	r1, #129	@ 0x81
 80031a8:	68f8      	ldr	r0, [r7, #12]
 80031aa:	f7ff fa1d 	bl	80025e8 <writeReg>

  writeReg(dev, 0x80, 0x01);
 80031ae:	2201      	movs	r2, #1
 80031b0:	2180      	movs	r1, #128	@ 0x80
 80031b2:	68f8      	ldr	r0, [r7, #12]
 80031b4:	f7ff fa18 	bl	80025e8 <writeReg>

  writeReg(dev, 0x94, 0x6b);
 80031b8:	226b      	movs	r2, #107	@ 0x6b
 80031ba:	2194      	movs	r1, #148	@ 0x94
 80031bc:	68f8      	ldr	r0, [r7, #12]
 80031be:	f7ff fa13 	bl	80025e8 <writeReg>
  writeReg(dev, 0x83, 0x00);
 80031c2:	2200      	movs	r2, #0
 80031c4:	2183      	movs	r1, #131	@ 0x83
 80031c6:	68f8      	ldr	r0, [r7, #12]
 80031c8:	f7ff fa0e 	bl	80025e8 <writeReg>
  startTimeout(dev);
 80031cc:	f001 fe22 	bl	8004e14 <HAL_GetTick>
 80031d0:	4603      	mov	r3, r0
 80031d2:	b29a      	uxth	r2, r3
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	815a      	strh	r2, [r3, #10]
  while (readReg(dev, 0x83) == 0x00)
 80031d8:	e011      	b.n	80031fe <getSpadInfo+0xb2>
  {
    if (checkTimeoutExpired(dev)) { return false; }
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	88db      	ldrh	r3, [r3, #6]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d00d      	beq.n	80031fe <getSpadInfo+0xb2>
 80031e2:	f001 fe17 	bl	8004e14 <HAL_GetTick>
 80031e6:	4603      	mov	r3, r0
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	461a      	mov	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	895b      	ldrh	r3, [r3, #10]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	88d2      	ldrh	r2, [r2, #6]
 80031f6:	4293      	cmp	r3, r2
 80031f8:	dd01      	ble.n	80031fe <getSpadInfo+0xb2>
 80031fa:	2300      	movs	r3, #0
 80031fc:	e048      	b.n	8003290 <getSpadInfo+0x144>
  while (readReg(dev, 0x83) == 0x00)
 80031fe:	2183      	movs	r1, #131	@ 0x83
 8003200:	68f8      	ldr	r0, [r7, #12]
 8003202:	f7ff fa77 	bl	80026f4 <readReg>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d0e6      	beq.n	80031da <getSpadInfo+0x8e>
  }
  writeReg(dev, 0x83, 0x01);
 800320c:	2201      	movs	r2, #1
 800320e:	2183      	movs	r1, #131	@ 0x83
 8003210:	68f8      	ldr	r0, [r7, #12]
 8003212:	f7ff f9e9 	bl	80025e8 <writeReg>
  tmp = readReg(dev, 0x92);
 8003216:	2192      	movs	r1, #146	@ 0x92
 8003218:	68f8      	ldr	r0, [r7, #12]
 800321a:	f7ff fa6b 	bl	80026f4 <readReg>
 800321e:	4603      	mov	r3, r0
 8003220:	75fb      	strb	r3, [r7, #23]

  *count = tmp & 0x7f;
 8003222:	7dfb      	ldrb	r3, [r7, #23]
 8003224:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003228:	b2da      	uxtb	r2, r3
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 800322e:	7dfb      	ldrb	r3, [r7, #23]
 8003230:	09db      	lsrs	r3, r3, #7
 8003232:	b2da      	uxtb	r2, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	701a      	strb	r2, [r3, #0]

  writeReg(dev, 0x81, 0x00);
 8003238:	2200      	movs	r2, #0
 800323a:	2181      	movs	r1, #129	@ 0x81
 800323c:	68f8      	ldr	r0, [r7, #12]
 800323e:	f7ff f9d3 	bl	80025e8 <writeReg>
  writeReg(dev, 0xFF, 0x06);
 8003242:	2206      	movs	r2, #6
 8003244:	21ff      	movs	r1, #255	@ 0xff
 8003246:	68f8      	ldr	r0, [r7, #12]
 8003248:	f7ff f9ce 	bl	80025e8 <writeReg>
  writeReg(dev, 0x83, readReg(dev, 0x83)  & ~0x04);
 800324c:	2183      	movs	r1, #131	@ 0x83
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f7ff fa50 	bl	80026f4 <readReg>
 8003254:	4603      	mov	r3, r0
 8003256:	f023 0304 	bic.w	r3, r3, #4
 800325a:	b2db      	uxtb	r3, r3
 800325c:	461a      	mov	r2, r3
 800325e:	2183      	movs	r1, #131	@ 0x83
 8003260:	68f8      	ldr	r0, [r7, #12]
 8003262:	f7ff f9c1 	bl	80025e8 <writeReg>
  writeReg(dev, 0xFF, 0x01);
 8003266:	2201      	movs	r2, #1
 8003268:	21ff      	movs	r1, #255	@ 0xff
 800326a:	68f8      	ldr	r0, [r7, #12]
 800326c:	f7ff f9bc 	bl	80025e8 <writeReg>
  writeReg(dev, 0x00, 0x01);
 8003270:	2201      	movs	r2, #1
 8003272:	2100      	movs	r1, #0
 8003274:	68f8      	ldr	r0, [r7, #12]
 8003276:	f7ff f9b7 	bl	80025e8 <writeReg>

  writeReg(dev, 0xFF, 0x00);
 800327a:	2200      	movs	r2, #0
 800327c:	21ff      	movs	r1, #255	@ 0xff
 800327e:	68f8      	ldr	r0, [r7, #12]
 8003280:	f7ff f9b2 	bl	80025e8 <writeReg>
  writeReg(dev, 0x80, 0x00);
 8003284:	2200      	movs	r2, #0
 8003286:	2180      	movs	r1, #128	@ 0x80
 8003288:	68f8      	ldr	r0, [r7, #12]
 800328a:	f7ff f9ad 	bl	80025e8 <writeReg>

  return true;
 800328e:	2301      	movs	r3, #1
}
 8003290:	4618      	mov	r0, r3
 8003292:	3718      	adds	r7, #24
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}

08003298 <getSequenceStepEnables>:

static void getSequenceStepEnables(VL53L0X_Dev_t *dev, SequenceStepEnables * enables)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	6039      	str	r1, [r7, #0]
  uint8_t sequence_config = readReg(dev, SYSTEM_SEQUENCE_CONFIG);
 80032a2:	2101      	movs	r1, #1
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f7ff fa25 	bl	80026f4 <readReg>
 80032aa:	4603      	mov	r3, r0
 80032ac:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 80032ae:	7bfb      	ldrb	r3, [r7, #15]
 80032b0:	091b      	lsrs	r3, r3, #4
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	f003 0301 	and.w	r3, r3, #1
 80032b8:	b2da      	uxtb	r2, r3
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 80032be:	7bfb      	ldrb	r3, [r7, #15]
 80032c0:	08db      	lsrs	r3, r3, #3
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	f003 0301 	and.w	r3, r3, #1
 80032c8:	b2da      	uxtb	r2, r3
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 80032ce:	7bfb      	ldrb	r3, [r7, #15]
 80032d0:	089b      	lsrs	r3, r3, #2
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	f003 0301 	and.w	r3, r3, #1
 80032d8:	b2da      	uxtb	r2, r3
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 80032de:	7bfb      	ldrb	r3, [r7, #15]
 80032e0:	099b      	lsrs	r3, r3, #6
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	f003 0301 	and.w	r3, r3, #1
 80032e8:	b2da      	uxtb	r2, r3
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 80032ee:	7bfb      	ldrb	r3, [r7, #15]
 80032f0:	09db      	lsrs	r3, r3, #7
 80032f2:	b2da      	uxtb	r2, r3
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	711a      	strb	r2, [r3, #4]
}
 80032f8:	bf00      	nop
 80032fa:	3710      	adds	r7, #16
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}

08003300 <getSequenceStepTimeouts>:

static void getSequenceStepTimeouts(VL53L0X_Dev_t *dev, SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	60f8      	str	r0, [r7, #12]
 8003308:	60b9      	str	r1, [r7, #8]
 800330a:	607a      	str	r2, [r7, #4]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(dev, VcselPeriodPreRange);
 800330c:	2100      	movs	r1, #0
 800330e:	68f8      	ldr	r0, [r7, #12]
 8003310:	f7ff fea8 	bl	8003064 <getVcselPulsePeriod>
 8003314:	4603      	mov	r3, r0
 8003316:	461a      	mov	r2, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(dev, MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 800331c:	2146      	movs	r1, #70	@ 0x46
 800331e:	68f8      	ldr	r0, [r7, #12]
 8003320:	f7ff f9e8 	bl	80026f4 <readReg>
 8003324:	4603      	mov	r3, r0
 8003326:	3301      	adds	r3, #1
 8003328:	b29a      	uxth	r2, r3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8003336:	b2db      	uxtb	r3, r3
 8003338:	4619      	mov	r1, r3
 800333a:	4610      	mov	r0, r2
 800333c:	f000 f88a 	bl	8003454 <timeoutMclksToMicroseconds>
 8003340:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(dev, PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8003346:	2151      	movs	r1, #81	@ 0x51
 8003348:	68f8      	ldr	r0, [r7, #12]
 800334a:	f7ff f9fd 	bl	8002748 <readReg16Bit>
 800334e:	4603      	mov	r3, r0
 8003350:	4618      	mov	r0, r3
 8003352:	f000 f840 	bl	80033d6 <decodeTimeout>
 8003356:	4603      	mov	r3, r0
 8003358:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8003366:	b2db      	uxtb	r3, r3
 8003368:	4619      	mov	r1, r3
 800336a:	4610      	mov	r0, r2
 800336c:	f000 f872 	bl	8003454 <timeoutMclksToMicroseconds>
 8003370:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(dev, VcselPeriodFinalRange);
 8003376:	2101      	movs	r1, #1
 8003378:	68f8      	ldr	r0, [r7, #12]
 800337a:	f7ff fe73 	bl	8003064 <getVcselPulsePeriod>
 800337e:	4603      	mov	r3, r0
 8003380:	461a      	mov	r2, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(dev, FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8003386:	2171      	movs	r1, #113	@ 0x71
 8003388:	68f8      	ldr	r0, [r7, #12]
 800338a:	f7ff f9dd 	bl	8002748 <readReg16Bit>
 800338e:	4603      	mov	r3, r0
 8003390:	4618      	mov	r0, r3
 8003392:	f000 f820 	bl	80033d6 <decodeTimeout>
 8003396:	4603      	mov	r3, r0
 8003398:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	78db      	ldrb	r3, [r3, #3]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d007      	beq.n	80033b6 <getSequenceStepTimeouts+0xb6>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	891a      	ldrh	r2, [r3, #8]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	88db      	ldrh	r3, [r3, #6]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	b29a      	uxth	r2, r3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	4619      	mov	r1, r3
 80033c2:	4610      	mov	r0, r2
 80033c4:	f000 f846 	bl	8003454 <timeoutMclksToMicroseconds>
 80033c8:	4602      	mov	r2, r0
  timeouts->final_range_us =
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	615a      	str	r2, [r3, #20]
}
 80033ce:	bf00      	nop
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <decodeTimeout>:

static uint16_t decodeTimeout(uint16_t reg_val)
{
 80033d6:	b480      	push	{r7}
 80033d8:	b083      	sub	sp, #12
 80033da:	af00      	add	r7, sp, #0
 80033dc:	4603      	mov	r3, r0
 80033de:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 80033e0:	88fb      	ldrh	r3, [r7, #6]
 80033e2:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 80033e4:	88fa      	ldrh	r2, [r7, #6]
 80033e6:	0a12      	lsrs	r2, r2, #8
 80033e8:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 80033ea:	4093      	lsls	r3, r2
 80033ec:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 80033ee:	3301      	adds	r3, #1
 80033f0:	b29b      	uxth	r3, r3
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	370c      	adds	r7, #12
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr

080033fe <encodeTimeout>:

static uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 80033fe:	b480      	push	{r7}
 8003400:	b085      	sub	sp, #20
 8003402:	af00      	add	r7, sp, #0
 8003404:	4603      	mov	r3, r0
 8003406:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  uint32_t ls_byte = 0;
 8003408:	2300      	movs	r3, #0
 800340a:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 800340c:	2300      	movs	r3, #0
 800340e:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 8003410:	88fb      	ldrh	r3, [r7, #6]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d016      	beq.n	8003444 <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 8003416:	88fb      	ldrh	r3, [r7, #6]
 8003418:	3b01      	subs	r3, #1
 800341a:	60fb      	str	r3, [r7, #12]
    while ((ls_byte & 0xFFFFFF00) > 0)
 800341c:	e005      	b.n	800342a <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	085b      	lsrs	r3, r3, #1
 8003422:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 8003424:	897b      	ldrh	r3, [r7, #10]
 8003426:	3301      	adds	r3, #1
 8003428:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2bff      	cmp	r3, #255	@ 0xff
 800342e:	d8f6      	bhi.n	800341e <encodeTimeout+0x20>
    }
    return (ms_byte << 8) | (ls_byte & 0xFF);
 8003430:	897b      	ldrh	r3, [r7, #10]
 8003432:	021b      	lsls	r3, r3, #8
 8003434:	b29a      	uxth	r2, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	b29b      	uxth	r3, r3
 800343a:	b2db      	uxtb	r3, r3
 800343c:	b29b      	uxth	r3, r3
 800343e:	4313      	orrs	r3, r2
 8003440:	b29b      	uxth	r3, r3
 8003442:	e000      	b.n	8003446 <encodeTimeout+0x48>
  }
  else { return 0; }
 8003444:	2300      	movs	r3, #0
}
 8003446:	4618      	mov	r0, r3
 8003448:	3714      	adds	r7, #20
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr
	...

08003454 <timeoutMclksToMicroseconds>:

static uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 8003454:	b480      	push	{r7}
 8003456:	b085      	sub	sp, #20
 8003458:	af00      	add	r7, sp, #0
 800345a:	4603      	mov	r3, r0
 800345c:	460a      	mov	r2, r1
 800345e:	80fb      	strh	r3, [r7, #6]
 8003460:	4613      	mov	r3, r2
 8003462:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8003464:	797b      	ldrb	r3, [r7, #5]
 8003466:	4a0d      	ldr	r2, [pc, #52]	@ (800349c <timeoutMclksToMicroseconds+0x48>)
 8003468:	fb02 f303 	mul.w	r3, r2, r3
 800346c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8003470:	4a0b      	ldr	r2, [pc, #44]	@ (80034a0 <timeoutMclksToMicroseconds+0x4c>)
 8003472:	fba2 2303 	umull	r2, r3, r2, r3
 8003476:	099b      	lsrs	r3, r3, #6
 8003478:	60fb      	str	r3, [r7, #12]
  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 800347a:	88fb      	ldrh	r3, [r7, #6]
 800347c:	68fa      	ldr	r2, [r7, #12]
 800347e:	fb03 f202 	mul.w	r2, r3, r2
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	085b      	lsrs	r3, r3, #1
 8003486:	4413      	add	r3, r2
 8003488:	4a05      	ldr	r2, [pc, #20]	@ (80034a0 <timeoutMclksToMicroseconds+0x4c>)
 800348a:	fba2 2303 	umull	r2, r3, r2, r3
 800348e:	099b      	lsrs	r3, r3, #6
}
 8003490:	4618      	mov	r0, r3
 8003492:	3714      	adds	r7, #20
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	003a2f00 	.word	0x003a2f00
 80034a0:	10624dd3 	.word	0x10624dd3

080034a4 <timeoutMicrosecondsToMclks>:

static uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b085      	sub	sp, #20
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	460b      	mov	r3, r1
 80034ae:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 80034b0:	78fb      	ldrb	r3, [r7, #3]
 80034b2:	4a0d      	ldr	r2, [pc, #52]	@ (80034e8 <timeoutMicrosecondsToMclks+0x44>)
 80034b4:	fb02 f303 	mul.w	r3, r2, r3
 80034b8:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80034bc:	4a0b      	ldr	r2, [pc, #44]	@ (80034ec <timeoutMicrosecondsToMclks+0x48>)
 80034be:	fba2 2303 	umull	r2, r3, r2, r3
 80034c2:	099b      	lsrs	r3, r3, #6
 80034c4:	60fb      	str	r3, [r7, #12]
  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80034cc:	fb03 f202 	mul.w	r2, r3, r2
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	085b      	lsrs	r3, r3, #1
 80034d4:	441a      	add	r2, r3
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3714      	adds	r7, #20
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr
 80034e8:	003a2f00 	.word	0x003a2f00
 80034ec:	10624dd3 	.word	0x10624dd3

080034f0 <performSingleRefCalibration>:

static bool performSingleRefCalibration(VL53L0X_Dev_t *dev, uint8_t vhv_init_byte)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	460b      	mov	r3, r1
 80034fa:	70fb      	strb	r3, [r7, #3]
  writeReg(dev, SYSRANGE_START, 0x01 | vhv_init_byte);
 80034fc:	78fb      	ldrb	r3, [r7, #3]
 80034fe:	f043 0301 	orr.w	r3, r3, #1
 8003502:	b2db      	uxtb	r3, r3
 8003504:	461a      	mov	r2, r3
 8003506:	2100      	movs	r1, #0
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f7ff f86d 	bl	80025e8 <writeReg>
  startTimeout(dev);
 800350e:	f001 fc81 	bl	8004e14 <HAL_GetTick>
 8003512:	4603      	mov	r3, r0
 8003514:	b29a      	uxth	r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	815a      	strh	r2, [r3, #10]
  while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 800351a:	e011      	b.n	8003540 <performSingleRefCalibration+0x50>
  {
    if (checkTimeoutExpired(dev)) { return false; }
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	88db      	ldrh	r3, [r3, #6]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d00d      	beq.n	8003540 <performSingleRefCalibration+0x50>
 8003524:	f001 fc76 	bl	8004e14 <HAL_GetTick>
 8003528:	4603      	mov	r3, r0
 800352a:	b29b      	uxth	r3, r3
 800352c:	461a      	mov	r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	895b      	ldrh	r3, [r3, #10]
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	88d2      	ldrh	r2, [r2, #6]
 8003538:	4293      	cmp	r3, r2
 800353a:	dd01      	ble.n	8003540 <performSingleRefCalibration+0x50>
 800353c:	2300      	movs	r3, #0
 800353e:	e013      	b.n	8003568 <performSingleRefCalibration+0x78>
  while ((readReg(dev, RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8003540:	2113      	movs	r1, #19
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f7ff f8d6 	bl	80026f4 <readReg>
 8003548:	4603      	mov	r3, r0
 800354a:	f003 0307 	and.w	r3, r3, #7
 800354e:	2b00      	cmp	r3, #0
 8003550:	d0e4      	beq.n	800351c <performSingleRefCalibration+0x2c>
  }
  writeReg(dev, SYSTEM_INTERRUPT_CLEAR, 0x01);
 8003552:	2201      	movs	r2, #1
 8003554:	210b      	movs	r1, #11
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f7ff f846 	bl	80025e8 <writeReg>
  writeReg(dev, SYSRANGE_START, 0x00);
 800355c:	2200      	movs	r2, #0
 800355e:	2100      	movs	r1, #0
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f7ff f841 	bl	80025e8 <writeReg>
  return true;
 8003566:	2301      	movs	r3, #1
}
 8003568:	4618      	mov	r0, r3
 800356a:	3708      	adds	r7, #8
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}

08003570 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
    
  /* Create Mutexes */
  xI2C1Mutex = xSemaphoreCreateMutex();
 8003576:	2001      	movs	r0, #1
 8003578:	f006 fe4e 	bl	800a218 <xQueueCreateMutex>
 800357c:	4603      	mov	r3, r0
 800357e:	4a2c      	ldr	r2, [pc, #176]	@ (8003630 <MX_FREERTOS_Init+0xc0>)
 8003580:	6013      	str	r3, [r2, #0]
  xUARTMutex = xSemaphoreCreateMutex();
 8003582:	2001      	movs	r0, #1
 8003584:	f006 fe48 	bl	800a218 <xQueueCreateMutex>
 8003588:	4603      	mov	r3, r0
 800358a:	4a2a      	ldr	r2, [pc, #168]	@ (8003634 <MX_FREERTOS_Init+0xc4>)
 800358c:	6013      	str	r3, [r2, #0]

  MX_Motor_Init();
 800358e:	f000 f873 	bl	8003678 <MX_Motor_Init>

  /* Create Tasks */
  if (xTaskCreate(vImuTask, "ImuTask", 256, NULL, 1, &xImuTaskHandle) != pdPASS)
 8003592:	4b29      	ldr	r3, [pc, #164]	@ (8003638 <MX_FREERTOS_Init+0xc8>)
 8003594:	9301      	str	r3, [sp, #4]
 8003596:	2301      	movs	r3, #1
 8003598:	9300      	str	r3, [sp, #0]
 800359a:	2300      	movs	r3, #0
 800359c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80035a0:	4926      	ldr	r1, [pc, #152]	@ (800363c <MX_FREERTOS_Init+0xcc>)
 80035a2:	4827      	ldr	r0, [pc, #156]	@ (8003640 <MX_FREERTOS_Init+0xd0>)
 80035a4:	f007 f964 	bl	800a870 <xTaskCreate>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d004      	beq.n	80035b8 <MX_FREERTOS_Init+0x48>
  {
	  printf("IMU Task Creation Failed\r\n");
 80035ae:	4825      	ldr	r0, [pc, #148]	@ (8003644 <MX_FREERTOS_Init+0xd4>)
 80035b0:	f009 fe30 	bl	800d214 <puts>
	  Error_Handler();
 80035b4:	f000 fe2c 	bl	8004210 <Error_Handler>
  }

  if (xTaskCreate(vLidarTask, "LidarTask", 512, NULL, 2, &xLidarTaskHandle) != pdPASS)
 80035b8:	4b23      	ldr	r3, [pc, #140]	@ (8003648 <MX_FREERTOS_Init+0xd8>)
 80035ba:	9301      	str	r3, [sp, #4]
 80035bc:	2302      	movs	r3, #2
 80035be:	9300      	str	r3, [sp, #0]
 80035c0:	2300      	movs	r3, #0
 80035c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035c6:	4921      	ldr	r1, [pc, #132]	@ (800364c <MX_FREERTOS_Init+0xdc>)
 80035c8:	4821      	ldr	r0, [pc, #132]	@ (8003650 <MX_FREERTOS_Init+0xe0>)
 80035ca:	f007 f951 	bl	800a870 <xTaskCreate>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d004      	beq.n	80035de <MX_FREERTOS_Init+0x6e>
  {
	  printf("Lidar Task Creation Failed\r\n");
 80035d4:	481f      	ldr	r0, [pc, #124]	@ (8003654 <MX_FREERTOS_Init+0xe4>)
 80035d6:	f009 fe1d 	bl	800d214 <puts>
	  Error_Handler();
 80035da:	f000 fe19 	bl	8004210 <Error_Handler>
  }

  if (xTaskCreate(vSafetyTask, "SafetyTask", 256, NULL, 3, &xSafetyTaskHandle) != pdPASS)
 80035de:	4b1e      	ldr	r3, [pc, #120]	@ (8003658 <MX_FREERTOS_Init+0xe8>)
 80035e0:	9301      	str	r3, [sp, #4]
 80035e2:	2303      	movs	r3, #3
 80035e4:	9300      	str	r3, [sp, #0]
 80035e6:	2300      	movs	r3, #0
 80035e8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80035ec:	491b      	ldr	r1, [pc, #108]	@ (800365c <MX_FREERTOS_Init+0xec>)
 80035ee:	481c      	ldr	r0, [pc, #112]	@ (8003660 <MX_FREERTOS_Init+0xf0>)
 80035f0:	f007 f93e 	bl	800a870 <xTaskCreate>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d004      	beq.n	8003604 <MX_FREERTOS_Init+0x94>
  {
	  printf("Safety Task Creation Failed\r\n");
 80035fa:	481a      	ldr	r0, [pc, #104]	@ (8003664 <MX_FREERTOS_Init+0xf4>)
 80035fc:	f009 fe0a 	bl	800d214 <puts>
	  Error_Handler();
 8003600:	f000 fe06 	bl	8004210 <Error_Handler>
  }

  if (xTaskCreate(vControlTask, "ControlTask", 512, NULL, 4, &xControlTaskHandle) != pdPASS)
 8003604:	4b18      	ldr	r3, [pc, #96]	@ (8003668 <MX_FREERTOS_Init+0xf8>)
 8003606:	9301      	str	r3, [sp, #4]
 8003608:	2304      	movs	r3, #4
 800360a:	9300      	str	r3, [sp, #0]
 800360c:	2300      	movs	r3, #0
 800360e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003612:	4916      	ldr	r1, [pc, #88]	@ (800366c <MX_FREERTOS_Init+0xfc>)
 8003614:	4816      	ldr	r0, [pc, #88]	@ (8003670 <MX_FREERTOS_Init+0x100>)
 8003616:	f007 f92b 	bl	800a870 <xTaskCreate>
 800361a:	4603      	mov	r3, r0
 800361c:	2b01      	cmp	r3, #1
 800361e:	d004      	beq.n	800362a <MX_FREERTOS_Init+0xba>
  {
      printf("Control Task Creation Failed\r\n");
 8003620:	4814      	ldr	r0, [pc, #80]	@ (8003674 <MX_FREERTOS_Init+0x104>)
 8003622:	f009 fdf7 	bl	800d214 <puts>
      Error_Handler();
 8003626:	f000 fdf3 	bl	8004210 <Error_Handler>
  }
}
 800362a:	bf00      	nop
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}
 8003630:	2000073c 	.word	0x2000073c
 8003634:	20000740 	.word	0x20000740
 8003638:	20000730 	.word	0x20000730
 800363c:	08011b30 	.word	0x08011b30
 8003640:	08003a0d 	.word	0x08003a0d
 8003644:	08011b38 	.word	0x08011b38
 8003648:	2000072c 	.word	0x2000072c
 800364c:	08011b54 	.word	0x08011b54
 8003650:	08003905 	.word	0x08003905
 8003654:	08011b60 	.word	0x08011b60
 8003658:	20000734 	.word	0x20000734
 800365c:	08011b7c 	.word	0x08011b7c
 8003660:	08003b45 	.word	0x08003b45
 8003664:	08011b88 	.word	0x08011b88
 8003668:	20000738 	.word	0x20000738
 800366c:	08011ba8 	.word	0x08011ba8
 8003670:	08003741 	.word	0x08003741
 8003674:	08011bb4 	.word	0x08011bb4

08003678 <MX_Motor_Init>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

void MX_Motor_Init(void)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	af00      	add	r7, sp, #0
  /* Initialize Motors */
  // Motor 1 (Right): TIM3 CH1/CH2, Encoder TIM2 (32-bit)
  hMotor1.pwm_timer = &htim3;
 800367c:	4b2a      	ldr	r3, [pc, #168]	@ (8003728 <MX_Motor_Init+0xb0>)
 800367e:	4a2b      	ldr	r2, [pc, #172]	@ (800372c <MX_Motor_Init+0xb4>)
 8003680:	601a      	str	r2, [r3, #0]
  hMotor1.channel_fwd = TIM_CHANNEL_1; // PA6
 8003682:	4b29      	ldr	r3, [pc, #164]	@ (8003728 <MX_Motor_Init+0xb0>)
 8003684:	2200      	movs	r2, #0
 8003686:	605a      	str	r2, [r3, #4]
  hMotor1.channel_rev = TIM_CHANNEL_2; // PA7
 8003688:	4b27      	ldr	r3, [pc, #156]	@ (8003728 <MX_Motor_Init+0xb0>)
 800368a:	2204      	movs	r2, #4
 800368c:	609a      	str	r2, [r3, #8]
  hMotor1.enc_timer = &htim2;
 800368e:	4b26      	ldr	r3, [pc, #152]	@ (8003728 <MX_Motor_Init+0xb0>)
 8003690:	4a27      	ldr	r2, [pc, #156]	@ (8003730 <MX_Motor_Init+0xb8>)
 8003692:	60da      	str	r2, [r3, #12]
  hMotor1.enc_resolution = 2048; // Valid (Mode TI1/TI2)
 8003694:	4b24      	ldr	r3, [pc, #144]	@ (8003728 <MX_Motor_Init+0xb0>)
 8003696:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800369a:	615a      	str	r2, [r3, #20]
  Motor_Init(&hMotor1);
 800369c:	4822      	ldr	r0, [pc, #136]	@ (8003728 <MX_Motor_Init+0xb0>)
 800369e:	f7fe f9f7 	bl	8001a90 <Motor_Init>
  hMotor1.pwm_ramp_step = 100.0f; // Dsactive la rampe pour laisser le PID grer
 80036a2:	4b21      	ldr	r3, [pc, #132]	@ (8003728 <MX_Motor_Init+0xb0>)
 80036a4:	4a23      	ldr	r2, [pc, #140]	@ (8003734 <MX_Motor_Init+0xbc>)
 80036a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  // Motor 2 (Left): TIM3 CH3/CH4, Encoder TIM4 (16-bit)
  hMotor2.pwm_timer = &htim3;
 80036a8:	4b23      	ldr	r3, [pc, #140]	@ (8003738 <MX_Motor_Init+0xc0>)
 80036aa:	4a20      	ldr	r2, [pc, #128]	@ (800372c <MX_Motor_Init+0xb4>)
 80036ac:	601a      	str	r2, [r3, #0]
  hMotor2.channel_fwd = TIM_CHANNEL_3; // PB0
 80036ae:	4b22      	ldr	r3, [pc, #136]	@ (8003738 <MX_Motor_Init+0xc0>)
 80036b0:	2208      	movs	r2, #8
 80036b2:	605a      	str	r2, [r3, #4]
  hMotor2.channel_rev = TIM_CHANNEL_4; // PB1
 80036b4:	4b20      	ldr	r3, [pc, #128]	@ (8003738 <MX_Motor_Init+0xc0>)
 80036b6:	220c      	movs	r2, #12
 80036b8:	609a      	str	r2, [r3, #8]
  hMotor2.enc_timer = &htim4;
 80036ba:	4b1f      	ldr	r3, [pc, #124]	@ (8003738 <MX_Motor_Init+0xc0>)
 80036bc:	4a1f      	ldr	r2, [pc, #124]	@ (800373c <MX_Motor_Init+0xc4>)
 80036be:	60da      	str	r2, [r3, #12]
  hMotor2.enc_resolution = 2048; // Valid
 80036c0:	4b1d      	ldr	r3, [pc, #116]	@ (8003738 <MX_Motor_Init+0xc0>)
 80036c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80036c6:	615a      	str	r2, [r3, #20]
  Motor_Init(&hMotor2);
 80036c8:	481b      	ldr	r0, [pc, #108]	@ (8003738 <MX_Motor_Init+0xc0>)
 80036ca:	f7fe f9e1 	bl	8001a90 <Motor_Init>
  hMotor2.pwm_ramp_step = 100.0f; // Dsactive la rampe
 80036ce:	4b1a      	ldr	r3, [pc, #104]	@ (8003738 <MX_Motor_Init+0xc0>)
 80036d0:	4a18      	ldr	r2, [pc, #96]	@ (8003734 <MX_Motor_Init+0xbc>)
 80036d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  hMotor1.enc_timer->Instance->SMCR &= ~TIM_SMCR_ETF;
 80036d4:	4b14      	ldr	r3, [pc, #80]	@ (8003728 <MX_Motor_Init+0xb0>)
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	689a      	ldr	r2, [r3, #8]
 80036dc:	4b12      	ldr	r3, [pc, #72]	@ (8003728 <MX_Motor_Init+0xb0>)
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00
 80036e6:	609a      	str	r2, [r3, #8]
  hMotor1.enc_timer->Instance->SMCR |= (0x08 << TIM_SMCR_ETF_Pos);
 80036e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003728 <MX_Motor_Init+0xb0>)
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	689a      	ldr	r2, [r3, #8]
 80036f0:	4b0d      	ldr	r3, [pc, #52]	@ (8003728 <MX_Motor_Init+0xb0>)
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036fa:	609a      	str	r2, [r3, #8]
  hMotor2.enc_timer->Instance->SMCR &= ~TIM_SMCR_ETF;
 80036fc:	4b0e      	ldr	r3, [pc, #56]	@ (8003738 <MX_Motor_Init+0xc0>)
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	689a      	ldr	r2, [r3, #8]
 8003704:	4b0c      	ldr	r3, [pc, #48]	@ (8003738 <MX_Motor_Init+0xc0>)
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00
 800370e:	609a      	str	r2, [r3, #8]
  hMotor2.enc_timer->Instance->SMCR |= (0x08 << TIM_SMCR_ETF_Pos);
 8003710:	4b09      	ldr	r3, [pc, #36]	@ (8003738 <MX_Motor_Init+0xc0>)
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	689a      	ldr	r2, [r3, #8]
 8003718:	4b07      	ldr	r3, [pc, #28]	@ (8003738 <MX_Motor_Init+0xc0>)
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003722:	609a      	str	r2, [r3, #8]
}
 8003724:	bf00      	nop
 8003726:	bd80      	pop	{r7, pc}
 8003728:	20000b44 	.word	0x20000b44
 800372c:	20000cf8 	.word	0x20000cf8
 8003730:	20000cac 	.word	0x20000cac
 8003734:	42c80000 	.word	0x42c80000
 8003738:	20000b74 	.word	0x20000b74
 800373c:	20000d44 	.word	0x20000d44

08003740 <vControlTask>:

void vControlTask(void *pvParameters)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b08e      	sub	sp, #56	@ 0x38
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
    const float dt = 0.01f;
 8003748:	4b5f      	ldr	r3, [pc, #380]	@ (80038c8 <vControlTask+0x188>)
 800374a:	637b      	str	r3, [r7, #52]	@ 0x34

    PID_Init(&pid_vel_left,  5.0f, 20.0f, 0.0f, dt, -100.0f, 100.0f);
 800374c:	eddf 2a5f 	vldr	s5, [pc, #380]	@ 80038cc <vControlTask+0x18c>
 8003750:	ed9f 2a5f 	vldr	s4, [pc, #380]	@ 80038d0 <vControlTask+0x190>
 8003754:	edd7 1a0d 	vldr	s3, [r7, #52]	@ 0x34
 8003758:	ed9f 1a5e 	vldr	s2, [pc, #376]	@ 80038d4 <vControlTask+0x194>
 800375c:	eef3 0a04 	vmov.f32	s1, #52	@ 0x41a00000  20.0
 8003760:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8003764:	485c      	ldr	r0, [pc, #368]	@ (80038d8 <vControlTask+0x198>)
 8003766:	f7fe fd77 	bl	8002258 <PID_Init>
    PID_Init(&pid_vel_right, 5.0f, 20.0f, 0.0f, dt, -100.0f, 100.0f);
 800376a:	eddf 2a58 	vldr	s5, [pc, #352]	@ 80038cc <vControlTask+0x18c>
 800376e:	ed9f 2a58 	vldr	s4, [pc, #352]	@ 80038d0 <vControlTask+0x190>
 8003772:	edd7 1a0d 	vldr	s3, [r7, #52]	@ 0x34
 8003776:	ed9f 1a57 	vldr	s2, [pc, #348]	@ 80038d4 <vControlTask+0x194>
 800377a:	eef3 0a04 	vmov.f32	s1, #52	@ 0x41a00000  20.0
 800377e:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8003782:	4856      	ldr	r0, [pc, #344]	@ (80038dc <vControlTask+0x19c>)
 8003784:	f7fe fd68 	bl	8002258 <PID_Init>

    Odom_Init(&robot_odom);
 8003788:	4855      	ldr	r0, [pc, #340]	@ (80038e0 <vControlTask+0x1a0>)
 800378a:	f7fe fc58 	bl	800203e <Odom_Init>
    Odom_SetPosition(&robot_odom, 0.0f, 0.0f, 0.0f);
 800378e:	ed9f 1a51 	vldr	s2, [pc, #324]	@ 80038d4 <vControlTask+0x194>
 8003792:	eddf 0a50 	vldr	s1, [pc, #320]	@ 80038d4 <vControlTask+0x194>
 8003796:	ed9f 0a4f 	vldr	s0, [pc, #316]	@ 80038d4 <vControlTask+0x194>
 800379a:	4851      	ldr	r0, [pc, #324]	@ (80038e0 <vControlTask+0x1a0>)
 800379c:	f7fe fc65 	bl	800206a <Odom_SetPosition>

    vTaskDelay(pdMS_TO_TICKS(500));
 80037a0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80037a4:	f007 fa30 	bl	800ac08 <vTaskDelay>
    
    Motor_ResetEncoder(&hMotor1);
 80037a8:	484e      	ldr	r0, [pc, #312]	@ (80038e4 <vControlTask+0x1a4>)
 80037aa:	f7fe fc27 	bl	8001ffc <Motor_ResetEncoder>
    Motor_ResetEncoder(&hMotor2);
 80037ae:	484e      	ldr	r0, [pc, #312]	@ (80038e8 <vControlTask+0x1a8>)
 80037b0:	f7fe fc24 	bl	8001ffc <Motor_ResetEncoder>
    
    PID_Reset(&pid_vel_left);
 80037b4:	4848      	ldr	r0, [pc, #288]	@ (80038d8 <vControlTask+0x198>)
 80037b6:	f7fe fd7b 	bl	80022b0 <PID_Reset>
    PID_Reset(&pid_vel_right);
 80037ba:	4848      	ldr	r0, [pc, #288]	@ (80038dc <vControlTask+0x19c>)
 80037bc:	f7fe fd78 	bl	80022b0 <PID_Reset>

    // --- MARCHE AVANT AUTOMATIQUE ---
    target_speed_lin_x = 120.0f; // mm/s
 80037c0:	4b4a      	ldr	r3, [pc, #296]	@ (80038ec <vControlTask+0x1ac>)
 80037c2:	4a4b      	ldr	r2, [pc, #300]	@ (80038f0 <vControlTask+0x1b0>)
 80037c4:	601a      	str	r2, [r3, #0]
    target_speed_ang_z = 0.0f;
 80037c6:	4b4b      	ldr	r3, [pc, #300]	@ (80038f4 <vControlTask+0x1b4>)
 80037c8:	f04f 0200 	mov.w	r2, #0
 80037cc:	601a      	str	r2, [r3, #0]

    TickType_t xLastWakeTime;
    xLastWakeTime = xTaskGetTickCount();
 80037ce:	f007 fb4f 	bl	800ae70 <xTaskGetTickCount>
 80037d2:	4603      	mov	r3, r0
 80037d4:	60bb      	str	r3, [r7, #8]

    for(;;) 
    {
        // --- A. ACQUISITION ---
        Motor_UpdateSpeed(&hMotor1, dt); // Droit
 80037d6:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 80037da:	4842      	ldr	r0, [pc, #264]	@ (80038e4 <vControlTask+0x1a4>)
 80037dc:	f7fe fb9c 	bl	8001f18 <Motor_UpdateSpeed>
        Motor_UpdateSpeed(&hMotor2, dt); // Gauche
 80037e0:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 80037e4:	4840      	ldr	r0, [pc, #256]	@ (80038e8 <vControlTask+0x1a8>)
 80037e6:	f7fe fb97 	bl	8001f18 <Motor_UpdateSpeed>

        // --- B. ODOMTRIE ---
        float speed_L = -hMotor2.speed_rad_s; 
 80037ea:	4b3f      	ldr	r3, [pc, #252]	@ (80038e8 <vControlTask+0x1a8>)
 80037ec:	edd3 7a07 	vldr	s15, [r3, #28]
 80037f0:	eef1 7a67 	vneg.f32	s15, s15
 80037f4:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        float speed_R = hMotor1.speed_rad_s;
 80037f8:	4b3a      	ldr	r3, [pc, #232]	@ (80038e4 <vControlTask+0x1a4>)
 80037fa:	69db      	ldr	r3, [r3, #28]
 80037fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        Odom_Update(&robot_odom, speed_L, speed_R, dt);
 80037fe:	ed97 1a0d 	vldr	s2, [r7, #52]	@ 0x34
 8003802:	edd7 0a0b 	vldr	s1, [r7, #44]	@ 0x2c
 8003806:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 800380a:	4835      	ldr	r0, [pc, #212]	@ (80038e0 <vControlTask+0x1a0>)
 800380c:	f7fe fc48 	bl	80020a0 <Odom_Update>

        // --- C. CONTROLE ---
        if (g_safety_override == 0)
 8003810:	4b39      	ldr	r3, [pc, #228]	@ (80038f8 <vControlTask+0x1b8>)
 8003812:	781b      	ldrb	r3, [r3, #0]
 8003814:	b2db      	uxtb	r3, r3
 8003816:	2b00      	cmp	r3, #0
 8003818:	d14f      	bne.n	80038ba <vControlTask+0x17a>
        {
            float v_lin = target_speed_lin_x;
 800381a:	4b34      	ldr	r3, [pc, #208]	@ (80038ec <vControlTask+0x1ac>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	62bb      	str	r3, [r7, #40]	@ 0x28
            float v_ang = target_speed_ang_z;
 8003820:	4b34      	ldr	r3, [pc, #208]	@ (80038f4 <vControlTask+0x1b4>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	627b      	str	r3, [r7, #36]	@ 0x24
            float half_track = WHEEL_TRACK / 2.0f;
 8003826:	4b35      	ldr	r3, [pc, #212]	@ (80038fc <vControlTask+0x1bc>)
 8003828:	623b      	str	r3, [r7, #32]
            float radius = WHEEL_DIAMETER / 2.0f;
 800382a:	4b35      	ldr	r3, [pc, #212]	@ (8003900 <vControlTask+0x1c0>)
 800382c:	61fb      	str	r3, [r7, #28]

            float target_rad_L = (v_lin - (v_ang * half_track)) / radius;
 800382e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003832:	edd7 7a08 	vldr	s15, [r7, #32]
 8003836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800383a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800383e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003842:	ed97 7a07 	vldr	s14, [r7, #28]
 8003846:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800384a:	edc7 7a06 	vstr	s15, [r7, #24]
            float target_rad_R = (v_lin + (v_ang * half_track)) / radius;
 800384e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003852:	edd7 7a08 	vldr	s15, [r7, #32]
 8003856:	ee27 7a27 	vmul.f32	s14, s14, s15
 800385a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800385e:	ee77 6a27 	vadd.f32	s13, s14, s15
 8003862:	ed97 7a07 	vldr	s14, [r7, #28]
 8003866:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800386a:	edc7 7a05 	vstr	s15, [r7, #20]

            // Calcul PID
            float pwm_L = PID_Compute(&pid_vel_left,  target_rad_L, speed_L);
 800386e:	edd7 0a0c 	vldr	s1, [r7, #48]	@ 0x30
 8003872:	ed97 0a06 	vldr	s0, [r7, #24]
 8003876:	4818      	ldr	r0, [pc, #96]	@ (80038d8 <vControlTask+0x198>)
 8003878:	f7fe fd2c 	bl	80022d4 <PID_Compute>
 800387c:	ed87 0a04 	vstr	s0, [r7, #16]
            float pwm_R = PID_Compute(&pid_vel_right, target_rad_R, speed_R);
 8003880:	edd7 0a0b 	vldr	s1, [r7, #44]	@ 0x2c
 8003884:	ed97 0a05 	vldr	s0, [r7, #20]
 8003888:	4814      	ldr	r0, [pc, #80]	@ (80038dc <vControlTask+0x19c>)
 800388a:	f7fe fd23 	bl	80022d4 <PID_Compute>
 800388e:	ed87 0a03 	vstr	s0, [r7, #12]

            Motor_SetSpeed(&hMotor2, -pwm_L); 
 8003892:	edd7 7a04 	vldr	s15, [r7, #16]
 8003896:	eef1 7a67 	vneg.f32	s15, s15
 800389a:	eeb0 0a67 	vmov.f32	s0, s15
 800389e:	4812      	ldr	r0, [pc, #72]	@ (80038e8 <vControlTask+0x1a8>)
 80038a0:	f7fe f938 	bl	8001b14 <Motor_SetSpeed>
            Motor_SetSpeed(&hMotor1, pwm_R);
 80038a4:	ed97 0a03 	vldr	s0, [r7, #12]
 80038a8:	480e      	ldr	r0, [pc, #56]	@ (80038e4 <vControlTask+0x1a4>)
 80038aa:	f7fe f933 	bl	8001b14 <Motor_SetSpeed>
            
            Motor_UpdatePWM(&hMotor2);
 80038ae:	480e      	ldr	r0, [pc, #56]	@ (80038e8 <vControlTask+0x1a8>)
 80038b0:	f7fe f962 	bl	8001b78 <Motor_UpdatePWM>
            Motor_UpdatePWM(&hMotor1);
 80038b4:	480b      	ldr	r0, [pc, #44]	@ (80038e4 <vControlTask+0x1a4>)
 80038b6:	f7fe f95f 	bl	8001b78 <Motor_UpdatePWM>
        }
        vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(10));
 80038ba:	f107 0308 	add.w	r3, r7, #8
 80038be:	210a      	movs	r1, #10
 80038c0:	4618      	mov	r0, r3
 80038c2:	f007 f921 	bl	800ab08 <vTaskDelayUntil>
    {
 80038c6:	e786      	b.n	80037d6 <vControlTask+0x96>
 80038c8:	3c23d70a 	.word	0x3c23d70a
 80038cc:	42c80000 	.word	0x42c80000
 80038d0:	c2c80000 	.word	0xc2c80000
 80038d4:	00000000 	.word	0x00000000
 80038d8:	20000ba4 	.word	0x20000ba4
 80038dc:	20000bc8 	.word	0x20000bc8
 80038e0:	20000bec 	.word	0x20000bec
 80038e4:	20000b44 	.word	0x20000b44
 80038e8:	20000b74 	.word	0x20000b74
 80038ec:	20000bf8 	.word	0x20000bf8
 80038f0:	42f00000 	.word	0x42f00000
 80038f4:	20000bfc 	.word	0x20000bfc
 80038f8:	20000c00 	.word	0x20000c00
 80038fc:	42a10000 	.word	0x42a10000
 8003900:	42020000 	.word	0x42020000

08003904 <vLidarTask>:
    }
}

void vLidarTask(void *pvParameters)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b0d4      	sub	sp, #336	@ 0x150
 8003908:	af00      	add	r7, sp, #0
 800390a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800390e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003912:	6018      	str	r0, [r3, #0]
  ydlidar_init(lidar_dma_buffer, LIDAR_DMA_BUFFER_SIZE);
 8003914:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003918:	4838      	ldr	r0, [pc, #224]	@ (80039fc <vLidarTask+0xf8>)
 800391a:	f7fd fcf3 	bl	8001304 <ydlidar_init>

  uint16_t old_pos = 0;
 800391e:	2300      	movs	r3, #0
 8003920:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
  static uint32_t last_check = 0;

  for(;;)
  {
    uint16_t pos = LIDAR_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 8003924:	4b36      	ldr	r3, [pc, #216]	@ (8003a00 <vLidarTask+0xfc>)
 8003926:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	b29b      	uxth	r3, r3
 8003930:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8003934:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c

    if (pos != old_pos) {
 8003938:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 800393c:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 8003940:	429a      	cmp	r2, r3
 8003942:	d02c      	beq.n	800399e <vLidarTask+0x9a>
      if (pos > old_pos) {
 8003944:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 8003948:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 800394c:	429a      	cmp	r2, r3
 800394e:	d90c      	bls.n	800396a <vLidarTask+0x66>
        ydlidar_process_data(&lidar_dma_buffer[old_pos], pos - old_pos);
 8003950:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 8003954:	4a29      	ldr	r2, [pc, #164]	@ (80039fc <vLidarTask+0xf8>)
 8003956:	1898      	adds	r0, r3, r2
 8003958:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 800395c:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	4619      	mov	r1, r3
 8003964:	f7fd fd10 	bl	8001388 <ydlidar_process_data>
 8003968:	e015      	b.n	8003996 <vLidarTask+0x92>
      } else {
        ydlidar_process_data(&lidar_dma_buffer[old_pos], LIDAR_DMA_BUFFER_SIZE - old_pos);
 800396a:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 800396e:	4a23      	ldr	r2, [pc, #140]	@ (80039fc <vLidarTask+0xf8>)
 8003970:	441a      	add	r2, r3
 8003972:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 8003976:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 800397a:	4619      	mov	r1, r3
 800397c:	4610      	mov	r0, r2
 800397e:	f7fd fd03 	bl	8001388 <ydlidar_process_data>
        if (pos > 0) {
 8003982:	f8b7 314c 	ldrh.w	r3, [r7, #332]	@ 0x14c
 8003986:	2b00      	cmp	r3, #0
 8003988:	d005      	beq.n	8003996 <vLidarTask+0x92>
            ydlidar_process_data(&lidar_dma_buffer[0], pos);
 800398a:	f8b7 314c 	ldrh.w	r3, [r7, #332]	@ 0x14c
 800398e:	4619      	mov	r1, r3
 8003990:	481a      	ldr	r0, [pc, #104]	@ (80039fc <vLidarTask+0xf8>)
 8003992:	f7fd fcf9 	bl	8001388 <ydlidar_process_data>
        }
      }
      old_pos = pos;
 8003996:	f8b7 314c 	ldrh.w	r3, [r7, #332]	@ 0x14c
 800399a:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
    }

    if ((HAL_GetTick() - last_check) > 500) {
 800399e:	f001 fa39 	bl	8004e14 <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	4b17      	ldr	r3, [pc, #92]	@ (8003a04 <vLidarTask+0x100>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	1ad3      	subs	r3, r2, r3
 80039aa:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80039ae:	d920      	bls.n	80039f2 <vLidarTask+0xee>
        LidarObject_t objects[MAX_LIDAR_OBJECTS];
        uint8_t count = 0;
 80039b0:	2300      	movs	r3, #0
 80039b2:	f887 314b 	strb.w	r3, [r7, #331]	@ 0x14b

        if (xSemaphoreTake(xUARTMutex, portMAX_DELAY) == pdTRUE) {
 80039b6:	4b14      	ldr	r3, [pc, #80]	@ (8003a08 <vLidarTask+0x104>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f04f 31ff 	mov.w	r1, #4294967295
 80039be:	4618      	mov	r0, r3
 80039c0:	f006 fd44 	bl	800a44c <xQueueSemaphoreTake>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d10e      	bne.n	80039e8 <vLidarTask+0xe4>
            ydlidar_detect_objects(objects, &count);
 80039ca:	f207 124b 	addw	r2, r7, #331	@ 0x14b
 80039ce:	f107 0308 	add.w	r3, r7, #8
 80039d2:	4611      	mov	r1, r2
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7fd feff 	bl	80017d8 <ydlidar_detect_objects>
            xSemaphoreGive(xUARTMutex);
 80039da:	4b0b      	ldr	r3, [pc, #44]	@ (8003a08 <vLidarTask+0x104>)
 80039dc:	6818      	ldr	r0, [r3, #0]
 80039de:	2300      	movs	r3, #0
 80039e0:	2200      	movs	r2, #0
 80039e2:	2100      	movs	r1, #0
 80039e4:	f006 fc30 	bl	800a248 <xQueueGenericSend>
        }

        last_check = HAL_GetTick();
 80039e8:	f001 fa14 	bl	8004e14 <HAL_GetTick>
 80039ec:	4603      	mov	r3, r0
 80039ee:	4a05      	ldr	r2, [pc, #20]	@ (8003a04 <vLidarTask+0x100>)
 80039f0:	6013      	str	r3, [r2, #0]
    }

    // Yield
    vTaskDelay(pdMS_TO_TICKS(10));
 80039f2:	200a      	movs	r0, #10
 80039f4:	f007 f908 	bl	800ac08 <vTaskDelay>
  {
 80039f8:	e794      	b.n	8003924 <vLidarTask+0x20>
 80039fa:	bf00      	nop
 80039fc:	20000744 	.word	0x20000744
 8003a00:	20000e24 	.word	0x20000e24
 8003a04:	20000c04 	.word	0x20000c04
 8003a08:	20000740 	.word	0x20000740

08003a0c <vImuTask>:
  }
}

void vImuTask(void *pvParameters)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b086      	sub	sp, #24
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8003a14:	4b45      	ldr	r3, [pc, #276]	@ (8003b2c <vImuTask+0x120>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f04f 31ff 	mov.w	r1, #4294967295
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f006 fd15 	bl	800a44c <xQueueSemaphoreTake>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d11a      	bne.n	8003a5e <vImuTask+0x52>
      if (ADXL343_Init(&hi2c1) != HAL_OK) {
 8003a28:	4841      	ldr	r0, [pc, #260]	@ (8003b30 <vImuTask+0x124>)
 8003a2a:	f7fd fb54 	bl	80010d6 <ADXL343_Init>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d003      	beq.n	8003a3c <vImuTask+0x30>
          printf("IMU Init Failed\r\n");
 8003a34:	483f      	ldr	r0, [pc, #252]	@ (8003b34 <vImuTask+0x128>)
 8003a36:	f009 fbed 	bl	800d214 <puts>
 8003a3a:	e009      	b.n	8003a50 <vImuTask+0x44>
      } else {
          ADXL343_ConfigShock(&hi2c1, 3.5f, 10.0f);
 8003a3c:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 8003a40:	eeb0 0a0c 	vmov.f32	s0, #12	@ 0x40600000  3.5
 8003a44:	483a      	ldr	r0, [pc, #232]	@ (8003b30 <vImuTask+0x124>)
 8003a46:	f7fd fbc3 	bl	80011d0 <ADXL343_ConfigShock>
          printf("IMU Init OK\r\n");
 8003a4a:	483b      	ldr	r0, [pc, #236]	@ (8003b38 <vImuTask+0x12c>)
 8003a4c:	f009 fbe2 	bl	800d214 <puts>
      }
      xSemaphoreGive(xI2C1Mutex);
 8003a50:	4b36      	ldr	r3, [pc, #216]	@ (8003b2c <vImuTask+0x120>)
 8003a52:	6818      	ldr	r0, [r3, #0]
 8003a54:	2300      	movs	r3, #0
 8003a56:	2200      	movs	r2, #0
 8003a58:	2100      	movs	r1, #0
 8003a5a:	f006 fbf5 	bl	800a248 <xQueueGenericSend>
  }

  adxl343_axes_t accel_data;
  uint8_t error_count = 0;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	75fb      	strb	r3, [r7, #23]

  for(;;)
  {
    if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8003a62:	4b32      	ldr	r3, [pc, #200]	@ (8003b2c <vImuTask+0x120>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f04f 31ff 	mov.w	r1, #4294967295
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f006 fcee 	bl	800a44c <xQueueSemaphoreTake>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d155      	bne.n	8003b22 <vImuTask+0x116>

        uint8_t shock_detected = 0;
 8003a76:	2300      	movs	r3, #0
 8003a78:	75bb      	strb	r3, [r7, #22]
        HAL_StatusTypeDef status_read;

        // Read Axes
        status_read = ADXL343_ReadAxes(&hi2c1, &accel_data);
 8003a7a:	f107 0308 	add.w	r3, r7, #8
 8003a7e:	4619      	mov	r1, r3
 8003a80:	482b      	ldr	r0, [pc, #172]	@ (8003b30 <vImuTask+0x124>)
 8003a82:	f7fd fb68 	bl	8001156 <ADXL343_ReadAxes>
 8003a86:	4603      	mov	r3, r0
 8003a88:	73fb      	strb	r3, [r7, #15]

        if (status_read != HAL_OK) {
 8003a8a:	7bfb      	ldrb	r3, [r7, #15]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d003      	beq.n	8003a98 <vImuTask+0x8c>
            error_count++;
 8003a90:	7dfb      	ldrb	r3, [r7, #23]
 8003a92:	3301      	adds	r3, #1
 8003a94:	75fb      	strb	r3, [r7, #23]
 8003a96:	e009      	b.n	8003aac <vImuTask+0xa0>
        } else {
            error_count = 0;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	75fb      	strb	r3, [r7, #23]
            if (ADXL343_CheckShock(&hi2c1)) {
 8003a9c:	4824      	ldr	r0, [pc, #144]	@ (8003b30 <vImuTask+0x124>)
 8003a9e:	f7fd fc15 	bl	80012cc <ADXL343_CheckShock>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d001      	beq.n	8003aac <vImuTask+0xa0>
                shock_detected = 1;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	75bb      	strb	r3, [r7, #22]
            }
        }

        if (error_count > 5) {
 8003aac:	7dfb      	ldrb	r3, [r7, #23]
 8003aae:	2b05      	cmp	r3, #5
 8003ab0:	d916      	bls.n	8003ae0 <vImuTask+0xd4>
            printf("IMU I2C Error. Resetting...\r\n");
 8003ab2:	4822      	ldr	r0, [pc, #136]	@ (8003b3c <vImuTask+0x130>)
 8003ab4:	f009 fbae 	bl	800d214 <puts>
            HAL_I2C_DeInit(&hi2c1);
 8003ab8:	481d      	ldr	r0, [pc, #116]	@ (8003b30 <vImuTask+0x124>)
 8003aba:	f002 f88c 	bl	8005bd6 <HAL_I2C_DeInit>
            MX_I2C1_Init();
 8003abe:	f000 fa4f 	bl	8003f60 <MX_I2C1_Init>
            HAL_Delay(10);
 8003ac2:	200a      	movs	r0, #10
 8003ac4:	f001 f9b2 	bl	8004e2c <HAL_Delay>
            ADXL343_Init(&hi2c1);
 8003ac8:	4819      	ldr	r0, [pc, #100]	@ (8003b30 <vImuTask+0x124>)
 8003aca:	f7fd fb04 	bl	80010d6 <ADXL343_Init>
            ADXL343_ConfigShock(&hi2c1, 3.5f, 10.0f);
 8003ace:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 8003ad2:	eeb0 0a0c 	vmov.f32	s0, #12	@ 0x40600000  3.5
 8003ad6:	4816      	ldr	r0, [pc, #88]	@ (8003b30 <vImuTask+0x124>)
 8003ad8:	f7fd fb7a 	bl	80011d0 <ADXL343_ConfigShock>
            error_count = 0;
 8003adc:	2300      	movs	r3, #0
 8003ade:	75fb      	strb	r3, [r7, #23]
        }

        xSemaphoreGive(xI2C1Mutex);
 8003ae0:	4b12      	ldr	r3, [pc, #72]	@ (8003b2c <vImuTask+0x120>)
 8003ae2:	6818      	ldr	r0, [r3, #0]
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	2100      	movs	r1, #0
 8003aea:	f006 fbad 	bl	800a248 <xQueueGenericSend>

        if (shock_detected) {
 8003aee:	7dbb      	ldrb	r3, [r7, #22]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d016      	beq.n	8003b22 <vImuTask+0x116>
            for(int i=0; i<4; i++) {
 8003af4:	2300      	movs	r3, #0
 8003af6:	613b      	str	r3, [r7, #16]
 8003af8:	e00a      	b.n	8003b10 <vImuTask+0x104>
                HAL_GPIO_TogglePin(GPIOC, STATUS_SOURIS_LED_Pin | STATUS_CHAT_LED_Pin);
 8003afa:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8003afe:	4810      	ldr	r0, [pc, #64]	@ (8003b40 <vImuTask+0x134>)
 8003b00:	f001 ff9c 	bl	8005a3c <HAL_GPIO_TogglePin>
                vTaskDelay(pdMS_TO_TICKS(100));
 8003b04:	2064      	movs	r0, #100	@ 0x64
 8003b06:	f007 f87f 	bl	800ac08 <vTaskDelay>
            for(int i=0; i<4; i++) {
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	613b      	str	r3, [r7, #16]
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	2b03      	cmp	r3, #3
 8003b14:	ddf1      	ble.n	8003afa <vImuTask+0xee>
            }
            HAL_GPIO_WritePin(GPIOC, STATUS_SOURIS_LED_Pin | STATUS_CHAT_LED_Pin, GPIO_PIN_RESET);
 8003b16:	2200      	movs	r2, #0
 8003b18:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8003b1c:	4808      	ldr	r0, [pc, #32]	@ (8003b40 <vImuTask+0x134>)
 8003b1e:	f001 ff75 	bl	8005a0c <HAL_GPIO_WritePin>
        }
    }
    vTaskDelay(pdMS_TO_TICKS(100));
 8003b22:	2064      	movs	r0, #100	@ 0x64
 8003b24:	f007 f870 	bl	800ac08 <vTaskDelay>
    if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8003b28:	e79b      	b.n	8003a62 <vImuTask+0x56>
 8003b2a:	bf00      	nop
 8003b2c:	2000073c 	.word	0x2000073c
 8003b30:	20000c08 	.word	0x20000c08
 8003b34:	08011bd4 	.word	0x08011bd4
 8003b38:	08011be8 	.word	0x08011be8
 8003b3c:	08011bf8 	.word	0x08011bf8
 8003b40:	48000800 	.word	0x48000800

08003b44 <vSafetyTask>:
  }
}

void vSafetyTask(void *pvParameters)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b086      	sub	sp, #24
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  for(;;) {
      ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8003b4c:	f04f 31ff 	mov.w	r1, #4294967295
 8003b50:	2001      	movs	r0, #1
 8003b52:	f007 fe47 	bl	800b7e4 <ulTaskNotifyTake>

      vTaskDelay(pdMS_TO_TICKS(20));
 8003b56:	2014      	movs	r0, #20
 8003b58:	f007 f856 	bl	800ac08 <vTaskDelay>

      int void_fwd_right  = (HAL_GPIO_ReadPin(TOF1_GPIO_GPIO_Port, TOF1_GPIO_Pin) == GPIO_PIN_RESET);
 8003b5c:	2110      	movs	r1, #16
 8003b5e:	485c      	ldr	r0, [pc, #368]	@ (8003cd0 <vSafetyTask+0x18c>)
 8003b60:	f001 ff3c 	bl	80059dc <HAL_GPIO_ReadPin>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	bf0c      	ite	eq
 8003b6a:	2301      	moveq	r3, #1
 8003b6c:	2300      	movne	r3, #0
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	617b      	str	r3, [r7, #20]
      int void_fwd_left   = (HAL_GPIO_ReadPin(TOF2_GPIO_GPIO_Port, TOF2_GPIO_Pin) == GPIO_PIN_RESET);
 8003b72:	2120      	movs	r1, #32
 8003b74:	4856      	ldr	r0, [pc, #344]	@ (8003cd0 <vSafetyTask+0x18c>)
 8003b76:	f001 ff31 	bl	80059dc <HAL_GPIO_ReadPin>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	bf0c      	ite	eq
 8003b80:	2301      	moveq	r3, #1
 8003b82:	2300      	movne	r3, #0
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	613b      	str	r3, [r7, #16]
      int void_rear_left  = (HAL_GPIO_ReadPin(TOF3_GPIO_GPIO_Port, TOF3_GPIO_Pin) == GPIO_PIN_RESET);
 8003b88:	2140      	movs	r1, #64	@ 0x40
 8003b8a:	4851      	ldr	r0, [pc, #324]	@ (8003cd0 <vSafetyTask+0x18c>)
 8003b8c:	f001 ff26 	bl	80059dc <HAL_GPIO_ReadPin>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	bf0c      	ite	eq
 8003b96:	2301      	moveq	r3, #1
 8003b98:	2300      	movne	r3, #0
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	60fb      	str	r3, [r7, #12]
      int void_rear_right = (HAL_GPIO_ReadPin(TOF4_GPIO_GPIO_Port, TOF4_GPIO_Pin) == GPIO_PIN_RESET);
 8003b9e:	2180      	movs	r1, #128	@ 0x80
 8003ba0:	484b      	ldr	r0, [pc, #300]	@ (8003cd0 <vSafetyTask+0x18c>)
 8003ba2:	f001 ff1b 	bl	80059dc <HAL_GPIO_ReadPin>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	bf0c      	ite	eq
 8003bac:	2301      	moveq	r3, #1
 8003bae:	2300      	movne	r3, #0
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	60bb      	str	r3, [r7, #8]

      if (void_fwd_right || void_fwd_left || void_rear_left || void_rear_right) {
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d108      	bne.n	8003bcc <vSafetyTask+0x88>
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d105      	bne.n	8003bcc <vSafetyTask+0x88>
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d102      	bne.n	8003bcc <vSafetyTask+0x88>
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d0bf      	beq.n	8003b4c <vSafetyTask+0x8>
          
          g_safety_override = 1;
 8003bcc:	4b41      	ldr	r3, [pc, #260]	@ (8003cd4 <vSafetyTask+0x190>)
 8003bce:	2201      	movs	r2, #1
 8003bd0:	701a      	strb	r2, [r3, #0]
          HAL_GPIO_WritePin(GPIOC, STATUS_SOURIS_LED_Pin, GPIO_PIN_SET);
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003bd8:	483f      	ldr	r0, [pc, #252]	@ (8003cd8 <vSafetyTask+0x194>)
 8003bda:	f001 ff17 	bl	8005a0c <HAL_GPIO_WritePin>

          Motor_SetSpeed(&hMotor1, 0.0f);
 8003bde:	ed9f 0a3f 	vldr	s0, [pc, #252]	@ 8003cdc <vSafetyTask+0x198>
 8003be2:	483f      	ldr	r0, [pc, #252]	@ (8003ce0 <vSafetyTask+0x19c>)
 8003be4:	f7fd ff96 	bl	8001b14 <Motor_SetSpeed>
          Motor_SetSpeed(&hMotor2, 0.0f);
 8003be8:	ed9f 0a3c 	vldr	s0, [pc, #240]	@ 8003cdc <vSafetyTask+0x198>
 8003bec:	483d      	ldr	r0, [pc, #244]	@ (8003ce4 <vSafetyTask+0x1a0>)
 8003bee:	f7fd ff91 	bl	8001b14 <Motor_SetSpeed>
          Motor_UpdatePWM(&hMotor1);
 8003bf2:	483b      	ldr	r0, [pc, #236]	@ (8003ce0 <vSafetyTask+0x19c>)
 8003bf4:	f7fd ffc0 	bl	8001b78 <Motor_UpdatePWM>
          Motor_UpdatePWM(&hMotor2);
 8003bf8:	483a      	ldr	r0, [pc, #232]	@ (8003ce4 <vSafetyTask+0x1a0>)
 8003bfa:	f7fd ffbd 	bl	8001b78 <Motor_UpdatePWM>
          vTaskDelay(pdMS_TO_TICKS(200));
 8003bfe:	20c8      	movs	r0, #200	@ 0xc8
 8003c00:	f007 f802 	bl	800ac08 <vTaskDelay>

          if (void_fwd_right || void_fwd_left) {
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d102      	bne.n	8003c10 <vSafetyTask+0xcc>
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d00a      	beq.n	8003c26 <vSafetyTask+0xe2>
              Motor_SetSpeed(&hMotor1, -35.0f); 
 8003c10:	ed9f 0a35 	vldr	s0, [pc, #212]	@ 8003ce8 <vSafetyTask+0x1a4>
 8003c14:	4832      	ldr	r0, [pc, #200]	@ (8003ce0 <vSafetyTask+0x19c>)
 8003c16:	f7fd ff7d 	bl	8001b14 <Motor_SetSpeed>
              Motor_SetSpeed(&hMotor2, -35.0f);
 8003c1a:	ed9f 0a33 	vldr	s0, [pc, #204]	@ 8003ce8 <vSafetyTask+0x1a4>
 8003c1e:	4831      	ldr	r0, [pc, #196]	@ (8003ce4 <vSafetyTask+0x1a0>)
 8003c20:	f7fd ff78 	bl	8001b14 <Motor_SetSpeed>
 8003c24:	e009      	b.n	8003c3a <vSafetyTask+0xf6>
          } else {
              Motor_SetSpeed(&hMotor1, 35.0f); 
 8003c26:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 8003cec <vSafetyTask+0x1a8>
 8003c2a:	482d      	ldr	r0, [pc, #180]	@ (8003ce0 <vSafetyTask+0x19c>)
 8003c2c:	f7fd ff72 	bl	8001b14 <Motor_SetSpeed>
              Motor_SetSpeed(&hMotor2, 35.0f);
 8003c30:	ed9f 0a2e 	vldr	s0, [pc, #184]	@ 8003cec <vSafetyTask+0x1a8>
 8003c34:	482b      	ldr	r0, [pc, #172]	@ (8003ce4 <vSafetyTask+0x1a0>)
 8003c36:	f7fd ff6d 	bl	8001b14 <Motor_SetSpeed>
          }

          Motor_UpdatePWM(&hMotor1);
 8003c3a:	4829      	ldr	r0, [pc, #164]	@ (8003ce0 <vSafetyTask+0x19c>)
 8003c3c:	f7fd ff9c 	bl	8001b78 <Motor_UpdatePWM>
          Motor_UpdatePWM(&hMotor2);
 8003c40:	4828      	ldr	r0, [pc, #160]	@ (8003ce4 <vSafetyTask+0x1a0>)
 8003c42:	f7fd ff99 	bl	8001b78 <Motor_UpdatePWM>
          vTaskDelay(pdMS_TO_TICKS(800));
 8003c46:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8003c4a:	f006 ffdd 	bl	800ac08 <vTaskDelay>

          Motor_SetSpeed(&hMotor1, 40.0f);
 8003c4e:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 8003cf0 <vSafetyTask+0x1ac>
 8003c52:	4823      	ldr	r0, [pc, #140]	@ (8003ce0 <vSafetyTask+0x19c>)
 8003c54:	f7fd ff5e 	bl	8001b14 <Motor_SetSpeed>
          Motor_SetSpeed(&hMotor2, -40.0f);
 8003c58:	ed9f 0a26 	vldr	s0, [pc, #152]	@ 8003cf4 <vSafetyTask+0x1b0>
 8003c5c:	4821      	ldr	r0, [pc, #132]	@ (8003ce4 <vSafetyTask+0x1a0>)
 8003c5e:	f7fd ff59 	bl	8001b14 <Motor_SetSpeed>
          Motor_UpdatePWM(&hMotor1);
 8003c62:	481f      	ldr	r0, [pc, #124]	@ (8003ce0 <vSafetyTask+0x19c>)
 8003c64:	f7fd ff88 	bl	8001b78 <Motor_UpdatePWM>
          Motor_UpdatePWM(&hMotor2);
 8003c68:	481e      	ldr	r0, [pc, #120]	@ (8003ce4 <vSafetyTask+0x1a0>)
 8003c6a:	f7fd ff85 	bl	8001b78 <Motor_UpdatePWM>
          vTaskDelay(pdMS_TO_TICKS(1000)); 
 8003c6e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003c72:	f006 ffc9 	bl	800ac08 <vTaskDelay>

          if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8003c76:	4b20      	ldr	r3, [pc, #128]	@ (8003cf8 <vSafetyTask+0x1b4>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f04f 31ff 	mov.w	r1, #4294967295
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f006 fbe4 	bl	800a44c <xQueueSemaphoreTake>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d112      	bne.n	8003cb0 <vSafetyTask+0x16c>
              TOF_Clear_Interrupt(&tof1);
 8003c8a:	481c      	ldr	r0, [pc, #112]	@ (8003cfc <vSafetyTask+0x1b8>)
 8003c8c:	f7fe fc9e 	bl	80025cc <TOF_Clear_Interrupt>
              TOF_Clear_Interrupt(&tof2);
 8003c90:	481b      	ldr	r0, [pc, #108]	@ (8003d00 <vSafetyTask+0x1bc>)
 8003c92:	f7fe fc9b 	bl	80025cc <TOF_Clear_Interrupt>
              TOF_Clear_Interrupt(&tof3);
 8003c96:	481b      	ldr	r0, [pc, #108]	@ (8003d04 <vSafetyTask+0x1c0>)
 8003c98:	f7fe fc98 	bl	80025cc <TOF_Clear_Interrupt>
              TOF_Clear_Interrupt(&tof4);
 8003c9c:	481a      	ldr	r0, [pc, #104]	@ (8003d08 <vSafetyTask+0x1c4>)
 8003c9e:	f7fe fc95 	bl	80025cc <TOF_Clear_Interrupt>
              xSemaphoreGive(xI2C1Mutex);
 8003ca2:	4b15      	ldr	r3, [pc, #84]	@ (8003cf8 <vSafetyTask+0x1b4>)
 8003ca4:	6818      	ldr	r0, [r3, #0]
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	2200      	movs	r2, #0
 8003caa:	2100      	movs	r1, #0
 8003cac:	f006 facc 	bl	800a248 <xQueueGenericSend>
          }
          
          PID_Reset(&pid_vel_left);
 8003cb0:	4816      	ldr	r0, [pc, #88]	@ (8003d0c <vSafetyTask+0x1c8>)
 8003cb2:	f7fe fafd 	bl	80022b0 <PID_Reset>
          PID_Reset(&pid_vel_right);
 8003cb6:	4816      	ldr	r0, [pc, #88]	@ (8003d10 <vSafetyTask+0x1cc>)
 8003cb8:	f7fe fafa 	bl	80022b0 <PID_Reset>
          HAL_GPIO_WritePin(GPIOC, STATUS_SOURIS_LED_Pin, GPIO_PIN_RESET);
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003cc2:	4805      	ldr	r0, [pc, #20]	@ (8003cd8 <vSafetyTask+0x194>)
 8003cc4:	f001 fea2 	bl	8005a0c <HAL_GPIO_WritePin>
          g_safety_override = 0;
 8003cc8:	4b02      	ldr	r3, [pc, #8]	@ (8003cd4 <vSafetyTask+0x190>)
 8003cca:	2200      	movs	r2, #0
 8003ccc:	701a      	strb	r2, [r3, #0]
  for(;;) {
 8003cce:	e73d      	b.n	8003b4c <vSafetyTask+0x8>
 8003cd0:	48000400 	.word	0x48000400
 8003cd4:	20000c00 	.word	0x20000c00
 8003cd8:	48000800 	.word	0x48000800
 8003cdc:	00000000 	.word	0x00000000
 8003ce0:	20000b44 	.word	0x20000b44
 8003ce4:	20000b74 	.word	0x20000b74
 8003ce8:	c20c0000 	.word	0xc20c0000
 8003cec:	420c0000 	.word	0x420c0000
 8003cf0:	42200000 	.word	0x42200000
 8003cf4:	c2200000 	.word	0xc2200000
 8003cf8:	2000073c 	.word	0x2000073c
 8003cfc:	200006d4 	.word	0x200006d4
 8003d00:	200006e8 	.word	0x200006e8
 8003d04:	200006fc 	.word	0x200006fc
 8003d08:	20000710 	.word	0x20000710
 8003d0c:	20000ba4 	.word	0x20000ba4
 8003d10:	20000bc8 	.word	0x20000bc8

08003d14 <HAL_GPIO_EXTI_Callback>:
  }
}

// Callback for TOF Interrupts (EXTI)
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == TOF1_GPIO_Pin || GPIO_Pin == TOF2_GPIO_Pin || 
 8003d1e:	88fb      	ldrh	r3, [r7, #6]
 8003d20:	2b10      	cmp	r3, #16
 8003d22:	d008      	beq.n	8003d36 <HAL_GPIO_EXTI_Callback+0x22>
 8003d24:	88fb      	ldrh	r3, [r7, #6]
 8003d26:	2b20      	cmp	r3, #32
 8003d28:	d005      	beq.n	8003d36 <HAL_GPIO_EXTI_Callback+0x22>
 8003d2a:	88fb      	ldrh	r3, [r7, #6]
 8003d2c:	2b40      	cmp	r3, #64	@ 0x40
 8003d2e:	d002      	beq.n	8003d36 <HAL_GPIO_EXTI_Callback+0x22>
        GPIO_Pin == TOF3_GPIO_Pin || GPIO_Pin == TOF4_GPIO_Pin) 
 8003d30:	88fb      	ldrh	r3, [r7, #6]
 8003d32:	2b80      	cmp	r3, #128	@ 0x80
 8003d34:	d118      	bne.n	8003d68 <HAL_GPIO_EXTI_Callback+0x54>
    {
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8003d36:	2300      	movs	r3, #0
 8003d38:	60fb      	str	r3, [r7, #12]
        if (xSafetyTaskHandle != NULL) {
 8003d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8003d70 <HAL_GPIO_EXTI_Callback+0x5c>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d012      	beq.n	8003d68 <HAL_GPIO_EXTI_Callback+0x54>
            vTaskNotifyGiveFromISR(xSafetyTaskHandle, &xHigherPriorityTaskWoken);
 8003d42:	4b0b      	ldr	r3, [pc, #44]	@ (8003d70 <HAL_GPIO_EXTI_Callback+0x5c>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f107 020c 	add.w	r2, r7, #12
 8003d4a:	4611      	mov	r1, r2
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f007 fd95 	bl	800b87c <vTaskNotifyGiveFromISR>
            portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d007      	beq.n	8003d68 <HAL_GPIO_EXTI_Callback+0x54>
 8003d58:	4b06      	ldr	r3, [pc, #24]	@ (8003d74 <HAL_GPIO_EXTI_Callback+0x60>)
 8003d5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d5e:	601a      	str	r2, [r3, #0]
 8003d60:	f3bf 8f4f 	dsb	sy
 8003d64:	f3bf 8f6f 	isb	sy
        }
    }
}
 8003d68:	bf00      	nop
 8003d6a:	3710      	adds	r7, #16
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	20000734 	.word	0x20000734
 8003d74:	e000ed04 	.word	0xe000ed04

08003d78 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003d7e:	4b12      	ldr	r3, [pc, #72]	@ (8003dc8 <MX_DMA_Init+0x50>)
 8003d80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d82:	4a11      	ldr	r2, [pc, #68]	@ (8003dc8 <MX_DMA_Init+0x50>)
 8003d84:	f043 0304 	orr.w	r3, r3, #4
 8003d88:	6493      	str	r3, [r2, #72]	@ 0x48
 8003d8a:	4b0f      	ldr	r3, [pc, #60]	@ (8003dc8 <MX_DMA_Init+0x50>)
 8003d8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d8e:	f003 0304 	and.w	r3, r3, #4
 8003d92:	607b      	str	r3, [r7, #4]
 8003d94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003d96:	4b0c      	ldr	r3, [pc, #48]	@ (8003dc8 <MX_DMA_Init+0x50>)
 8003d98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d9a:	4a0b      	ldr	r2, [pc, #44]	@ (8003dc8 <MX_DMA_Init+0x50>)
 8003d9c:	f043 0301 	orr.w	r3, r3, #1
 8003da0:	6493      	str	r3, [r2, #72]	@ 0x48
 8003da2:	4b09      	ldr	r3, [pc, #36]	@ (8003dc8 <MX_DMA_Init+0x50>)
 8003da4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	603b      	str	r3, [r7, #0]
 8003dac:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8003dae:	2200      	movs	r2, #0
 8003db0:	2105      	movs	r1, #5
 8003db2:	200b      	movs	r0, #11
 8003db4:	f001 f914 	bl	8004fe0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003db8:	200b      	movs	r0, #11
 8003dba:	f001 f92b 	bl	8005014 <HAL_NVIC_EnableIRQ>

}
 8003dbe:	bf00      	nop
 8003dc0:	3708      	adds	r7, #8
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	40021000 	.word	0x40021000

08003dcc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b08a      	sub	sp, #40	@ 0x28
 8003dd0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dd2:	f107 0314 	add.w	r3, r7, #20
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	601a      	str	r2, [r3, #0]
 8003dda:	605a      	str	r2, [r3, #4]
 8003ddc:	609a      	str	r2, [r3, #8]
 8003dde:	60da      	str	r2, [r3, #12]
 8003de0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003de2:	4b5b      	ldr	r3, [pc, #364]	@ (8003f50 <MX_GPIO_Init+0x184>)
 8003de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003de6:	4a5a      	ldr	r2, [pc, #360]	@ (8003f50 <MX_GPIO_Init+0x184>)
 8003de8:	f043 0304 	orr.w	r3, r3, #4
 8003dec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003dee:	4b58      	ldr	r3, [pc, #352]	@ (8003f50 <MX_GPIO_Init+0x184>)
 8003df0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003df2:	f003 0304 	and.w	r3, r3, #4
 8003df6:	613b      	str	r3, [r7, #16]
 8003df8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003dfa:	4b55      	ldr	r3, [pc, #340]	@ (8003f50 <MX_GPIO_Init+0x184>)
 8003dfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dfe:	4a54      	ldr	r2, [pc, #336]	@ (8003f50 <MX_GPIO_Init+0x184>)
 8003e00:	f043 0320 	orr.w	r3, r3, #32
 8003e04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e06:	4b52      	ldr	r3, [pc, #328]	@ (8003f50 <MX_GPIO_Init+0x184>)
 8003e08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e0a:	f003 0320 	and.w	r3, r3, #32
 8003e0e:	60fb      	str	r3, [r7, #12]
 8003e10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003e12:	4b4f      	ldr	r3, [pc, #316]	@ (8003f50 <MX_GPIO_Init+0x184>)
 8003e14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e16:	4a4e      	ldr	r2, [pc, #312]	@ (8003f50 <MX_GPIO_Init+0x184>)
 8003e18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e1e:	4b4c      	ldr	r3, [pc, #304]	@ (8003f50 <MX_GPIO_Init+0x184>)
 8003e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e26:	60bb      	str	r3, [r7, #8]
 8003e28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e2a:	4b49      	ldr	r3, [pc, #292]	@ (8003f50 <MX_GPIO_Init+0x184>)
 8003e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e2e:	4a48      	ldr	r2, [pc, #288]	@ (8003f50 <MX_GPIO_Init+0x184>)
 8003e30:	f043 0301 	orr.w	r3, r3, #1
 8003e34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e36:	4b46      	ldr	r3, [pc, #280]	@ (8003f50 <MX_GPIO_Init+0x184>)
 8003e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e3a:	f003 0301 	and.w	r3, r3, #1
 8003e3e:	607b      	str	r3, [r7, #4]
 8003e40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e42:	4b43      	ldr	r3, [pc, #268]	@ (8003f50 <MX_GPIO_Init+0x184>)
 8003e44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e46:	4a42      	ldr	r2, [pc, #264]	@ (8003f50 <MX_GPIO_Init+0x184>)
 8003e48:	f043 0302 	orr.w	r3, r3, #2
 8003e4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e4e:	4b40      	ldr	r3, [pc, #256]	@ (8003f50 <MX_GPIO_Init+0x184>)
 8003e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e52:	f003 0302 	and.w	r3, r3, #2
 8003e56:	603b      	str	r3, [r7, #0]
 8003e58:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, STATUS_SOURIS_LED_Pin|STATUS_CHAT_LED_Pin|TOF2_XSHUT_Pin|TOF3_XSHUT_Pin, GPIO_PIN_RESET);
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f44f 414c 	mov.w	r1, #52224	@ 0xcc00
 8003e60:	483c      	ldr	r0, [pc, #240]	@ (8003f54 <MX_GPIO_Init+0x188>)
 8003e62:	f001 fdd3 	bl	8005a0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LIDAR_M_CTR_Pin|TOF1_XSHUT_Pin, GPIO_PIN_RESET);
 8003e66:	2200      	movs	r2, #0
 8003e68:	f44f 4101 	mov.w	r1, #33024	@ 0x8100
 8003e6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e70:	f001 fdcc 	bl	8005a0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOF4_XSHUT_GPIO_Port, TOF4_XSHUT_Pin, GPIO_PIN_RESET);
 8003e74:	2200      	movs	r2, #0
 8003e76:	2108      	movs	r1, #8
 8003e78:	4837      	ldr	r0, [pc, #220]	@ (8003f58 <MX_GPIO_Init+0x18c>)
 8003e7a:	f001 fdc7 	bl	8005a0c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : STATUS_SOURIS_LED_Pin STATUS_CHAT_LED_Pin TOF2_XSHUT_Pin TOF3_XSHUT_Pin */
  GPIO_InitStruct.Pin = STATUS_SOURIS_LED_Pin|STATUS_CHAT_LED_Pin|TOF2_XSHUT_Pin|TOF3_XSHUT_Pin;
 8003e7e:	f44f 434c 	mov.w	r3, #52224	@ 0xcc00
 8003e82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e84:	2301      	movs	r3, #1
 8003e86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e90:	f107 0314 	add.w	r3, r7, #20
 8003e94:	4619      	mov	r1, r3
 8003e96:	482f      	ldr	r0, [pc, #188]	@ (8003f54 <MX_GPIO_Init+0x188>)
 8003e98:	f001 fb3c 	bl	8005514 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOUTON_RESET_Pin */
  GPIO_InitStruct.Pin = BOUTON_RESET_Pin;
 8003e9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003ea0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOUTON_RESET_GPIO_Port, &GPIO_InitStruct);
 8003eaa:	f107 0314 	add.w	r3, r7, #20
 8003eae:	4619      	mov	r1, r3
 8003eb0:	482a      	ldr	r0, [pc, #168]	@ (8003f5c <MX_GPIO_Init+0x190>)
 8003eb2:	f001 fb2f 	bl	8005514 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACC_INT2_Pin ACC_INT1_Pin */
  GPIO_InitStruct.Pin = ACC_INT2_Pin|ACC_INT1_Pin;
 8003eb6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8003eba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ec4:	f107 0314 	add.w	r3, r7, #20
 8003ec8:	4619      	mov	r1, r3
 8003eca:	4823      	ldr	r0, [pc, #140]	@ (8003f58 <MX_GPIO_Init+0x18c>)
 8003ecc:	f001 fb22 	bl	8005514 <HAL_GPIO_Init>

  /*Configure GPIO pins : LIDAR_M_CTR_Pin TOF1_XSHUT_Pin */
  GPIO_InitStruct.Pin = LIDAR_M_CTR_Pin|TOF1_XSHUT_Pin;
 8003ed0:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8003ed4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eda:	2300      	movs	r3, #0
 8003edc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ee2:	f107 0314 	add.w	r3, r7, #20
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003eec:	f001 fb12 	bl	8005514 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOF4_XSHUT_Pin */
  GPIO_InitStruct.Pin = TOF4_XSHUT_Pin;
 8003ef0:	2308      	movs	r3, #8
 8003ef2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003efc:	2300      	movs	r3, #0
 8003efe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TOF4_XSHUT_GPIO_Port, &GPIO_InitStruct);
 8003f00:	f107 0314 	add.w	r3, r7, #20
 8003f04:	4619      	mov	r1, r3
 8003f06:	4814      	ldr	r0, [pc, #80]	@ (8003f58 <MX_GPIO_Init+0x18c>)
 8003f08:	f001 fb04 	bl	8005514 <HAL_GPIO_Init>

  /*Configure GPIO pins : TOF1_GPIO_Pin TOF2_GPIO_Pin TOF3_GPIO_Pin TOF4_GPIO_Pin */
  GPIO_InitStruct.Pin = TOF1_GPIO_Pin|TOF2_GPIO_Pin|TOF3_GPIO_Pin|TOF4_GPIO_Pin;
 8003f0c:	23f0      	movs	r3, #240	@ 0xf0
 8003f0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003f10:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003f14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f16:	2301      	movs	r3, #1
 8003f18:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f1a:	f107 0314 	add.w	r3, r7, #20
 8003f1e:	4619      	mov	r1, r3
 8003f20:	480d      	ldr	r0, [pc, #52]	@ (8003f58 <MX_GPIO_Init+0x18c>)
 8003f22:	f001 faf7 	bl	8005514 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8003f26:	2200      	movs	r2, #0
 8003f28:	2105      	movs	r1, #5
 8003f2a:	200a      	movs	r0, #10
 8003f2c:	f001 f858 	bl	8004fe0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003f30:	200a      	movs	r0, #10
 8003f32:	f001 f86f 	bl	8005014 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8003f36:	2200      	movs	r2, #0
 8003f38:	2105      	movs	r1, #5
 8003f3a:	2017      	movs	r0, #23
 8003f3c:	f001 f850 	bl	8004fe0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003f40:	2017      	movs	r0, #23
 8003f42:	f001 f867 	bl	8005014 <HAL_NVIC_EnableIRQ>

}
 8003f46:	bf00      	nop
 8003f48:	3728      	adds	r7, #40	@ 0x28
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	40021000 	.word	0x40021000
 8003f54:	48000800 	.word	0x48000800
 8003f58:	48000400 	.word	0x48000400
 8003f5c:	48001800 	.word	0x48001800

08003f60 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003f64:	4b1b      	ldr	r3, [pc, #108]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f66:	4a1c      	ldr	r2, [pc, #112]	@ (8003fd8 <MX_I2C1_Init+0x78>)
 8003f68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8003f6a:	4b1a      	ldr	r3, [pc, #104]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f6c:	4a1b      	ldr	r2, [pc, #108]	@ (8003fdc <MX_I2C1_Init+0x7c>)
 8003f6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003f70:	4b18      	ldr	r3, [pc, #96]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003f76:	4b17      	ldr	r3, [pc, #92]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f78:	2201      	movs	r2, #1
 8003f7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003f7c:	4b15      	ldr	r3, [pc, #84]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f7e:	2200      	movs	r2, #0
 8003f80:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003f82:	4b14      	ldr	r3, [pc, #80]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f84:	2200      	movs	r2, #0
 8003f86:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003f88:	4b12      	ldr	r3, [pc, #72]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003f8e:	4b11      	ldr	r3, [pc, #68]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f90:	2200      	movs	r2, #0
 8003f92:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003f94:	4b0f      	ldr	r3, [pc, #60]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f96:	2200      	movs	r2, #0
 8003f98:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003f9a:	480e      	ldr	r0, [pc, #56]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f9c:	f001 fd80 	bl	8005aa0 <HAL_I2C_Init>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d001      	beq.n	8003faa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003fa6:	f000 f933 	bl	8004210 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003faa:	2100      	movs	r1, #0
 8003fac:	4809      	ldr	r0, [pc, #36]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003fae:	f002 fb31 	bl	8006614 <HAL_I2CEx_ConfigAnalogFilter>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d001      	beq.n	8003fbc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003fb8:	f000 f92a 	bl	8004210 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003fbc:	2100      	movs	r1, #0
 8003fbe:	4805      	ldr	r0, [pc, #20]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003fc0:	f002 fb73 	bl	80066aa <HAL_I2CEx_ConfigDigitalFilter>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d001      	beq.n	8003fce <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003fca:	f000 f921 	bl	8004210 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003fce:	bf00      	nop
 8003fd0:	bd80      	pop	{r7, pc}
 8003fd2:	bf00      	nop
 8003fd4:	20000c08 	.word	0x20000c08
 8003fd8:	40005400 	.word	0x40005400
 8003fdc:	40b285c2 	.word	0x40b285c2

08003fe0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b09a      	sub	sp, #104	@ 0x68
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fe8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003fec:	2200      	movs	r2, #0
 8003fee:	601a      	str	r2, [r3, #0]
 8003ff0:	605a      	str	r2, [r3, #4]
 8003ff2:	609a      	str	r2, [r3, #8]
 8003ff4:	60da      	str	r2, [r3, #12]
 8003ff6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003ff8:	f107 0310 	add.w	r3, r7, #16
 8003ffc:	2244      	movs	r2, #68	@ 0x44
 8003ffe:	2100      	movs	r1, #0
 8004000:	4618      	mov	r0, r3
 8004002:	f009 fa09 	bl	800d418 <memset>
  if(i2cHandle->Instance==I2C1)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a1f      	ldr	r2, [pc, #124]	@ (8004088 <HAL_I2C_MspInit+0xa8>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d136      	bne.n	800407e <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004010:	2340      	movs	r3, #64	@ 0x40
 8004012:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004014:	2300      	movs	r3, #0
 8004016:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004018:	f107 0310 	add.w	r3, r7, #16
 800401c:	4618      	mov	r0, r3
 800401e:	f003 f9a1 	bl	8007364 <HAL_RCCEx_PeriphCLKConfig>
 8004022:	4603      	mov	r3, r0
 8004024:	2b00      	cmp	r3, #0
 8004026:	d001      	beq.n	800402c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004028:	f000 f8f2 	bl	8004210 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800402c:	4b17      	ldr	r3, [pc, #92]	@ (800408c <HAL_I2C_MspInit+0xac>)
 800402e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004030:	4a16      	ldr	r2, [pc, #88]	@ (800408c <HAL_I2C_MspInit+0xac>)
 8004032:	f043 0302 	orr.w	r3, r3, #2
 8004036:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004038:	4b14      	ldr	r3, [pc, #80]	@ (800408c <HAL_I2C_MspInit+0xac>)
 800403a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800403c:	f003 0302 	and.w	r3, r3, #2
 8004040:	60fb      	str	r3, [r7, #12]
 8004042:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004044:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004048:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800404a:	2312      	movs	r3, #18
 800404c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800404e:	2300      	movs	r3, #0
 8004050:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004052:	2300      	movs	r3, #0
 8004054:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004056:	2304      	movs	r3, #4
 8004058:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800405a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800405e:	4619      	mov	r1, r3
 8004060:	480b      	ldr	r0, [pc, #44]	@ (8004090 <HAL_I2C_MspInit+0xb0>)
 8004062:	f001 fa57 	bl	8005514 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004066:	4b09      	ldr	r3, [pc, #36]	@ (800408c <HAL_I2C_MspInit+0xac>)
 8004068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800406a:	4a08      	ldr	r2, [pc, #32]	@ (800408c <HAL_I2C_MspInit+0xac>)
 800406c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004070:	6593      	str	r3, [r2, #88]	@ 0x58
 8004072:	4b06      	ldr	r3, [pc, #24]	@ (800408c <HAL_I2C_MspInit+0xac>)
 8004074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004076:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800407a:	60bb      	str	r3, [r7, #8]
 800407c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800407e:	bf00      	nop
 8004080:	3768      	adds	r7, #104	@ 0x68
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop
 8004088:	40005400 	.word	0x40005400
 800408c:	40021000 	.word	0x40021000
 8004090:	48000400 	.word	0x48000400

08004094 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a0b      	ldr	r2, [pc, #44]	@ (80040d0 <HAL_I2C_MspDeInit+0x3c>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d10f      	bne.n	80040c6 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80040a6:	4b0b      	ldr	r3, [pc, #44]	@ (80040d4 <HAL_I2C_MspDeInit+0x40>)
 80040a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040aa:	4a0a      	ldr	r2, [pc, #40]	@ (80040d4 <HAL_I2C_MspDeInit+0x40>)
 80040ac:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80040b0:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 80040b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80040b6:	4808      	ldr	r0, [pc, #32]	@ (80040d8 <HAL_I2C_MspDeInit+0x44>)
 80040b8:	f001 fbae 	bl	8005818 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 80040bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80040c0:	4805      	ldr	r0, [pc, #20]	@ (80040d8 <HAL_I2C_MspDeInit+0x44>)
 80040c2:	f001 fba9 	bl	8005818 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 80040c6:	bf00      	nop
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	40005400 	.word	0x40005400
 80040d4:	40021000 	.word	0x40021000
 80040d8:	48000400 	.word	0x48000400

080040dc <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80040e4:	1d39      	adds	r1, r7, #4
 80040e6:	f04f 33ff 	mov.w	r3, #4294967295
 80040ea:	2201      	movs	r2, #1
 80040ec:	4803      	ldr	r0, [pc, #12]	@ (80040fc <__io_putchar+0x20>)
 80040ee:	f004 fe35 	bl	8008d5c <HAL_UART_Transmit>
	return ch;
 80040f2:	687b      	ldr	r3, [r7, #4]
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	3708      	adds	r7, #8
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	20000d90 	.word	0x20000d90

08004100 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004104:	f000 fe5b 	bl	8004dbe <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004108:	f000 f824 	bl	8004154 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800410c:	f7ff fe5e 	bl	8003dcc <MX_GPIO_Init>
  MX_DMA_Init();
 8004110:	f7ff fe32 	bl	8003d78 <MX_DMA_Init>
  MX_I2C1_Init();
 8004114:	f7ff ff24 	bl	8003f60 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8004118:	f000 fc8a 	bl	8004a30 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800411c:	f000 fcd4 	bl	8004ac8 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 8004120:	f000 fc3a 	bl	8004998 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8004124:	f000 fa2c 	bl	8004580 <MX_TIM2_Init>
  MX_TIM3_Init();
 8004128:	f000 fa7e 	bl	8004628 <MX_TIM3_Init>
  MX_TIM4_Init();
 800412c:	f000 faf8 	bl	8004720 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  printf("Starting System...\r\n");
 8004130:	4806      	ldr	r0, [pc, #24]	@ (800414c <main+0x4c>)
 8004132:	f009 f86f 	bl	800d214 <puts>
  TOF_Init_All();
 8004136:	f7fe f96f 	bl	8002418 <TOF_Init_All>
  printf("TOF Init Done.\r\n");
 800413a:	4805      	ldr	r0, [pc, #20]	@ (8004150 <main+0x50>)
 800413c:	f009 f86a 	bl	800d214 <puts>
  /* USER CODE END 2 */
  MX_FREERTOS_Init();
 8004140:	f7ff fa16 	bl	8003570 <MX_FREERTOS_Init>

  /* Start scheduler */
  vTaskStartScheduler();
 8004144:	f006 fd96 	bl	800ac74 <vTaskStartScheduler>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004148:	bf00      	nop
 800414a:	e7fd      	b.n	8004148 <main+0x48>
 800414c:	08011c18 	.word	0x08011c18
 8004150:	08011c2c 	.word	0x08011c2c

08004154 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b094      	sub	sp, #80	@ 0x50
 8004158:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800415a:	f107 0318 	add.w	r3, r7, #24
 800415e:	2238      	movs	r2, #56	@ 0x38
 8004160:	2100      	movs	r1, #0
 8004162:	4618      	mov	r0, r3
 8004164:	f009 f958 	bl	800d418 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004168:	1d3b      	adds	r3, r7, #4
 800416a:	2200      	movs	r2, #0
 800416c:	601a      	str	r2, [r3, #0]
 800416e:	605a      	str	r2, [r3, #4]
 8004170:	609a      	str	r2, [r3, #8]
 8004172:	60da      	str	r2, [r3, #12]
 8004174:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8004176:	2000      	movs	r0, #0
 8004178:	f002 fae4 	bl	8006744 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800417c:	2302      	movs	r3, #2
 800417e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004180:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004184:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004186:	2340      	movs	r3, #64	@ 0x40
 8004188:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800418a:	2302      	movs	r3, #2
 800418c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800418e:	2302      	movs	r3, #2
 8004190:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8004192:	2304      	movs	r3, #4
 8004194:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8004196:	2355      	movs	r3, #85	@ 0x55
 8004198:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800419a:	2302      	movs	r3, #2
 800419c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800419e:	2302      	movs	r3, #2
 80041a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80041a2:	2302      	movs	r3, #2
 80041a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80041a6:	f107 0318 	add.w	r3, r7, #24
 80041aa:	4618      	mov	r0, r3
 80041ac:	f002 fb7e 	bl	80068ac <HAL_RCC_OscConfig>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d001      	beq.n	80041ba <SystemClock_Config+0x66>
  {
    Error_Handler();
 80041b6:	f000 f82b 	bl	8004210 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80041ba:	230f      	movs	r3, #15
 80041bc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80041be:	2303      	movs	r3, #3
 80041c0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80041c2:	2300      	movs	r3, #0
 80041c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80041c6:	2300      	movs	r3, #0
 80041c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80041ca:	2300      	movs	r3, #0
 80041cc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80041ce:	1d3b      	adds	r3, r7, #4
 80041d0:	2104      	movs	r1, #4
 80041d2:	4618      	mov	r0, r3
 80041d4:	f002 fe7c 	bl	8006ed0 <HAL_RCC_ClockConfig>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d001      	beq.n	80041e2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80041de:	f000 f817 	bl	8004210 <Error_Handler>
  }
}
 80041e2:	bf00      	nop
 80041e4:	3750      	adds	r7, #80	@ 0x50
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
	...

080041ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a04      	ldr	r2, [pc, #16]	@ (800420c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d101      	bne.n	8004202 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80041fe:	f000 fdf7 	bl	8004df0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004202:	bf00      	nop
 8004204:	3708      	adds	r7, #8
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}
 800420a:	bf00      	nop
 800420c:	40012c00 	.word	0x40012c00

08004210 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004210:	b480      	push	{r7}
 8004212:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004214:	b672      	cpsid	i
}
 8004216:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004218:	bf00      	nop
 800421a:	e7fd      	b.n	8004218 <Error_Handler+0x8>

0800421c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b082      	sub	sp, #8
 8004220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004222:	4b12      	ldr	r3, [pc, #72]	@ (800426c <HAL_MspInit+0x50>)
 8004224:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004226:	4a11      	ldr	r2, [pc, #68]	@ (800426c <HAL_MspInit+0x50>)
 8004228:	f043 0301 	orr.w	r3, r3, #1
 800422c:	6613      	str	r3, [r2, #96]	@ 0x60
 800422e:	4b0f      	ldr	r3, [pc, #60]	@ (800426c <HAL_MspInit+0x50>)
 8004230:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004232:	f003 0301 	and.w	r3, r3, #1
 8004236:	607b      	str	r3, [r7, #4]
 8004238:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800423a:	4b0c      	ldr	r3, [pc, #48]	@ (800426c <HAL_MspInit+0x50>)
 800423c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800423e:	4a0b      	ldr	r2, [pc, #44]	@ (800426c <HAL_MspInit+0x50>)
 8004240:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004244:	6593      	str	r3, [r2, #88]	@ 0x58
 8004246:	4b09      	ldr	r3, [pc, #36]	@ (800426c <HAL_MspInit+0x50>)
 8004248:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800424a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800424e:	603b      	str	r3, [r7, #0]
 8004250:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004252:	2200      	movs	r2, #0
 8004254:	210f      	movs	r1, #15
 8004256:	f06f 0001 	mvn.w	r0, #1
 800425a:	f000 fec1 	bl	8004fe0 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800425e:	f002 fb15 	bl	800688c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004262:	bf00      	nop
 8004264:	3708      	adds	r7, #8
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	40021000 	.word	0x40021000

08004270 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b08c      	sub	sp, #48	@ 0x30
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004278:	2300      	movs	r3, #0
 800427a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 800427c:	2300      	movs	r3, #0
 800427e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8004280:	4b2c      	ldr	r3, [pc, #176]	@ (8004334 <HAL_InitTick+0xc4>)
 8004282:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004284:	4a2b      	ldr	r2, [pc, #172]	@ (8004334 <HAL_InitTick+0xc4>)
 8004286:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800428a:	6613      	str	r3, [r2, #96]	@ 0x60
 800428c:	4b29      	ldr	r3, [pc, #164]	@ (8004334 <HAL_InitTick+0xc4>)
 800428e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004290:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004294:	60bb      	str	r3, [r7, #8]
 8004296:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004298:	f107 020c 	add.w	r2, r7, #12
 800429c:	f107 0310 	add.w	r3, r7, #16
 80042a0:	4611      	mov	r1, r2
 80042a2:	4618      	mov	r0, r3
 80042a4:	f002 ffe8 	bl	8007278 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80042a8:	f002 ffd0 	bl	800724c <HAL_RCC_GetPCLK2Freq>
 80042ac:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80042ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b0:	4a21      	ldr	r2, [pc, #132]	@ (8004338 <HAL_InitTick+0xc8>)
 80042b2:	fba2 2303 	umull	r2, r3, r2, r3
 80042b6:	0c9b      	lsrs	r3, r3, #18
 80042b8:	3b01      	subs	r3, #1
 80042ba:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80042bc:	4b1f      	ldr	r3, [pc, #124]	@ (800433c <HAL_InitTick+0xcc>)
 80042be:	4a20      	ldr	r2, [pc, #128]	@ (8004340 <HAL_InitTick+0xd0>)
 80042c0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80042c2:	4b1e      	ldr	r3, [pc, #120]	@ (800433c <HAL_InitTick+0xcc>)
 80042c4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80042c8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80042ca:	4a1c      	ldr	r2, [pc, #112]	@ (800433c <HAL_InitTick+0xcc>)
 80042cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ce:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80042d0:	4b1a      	ldr	r3, [pc, #104]	@ (800433c <HAL_InitTick+0xcc>)
 80042d2:	2200      	movs	r2, #0
 80042d4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042d6:	4b19      	ldr	r3, [pc, #100]	@ (800433c <HAL_InitTick+0xcc>)
 80042d8:	2200      	movs	r2, #0
 80042da:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 80042dc:	4817      	ldr	r0, [pc, #92]	@ (800433c <HAL_InitTick+0xcc>)
 80042de:	f003 fa31 	bl	8007744 <HAL_TIM_Base_Init>
 80042e2:	4603      	mov	r3, r0
 80042e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80042e8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d11b      	bne.n	8004328 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80042f0:	4812      	ldr	r0, [pc, #72]	@ (800433c <HAL_InitTick+0xcc>)
 80042f2:	f003 fa89 	bl	8007808 <HAL_TIM_Base_Start_IT>
 80042f6:	4603      	mov	r3, r0
 80042f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80042fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004300:	2b00      	cmp	r3, #0
 8004302:	d111      	bne.n	8004328 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004304:	2019      	movs	r0, #25
 8004306:	f000 fe85 	bl	8005014 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2b0f      	cmp	r3, #15
 800430e:	d808      	bhi.n	8004322 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8004310:	2200      	movs	r2, #0
 8004312:	6879      	ldr	r1, [r7, #4]
 8004314:	2019      	movs	r0, #25
 8004316:	f000 fe63 	bl	8004fe0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800431a:	4a0a      	ldr	r2, [pc, #40]	@ (8004344 <HAL_InitTick+0xd4>)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6013      	str	r3, [r2, #0]
 8004320:	e002      	b.n	8004328 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8004328:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800432c:	4618      	mov	r0, r3
 800432e:	3730      	adds	r7, #48	@ 0x30
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}
 8004334:	40021000 	.word	0x40021000
 8004338:	431bde83 	.word	0x431bde83
 800433c:	20000c5c 	.word	0x20000c5c
 8004340:	40012c00 	.word	0x40012c00
 8004344:	20000004 	.word	0x20000004

08004348 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004348:	b480      	push	{r7}
 800434a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800434c:	bf00      	nop
 800434e:	e7fd      	b.n	800434c <NMI_Handler+0x4>

08004350 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004350:	b480      	push	{r7}
 8004352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004354:	bf00      	nop
 8004356:	e7fd      	b.n	8004354 <HardFault_Handler+0x4>

08004358 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004358:	b480      	push	{r7}
 800435a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800435c:	bf00      	nop
 800435e:	e7fd      	b.n	800435c <MemManage_Handler+0x4>

08004360 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004360:	b480      	push	{r7}
 8004362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004364:	bf00      	nop
 8004366:	e7fd      	b.n	8004364 <BusFault_Handler+0x4>

08004368 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004368:	b480      	push	{r7}
 800436a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800436c:	bf00      	nop
 800436e:	e7fd      	b.n	800436c <UsageFault_Handler+0x4>

08004370 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004370:	b480      	push	{r7}
 8004372:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004374:	bf00      	nop
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr

0800437e <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800437e:	b580      	push	{r7, lr}
 8004380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TOF1_GPIO_Pin);
 8004382:	2010      	movs	r0, #16
 8004384:	f001 fb74 	bl	8005a70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004388:	bf00      	nop
 800438a:	bd80      	pop	{r7, pc}

0800438c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004390:	4802      	ldr	r0, [pc, #8]	@ (800439c <DMA1_Channel1_IRQHandler+0x10>)
 8004392:	f000 ff70 	bl	8005276 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004396:	bf00      	nop
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	20000f4c 	.word	0x20000f4c

080043a0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TOF2_GPIO_Pin);
 80043a4:	2020      	movs	r0, #32
 80043a6:	f001 fb63 	bl	8005a70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TOF3_GPIO_Pin);
 80043aa:	2040      	movs	r0, #64	@ 0x40
 80043ac:	f001 fb60 	bl	8005a70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TOF4_GPIO_Pin);
 80043b0:	2080      	movs	r0, #128	@ 0x80
 80043b2:	f001 fb5d 	bl	8005a70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80043b6:	bf00      	nop
 80043b8:	bd80      	pop	{r7, pc}
	...

080043bc <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80043c0:	4802      	ldr	r0, [pc, #8]	@ (80043cc <TIM1_UP_TIM16_IRQHandler+0x10>)
 80043c2:	f003 fd17 	bl	8007df4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80043c6:	bf00      	nop
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	20000c5c 	.word	0x20000c5c

080043d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80043d0:	b480      	push	{r7}
 80043d2:	af00      	add	r7, sp, #0
  return 1;
 80043d4:	2301      	movs	r3, #1
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr

080043e0 <_kill>:

int _kill(int pid, int sig)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b082      	sub	sp, #8
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80043ea:	f009 f8d7 	bl	800d59c <__errno>
 80043ee:	4603      	mov	r3, r0
 80043f0:	2216      	movs	r2, #22
 80043f2:	601a      	str	r2, [r3, #0]
  return -1;
 80043f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3708      	adds	r7, #8
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}

08004400 <_exit>:

void _exit (int status)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004408:	f04f 31ff 	mov.w	r1, #4294967295
 800440c:	6878      	ldr	r0, [r7, #4]
 800440e:	f7ff ffe7 	bl	80043e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004412:	bf00      	nop
 8004414:	e7fd      	b.n	8004412 <_exit+0x12>

08004416 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004416:	b580      	push	{r7, lr}
 8004418:	b086      	sub	sp, #24
 800441a:	af00      	add	r7, sp, #0
 800441c:	60f8      	str	r0, [r7, #12]
 800441e:	60b9      	str	r1, [r7, #8]
 8004420:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004422:	2300      	movs	r3, #0
 8004424:	617b      	str	r3, [r7, #20]
 8004426:	e00a      	b.n	800443e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004428:	f3af 8000 	nop.w
 800442c:	4601      	mov	r1, r0
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	1c5a      	adds	r2, r3, #1
 8004432:	60ba      	str	r2, [r7, #8]
 8004434:	b2ca      	uxtb	r2, r1
 8004436:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	3301      	adds	r3, #1
 800443c:	617b      	str	r3, [r7, #20]
 800443e:	697a      	ldr	r2, [r7, #20]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	429a      	cmp	r2, r3
 8004444:	dbf0      	blt.n	8004428 <_read+0x12>
  }

  return len;
 8004446:	687b      	ldr	r3, [r7, #4]
}
 8004448:	4618      	mov	r0, r3
 800444a:	3718      	adds	r7, #24
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}

08004450 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b086      	sub	sp, #24
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800445c:	2300      	movs	r3, #0
 800445e:	617b      	str	r3, [r7, #20]
 8004460:	e009      	b.n	8004476 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	1c5a      	adds	r2, r3, #1
 8004466:	60ba      	str	r2, [r7, #8]
 8004468:	781b      	ldrb	r3, [r3, #0]
 800446a:	4618      	mov	r0, r3
 800446c:	f7ff fe36 	bl	80040dc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	3301      	adds	r3, #1
 8004474:	617b      	str	r3, [r7, #20]
 8004476:	697a      	ldr	r2, [r7, #20]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	429a      	cmp	r2, r3
 800447c:	dbf1      	blt.n	8004462 <_write+0x12>
  }
  return len;
 800447e:	687b      	ldr	r3, [r7, #4]
}
 8004480:	4618      	mov	r0, r3
 8004482:	3718      	adds	r7, #24
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}

08004488 <_close>:

int _close(int file)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004490:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004494:	4618      	mov	r0, r3
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr

080044a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80044b0:	605a      	str	r2, [r3, #4]
  return 0;
 80044b2:	2300      	movs	r3, #0
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <_isatty>:

int _isatty(int file)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80044c8:	2301      	movs	r3, #1
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	370c      	adds	r7, #12
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr

080044d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80044d6:	b480      	push	{r7}
 80044d8:	b085      	sub	sp, #20
 80044da:	af00      	add	r7, sp, #0
 80044dc:	60f8      	str	r0, [r7, #12]
 80044de:	60b9      	str	r1, [r7, #8]
 80044e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80044e2:	2300      	movs	r3, #0
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3714      	adds	r7, #20
 80044e8:	46bd      	mov	sp, r7
 80044ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ee:	4770      	bx	lr

080044f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b086      	sub	sp, #24
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80044f8:	4a14      	ldr	r2, [pc, #80]	@ (800454c <_sbrk+0x5c>)
 80044fa:	4b15      	ldr	r3, [pc, #84]	@ (8004550 <_sbrk+0x60>)
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004504:	4b13      	ldr	r3, [pc, #76]	@ (8004554 <_sbrk+0x64>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d102      	bne.n	8004512 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800450c:	4b11      	ldr	r3, [pc, #68]	@ (8004554 <_sbrk+0x64>)
 800450e:	4a12      	ldr	r2, [pc, #72]	@ (8004558 <_sbrk+0x68>)
 8004510:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004512:	4b10      	ldr	r3, [pc, #64]	@ (8004554 <_sbrk+0x64>)
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4413      	add	r3, r2
 800451a:	693a      	ldr	r2, [r7, #16]
 800451c:	429a      	cmp	r2, r3
 800451e:	d207      	bcs.n	8004530 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004520:	f009 f83c 	bl	800d59c <__errno>
 8004524:	4603      	mov	r3, r0
 8004526:	220c      	movs	r2, #12
 8004528:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800452a:	f04f 33ff 	mov.w	r3, #4294967295
 800452e:	e009      	b.n	8004544 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004530:	4b08      	ldr	r3, [pc, #32]	@ (8004554 <_sbrk+0x64>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004536:	4b07      	ldr	r3, [pc, #28]	@ (8004554 <_sbrk+0x64>)
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	4413      	add	r3, r2
 800453e:	4a05      	ldr	r2, [pc, #20]	@ (8004554 <_sbrk+0x64>)
 8004540:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004542:	68fb      	ldr	r3, [r7, #12]
}
 8004544:	4618      	mov	r0, r3
 8004546:	3718      	adds	r7, #24
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}
 800454c:	20008000 	.word	0x20008000
 8004550:	00000400 	.word	0x00000400
 8004554:	20000ca8 	.word	0x20000ca8
 8004558:	20006070 	.word	0x20006070

0800455c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800455c:	b480      	push	{r7}
 800455e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004560:	4b06      	ldr	r3, [pc, #24]	@ (800457c <SystemInit+0x20>)
 8004562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004566:	4a05      	ldr	r2, [pc, #20]	@ (800457c <SystemInit+0x20>)
 8004568:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800456c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004570:	bf00      	nop
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	e000ed00 	.word	0xe000ed00

08004580 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b08c      	sub	sp, #48	@ 0x30
 8004584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004586:	f107 030c 	add.w	r3, r7, #12
 800458a:	2224      	movs	r2, #36	@ 0x24
 800458c:	2100      	movs	r1, #0
 800458e:	4618      	mov	r0, r3
 8004590:	f008 ff42 	bl	800d418 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004594:	463b      	mov	r3, r7
 8004596:	2200      	movs	r2, #0
 8004598:	601a      	str	r2, [r3, #0]
 800459a:	605a      	str	r2, [r3, #4]
 800459c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800459e:	4b21      	ldr	r3, [pc, #132]	@ (8004624 <MX_TIM2_Init+0xa4>)
 80045a0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80045a4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80045a6:	4b1f      	ldr	r3, [pc, #124]	@ (8004624 <MX_TIM2_Init+0xa4>)
 80045a8:	2200      	movs	r2, #0
 80045aa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045ac:	4b1d      	ldr	r3, [pc, #116]	@ (8004624 <MX_TIM2_Init+0xa4>)
 80045ae:	2200      	movs	r2, #0
 80045b0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80045b2:	4b1c      	ldr	r3, [pc, #112]	@ (8004624 <MX_TIM2_Init+0xa4>)
 80045b4:	f04f 32ff 	mov.w	r2, #4294967295
 80045b8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80045ba:	4b1a      	ldr	r3, [pc, #104]	@ (8004624 <MX_TIM2_Init+0xa4>)
 80045bc:	2200      	movs	r2, #0
 80045be:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80045c0:	4b18      	ldr	r3, [pc, #96]	@ (8004624 <MX_TIM2_Init+0xa4>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80045c6:	2303      	movs	r3, #3
 80045c8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80045ca:	2300      	movs	r3, #0
 80045cc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80045ce:	2301      	movs	r3, #1
 80045d0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80045d2:	2300      	movs	r3, #0
 80045d4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80045d6:	2300      	movs	r3, #0
 80045d8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80045da:	2300      	movs	r3, #0
 80045dc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80045de:	2301      	movs	r3, #1
 80045e0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80045e2:	2300      	movs	r3, #0
 80045e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80045e6:	2300      	movs	r3, #0
 80045e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80045ea:	f107 030c 	add.w	r3, r7, #12
 80045ee:	4619      	mov	r1, r3
 80045f0:	480c      	ldr	r0, [pc, #48]	@ (8004624 <MX_TIM2_Init+0xa4>)
 80045f2:	f003 facb 	bl	8007b8c <HAL_TIM_Encoder_Init>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d001      	beq.n	8004600 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80045fc:	f7ff fe08 	bl	8004210 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004600:	2300      	movs	r3, #0
 8004602:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004604:	2300      	movs	r3, #0
 8004606:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004608:	463b      	mov	r3, r7
 800460a:	4619      	mov	r1, r3
 800460c:	4805      	ldr	r0, [pc, #20]	@ (8004624 <MX_TIM2_Init+0xa4>)
 800460e:	f004 fa35 	bl	8008a7c <HAL_TIMEx_MasterConfigSynchronization>
 8004612:	4603      	mov	r3, r0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d001      	beq.n	800461c <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8004618:	f7ff fdfa 	bl	8004210 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800461c:	bf00      	nop
 800461e:	3730      	adds	r7, #48	@ 0x30
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}
 8004624:	20000cac 	.word	0x20000cac

08004628 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b08a      	sub	sp, #40	@ 0x28
 800462c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800462e:	f107 031c 	add.w	r3, r7, #28
 8004632:	2200      	movs	r2, #0
 8004634:	601a      	str	r2, [r3, #0]
 8004636:	605a      	str	r2, [r3, #4]
 8004638:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800463a:	463b      	mov	r3, r7
 800463c:	2200      	movs	r2, #0
 800463e:	601a      	str	r2, [r3, #0]
 8004640:	605a      	str	r2, [r3, #4]
 8004642:	609a      	str	r2, [r3, #8]
 8004644:	60da      	str	r2, [r3, #12]
 8004646:	611a      	str	r2, [r3, #16]
 8004648:	615a      	str	r2, [r3, #20]
 800464a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800464c:	4b32      	ldr	r3, [pc, #200]	@ (8004718 <MX_TIM3_Init+0xf0>)
 800464e:	4a33      	ldr	r2, [pc, #204]	@ (800471c <MX_TIM3_Init+0xf4>)
 8004650:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 8004652:	4b31      	ldr	r3, [pc, #196]	@ (8004718 <MX_TIM3_Init+0xf0>)
 8004654:	2207      	movs	r2, #7
 8004656:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004658:	4b2f      	ldr	r3, [pc, #188]	@ (8004718 <MX_TIM3_Init+0xf0>)
 800465a:	2200      	movs	r2, #0
 800465c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 800465e:	4b2e      	ldr	r3, [pc, #184]	@ (8004718 <MX_TIM3_Init+0xf0>)
 8004660:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004664:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004666:	4b2c      	ldr	r3, [pc, #176]	@ (8004718 <MX_TIM3_Init+0xf0>)
 8004668:	2200      	movs	r2, #0
 800466a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800466c:	4b2a      	ldr	r3, [pc, #168]	@ (8004718 <MX_TIM3_Init+0xf0>)
 800466e:	2200      	movs	r2, #0
 8004670:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004672:	4829      	ldr	r0, [pc, #164]	@ (8004718 <MX_TIM3_Init+0xf0>)
 8004674:	f003 f932 	bl	80078dc <HAL_TIM_PWM_Init>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d001      	beq.n	8004682 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800467e:	f7ff fdc7 	bl	8004210 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004682:	2300      	movs	r3, #0
 8004684:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004686:	2300      	movs	r3, #0
 8004688:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800468a:	f107 031c 	add.w	r3, r7, #28
 800468e:	4619      	mov	r1, r3
 8004690:	4821      	ldr	r0, [pc, #132]	@ (8004718 <MX_TIM3_Init+0xf0>)
 8004692:	f004 f9f3 	bl	8008a7c <HAL_TIMEx_MasterConfigSynchronization>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d001      	beq.n	80046a0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 800469c:	f7ff fdb8 	bl	8004210 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80046a0:	2360      	movs	r3, #96	@ 0x60
 80046a2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80046a4:	2300      	movs	r3, #0
 80046a6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80046a8:	2300      	movs	r3, #0
 80046aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80046ac:	2300      	movs	r3, #0
 80046ae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80046b0:	463b      	mov	r3, r7
 80046b2:	2200      	movs	r2, #0
 80046b4:	4619      	mov	r1, r3
 80046b6:	4818      	ldr	r0, [pc, #96]	@ (8004718 <MX_TIM3_Init+0xf0>)
 80046b8:	f003 fcec 	bl	8008094 <HAL_TIM_PWM_ConfigChannel>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d001      	beq.n	80046c6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80046c2:	f7ff fda5 	bl	8004210 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80046c6:	463b      	mov	r3, r7
 80046c8:	2204      	movs	r2, #4
 80046ca:	4619      	mov	r1, r3
 80046cc:	4812      	ldr	r0, [pc, #72]	@ (8004718 <MX_TIM3_Init+0xf0>)
 80046ce:	f003 fce1 	bl	8008094 <HAL_TIM_PWM_ConfigChannel>
 80046d2:	4603      	mov	r3, r0
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d001      	beq.n	80046dc <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 80046d8:	f7ff fd9a 	bl	8004210 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80046dc:	463b      	mov	r3, r7
 80046de:	2208      	movs	r2, #8
 80046e0:	4619      	mov	r1, r3
 80046e2:	480d      	ldr	r0, [pc, #52]	@ (8004718 <MX_TIM3_Init+0xf0>)
 80046e4:	f003 fcd6 	bl	8008094 <HAL_TIM_PWM_ConfigChannel>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d001      	beq.n	80046f2 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 80046ee:	f7ff fd8f 	bl	8004210 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80046f2:	463b      	mov	r3, r7
 80046f4:	220c      	movs	r2, #12
 80046f6:	4619      	mov	r1, r3
 80046f8:	4807      	ldr	r0, [pc, #28]	@ (8004718 <MX_TIM3_Init+0xf0>)
 80046fa:	f003 fccb 	bl	8008094 <HAL_TIM_PWM_ConfigChannel>
 80046fe:	4603      	mov	r3, r0
 8004700:	2b00      	cmp	r3, #0
 8004702:	d001      	beq.n	8004708 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8004704:	f7ff fd84 	bl	8004210 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004708:	4803      	ldr	r0, [pc, #12]	@ (8004718 <MX_TIM3_Init+0xf0>)
 800470a:	f000 f8f1 	bl	80048f0 <HAL_TIM_MspPostInit>

}
 800470e:	bf00      	nop
 8004710:	3728      	adds	r7, #40	@ 0x28
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	20000cf8 	.word	0x20000cf8
 800471c:	40000400 	.word	0x40000400

08004720 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b08c      	sub	sp, #48	@ 0x30
 8004724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004726:	f107 030c 	add.w	r3, r7, #12
 800472a:	2224      	movs	r2, #36	@ 0x24
 800472c:	2100      	movs	r1, #0
 800472e:	4618      	mov	r0, r3
 8004730:	f008 fe72 	bl	800d418 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004734:	463b      	mov	r3, r7
 8004736:	2200      	movs	r2, #0
 8004738:	601a      	str	r2, [r3, #0]
 800473a:	605a      	str	r2, [r3, #4]
 800473c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800473e:	4b21      	ldr	r3, [pc, #132]	@ (80047c4 <MX_TIM4_Init+0xa4>)
 8004740:	4a21      	ldr	r2, [pc, #132]	@ (80047c8 <MX_TIM4_Init+0xa8>)
 8004742:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004744:	4b1f      	ldr	r3, [pc, #124]	@ (80047c4 <MX_TIM4_Init+0xa4>)
 8004746:	2200      	movs	r2, #0
 8004748:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800474a:	4b1e      	ldr	r3, [pc, #120]	@ (80047c4 <MX_TIM4_Init+0xa4>)
 800474c:	2200      	movs	r2, #0
 800474e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004750:	4b1c      	ldr	r3, [pc, #112]	@ (80047c4 <MX_TIM4_Init+0xa4>)
 8004752:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004756:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004758:	4b1a      	ldr	r3, [pc, #104]	@ (80047c4 <MX_TIM4_Init+0xa4>)
 800475a:	2200      	movs	r2, #0
 800475c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800475e:	4b19      	ldr	r3, [pc, #100]	@ (80047c4 <MX_TIM4_Init+0xa4>)
 8004760:	2200      	movs	r2, #0
 8004762:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004764:	2303      	movs	r3, #3
 8004766:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004768:	2300      	movs	r3, #0
 800476a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800476c:	2301      	movs	r3, #1
 800476e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004770:	2300      	movs	r3, #0
 8004772:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004774:	2300      	movs	r3, #0
 8004776:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004778:	2300      	movs	r3, #0
 800477a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800477c:	2301      	movs	r3, #1
 800477e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004780:	2300      	movs	r3, #0
 8004782:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8004784:	2300      	movs	r3, #0
 8004786:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8004788:	f107 030c 	add.w	r3, r7, #12
 800478c:	4619      	mov	r1, r3
 800478e:	480d      	ldr	r0, [pc, #52]	@ (80047c4 <MX_TIM4_Init+0xa4>)
 8004790:	f003 f9fc 	bl	8007b8c <HAL_TIM_Encoder_Init>
 8004794:	4603      	mov	r3, r0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d001      	beq.n	800479e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800479a:	f7ff fd39 	bl	8004210 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800479e:	2300      	movs	r3, #0
 80047a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047a2:	2300      	movs	r3, #0
 80047a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80047a6:	463b      	mov	r3, r7
 80047a8:	4619      	mov	r1, r3
 80047aa:	4806      	ldr	r0, [pc, #24]	@ (80047c4 <MX_TIM4_Init+0xa4>)
 80047ac:	f004 f966 	bl	8008a7c <HAL_TIMEx_MasterConfigSynchronization>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d001      	beq.n	80047ba <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80047b6:	f7ff fd2b 	bl	8004210 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80047ba:	bf00      	nop
 80047bc:	3730      	adds	r7, #48	@ 0x30
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	20000d44 	.word	0x20000d44
 80047c8:	40000800 	.word	0x40000800

080047cc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b08c      	sub	sp, #48	@ 0x30
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047d4:	f107 031c 	add.w	r3, r7, #28
 80047d8:	2200      	movs	r2, #0
 80047da:	601a      	str	r2, [r3, #0]
 80047dc:	605a      	str	r2, [r3, #4]
 80047de:	609a      	str	r2, [r3, #8]
 80047e0:	60da      	str	r2, [r3, #12]
 80047e2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047ec:	d129      	bne.n	8004842 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80047ee:	4b2e      	ldr	r3, [pc, #184]	@ (80048a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 80047f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047f2:	4a2d      	ldr	r2, [pc, #180]	@ (80048a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 80047f4:	f043 0301 	orr.w	r3, r3, #1
 80047f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80047fa:	4b2b      	ldr	r3, [pc, #172]	@ (80048a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 80047fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047fe:	f003 0301 	and.w	r3, r3, #1
 8004802:	61bb      	str	r3, [r7, #24]
 8004804:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004806:	4b28      	ldr	r3, [pc, #160]	@ (80048a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800480a:	4a27      	ldr	r2, [pc, #156]	@ (80048a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800480c:	f043 0301 	orr.w	r3, r3, #1
 8004810:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004812:	4b25      	ldr	r3, [pc, #148]	@ (80048a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004816:	f003 0301 	and.w	r3, r3, #1
 800481a:	617b      	str	r3, [r7, #20]
 800481c:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENC1_PH1_Pin|ENC1_PH2_Pin;
 800481e:	2303      	movs	r3, #3
 8004820:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004822:	2302      	movs	r3, #2
 8004824:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004826:	2300      	movs	r3, #0
 8004828:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800482a:	2300      	movs	r3, #0
 800482c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800482e:	2301      	movs	r3, #1
 8004830:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004832:	f107 031c 	add.w	r3, r7, #28
 8004836:	4619      	mov	r1, r3
 8004838:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800483c:	f000 fe6a 	bl	8005514 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8004840:	e02e      	b.n	80048a0 <HAL_TIM_Encoder_MspInit+0xd4>
  else if(tim_encoderHandle->Instance==TIM4)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a19      	ldr	r2, [pc, #100]	@ (80048ac <HAL_TIM_Encoder_MspInit+0xe0>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d129      	bne.n	80048a0 <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800484c:	4b16      	ldr	r3, [pc, #88]	@ (80048a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800484e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004850:	4a15      	ldr	r2, [pc, #84]	@ (80048a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004852:	f043 0304 	orr.w	r3, r3, #4
 8004856:	6593      	str	r3, [r2, #88]	@ 0x58
 8004858:	4b13      	ldr	r3, [pc, #76]	@ (80048a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800485a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800485c:	f003 0304 	and.w	r3, r3, #4
 8004860:	613b      	str	r3, [r7, #16]
 8004862:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004864:	4b10      	ldr	r3, [pc, #64]	@ (80048a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004866:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004868:	4a0f      	ldr	r2, [pc, #60]	@ (80048a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800486a:	f043 0301 	orr.w	r3, r3, #1
 800486e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004870:	4b0d      	ldr	r3, [pc, #52]	@ (80048a8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8004872:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004874:	f003 0301 	and.w	r3, r3, #1
 8004878:	60fb      	str	r3, [r7, #12]
 800487a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_PH1_Pin|ENC2_PH2_Pin;
 800487c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004880:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004882:	2302      	movs	r3, #2
 8004884:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004886:	2300      	movs	r3, #0
 8004888:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800488a:	2300      	movs	r3, #0
 800488c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800488e:	230a      	movs	r3, #10
 8004890:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004892:	f107 031c 	add.w	r3, r7, #28
 8004896:	4619      	mov	r1, r3
 8004898:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800489c:	f000 fe3a 	bl	8005514 <HAL_GPIO_Init>
}
 80048a0:	bf00      	nop
 80048a2:	3730      	adds	r7, #48	@ 0x30
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	40021000 	.word	0x40021000
 80048ac:	40000800 	.word	0x40000800

080048b0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b085      	sub	sp, #20
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a0a      	ldr	r2, [pc, #40]	@ (80048e8 <HAL_TIM_PWM_MspInit+0x38>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d10b      	bne.n	80048da <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80048c2:	4b0a      	ldr	r3, [pc, #40]	@ (80048ec <HAL_TIM_PWM_MspInit+0x3c>)
 80048c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048c6:	4a09      	ldr	r2, [pc, #36]	@ (80048ec <HAL_TIM_PWM_MspInit+0x3c>)
 80048c8:	f043 0302 	orr.w	r3, r3, #2
 80048cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80048ce:	4b07      	ldr	r3, [pc, #28]	@ (80048ec <HAL_TIM_PWM_MspInit+0x3c>)
 80048d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048d2:	f003 0302 	and.w	r3, r3, #2
 80048d6:	60fb      	str	r3, [r7, #12]
 80048d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80048da:	bf00      	nop
 80048dc:	3714      	adds	r7, #20
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	40000400 	.word	0x40000400
 80048ec:	40021000 	.word	0x40021000

080048f0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b08a      	sub	sp, #40	@ 0x28
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048f8:	f107 0314 	add.w	r3, r7, #20
 80048fc:	2200      	movs	r2, #0
 80048fe:	601a      	str	r2, [r3, #0]
 8004900:	605a      	str	r2, [r3, #4]
 8004902:	609a      	str	r2, [r3, #8]
 8004904:	60da      	str	r2, [r3, #12]
 8004906:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a1f      	ldr	r2, [pc, #124]	@ (800498c <HAL_TIM_MspPostInit+0x9c>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d138      	bne.n	8004984 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004912:	4b1f      	ldr	r3, [pc, #124]	@ (8004990 <HAL_TIM_MspPostInit+0xa0>)
 8004914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004916:	4a1e      	ldr	r2, [pc, #120]	@ (8004990 <HAL_TIM_MspPostInit+0xa0>)
 8004918:	f043 0301 	orr.w	r3, r3, #1
 800491c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800491e:	4b1c      	ldr	r3, [pc, #112]	@ (8004990 <HAL_TIM_MspPostInit+0xa0>)
 8004920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004922:	f003 0301 	and.w	r3, r3, #1
 8004926:	613b      	str	r3, [r7, #16]
 8004928:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800492a:	4b19      	ldr	r3, [pc, #100]	@ (8004990 <HAL_TIM_MspPostInit+0xa0>)
 800492c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800492e:	4a18      	ldr	r2, [pc, #96]	@ (8004990 <HAL_TIM_MspPostInit+0xa0>)
 8004930:	f043 0302 	orr.w	r3, r3, #2
 8004934:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004936:	4b16      	ldr	r3, [pc, #88]	@ (8004990 <HAL_TIM_MspPostInit+0xa0>)
 8004938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800493a:	f003 0302 	and.w	r3, r3, #2
 800493e:	60fb      	str	r3, [r7, #12]
 8004940:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = PWM_Mot1_CH1_Pin|PWM_Mot1_CH2_Pin;
 8004942:	23c0      	movs	r3, #192	@ 0xc0
 8004944:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004946:	2302      	movs	r3, #2
 8004948:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800494a:	2300      	movs	r3, #0
 800494c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800494e:	2300      	movs	r3, #0
 8004950:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004952:	2302      	movs	r3, #2
 8004954:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004956:	f107 0314 	add.w	r3, r7, #20
 800495a:	4619      	mov	r1, r3
 800495c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004960:	f000 fdd8 	bl	8005514 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_Mot2_CH1_Pin|PWM_Mot2_CH2_Pin;
 8004964:	2303      	movs	r3, #3
 8004966:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004968:	2302      	movs	r3, #2
 800496a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800496c:	2300      	movs	r3, #0
 800496e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004970:	2300      	movs	r3, #0
 8004972:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004974:	2302      	movs	r3, #2
 8004976:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004978:	f107 0314 	add.w	r3, r7, #20
 800497c:	4619      	mov	r1, r3
 800497e:	4805      	ldr	r0, [pc, #20]	@ (8004994 <HAL_TIM_MspPostInit+0xa4>)
 8004980:	f000 fdc8 	bl	8005514 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004984:	bf00      	nop
 8004986:	3728      	adds	r7, #40	@ 0x28
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}
 800498c:	40000400 	.word	0x40000400
 8004990:	40021000 	.word	0x40021000
 8004994:	48000400 	.word	0x48000400

08004998 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800499c:	4b22      	ldr	r3, [pc, #136]	@ (8004a28 <MX_USART1_UART_Init+0x90>)
 800499e:	4a23      	ldr	r2, [pc, #140]	@ (8004a2c <MX_USART1_UART_Init+0x94>)
 80049a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80049a2:	4b21      	ldr	r3, [pc, #132]	@ (8004a28 <MX_USART1_UART_Init+0x90>)
 80049a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80049a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80049aa:	4b1f      	ldr	r3, [pc, #124]	@ (8004a28 <MX_USART1_UART_Init+0x90>)
 80049ac:	2200      	movs	r2, #0
 80049ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80049b0:	4b1d      	ldr	r3, [pc, #116]	@ (8004a28 <MX_USART1_UART_Init+0x90>)
 80049b2:	2200      	movs	r2, #0
 80049b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80049b6:	4b1c      	ldr	r3, [pc, #112]	@ (8004a28 <MX_USART1_UART_Init+0x90>)
 80049b8:	2200      	movs	r2, #0
 80049ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80049bc:	4b1a      	ldr	r3, [pc, #104]	@ (8004a28 <MX_USART1_UART_Init+0x90>)
 80049be:	220c      	movs	r2, #12
 80049c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80049c2:	4b19      	ldr	r3, [pc, #100]	@ (8004a28 <MX_USART1_UART_Init+0x90>)
 80049c4:	2200      	movs	r2, #0
 80049c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80049c8:	4b17      	ldr	r3, [pc, #92]	@ (8004a28 <MX_USART1_UART_Init+0x90>)
 80049ca:	2200      	movs	r2, #0
 80049cc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80049ce:	4b16      	ldr	r3, [pc, #88]	@ (8004a28 <MX_USART1_UART_Init+0x90>)
 80049d0:	2200      	movs	r2, #0
 80049d2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80049d4:	4b14      	ldr	r3, [pc, #80]	@ (8004a28 <MX_USART1_UART_Init+0x90>)
 80049d6:	2200      	movs	r2, #0
 80049d8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80049da:	4b13      	ldr	r3, [pc, #76]	@ (8004a28 <MX_USART1_UART_Init+0x90>)
 80049dc:	2200      	movs	r2, #0
 80049de:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80049e0:	4811      	ldr	r0, [pc, #68]	@ (8004a28 <MX_USART1_UART_Init+0x90>)
 80049e2:	f004 f913 	bl	8008c0c <HAL_UART_Init>
 80049e6:	4603      	mov	r3, r0
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d001      	beq.n	80049f0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80049ec:	f7ff fc10 	bl	8004210 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80049f0:	2100      	movs	r1, #0
 80049f2:	480d      	ldr	r0, [pc, #52]	@ (8004a28 <MX_USART1_UART_Init+0x90>)
 80049f4:	f005 f9b7 	bl	8009d66 <HAL_UARTEx_SetTxFifoThreshold>
 80049f8:	4603      	mov	r3, r0
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d001      	beq.n	8004a02 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80049fe:	f7ff fc07 	bl	8004210 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004a02:	2100      	movs	r1, #0
 8004a04:	4808      	ldr	r0, [pc, #32]	@ (8004a28 <MX_USART1_UART_Init+0x90>)
 8004a06:	f005 f9ec 	bl	8009de2 <HAL_UARTEx_SetRxFifoThreshold>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d001      	beq.n	8004a14 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8004a10:	f7ff fbfe 	bl	8004210 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004a14:	4804      	ldr	r0, [pc, #16]	@ (8004a28 <MX_USART1_UART_Init+0x90>)
 8004a16:	f005 f96d 	bl	8009cf4 <HAL_UARTEx_DisableFifoMode>
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d001      	beq.n	8004a24 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8004a20:	f7ff fbf6 	bl	8004210 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004a24:	bf00      	nop
 8004a26:	bd80      	pop	{r7, pc}
 8004a28:	20000d90 	.word	0x20000d90
 8004a2c:	40013800 	.word	0x40013800

08004a30 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004a34:	4b22      	ldr	r3, [pc, #136]	@ (8004ac0 <MX_USART2_UART_Init+0x90>)
 8004a36:	4a23      	ldr	r2, [pc, #140]	@ (8004ac4 <MX_USART2_UART_Init+0x94>)
 8004a38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004a3a:	4b21      	ldr	r3, [pc, #132]	@ (8004ac0 <MX_USART2_UART_Init+0x90>)
 8004a3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004a40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004a42:	4b1f      	ldr	r3, [pc, #124]	@ (8004ac0 <MX_USART2_UART_Init+0x90>)
 8004a44:	2200      	movs	r2, #0
 8004a46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004a48:	4b1d      	ldr	r3, [pc, #116]	@ (8004ac0 <MX_USART2_UART_Init+0x90>)
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004a4e:	4b1c      	ldr	r3, [pc, #112]	@ (8004ac0 <MX_USART2_UART_Init+0x90>)
 8004a50:	2200      	movs	r2, #0
 8004a52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_RX;
 8004a54:	4b1a      	ldr	r3, [pc, #104]	@ (8004ac0 <MX_USART2_UART_Init+0x90>)
 8004a56:	2204      	movs	r2, #4
 8004a58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a5a:	4b19      	ldr	r3, [pc, #100]	@ (8004ac0 <MX_USART2_UART_Init+0x90>)
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a60:	4b17      	ldr	r3, [pc, #92]	@ (8004ac0 <MX_USART2_UART_Init+0x90>)
 8004a62:	2200      	movs	r2, #0
 8004a64:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004a66:	4b16      	ldr	r3, [pc, #88]	@ (8004ac0 <MX_USART2_UART_Init+0x90>)
 8004a68:	2200      	movs	r2, #0
 8004a6a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004a6c:	4b14      	ldr	r3, [pc, #80]	@ (8004ac0 <MX_USART2_UART_Init+0x90>)
 8004a6e:	2200      	movs	r2, #0
 8004a70:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004a72:	4b13      	ldr	r3, [pc, #76]	@ (8004ac0 <MX_USART2_UART_Init+0x90>)
 8004a74:	2200      	movs	r2, #0
 8004a76:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 8004a78:	4811      	ldr	r0, [pc, #68]	@ (8004ac0 <MX_USART2_UART_Init+0x90>)
 8004a7a:	f004 f917 	bl	8008cac <HAL_HalfDuplex_Init>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d001      	beq.n	8004a88 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8004a84:	f7ff fbc4 	bl	8004210 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004a88:	2100      	movs	r1, #0
 8004a8a:	480d      	ldr	r0, [pc, #52]	@ (8004ac0 <MX_USART2_UART_Init+0x90>)
 8004a8c:	f005 f96b 	bl	8009d66 <HAL_UARTEx_SetTxFifoThreshold>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d001      	beq.n	8004a9a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8004a96:	f7ff fbbb 	bl	8004210 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004a9a:	2100      	movs	r1, #0
 8004a9c:	4808      	ldr	r0, [pc, #32]	@ (8004ac0 <MX_USART2_UART_Init+0x90>)
 8004a9e:	f005 f9a0 	bl	8009de2 <HAL_UARTEx_SetRxFifoThreshold>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d001      	beq.n	8004aac <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8004aa8:	f7ff fbb2 	bl	8004210 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004aac:	4804      	ldr	r0, [pc, #16]	@ (8004ac0 <MX_USART2_UART_Init+0x90>)
 8004aae:	f005 f921 	bl	8009cf4 <HAL_UARTEx_DisableFifoMode>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d001      	beq.n	8004abc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8004ab8:	f7ff fbaa 	bl	8004210 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004abc:	bf00      	nop
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	20000e24 	.word	0x20000e24
 8004ac4:	40004400 	.word	0x40004400

08004ac8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004acc:	4b22      	ldr	r3, [pc, #136]	@ (8004b58 <MX_USART3_UART_Init+0x90>)
 8004ace:	4a23      	ldr	r2, [pc, #140]	@ (8004b5c <MX_USART3_UART_Init+0x94>)
 8004ad0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004ad2:	4b21      	ldr	r3, [pc, #132]	@ (8004b58 <MX_USART3_UART_Init+0x90>)
 8004ad4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004ad8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004ada:	4b1f      	ldr	r3, [pc, #124]	@ (8004b58 <MX_USART3_UART_Init+0x90>)
 8004adc:	2200      	movs	r2, #0
 8004ade:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004ae0:	4b1d      	ldr	r3, [pc, #116]	@ (8004b58 <MX_USART3_UART_Init+0x90>)
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004ae6:	4b1c      	ldr	r3, [pc, #112]	@ (8004b58 <MX_USART3_UART_Init+0x90>)
 8004ae8:	2200      	movs	r2, #0
 8004aea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004aec:	4b1a      	ldr	r3, [pc, #104]	@ (8004b58 <MX_USART3_UART_Init+0x90>)
 8004aee:	220c      	movs	r2, #12
 8004af0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004af2:	4b19      	ldr	r3, [pc, #100]	@ (8004b58 <MX_USART3_UART_Init+0x90>)
 8004af4:	2200      	movs	r2, #0
 8004af6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004af8:	4b17      	ldr	r3, [pc, #92]	@ (8004b58 <MX_USART3_UART_Init+0x90>)
 8004afa:	2200      	movs	r2, #0
 8004afc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004afe:	4b16      	ldr	r3, [pc, #88]	@ (8004b58 <MX_USART3_UART_Init+0x90>)
 8004b00:	2200      	movs	r2, #0
 8004b02:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004b04:	4b14      	ldr	r3, [pc, #80]	@ (8004b58 <MX_USART3_UART_Init+0x90>)
 8004b06:	2200      	movs	r2, #0
 8004b08:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004b0a:	4b13      	ldr	r3, [pc, #76]	@ (8004b58 <MX_USART3_UART_Init+0x90>)
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004b10:	4811      	ldr	r0, [pc, #68]	@ (8004b58 <MX_USART3_UART_Init+0x90>)
 8004b12:	f004 f87b 	bl	8008c0c <HAL_UART_Init>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d001      	beq.n	8004b20 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8004b1c:	f7ff fb78 	bl	8004210 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004b20:	2100      	movs	r1, #0
 8004b22:	480d      	ldr	r0, [pc, #52]	@ (8004b58 <MX_USART3_UART_Init+0x90>)
 8004b24:	f005 f91f 	bl	8009d66 <HAL_UARTEx_SetTxFifoThreshold>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d001      	beq.n	8004b32 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8004b2e:	f7ff fb6f 	bl	8004210 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004b32:	2100      	movs	r1, #0
 8004b34:	4808      	ldr	r0, [pc, #32]	@ (8004b58 <MX_USART3_UART_Init+0x90>)
 8004b36:	f005 f954 	bl	8009de2 <HAL_UARTEx_SetRxFifoThreshold>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d001      	beq.n	8004b44 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8004b40:	f7ff fb66 	bl	8004210 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8004b44:	4804      	ldr	r0, [pc, #16]	@ (8004b58 <MX_USART3_UART_Init+0x90>)
 8004b46:	f005 f8d5 	bl	8009cf4 <HAL_UARTEx_DisableFifoMode>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d001      	beq.n	8004b54 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8004b50:	f7ff fb5e 	bl	8004210 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004b54:	bf00      	nop
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	20000eb8 	.word	0x20000eb8
 8004b5c:	40004800 	.word	0x40004800

08004b60 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b09e      	sub	sp, #120	@ 0x78
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b68:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	601a      	str	r2, [r3, #0]
 8004b70:	605a      	str	r2, [r3, #4]
 8004b72:	609a      	str	r2, [r3, #8]
 8004b74:	60da      	str	r2, [r3, #12]
 8004b76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004b78:	f107 0320 	add.w	r3, r7, #32
 8004b7c:	2244      	movs	r2, #68	@ 0x44
 8004b7e:	2100      	movs	r1, #0
 8004b80:	4618      	mov	r0, r3
 8004b82:	f008 fc49 	bl	800d418 <memset>
  if(uartHandle->Instance==USART1)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a71      	ldr	r2, [pc, #452]	@ (8004d50 <HAL_UART_MspInit+0x1f0>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d138      	bne.n	8004c02 <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004b90:	2301      	movs	r3, #1
 8004b92:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004b94:	2300      	movs	r3, #0
 8004b96:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b98:	f107 0320 	add.w	r3, r7, #32
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f002 fbe1 	bl	8007364 <HAL_RCCEx_PeriphCLKConfig>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d001      	beq.n	8004bac <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004ba8:	f7ff fb32 	bl	8004210 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004bac:	4b69      	ldr	r3, [pc, #420]	@ (8004d54 <HAL_UART_MspInit+0x1f4>)
 8004bae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bb0:	4a68      	ldr	r2, [pc, #416]	@ (8004d54 <HAL_UART_MspInit+0x1f4>)
 8004bb2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004bb6:	6613      	str	r3, [r2, #96]	@ 0x60
 8004bb8:	4b66      	ldr	r3, [pc, #408]	@ (8004d54 <HAL_UART_MspInit+0x1f4>)
 8004bba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bbc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004bc0:	61fb      	str	r3, [r7, #28]
 8004bc2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bc4:	4b63      	ldr	r3, [pc, #396]	@ (8004d54 <HAL_UART_MspInit+0x1f4>)
 8004bc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bc8:	4a62      	ldr	r2, [pc, #392]	@ (8004d54 <HAL_UART_MspInit+0x1f4>)
 8004bca:	f043 0301 	orr.w	r3, r3, #1
 8004bce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004bd0:	4b60      	ldr	r3, [pc, #384]	@ (8004d54 <HAL_UART_MspInit+0x1f4>)
 8004bd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bd4:	f003 0301 	and.w	r3, r3, #1
 8004bd8:	61bb      	str	r3, [r7, #24]
 8004bda:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8004bdc:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004be0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004be2:	2302      	movs	r3, #2
 8004be4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004be6:	2300      	movs	r3, #0
 8004be8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bea:	2300      	movs	r3, #0
 8004bec:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004bee:	2307      	movs	r3, #7
 8004bf0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bf2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004bf6:	4619      	mov	r1, r3
 8004bf8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004bfc:	f000 fc8a 	bl	8005514 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004c00:	e0a2      	b.n	8004d48 <HAL_UART_MspInit+0x1e8>
  else if(uartHandle->Instance==USART2)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a54      	ldr	r2, [pc, #336]	@ (8004d58 <HAL_UART_MspInit+0x1f8>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d161      	bne.n	8004cd0 <HAL_UART_MspInit+0x170>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004c10:	2300      	movs	r3, #0
 8004c12:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c14:	f107 0320 	add.w	r3, r7, #32
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f002 fba3 	bl	8007364 <HAL_RCCEx_PeriphCLKConfig>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d001      	beq.n	8004c28 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8004c24:	f7ff faf4 	bl	8004210 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004c28:	4b4a      	ldr	r3, [pc, #296]	@ (8004d54 <HAL_UART_MspInit+0x1f4>)
 8004c2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c2c:	4a49      	ldr	r2, [pc, #292]	@ (8004d54 <HAL_UART_MspInit+0x1f4>)
 8004c2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c32:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c34:	4b47      	ldr	r3, [pc, #284]	@ (8004d54 <HAL_UART_MspInit+0x1f4>)
 8004c36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c3c:	617b      	str	r3, [r7, #20]
 8004c3e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c40:	4b44      	ldr	r3, [pc, #272]	@ (8004d54 <HAL_UART_MspInit+0x1f4>)
 8004c42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c44:	4a43      	ldr	r2, [pc, #268]	@ (8004d54 <HAL_UART_MspInit+0x1f4>)
 8004c46:	f043 0301 	orr.w	r3, r3, #1
 8004c4a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c4c:	4b41      	ldr	r3, [pc, #260]	@ (8004d54 <HAL_UART_MspInit+0x1f4>)
 8004c4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c50:	f003 0301 	and.w	r3, r3, #1
 8004c54:	613b      	str	r3, [r7, #16]
 8004c56:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LIDAR_RX_Pin;
 8004c58:	2304      	movs	r3, #4
 8004c5a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c5c:	2312      	movs	r3, #18
 8004c5e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c60:	2300      	movs	r3, #0
 8004c62:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c64:	2300      	movs	r3, #0
 8004c66:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004c68:	2307      	movs	r3, #7
 8004c6a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(LIDAR_RX_GPIO_Port, &GPIO_InitStruct);
 8004c6c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004c70:	4619      	mov	r1, r3
 8004c72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004c76:	f000 fc4d 	bl	8005514 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8004c7a:	4b38      	ldr	r3, [pc, #224]	@ (8004d5c <HAL_UART_MspInit+0x1fc>)
 8004c7c:	4a38      	ldr	r2, [pc, #224]	@ (8004d60 <HAL_UART_MspInit+0x200>)
 8004c7e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004c80:	4b36      	ldr	r3, [pc, #216]	@ (8004d5c <HAL_UART_MspInit+0x1fc>)
 8004c82:	221a      	movs	r2, #26
 8004c84:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004c86:	4b35      	ldr	r3, [pc, #212]	@ (8004d5c <HAL_UART_MspInit+0x1fc>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c8c:	4b33      	ldr	r3, [pc, #204]	@ (8004d5c <HAL_UART_MspInit+0x1fc>)
 8004c8e:	2200      	movs	r2, #0
 8004c90:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004c92:	4b32      	ldr	r3, [pc, #200]	@ (8004d5c <HAL_UART_MspInit+0x1fc>)
 8004c94:	2280      	movs	r2, #128	@ 0x80
 8004c96:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c98:	4b30      	ldr	r3, [pc, #192]	@ (8004d5c <HAL_UART_MspInit+0x1fc>)
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c9e:	4b2f      	ldr	r3, [pc, #188]	@ (8004d5c <HAL_UART_MspInit+0x1fc>)
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8004ca4:	4b2d      	ldr	r3, [pc, #180]	@ (8004d5c <HAL_UART_MspInit+0x1fc>)
 8004ca6:	2220      	movs	r2, #32
 8004ca8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004caa:	4b2c      	ldr	r3, [pc, #176]	@ (8004d5c <HAL_UART_MspInit+0x1fc>)
 8004cac:	2200      	movs	r2, #0
 8004cae:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004cb0:	482a      	ldr	r0, [pc, #168]	@ (8004d5c <HAL_UART_MspInit+0x1fc>)
 8004cb2:	f000 f9bd 	bl	8005030 <HAL_DMA_Init>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d001      	beq.n	8004cc0 <HAL_UART_MspInit+0x160>
      Error_Handler();
 8004cbc:	f7ff faa8 	bl	8004210 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	4a26      	ldr	r2, [pc, #152]	@ (8004d5c <HAL_UART_MspInit+0x1fc>)
 8004cc4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004cc8:	4a24      	ldr	r2, [pc, #144]	@ (8004d5c <HAL_UART_MspInit+0x1fc>)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8004cce:	e03b      	b.n	8004d48 <HAL_UART_MspInit+0x1e8>
  else if(uartHandle->Instance==USART3)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a23      	ldr	r2, [pc, #140]	@ (8004d64 <HAL_UART_MspInit+0x204>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d136      	bne.n	8004d48 <HAL_UART_MspInit+0x1e8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004cda:	2304      	movs	r3, #4
 8004cdc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004ce2:	f107 0320 	add.w	r3, r7, #32
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f002 fb3c 	bl	8007364 <HAL_RCCEx_PeriphCLKConfig>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d001      	beq.n	8004cf6 <HAL_UART_MspInit+0x196>
      Error_Handler();
 8004cf2:	f7ff fa8d 	bl	8004210 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004cf6:	4b17      	ldr	r3, [pc, #92]	@ (8004d54 <HAL_UART_MspInit+0x1f4>)
 8004cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cfa:	4a16      	ldr	r2, [pc, #88]	@ (8004d54 <HAL_UART_MspInit+0x1f4>)
 8004cfc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d00:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d02:	4b14      	ldr	r3, [pc, #80]	@ (8004d54 <HAL_UART_MspInit+0x1f4>)
 8004d04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d06:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d0a:	60fb      	str	r3, [r7, #12]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d0e:	4b11      	ldr	r3, [pc, #68]	@ (8004d54 <HAL_UART_MspInit+0x1f4>)
 8004d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d12:	4a10      	ldr	r2, [pc, #64]	@ (8004d54 <HAL_UART_MspInit+0x1f4>)
 8004d14:	f043 0302 	orr.w	r3, r3, #2
 8004d18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d1a:	4b0e      	ldr	r3, [pc, #56]	@ (8004d54 <HAL_UART_MspInit+0x1f4>)
 8004d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d1e:	f003 0302 	and.w	r3, r3, #2
 8004d22:	60bb      	str	r3, [r7, #8]
 8004d24:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Bluetooth_TX_Pin|Bluetooth_RX_Pin;
 8004d26:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004d2a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d2c:	2302      	movs	r3, #2
 8004d2e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d30:	2300      	movs	r3, #0
 8004d32:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d34:	2300      	movs	r3, #0
 8004d36:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004d38:	2307      	movs	r3, #7
 8004d3a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d3c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004d40:	4619      	mov	r1, r3
 8004d42:	4809      	ldr	r0, [pc, #36]	@ (8004d68 <HAL_UART_MspInit+0x208>)
 8004d44:	f000 fbe6 	bl	8005514 <HAL_GPIO_Init>
}
 8004d48:	bf00      	nop
 8004d4a:	3778      	adds	r7, #120	@ 0x78
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}
 8004d50:	40013800 	.word	0x40013800
 8004d54:	40021000 	.word	0x40021000
 8004d58:	40004400 	.word	0x40004400
 8004d5c:	20000f4c 	.word	0x20000f4c
 8004d60:	40020008 	.word	0x40020008
 8004d64:	40004800 	.word	0x40004800
 8004d68:	48000400 	.word	0x48000400

08004d6c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004d6c:	480d      	ldr	r0, [pc, #52]	@ (8004da4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004d6e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8004d70:	f7ff fbf4 	bl	800455c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004d74:	480c      	ldr	r0, [pc, #48]	@ (8004da8 <LoopForever+0x6>)
  ldr r1, =_edata
 8004d76:	490d      	ldr	r1, [pc, #52]	@ (8004dac <LoopForever+0xa>)
  ldr r2, =_sidata
 8004d78:	4a0d      	ldr	r2, [pc, #52]	@ (8004db0 <LoopForever+0xe>)
  movs r3, #0
 8004d7a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004d7c:	e002      	b.n	8004d84 <LoopCopyDataInit>

08004d7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004d7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004d80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004d82:	3304      	adds	r3, #4

08004d84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004d84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004d86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004d88:	d3f9      	bcc.n	8004d7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004d8a:	4a0a      	ldr	r2, [pc, #40]	@ (8004db4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004d8c:	4c0a      	ldr	r4, [pc, #40]	@ (8004db8 <LoopForever+0x16>)
  movs r3, #0
 8004d8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004d90:	e001      	b.n	8004d96 <LoopFillZerobss>

08004d92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004d92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004d94:	3204      	adds	r2, #4

08004d96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004d96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004d98:	d3fb      	bcc.n	8004d92 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8004d9a:	f008 fc05 	bl	800d5a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004d9e:	f7ff f9af 	bl	8004100 <main>

08004da2 <LoopForever>:

LoopForever:
    b LoopForever
 8004da2:	e7fe      	b.n	8004da2 <LoopForever>
  ldr   r0, =_estack
 8004da4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004da8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004dac:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8004db0:	080124ac 	.word	0x080124ac
  ldr r2, =_sbss
 8004db4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8004db8:	20006070 	.word	0x20006070

08004dbc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004dbc:	e7fe      	b.n	8004dbc <ADC1_2_IRQHandler>

08004dbe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004dbe:	b580      	push	{r7, lr}
 8004dc0:	b082      	sub	sp, #8
 8004dc2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004dc8:	2003      	movs	r0, #3
 8004dca:	f000 f8fe 	bl	8004fca <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004dce:	200f      	movs	r0, #15
 8004dd0:	f7ff fa4e 	bl	8004270 <HAL_InitTick>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d002      	beq.n	8004de0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	71fb      	strb	r3, [r7, #7]
 8004dde:	e001      	b.n	8004de4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004de0:	f7ff fa1c 	bl	800421c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004de4:	79fb      	ldrb	r3, [r7, #7]

}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3708      	adds	r7, #8
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
	...

08004df0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004df0:	b480      	push	{r7}
 8004df2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004df4:	4b05      	ldr	r3, [pc, #20]	@ (8004e0c <HAL_IncTick+0x1c>)
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	4b05      	ldr	r3, [pc, #20]	@ (8004e10 <HAL_IncTick+0x20>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4413      	add	r3, r2
 8004dfe:	4a03      	ldr	r2, [pc, #12]	@ (8004e0c <HAL_IncTick+0x1c>)
 8004e00:	6013      	str	r3, [r2, #0]
}
 8004e02:	bf00      	nop
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr
 8004e0c:	20000fac 	.word	0x20000fac
 8004e10:	20000008 	.word	0x20000008

08004e14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004e14:	b480      	push	{r7}
 8004e16:	af00      	add	r7, sp, #0
  return uwTick;
 8004e18:	4b03      	ldr	r3, [pc, #12]	@ (8004e28 <HAL_GetTick+0x14>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr
 8004e26:	bf00      	nop
 8004e28:	20000fac 	.word	0x20000fac

08004e2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b084      	sub	sp, #16
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004e34:	f7ff ffee 	bl	8004e14 <HAL_GetTick>
 8004e38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e44:	d004      	beq.n	8004e50 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004e46:	4b09      	ldr	r3, [pc, #36]	@ (8004e6c <HAL_Delay+0x40>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	68fa      	ldr	r2, [r7, #12]
 8004e4c:	4413      	add	r3, r2
 8004e4e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004e50:	bf00      	nop
 8004e52:	f7ff ffdf 	bl	8004e14 <HAL_GetTick>
 8004e56:	4602      	mov	r2, r0
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	1ad3      	subs	r3, r2, r3
 8004e5c:	68fa      	ldr	r2, [r7, #12]
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	d8f7      	bhi.n	8004e52 <HAL_Delay+0x26>
  {
  }
}
 8004e62:	bf00      	nop
 8004e64:	bf00      	nop
 8004e66:	3710      	adds	r7, #16
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	20000008 	.word	0x20000008

08004e70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b085      	sub	sp, #20
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f003 0307 	and.w	r3, r3, #7
 8004e7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e80:	4b0c      	ldr	r3, [pc, #48]	@ (8004eb4 <__NVIC_SetPriorityGrouping+0x44>)
 8004e82:	68db      	ldr	r3, [r3, #12]
 8004e84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004e86:	68ba      	ldr	r2, [r7, #8]
 8004e88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004e98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004e9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ea0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004ea2:	4a04      	ldr	r2, [pc, #16]	@ (8004eb4 <__NVIC_SetPriorityGrouping+0x44>)
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	60d3      	str	r3, [r2, #12]
}
 8004ea8:	bf00      	nop
 8004eaa:	3714      	adds	r7, #20
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr
 8004eb4:	e000ed00 	.word	0xe000ed00

08004eb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ebc:	4b04      	ldr	r3, [pc, #16]	@ (8004ed0 <__NVIC_GetPriorityGrouping+0x18>)
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	0a1b      	lsrs	r3, r3, #8
 8004ec2:	f003 0307 	and.w	r3, r3, #7
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr
 8004ed0:	e000ed00 	.word	0xe000ed00

08004ed4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b083      	sub	sp, #12
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	4603      	mov	r3, r0
 8004edc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	db0b      	blt.n	8004efe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ee6:	79fb      	ldrb	r3, [r7, #7]
 8004ee8:	f003 021f 	and.w	r2, r3, #31
 8004eec:	4907      	ldr	r1, [pc, #28]	@ (8004f0c <__NVIC_EnableIRQ+0x38>)
 8004eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ef2:	095b      	lsrs	r3, r3, #5
 8004ef4:	2001      	movs	r0, #1
 8004ef6:	fa00 f202 	lsl.w	r2, r0, r2
 8004efa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004efe:	bf00      	nop
 8004f00:	370c      	adds	r7, #12
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	4770      	bx	lr
 8004f0a:	bf00      	nop
 8004f0c:	e000e100 	.word	0xe000e100

08004f10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b083      	sub	sp, #12
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	4603      	mov	r3, r0
 8004f18:	6039      	str	r1, [r7, #0]
 8004f1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	db0a      	blt.n	8004f3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	b2da      	uxtb	r2, r3
 8004f28:	490c      	ldr	r1, [pc, #48]	@ (8004f5c <__NVIC_SetPriority+0x4c>)
 8004f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f2e:	0112      	lsls	r2, r2, #4
 8004f30:	b2d2      	uxtb	r2, r2
 8004f32:	440b      	add	r3, r1
 8004f34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004f38:	e00a      	b.n	8004f50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	b2da      	uxtb	r2, r3
 8004f3e:	4908      	ldr	r1, [pc, #32]	@ (8004f60 <__NVIC_SetPriority+0x50>)
 8004f40:	79fb      	ldrb	r3, [r7, #7]
 8004f42:	f003 030f 	and.w	r3, r3, #15
 8004f46:	3b04      	subs	r3, #4
 8004f48:	0112      	lsls	r2, r2, #4
 8004f4a:	b2d2      	uxtb	r2, r2
 8004f4c:	440b      	add	r3, r1
 8004f4e:	761a      	strb	r2, [r3, #24]
}
 8004f50:	bf00      	nop
 8004f52:	370c      	adds	r7, #12
 8004f54:	46bd      	mov	sp, r7
 8004f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5a:	4770      	bx	lr
 8004f5c:	e000e100 	.word	0xe000e100
 8004f60:	e000ed00 	.word	0xe000ed00

08004f64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b089      	sub	sp, #36	@ 0x24
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	60f8      	str	r0, [r7, #12]
 8004f6c:	60b9      	str	r1, [r7, #8]
 8004f6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	f003 0307 	and.w	r3, r3, #7
 8004f76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004f78:	69fb      	ldr	r3, [r7, #28]
 8004f7a:	f1c3 0307 	rsb	r3, r3, #7
 8004f7e:	2b04      	cmp	r3, #4
 8004f80:	bf28      	it	cs
 8004f82:	2304      	movcs	r3, #4
 8004f84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004f86:	69fb      	ldr	r3, [r7, #28]
 8004f88:	3304      	adds	r3, #4
 8004f8a:	2b06      	cmp	r3, #6
 8004f8c:	d902      	bls.n	8004f94 <NVIC_EncodePriority+0x30>
 8004f8e:	69fb      	ldr	r3, [r7, #28]
 8004f90:	3b03      	subs	r3, #3
 8004f92:	e000      	b.n	8004f96 <NVIC_EncodePriority+0x32>
 8004f94:	2300      	movs	r3, #0
 8004f96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f98:	f04f 32ff 	mov.w	r2, #4294967295
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa2:	43da      	mvns	r2, r3
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	401a      	ands	r2, r3
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004fac:	f04f 31ff 	mov.w	r1, #4294967295
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8004fb6:	43d9      	mvns	r1, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004fbc:	4313      	orrs	r3, r2
         );
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3724      	adds	r7, #36	@ 0x24
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc8:	4770      	bx	lr

08004fca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004fca:	b580      	push	{r7, lr}
 8004fcc:	b082      	sub	sp, #8
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f7ff ff4c 	bl	8004e70 <__NVIC_SetPriorityGrouping>
}
 8004fd8:	bf00      	nop
 8004fda:	3708      	adds	r7, #8
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b086      	sub	sp, #24
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
 8004fec:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004fee:	f7ff ff63 	bl	8004eb8 <__NVIC_GetPriorityGrouping>
 8004ff2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	68b9      	ldr	r1, [r7, #8]
 8004ff8:	6978      	ldr	r0, [r7, #20]
 8004ffa:	f7ff ffb3 	bl	8004f64 <NVIC_EncodePriority>
 8004ffe:	4602      	mov	r2, r0
 8005000:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005004:	4611      	mov	r1, r2
 8005006:	4618      	mov	r0, r3
 8005008:	f7ff ff82 	bl	8004f10 <__NVIC_SetPriority>
}
 800500c:	bf00      	nop
 800500e:	3718      	adds	r7, #24
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b082      	sub	sp, #8
 8005018:	af00      	add	r7, sp, #0
 800501a:	4603      	mov	r3, r0
 800501c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800501e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005022:	4618      	mov	r0, r3
 8005024:	f7ff ff56 	bl	8004ed4 <__NVIC_EnableIRQ>
}
 8005028:	bf00      	nop
 800502a:	3708      	adds	r7, #8
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b084      	sub	sp, #16
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d101      	bne.n	8005042 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e08d      	b.n	800515e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	461a      	mov	r2, r3
 8005048:	4b47      	ldr	r3, [pc, #284]	@ (8005168 <HAL_DMA_Init+0x138>)
 800504a:	429a      	cmp	r2, r3
 800504c:	d80f      	bhi.n	800506e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	461a      	mov	r2, r3
 8005054:	4b45      	ldr	r3, [pc, #276]	@ (800516c <HAL_DMA_Init+0x13c>)
 8005056:	4413      	add	r3, r2
 8005058:	4a45      	ldr	r2, [pc, #276]	@ (8005170 <HAL_DMA_Init+0x140>)
 800505a:	fba2 2303 	umull	r2, r3, r2, r3
 800505e:	091b      	lsrs	r3, r3, #4
 8005060:	009a      	lsls	r2, r3, #2
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	4a42      	ldr	r2, [pc, #264]	@ (8005174 <HAL_DMA_Init+0x144>)
 800506a:	641a      	str	r2, [r3, #64]	@ 0x40
 800506c:	e00e      	b.n	800508c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	461a      	mov	r2, r3
 8005074:	4b40      	ldr	r3, [pc, #256]	@ (8005178 <HAL_DMA_Init+0x148>)
 8005076:	4413      	add	r3, r2
 8005078:	4a3d      	ldr	r2, [pc, #244]	@ (8005170 <HAL_DMA_Init+0x140>)
 800507a:	fba2 2303 	umull	r2, r3, r2, r3
 800507e:	091b      	lsrs	r3, r3, #4
 8005080:	009a      	lsls	r2, r3, #2
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4a3c      	ldr	r2, [pc, #240]	@ (800517c <HAL_DMA_Init+0x14c>)
 800508a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2202      	movs	r2, #2
 8005090:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80050a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050a6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80050b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	691b      	ldr	r3, [r3, #16]
 80050b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	699b      	ldr	r3, [r3, #24]
 80050c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6a1b      	ldr	r3, [r3, #32]
 80050ce:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80050d0:	68fa      	ldr	r2, [r7, #12]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	68fa      	ldr	r2, [r7, #12]
 80050dc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 f9b6 	bl	8005450 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050ec:	d102      	bne.n	80050f4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2200      	movs	r2, #0
 80050f2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	685a      	ldr	r2, [r3, #4]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050fc:	b2d2      	uxtb	r2, r2
 80050fe:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005108:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d010      	beq.n	8005134 <HAL_DMA_Init+0x104>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	2b04      	cmp	r3, #4
 8005118:	d80c      	bhi.n	8005134 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 f9d6 	bl	80054cc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005124:	2200      	movs	r2, #0
 8005126:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005130:	605a      	str	r2, [r3, #4]
 8005132:	e008      	b.n	8005146 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	3710      	adds	r7, #16
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}
 8005166:	bf00      	nop
 8005168:	40020407 	.word	0x40020407
 800516c:	bffdfff8 	.word	0xbffdfff8
 8005170:	cccccccd 	.word	0xcccccccd
 8005174:	40020000 	.word	0x40020000
 8005178:	bffdfbf8 	.word	0xbffdfbf8
 800517c:	40020400 	.word	0x40020400

08005180 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b086      	sub	sp, #24
 8005184:	af00      	add	r7, sp, #0
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	60b9      	str	r1, [r7, #8]
 800518a:	607a      	str	r2, [r7, #4]
 800518c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800518e:	2300      	movs	r3, #0
 8005190:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005198:	2b01      	cmp	r3, #1
 800519a:	d101      	bne.n	80051a0 <HAL_DMA_Start_IT+0x20>
 800519c:	2302      	movs	r3, #2
 800519e:	e066      	b.n	800526e <HAL_DMA_Start_IT+0xee>
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d155      	bne.n	8005260 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2202      	movs	r2, #2
 80051b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2200      	movs	r2, #0
 80051c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f022 0201 	bic.w	r2, r2, #1
 80051d0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	68b9      	ldr	r1, [r7, #8]
 80051d8:	68f8      	ldr	r0, [r7, #12]
 80051da:	f000 f8fb 	bl	80053d4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d008      	beq.n	80051f8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f042 020e 	orr.w	r2, r2, #14
 80051f4:	601a      	str	r2, [r3, #0]
 80051f6:	e00f      	b.n	8005218 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681a      	ldr	r2, [r3, #0]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f022 0204 	bic.w	r2, r2, #4
 8005206:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f042 020a 	orr.w	r2, r2, #10
 8005216:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005222:	2b00      	cmp	r3, #0
 8005224:	d007      	beq.n	8005236 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005230:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005234:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800523a:	2b00      	cmp	r3, #0
 800523c:	d007      	beq.n	800524e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005248:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800524c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f042 0201 	orr.w	r2, r2, #1
 800525c:	601a      	str	r2, [r3, #0]
 800525e:	e005      	b.n	800526c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2200      	movs	r2, #0
 8005264:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005268:	2302      	movs	r3, #2
 800526a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800526c:	7dfb      	ldrb	r3, [r7, #23]
}
 800526e:	4618      	mov	r0, r3
 8005270:	3718      	adds	r7, #24
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}

08005276 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005276:	b580      	push	{r7, lr}
 8005278:	b084      	sub	sp, #16
 800527a:	af00      	add	r7, sp, #0
 800527c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005292:	f003 031f 	and.w	r3, r3, #31
 8005296:	2204      	movs	r2, #4
 8005298:	409a      	lsls	r2, r3
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	4013      	ands	r3, r2
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d026      	beq.n	80052f0 <HAL_DMA_IRQHandler+0x7a>
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	f003 0304 	and.w	r3, r3, #4
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d021      	beq.n	80052f0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f003 0320 	and.w	r3, r3, #32
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d107      	bne.n	80052ca <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681a      	ldr	r2, [r3, #0]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f022 0204 	bic.w	r2, r2, #4
 80052c8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ce:	f003 021f 	and.w	r2, r3, #31
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d6:	2104      	movs	r1, #4
 80052d8:	fa01 f202 	lsl.w	r2, r1, r2
 80052dc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d071      	beq.n	80053ca <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80052ee:	e06c      	b.n	80053ca <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052f4:	f003 031f 	and.w	r3, r3, #31
 80052f8:	2202      	movs	r2, #2
 80052fa:	409a      	lsls	r2, r3
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	4013      	ands	r3, r2
 8005300:	2b00      	cmp	r3, #0
 8005302:	d02e      	beq.n	8005362 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	f003 0302 	and.w	r3, r3, #2
 800530a:	2b00      	cmp	r3, #0
 800530c:	d029      	beq.n	8005362 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 0320 	and.w	r3, r3, #32
 8005318:	2b00      	cmp	r3, #0
 800531a:	d10b      	bne.n	8005334 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f022 020a 	bic.w	r2, r2, #10
 800532a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2201      	movs	r2, #1
 8005330:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005338:	f003 021f 	and.w	r2, r3, #31
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005340:	2102      	movs	r1, #2
 8005342:	fa01 f202 	lsl.w	r2, r1, r2
 8005346:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005354:	2b00      	cmp	r3, #0
 8005356:	d038      	beq.n	80053ca <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005360:	e033      	b.n	80053ca <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005366:	f003 031f 	and.w	r3, r3, #31
 800536a:	2208      	movs	r2, #8
 800536c:	409a      	lsls	r2, r3
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	4013      	ands	r3, r2
 8005372:	2b00      	cmp	r3, #0
 8005374:	d02a      	beq.n	80053cc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	f003 0308 	and.w	r3, r3, #8
 800537c:	2b00      	cmp	r3, #0
 800537e:	d025      	beq.n	80053cc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f022 020e 	bic.w	r2, r2, #14
 800538e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005394:	f003 021f 	and.w	r2, r3, #31
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800539c:	2101      	movs	r1, #1
 800539e:	fa01 f202 	lsl.w	r2, r1, r2
 80053a2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2201      	movs	r2, #1
 80053a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2201      	movs	r2, #1
 80053ae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d004      	beq.n	80053cc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80053ca:	bf00      	nop
 80053cc:	bf00      	nop
}
 80053ce:	3710      	adds	r7, #16
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}

080053d4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b085      	sub	sp, #20
 80053d8:	af00      	add	r7, sp, #0
 80053da:	60f8      	str	r0, [r7, #12]
 80053dc:	60b9      	str	r1, [r7, #8]
 80053de:	607a      	str	r2, [r7, #4]
 80053e0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053e6:	68fa      	ldr	r2, [r7, #12]
 80053e8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80053ea:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d004      	beq.n	80053fe <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053f8:	68fa      	ldr	r2, [r7, #12]
 80053fa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80053fc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005402:	f003 021f 	and.w	r2, r3, #31
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800540a:	2101      	movs	r1, #1
 800540c:	fa01 f202 	lsl.w	r2, r1, r2
 8005410:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	683a      	ldr	r2, [r7, #0]
 8005418:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	2b10      	cmp	r3, #16
 8005420:	d108      	bne.n	8005434 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	687a      	ldr	r2, [r7, #4]
 8005428:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	68ba      	ldr	r2, [r7, #8]
 8005430:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005432:	e007      	b.n	8005444 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	68ba      	ldr	r2, [r7, #8]
 800543a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	60da      	str	r2, [r3, #12]
}
 8005444:	bf00      	nop
 8005446:	3714      	adds	r7, #20
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr

08005450 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005450:	b480      	push	{r7}
 8005452:	b087      	sub	sp, #28
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	461a      	mov	r2, r3
 800545e:	4b16      	ldr	r3, [pc, #88]	@ (80054b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005460:	429a      	cmp	r2, r3
 8005462:	d802      	bhi.n	800546a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005464:	4b15      	ldr	r3, [pc, #84]	@ (80054bc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005466:	617b      	str	r3, [r7, #20]
 8005468:	e001      	b.n	800546e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800546a:	4b15      	ldr	r3, [pc, #84]	@ (80054c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800546c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	b2db      	uxtb	r3, r3
 8005478:	3b08      	subs	r3, #8
 800547a:	4a12      	ldr	r2, [pc, #72]	@ (80054c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800547c:	fba2 2303 	umull	r2, r3, r2, r3
 8005480:	091b      	lsrs	r3, r3, #4
 8005482:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005488:	089b      	lsrs	r3, r3, #2
 800548a:	009a      	lsls	r2, r3, #2
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	4413      	add	r3, r2
 8005490:	461a      	mov	r2, r3
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a0b      	ldr	r2, [pc, #44]	@ (80054c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800549a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f003 031f 	and.w	r3, r3, #31
 80054a2:	2201      	movs	r2, #1
 80054a4:	409a      	lsls	r2, r3
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80054aa:	bf00      	nop
 80054ac:	371c      	adds	r7, #28
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr
 80054b6:	bf00      	nop
 80054b8:	40020407 	.word	0x40020407
 80054bc:	40020800 	.word	0x40020800
 80054c0:	40020820 	.word	0x40020820
 80054c4:	cccccccd 	.word	0xcccccccd
 80054c8:	40020880 	.word	0x40020880

080054cc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b085      	sub	sp, #20
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80054dc:	68fa      	ldr	r2, [r7, #12]
 80054de:	4b0b      	ldr	r3, [pc, #44]	@ (800550c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80054e0:	4413      	add	r3, r2
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	461a      	mov	r2, r3
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	4a08      	ldr	r2, [pc, #32]	@ (8005510 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80054ee:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	3b01      	subs	r3, #1
 80054f4:	f003 031f 	and.w	r3, r3, #31
 80054f8:	2201      	movs	r2, #1
 80054fa:	409a      	lsls	r2, r3
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005500:	bf00      	nop
 8005502:	3714      	adds	r7, #20
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr
 800550c:	1000823f 	.word	0x1000823f
 8005510:	40020940 	.word	0x40020940

08005514 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005514:	b480      	push	{r7}
 8005516:	b087      	sub	sp, #28
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800551e:	2300      	movs	r3, #0
 8005520:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005522:	e15a      	b.n	80057da <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	2101      	movs	r1, #1
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	fa01 f303 	lsl.w	r3, r1, r3
 8005530:	4013      	ands	r3, r2
 8005532:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2b00      	cmp	r3, #0
 8005538:	f000 814c 	beq.w	80057d4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	f003 0303 	and.w	r3, r3, #3
 8005544:	2b01      	cmp	r3, #1
 8005546:	d005      	beq.n	8005554 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005550:	2b02      	cmp	r3, #2
 8005552:	d130      	bne.n	80055b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	005b      	lsls	r3, r3, #1
 800555e:	2203      	movs	r2, #3
 8005560:	fa02 f303 	lsl.w	r3, r2, r3
 8005564:	43db      	mvns	r3, r3
 8005566:	693a      	ldr	r2, [r7, #16]
 8005568:	4013      	ands	r3, r2
 800556a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	68da      	ldr	r2, [r3, #12]
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	005b      	lsls	r3, r3, #1
 8005574:	fa02 f303 	lsl.w	r3, r2, r3
 8005578:	693a      	ldr	r2, [r7, #16]
 800557a:	4313      	orrs	r3, r2
 800557c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	693a      	ldr	r2, [r7, #16]
 8005582:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800558a:	2201      	movs	r2, #1
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	fa02 f303 	lsl.w	r3, r2, r3
 8005592:	43db      	mvns	r3, r3
 8005594:	693a      	ldr	r2, [r7, #16]
 8005596:	4013      	ands	r3, r2
 8005598:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	091b      	lsrs	r3, r3, #4
 80055a0:	f003 0201 	and.w	r2, r3, #1
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	fa02 f303 	lsl.w	r3, r2, r3
 80055aa:	693a      	ldr	r2, [r7, #16]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	693a      	ldr	r2, [r7, #16]
 80055b4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	f003 0303 	and.w	r3, r3, #3
 80055be:	2b03      	cmp	r3, #3
 80055c0:	d017      	beq.n	80055f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	005b      	lsls	r3, r3, #1
 80055cc:	2203      	movs	r2, #3
 80055ce:	fa02 f303 	lsl.w	r3, r2, r3
 80055d2:	43db      	mvns	r3, r3
 80055d4:	693a      	ldr	r2, [r7, #16]
 80055d6:	4013      	ands	r3, r2
 80055d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	689a      	ldr	r2, [r3, #8]
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	005b      	lsls	r3, r3, #1
 80055e2:	fa02 f303 	lsl.w	r3, r2, r3
 80055e6:	693a      	ldr	r2, [r7, #16]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	693a      	ldr	r2, [r7, #16]
 80055f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	f003 0303 	and.w	r3, r3, #3
 80055fa:	2b02      	cmp	r3, #2
 80055fc:	d123      	bne.n	8005646 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	08da      	lsrs	r2, r3, #3
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	3208      	adds	r2, #8
 8005606:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800560a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	f003 0307 	and.w	r3, r3, #7
 8005612:	009b      	lsls	r3, r3, #2
 8005614:	220f      	movs	r2, #15
 8005616:	fa02 f303 	lsl.w	r3, r2, r3
 800561a:	43db      	mvns	r3, r3
 800561c:	693a      	ldr	r2, [r7, #16]
 800561e:	4013      	ands	r3, r2
 8005620:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	691a      	ldr	r2, [r3, #16]
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	f003 0307 	and.w	r3, r3, #7
 800562c:	009b      	lsls	r3, r3, #2
 800562e:	fa02 f303 	lsl.w	r3, r2, r3
 8005632:	693a      	ldr	r2, [r7, #16]
 8005634:	4313      	orrs	r3, r2
 8005636:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	08da      	lsrs	r2, r3, #3
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	3208      	adds	r2, #8
 8005640:	6939      	ldr	r1, [r7, #16]
 8005642:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	005b      	lsls	r3, r3, #1
 8005650:	2203      	movs	r2, #3
 8005652:	fa02 f303 	lsl.w	r3, r2, r3
 8005656:	43db      	mvns	r3, r3
 8005658:	693a      	ldr	r2, [r7, #16]
 800565a:	4013      	ands	r3, r2
 800565c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	f003 0203 	and.w	r2, r3, #3
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	005b      	lsls	r3, r3, #1
 800566a:	fa02 f303 	lsl.w	r3, r2, r3
 800566e:	693a      	ldr	r2, [r7, #16]
 8005670:	4313      	orrs	r3, r2
 8005672:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	693a      	ldr	r2, [r7, #16]
 8005678:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005682:	2b00      	cmp	r3, #0
 8005684:	f000 80a6 	beq.w	80057d4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005688:	4b5b      	ldr	r3, [pc, #364]	@ (80057f8 <HAL_GPIO_Init+0x2e4>)
 800568a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800568c:	4a5a      	ldr	r2, [pc, #360]	@ (80057f8 <HAL_GPIO_Init+0x2e4>)
 800568e:	f043 0301 	orr.w	r3, r3, #1
 8005692:	6613      	str	r3, [r2, #96]	@ 0x60
 8005694:	4b58      	ldr	r3, [pc, #352]	@ (80057f8 <HAL_GPIO_Init+0x2e4>)
 8005696:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005698:	f003 0301 	and.w	r3, r3, #1
 800569c:	60bb      	str	r3, [r7, #8]
 800569e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80056a0:	4a56      	ldr	r2, [pc, #344]	@ (80057fc <HAL_GPIO_Init+0x2e8>)
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	089b      	lsrs	r3, r3, #2
 80056a6:	3302      	adds	r3, #2
 80056a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	f003 0303 	and.w	r3, r3, #3
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	220f      	movs	r2, #15
 80056b8:	fa02 f303 	lsl.w	r3, r2, r3
 80056bc:	43db      	mvns	r3, r3
 80056be:	693a      	ldr	r2, [r7, #16]
 80056c0:	4013      	ands	r3, r2
 80056c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80056ca:	d01f      	beq.n	800570c <HAL_GPIO_Init+0x1f8>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a4c      	ldr	r2, [pc, #304]	@ (8005800 <HAL_GPIO_Init+0x2ec>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d019      	beq.n	8005708 <HAL_GPIO_Init+0x1f4>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	4a4b      	ldr	r2, [pc, #300]	@ (8005804 <HAL_GPIO_Init+0x2f0>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d013      	beq.n	8005704 <HAL_GPIO_Init+0x1f0>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a4a      	ldr	r2, [pc, #296]	@ (8005808 <HAL_GPIO_Init+0x2f4>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d00d      	beq.n	8005700 <HAL_GPIO_Init+0x1ec>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	4a49      	ldr	r2, [pc, #292]	@ (800580c <HAL_GPIO_Init+0x2f8>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d007      	beq.n	80056fc <HAL_GPIO_Init+0x1e8>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	4a48      	ldr	r2, [pc, #288]	@ (8005810 <HAL_GPIO_Init+0x2fc>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d101      	bne.n	80056f8 <HAL_GPIO_Init+0x1e4>
 80056f4:	2305      	movs	r3, #5
 80056f6:	e00a      	b.n	800570e <HAL_GPIO_Init+0x1fa>
 80056f8:	2306      	movs	r3, #6
 80056fa:	e008      	b.n	800570e <HAL_GPIO_Init+0x1fa>
 80056fc:	2304      	movs	r3, #4
 80056fe:	e006      	b.n	800570e <HAL_GPIO_Init+0x1fa>
 8005700:	2303      	movs	r3, #3
 8005702:	e004      	b.n	800570e <HAL_GPIO_Init+0x1fa>
 8005704:	2302      	movs	r3, #2
 8005706:	e002      	b.n	800570e <HAL_GPIO_Init+0x1fa>
 8005708:	2301      	movs	r3, #1
 800570a:	e000      	b.n	800570e <HAL_GPIO_Init+0x1fa>
 800570c:	2300      	movs	r3, #0
 800570e:	697a      	ldr	r2, [r7, #20]
 8005710:	f002 0203 	and.w	r2, r2, #3
 8005714:	0092      	lsls	r2, r2, #2
 8005716:	4093      	lsls	r3, r2
 8005718:	693a      	ldr	r2, [r7, #16]
 800571a:	4313      	orrs	r3, r2
 800571c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800571e:	4937      	ldr	r1, [pc, #220]	@ (80057fc <HAL_GPIO_Init+0x2e8>)
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	089b      	lsrs	r3, r3, #2
 8005724:	3302      	adds	r3, #2
 8005726:	693a      	ldr	r2, [r7, #16]
 8005728:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800572c:	4b39      	ldr	r3, [pc, #228]	@ (8005814 <HAL_GPIO_Init+0x300>)
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	43db      	mvns	r3, r3
 8005736:	693a      	ldr	r2, [r7, #16]
 8005738:	4013      	ands	r3, r2
 800573a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005744:	2b00      	cmp	r3, #0
 8005746:	d003      	beq.n	8005750 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005748:	693a      	ldr	r2, [r7, #16]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	4313      	orrs	r3, r2
 800574e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005750:	4a30      	ldr	r2, [pc, #192]	@ (8005814 <HAL_GPIO_Init+0x300>)
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005756:	4b2f      	ldr	r3, [pc, #188]	@ (8005814 <HAL_GPIO_Init+0x300>)
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	43db      	mvns	r3, r3
 8005760:	693a      	ldr	r2, [r7, #16]
 8005762:	4013      	ands	r3, r2
 8005764:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d003      	beq.n	800577a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005772:	693a      	ldr	r2, [r7, #16]
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	4313      	orrs	r3, r2
 8005778:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800577a:	4a26      	ldr	r2, [pc, #152]	@ (8005814 <HAL_GPIO_Init+0x300>)
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005780:	4b24      	ldr	r3, [pc, #144]	@ (8005814 <HAL_GPIO_Init+0x300>)
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	43db      	mvns	r3, r3
 800578a:	693a      	ldr	r2, [r7, #16]
 800578c:	4013      	ands	r3, r2
 800578e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005798:	2b00      	cmp	r3, #0
 800579a:	d003      	beq.n	80057a4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800579c:	693a      	ldr	r2, [r7, #16]
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	4313      	orrs	r3, r2
 80057a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80057a4:	4a1b      	ldr	r2, [pc, #108]	@ (8005814 <HAL_GPIO_Init+0x300>)
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80057aa:	4b1a      	ldr	r3, [pc, #104]	@ (8005814 <HAL_GPIO_Init+0x300>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	43db      	mvns	r3, r3
 80057b4:	693a      	ldr	r2, [r7, #16]
 80057b6:	4013      	ands	r3, r2
 80057b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d003      	beq.n	80057ce <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80057c6:	693a      	ldr	r2, [r7, #16]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	4313      	orrs	r3, r2
 80057cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80057ce:	4a11      	ldr	r2, [pc, #68]	@ (8005814 <HAL_GPIO_Init+0x300>)
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	3301      	adds	r3, #1
 80057d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	fa22 f303 	lsr.w	r3, r2, r3
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	f47f ae9d 	bne.w	8005524 <HAL_GPIO_Init+0x10>
  }
}
 80057ea:	bf00      	nop
 80057ec:	bf00      	nop
 80057ee:	371c      	adds	r7, #28
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr
 80057f8:	40021000 	.word	0x40021000
 80057fc:	40010000 	.word	0x40010000
 8005800:	48000400 	.word	0x48000400
 8005804:	48000800 	.word	0x48000800
 8005808:	48000c00 	.word	0x48000c00
 800580c:	48001000 	.word	0x48001000
 8005810:	48001400 	.word	0x48001400
 8005814:	40010400 	.word	0x40010400

08005818 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005818:	b480      	push	{r7}
 800581a:	b087      	sub	sp, #28
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005822:	2300      	movs	r3, #0
 8005824:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8005826:	e0bd      	b.n	80059a4 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8005828:	2201      	movs	r2, #1
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	fa02 f303 	lsl.w	r3, r2, r3
 8005830:	683a      	ldr	r2, [r7, #0]
 8005832:	4013      	ands	r3, r2
 8005834:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	2b00      	cmp	r3, #0
 800583a:	f000 80b0 	beq.w	800599e <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 800583e:	4a60      	ldr	r2, [pc, #384]	@ (80059c0 <HAL_GPIO_DeInit+0x1a8>)
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	089b      	lsrs	r3, r3, #2
 8005844:	3302      	adds	r3, #2
 8005846:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800584a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	f003 0303 	and.w	r3, r3, #3
 8005852:	009b      	lsls	r3, r3, #2
 8005854:	220f      	movs	r2, #15
 8005856:	fa02 f303 	lsl.w	r3, r2, r3
 800585a:	68fa      	ldr	r2, [r7, #12]
 800585c:	4013      	ands	r3, r2
 800585e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005866:	d01f      	beq.n	80058a8 <HAL_GPIO_DeInit+0x90>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	4a56      	ldr	r2, [pc, #344]	@ (80059c4 <HAL_GPIO_DeInit+0x1ac>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d019      	beq.n	80058a4 <HAL_GPIO_DeInit+0x8c>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a55      	ldr	r2, [pc, #340]	@ (80059c8 <HAL_GPIO_DeInit+0x1b0>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d013      	beq.n	80058a0 <HAL_GPIO_DeInit+0x88>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a54      	ldr	r2, [pc, #336]	@ (80059cc <HAL_GPIO_DeInit+0x1b4>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d00d      	beq.n	800589c <HAL_GPIO_DeInit+0x84>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	4a53      	ldr	r2, [pc, #332]	@ (80059d0 <HAL_GPIO_DeInit+0x1b8>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d007      	beq.n	8005898 <HAL_GPIO_DeInit+0x80>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	4a52      	ldr	r2, [pc, #328]	@ (80059d4 <HAL_GPIO_DeInit+0x1bc>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d101      	bne.n	8005894 <HAL_GPIO_DeInit+0x7c>
 8005890:	2305      	movs	r3, #5
 8005892:	e00a      	b.n	80058aa <HAL_GPIO_DeInit+0x92>
 8005894:	2306      	movs	r3, #6
 8005896:	e008      	b.n	80058aa <HAL_GPIO_DeInit+0x92>
 8005898:	2304      	movs	r3, #4
 800589a:	e006      	b.n	80058aa <HAL_GPIO_DeInit+0x92>
 800589c:	2303      	movs	r3, #3
 800589e:	e004      	b.n	80058aa <HAL_GPIO_DeInit+0x92>
 80058a0:	2302      	movs	r3, #2
 80058a2:	e002      	b.n	80058aa <HAL_GPIO_DeInit+0x92>
 80058a4:	2301      	movs	r3, #1
 80058a6:	e000      	b.n	80058aa <HAL_GPIO_DeInit+0x92>
 80058a8:	2300      	movs	r3, #0
 80058aa:	697a      	ldr	r2, [r7, #20]
 80058ac:	f002 0203 	and.w	r2, r2, #3
 80058b0:	0092      	lsls	r2, r2, #2
 80058b2:	4093      	lsls	r3, r2
 80058b4:	68fa      	ldr	r2, [r7, #12]
 80058b6:	429a      	cmp	r2, r3
 80058b8:	d132      	bne.n	8005920 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80058ba:	4b47      	ldr	r3, [pc, #284]	@ (80059d8 <HAL_GPIO_DeInit+0x1c0>)
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	43db      	mvns	r3, r3
 80058c2:	4945      	ldr	r1, [pc, #276]	@ (80059d8 <HAL_GPIO_DeInit+0x1c0>)
 80058c4:	4013      	ands	r3, r2
 80058c6:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80058c8:	4b43      	ldr	r3, [pc, #268]	@ (80059d8 <HAL_GPIO_DeInit+0x1c0>)
 80058ca:	685a      	ldr	r2, [r3, #4]
 80058cc:	693b      	ldr	r3, [r7, #16]
 80058ce:	43db      	mvns	r3, r3
 80058d0:	4941      	ldr	r1, [pc, #260]	@ (80059d8 <HAL_GPIO_DeInit+0x1c0>)
 80058d2:	4013      	ands	r3, r2
 80058d4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80058d6:	4b40      	ldr	r3, [pc, #256]	@ (80059d8 <HAL_GPIO_DeInit+0x1c0>)
 80058d8:	68da      	ldr	r2, [r3, #12]
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	43db      	mvns	r3, r3
 80058de:	493e      	ldr	r1, [pc, #248]	@ (80059d8 <HAL_GPIO_DeInit+0x1c0>)
 80058e0:	4013      	ands	r3, r2
 80058e2:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80058e4:	4b3c      	ldr	r3, [pc, #240]	@ (80059d8 <HAL_GPIO_DeInit+0x1c0>)
 80058e6:	689a      	ldr	r2, [r3, #8]
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	43db      	mvns	r3, r3
 80058ec:	493a      	ldr	r1, [pc, #232]	@ (80059d8 <HAL_GPIO_DeInit+0x1c0>)
 80058ee:	4013      	ands	r3, r2
 80058f0:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	f003 0303 	and.w	r3, r3, #3
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	220f      	movs	r2, #15
 80058fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005900:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005902:	4a2f      	ldr	r2, [pc, #188]	@ (80059c0 <HAL_GPIO_DeInit+0x1a8>)
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	089b      	lsrs	r3, r3, #2
 8005908:	3302      	adds	r3, #2
 800590a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	43da      	mvns	r2, r3
 8005912:	482b      	ldr	r0, [pc, #172]	@ (80059c0 <HAL_GPIO_DeInit+0x1a8>)
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	089b      	lsrs	r3, r3, #2
 8005918:	400a      	ands	r2, r1
 800591a:	3302      	adds	r3, #2
 800591c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	005b      	lsls	r3, r3, #1
 8005928:	2103      	movs	r1, #3
 800592a:	fa01 f303 	lsl.w	r3, r1, r3
 800592e:	431a      	orrs	r2, r3
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	08da      	lsrs	r2, r3, #3
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	3208      	adds	r2, #8
 800593c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005940:	697b      	ldr	r3, [r7, #20]
 8005942:	f003 0307 	and.w	r3, r3, #7
 8005946:	009b      	lsls	r3, r3, #2
 8005948:	220f      	movs	r2, #15
 800594a:	fa02 f303 	lsl.w	r3, r2, r3
 800594e:	43db      	mvns	r3, r3
 8005950:	697a      	ldr	r2, [r7, #20]
 8005952:	08d2      	lsrs	r2, r2, #3
 8005954:	4019      	ands	r1, r3
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	3208      	adds	r2, #8
 800595a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	68da      	ldr	r2, [r3, #12]
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	005b      	lsls	r3, r3, #1
 8005966:	2103      	movs	r1, #3
 8005968:	fa01 f303 	lsl.w	r3, r1, r3
 800596c:	43db      	mvns	r3, r3
 800596e:	401a      	ands	r2, r3
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	685a      	ldr	r2, [r3, #4]
 8005978:	2101      	movs	r1, #1
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	fa01 f303 	lsl.w	r3, r1, r3
 8005980:	43db      	mvns	r3, r3
 8005982:	401a      	ands	r2, r3
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	689a      	ldr	r2, [r3, #8]
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	005b      	lsls	r3, r3, #1
 8005990:	2103      	movs	r1, #3
 8005992:	fa01 f303 	lsl.w	r3, r1, r3
 8005996:	43db      	mvns	r3, r3
 8005998:	401a      	ands	r2, r3
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	609a      	str	r2, [r3, #8]
    }

    position++;
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	3301      	adds	r3, #1
 80059a2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 80059a4:	683a      	ldr	r2, [r7, #0]
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	fa22 f303 	lsr.w	r3, r2, r3
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	f47f af3b 	bne.w	8005828 <HAL_GPIO_DeInit+0x10>
  }
}
 80059b2:	bf00      	nop
 80059b4:	bf00      	nop
 80059b6:	371c      	adds	r7, #28
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr
 80059c0:	40010000 	.word	0x40010000
 80059c4:	48000400 	.word	0x48000400
 80059c8:	48000800 	.word	0x48000800
 80059cc:	48000c00 	.word	0x48000c00
 80059d0:	48001000 	.word	0x48001000
 80059d4:	48001400 	.word	0x48001400
 80059d8:	40010400 	.word	0x40010400

080059dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80059dc:	b480      	push	{r7}
 80059de:	b085      	sub	sp, #20
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	460b      	mov	r3, r1
 80059e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	691a      	ldr	r2, [r3, #16]
 80059ec:	887b      	ldrh	r3, [r7, #2]
 80059ee:	4013      	ands	r3, r2
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d002      	beq.n	80059fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80059f4:	2301      	movs	r3, #1
 80059f6:	73fb      	strb	r3, [r7, #15]
 80059f8:	e001      	b.n	80059fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80059fa:	2300      	movs	r3, #0
 80059fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80059fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	3714      	adds	r7, #20
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr

08005a0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b083      	sub	sp, #12
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	460b      	mov	r3, r1
 8005a16:	807b      	strh	r3, [r7, #2]
 8005a18:	4613      	mov	r3, r2
 8005a1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005a1c:	787b      	ldrb	r3, [r7, #1]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d003      	beq.n	8005a2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005a22:	887a      	ldrh	r2, [r7, #2]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005a28:	e002      	b.n	8005a30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005a2a:	887a      	ldrh	r2, [r7, #2]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005a30:	bf00      	nop
 8005a32:	370c      	adds	r7, #12
 8005a34:	46bd      	mov	sp, r7
 8005a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3a:	4770      	bx	lr

08005a3c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b085      	sub	sp, #20
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
 8005a44:	460b      	mov	r3, r1
 8005a46:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	695b      	ldr	r3, [r3, #20]
 8005a4c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005a4e:	887a      	ldrh	r2, [r7, #2]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	4013      	ands	r3, r2
 8005a54:	041a      	lsls	r2, r3, #16
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	43d9      	mvns	r1, r3
 8005a5a:	887b      	ldrh	r3, [r7, #2]
 8005a5c:	400b      	ands	r3, r1
 8005a5e:	431a      	orrs	r2, r3
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	619a      	str	r2, [r3, #24]
}
 8005a64:	bf00      	nop
 8005a66:	3714      	adds	r7, #20
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr

08005a70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b082      	sub	sp, #8
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	4603      	mov	r3, r0
 8005a78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005a7a:	4b08      	ldr	r3, [pc, #32]	@ (8005a9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a7c:	695a      	ldr	r2, [r3, #20]
 8005a7e:	88fb      	ldrh	r3, [r7, #6]
 8005a80:	4013      	ands	r3, r2
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d006      	beq.n	8005a94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005a86:	4a05      	ldr	r2, [pc, #20]	@ (8005a9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a88:	88fb      	ldrh	r3, [r7, #6]
 8005a8a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005a8c:	88fb      	ldrh	r3, [r7, #6]
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f7fe f940 	bl	8003d14 <HAL_GPIO_EXTI_Callback>
  }
}
 8005a94:	bf00      	nop
 8005a96:	3708      	adds	r7, #8
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	40010400 	.word	0x40010400

08005aa0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b082      	sub	sp, #8
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d101      	bne.n	8005ab2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e08d      	b.n	8005bce <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ab8:	b2db      	uxtb	r3, r3
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d106      	bne.n	8005acc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f7fe fa8a 	bl	8003fe0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2224      	movs	r2, #36	@ 0x24
 8005ad0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f022 0201 	bic.w	r2, r2, #1
 8005ae2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	685a      	ldr	r2, [r3, #4]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005af0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	689a      	ldr	r2, [r3, #8]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005b00:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	68db      	ldr	r3, [r3, #12]
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d107      	bne.n	8005b1a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	689a      	ldr	r2, [r3, #8]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005b16:	609a      	str	r2, [r3, #8]
 8005b18:	e006      	b.n	8005b28 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	689a      	ldr	r2, [r3, #8]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005b26:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	68db      	ldr	r3, [r3, #12]
 8005b2c:	2b02      	cmp	r3, #2
 8005b2e:	d108      	bne.n	8005b42 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	685a      	ldr	r2, [r3, #4]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b3e:	605a      	str	r2, [r3, #4]
 8005b40:	e007      	b.n	8005b52 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	685a      	ldr	r2, [r3, #4]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b50:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	687a      	ldr	r2, [r7, #4]
 8005b5a:	6812      	ldr	r2, [r2, #0]
 8005b5c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005b60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b64:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	68da      	ldr	r2, [r3, #12]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005b74:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	691a      	ldr	r2, [r3, #16]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	695b      	ldr	r3, [r3, #20]
 8005b7e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	699b      	ldr	r3, [r3, #24]
 8005b86:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	430a      	orrs	r2, r1
 8005b8e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	69d9      	ldr	r1, [r3, #28]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6a1a      	ldr	r2, [r3, #32]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	430a      	orrs	r2, r1
 8005b9e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f042 0201 	orr.w	r2, r2, #1
 8005bae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2220      	movs	r2, #32
 8005bba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005bcc:	2300      	movs	r3, #0
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3708      	adds	r7, #8
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}

08005bd6 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005bd6:	b580      	push	{r7, lr}
 8005bd8:	b082      	sub	sp, #8
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d101      	bne.n	8005be8 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005be4:	2301      	movs	r3, #1
 8005be6:	e021      	b.n	8005c2c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2224      	movs	r2, #36	@ 0x24
 8005bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f022 0201 	bic.w	r2, r2, #1
 8005bfe:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f7fe fa47 	bl	8004094 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2200      	movs	r2, #0
 8005c18:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005c2a:	2300      	movs	r3, #0
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3708      	adds	r7, #8
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}

08005c34 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b088      	sub	sp, #32
 8005c38:	af02      	add	r7, sp, #8
 8005c3a:	60f8      	str	r0, [r7, #12]
 8005c3c:	4608      	mov	r0, r1
 8005c3e:	4611      	mov	r1, r2
 8005c40:	461a      	mov	r2, r3
 8005c42:	4603      	mov	r3, r0
 8005c44:	817b      	strh	r3, [r7, #10]
 8005c46:	460b      	mov	r3, r1
 8005c48:	813b      	strh	r3, [r7, #8]
 8005c4a:	4613      	mov	r3, r2
 8005c4c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c54:	b2db      	uxtb	r3, r3
 8005c56:	2b20      	cmp	r3, #32
 8005c58:	f040 80f9 	bne.w	8005e4e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c5c:	6a3b      	ldr	r3, [r7, #32]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d002      	beq.n	8005c68 <HAL_I2C_Mem_Write+0x34>
 8005c62:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d105      	bne.n	8005c74 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c6e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	e0ed      	b.n	8005e50 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d101      	bne.n	8005c82 <HAL_I2C_Mem_Write+0x4e>
 8005c7e:	2302      	movs	r3, #2
 8005c80:	e0e6      	b.n	8005e50 <HAL_I2C_Mem_Write+0x21c>
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2201      	movs	r2, #1
 8005c86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005c8a:	f7ff f8c3 	bl	8004e14 <HAL_GetTick>
 8005c8e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	9300      	str	r3, [sp, #0]
 8005c94:	2319      	movs	r3, #25
 8005c96:	2201      	movs	r2, #1
 8005c98:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005c9c:	68f8      	ldr	r0, [r7, #12]
 8005c9e:	f000 fac3 	bl	8006228 <I2C_WaitOnFlagUntilTimeout>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d001      	beq.n	8005cac <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e0d1      	b.n	8005e50 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2221      	movs	r2, #33	@ 0x21
 8005cb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2240      	movs	r2, #64	@ 0x40
 8005cb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	6a3a      	ldr	r2, [r7, #32]
 8005cc6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005ccc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005cd4:	88f8      	ldrh	r0, [r7, #6]
 8005cd6:	893a      	ldrh	r2, [r7, #8]
 8005cd8:	8979      	ldrh	r1, [r7, #10]
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	9301      	str	r3, [sp, #4]
 8005cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ce0:	9300      	str	r3, [sp, #0]
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	68f8      	ldr	r0, [r7, #12]
 8005ce6:	f000 f9d3 	bl	8006090 <I2C_RequestMemoryWrite>
 8005cea:	4603      	mov	r3, r0
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d005      	beq.n	8005cfc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e0a9      	b.n	8005e50 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	2bff      	cmp	r3, #255	@ 0xff
 8005d04:	d90e      	bls.n	8005d24 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	22ff      	movs	r2, #255	@ 0xff
 8005d0a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d10:	b2da      	uxtb	r2, r3
 8005d12:	8979      	ldrh	r1, [r7, #10]
 8005d14:	2300      	movs	r3, #0
 8005d16:	9300      	str	r3, [sp, #0]
 8005d18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005d1c:	68f8      	ldr	r0, [r7, #12]
 8005d1e:	f000 fc47 	bl	80065b0 <I2C_TransferConfig>
 8005d22:	e00f      	b.n	8005d44 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d28:	b29a      	uxth	r2, r3
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d32:	b2da      	uxtb	r2, r3
 8005d34:	8979      	ldrh	r1, [r7, #10]
 8005d36:	2300      	movs	r3, #0
 8005d38:	9300      	str	r3, [sp, #0]
 8005d3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005d3e:	68f8      	ldr	r0, [r7, #12]
 8005d40:	f000 fc36 	bl	80065b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d44:	697a      	ldr	r2, [r7, #20]
 8005d46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d48:	68f8      	ldr	r0, [r7, #12]
 8005d4a:	f000 fac6 	bl	80062da <I2C_WaitOnTXISFlagUntilTimeout>
 8005d4e:	4603      	mov	r3, r0
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d001      	beq.n	8005d58 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005d54:	2301      	movs	r3, #1
 8005d56:	e07b      	b.n	8005e50 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d5c:	781a      	ldrb	r2, [r3, #0]
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d68:	1c5a      	adds	r2, r3, #1
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	3b01      	subs	r3, #1
 8005d76:	b29a      	uxth	r2, r3
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d80:	3b01      	subs	r3, #1
 8005d82:	b29a      	uxth	r2, r3
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d8c:	b29b      	uxth	r3, r3
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d034      	beq.n	8005dfc <HAL_I2C_Mem_Write+0x1c8>
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d130      	bne.n	8005dfc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	9300      	str	r3, [sp, #0]
 8005d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005da0:	2200      	movs	r2, #0
 8005da2:	2180      	movs	r1, #128	@ 0x80
 8005da4:	68f8      	ldr	r0, [r7, #12]
 8005da6:	f000 fa3f 	bl	8006228 <I2C_WaitOnFlagUntilTimeout>
 8005daa:	4603      	mov	r3, r0
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d001      	beq.n	8005db4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	e04d      	b.n	8005e50 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	2bff      	cmp	r3, #255	@ 0xff
 8005dbc:	d90e      	bls.n	8005ddc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	22ff      	movs	r2, #255	@ 0xff
 8005dc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dc8:	b2da      	uxtb	r2, r3
 8005dca:	8979      	ldrh	r1, [r7, #10]
 8005dcc:	2300      	movs	r3, #0
 8005dce:	9300      	str	r3, [sp, #0]
 8005dd0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005dd4:	68f8      	ldr	r0, [r7, #12]
 8005dd6:	f000 fbeb 	bl	80065b0 <I2C_TransferConfig>
 8005dda:	e00f      	b.n	8005dfc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005de0:	b29a      	uxth	r2, r3
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dea:	b2da      	uxtb	r2, r3
 8005dec:	8979      	ldrh	r1, [r7, #10]
 8005dee:	2300      	movs	r3, #0
 8005df0:	9300      	str	r3, [sp, #0]
 8005df2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005df6:	68f8      	ldr	r0, [r7, #12]
 8005df8:	f000 fbda 	bl	80065b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e00:	b29b      	uxth	r3, r3
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d19e      	bne.n	8005d44 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e06:	697a      	ldr	r2, [r7, #20]
 8005e08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e0a:	68f8      	ldr	r0, [r7, #12]
 8005e0c:	f000 faac 	bl	8006368 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005e10:	4603      	mov	r3, r0
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d001      	beq.n	8005e1a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	e01a      	b.n	8005e50 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2220      	movs	r2, #32
 8005e20:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	6859      	ldr	r1, [r3, #4]
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8005e58 <HAL_I2C_Mem_Write+0x224>)
 8005e2e:	400b      	ands	r3, r1
 8005e30:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2220      	movs	r2, #32
 8005e36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2200      	movs	r2, #0
 8005e46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	e000      	b.n	8005e50 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005e4e:	2302      	movs	r3, #2
  }
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3718      	adds	r7, #24
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}
 8005e58:	fe00e800 	.word	0xfe00e800

08005e5c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b088      	sub	sp, #32
 8005e60:	af02      	add	r7, sp, #8
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	4608      	mov	r0, r1
 8005e66:	4611      	mov	r1, r2
 8005e68:	461a      	mov	r2, r3
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	817b      	strh	r3, [r7, #10]
 8005e6e:	460b      	mov	r3, r1
 8005e70:	813b      	strh	r3, [r7, #8]
 8005e72:	4613      	mov	r3, r2
 8005e74:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	2b20      	cmp	r3, #32
 8005e80:	f040 80fd 	bne.w	800607e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e84:	6a3b      	ldr	r3, [r7, #32]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d002      	beq.n	8005e90 <HAL_I2C_Mem_Read+0x34>
 8005e8a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d105      	bne.n	8005e9c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e96:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e0f1      	b.n	8006080 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ea2:	2b01      	cmp	r3, #1
 8005ea4:	d101      	bne.n	8005eaa <HAL_I2C_Mem_Read+0x4e>
 8005ea6:	2302      	movs	r3, #2
 8005ea8:	e0ea      	b.n	8006080 <HAL_I2C_Mem_Read+0x224>
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	2201      	movs	r2, #1
 8005eae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005eb2:	f7fe ffaf 	bl	8004e14 <HAL_GetTick>
 8005eb6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	9300      	str	r3, [sp, #0]
 8005ebc:	2319      	movs	r3, #25
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005ec4:	68f8      	ldr	r0, [r7, #12]
 8005ec6:	f000 f9af 	bl	8006228 <I2C_WaitOnFlagUntilTimeout>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d001      	beq.n	8005ed4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e0d5      	b.n	8006080 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2222      	movs	r2, #34	@ 0x22
 8005ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2240      	movs	r2, #64	@ 0x40
 8005ee0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	6a3a      	ldr	r2, [r7, #32]
 8005eee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005ef4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005efc:	88f8      	ldrh	r0, [r7, #6]
 8005efe:	893a      	ldrh	r2, [r7, #8]
 8005f00:	8979      	ldrh	r1, [r7, #10]
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	9301      	str	r3, [sp, #4]
 8005f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f08:	9300      	str	r3, [sp, #0]
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	68f8      	ldr	r0, [r7, #12]
 8005f0e:	f000 f913 	bl	8006138 <I2C_RequestMemoryRead>
 8005f12:	4603      	mov	r3, r0
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d005      	beq.n	8005f24 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	e0ad      	b.n	8006080 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f28:	b29b      	uxth	r3, r3
 8005f2a:	2bff      	cmp	r3, #255	@ 0xff
 8005f2c:	d90e      	bls.n	8005f4c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	22ff      	movs	r2, #255	@ 0xff
 8005f32:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f38:	b2da      	uxtb	r2, r3
 8005f3a:	8979      	ldrh	r1, [r7, #10]
 8005f3c:	4b52      	ldr	r3, [pc, #328]	@ (8006088 <HAL_I2C_Mem_Read+0x22c>)
 8005f3e:	9300      	str	r3, [sp, #0]
 8005f40:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005f44:	68f8      	ldr	r0, [r7, #12]
 8005f46:	f000 fb33 	bl	80065b0 <I2C_TransferConfig>
 8005f4a:	e00f      	b.n	8005f6c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f50:	b29a      	uxth	r2, r3
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f5a:	b2da      	uxtb	r2, r3
 8005f5c:	8979      	ldrh	r1, [r7, #10]
 8005f5e:	4b4a      	ldr	r3, [pc, #296]	@ (8006088 <HAL_I2C_Mem_Read+0x22c>)
 8005f60:	9300      	str	r3, [sp, #0]
 8005f62:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f66:	68f8      	ldr	r0, [r7, #12]
 8005f68:	f000 fb22 	bl	80065b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	9300      	str	r3, [sp, #0]
 8005f70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f72:	2200      	movs	r2, #0
 8005f74:	2104      	movs	r1, #4
 8005f76:	68f8      	ldr	r0, [r7, #12]
 8005f78:	f000 f956 	bl	8006228 <I2C_WaitOnFlagUntilTimeout>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d001      	beq.n	8005f86 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	e07c      	b.n	8006080 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f90:	b2d2      	uxtb	r2, r2
 8005f92:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f98:	1c5a      	adds	r2, r3, #1
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fa2:	3b01      	subs	r3, #1
 8005fa4:	b29a      	uxth	r2, r3
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fae:	b29b      	uxth	r3, r3
 8005fb0:	3b01      	subs	r3, #1
 8005fb2:	b29a      	uxth	r2, r3
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d034      	beq.n	800602c <HAL_I2C_Mem_Read+0x1d0>
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d130      	bne.n	800602c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	9300      	str	r3, [sp, #0]
 8005fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	2180      	movs	r1, #128	@ 0x80
 8005fd4:	68f8      	ldr	r0, [r7, #12]
 8005fd6:	f000 f927 	bl	8006228 <I2C_WaitOnFlagUntilTimeout>
 8005fda:	4603      	mov	r3, r0
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d001      	beq.n	8005fe4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e04d      	b.n	8006080 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fe8:	b29b      	uxth	r3, r3
 8005fea:	2bff      	cmp	r3, #255	@ 0xff
 8005fec:	d90e      	bls.n	800600c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	22ff      	movs	r2, #255	@ 0xff
 8005ff2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ff8:	b2da      	uxtb	r2, r3
 8005ffa:	8979      	ldrh	r1, [r7, #10]
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	9300      	str	r3, [sp, #0]
 8006000:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006004:	68f8      	ldr	r0, [r7, #12]
 8006006:	f000 fad3 	bl	80065b0 <I2C_TransferConfig>
 800600a:	e00f      	b.n	800602c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006010:	b29a      	uxth	r2, r3
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800601a:	b2da      	uxtb	r2, r3
 800601c:	8979      	ldrh	r1, [r7, #10]
 800601e:	2300      	movs	r3, #0
 8006020:	9300      	str	r3, [sp, #0]
 8006022:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	f000 fac2 	bl	80065b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006030:	b29b      	uxth	r3, r3
 8006032:	2b00      	cmp	r3, #0
 8006034:	d19a      	bne.n	8005f6c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006036:	697a      	ldr	r2, [r7, #20]
 8006038:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800603a:	68f8      	ldr	r0, [r7, #12]
 800603c:	f000 f994 	bl	8006368 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d001      	beq.n	800604a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	e01a      	b.n	8006080 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	2220      	movs	r2, #32
 8006050:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	6859      	ldr	r1, [r3, #4]
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	4b0b      	ldr	r3, [pc, #44]	@ (800608c <HAL_I2C_Mem_Read+0x230>)
 800605e:	400b      	ands	r3, r1
 8006060:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2220      	movs	r2, #32
 8006066:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2200      	movs	r2, #0
 800606e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2200      	movs	r2, #0
 8006076:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800607a:	2300      	movs	r3, #0
 800607c:	e000      	b.n	8006080 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800607e:	2302      	movs	r3, #2
  }
}
 8006080:	4618      	mov	r0, r3
 8006082:	3718      	adds	r7, #24
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}
 8006088:	80002400 	.word	0x80002400
 800608c:	fe00e800 	.word	0xfe00e800

08006090 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b086      	sub	sp, #24
 8006094:	af02      	add	r7, sp, #8
 8006096:	60f8      	str	r0, [r7, #12]
 8006098:	4608      	mov	r0, r1
 800609a:	4611      	mov	r1, r2
 800609c:	461a      	mov	r2, r3
 800609e:	4603      	mov	r3, r0
 80060a0:	817b      	strh	r3, [r7, #10]
 80060a2:	460b      	mov	r3, r1
 80060a4:	813b      	strh	r3, [r7, #8]
 80060a6:	4613      	mov	r3, r2
 80060a8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80060aa:	88fb      	ldrh	r3, [r7, #6]
 80060ac:	b2da      	uxtb	r2, r3
 80060ae:	8979      	ldrh	r1, [r7, #10]
 80060b0:	4b20      	ldr	r3, [pc, #128]	@ (8006134 <I2C_RequestMemoryWrite+0xa4>)
 80060b2:	9300      	str	r3, [sp, #0]
 80060b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80060b8:	68f8      	ldr	r0, [r7, #12]
 80060ba:	f000 fa79 	bl	80065b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80060be:	69fa      	ldr	r2, [r7, #28]
 80060c0:	69b9      	ldr	r1, [r7, #24]
 80060c2:	68f8      	ldr	r0, [r7, #12]
 80060c4:	f000 f909 	bl	80062da <I2C_WaitOnTXISFlagUntilTimeout>
 80060c8:	4603      	mov	r3, r0
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d001      	beq.n	80060d2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80060ce:	2301      	movs	r3, #1
 80060d0:	e02c      	b.n	800612c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80060d2:	88fb      	ldrh	r3, [r7, #6]
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d105      	bne.n	80060e4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80060d8:	893b      	ldrh	r3, [r7, #8]
 80060da:	b2da      	uxtb	r2, r3
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	629a      	str	r2, [r3, #40]	@ 0x28
 80060e2:	e015      	b.n	8006110 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80060e4:	893b      	ldrh	r3, [r7, #8]
 80060e6:	0a1b      	lsrs	r3, r3, #8
 80060e8:	b29b      	uxth	r3, r3
 80060ea:	b2da      	uxtb	r2, r3
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80060f2:	69fa      	ldr	r2, [r7, #28]
 80060f4:	69b9      	ldr	r1, [r7, #24]
 80060f6:	68f8      	ldr	r0, [r7, #12]
 80060f8:	f000 f8ef 	bl	80062da <I2C_WaitOnTXISFlagUntilTimeout>
 80060fc:	4603      	mov	r3, r0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d001      	beq.n	8006106 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006102:	2301      	movs	r3, #1
 8006104:	e012      	b.n	800612c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006106:	893b      	ldrh	r3, [r7, #8]
 8006108:	b2da      	uxtb	r2, r3
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006110:	69fb      	ldr	r3, [r7, #28]
 8006112:	9300      	str	r3, [sp, #0]
 8006114:	69bb      	ldr	r3, [r7, #24]
 8006116:	2200      	movs	r2, #0
 8006118:	2180      	movs	r1, #128	@ 0x80
 800611a:	68f8      	ldr	r0, [r7, #12]
 800611c:	f000 f884 	bl	8006228 <I2C_WaitOnFlagUntilTimeout>
 8006120:	4603      	mov	r3, r0
 8006122:	2b00      	cmp	r3, #0
 8006124:	d001      	beq.n	800612a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e000      	b.n	800612c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800612a:	2300      	movs	r3, #0
}
 800612c:	4618      	mov	r0, r3
 800612e:	3710      	adds	r7, #16
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}
 8006134:	80002000 	.word	0x80002000

08006138 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b086      	sub	sp, #24
 800613c:	af02      	add	r7, sp, #8
 800613e:	60f8      	str	r0, [r7, #12]
 8006140:	4608      	mov	r0, r1
 8006142:	4611      	mov	r1, r2
 8006144:	461a      	mov	r2, r3
 8006146:	4603      	mov	r3, r0
 8006148:	817b      	strh	r3, [r7, #10]
 800614a:	460b      	mov	r3, r1
 800614c:	813b      	strh	r3, [r7, #8]
 800614e:	4613      	mov	r3, r2
 8006150:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006152:	88fb      	ldrh	r3, [r7, #6]
 8006154:	b2da      	uxtb	r2, r3
 8006156:	8979      	ldrh	r1, [r7, #10]
 8006158:	4b20      	ldr	r3, [pc, #128]	@ (80061dc <I2C_RequestMemoryRead+0xa4>)
 800615a:	9300      	str	r3, [sp, #0]
 800615c:	2300      	movs	r3, #0
 800615e:	68f8      	ldr	r0, [r7, #12]
 8006160:	f000 fa26 	bl	80065b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006164:	69fa      	ldr	r2, [r7, #28]
 8006166:	69b9      	ldr	r1, [r7, #24]
 8006168:	68f8      	ldr	r0, [r7, #12]
 800616a:	f000 f8b6 	bl	80062da <I2C_WaitOnTXISFlagUntilTimeout>
 800616e:	4603      	mov	r3, r0
 8006170:	2b00      	cmp	r3, #0
 8006172:	d001      	beq.n	8006178 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	e02c      	b.n	80061d2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006178:	88fb      	ldrh	r3, [r7, #6]
 800617a:	2b01      	cmp	r3, #1
 800617c:	d105      	bne.n	800618a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800617e:	893b      	ldrh	r3, [r7, #8]
 8006180:	b2da      	uxtb	r2, r3
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	629a      	str	r2, [r3, #40]	@ 0x28
 8006188:	e015      	b.n	80061b6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800618a:	893b      	ldrh	r3, [r7, #8]
 800618c:	0a1b      	lsrs	r3, r3, #8
 800618e:	b29b      	uxth	r3, r3
 8006190:	b2da      	uxtb	r2, r3
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006198:	69fa      	ldr	r2, [r7, #28]
 800619a:	69b9      	ldr	r1, [r7, #24]
 800619c:	68f8      	ldr	r0, [r7, #12]
 800619e:	f000 f89c 	bl	80062da <I2C_WaitOnTXISFlagUntilTimeout>
 80061a2:	4603      	mov	r3, r0
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d001      	beq.n	80061ac <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e012      	b.n	80061d2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80061ac:	893b      	ldrh	r3, [r7, #8]
 80061ae:	b2da      	uxtb	r2, r3
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80061b6:	69fb      	ldr	r3, [r7, #28]
 80061b8:	9300      	str	r3, [sp, #0]
 80061ba:	69bb      	ldr	r3, [r7, #24]
 80061bc:	2200      	movs	r2, #0
 80061be:	2140      	movs	r1, #64	@ 0x40
 80061c0:	68f8      	ldr	r0, [r7, #12]
 80061c2:	f000 f831 	bl	8006228 <I2C_WaitOnFlagUntilTimeout>
 80061c6:	4603      	mov	r3, r0
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d001      	beq.n	80061d0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e000      	b.n	80061d2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80061d0:	2300      	movs	r3, #0
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	3710      	adds	r7, #16
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}
 80061da:	bf00      	nop
 80061dc:	80002000 	.word	0x80002000

080061e0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	699b      	ldr	r3, [r3, #24]
 80061ee:	f003 0302 	and.w	r3, r3, #2
 80061f2:	2b02      	cmp	r3, #2
 80061f4:	d103      	bne.n	80061fe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	2200      	movs	r2, #0
 80061fc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	699b      	ldr	r3, [r3, #24]
 8006204:	f003 0301 	and.w	r3, r3, #1
 8006208:	2b01      	cmp	r3, #1
 800620a:	d007      	beq.n	800621c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	699a      	ldr	r2, [r3, #24]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f042 0201 	orr.w	r2, r2, #1
 800621a:	619a      	str	r2, [r3, #24]
  }
}
 800621c:	bf00      	nop
 800621e:	370c      	adds	r7, #12
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr

08006228 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b084      	sub	sp, #16
 800622c:	af00      	add	r7, sp, #0
 800622e:	60f8      	str	r0, [r7, #12]
 8006230:	60b9      	str	r1, [r7, #8]
 8006232:	603b      	str	r3, [r7, #0]
 8006234:	4613      	mov	r3, r2
 8006236:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006238:	e03b      	b.n	80062b2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800623a:	69ba      	ldr	r2, [r7, #24]
 800623c:	6839      	ldr	r1, [r7, #0]
 800623e:	68f8      	ldr	r0, [r7, #12]
 8006240:	f000 f8d6 	bl	80063f0 <I2C_IsErrorOccurred>
 8006244:	4603      	mov	r3, r0
 8006246:	2b00      	cmp	r3, #0
 8006248:	d001      	beq.n	800624e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	e041      	b.n	80062d2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006254:	d02d      	beq.n	80062b2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006256:	f7fe fddd 	bl	8004e14 <HAL_GetTick>
 800625a:	4602      	mov	r2, r0
 800625c:	69bb      	ldr	r3, [r7, #24]
 800625e:	1ad3      	subs	r3, r2, r3
 8006260:	683a      	ldr	r2, [r7, #0]
 8006262:	429a      	cmp	r2, r3
 8006264:	d302      	bcc.n	800626c <I2C_WaitOnFlagUntilTimeout+0x44>
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d122      	bne.n	80062b2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	699a      	ldr	r2, [r3, #24]
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	4013      	ands	r3, r2
 8006276:	68ba      	ldr	r2, [r7, #8]
 8006278:	429a      	cmp	r2, r3
 800627a:	bf0c      	ite	eq
 800627c:	2301      	moveq	r3, #1
 800627e:	2300      	movne	r3, #0
 8006280:	b2db      	uxtb	r3, r3
 8006282:	461a      	mov	r2, r3
 8006284:	79fb      	ldrb	r3, [r7, #7]
 8006286:	429a      	cmp	r2, r3
 8006288:	d113      	bne.n	80062b2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800628e:	f043 0220 	orr.w	r2, r3, #32
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2220      	movs	r2, #32
 800629a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2200      	movs	r2, #0
 80062a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2200      	movs	r2, #0
 80062aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80062ae:	2301      	movs	r3, #1
 80062b0:	e00f      	b.n	80062d2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	699a      	ldr	r2, [r3, #24]
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	4013      	ands	r3, r2
 80062bc:	68ba      	ldr	r2, [r7, #8]
 80062be:	429a      	cmp	r2, r3
 80062c0:	bf0c      	ite	eq
 80062c2:	2301      	moveq	r3, #1
 80062c4:	2300      	movne	r3, #0
 80062c6:	b2db      	uxtb	r3, r3
 80062c8:	461a      	mov	r2, r3
 80062ca:	79fb      	ldrb	r3, [r7, #7]
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d0b4      	beq.n	800623a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062d0:	2300      	movs	r3, #0
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3710      	adds	r7, #16
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}

080062da <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80062da:	b580      	push	{r7, lr}
 80062dc:	b084      	sub	sp, #16
 80062de:	af00      	add	r7, sp, #0
 80062e0:	60f8      	str	r0, [r7, #12]
 80062e2:	60b9      	str	r1, [r7, #8]
 80062e4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80062e6:	e033      	b.n	8006350 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80062e8:	687a      	ldr	r2, [r7, #4]
 80062ea:	68b9      	ldr	r1, [r7, #8]
 80062ec:	68f8      	ldr	r0, [r7, #12]
 80062ee:	f000 f87f 	bl	80063f0 <I2C_IsErrorOccurred>
 80062f2:	4603      	mov	r3, r0
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d001      	beq.n	80062fc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	e031      	b.n	8006360 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006302:	d025      	beq.n	8006350 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006304:	f7fe fd86 	bl	8004e14 <HAL_GetTick>
 8006308:	4602      	mov	r2, r0
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	1ad3      	subs	r3, r2, r3
 800630e:	68ba      	ldr	r2, [r7, #8]
 8006310:	429a      	cmp	r2, r3
 8006312:	d302      	bcc.n	800631a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d11a      	bne.n	8006350 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	699b      	ldr	r3, [r3, #24]
 8006320:	f003 0302 	and.w	r3, r3, #2
 8006324:	2b02      	cmp	r3, #2
 8006326:	d013      	beq.n	8006350 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800632c:	f043 0220 	orr.w	r2, r3, #32
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2220      	movs	r2, #32
 8006338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2200      	movs	r2, #0
 8006340:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2200      	movs	r2, #0
 8006348:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800634c:	2301      	movs	r3, #1
 800634e:	e007      	b.n	8006360 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	699b      	ldr	r3, [r3, #24]
 8006356:	f003 0302 	and.w	r3, r3, #2
 800635a:	2b02      	cmp	r3, #2
 800635c:	d1c4      	bne.n	80062e8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800635e:	2300      	movs	r3, #0
}
 8006360:	4618      	mov	r0, r3
 8006362:	3710      	adds	r7, #16
 8006364:	46bd      	mov	sp, r7
 8006366:	bd80      	pop	{r7, pc}

08006368 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
 800636e:	60f8      	str	r0, [r7, #12]
 8006370:	60b9      	str	r1, [r7, #8]
 8006372:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006374:	e02f      	b.n	80063d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006376:	687a      	ldr	r2, [r7, #4]
 8006378:	68b9      	ldr	r1, [r7, #8]
 800637a:	68f8      	ldr	r0, [r7, #12]
 800637c:	f000 f838 	bl	80063f0 <I2C_IsErrorOccurred>
 8006380:	4603      	mov	r3, r0
 8006382:	2b00      	cmp	r3, #0
 8006384:	d001      	beq.n	800638a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006386:	2301      	movs	r3, #1
 8006388:	e02d      	b.n	80063e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800638a:	f7fe fd43 	bl	8004e14 <HAL_GetTick>
 800638e:	4602      	mov	r2, r0
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	1ad3      	subs	r3, r2, r3
 8006394:	68ba      	ldr	r2, [r7, #8]
 8006396:	429a      	cmp	r2, r3
 8006398:	d302      	bcc.n	80063a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d11a      	bne.n	80063d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	699b      	ldr	r3, [r3, #24]
 80063a6:	f003 0320 	and.w	r3, r3, #32
 80063aa:	2b20      	cmp	r3, #32
 80063ac:	d013      	beq.n	80063d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063b2:	f043 0220 	orr.w	r2, r3, #32
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2220      	movs	r2, #32
 80063be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2200      	movs	r2, #0
 80063c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2200      	movs	r2, #0
 80063ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e007      	b.n	80063e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	699b      	ldr	r3, [r3, #24]
 80063dc:	f003 0320 	and.w	r3, r3, #32
 80063e0:	2b20      	cmp	r3, #32
 80063e2:	d1c8      	bne.n	8006376 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80063e4:	2300      	movs	r3, #0
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3710      	adds	r7, #16
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
	...

080063f0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b08a      	sub	sp, #40	@ 0x28
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	60f8      	str	r0, [r7, #12]
 80063f8:	60b9      	str	r1, [r7, #8]
 80063fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063fc:	2300      	movs	r3, #0
 80063fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	699b      	ldr	r3, [r3, #24]
 8006408:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800640a:	2300      	movs	r3, #0
 800640c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006412:	69bb      	ldr	r3, [r7, #24]
 8006414:	f003 0310 	and.w	r3, r3, #16
 8006418:	2b00      	cmp	r3, #0
 800641a:	d068      	beq.n	80064ee <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	2210      	movs	r2, #16
 8006422:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006424:	e049      	b.n	80064ba <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800642c:	d045      	beq.n	80064ba <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800642e:	f7fe fcf1 	bl	8004e14 <HAL_GetTick>
 8006432:	4602      	mov	r2, r0
 8006434:	69fb      	ldr	r3, [r7, #28]
 8006436:	1ad3      	subs	r3, r2, r3
 8006438:	68ba      	ldr	r2, [r7, #8]
 800643a:	429a      	cmp	r2, r3
 800643c:	d302      	bcc.n	8006444 <I2C_IsErrorOccurred+0x54>
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d13a      	bne.n	80064ba <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800644e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006456:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	699b      	ldr	r3, [r3, #24]
 800645e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006462:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006466:	d121      	bne.n	80064ac <I2C_IsErrorOccurred+0xbc>
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800646e:	d01d      	beq.n	80064ac <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006470:	7cfb      	ldrb	r3, [r7, #19]
 8006472:	2b20      	cmp	r3, #32
 8006474:	d01a      	beq.n	80064ac <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	685a      	ldr	r2, [r3, #4]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006484:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006486:	f7fe fcc5 	bl	8004e14 <HAL_GetTick>
 800648a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800648c:	e00e      	b.n	80064ac <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800648e:	f7fe fcc1 	bl	8004e14 <HAL_GetTick>
 8006492:	4602      	mov	r2, r0
 8006494:	69fb      	ldr	r3, [r7, #28]
 8006496:	1ad3      	subs	r3, r2, r3
 8006498:	2b19      	cmp	r3, #25
 800649a:	d907      	bls.n	80064ac <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800649c:	6a3b      	ldr	r3, [r7, #32]
 800649e:	f043 0320 	orr.w	r3, r3, #32
 80064a2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80064aa:	e006      	b.n	80064ba <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	699b      	ldr	r3, [r3, #24]
 80064b2:	f003 0320 	and.w	r3, r3, #32
 80064b6:	2b20      	cmp	r3, #32
 80064b8:	d1e9      	bne.n	800648e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	699b      	ldr	r3, [r3, #24]
 80064c0:	f003 0320 	and.w	r3, r3, #32
 80064c4:	2b20      	cmp	r3, #32
 80064c6:	d003      	beq.n	80064d0 <I2C_IsErrorOccurred+0xe0>
 80064c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d0aa      	beq.n	8006426 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80064d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d103      	bne.n	80064e0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	2220      	movs	r2, #32
 80064de:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80064e0:	6a3b      	ldr	r3, [r7, #32]
 80064e2:	f043 0304 	orr.w	r3, r3, #4
 80064e6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80064e8:	2301      	movs	r3, #1
 80064ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	699b      	ldr	r3, [r3, #24]
 80064f4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80064f6:	69bb      	ldr	r3, [r7, #24]
 80064f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d00b      	beq.n	8006518 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006500:	6a3b      	ldr	r3, [r7, #32]
 8006502:	f043 0301 	orr.w	r3, r3, #1
 8006506:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006510:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006518:	69bb      	ldr	r3, [r7, #24]
 800651a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800651e:	2b00      	cmp	r3, #0
 8006520:	d00b      	beq.n	800653a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006522:	6a3b      	ldr	r3, [r7, #32]
 8006524:	f043 0308 	orr.w	r3, r3, #8
 8006528:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006532:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800653a:	69bb      	ldr	r3, [r7, #24]
 800653c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006540:	2b00      	cmp	r3, #0
 8006542:	d00b      	beq.n	800655c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006544:	6a3b      	ldr	r3, [r7, #32]
 8006546:	f043 0302 	orr.w	r3, r3, #2
 800654a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006554:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800655c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006560:	2b00      	cmp	r3, #0
 8006562:	d01c      	beq.n	800659e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006564:	68f8      	ldr	r0, [r7, #12]
 8006566:	f7ff fe3b 	bl	80061e0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	6859      	ldr	r1, [r3, #4]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	4b0d      	ldr	r3, [pc, #52]	@ (80065ac <I2C_IsErrorOccurred+0x1bc>)
 8006576:	400b      	ands	r3, r1
 8006578:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800657e:	6a3b      	ldr	r3, [r7, #32]
 8006580:	431a      	orrs	r2, r3
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	2220      	movs	r2, #32
 800658a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2200      	movs	r2, #0
 8006592:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2200      	movs	r2, #0
 800659a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800659e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3728      	adds	r7, #40	@ 0x28
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}
 80065aa:	bf00      	nop
 80065ac:	fe00e800 	.word	0xfe00e800

080065b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b087      	sub	sp, #28
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	60f8      	str	r0, [r7, #12]
 80065b8:	607b      	str	r3, [r7, #4]
 80065ba:	460b      	mov	r3, r1
 80065bc:	817b      	strh	r3, [r7, #10]
 80065be:	4613      	mov	r3, r2
 80065c0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80065c2:	897b      	ldrh	r3, [r7, #10]
 80065c4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80065c8:	7a7b      	ldrb	r3, [r7, #9]
 80065ca:	041b      	lsls	r3, r3, #16
 80065cc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80065d0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80065d6:	6a3b      	ldr	r3, [r7, #32]
 80065d8:	4313      	orrs	r3, r2
 80065da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065de:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	685a      	ldr	r2, [r3, #4]
 80065e6:	6a3b      	ldr	r3, [r7, #32]
 80065e8:	0d5b      	lsrs	r3, r3, #21
 80065ea:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80065ee:	4b08      	ldr	r3, [pc, #32]	@ (8006610 <I2C_TransferConfig+0x60>)
 80065f0:	430b      	orrs	r3, r1
 80065f2:	43db      	mvns	r3, r3
 80065f4:	ea02 0103 	and.w	r1, r2, r3
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	697a      	ldr	r2, [r7, #20]
 80065fe:	430a      	orrs	r2, r1
 8006600:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006602:	bf00      	nop
 8006604:	371c      	adds	r7, #28
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr
 800660e:	bf00      	nop
 8006610:	03ff63ff 	.word	0x03ff63ff

08006614 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006614:	b480      	push	{r7}
 8006616:	b083      	sub	sp, #12
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
 800661c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006624:	b2db      	uxtb	r3, r3
 8006626:	2b20      	cmp	r3, #32
 8006628:	d138      	bne.n	800669c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006630:	2b01      	cmp	r3, #1
 8006632:	d101      	bne.n	8006638 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006634:	2302      	movs	r3, #2
 8006636:	e032      	b.n	800669e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2201      	movs	r2, #1
 800663c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2224      	movs	r2, #36	@ 0x24
 8006644:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f022 0201 	bic.w	r2, r2, #1
 8006656:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006666:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6819      	ldr	r1, [r3, #0]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	683a      	ldr	r2, [r7, #0]
 8006674:	430a      	orrs	r2, r1
 8006676:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	681a      	ldr	r2, [r3, #0]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f042 0201 	orr.w	r2, r2, #1
 8006686:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2220      	movs	r2, #32
 800668c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2200      	movs	r2, #0
 8006694:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006698:	2300      	movs	r3, #0
 800669a:	e000      	b.n	800669e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800669c:	2302      	movs	r3, #2
  }
}
 800669e:	4618      	mov	r0, r3
 80066a0:	370c      	adds	r7, #12
 80066a2:	46bd      	mov	sp, r7
 80066a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a8:	4770      	bx	lr

080066aa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80066aa:	b480      	push	{r7}
 80066ac:	b085      	sub	sp, #20
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	6078      	str	r0, [r7, #4]
 80066b2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066ba:	b2db      	uxtb	r3, r3
 80066bc:	2b20      	cmp	r3, #32
 80066be:	d139      	bne.n	8006734 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80066c6:	2b01      	cmp	r3, #1
 80066c8:	d101      	bne.n	80066ce <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80066ca:	2302      	movs	r3, #2
 80066cc:	e033      	b.n	8006736 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2201      	movs	r2, #1
 80066d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2224      	movs	r2, #36	@ 0x24
 80066da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	681a      	ldr	r2, [r3, #0]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f022 0201 	bic.w	r2, r2, #1
 80066ec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80066fc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	021b      	lsls	r3, r3, #8
 8006702:	68fa      	ldr	r2, [r7, #12]
 8006704:	4313      	orrs	r3, r2
 8006706:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	68fa      	ldr	r2, [r7, #12]
 800670e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f042 0201 	orr.w	r2, r2, #1
 800671e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2220      	movs	r2, #32
 8006724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006730:	2300      	movs	r3, #0
 8006732:	e000      	b.n	8006736 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006734:	2302      	movs	r3, #2
  }
}
 8006736:	4618      	mov	r0, r3
 8006738:	3714      	adds	r7, #20
 800673a:	46bd      	mov	sp, r7
 800673c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006740:	4770      	bx	lr
	...

08006744 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006744:	b480      	push	{r7}
 8006746:	b085      	sub	sp, #20
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d141      	bne.n	80067d6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006752:	4b4b      	ldr	r3, [pc, #300]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800675a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800675e:	d131      	bne.n	80067c4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006760:	4b47      	ldr	r3, [pc, #284]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006762:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006766:	4a46      	ldr	r2, [pc, #280]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006768:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800676c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006770:	4b43      	ldr	r3, [pc, #268]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006778:	4a41      	ldr	r2, [pc, #260]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800677a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800677e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006780:	4b40      	ldr	r3, [pc, #256]	@ (8006884 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	2232      	movs	r2, #50	@ 0x32
 8006786:	fb02 f303 	mul.w	r3, r2, r3
 800678a:	4a3f      	ldr	r2, [pc, #252]	@ (8006888 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800678c:	fba2 2303 	umull	r2, r3, r2, r3
 8006790:	0c9b      	lsrs	r3, r3, #18
 8006792:	3301      	adds	r3, #1
 8006794:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006796:	e002      	b.n	800679e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	3b01      	subs	r3, #1
 800679c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800679e:	4b38      	ldr	r3, [pc, #224]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067a0:	695b      	ldr	r3, [r3, #20]
 80067a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067aa:	d102      	bne.n	80067b2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d1f2      	bne.n	8006798 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80067b2:	4b33      	ldr	r3, [pc, #204]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067b4:	695b      	ldr	r3, [r3, #20]
 80067b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067be:	d158      	bne.n	8006872 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80067c0:	2303      	movs	r3, #3
 80067c2:	e057      	b.n	8006874 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80067c4:	4b2e      	ldr	r3, [pc, #184]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067ca:	4a2d      	ldr	r2, [pc, #180]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80067d4:	e04d      	b.n	8006872 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067dc:	d141      	bne.n	8006862 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80067de:	4b28      	ldr	r3, [pc, #160]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80067e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067ea:	d131      	bne.n	8006850 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80067ec:	4b24      	ldr	r3, [pc, #144]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067f2:	4a23      	ldr	r2, [pc, #140]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80067fc:	4b20      	ldr	r3, [pc, #128]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006804:	4a1e      	ldr	r2, [pc, #120]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006806:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800680a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800680c:	4b1d      	ldr	r3, [pc, #116]	@ (8006884 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	2232      	movs	r2, #50	@ 0x32
 8006812:	fb02 f303 	mul.w	r3, r2, r3
 8006816:	4a1c      	ldr	r2, [pc, #112]	@ (8006888 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006818:	fba2 2303 	umull	r2, r3, r2, r3
 800681c:	0c9b      	lsrs	r3, r3, #18
 800681e:	3301      	adds	r3, #1
 8006820:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006822:	e002      	b.n	800682a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	3b01      	subs	r3, #1
 8006828:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800682a:	4b15      	ldr	r3, [pc, #84]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800682c:	695b      	ldr	r3, [r3, #20]
 800682e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006832:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006836:	d102      	bne.n	800683e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d1f2      	bne.n	8006824 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800683e:	4b10      	ldr	r3, [pc, #64]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006840:	695b      	ldr	r3, [r3, #20]
 8006842:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006846:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800684a:	d112      	bne.n	8006872 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800684c:	2303      	movs	r3, #3
 800684e:	e011      	b.n	8006874 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006850:	4b0b      	ldr	r3, [pc, #44]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006852:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006856:	4a0a      	ldr	r2, [pc, #40]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006858:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800685c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006860:	e007      	b.n	8006872 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006862:	4b07      	ldr	r3, [pc, #28]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800686a:	4a05      	ldr	r2, [pc, #20]	@ (8006880 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800686c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006870:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006872:	2300      	movs	r3, #0
}
 8006874:	4618      	mov	r0, r3
 8006876:	3714      	adds	r7, #20
 8006878:	46bd      	mov	sp, r7
 800687a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687e:	4770      	bx	lr
 8006880:	40007000 	.word	0x40007000
 8006884:	20000000 	.word	0x20000000
 8006888:	431bde83 	.word	0x431bde83

0800688c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800688c:	b480      	push	{r7}
 800688e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006890:	4b05      	ldr	r3, [pc, #20]	@ (80068a8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	4a04      	ldr	r2, [pc, #16]	@ (80068a8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006896:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800689a:	6093      	str	r3, [r2, #8]
}
 800689c:	bf00      	nop
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr
 80068a6:	bf00      	nop
 80068a8:	40007000 	.word	0x40007000

080068ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b088      	sub	sp, #32
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d101      	bne.n	80068be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80068ba:	2301      	movs	r3, #1
 80068bc:	e2fe      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f003 0301 	and.w	r3, r3, #1
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d075      	beq.n	80069b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068ca:	4b97      	ldr	r3, [pc, #604]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 80068cc:	689b      	ldr	r3, [r3, #8]
 80068ce:	f003 030c 	and.w	r3, r3, #12
 80068d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80068d4:	4b94      	ldr	r3, [pc, #592]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 80068d6:	68db      	ldr	r3, [r3, #12]
 80068d8:	f003 0303 	and.w	r3, r3, #3
 80068dc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80068de:	69bb      	ldr	r3, [r7, #24]
 80068e0:	2b0c      	cmp	r3, #12
 80068e2:	d102      	bne.n	80068ea <HAL_RCC_OscConfig+0x3e>
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	2b03      	cmp	r3, #3
 80068e8:	d002      	beq.n	80068f0 <HAL_RCC_OscConfig+0x44>
 80068ea:	69bb      	ldr	r3, [r7, #24]
 80068ec:	2b08      	cmp	r3, #8
 80068ee:	d10b      	bne.n	8006908 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068f0:	4b8d      	ldr	r3, [pc, #564]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d05b      	beq.n	80069b4 <HAL_RCC_OscConfig+0x108>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d157      	bne.n	80069b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006904:	2301      	movs	r3, #1
 8006906:	e2d9      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006910:	d106      	bne.n	8006920 <HAL_RCC_OscConfig+0x74>
 8006912:	4b85      	ldr	r3, [pc, #532]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a84      	ldr	r2, [pc, #528]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006918:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800691c:	6013      	str	r3, [r2, #0]
 800691e:	e01d      	b.n	800695c <HAL_RCC_OscConfig+0xb0>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006928:	d10c      	bne.n	8006944 <HAL_RCC_OscConfig+0x98>
 800692a:	4b7f      	ldr	r3, [pc, #508]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a7e      	ldr	r2, [pc, #504]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006930:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006934:	6013      	str	r3, [r2, #0]
 8006936:	4b7c      	ldr	r3, [pc, #496]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4a7b      	ldr	r2, [pc, #492]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 800693c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006940:	6013      	str	r3, [r2, #0]
 8006942:	e00b      	b.n	800695c <HAL_RCC_OscConfig+0xb0>
 8006944:	4b78      	ldr	r3, [pc, #480]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a77      	ldr	r2, [pc, #476]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 800694a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800694e:	6013      	str	r3, [r2, #0]
 8006950:	4b75      	ldr	r3, [pc, #468]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a74      	ldr	r2, [pc, #464]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006956:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800695a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d013      	beq.n	800698c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006964:	f7fe fa56 	bl	8004e14 <HAL_GetTick>
 8006968:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800696a:	e008      	b.n	800697e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800696c:	f7fe fa52 	bl	8004e14 <HAL_GetTick>
 8006970:	4602      	mov	r2, r0
 8006972:	693b      	ldr	r3, [r7, #16]
 8006974:	1ad3      	subs	r3, r2, r3
 8006976:	2b64      	cmp	r3, #100	@ 0x64
 8006978:	d901      	bls.n	800697e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800697a:	2303      	movs	r3, #3
 800697c:	e29e      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800697e:	4b6a      	ldr	r3, [pc, #424]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006986:	2b00      	cmp	r3, #0
 8006988:	d0f0      	beq.n	800696c <HAL_RCC_OscConfig+0xc0>
 800698a:	e014      	b.n	80069b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800698c:	f7fe fa42 	bl	8004e14 <HAL_GetTick>
 8006990:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006992:	e008      	b.n	80069a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006994:	f7fe fa3e 	bl	8004e14 <HAL_GetTick>
 8006998:	4602      	mov	r2, r0
 800699a:	693b      	ldr	r3, [r7, #16]
 800699c:	1ad3      	subs	r3, r2, r3
 800699e:	2b64      	cmp	r3, #100	@ 0x64
 80069a0:	d901      	bls.n	80069a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80069a2:	2303      	movs	r3, #3
 80069a4:	e28a      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80069a6:	4b60      	ldr	r3, [pc, #384]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d1f0      	bne.n	8006994 <HAL_RCC_OscConfig+0xe8>
 80069b2:	e000      	b.n	80069b6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f003 0302 	and.w	r3, r3, #2
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d075      	beq.n	8006aae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80069c2:	4b59      	ldr	r3, [pc, #356]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	f003 030c 	and.w	r3, r3, #12
 80069ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80069cc:	4b56      	ldr	r3, [pc, #344]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 80069ce:	68db      	ldr	r3, [r3, #12]
 80069d0:	f003 0303 	and.w	r3, r3, #3
 80069d4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80069d6:	69bb      	ldr	r3, [r7, #24]
 80069d8:	2b0c      	cmp	r3, #12
 80069da:	d102      	bne.n	80069e2 <HAL_RCC_OscConfig+0x136>
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	2b02      	cmp	r3, #2
 80069e0:	d002      	beq.n	80069e8 <HAL_RCC_OscConfig+0x13c>
 80069e2:	69bb      	ldr	r3, [r7, #24]
 80069e4:	2b04      	cmp	r3, #4
 80069e6:	d11f      	bne.n	8006a28 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80069e8:	4b4f      	ldr	r3, [pc, #316]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d005      	beq.n	8006a00 <HAL_RCC_OscConfig+0x154>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	68db      	ldr	r3, [r3, #12]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d101      	bne.n	8006a00 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80069fc:	2301      	movs	r3, #1
 80069fe:	e25d      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a00:	4b49      	ldr	r3, [pc, #292]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	691b      	ldr	r3, [r3, #16]
 8006a0c:	061b      	lsls	r3, r3, #24
 8006a0e:	4946      	ldr	r1, [pc, #280]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006a10:	4313      	orrs	r3, r2
 8006a12:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006a14:	4b45      	ldr	r3, [pc, #276]	@ (8006b2c <HAL_RCC_OscConfig+0x280>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f7fd fc29 	bl	8004270 <HAL_InitTick>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d043      	beq.n	8006aac <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	e249      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d023      	beq.n	8006a78 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006a30:	4b3d      	ldr	r3, [pc, #244]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a3c      	ldr	r2, [pc, #240]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006a36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a3c:	f7fe f9ea 	bl	8004e14 <HAL_GetTick>
 8006a40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006a42:	e008      	b.n	8006a56 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a44:	f7fe f9e6 	bl	8004e14 <HAL_GetTick>
 8006a48:	4602      	mov	r2, r0
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	1ad3      	subs	r3, r2, r3
 8006a4e:	2b02      	cmp	r3, #2
 8006a50:	d901      	bls.n	8006a56 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006a52:	2303      	movs	r3, #3
 8006a54:	e232      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006a56:	4b34      	ldr	r3, [pc, #208]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d0f0      	beq.n	8006a44 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a62:	4b31      	ldr	r3, [pc, #196]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	691b      	ldr	r3, [r3, #16]
 8006a6e:	061b      	lsls	r3, r3, #24
 8006a70:	492d      	ldr	r1, [pc, #180]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006a72:	4313      	orrs	r3, r2
 8006a74:	604b      	str	r3, [r1, #4]
 8006a76:	e01a      	b.n	8006aae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006a78:	4b2b      	ldr	r3, [pc, #172]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a2a      	ldr	r2, [pc, #168]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006a7e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a84:	f7fe f9c6 	bl	8004e14 <HAL_GetTick>
 8006a88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006a8a:	e008      	b.n	8006a9e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a8c:	f7fe f9c2 	bl	8004e14 <HAL_GetTick>
 8006a90:	4602      	mov	r2, r0
 8006a92:	693b      	ldr	r3, [r7, #16]
 8006a94:	1ad3      	subs	r3, r2, r3
 8006a96:	2b02      	cmp	r3, #2
 8006a98:	d901      	bls.n	8006a9e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006a9a:	2303      	movs	r3, #3
 8006a9c:	e20e      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006a9e:	4b22      	ldr	r3, [pc, #136]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d1f0      	bne.n	8006a8c <HAL_RCC_OscConfig+0x1e0>
 8006aaa:	e000      	b.n	8006aae <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006aac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f003 0308 	and.w	r3, r3, #8
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d041      	beq.n	8006b3e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	695b      	ldr	r3, [r3, #20]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d01c      	beq.n	8006afc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006ac2:	4b19      	ldr	r3, [pc, #100]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006ac4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ac8:	4a17      	ldr	r2, [pc, #92]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006aca:	f043 0301 	orr.w	r3, r3, #1
 8006ace:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ad2:	f7fe f99f 	bl	8004e14 <HAL_GetTick>
 8006ad6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006ad8:	e008      	b.n	8006aec <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ada:	f7fe f99b 	bl	8004e14 <HAL_GetTick>
 8006ade:	4602      	mov	r2, r0
 8006ae0:	693b      	ldr	r3, [r7, #16]
 8006ae2:	1ad3      	subs	r3, r2, r3
 8006ae4:	2b02      	cmp	r3, #2
 8006ae6:	d901      	bls.n	8006aec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006ae8:	2303      	movs	r3, #3
 8006aea:	e1e7      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006aec:	4b0e      	ldr	r3, [pc, #56]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006aee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006af2:	f003 0302 	and.w	r3, r3, #2
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d0ef      	beq.n	8006ada <HAL_RCC_OscConfig+0x22e>
 8006afa:	e020      	b.n	8006b3e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006afc:	4b0a      	ldr	r3, [pc, #40]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006afe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b02:	4a09      	ldr	r2, [pc, #36]	@ (8006b28 <HAL_RCC_OscConfig+0x27c>)
 8006b04:	f023 0301 	bic.w	r3, r3, #1
 8006b08:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b0c:	f7fe f982 	bl	8004e14 <HAL_GetTick>
 8006b10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006b12:	e00d      	b.n	8006b30 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b14:	f7fe f97e 	bl	8004e14 <HAL_GetTick>
 8006b18:	4602      	mov	r2, r0
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	1ad3      	subs	r3, r2, r3
 8006b1e:	2b02      	cmp	r3, #2
 8006b20:	d906      	bls.n	8006b30 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006b22:	2303      	movs	r3, #3
 8006b24:	e1ca      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>
 8006b26:	bf00      	nop
 8006b28:	40021000 	.word	0x40021000
 8006b2c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006b30:	4b8c      	ldr	r3, [pc, #560]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006b32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b36:	f003 0302 	and.w	r3, r3, #2
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d1ea      	bne.n	8006b14 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f003 0304 	and.w	r3, r3, #4
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	f000 80a6 	beq.w	8006c98 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006b50:	4b84      	ldr	r3, [pc, #528]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006b52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d101      	bne.n	8006b60 <HAL_RCC_OscConfig+0x2b4>
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	e000      	b.n	8006b62 <HAL_RCC_OscConfig+0x2b6>
 8006b60:	2300      	movs	r3, #0
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d00d      	beq.n	8006b82 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b66:	4b7f      	ldr	r3, [pc, #508]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b6a:	4a7e      	ldr	r2, [pc, #504]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006b6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b70:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b72:	4b7c      	ldr	r3, [pc, #496]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b7a:	60fb      	str	r3, [r7, #12]
 8006b7c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006b7e:	2301      	movs	r3, #1
 8006b80:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b82:	4b79      	ldr	r3, [pc, #484]	@ (8006d68 <HAL_RCC_OscConfig+0x4bc>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d118      	bne.n	8006bc0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006b8e:	4b76      	ldr	r3, [pc, #472]	@ (8006d68 <HAL_RCC_OscConfig+0x4bc>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a75      	ldr	r2, [pc, #468]	@ (8006d68 <HAL_RCC_OscConfig+0x4bc>)
 8006b94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b9a:	f7fe f93b 	bl	8004e14 <HAL_GetTick>
 8006b9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ba0:	e008      	b.n	8006bb4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ba2:	f7fe f937 	bl	8004e14 <HAL_GetTick>
 8006ba6:	4602      	mov	r2, r0
 8006ba8:	693b      	ldr	r3, [r7, #16]
 8006baa:	1ad3      	subs	r3, r2, r3
 8006bac:	2b02      	cmp	r3, #2
 8006bae:	d901      	bls.n	8006bb4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006bb0:	2303      	movs	r3, #3
 8006bb2:	e183      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006bb4:	4b6c      	ldr	r3, [pc, #432]	@ (8006d68 <HAL_RCC_OscConfig+0x4bc>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d0f0      	beq.n	8006ba2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d108      	bne.n	8006bda <HAL_RCC_OscConfig+0x32e>
 8006bc8:	4b66      	ldr	r3, [pc, #408]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bce:	4a65      	ldr	r2, [pc, #404]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006bd0:	f043 0301 	orr.w	r3, r3, #1
 8006bd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006bd8:	e024      	b.n	8006c24 <HAL_RCC_OscConfig+0x378>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	2b05      	cmp	r3, #5
 8006be0:	d110      	bne.n	8006c04 <HAL_RCC_OscConfig+0x358>
 8006be2:	4b60      	ldr	r3, [pc, #384]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006be4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006be8:	4a5e      	ldr	r2, [pc, #376]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006bea:	f043 0304 	orr.w	r3, r3, #4
 8006bee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006bf2:	4b5c      	ldr	r3, [pc, #368]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bf8:	4a5a      	ldr	r2, [pc, #360]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006bfa:	f043 0301 	orr.w	r3, r3, #1
 8006bfe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006c02:	e00f      	b.n	8006c24 <HAL_RCC_OscConfig+0x378>
 8006c04:	4b57      	ldr	r3, [pc, #348]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c0a:	4a56      	ldr	r2, [pc, #344]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006c0c:	f023 0301 	bic.w	r3, r3, #1
 8006c10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006c14:	4b53      	ldr	r3, [pc, #332]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c1a:	4a52      	ldr	r2, [pc, #328]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006c1c:	f023 0304 	bic.w	r3, r3, #4
 8006c20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d016      	beq.n	8006c5a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c2c:	f7fe f8f2 	bl	8004e14 <HAL_GetTick>
 8006c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c32:	e00a      	b.n	8006c4a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c34:	f7fe f8ee 	bl	8004e14 <HAL_GetTick>
 8006c38:	4602      	mov	r2, r0
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	1ad3      	subs	r3, r2, r3
 8006c3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d901      	bls.n	8006c4a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006c46:	2303      	movs	r3, #3
 8006c48:	e138      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c4a:	4b46      	ldr	r3, [pc, #280]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c50:	f003 0302 	and.w	r3, r3, #2
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d0ed      	beq.n	8006c34 <HAL_RCC_OscConfig+0x388>
 8006c58:	e015      	b.n	8006c86 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c5a:	f7fe f8db 	bl	8004e14 <HAL_GetTick>
 8006c5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006c60:	e00a      	b.n	8006c78 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c62:	f7fe f8d7 	bl	8004e14 <HAL_GetTick>
 8006c66:	4602      	mov	r2, r0
 8006c68:	693b      	ldr	r3, [r7, #16]
 8006c6a:	1ad3      	subs	r3, r2, r3
 8006c6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d901      	bls.n	8006c78 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006c74:	2303      	movs	r3, #3
 8006c76:	e121      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006c78:	4b3a      	ldr	r3, [pc, #232]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c7e:	f003 0302 	and.w	r3, r3, #2
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d1ed      	bne.n	8006c62 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006c86:	7ffb      	ldrb	r3, [r7, #31]
 8006c88:	2b01      	cmp	r3, #1
 8006c8a:	d105      	bne.n	8006c98 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c8c:	4b35      	ldr	r3, [pc, #212]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006c8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c90:	4a34      	ldr	r2, [pc, #208]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006c92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c96:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f003 0320 	and.w	r3, r3, #32
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d03c      	beq.n	8006d1e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	699b      	ldr	r3, [r3, #24]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d01c      	beq.n	8006ce6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006cac:	4b2d      	ldr	r3, [pc, #180]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006cae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006cb2:	4a2c      	ldr	r2, [pc, #176]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006cb4:	f043 0301 	orr.w	r3, r3, #1
 8006cb8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cbc:	f7fe f8aa 	bl	8004e14 <HAL_GetTick>
 8006cc0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006cc2:	e008      	b.n	8006cd6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006cc4:	f7fe f8a6 	bl	8004e14 <HAL_GetTick>
 8006cc8:	4602      	mov	r2, r0
 8006cca:	693b      	ldr	r3, [r7, #16]
 8006ccc:	1ad3      	subs	r3, r2, r3
 8006cce:	2b02      	cmp	r3, #2
 8006cd0:	d901      	bls.n	8006cd6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006cd2:	2303      	movs	r3, #3
 8006cd4:	e0f2      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006cd6:	4b23      	ldr	r3, [pc, #140]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006cd8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006cdc:	f003 0302 	and.w	r3, r3, #2
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d0ef      	beq.n	8006cc4 <HAL_RCC_OscConfig+0x418>
 8006ce4:	e01b      	b.n	8006d1e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006ce6:	4b1f      	ldr	r3, [pc, #124]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006ce8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006cec:	4a1d      	ldr	r2, [pc, #116]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006cee:	f023 0301 	bic.w	r3, r3, #1
 8006cf2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cf6:	f7fe f88d 	bl	8004e14 <HAL_GetTick>
 8006cfa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006cfc:	e008      	b.n	8006d10 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006cfe:	f7fe f889 	bl	8004e14 <HAL_GetTick>
 8006d02:	4602      	mov	r2, r0
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	1ad3      	subs	r3, r2, r3
 8006d08:	2b02      	cmp	r3, #2
 8006d0a:	d901      	bls.n	8006d10 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006d0c:	2303      	movs	r3, #3
 8006d0e:	e0d5      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006d10:	4b14      	ldr	r3, [pc, #80]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006d12:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d16:	f003 0302 	and.w	r3, r3, #2
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d1ef      	bne.n	8006cfe <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	69db      	ldr	r3, [r3, #28]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	f000 80c9 	beq.w	8006eba <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006d28:	4b0e      	ldr	r3, [pc, #56]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	f003 030c 	and.w	r3, r3, #12
 8006d30:	2b0c      	cmp	r3, #12
 8006d32:	f000 8083 	beq.w	8006e3c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	69db      	ldr	r3, [r3, #28]
 8006d3a:	2b02      	cmp	r3, #2
 8006d3c:	d15e      	bne.n	8006dfc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d3e:	4b09      	ldr	r3, [pc, #36]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a08      	ldr	r2, [pc, #32]	@ (8006d64 <HAL_RCC_OscConfig+0x4b8>)
 8006d44:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006d48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d4a:	f7fe f863 	bl	8004e14 <HAL_GetTick>
 8006d4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d50:	e00c      	b.n	8006d6c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d52:	f7fe f85f 	bl	8004e14 <HAL_GetTick>
 8006d56:	4602      	mov	r2, r0
 8006d58:	693b      	ldr	r3, [r7, #16]
 8006d5a:	1ad3      	subs	r3, r2, r3
 8006d5c:	2b02      	cmp	r3, #2
 8006d5e:	d905      	bls.n	8006d6c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006d60:	2303      	movs	r3, #3
 8006d62:	e0ab      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>
 8006d64:	40021000 	.word	0x40021000
 8006d68:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d6c:	4b55      	ldr	r3, [pc, #340]	@ (8006ec4 <HAL_RCC_OscConfig+0x618>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d1ec      	bne.n	8006d52 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006d78:	4b52      	ldr	r3, [pc, #328]	@ (8006ec4 <HAL_RCC_OscConfig+0x618>)
 8006d7a:	68da      	ldr	r2, [r3, #12]
 8006d7c:	4b52      	ldr	r3, [pc, #328]	@ (8006ec8 <HAL_RCC_OscConfig+0x61c>)
 8006d7e:	4013      	ands	r3, r2
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	6a11      	ldr	r1, [r2, #32]
 8006d84:	687a      	ldr	r2, [r7, #4]
 8006d86:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006d88:	3a01      	subs	r2, #1
 8006d8a:	0112      	lsls	r2, r2, #4
 8006d8c:	4311      	orrs	r1, r2
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006d92:	0212      	lsls	r2, r2, #8
 8006d94:	4311      	orrs	r1, r2
 8006d96:	687a      	ldr	r2, [r7, #4]
 8006d98:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006d9a:	0852      	lsrs	r2, r2, #1
 8006d9c:	3a01      	subs	r2, #1
 8006d9e:	0552      	lsls	r2, r2, #21
 8006da0:	4311      	orrs	r1, r2
 8006da2:	687a      	ldr	r2, [r7, #4]
 8006da4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006da6:	0852      	lsrs	r2, r2, #1
 8006da8:	3a01      	subs	r2, #1
 8006daa:	0652      	lsls	r2, r2, #25
 8006dac:	4311      	orrs	r1, r2
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006db2:	06d2      	lsls	r2, r2, #27
 8006db4:	430a      	orrs	r2, r1
 8006db6:	4943      	ldr	r1, [pc, #268]	@ (8006ec4 <HAL_RCC_OscConfig+0x618>)
 8006db8:	4313      	orrs	r3, r2
 8006dba:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006dbc:	4b41      	ldr	r3, [pc, #260]	@ (8006ec4 <HAL_RCC_OscConfig+0x618>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a40      	ldr	r2, [pc, #256]	@ (8006ec4 <HAL_RCC_OscConfig+0x618>)
 8006dc2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006dc6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006dc8:	4b3e      	ldr	r3, [pc, #248]	@ (8006ec4 <HAL_RCC_OscConfig+0x618>)
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	4a3d      	ldr	r2, [pc, #244]	@ (8006ec4 <HAL_RCC_OscConfig+0x618>)
 8006dce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006dd2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dd4:	f7fe f81e 	bl	8004e14 <HAL_GetTick>
 8006dd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006dda:	e008      	b.n	8006dee <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ddc:	f7fe f81a 	bl	8004e14 <HAL_GetTick>
 8006de0:	4602      	mov	r2, r0
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	1ad3      	subs	r3, r2, r3
 8006de6:	2b02      	cmp	r3, #2
 8006de8:	d901      	bls.n	8006dee <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006dea:	2303      	movs	r3, #3
 8006dec:	e066      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006dee:	4b35      	ldr	r3, [pc, #212]	@ (8006ec4 <HAL_RCC_OscConfig+0x618>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d0f0      	beq.n	8006ddc <HAL_RCC_OscConfig+0x530>
 8006dfa:	e05e      	b.n	8006eba <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006dfc:	4b31      	ldr	r3, [pc, #196]	@ (8006ec4 <HAL_RCC_OscConfig+0x618>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4a30      	ldr	r2, [pc, #192]	@ (8006ec4 <HAL_RCC_OscConfig+0x618>)
 8006e02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e08:	f7fe f804 	bl	8004e14 <HAL_GetTick>
 8006e0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e0e:	e008      	b.n	8006e22 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e10:	f7fe f800 	bl	8004e14 <HAL_GetTick>
 8006e14:	4602      	mov	r2, r0
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	1ad3      	subs	r3, r2, r3
 8006e1a:	2b02      	cmp	r3, #2
 8006e1c:	d901      	bls.n	8006e22 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006e1e:	2303      	movs	r3, #3
 8006e20:	e04c      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e22:	4b28      	ldr	r3, [pc, #160]	@ (8006ec4 <HAL_RCC_OscConfig+0x618>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d1f0      	bne.n	8006e10 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006e2e:	4b25      	ldr	r3, [pc, #148]	@ (8006ec4 <HAL_RCC_OscConfig+0x618>)
 8006e30:	68da      	ldr	r2, [r3, #12]
 8006e32:	4924      	ldr	r1, [pc, #144]	@ (8006ec4 <HAL_RCC_OscConfig+0x618>)
 8006e34:	4b25      	ldr	r3, [pc, #148]	@ (8006ecc <HAL_RCC_OscConfig+0x620>)
 8006e36:	4013      	ands	r3, r2
 8006e38:	60cb      	str	r3, [r1, #12]
 8006e3a:	e03e      	b.n	8006eba <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	69db      	ldr	r3, [r3, #28]
 8006e40:	2b01      	cmp	r3, #1
 8006e42:	d101      	bne.n	8006e48 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	e039      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006e48:	4b1e      	ldr	r3, [pc, #120]	@ (8006ec4 <HAL_RCC_OscConfig+0x618>)
 8006e4a:	68db      	ldr	r3, [r3, #12]
 8006e4c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	f003 0203 	and.w	r2, r3, #3
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6a1b      	ldr	r3, [r3, #32]
 8006e58:	429a      	cmp	r2, r3
 8006e5a:	d12c      	bne.n	8006eb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e66:	3b01      	subs	r3, #1
 8006e68:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d123      	bne.n	8006eb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e78:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e7a:	429a      	cmp	r2, r3
 8006e7c:	d11b      	bne.n	8006eb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e88:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e8a:	429a      	cmp	r2, r3
 8006e8c:	d113      	bne.n	8006eb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e98:	085b      	lsrs	r3, r3, #1
 8006e9a:	3b01      	subs	r3, #1
 8006e9c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006e9e:	429a      	cmp	r2, r3
 8006ea0:	d109      	bne.n	8006eb6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006eac:	085b      	lsrs	r3, r3, #1
 8006eae:	3b01      	subs	r3, #1
 8006eb0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006eb2:	429a      	cmp	r2, r3
 8006eb4:	d001      	beq.n	8006eba <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	e000      	b.n	8006ebc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006eba:	2300      	movs	r3, #0
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3720      	adds	r7, #32
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}
 8006ec4:	40021000 	.word	0x40021000
 8006ec8:	019f800c 	.word	0x019f800c
 8006ecc:	feeefffc 	.word	0xfeeefffc

08006ed0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b086      	sub	sp, #24
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
 8006ed8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006eda:	2300      	movs	r3, #0
 8006edc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d101      	bne.n	8006ee8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	e11e      	b.n	8007126 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006ee8:	4b91      	ldr	r3, [pc, #580]	@ (8007130 <HAL_RCC_ClockConfig+0x260>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f003 030f 	and.w	r3, r3, #15
 8006ef0:	683a      	ldr	r2, [r7, #0]
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	d910      	bls.n	8006f18 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ef6:	4b8e      	ldr	r3, [pc, #568]	@ (8007130 <HAL_RCC_ClockConfig+0x260>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f023 020f 	bic.w	r2, r3, #15
 8006efe:	498c      	ldr	r1, [pc, #560]	@ (8007130 <HAL_RCC_ClockConfig+0x260>)
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	4313      	orrs	r3, r2
 8006f04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f06:	4b8a      	ldr	r3, [pc, #552]	@ (8007130 <HAL_RCC_ClockConfig+0x260>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f003 030f 	and.w	r3, r3, #15
 8006f0e:	683a      	ldr	r2, [r7, #0]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d001      	beq.n	8006f18 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006f14:	2301      	movs	r3, #1
 8006f16:	e106      	b.n	8007126 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f003 0301 	and.w	r3, r3, #1
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d073      	beq.n	800700c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	685b      	ldr	r3, [r3, #4]
 8006f28:	2b03      	cmp	r3, #3
 8006f2a:	d129      	bne.n	8006f80 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f2c:	4b81      	ldr	r3, [pc, #516]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d101      	bne.n	8006f3c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	e0f4      	b.n	8007126 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006f3c:	f000 f9ce 	bl	80072dc <RCC_GetSysClockFreqFromPLLSource>
 8006f40:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	4a7c      	ldr	r2, [pc, #496]	@ (8007138 <HAL_RCC_ClockConfig+0x268>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d93f      	bls.n	8006fca <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006f4a:	4b7a      	ldr	r3, [pc, #488]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d009      	beq.n	8006f6a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d033      	beq.n	8006fca <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d12f      	bne.n	8006fca <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006f6a:	4b72      	ldr	r3, [pc, #456]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 8006f6c:	689b      	ldr	r3, [r3, #8]
 8006f6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006f72:	4a70      	ldr	r2, [pc, #448]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 8006f74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f78:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006f7a:	2380      	movs	r3, #128	@ 0x80
 8006f7c:	617b      	str	r3, [r7, #20]
 8006f7e:	e024      	b.n	8006fca <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	685b      	ldr	r3, [r3, #4]
 8006f84:	2b02      	cmp	r3, #2
 8006f86:	d107      	bne.n	8006f98 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006f88:	4b6a      	ldr	r3, [pc, #424]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d109      	bne.n	8006fa8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006f94:	2301      	movs	r3, #1
 8006f96:	e0c6      	b.n	8007126 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f98:	4b66      	ldr	r3, [pc, #408]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d101      	bne.n	8006fa8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e0be      	b.n	8007126 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006fa8:	f000 f8ce 	bl	8007148 <HAL_RCC_GetSysClockFreq>
 8006fac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	4a61      	ldr	r2, [pc, #388]	@ (8007138 <HAL_RCC_ClockConfig+0x268>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d909      	bls.n	8006fca <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006fb6:	4b5f      	ldr	r3, [pc, #380]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006fbe:	4a5d      	ldr	r2, [pc, #372]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 8006fc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fc4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006fc6:	2380      	movs	r3, #128	@ 0x80
 8006fc8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006fca:	4b5a      	ldr	r3, [pc, #360]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	f023 0203 	bic.w	r2, r3, #3
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	4957      	ldr	r1, [pc, #348]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006fdc:	f7fd ff1a 	bl	8004e14 <HAL_GetTick>
 8006fe0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fe2:	e00a      	b.n	8006ffa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006fe4:	f7fd ff16 	bl	8004e14 <HAL_GetTick>
 8006fe8:	4602      	mov	r2, r0
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	1ad3      	subs	r3, r2, r3
 8006fee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d901      	bls.n	8006ffa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006ff6:	2303      	movs	r3, #3
 8006ff8:	e095      	b.n	8007126 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ffa:	4b4e      	ldr	r3, [pc, #312]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 8006ffc:	689b      	ldr	r3, [r3, #8]
 8006ffe:	f003 020c 	and.w	r2, r3, #12
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	009b      	lsls	r3, r3, #2
 8007008:	429a      	cmp	r2, r3
 800700a:	d1eb      	bne.n	8006fe4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f003 0302 	and.w	r3, r3, #2
 8007014:	2b00      	cmp	r3, #0
 8007016:	d023      	beq.n	8007060 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f003 0304 	and.w	r3, r3, #4
 8007020:	2b00      	cmp	r3, #0
 8007022:	d005      	beq.n	8007030 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007024:	4b43      	ldr	r3, [pc, #268]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 8007026:	689b      	ldr	r3, [r3, #8]
 8007028:	4a42      	ldr	r2, [pc, #264]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 800702a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800702e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f003 0308 	and.w	r3, r3, #8
 8007038:	2b00      	cmp	r3, #0
 800703a:	d007      	beq.n	800704c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800703c:	4b3d      	ldr	r3, [pc, #244]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007044:	4a3b      	ldr	r2, [pc, #236]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 8007046:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800704a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800704c:	4b39      	ldr	r3, [pc, #228]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	689b      	ldr	r3, [r3, #8]
 8007058:	4936      	ldr	r1, [pc, #216]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 800705a:	4313      	orrs	r3, r2
 800705c:	608b      	str	r3, [r1, #8]
 800705e:	e008      	b.n	8007072 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	2b80      	cmp	r3, #128	@ 0x80
 8007064:	d105      	bne.n	8007072 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007066:	4b33      	ldr	r3, [pc, #204]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 8007068:	689b      	ldr	r3, [r3, #8]
 800706a:	4a32      	ldr	r2, [pc, #200]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 800706c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007070:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007072:	4b2f      	ldr	r3, [pc, #188]	@ (8007130 <HAL_RCC_ClockConfig+0x260>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f003 030f 	and.w	r3, r3, #15
 800707a:	683a      	ldr	r2, [r7, #0]
 800707c:	429a      	cmp	r2, r3
 800707e:	d21d      	bcs.n	80070bc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007080:	4b2b      	ldr	r3, [pc, #172]	@ (8007130 <HAL_RCC_ClockConfig+0x260>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f023 020f 	bic.w	r2, r3, #15
 8007088:	4929      	ldr	r1, [pc, #164]	@ (8007130 <HAL_RCC_ClockConfig+0x260>)
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	4313      	orrs	r3, r2
 800708e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007090:	f7fd fec0 	bl	8004e14 <HAL_GetTick>
 8007094:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007096:	e00a      	b.n	80070ae <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007098:	f7fd febc 	bl	8004e14 <HAL_GetTick>
 800709c:	4602      	mov	r2, r0
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	1ad3      	subs	r3, r2, r3
 80070a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d901      	bls.n	80070ae <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80070aa:	2303      	movs	r3, #3
 80070ac:	e03b      	b.n	8007126 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80070ae:	4b20      	ldr	r3, [pc, #128]	@ (8007130 <HAL_RCC_ClockConfig+0x260>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f003 030f 	and.w	r3, r3, #15
 80070b6:	683a      	ldr	r2, [r7, #0]
 80070b8:	429a      	cmp	r2, r3
 80070ba:	d1ed      	bne.n	8007098 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f003 0304 	and.w	r3, r3, #4
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d008      	beq.n	80070da <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80070c8:	4b1a      	ldr	r3, [pc, #104]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 80070ca:	689b      	ldr	r3, [r3, #8]
 80070cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	68db      	ldr	r3, [r3, #12]
 80070d4:	4917      	ldr	r1, [pc, #92]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 80070d6:	4313      	orrs	r3, r2
 80070d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f003 0308 	and.w	r3, r3, #8
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d009      	beq.n	80070fa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80070e6:	4b13      	ldr	r3, [pc, #76]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 80070e8:	689b      	ldr	r3, [r3, #8]
 80070ea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	691b      	ldr	r3, [r3, #16]
 80070f2:	00db      	lsls	r3, r3, #3
 80070f4:	490f      	ldr	r1, [pc, #60]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 80070f6:	4313      	orrs	r3, r2
 80070f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80070fa:	f000 f825 	bl	8007148 <HAL_RCC_GetSysClockFreq>
 80070fe:	4602      	mov	r2, r0
 8007100:	4b0c      	ldr	r3, [pc, #48]	@ (8007134 <HAL_RCC_ClockConfig+0x264>)
 8007102:	689b      	ldr	r3, [r3, #8]
 8007104:	091b      	lsrs	r3, r3, #4
 8007106:	f003 030f 	and.w	r3, r3, #15
 800710a:	490c      	ldr	r1, [pc, #48]	@ (800713c <HAL_RCC_ClockConfig+0x26c>)
 800710c:	5ccb      	ldrb	r3, [r1, r3]
 800710e:	f003 031f 	and.w	r3, r3, #31
 8007112:	fa22 f303 	lsr.w	r3, r2, r3
 8007116:	4a0a      	ldr	r2, [pc, #40]	@ (8007140 <HAL_RCC_ClockConfig+0x270>)
 8007118:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800711a:	4b0a      	ldr	r3, [pc, #40]	@ (8007144 <HAL_RCC_ClockConfig+0x274>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4618      	mov	r0, r3
 8007120:	f7fd f8a6 	bl	8004270 <HAL_InitTick>
 8007124:	4603      	mov	r3, r0
}
 8007126:	4618      	mov	r0, r3
 8007128:	3718      	adds	r7, #24
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}
 800712e:	bf00      	nop
 8007130:	40022000 	.word	0x40022000
 8007134:	40021000 	.word	0x40021000
 8007138:	04c4b400 	.word	0x04c4b400
 800713c:	08011c44 	.word	0x08011c44
 8007140:	20000000 	.word	0x20000000
 8007144:	20000004 	.word	0x20000004

08007148 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007148:	b480      	push	{r7}
 800714a:	b087      	sub	sp, #28
 800714c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800714e:	4b2c      	ldr	r3, [pc, #176]	@ (8007200 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007150:	689b      	ldr	r3, [r3, #8]
 8007152:	f003 030c 	and.w	r3, r3, #12
 8007156:	2b04      	cmp	r3, #4
 8007158:	d102      	bne.n	8007160 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800715a:	4b2a      	ldr	r3, [pc, #168]	@ (8007204 <HAL_RCC_GetSysClockFreq+0xbc>)
 800715c:	613b      	str	r3, [r7, #16]
 800715e:	e047      	b.n	80071f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007160:	4b27      	ldr	r3, [pc, #156]	@ (8007200 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	f003 030c 	and.w	r3, r3, #12
 8007168:	2b08      	cmp	r3, #8
 800716a:	d102      	bne.n	8007172 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800716c:	4b25      	ldr	r3, [pc, #148]	@ (8007204 <HAL_RCC_GetSysClockFreq+0xbc>)
 800716e:	613b      	str	r3, [r7, #16]
 8007170:	e03e      	b.n	80071f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007172:	4b23      	ldr	r3, [pc, #140]	@ (8007200 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	f003 030c 	and.w	r3, r3, #12
 800717a:	2b0c      	cmp	r3, #12
 800717c:	d136      	bne.n	80071ec <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800717e:	4b20      	ldr	r3, [pc, #128]	@ (8007200 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007180:	68db      	ldr	r3, [r3, #12]
 8007182:	f003 0303 	and.w	r3, r3, #3
 8007186:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007188:	4b1d      	ldr	r3, [pc, #116]	@ (8007200 <HAL_RCC_GetSysClockFreq+0xb8>)
 800718a:	68db      	ldr	r3, [r3, #12]
 800718c:	091b      	lsrs	r3, r3, #4
 800718e:	f003 030f 	and.w	r3, r3, #15
 8007192:	3301      	adds	r3, #1
 8007194:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2b03      	cmp	r3, #3
 800719a:	d10c      	bne.n	80071b6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800719c:	4a19      	ldr	r2, [pc, #100]	@ (8007204 <HAL_RCC_GetSysClockFreq+0xbc>)
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80071a4:	4a16      	ldr	r2, [pc, #88]	@ (8007200 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071a6:	68d2      	ldr	r2, [r2, #12]
 80071a8:	0a12      	lsrs	r2, r2, #8
 80071aa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80071ae:	fb02 f303 	mul.w	r3, r2, r3
 80071b2:	617b      	str	r3, [r7, #20]
      break;
 80071b4:	e00c      	b.n	80071d0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80071b6:	4a13      	ldr	r2, [pc, #76]	@ (8007204 <HAL_RCC_GetSysClockFreq+0xbc>)
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80071be:	4a10      	ldr	r2, [pc, #64]	@ (8007200 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071c0:	68d2      	ldr	r2, [r2, #12]
 80071c2:	0a12      	lsrs	r2, r2, #8
 80071c4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80071c8:	fb02 f303 	mul.w	r3, r2, r3
 80071cc:	617b      	str	r3, [r7, #20]
      break;
 80071ce:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80071d0:	4b0b      	ldr	r3, [pc, #44]	@ (8007200 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071d2:	68db      	ldr	r3, [r3, #12]
 80071d4:	0e5b      	lsrs	r3, r3, #25
 80071d6:	f003 0303 	and.w	r3, r3, #3
 80071da:	3301      	adds	r3, #1
 80071dc:	005b      	lsls	r3, r3, #1
 80071de:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80071e0:	697a      	ldr	r2, [r7, #20]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80071e8:	613b      	str	r3, [r7, #16]
 80071ea:	e001      	b.n	80071f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80071ec:	2300      	movs	r3, #0
 80071ee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80071f0:	693b      	ldr	r3, [r7, #16]
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	371c      	adds	r7, #28
 80071f6:	46bd      	mov	sp, r7
 80071f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fc:	4770      	bx	lr
 80071fe:	bf00      	nop
 8007200:	40021000 	.word	0x40021000
 8007204:	00f42400 	.word	0x00f42400

08007208 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007208:	b480      	push	{r7}
 800720a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800720c:	4b03      	ldr	r3, [pc, #12]	@ (800721c <HAL_RCC_GetHCLKFreq+0x14>)
 800720e:	681b      	ldr	r3, [r3, #0]
}
 8007210:	4618      	mov	r0, r3
 8007212:	46bd      	mov	sp, r7
 8007214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007218:	4770      	bx	lr
 800721a:	bf00      	nop
 800721c:	20000000 	.word	0x20000000

08007220 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007224:	f7ff fff0 	bl	8007208 <HAL_RCC_GetHCLKFreq>
 8007228:	4602      	mov	r2, r0
 800722a:	4b06      	ldr	r3, [pc, #24]	@ (8007244 <HAL_RCC_GetPCLK1Freq+0x24>)
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	0a1b      	lsrs	r3, r3, #8
 8007230:	f003 0307 	and.w	r3, r3, #7
 8007234:	4904      	ldr	r1, [pc, #16]	@ (8007248 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007236:	5ccb      	ldrb	r3, [r1, r3]
 8007238:	f003 031f 	and.w	r3, r3, #31
 800723c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007240:	4618      	mov	r0, r3
 8007242:	bd80      	pop	{r7, pc}
 8007244:	40021000 	.word	0x40021000
 8007248:	08011c54 	.word	0x08011c54

0800724c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007250:	f7ff ffda 	bl	8007208 <HAL_RCC_GetHCLKFreq>
 8007254:	4602      	mov	r2, r0
 8007256:	4b06      	ldr	r3, [pc, #24]	@ (8007270 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007258:	689b      	ldr	r3, [r3, #8]
 800725a:	0adb      	lsrs	r3, r3, #11
 800725c:	f003 0307 	and.w	r3, r3, #7
 8007260:	4904      	ldr	r1, [pc, #16]	@ (8007274 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007262:	5ccb      	ldrb	r3, [r1, r3]
 8007264:	f003 031f 	and.w	r3, r3, #31
 8007268:	fa22 f303 	lsr.w	r3, r2, r3
}
 800726c:	4618      	mov	r0, r3
 800726e:	bd80      	pop	{r7, pc}
 8007270:	40021000 	.word	0x40021000
 8007274:	08011c54 	.word	0x08011c54

08007278 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007278:	b480      	push	{r7}
 800727a:	b083      	sub	sp, #12
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	220f      	movs	r2, #15
 8007286:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8007288:	4b12      	ldr	r3, [pc, #72]	@ (80072d4 <HAL_RCC_GetClockConfig+0x5c>)
 800728a:	689b      	ldr	r3, [r3, #8]
 800728c:	f003 0203 	and.w	r2, r3, #3
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8007294:	4b0f      	ldr	r3, [pc, #60]	@ (80072d4 <HAL_RCC_GetClockConfig+0x5c>)
 8007296:	689b      	ldr	r3, [r3, #8]
 8007298:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80072a0:	4b0c      	ldr	r3, [pc, #48]	@ (80072d4 <HAL_RCC_GetClockConfig+0x5c>)
 80072a2:	689b      	ldr	r3, [r3, #8]
 80072a4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80072ac:	4b09      	ldr	r3, [pc, #36]	@ (80072d4 <HAL_RCC_GetClockConfig+0x5c>)
 80072ae:	689b      	ldr	r3, [r3, #8]
 80072b0:	08db      	lsrs	r3, r3, #3
 80072b2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80072ba:	4b07      	ldr	r3, [pc, #28]	@ (80072d8 <HAL_RCC_GetClockConfig+0x60>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f003 020f 	and.w	r2, r3, #15
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	601a      	str	r2, [r3, #0]
}
 80072c6:	bf00      	nop
 80072c8:	370c      	adds	r7, #12
 80072ca:	46bd      	mov	sp, r7
 80072cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d0:	4770      	bx	lr
 80072d2:	bf00      	nop
 80072d4:	40021000 	.word	0x40021000
 80072d8:	40022000 	.word	0x40022000

080072dc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80072dc:	b480      	push	{r7}
 80072de:	b087      	sub	sp, #28
 80072e0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80072e2:	4b1e      	ldr	r3, [pc, #120]	@ (800735c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80072e4:	68db      	ldr	r3, [r3, #12]
 80072e6:	f003 0303 	and.w	r3, r3, #3
 80072ea:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80072ec:	4b1b      	ldr	r3, [pc, #108]	@ (800735c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80072ee:	68db      	ldr	r3, [r3, #12]
 80072f0:	091b      	lsrs	r3, r3, #4
 80072f2:	f003 030f 	and.w	r3, r3, #15
 80072f6:	3301      	adds	r3, #1
 80072f8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	2b03      	cmp	r3, #3
 80072fe:	d10c      	bne.n	800731a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007300:	4a17      	ldr	r2, [pc, #92]	@ (8007360 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	fbb2 f3f3 	udiv	r3, r2, r3
 8007308:	4a14      	ldr	r2, [pc, #80]	@ (800735c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800730a:	68d2      	ldr	r2, [r2, #12]
 800730c:	0a12      	lsrs	r2, r2, #8
 800730e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007312:	fb02 f303 	mul.w	r3, r2, r3
 8007316:	617b      	str	r3, [r7, #20]
    break;
 8007318:	e00c      	b.n	8007334 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800731a:	4a11      	ldr	r2, [pc, #68]	@ (8007360 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007322:	4a0e      	ldr	r2, [pc, #56]	@ (800735c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007324:	68d2      	ldr	r2, [r2, #12]
 8007326:	0a12      	lsrs	r2, r2, #8
 8007328:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800732c:	fb02 f303 	mul.w	r3, r2, r3
 8007330:	617b      	str	r3, [r7, #20]
    break;
 8007332:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007334:	4b09      	ldr	r3, [pc, #36]	@ (800735c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007336:	68db      	ldr	r3, [r3, #12]
 8007338:	0e5b      	lsrs	r3, r3, #25
 800733a:	f003 0303 	and.w	r3, r3, #3
 800733e:	3301      	adds	r3, #1
 8007340:	005b      	lsls	r3, r3, #1
 8007342:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007344:	697a      	ldr	r2, [r7, #20]
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	fbb2 f3f3 	udiv	r3, r2, r3
 800734c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800734e:	687b      	ldr	r3, [r7, #4]
}
 8007350:	4618      	mov	r0, r3
 8007352:	371c      	adds	r7, #28
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr
 800735c:	40021000 	.word	0x40021000
 8007360:	00f42400 	.word	0x00f42400

08007364 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b086      	sub	sp, #24
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800736c:	2300      	movs	r3, #0
 800736e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007370:	2300      	movs	r3, #0
 8007372:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800737c:	2b00      	cmp	r3, #0
 800737e:	f000 8098 	beq.w	80074b2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007382:	2300      	movs	r3, #0
 8007384:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007386:	4b43      	ldr	r3, [pc, #268]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007388:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800738a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800738e:	2b00      	cmp	r3, #0
 8007390:	d10d      	bne.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007392:	4b40      	ldr	r3, [pc, #256]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007396:	4a3f      	ldr	r2, [pc, #252]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007398:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800739c:	6593      	str	r3, [r2, #88]	@ 0x58
 800739e:	4b3d      	ldr	r3, [pc, #244]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073a6:	60bb      	str	r3, [r7, #8]
 80073a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80073aa:	2301      	movs	r3, #1
 80073ac:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80073ae:	4b3a      	ldr	r3, [pc, #232]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a39      	ldr	r2, [pc, #228]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80073b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073b8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80073ba:	f7fd fd2b 	bl	8004e14 <HAL_GetTick>
 80073be:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80073c0:	e009      	b.n	80073d6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80073c2:	f7fd fd27 	bl	8004e14 <HAL_GetTick>
 80073c6:	4602      	mov	r2, r0
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	1ad3      	subs	r3, r2, r3
 80073cc:	2b02      	cmp	r3, #2
 80073ce:	d902      	bls.n	80073d6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80073d0:	2303      	movs	r3, #3
 80073d2:	74fb      	strb	r3, [r7, #19]
        break;
 80073d4:	e005      	b.n	80073e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80073d6:	4b30      	ldr	r3, [pc, #192]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d0ef      	beq.n	80073c2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80073e2:	7cfb      	ldrb	r3, [r7, #19]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d159      	bne.n	800749c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80073e8:	4b2a      	ldr	r3, [pc, #168]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073f2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d01e      	beq.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073fe:	697a      	ldr	r2, [r7, #20]
 8007400:	429a      	cmp	r2, r3
 8007402:	d019      	beq.n	8007438 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007404:	4b23      	ldr	r3, [pc, #140]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007406:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800740a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800740e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007410:	4b20      	ldr	r3, [pc, #128]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007412:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007416:	4a1f      	ldr	r2, [pc, #124]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007418:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800741c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007420:	4b1c      	ldr	r3, [pc, #112]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007422:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007426:	4a1b      	ldr	r2, [pc, #108]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007428:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800742c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007430:	4a18      	ldr	r2, [pc, #96]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	f003 0301 	and.w	r3, r3, #1
 800743e:	2b00      	cmp	r3, #0
 8007440:	d016      	beq.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007442:	f7fd fce7 	bl	8004e14 <HAL_GetTick>
 8007446:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007448:	e00b      	b.n	8007462 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800744a:	f7fd fce3 	bl	8004e14 <HAL_GetTick>
 800744e:	4602      	mov	r2, r0
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	1ad3      	subs	r3, r2, r3
 8007454:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007458:	4293      	cmp	r3, r2
 800745a:	d902      	bls.n	8007462 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800745c:	2303      	movs	r3, #3
 800745e:	74fb      	strb	r3, [r7, #19]
            break;
 8007460:	e006      	b.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007462:	4b0c      	ldr	r3, [pc, #48]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007464:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007468:	f003 0302 	and.w	r3, r3, #2
 800746c:	2b00      	cmp	r3, #0
 800746e:	d0ec      	beq.n	800744a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007470:	7cfb      	ldrb	r3, [r7, #19]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d10b      	bne.n	800748e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007476:	4b07      	ldr	r3, [pc, #28]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007478:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800747c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007484:	4903      	ldr	r1, [pc, #12]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007486:	4313      	orrs	r3, r2
 8007488:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800748c:	e008      	b.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800748e:	7cfb      	ldrb	r3, [r7, #19]
 8007490:	74bb      	strb	r3, [r7, #18]
 8007492:	e005      	b.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007494:	40021000 	.word	0x40021000
 8007498:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800749c:	7cfb      	ldrb	r3, [r7, #19]
 800749e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80074a0:	7c7b      	ldrb	r3, [r7, #17]
 80074a2:	2b01      	cmp	r3, #1
 80074a4:	d105      	bne.n	80074b2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80074a6:	4ba6      	ldr	r3, [pc, #664]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074aa:	4aa5      	ldr	r2, [pc, #660]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074b0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f003 0301 	and.w	r3, r3, #1
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d00a      	beq.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80074be:	4ba0      	ldr	r3, [pc, #640]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074c4:	f023 0203 	bic.w	r2, r3, #3
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	499c      	ldr	r1, [pc, #624]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074ce:	4313      	orrs	r3, r2
 80074d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f003 0302 	and.w	r3, r3, #2
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d00a      	beq.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80074e0:	4b97      	ldr	r3, [pc, #604]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074e6:	f023 020c 	bic.w	r2, r3, #12
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	4994      	ldr	r1, [pc, #592]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074f0:	4313      	orrs	r3, r2
 80074f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f003 0304 	and.w	r3, r3, #4
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d00a      	beq.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007502:	4b8f      	ldr	r3, [pc, #572]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007504:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007508:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	68db      	ldr	r3, [r3, #12]
 8007510:	498b      	ldr	r1, [pc, #556]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007512:	4313      	orrs	r3, r2
 8007514:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f003 0308 	and.w	r3, r3, #8
 8007520:	2b00      	cmp	r3, #0
 8007522:	d00a      	beq.n	800753a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007524:	4b86      	ldr	r3, [pc, #536]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800752a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	691b      	ldr	r3, [r3, #16]
 8007532:	4983      	ldr	r1, [pc, #524]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007534:	4313      	orrs	r3, r2
 8007536:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f003 0320 	and.w	r3, r3, #32
 8007542:	2b00      	cmp	r3, #0
 8007544:	d00a      	beq.n	800755c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007546:	4b7e      	ldr	r3, [pc, #504]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800754c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	695b      	ldr	r3, [r3, #20]
 8007554:	497a      	ldr	r1, [pc, #488]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007556:	4313      	orrs	r3, r2
 8007558:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007564:	2b00      	cmp	r3, #0
 8007566:	d00a      	beq.n	800757e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007568:	4b75      	ldr	r3, [pc, #468]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800756a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800756e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	699b      	ldr	r3, [r3, #24]
 8007576:	4972      	ldr	r1, [pc, #456]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007578:	4313      	orrs	r3, r2
 800757a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007586:	2b00      	cmp	r3, #0
 8007588:	d00a      	beq.n	80075a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800758a:	4b6d      	ldr	r3, [pc, #436]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800758c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007590:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	69db      	ldr	r3, [r3, #28]
 8007598:	4969      	ldr	r1, [pc, #420]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800759a:	4313      	orrs	r3, r2
 800759c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d00a      	beq.n	80075c2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80075ac:	4b64      	ldr	r3, [pc, #400]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075b2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6a1b      	ldr	r3, [r3, #32]
 80075ba:	4961      	ldr	r1, [pc, #388]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075bc:	4313      	orrs	r3, r2
 80075be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d00a      	beq.n	80075e4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80075ce:	4b5c      	ldr	r3, [pc, #368]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075d4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075dc:	4958      	ldr	r1, [pc, #352]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075de:	4313      	orrs	r3, r2
 80075e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d015      	beq.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80075f0:	4b53      	ldr	r3, [pc, #332]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075f6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075fe:	4950      	ldr	r1, [pc, #320]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007600:	4313      	orrs	r3, r2
 8007602:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800760a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800760e:	d105      	bne.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007610:	4b4b      	ldr	r3, [pc, #300]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007612:	68db      	ldr	r3, [r3, #12]
 8007614:	4a4a      	ldr	r2, [pc, #296]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007616:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800761a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007624:	2b00      	cmp	r3, #0
 8007626:	d015      	beq.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007628:	4b45      	ldr	r3, [pc, #276]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800762a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800762e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007636:	4942      	ldr	r1, [pc, #264]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007638:	4313      	orrs	r3, r2
 800763a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007642:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007646:	d105      	bne.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007648:	4b3d      	ldr	r3, [pc, #244]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800764a:	68db      	ldr	r3, [r3, #12]
 800764c:	4a3c      	ldr	r2, [pc, #240]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800764e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007652:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800765c:	2b00      	cmp	r3, #0
 800765e:	d015      	beq.n	800768c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007660:	4b37      	ldr	r3, [pc, #220]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007662:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007666:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800766e:	4934      	ldr	r1, [pc, #208]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007670:	4313      	orrs	r3, r2
 8007672:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800767a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800767e:	d105      	bne.n	800768c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007680:	4b2f      	ldr	r3, [pc, #188]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007682:	68db      	ldr	r3, [r3, #12]
 8007684:	4a2e      	ldr	r2, [pc, #184]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007686:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800768a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007694:	2b00      	cmp	r3, #0
 8007696:	d015      	beq.n	80076c4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007698:	4b29      	ldr	r3, [pc, #164]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800769a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800769e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076a6:	4926      	ldr	r1, [pc, #152]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076a8:	4313      	orrs	r3, r2
 80076aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076b6:	d105      	bne.n	80076c4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80076b8:	4b21      	ldr	r3, [pc, #132]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076ba:	68db      	ldr	r3, [r3, #12]
 80076bc:	4a20      	ldr	r2, [pc, #128]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80076c2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d015      	beq.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80076d0:	4b1b      	ldr	r3, [pc, #108]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076d6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076de:	4918      	ldr	r1, [pc, #96]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076e0:	4313      	orrs	r3, r2
 80076e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076ee:	d105      	bne.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80076f0:	4b13      	ldr	r3, [pc, #76]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076f2:	68db      	ldr	r3, [r3, #12]
 80076f4:	4a12      	ldr	r2, [pc, #72]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80076fa:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007704:	2b00      	cmp	r3, #0
 8007706:	d015      	beq.n	8007734 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007708:	4b0d      	ldr	r3, [pc, #52]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800770a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800770e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007716:	490a      	ldr	r1, [pc, #40]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007718:	4313      	orrs	r3, r2
 800771a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007722:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007726:	d105      	bne.n	8007734 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007728:	4b05      	ldr	r3, [pc, #20]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800772a:	68db      	ldr	r3, [r3, #12]
 800772c:	4a04      	ldr	r2, [pc, #16]	@ (8007740 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800772e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007732:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007734:	7cbb      	ldrb	r3, [r7, #18]
}
 8007736:	4618      	mov	r0, r3
 8007738:	3718      	adds	r7, #24
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}
 800773e:	bf00      	nop
 8007740:	40021000 	.word	0x40021000

08007744 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b082      	sub	sp, #8
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d101      	bne.n	8007756 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007752:	2301      	movs	r3, #1
 8007754:	e049      	b.n	80077ea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800775c:	b2db      	uxtb	r3, r3
 800775e:	2b00      	cmp	r3, #0
 8007760:	d106      	bne.n	8007770 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2200      	movs	r2, #0
 8007766:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f000 f841 	bl	80077f2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2202      	movs	r2, #2
 8007774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681a      	ldr	r2, [r3, #0]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	3304      	adds	r3, #4
 8007780:	4619      	mov	r1, r3
 8007782:	4610      	mov	r0, r2
 8007784:	f000 fdc2 	bl	800830c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2201      	movs	r2, #1
 800778c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2201      	movs	r2, #1
 8007794:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2201      	movs	r2, #1
 800779c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2201      	movs	r2, #1
 80077a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2201      	movs	r2, #1
 80077ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2201      	movs	r2, #1
 80077b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2201      	movs	r2, #1
 80077bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2201      	movs	r2, #1
 80077c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2201      	movs	r2, #1
 80077cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2201      	movs	r2, #1
 80077d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2201      	movs	r2, #1
 80077dc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2201      	movs	r2, #1
 80077e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80077e8:	2300      	movs	r3, #0
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3708      	adds	r7, #8
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}

080077f2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80077f2:	b480      	push	{r7}
 80077f4:	b083      	sub	sp, #12
 80077f6:	af00      	add	r7, sp, #0
 80077f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80077fa:	bf00      	nop
 80077fc:	370c      	adds	r7, #12
 80077fe:	46bd      	mov	sp, r7
 8007800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007804:	4770      	bx	lr
	...

08007808 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007808:	b480      	push	{r7}
 800780a:	b085      	sub	sp, #20
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007816:	b2db      	uxtb	r3, r3
 8007818:	2b01      	cmp	r3, #1
 800781a:	d001      	beq.n	8007820 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	e04a      	b.n	80078b6 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2202      	movs	r2, #2
 8007824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	68da      	ldr	r2, [r3, #12]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f042 0201 	orr.w	r2, r2, #1
 8007836:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4a21      	ldr	r2, [pc, #132]	@ (80078c4 <HAL_TIM_Base_Start_IT+0xbc>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d018      	beq.n	8007874 <HAL_TIM_Base_Start_IT+0x6c>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800784a:	d013      	beq.n	8007874 <HAL_TIM_Base_Start_IT+0x6c>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4a1d      	ldr	r2, [pc, #116]	@ (80078c8 <HAL_TIM_Base_Start_IT+0xc0>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d00e      	beq.n	8007874 <HAL_TIM_Base_Start_IT+0x6c>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4a1c      	ldr	r2, [pc, #112]	@ (80078cc <HAL_TIM_Base_Start_IT+0xc4>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d009      	beq.n	8007874 <HAL_TIM_Base_Start_IT+0x6c>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4a1a      	ldr	r2, [pc, #104]	@ (80078d0 <HAL_TIM_Base_Start_IT+0xc8>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d004      	beq.n	8007874 <HAL_TIM_Base_Start_IT+0x6c>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4a19      	ldr	r2, [pc, #100]	@ (80078d4 <HAL_TIM_Base_Start_IT+0xcc>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d115      	bne.n	80078a0 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	689a      	ldr	r2, [r3, #8]
 800787a:	4b17      	ldr	r3, [pc, #92]	@ (80078d8 <HAL_TIM_Base_Start_IT+0xd0>)
 800787c:	4013      	ands	r3, r2
 800787e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	2b06      	cmp	r3, #6
 8007884:	d015      	beq.n	80078b2 <HAL_TIM_Base_Start_IT+0xaa>
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800788c:	d011      	beq.n	80078b2 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	681a      	ldr	r2, [r3, #0]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f042 0201 	orr.w	r2, r2, #1
 800789c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800789e:	e008      	b.n	80078b2 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	681a      	ldr	r2, [r3, #0]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f042 0201 	orr.w	r2, r2, #1
 80078ae:	601a      	str	r2, [r3, #0]
 80078b0:	e000      	b.n	80078b4 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078b2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80078b4:	2300      	movs	r3, #0
}
 80078b6:	4618      	mov	r0, r3
 80078b8:	3714      	adds	r7, #20
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr
 80078c2:	bf00      	nop
 80078c4:	40012c00 	.word	0x40012c00
 80078c8:	40000400 	.word	0x40000400
 80078cc:	40000800 	.word	0x40000800
 80078d0:	40013400 	.word	0x40013400
 80078d4:	40014000 	.word	0x40014000
 80078d8:	00010007 	.word	0x00010007

080078dc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b082      	sub	sp, #8
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d101      	bne.n	80078ee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80078ea:	2301      	movs	r3, #1
 80078ec:	e049      	b.n	8007982 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d106      	bne.n	8007908 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2200      	movs	r2, #0
 80078fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f7fc ffd4 	bl	80048b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2202      	movs	r2, #2
 800790c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681a      	ldr	r2, [r3, #0]
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	3304      	adds	r3, #4
 8007918:	4619      	mov	r1, r3
 800791a:	4610      	mov	r0, r2
 800791c:	f000 fcf6 	bl	800830c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2201      	movs	r2, #1
 8007924:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2201      	movs	r2, #1
 800792c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2201      	movs	r2, #1
 8007934:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2201      	movs	r2, #1
 800793c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2201      	movs	r2, #1
 8007944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2201      	movs	r2, #1
 800794c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2201      	movs	r2, #1
 8007954:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2201      	movs	r2, #1
 800795c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2201      	movs	r2, #1
 8007964:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2201      	movs	r2, #1
 800796c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2201      	movs	r2, #1
 8007974:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2201      	movs	r2, #1
 800797c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007980:	2300      	movs	r3, #0
}
 8007982:	4618      	mov	r0, r3
 8007984:	3708      	adds	r7, #8
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}
	...

0800798c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b084      	sub	sp, #16
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d109      	bne.n	80079b0 <HAL_TIM_PWM_Start+0x24>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80079a2:	b2db      	uxtb	r3, r3
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	bf14      	ite	ne
 80079a8:	2301      	movne	r3, #1
 80079aa:	2300      	moveq	r3, #0
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	e03c      	b.n	8007a2a <HAL_TIM_PWM_Start+0x9e>
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	2b04      	cmp	r3, #4
 80079b4:	d109      	bne.n	80079ca <HAL_TIM_PWM_Start+0x3e>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80079bc:	b2db      	uxtb	r3, r3
 80079be:	2b01      	cmp	r3, #1
 80079c0:	bf14      	ite	ne
 80079c2:	2301      	movne	r3, #1
 80079c4:	2300      	moveq	r3, #0
 80079c6:	b2db      	uxtb	r3, r3
 80079c8:	e02f      	b.n	8007a2a <HAL_TIM_PWM_Start+0x9e>
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	2b08      	cmp	r3, #8
 80079ce:	d109      	bne.n	80079e4 <HAL_TIM_PWM_Start+0x58>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80079d6:	b2db      	uxtb	r3, r3
 80079d8:	2b01      	cmp	r3, #1
 80079da:	bf14      	ite	ne
 80079dc:	2301      	movne	r3, #1
 80079de:	2300      	moveq	r3, #0
 80079e0:	b2db      	uxtb	r3, r3
 80079e2:	e022      	b.n	8007a2a <HAL_TIM_PWM_Start+0x9e>
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	2b0c      	cmp	r3, #12
 80079e8:	d109      	bne.n	80079fe <HAL_TIM_PWM_Start+0x72>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079f0:	b2db      	uxtb	r3, r3
 80079f2:	2b01      	cmp	r3, #1
 80079f4:	bf14      	ite	ne
 80079f6:	2301      	movne	r3, #1
 80079f8:	2300      	moveq	r3, #0
 80079fa:	b2db      	uxtb	r3, r3
 80079fc:	e015      	b.n	8007a2a <HAL_TIM_PWM_Start+0x9e>
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	2b10      	cmp	r3, #16
 8007a02:	d109      	bne.n	8007a18 <HAL_TIM_PWM_Start+0x8c>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007a0a:	b2db      	uxtb	r3, r3
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	bf14      	ite	ne
 8007a10:	2301      	movne	r3, #1
 8007a12:	2300      	moveq	r3, #0
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	e008      	b.n	8007a2a <HAL_TIM_PWM_Start+0x9e>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007a1e:	b2db      	uxtb	r3, r3
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	bf14      	ite	ne
 8007a24:	2301      	movne	r3, #1
 8007a26:	2300      	moveq	r3, #0
 8007a28:	b2db      	uxtb	r3, r3
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d001      	beq.n	8007a32 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	e097      	b.n	8007b62 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d104      	bne.n	8007a42 <HAL_TIM_PWM_Start+0xb6>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2202      	movs	r2, #2
 8007a3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a40:	e023      	b.n	8007a8a <HAL_TIM_PWM_Start+0xfe>
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	2b04      	cmp	r3, #4
 8007a46:	d104      	bne.n	8007a52 <HAL_TIM_PWM_Start+0xc6>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2202      	movs	r2, #2
 8007a4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a50:	e01b      	b.n	8007a8a <HAL_TIM_PWM_Start+0xfe>
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	2b08      	cmp	r3, #8
 8007a56:	d104      	bne.n	8007a62 <HAL_TIM_PWM_Start+0xd6>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2202      	movs	r2, #2
 8007a5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a60:	e013      	b.n	8007a8a <HAL_TIM_PWM_Start+0xfe>
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	2b0c      	cmp	r3, #12
 8007a66:	d104      	bne.n	8007a72 <HAL_TIM_PWM_Start+0xe6>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2202      	movs	r2, #2
 8007a6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007a70:	e00b      	b.n	8007a8a <HAL_TIM_PWM_Start+0xfe>
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	2b10      	cmp	r3, #16
 8007a76:	d104      	bne.n	8007a82 <HAL_TIM_PWM_Start+0xf6>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2202      	movs	r2, #2
 8007a7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a80:	e003      	b.n	8007a8a <HAL_TIM_PWM_Start+0xfe>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2202      	movs	r2, #2
 8007a86:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	2201      	movs	r2, #1
 8007a90:	6839      	ldr	r1, [r7, #0]
 8007a92:	4618      	mov	r0, r3
 8007a94:	f000 ffcc 	bl	8008a30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	4a33      	ldr	r2, [pc, #204]	@ (8007b6c <HAL_TIM_PWM_Start+0x1e0>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d013      	beq.n	8007aca <HAL_TIM_PWM_Start+0x13e>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4a32      	ldr	r2, [pc, #200]	@ (8007b70 <HAL_TIM_PWM_Start+0x1e4>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d00e      	beq.n	8007aca <HAL_TIM_PWM_Start+0x13e>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	4a30      	ldr	r2, [pc, #192]	@ (8007b74 <HAL_TIM_PWM_Start+0x1e8>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d009      	beq.n	8007aca <HAL_TIM_PWM_Start+0x13e>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	4a2f      	ldr	r2, [pc, #188]	@ (8007b78 <HAL_TIM_PWM_Start+0x1ec>)
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d004      	beq.n	8007aca <HAL_TIM_PWM_Start+0x13e>
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4a2d      	ldr	r2, [pc, #180]	@ (8007b7c <HAL_TIM_PWM_Start+0x1f0>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d101      	bne.n	8007ace <HAL_TIM_PWM_Start+0x142>
 8007aca:	2301      	movs	r3, #1
 8007acc:	e000      	b.n	8007ad0 <HAL_TIM_PWM_Start+0x144>
 8007ace:	2300      	movs	r3, #0
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d007      	beq.n	8007ae4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007ae2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4a20      	ldr	r2, [pc, #128]	@ (8007b6c <HAL_TIM_PWM_Start+0x1e0>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d018      	beq.n	8007b20 <HAL_TIM_PWM_Start+0x194>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007af6:	d013      	beq.n	8007b20 <HAL_TIM_PWM_Start+0x194>
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	4a20      	ldr	r2, [pc, #128]	@ (8007b80 <HAL_TIM_PWM_Start+0x1f4>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d00e      	beq.n	8007b20 <HAL_TIM_PWM_Start+0x194>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	4a1f      	ldr	r2, [pc, #124]	@ (8007b84 <HAL_TIM_PWM_Start+0x1f8>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d009      	beq.n	8007b20 <HAL_TIM_PWM_Start+0x194>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4a17      	ldr	r2, [pc, #92]	@ (8007b70 <HAL_TIM_PWM_Start+0x1e4>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d004      	beq.n	8007b20 <HAL_TIM_PWM_Start+0x194>
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	4a16      	ldr	r2, [pc, #88]	@ (8007b74 <HAL_TIM_PWM_Start+0x1e8>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d115      	bne.n	8007b4c <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	689a      	ldr	r2, [r3, #8]
 8007b26:	4b18      	ldr	r3, [pc, #96]	@ (8007b88 <HAL_TIM_PWM_Start+0x1fc>)
 8007b28:	4013      	ands	r3, r2
 8007b2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	2b06      	cmp	r3, #6
 8007b30:	d015      	beq.n	8007b5e <HAL_TIM_PWM_Start+0x1d2>
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b38:	d011      	beq.n	8007b5e <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	681a      	ldr	r2, [r3, #0]
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f042 0201 	orr.w	r2, r2, #1
 8007b48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b4a:	e008      	b.n	8007b5e <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	681a      	ldr	r2, [r3, #0]
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f042 0201 	orr.w	r2, r2, #1
 8007b5a:	601a      	str	r2, [r3, #0]
 8007b5c:	e000      	b.n	8007b60 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b5e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007b60:	2300      	movs	r3, #0
}
 8007b62:	4618      	mov	r0, r3
 8007b64:	3710      	adds	r7, #16
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}
 8007b6a:	bf00      	nop
 8007b6c:	40012c00 	.word	0x40012c00
 8007b70:	40013400 	.word	0x40013400
 8007b74:	40014000 	.word	0x40014000
 8007b78:	40014400 	.word	0x40014400
 8007b7c:	40014800 	.word	0x40014800
 8007b80:	40000400 	.word	0x40000400
 8007b84:	40000800 	.word	0x40000800
 8007b88:	00010007 	.word	0x00010007

08007b8c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b086      	sub	sp, #24
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
 8007b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d101      	bne.n	8007ba0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	e097      	b.n	8007cd0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ba6:	b2db      	uxtb	r3, r3
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d106      	bne.n	8007bba <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f7fc fe09 	bl	80047cc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2202      	movs	r2, #2
 8007bbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	689b      	ldr	r3, [r3, #8]
 8007bc8:	687a      	ldr	r2, [r7, #4]
 8007bca:	6812      	ldr	r2, [r2, #0]
 8007bcc:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8007bd0:	f023 0307 	bic.w	r3, r3, #7
 8007bd4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681a      	ldr	r2, [r3, #0]
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	3304      	adds	r3, #4
 8007bde:	4619      	mov	r1, r3
 8007be0:	4610      	mov	r0, r2
 8007be2:	f000 fb93 	bl	800830c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	689b      	ldr	r3, [r3, #8]
 8007bec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	699b      	ldr	r3, [r3, #24]
 8007bf4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	6a1b      	ldr	r3, [r3, #32]
 8007bfc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	697a      	ldr	r2, [r7, #20]
 8007c04:	4313      	orrs	r3, r2
 8007c06:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007c08:	693b      	ldr	r3, [r7, #16]
 8007c0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c0e:	f023 0303 	bic.w	r3, r3, #3
 8007c12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	689a      	ldr	r2, [r3, #8]
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	699b      	ldr	r3, [r3, #24]
 8007c1c:	021b      	lsls	r3, r3, #8
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	693a      	ldr	r2, [r7, #16]
 8007c22:	4313      	orrs	r3, r2
 8007c24:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007c2c:	f023 030c 	bic.w	r3, r3, #12
 8007c30:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007c32:	693b      	ldr	r3, [r7, #16]
 8007c34:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007c38:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007c3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	68da      	ldr	r2, [r3, #12]
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	69db      	ldr	r3, [r3, #28]
 8007c46:	021b      	lsls	r3, r3, #8
 8007c48:	4313      	orrs	r3, r2
 8007c4a:	693a      	ldr	r2, [r7, #16]
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	691b      	ldr	r3, [r3, #16]
 8007c54:	011a      	lsls	r2, r3, #4
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	6a1b      	ldr	r3, [r3, #32]
 8007c5a:	031b      	lsls	r3, r3, #12
 8007c5c:	4313      	orrs	r3, r2
 8007c5e:	693a      	ldr	r2, [r7, #16]
 8007c60:	4313      	orrs	r3, r2
 8007c62:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007c6a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007c72:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	685a      	ldr	r2, [r3, #4]
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	695b      	ldr	r3, [r3, #20]
 8007c7c:	011b      	lsls	r3, r3, #4
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	68fa      	ldr	r2, [r7, #12]
 8007c82:	4313      	orrs	r3, r2
 8007c84:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	697a      	ldr	r2, [r7, #20]
 8007c8c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	693a      	ldr	r2, [r7, #16]
 8007c94:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	68fa      	ldr	r2, [r7, #12]
 8007c9c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2201      	movs	r2, #1
 8007ca2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2201      	movs	r2, #1
 8007cb2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2201      	movs	r2, #1
 8007cba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2201      	movs	r2, #1
 8007cc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2201      	movs	r2, #1
 8007cca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007cce:	2300      	movs	r3, #0
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	3718      	adds	r7, #24
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}

08007cd8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b084      	sub	sp, #16
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
 8007ce0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007ce8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007cf0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007cf8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d00:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d110      	bne.n	8007d2a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d08:	7bfb      	ldrb	r3, [r7, #15]
 8007d0a:	2b01      	cmp	r3, #1
 8007d0c:	d102      	bne.n	8007d14 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d0e:	7b7b      	ldrb	r3, [r7, #13]
 8007d10:	2b01      	cmp	r3, #1
 8007d12:	d001      	beq.n	8007d18 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007d14:	2301      	movs	r3, #1
 8007d16:	e069      	b.n	8007dec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2202      	movs	r2, #2
 8007d1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2202      	movs	r2, #2
 8007d24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d28:	e031      	b.n	8007d8e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	2b04      	cmp	r3, #4
 8007d2e:	d110      	bne.n	8007d52 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d30:	7bbb      	ldrb	r3, [r7, #14]
 8007d32:	2b01      	cmp	r3, #1
 8007d34:	d102      	bne.n	8007d3c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d36:	7b3b      	ldrb	r3, [r7, #12]
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d001      	beq.n	8007d40 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	e055      	b.n	8007dec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2202      	movs	r2, #2
 8007d44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2202      	movs	r2, #2
 8007d4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d50:	e01d      	b.n	8007d8e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d52:	7bfb      	ldrb	r3, [r7, #15]
 8007d54:	2b01      	cmp	r3, #1
 8007d56:	d108      	bne.n	8007d6a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d58:	7bbb      	ldrb	r3, [r7, #14]
 8007d5a:	2b01      	cmp	r3, #1
 8007d5c:	d105      	bne.n	8007d6a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d5e:	7b7b      	ldrb	r3, [r7, #13]
 8007d60:	2b01      	cmp	r3, #1
 8007d62:	d102      	bne.n	8007d6a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d64:	7b3b      	ldrb	r3, [r7, #12]
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	d001      	beq.n	8007d6e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	e03e      	b.n	8007dec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2202      	movs	r2, #2
 8007d72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2202      	movs	r2, #2
 8007d7a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2202      	movs	r2, #2
 8007d82:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2202      	movs	r2, #2
 8007d8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d003      	beq.n	8007d9c <HAL_TIM_Encoder_Start+0xc4>
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	2b04      	cmp	r3, #4
 8007d98:	d008      	beq.n	8007dac <HAL_TIM_Encoder_Start+0xd4>
 8007d9a:	e00f      	b.n	8007dbc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	2201      	movs	r2, #1
 8007da2:	2100      	movs	r1, #0
 8007da4:	4618      	mov	r0, r3
 8007da6:	f000 fe43 	bl	8008a30 <TIM_CCxChannelCmd>
      break;
 8007daa:	e016      	b.n	8007dda <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	2201      	movs	r2, #1
 8007db2:	2104      	movs	r1, #4
 8007db4:	4618      	mov	r0, r3
 8007db6:	f000 fe3b 	bl	8008a30 <TIM_CCxChannelCmd>
      break;
 8007dba:	e00e      	b.n	8007dda <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	2201      	movs	r2, #1
 8007dc2:	2100      	movs	r1, #0
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	f000 fe33 	bl	8008a30 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	2201      	movs	r2, #1
 8007dd0:	2104      	movs	r1, #4
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	f000 fe2c 	bl	8008a30 <TIM_CCxChannelCmd>
      break;
 8007dd8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	681a      	ldr	r2, [r3, #0]
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f042 0201 	orr.w	r2, r2, #1
 8007de8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007dea:	2300      	movs	r3, #0
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3710      	adds	r7, #16
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}

08007df4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b084      	sub	sp, #16
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	68db      	ldr	r3, [r3, #12]
 8007e02:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	691b      	ldr	r3, [r3, #16]
 8007e0a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	f003 0302 	and.w	r3, r3, #2
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d020      	beq.n	8007e58 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	f003 0302 	and.w	r3, r3, #2
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d01b      	beq.n	8007e58 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f06f 0202 	mvn.w	r2, #2
 8007e28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2201      	movs	r2, #1
 8007e2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	699b      	ldr	r3, [r3, #24]
 8007e36:	f003 0303 	and.w	r3, r3, #3
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d003      	beq.n	8007e46 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f000 fa46 	bl	80082d0 <HAL_TIM_IC_CaptureCallback>
 8007e44:	e005      	b.n	8007e52 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f000 fa38 	bl	80082bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e4c:	6878      	ldr	r0, [r7, #4]
 8007e4e:	f000 fa49 	bl	80082e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2200      	movs	r2, #0
 8007e56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	f003 0304 	and.w	r3, r3, #4
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d020      	beq.n	8007ea4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	f003 0304 	and.w	r3, r3, #4
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d01b      	beq.n	8007ea4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f06f 0204 	mvn.w	r2, #4
 8007e74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2202      	movs	r2, #2
 8007e7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	699b      	ldr	r3, [r3, #24]
 8007e82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d003      	beq.n	8007e92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f000 fa20 	bl	80082d0 <HAL_TIM_IC_CaptureCallback>
 8007e90:	e005      	b.n	8007e9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f000 fa12 	bl	80082bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f000 fa23 	bl	80082e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007ea4:	68bb      	ldr	r3, [r7, #8]
 8007ea6:	f003 0308 	and.w	r3, r3, #8
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d020      	beq.n	8007ef0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	f003 0308 	and.w	r3, r3, #8
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d01b      	beq.n	8007ef0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f06f 0208 	mvn.w	r2, #8
 8007ec0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2204      	movs	r2, #4
 8007ec6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	69db      	ldr	r3, [r3, #28]
 8007ece:	f003 0303 	and.w	r3, r3, #3
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d003      	beq.n	8007ede <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ed6:	6878      	ldr	r0, [r7, #4]
 8007ed8:	f000 f9fa 	bl	80082d0 <HAL_TIM_IC_CaptureCallback>
 8007edc:	e005      	b.n	8007eea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ede:	6878      	ldr	r0, [r7, #4]
 8007ee0:	f000 f9ec 	bl	80082bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ee4:	6878      	ldr	r0, [r7, #4]
 8007ee6:	f000 f9fd 	bl	80082e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2200      	movs	r2, #0
 8007eee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	f003 0310 	and.w	r3, r3, #16
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d020      	beq.n	8007f3c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	f003 0310 	and.w	r3, r3, #16
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d01b      	beq.n	8007f3c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f06f 0210 	mvn.w	r2, #16
 8007f0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2208      	movs	r2, #8
 8007f12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	69db      	ldr	r3, [r3, #28]
 8007f1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d003      	beq.n	8007f2a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f22:	6878      	ldr	r0, [r7, #4]
 8007f24:	f000 f9d4 	bl	80082d0 <HAL_TIM_IC_CaptureCallback>
 8007f28:	e005      	b.n	8007f36 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	f000 f9c6 	bl	80082bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	f000 f9d7 	bl	80082e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	f003 0301 	and.w	r3, r3, #1
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d00c      	beq.n	8007f60 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f003 0301 	and.w	r3, r3, #1
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d007      	beq.n	8007f60 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f06f 0201 	mvn.w	r2, #1
 8007f58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f7fc f946 	bl	80041ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d104      	bne.n	8007f74 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007f6a:	68bb      	ldr	r3, [r7, #8]
 8007f6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d00c      	beq.n	8007f8e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d007      	beq.n	8007f8e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007f86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f000 fe03 	bl	8008b94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d00c      	beq.n	8007fb2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d007      	beq.n	8007fb2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007faa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f000 fdfb 	bl	8008ba8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d00c      	beq.n	8007fd6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d007      	beq.n	8007fd6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007fce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007fd0:	6878      	ldr	r0, [r7, #4]
 8007fd2:	f000 f991 	bl	80082f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	f003 0320 	and.w	r3, r3, #32
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d00c      	beq.n	8007ffa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	f003 0320 	and.w	r3, r3, #32
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d007      	beq.n	8007ffa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f06f 0220 	mvn.w	r2, #32
 8007ff2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007ff4:	6878      	ldr	r0, [r7, #4]
 8007ff6:	f000 fdc3 	bl	8008b80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008000:	2b00      	cmp	r3, #0
 8008002:	d00c      	beq.n	800801e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800800a:	2b00      	cmp	r3, #0
 800800c:	d007      	beq.n	800801e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008016:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	f000 fdcf 	bl	8008bbc <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008024:	2b00      	cmp	r3, #0
 8008026:	d00c      	beq.n	8008042 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800802e:	2b00      	cmp	r3, #0
 8008030:	d007      	beq.n	8008042 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800803a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800803c:	6878      	ldr	r0, [r7, #4]
 800803e:	f000 fdc7 	bl	8008bd0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008048:	2b00      	cmp	r3, #0
 800804a:	d00c      	beq.n	8008066 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008052:	2b00      	cmp	r3, #0
 8008054:	d007      	beq.n	8008066 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800805e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	f000 fdbf 	bl	8008be4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800806c:	2b00      	cmp	r3, #0
 800806e:	d00c      	beq.n	800808a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008076:	2b00      	cmp	r3, #0
 8008078:	d007      	beq.n	800808a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008082:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f000 fdb7 	bl	8008bf8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800808a:	bf00      	nop
 800808c:	3710      	adds	r7, #16
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}
	...

08008094 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b086      	sub	sp, #24
 8008098:	af00      	add	r7, sp, #0
 800809a:	60f8      	str	r0, [r7, #12]
 800809c:	60b9      	str	r1, [r7, #8]
 800809e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80080a0:	2300      	movs	r3, #0
 80080a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80080aa:	2b01      	cmp	r3, #1
 80080ac:	d101      	bne.n	80080b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80080ae:	2302      	movs	r3, #2
 80080b0:	e0ff      	b.n	80082b2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2201      	movs	r2, #1
 80080b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2b14      	cmp	r3, #20
 80080be:	f200 80f0 	bhi.w	80082a2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80080c2:	a201      	add	r2, pc, #4	@ (adr r2, 80080c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80080c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080c8:	0800811d 	.word	0x0800811d
 80080cc:	080082a3 	.word	0x080082a3
 80080d0:	080082a3 	.word	0x080082a3
 80080d4:	080082a3 	.word	0x080082a3
 80080d8:	0800815d 	.word	0x0800815d
 80080dc:	080082a3 	.word	0x080082a3
 80080e0:	080082a3 	.word	0x080082a3
 80080e4:	080082a3 	.word	0x080082a3
 80080e8:	0800819f 	.word	0x0800819f
 80080ec:	080082a3 	.word	0x080082a3
 80080f0:	080082a3 	.word	0x080082a3
 80080f4:	080082a3 	.word	0x080082a3
 80080f8:	080081df 	.word	0x080081df
 80080fc:	080082a3 	.word	0x080082a3
 8008100:	080082a3 	.word	0x080082a3
 8008104:	080082a3 	.word	0x080082a3
 8008108:	08008221 	.word	0x08008221
 800810c:	080082a3 	.word	0x080082a3
 8008110:	080082a3 	.word	0x080082a3
 8008114:	080082a3 	.word	0x080082a3
 8008118:	08008261 	.word	0x08008261
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	68b9      	ldr	r1, [r7, #8]
 8008122:	4618      	mov	r0, r3
 8008124:	f000 f98e 	bl	8008444 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	699a      	ldr	r2, [r3, #24]
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f042 0208 	orr.w	r2, r2, #8
 8008136:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	699a      	ldr	r2, [r3, #24]
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f022 0204 	bic.w	r2, r2, #4
 8008146:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	6999      	ldr	r1, [r3, #24]
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	691a      	ldr	r2, [r3, #16]
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	430a      	orrs	r2, r1
 8008158:	619a      	str	r2, [r3, #24]
      break;
 800815a:	e0a5      	b.n	80082a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	68b9      	ldr	r1, [r7, #8]
 8008162:	4618      	mov	r0, r3
 8008164:	f000 f9fe 	bl	8008564 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	699a      	ldr	r2, [r3, #24]
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008176:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	699a      	ldr	r2, [r3, #24]
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008186:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	6999      	ldr	r1, [r3, #24]
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	691b      	ldr	r3, [r3, #16]
 8008192:	021a      	lsls	r2, r3, #8
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	430a      	orrs	r2, r1
 800819a:	619a      	str	r2, [r3, #24]
      break;
 800819c:	e084      	b.n	80082a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	68b9      	ldr	r1, [r7, #8]
 80081a4:	4618      	mov	r0, r3
 80081a6:	f000 fa67 	bl	8008678 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	69da      	ldr	r2, [r3, #28]
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f042 0208 	orr.w	r2, r2, #8
 80081b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	69da      	ldr	r2, [r3, #28]
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f022 0204 	bic.w	r2, r2, #4
 80081c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	69d9      	ldr	r1, [r3, #28]
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	691a      	ldr	r2, [r3, #16]
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	430a      	orrs	r2, r1
 80081da:	61da      	str	r2, [r3, #28]
      break;
 80081dc:	e064      	b.n	80082a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	68b9      	ldr	r1, [r7, #8]
 80081e4:	4618      	mov	r0, r3
 80081e6:	f000 facf 	bl	8008788 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	69da      	ldr	r2, [r3, #28]
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80081f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	69da      	ldr	r2, [r3, #28]
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008208:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	69d9      	ldr	r1, [r3, #28]
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	691b      	ldr	r3, [r3, #16]
 8008214:	021a      	lsls	r2, r3, #8
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	430a      	orrs	r2, r1
 800821c:	61da      	str	r2, [r3, #28]
      break;
 800821e:	e043      	b.n	80082a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	68b9      	ldr	r1, [r7, #8]
 8008226:	4618      	mov	r0, r3
 8008228:	f000 fb38 	bl	800889c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f042 0208 	orr.w	r2, r2, #8
 800823a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f022 0204 	bic.w	r2, r2, #4
 800824a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008252:	68bb      	ldr	r3, [r7, #8]
 8008254:	691a      	ldr	r2, [r3, #16]
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	430a      	orrs	r2, r1
 800825c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800825e:	e023      	b.n	80082a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	68b9      	ldr	r1, [r7, #8]
 8008266:	4618      	mov	r0, r3
 8008268:	f000 fb7c 	bl	8008964 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800827a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800828a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	691b      	ldr	r3, [r3, #16]
 8008296:	021a      	lsls	r2, r3, #8
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	430a      	orrs	r2, r1
 800829e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80082a0:	e002      	b.n	80082a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80082a2:	2301      	movs	r3, #1
 80082a4:	75fb      	strb	r3, [r7, #23]
      break;
 80082a6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	2200      	movs	r2, #0
 80082ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80082b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80082b2:	4618      	mov	r0, r3
 80082b4:	3718      	adds	r7, #24
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}
 80082ba:	bf00      	nop

080082bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80082bc:	b480      	push	{r7}
 80082be:	b083      	sub	sp, #12
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80082c4:	bf00      	nop
 80082c6:	370c      	adds	r7, #12
 80082c8:	46bd      	mov	sp, r7
 80082ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ce:	4770      	bx	lr

080082d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80082d0:	b480      	push	{r7}
 80082d2:	b083      	sub	sp, #12
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80082d8:	bf00      	nop
 80082da:	370c      	adds	r7, #12
 80082dc:	46bd      	mov	sp, r7
 80082de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e2:	4770      	bx	lr

080082e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80082e4:	b480      	push	{r7}
 80082e6:	b083      	sub	sp, #12
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80082ec:	bf00      	nop
 80082ee:	370c      	adds	r7, #12
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr

080082f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b083      	sub	sp, #12
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008300:	bf00      	nop
 8008302:	370c      	adds	r7, #12
 8008304:	46bd      	mov	sp, r7
 8008306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830a:	4770      	bx	lr

0800830c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800830c:	b480      	push	{r7}
 800830e:	b085      	sub	sp, #20
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	4a42      	ldr	r2, [pc, #264]	@ (8008428 <TIM_Base_SetConfig+0x11c>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d00f      	beq.n	8008344 <TIM_Base_SetConfig+0x38>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800832a:	d00b      	beq.n	8008344 <TIM_Base_SetConfig+0x38>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	4a3f      	ldr	r2, [pc, #252]	@ (800842c <TIM_Base_SetConfig+0x120>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d007      	beq.n	8008344 <TIM_Base_SetConfig+0x38>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	4a3e      	ldr	r2, [pc, #248]	@ (8008430 <TIM_Base_SetConfig+0x124>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d003      	beq.n	8008344 <TIM_Base_SetConfig+0x38>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	4a3d      	ldr	r2, [pc, #244]	@ (8008434 <TIM_Base_SetConfig+0x128>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d108      	bne.n	8008356 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800834a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	685b      	ldr	r3, [r3, #4]
 8008350:	68fa      	ldr	r2, [r7, #12]
 8008352:	4313      	orrs	r3, r2
 8008354:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	4a33      	ldr	r2, [pc, #204]	@ (8008428 <TIM_Base_SetConfig+0x11c>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d01b      	beq.n	8008396 <TIM_Base_SetConfig+0x8a>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008364:	d017      	beq.n	8008396 <TIM_Base_SetConfig+0x8a>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	4a30      	ldr	r2, [pc, #192]	@ (800842c <TIM_Base_SetConfig+0x120>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d013      	beq.n	8008396 <TIM_Base_SetConfig+0x8a>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	4a2f      	ldr	r2, [pc, #188]	@ (8008430 <TIM_Base_SetConfig+0x124>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d00f      	beq.n	8008396 <TIM_Base_SetConfig+0x8a>
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	4a2e      	ldr	r2, [pc, #184]	@ (8008434 <TIM_Base_SetConfig+0x128>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d00b      	beq.n	8008396 <TIM_Base_SetConfig+0x8a>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	4a2d      	ldr	r2, [pc, #180]	@ (8008438 <TIM_Base_SetConfig+0x12c>)
 8008382:	4293      	cmp	r3, r2
 8008384:	d007      	beq.n	8008396 <TIM_Base_SetConfig+0x8a>
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	4a2c      	ldr	r2, [pc, #176]	@ (800843c <TIM_Base_SetConfig+0x130>)
 800838a:	4293      	cmp	r3, r2
 800838c:	d003      	beq.n	8008396 <TIM_Base_SetConfig+0x8a>
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	4a2b      	ldr	r2, [pc, #172]	@ (8008440 <TIM_Base_SetConfig+0x134>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d108      	bne.n	80083a8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800839c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	68db      	ldr	r3, [r3, #12]
 80083a2:	68fa      	ldr	r2, [r7, #12]
 80083a4:	4313      	orrs	r3, r2
 80083a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	695b      	ldr	r3, [r3, #20]
 80083b2:	4313      	orrs	r3, r2
 80083b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	68fa      	ldr	r2, [r7, #12]
 80083ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	689a      	ldr	r2, [r3, #8]
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	681a      	ldr	r2, [r3, #0]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	4a16      	ldr	r2, [pc, #88]	@ (8008428 <TIM_Base_SetConfig+0x11c>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d00f      	beq.n	80083f4 <TIM_Base_SetConfig+0xe8>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	4a17      	ldr	r2, [pc, #92]	@ (8008434 <TIM_Base_SetConfig+0x128>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d00b      	beq.n	80083f4 <TIM_Base_SetConfig+0xe8>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	4a16      	ldr	r2, [pc, #88]	@ (8008438 <TIM_Base_SetConfig+0x12c>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d007      	beq.n	80083f4 <TIM_Base_SetConfig+0xe8>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	4a15      	ldr	r2, [pc, #84]	@ (800843c <TIM_Base_SetConfig+0x130>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d003      	beq.n	80083f4 <TIM_Base_SetConfig+0xe8>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	4a14      	ldr	r2, [pc, #80]	@ (8008440 <TIM_Base_SetConfig+0x134>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d103      	bne.n	80083fc <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	691a      	ldr	r2, [r3, #16]
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2201      	movs	r2, #1
 8008400:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	691b      	ldr	r3, [r3, #16]
 8008406:	f003 0301 	and.w	r3, r3, #1
 800840a:	2b01      	cmp	r3, #1
 800840c:	d105      	bne.n	800841a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	691b      	ldr	r3, [r3, #16]
 8008412:	f023 0201 	bic.w	r2, r3, #1
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	611a      	str	r2, [r3, #16]
  }
}
 800841a:	bf00      	nop
 800841c:	3714      	adds	r7, #20
 800841e:	46bd      	mov	sp, r7
 8008420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008424:	4770      	bx	lr
 8008426:	bf00      	nop
 8008428:	40012c00 	.word	0x40012c00
 800842c:	40000400 	.word	0x40000400
 8008430:	40000800 	.word	0x40000800
 8008434:	40013400 	.word	0x40013400
 8008438:	40014000 	.word	0x40014000
 800843c:	40014400 	.word	0x40014400
 8008440:	40014800 	.word	0x40014800

08008444 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008444:	b480      	push	{r7}
 8008446:	b087      	sub	sp, #28
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6a1b      	ldr	r3, [r3, #32]
 8008452:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	6a1b      	ldr	r3, [r3, #32]
 8008458:	f023 0201 	bic.w	r2, r3, #1
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	699b      	ldr	r3, [r3, #24]
 800846a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008472:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008476:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	f023 0303 	bic.w	r3, r3, #3
 800847e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	68fa      	ldr	r2, [r7, #12]
 8008486:	4313      	orrs	r3, r2
 8008488:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800848a:	697b      	ldr	r3, [r7, #20]
 800848c:	f023 0302 	bic.w	r3, r3, #2
 8008490:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	689b      	ldr	r3, [r3, #8]
 8008496:	697a      	ldr	r2, [r7, #20]
 8008498:	4313      	orrs	r3, r2
 800849a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	4a2c      	ldr	r2, [pc, #176]	@ (8008550 <TIM_OC1_SetConfig+0x10c>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d00f      	beq.n	80084c4 <TIM_OC1_SetConfig+0x80>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	4a2b      	ldr	r2, [pc, #172]	@ (8008554 <TIM_OC1_SetConfig+0x110>)
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d00b      	beq.n	80084c4 <TIM_OC1_SetConfig+0x80>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	4a2a      	ldr	r2, [pc, #168]	@ (8008558 <TIM_OC1_SetConfig+0x114>)
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d007      	beq.n	80084c4 <TIM_OC1_SetConfig+0x80>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	4a29      	ldr	r2, [pc, #164]	@ (800855c <TIM_OC1_SetConfig+0x118>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d003      	beq.n	80084c4 <TIM_OC1_SetConfig+0x80>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	4a28      	ldr	r2, [pc, #160]	@ (8008560 <TIM_OC1_SetConfig+0x11c>)
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d10c      	bne.n	80084de <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80084c4:	697b      	ldr	r3, [r7, #20]
 80084c6:	f023 0308 	bic.w	r3, r3, #8
 80084ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	68db      	ldr	r3, [r3, #12]
 80084d0:	697a      	ldr	r2, [r7, #20]
 80084d2:	4313      	orrs	r3, r2
 80084d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	f023 0304 	bic.w	r3, r3, #4
 80084dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	4a1b      	ldr	r2, [pc, #108]	@ (8008550 <TIM_OC1_SetConfig+0x10c>)
 80084e2:	4293      	cmp	r3, r2
 80084e4:	d00f      	beq.n	8008506 <TIM_OC1_SetConfig+0xc2>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	4a1a      	ldr	r2, [pc, #104]	@ (8008554 <TIM_OC1_SetConfig+0x110>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d00b      	beq.n	8008506 <TIM_OC1_SetConfig+0xc2>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	4a19      	ldr	r2, [pc, #100]	@ (8008558 <TIM_OC1_SetConfig+0x114>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d007      	beq.n	8008506 <TIM_OC1_SetConfig+0xc2>
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	4a18      	ldr	r2, [pc, #96]	@ (800855c <TIM_OC1_SetConfig+0x118>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d003      	beq.n	8008506 <TIM_OC1_SetConfig+0xc2>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	4a17      	ldr	r2, [pc, #92]	@ (8008560 <TIM_OC1_SetConfig+0x11c>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d111      	bne.n	800852a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800850c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008514:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	695b      	ldr	r3, [r3, #20]
 800851a:	693a      	ldr	r2, [r7, #16]
 800851c:	4313      	orrs	r3, r2
 800851e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	699b      	ldr	r3, [r3, #24]
 8008524:	693a      	ldr	r2, [r7, #16]
 8008526:	4313      	orrs	r3, r2
 8008528:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	693a      	ldr	r2, [r7, #16]
 800852e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	68fa      	ldr	r2, [r7, #12]
 8008534:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	685a      	ldr	r2, [r3, #4]
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	697a      	ldr	r2, [r7, #20]
 8008542:	621a      	str	r2, [r3, #32]
}
 8008544:	bf00      	nop
 8008546:	371c      	adds	r7, #28
 8008548:	46bd      	mov	sp, r7
 800854a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854e:	4770      	bx	lr
 8008550:	40012c00 	.word	0x40012c00
 8008554:	40013400 	.word	0x40013400
 8008558:	40014000 	.word	0x40014000
 800855c:	40014400 	.word	0x40014400
 8008560:	40014800 	.word	0x40014800

08008564 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008564:	b480      	push	{r7}
 8008566:	b087      	sub	sp, #28
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
 800856c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6a1b      	ldr	r3, [r3, #32]
 8008572:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6a1b      	ldr	r3, [r3, #32]
 8008578:	f023 0210 	bic.w	r2, r3, #16
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	685b      	ldr	r3, [r3, #4]
 8008584:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	699b      	ldr	r3, [r3, #24]
 800858a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008592:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008596:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800859e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	021b      	lsls	r3, r3, #8
 80085a6:	68fa      	ldr	r2, [r7, #12]
 80085a8:	4313      	orrs	r3, r2
 80085aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	f023 0320 	bic.w	r3, r3, #32
 80085b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	689b      	ldr	r3, [r3, #8]
 80085b8:	011b      	lsls	r3, r3, #4
 80085ba:	697a      	ldr	r2, [r7, #20]
 80085bc:	4313      	orrs	r3, r2
 80085be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	4a28      	ldr	r2, [pc, #160]	@ (8008664 <TIM_OC2_SetConfig+0x100>)
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d003      	beq.n	80085d0 <TIM_OC2_SetConfig+0x6c>
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	4a27      	ldr	r2, [pc, #156]	@ (8008668 <TIM_OC2_SetConfig+0x104>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d10d      	bne.n	80085ec <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80085d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	68db      	ldr	r3, [r3, #12]
 80085dc:	011b      	lsls	r3, r3, #4
 80085de:	697a      	ldr	r2, [r7, #20]
 80085e0:	4313      	orrs	r3, r2
 80085e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80085e4:	697b      	ldr	r3, [r7, #20]
 80085e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	4a1d      	ldr	r2, [pc, #116]	@ (8008664 <TIM_OC2_SetConfig+0x100>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d00f      	beq.n	8008614 <TIM_OC2_SetConfig+0xb0>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	4a1c      	ldr	r2, [pc, #112]	@ (8008668 <TIM_OC2_SetConfig+0x104>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d00b      	beq.n	8008614 <TIM_OC2_SetConfig+0xb0>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	4a1b      	ldr	r2, [pc, #108]	@ (800866c <TIM_OC2_SetConfig+0x108>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d007      	beq.n	8008614 <TIM_OC2_SetConfig+0xb0>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	4a1a      	ldr	r2, [pc, #104]	@ (8008670 <TIM_OC2_SetConfig+0x10c>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d003      	beq.n	8008614 <TIM_OC2_SetConfig+0xb0>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	4a19      	ldr	r2, [pc, #100]	@ (8008674 <TIM_OC2_SetConfig+0x110>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d113      	bne.n	800863c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800861a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800861c:	693b      	ldr	r3, [r7, #16]
 800861e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008622:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	695b      	ldr	r3, [r3, #20]
 8008628:	009b      	lsls	r3, r3, #2
 800862a:	693a      	ldr	r2, [r7, #16]
 800862c:	4313      	orrs	r3, r2
 800862e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	699b      	ldr	r3, [r3, #24]
 8008634:	009b      	lsls	r3, r3, #2
 8008636:	693a      	ldr	r2, [r7, #16]
 8008638:	4313      	orrs	r3, r2
 800863a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	693a      	ldr	r2, [r7, #16]
 8008640:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	68fa      	ldr	r2, [r7, #12]
 8008646:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	685a      	ldr	r2, [r3, #4]
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	697a      	ldr	r2, [r7, #20]
 8008654:	621a      	str	r2, [r3, #32]
}
 8008656:	bf00      	nop
 8008658:	371c      	adds	r7, #28
 800865a:	46bd      	mov	sp, r7
 800865c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008660:	4770      	bx	lr
 8008662:	bf00      	nop
 8008664:	40012c00 	.word	0x40012c00
 8008668:	40013400 	.word	0x40013400
 800866c:	40014000 	.word	0x40014000
 8008670:	40014400 	.word	0x40014400
 8008674:	40014800 	.word	0x40014800

08008678 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008678:	b480      	push	{r7}
 800867a:	b087      	sub	sp, #28
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
 8008680:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6a1b      	ldr	r3, [r3, #32]
 8008686:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6a1b      	ldr	r3, [r3, #32]
 800868c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	685b      	ldr	r3, [r3, #4]
 8008698:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	69db      	ldr	r3, [r3, #28]
 800869e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80086a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	f023 0303 	bic.w	r3, r3, #3
 80086b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	68fa      	ldr	r2, [r7, #12]
 80086ba:	4313      	orrs	r3, r2
 80086bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80086be:	697b      	ldr	r3, [r7, #20]
 80086c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80086c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	689b      	ldr	r3, [r3, #8]
 80086ca:	021b      	lsls	r3, r3, #8
 80086cc:	697a      	ldr	r2, [r7, #20]
 80086ce:	4313      	orrs	r3, r2
 80086d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	4a27      	ldr	r2, [pc, #156]	@ (8008774 <TIM_OC3_SetConfig+0xfc>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d003      	beq.n	80086e2 <TIM_OC3_SetConfig+0x6a>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	4a26      	ldr	r2, [pc, #152]	@ (8008778 <TIM_OC3_SetConfig+0x100>)
 80086de:	4293      	cmp	r3, r2
 80086e0:	d10d      	bne.n	80086fe <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80086e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	68db      	ldr	r3, [r3, #12]
 80086ee:	021b      	lsls	r3, r3, #8
 80086f0:	697a      	ldr	r2, [r7, #20]
 80086f2:	4313      	orrs	r3, r2
 80086f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80086fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	4a1c      	ldr	r2, [pc, #112]	@ (8008774 <TIM_OC3_SetConfig+0xfc>)
 8008702:	4293      	cmp	r3, r2
 8008704:	d00f      	beq.n	8008726 <TIM_OC3_SetConfig+0xae>
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	4a1b      	ldr	r2, [pc, #108]	@ (8008778 <TIM_OC3_SetConfig+0x100>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d00b      	beq.n	8008726 <TIM_OC3_SetConfig+0xae>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	4a1a      	ldr	r2, [pc, #104]	@ (800877c <TIM_OC3_SetConfig+0x104>)
 8008712:	4293      	cmp	r3, r2
 8008714:	d007      	beq.n	8008726 <TIM_OC3_SetConfig+0xae>
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	4a19      	ldr	r2, [pc, #100]	@ (8008780 <TIM_OC3_SetConfig+0x108>)
 800871a:	4293      	cmp	r3, r2
 800871c:	d003      	beq.n	8008726 <TIM_OC3_SetConfig+0xae>
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	4a18      	ldr	r2, [pc, #96]	@ (8008784 <TIM_OC3_SetConfig+0x10c>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d113      	bne.n	800874e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800872c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800872e:	693b      	ldr	r3, [r7, #16]
 8008730:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008734:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	695b      	ldr	r3, [r3, #20]
 800873a:	011b      	lsls	r3, r3, #4
 800873c:	693a      	ldr	r2, [r7, #16]
 800873e:	4313      	orrs	r3, r2
 8008740:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	699b      	ldr	r3, [r3, #24]
 8008746:	011b      	lsls	r3, r3, #4
 8008748:	693a      	ldr	r2, [r7, #16]
 800874a:	4313      	orrs	r3, r2
 800874c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	693a      	ldr	r2, [r7, #16]
 8008752:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	68fa      	ldr	r2, [r7, #12]
 8008758:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	685a      	ldr	r2, [r3, #4]
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	697a      	ldr	r2, [r7, #20]
 8008766:	621a      	str	r2, [r3, #32]
}
 8008768:	bf00      	nop
 800876a:	371c      	adds	r7, #28
 800876c:	46bd      	mov	sp, r7
 800876e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008772:	4770      	bx	lr
 8008774:	40012c00 	.word	0x40012c00
 8008778:	40013400 	.word	0x40013400
 800877c:	40014000 	.word	0x40014000
 8008780:	40014400 	.word	0x40014400
 8008784:	40014800 	.word	0x40014800

08008788 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008788:	b480      	push	{r7}
 800878a:	b087      	sub	sp, #28
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
 8008790:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6a1b      	ldr	r3, [r3, #32]
 8008796:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6a1b      	ldr	r3, [r3, #32]
 800879c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	69db      	ldr	r3, [r3, #28]
 80087ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80087b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80087ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	021b      	lsls	r3, r3, #8
 80087ca:	68fa      	ldr	r2, [r7, #12]
 80087cc:	4313      	orrs	r3, r2
 80087ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80087d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	689b      	ldr	r3, [r3, #8]
 80087dc:	031b      	lsls	r3, r3, #12
 80087de:	697a      	ldr	r2, [r7, #20]
 80087e0:	4313      	orrs	r3, r2
 80087e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	4a28      	ldr	r2, [pc, #160]	@ (8008888 <TIM_OC4_SetConfig+0x100>)
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d003      	beq.n	80087f4 <TIM_OC4_SetConfig+0x6c>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	4a27      	ldr	r2, [pc, #156]	@ (800888c <TIM_OC4_SetConfig+0x104>)
 80087f0:	4293      	cmp	r3, r2
 80087f2:	d10d      	bne.n	8008810 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80087f4:	697b      	ldr	r3, [r7, #20]
 80087f6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80087fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	68db      	ldr	r3, [r3, #12]
 8008800:	031b      	lsls	r3, r3, #12
 8008802:	697a      	ldr	r2, [r7, #20]
 8008804:	4313      	orrs	r3, r2
 8008806:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800880e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	4a1d      	ldr	r2, [pc, #116]	@ (8008888 <TIM_OC4_SetConfig+0x100>)
 8008814:	4293      	cmp	r3, r2
 8008816:	d00f      	beq.n	8008838 <TIM_OC4_SetConfig+0xb0>
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	4a1c      	ldr	r2, [pc, #112]	@ (800888c <TIM_OC4_SetConfig+0x104>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d00b      	beq.n	8008838 <TIM_OC4_SetConfig+0xb0>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	4a1b      	ldr	r2, [pc, #108]	@ (8008890 <TIM_OC4_SetConfig+0x108>)
 8008824:	4293      	cmp	r3, r2
 8008826:	d007      	beq.n	8008838 <TIM_OC4_SetConfig+0xb0>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	4a1a      	ldr	r2, [pc, #104]	@ (8008894 <TIM_OC4_SetConfig+0x10c>)
 800882c:	4293      	cmp	r3, r2
 800882e:	d003      	beq.n	8008838 <TIM_OC4_SetConfig+0xb0>
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	4a19      	ldr	r2, [pc, #100]	@ (8008898 <TIM_OC4_SetConfig+0x110>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d113      	bne.n	8008860 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008838:	693b      	ldr	r3, [r7, #16]
 800883a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800883e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008840:	693b      	ldr	r3, [r7, #16]
 8008842:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008846:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	695b      	ldr	r3, [r3, #20]
 800884c:	019b      	lsls	r3, r3, #6
 800884e:	693a      	ldr	r2, [r7, #16]
 8008850:	4313      	orrs	r3, r2
 8008852:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	699b      	ldr	r3, [r3, #24]
 8008858:	019b      	lsls	r3, r3, #6
 800885a:	693a      	ldr	r2, [r7, #16]
 800885c:	4313      	orrs	r3, r2
 800885e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	693a      	ldr	r2, [r7, #16]
 8008864:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	68fa      	ldr	r2, [r7, #12]
 800886a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	685a      	ldr	r2, [r3, #4]
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	697a      	ldr	r2, [r7, #20]
 8008878:	621a      	str	r2, [r3, #32]
}
 800887a:	bf00      	nop
 800887c:	371c      	adds	r7, #28
 800887e:	46bd      	mov	sp, r7
 8008880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008884:	4770      	bx	lr
 8008886:	bf00      	nop
 8008888:	40012c00 	.word	0x40012c00
 800888c:	40013400 	.word	0x40013400
 8008890:	40014000 	.word	0x40014000
 8008894:	40014400 	.word	0x40014400
 8008898:	40014800 	.word	0x40014800

0800889c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800889c:	b480      	push	{r7}
 800889e:	b087      	sub	sp, #28
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
 80088a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6a1b      	ldr	r3, [r3, #32]
 80088aa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6a1b      	ldr	r3, [r3, #32]
 80088b0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	685b      	ldr	r3, [r3, #4]
 80088bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80088ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	68fa      	ldr	r2, [r7, #12]
 80088d6:	4313      	orrs	r3, r2
 80088d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80088da:	693b      	ldr	r3, [r7, #16]
 80088dc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80088e0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	689b      	ldr	r3, [r3, #8]
 80088e6:	041b      	lsls	r3, r3, #16
 80088e8:	693a      	ldr	r2, [r7, #16]
 80088ea:	4313      	orrs	r3, r2
 80088ec:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	4a17      	ldr	r2, [pc, #92]	@ (8008950 <TIM_OC5_SetConfig+0xb4>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d00f      	beq.n	8008916 <TIM_OC5_SetConfig+0x7a>
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	4a16      	ldr	r2, [pc, #88]	@ (8008954 <TIM_OC5_SetConfig+0xb8>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d00b      	beq.n	8008916 <TIM_OC5_SetConfig+0x7a>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	4a15      	ldr	r2, [pc, #84]	@ (8008958 <TIM_OC5_SetConfig+0xbc>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d007      	beq.n	8008916 <TIM_OC5_SetConfig+0x7a>
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	4a14      	ldr	r2, [pc, #80]	@ (800895c <TIM_OC5_SetConfig+0xc0>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d003      	beq.n	8008916 <TIM_OC5_SetConfig+0x7a>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	4a13      	ldr	r2, [pc, #76]	@ (8008960 <TIM_OC5_SetConfig+0xc4>)
 8008912:	4293      	cmp	r3, r2
 8008914:	d109      	bne.n	800892a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800891c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	695b      	ldr	r3, [r3, #20]
 8008922:	021b      	lsls	r3, r3, #8
 8008924:	697a      	ldr	r2, [r7, #20]
 8008926:	4313      	orrs	r3, r2
 8008928:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	697a      	ldr	r2, [r7, #20]
 800892e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	68fa      	ldr	r2, [r7, #12]
 8008934:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	685a      	ldr	r2, [r3, #4]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	693a      	ldr	r2, [r7, #16]
 8008942:	621a      	str	r2, [r3, #32]
}
 8008944:	bf00      	nop
 8008946:	371c      	adds	r7, #28
 8008948:	46bd      	mov	sp, r7
 800894a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894e:	4770      	bx	lr
 8008950:	40012c00 	.word	0x40012c00
 8008954:	40013400 	.word	0x40013400
 8008958:	40014000 	.word	0x40014000
 800895c:	40014400 	.word	0x40014400
 8008960:	40014800 	.word	0x40014800

08008964 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008964:	b480      	push	{r7}
 8008966:	b087      	sub	sp, #28
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
 800896c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6a1b      	ldr	r3, [r3, #32]
 8008972:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6a1b      	ldr	r3, [r3, #32]
 8008978:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800898a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008992:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008996:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	021b      	lsls	r3, r3, #8
 800899e:	68fa      	ldr	r2, [r7, #12]
 80089a0:	4313      	orrs	r3, r2
 80089a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80089a4:	693b      	ldr	r3, [r7, #16]
 80089a6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80089aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	689b      	ldr	r3, [r3, #8]
 80089b0:	051b      	lsls	r3, r3, #20
 80089b2:	693a      	ldr	r2, [r7, #16]
 80089b4:	4313      	orrs	r3, r2
 80089b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	4a18      	ldr	r2, [pc, #96]	@ (8008a1c <TIM_OC6_SetConfig+0xb8>)
 80089bc:	4293      	cmp	r3, r2
 80089be:	d00f      	beq.n	80089e0 <TIM_OC6_SetConfig+0x7c>
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	4a17      	ldr	r2, [pc, #92]	@ (8008a20 <TIM_OC6_SetConfig+0xbc>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d00b      	beq.n	80089e0 <TIM_OC6_SetConfig+0x7c>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	4a16      	ldr	r2, [pc, #88]	@ (8008a24 <TIM_OC6_SetConfig+0xc0>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d007      	beq.n	80089e0 <TIM_OC6_SetConfig+0x7c>
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	4a15      	ldr	r2, [pc, #84]	@ (8008a28 <TIM_OC6_SetConfig+0xc4>)
 80089d4:	4293      	cmp	r3, r2
 80089d6:	d003      	beq.n	80089e0 <TIM_OC6_SetConfig+0x7c>
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	4a14      	ldr	r2, [pc, #80]	@ (8008a2c <TIM_OC6_SetConfig+0xc8>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d109      	bne.n	80089f4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80089e0:	697b      	ldr	r3, [r7, #20]
 80089e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80089e6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	695b      	ldr	r3, [r3, #20]
 80089ec:	029b      	lsls	r3, r3, #10
 80089ee:	697a      	ldr	r2, [r7, #20]
 80089f0:	4313      	orrs	r3, r2
 80089f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	697a      	ldr	r2, [r7, #20]
 80089f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	68fa      	ldr	r2, [r7, #12]
 80089fe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	685a      	ldr	r2, [r3, #4]
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	693a      	ldr	r2, [r7, #16]
 8008a0c:	621a      	str	r2, [r3, #32]
}
 8008a0e:	bf00      	nop
 8008a10:	371c      	adds	r7, #28
 8008a12:	46bd      	mov	sp, r7
 8008a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a18:	4770      	bx	lr
 8008a1a:	bf00      	nop
 8008a1c:	40012c00 	.word	0x40012c00
 8008a20:	40013400 	.word	0x40013400
 8008a24:	40014000 	.word	0x40014000
 8008a28:	40014400 	.word	0x40014400
 8008a2c:	40014800 	.word	0x40014800

08008a30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008a30:	b480      	push	{r7}
 8008a32:	b087      	sub	sp, #28
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	60f8      	str	r0, [r7, #12]
 8008a38:	60b9      	str	r1, [r7, #8]
 8008a3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	f003 031f 	and.w	r3, r3, #31
 8008a42:	2201      	movs	r2, #1
 8008a44:	fa02 f303 	lsl.w	r3, r2, r3
 8008a48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	6a1a      	ldr	r2, [r3, #32]
 8008a4e:	697b      	ldr	r3, [r7, #20]
 8008a50:	43db      	mvns	r3, r3
 8008a52:	401a      	ands	r2, r3
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	6a1a      	ldr	r2, [r3, #32]
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	f003 031f 	and.w	r3, r3, #31
 8008a62:	6879      	ldr	r1, [r7, #4]
 8008a64:	fa01 f303 	lsl.w	r3, r1, r3
 8008a68:	431a      	orrs	r2, r3
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	621a      	str	r2, [r3, #32]
}
 8008a6e:	bf00      	nop
 8008a70:	371c      	adds	r7, #28
 8008a72:	46bd      	mov	sp, r7
 8008a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a78:	4770      	bx	lr
	...

08008a7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a7c:	b480      	push	{r7}
 8008a7e:	b085      	sub	sp, #20
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
 8008a84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a8c:	2b01      	cmp	r3, #1
 8008a8e:	d101      	bne.n	8008a94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008a90:	2302      	movs	r3, #2
 8008a92:	e065      	b.n	8008b60 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2201      	movs	r2, #1
 8008a98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2202      	movs	r2, #2
 8008aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	685b      	ldr	r3, [r3, #4]
 8008aaa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	689b      	ldr	r3, [r3, #8]
 8008ab2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4a2c      	ldr	r2, [pc, #176]	@ (8008b6c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d004      	beq.n	8008ac8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4a2b      	ldr	r2, [pc, #172]	@ (8008b70 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d108      	bne.n	8008ada <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008ace:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	685b      	ldr	r3, [r3, #4]
 8008ad4:	68fa      	ldr	r2, [r7, #12]
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008ae0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ae4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	68fa      	ldr	r2, [r7, #12]
 8008aec:	4313      	orrs	r3, r2
 8008aee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	68fa      	ldr	r2, [r7, #12]
 8008af6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	4a1b      	ldr	r2, [pc, #108]	@ (8008b6c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008afe:	4293      	cmp	r3, r2
 8008b00:	d018      	beq.n	8008b34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b0a:	d013      	beq.n	8008b34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a18      	ldr	r2, [pc, #96]	@ (8008b74 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008b12:	4293      	cmp	r3, r2
 8008b14:	d00e      	beq.n	8008b34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	4a17      	ldr	r2, [pc, #92]	@ (8008b78 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008b1c:	4293      	cmp	r3, r2
 8008b1e:	d009      	beq.n	8008b34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	4a12      	ldr	r2, [pc, #72]	@ (8008b70 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008b26:	4293      	cmp	r3, r2
 8008b28:	d004      	beq.n	8008b34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	4a13      	ldr	r2, [pc, #76]	@ (8008b7c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d10c      	bne.n	8008b4e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008b3a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	689b      	ldr	r3, [r3, #8]
 8008b40:	68ba      	ldr	r2, [r7, #8]
 8008b42:	4313      	orrs	r3, r2
 8008b44:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	68ba      	ldr	r2, [r7, #8]
 8008b4c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2201      	movs	r2, #1
 8008b52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008b5e:	2300      	movs	r3, #0
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	3714      	adds	r7, #20
 8008b64:	46bd      	mov	sp, r7
 8008b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6a:	4770      	bx	lr
 8008b6c:	40012c00 	.word	0x40012c00
 8008b70:	40013400 	.word	0x40013400
 8008b74:	40000400 	.word	0x40000400
 8008b78:	40000800 	.word	0x40000800
 8008b7c:	40014000 	.word	0x40014000

08008b80 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008b80:	b480      	push	{r7}
 8008b82:	b083      	sub	sp, #12
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008b88:	bf00      	nop
 8008b8a:	370c      	adds	r7, #12
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b92:	4770      	bx	lr

08008b94 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b083      	sub	sp, #12
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008b9c:	bf00      	nop
 8008b9e:	370c      	adds	r7, #12
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba6:	4770      	bx	lr

08008ba8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b083      	sub	sp, #12
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008bb0:	bf00      	nop
 8008bb2:	370c      	adds	r7, #12
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bba:	4770      	bx	lr

08008bbc <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b083      	sub	sp, #12
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008bc4:	bf00      	nop
 8008bc6:	370c      	adds	r7, #12
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bce:	4770      	bx	lr

08008bd0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b083      	sub	sp, #12
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008bd8:	bf00      	nop
 8008bda:	370c      	adds	r7, #12
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be2:	4770      	bx	lr

08008be4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b083      	sub	sp, #12
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008bec:	bf00      	nop
 8008bee:	370c      	adds	r7, #12
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf6:	4770      	bx	lr

08008bf8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008bf8:	b480      	push	{r7}
 8008bfa:	b083      	sub	sp, #12
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008c00:	bf00      	nop
 8008c02:	370c      	adds	r7, #12
 8008c04:	46bd      	mov	sp, r7
 8008c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0a:	4770      	bx	lr

08008c0c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b082      	sub	sp, #8
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d101      	bne.n	8008c1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	e042      	b.n	8008ca4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d106      	bne.n	8008c36 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008c30:	6878      	ldr	r0, [r7, #4]
 8008c32:	f7fb ff95 	bl	8004b60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2224      	movs	r2, #36	@ 0x24
 8008c3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	681a      	ldr	r2, [r3, #0]
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f022 0201 	bic.w	r2, r2, #1
 8008c4c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d002      	beq.n	8008c5c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f000 fc50 	bl	80094fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f000 f981 	bl	8008f64 <UART_SetConfig>
 8008c62:	4603      	mov	r3, r0
 8008c64:	2b01      	cmp	r3, #1
 8008c66:	d101      	bne.n	8008c6c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008c68:	2301      	movs	r3, #1
 8008c6a:	e01b      	b.n	8008ca4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	685a      	ldr	r2, [r3, #4]
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008c7a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	689a      	ldr	r2, [r3, #8]
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008c8a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	681a      	ldr	r2, [r3, #0]
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f042 0201 	orr.w	r2, r2, #1
 8008c9a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f000 fccf 	bl	8009640 <UART_CheckIdleState>
 8008ca2:	4603      	mov	r3, r0
}
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	3708      	adds	r7, #8
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bd80      	pop	{r7, pc}

08008cac <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b082      	sub	sp, #8
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d101      	bne.n	8008cbe <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8008cba:	2301      	movs	r3, #1
 8008cbc:	e04a      	b.n	8008d54 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d106      	bne.n	8008cd6 <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2200      	movs	r2, #0
 8008ccc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f7fb ff45 	bl	8004b60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2224      	movs	r2, #36	@ 0x24
 8008cda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	681a      	ldr	r2, [r3, #0]
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f022 0201 	bic.w	r2, r2, #1
 8008cec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d002      	beq.n	8008cfc <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f000 fc00 	bl	80094fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f000 f931 	bl	8008f64 <UART_SetConfig>
 8008d02:	4603      	mov	r3, r0
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d101      	bne.n	8008d0c <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 8008d08:	2301      	movs	r3, #1
 8008d0a:	e023      	b.n	8008d54 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	685a      	ldr	r2, [r3, #4]
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008d1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	689a      	ldr	r2, [r3, #8]
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8008d2a:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	689a      	ldr	r2, [r3, #8]
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f042 0208 	orr.w	r2, r2, #8
 8008d3a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	681a      	ldr	r2, [r3, #0]
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f042 0201 	orr.w	r2, r2, #1
 8008d4a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008d4c:	6878      	ldr	r0, [r7, #4]
 8008d4e:	f000 fc77 	bl	8009640 <UART_CheckIdleState>
 8008d52:	4603      	mov	r3, r0
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3708      	adds	r7, #8
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}

08008d5c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b08a      	sub	sp, #40	@ 0x28
 8008d60:	af02      	add	r7, sp, #8
 8008d62:	60f8      	str	r0, [r7, #12]
 8008d64:	60b9      	str	r1, [r7, #8]
 8008d66:	603b      	str	r3, [r7, #0]
 8008d68:	4613      	mov	r3, r2
 8008d6a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d72:	2b20      	cmp	r3, #32
 8008d74:	d17b      	bne.n	8008e6e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d76:	68bb      	ldr	r3, [r7, #8]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d002      	beq.n	8008d82 <HAL_UART_Transmit+0x26>
 8008d7c:	88fb      	ldrh	r3, [r7, #6]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d101      	bne.n	8008d86 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008d82:	2301      	movs	r3, #1
 8008d84:	e074      	b.n	8008e70 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	2200      	movs	r2, #0
 8008d8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	2221      	movs	r2, #33	@ 0x21
 8008d92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008d96:	f7fc f83d 	bl	8004e14 <HAL_GetTick>
 8008d9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	88fa      	ldrh	r2, [r7, #6]
 8008da0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	88fa      	ldrh	r2, [r7, #6]
 8008da8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	689b      	ldr	r3, [r3, #8]
 8008db0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008db4:	d108      	bne.n	8008dc8 <HAL_UART_Transmit+0x6c>
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	691b      	ldr	r3, [r3, #16]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d104      	bne.n	8008dc8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	61bb      	str	r3, [r7, #24]
 8008dc6:	e003      	b.n	8008dd0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008dc8:	68bb      	ldr	r3, [r7, #8]
 8008dca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008dcc:	2300      	movs	r3, #0
 8008dce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008dd0:	e030      	b.n	8008e34 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	9300      	str	r3, [sp, #0]
 8008dd6:	697b      	ldr	r3, [r7, #20]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	2180      	movs	r1, #128	@ 0x80
 8008ddc:	68f8      	ldr	r0, [r7, #12]
 8008dde:	f000 fcd9 	bl	8009794 <UART_WaitOnFlagUntilTimeout>
 8008de2:	4603      	mov	r3, r0
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d005      	beq.n	8008df4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	2220      	movs	r2, #32
 8008dec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008df0:	2303      	movs	r3, #3
 8008df2:	e03d      	b.n	8008e70 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008df4:	69fb      	ldr	r3, [r7, #28]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d10b      	bne.n	8008e12 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008dfa:	69bb      	ldr	r3, [r7, #24]
 8008dfc:	881b      	ldrh	r3, [r3, #0]
 8008dfe:	461a      	mov	r2, r3
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e08:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008e0a:	69bb      	ldr	r3, [r7, #24]
 8008e0c:	3302      	adds	r3, #2
 8008e0e:	61bb      	str	r3, [r7, #24]
 8008e10:	e007      	b.n	8008e22 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008e12:	69fb      	ldr	r3, [r7, #28]
 8008e14:	781a      	ldrb	r2, [r3, #0]
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008e1c:	69fb      	ldr	r3, [r7, #28]
 8008e1e:	3301      	adds	r3, #1
 8008e20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008e28:	b29b      	uxth	r3, r3
 8008e2a:	3b01      	subs	r3, #1
 8008e2c:	b29a      	uxth	r2, r3
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008e3a:	b29b      	uxth	r3, r3
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d1c8      	bne.n	8008dd2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	9300      	str	r3, [sp, #0]
 8008e44:	697b      	ldr	r3, [r7, #20]
 8008e46:	2200      	movs	r2, #0
 8008e48:	2140      	movs	r1, #64	@ 0x40
 8008e4a:	68f8      	ldr	r0, [r7, #12]
 8008e4c:	f000 fca2 	bl	8009794 <UART_WaitOnFlagUntilTimeout>
 8008e50:	4603      	mov	r3, r0
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d005      	beq.n	8008e62 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	2220      	movs	r2, #32
 8008e5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008e5e:	2303      	movs	r3, #3
 8008e60:	e006      	b.n	8008e70 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	2220      	movs	r2, #32
 8008e66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	e000      	b.n	8008e70 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008e6e:	2302      	movs	r3, #2
  }
}
 8008e70:	4618      	mov	r0, r3
 8008e72:	3720      	adds	r7, #32
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}

08008e78 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b08a      	sub	sp, #40	@ 0x28
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	60f8      	str	r0, [r7, #12]
 8008e80:	60b9      	str	r1, [r7, #8]
 8008e82:	4613      	mov	r3, r2
 8008e84:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e8c:	2b20      	cmp	r3, #32
 8008e8e:	d137      	bne.n	8008f00 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d002      	beq.n	8008e9c <HAL_UART_Receive_DMA+0x24>
 8008e96:	88fb      	ldrh	r3, [r7, #6]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d101      	bne.n	8008ea0 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8008e9c:	2301      	movs	r3, #1
 8008e9e:	e030      	b.n	8008f02 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4a18      	ldr	r2, [pc, #96]	@ (8008f0c <HAL_UART_Receive_DMA+0x94>)
 8008eac:	4293      	cmp	r3, r2
 8008eae:	d01f      	beq.n	8008ef0 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d018      	beq.n	8008ef0 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ec4:	697b      	ldr	r3, [r7, #20]
 8008ec6:	e853 3f00 	ldrex	r3, [r3]
 8008eca:	613b      	str	r3, [r7, #16]
   return(result);
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008ed2:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	461a      	mov	r2, r3
 8008eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008edc:	623b      	str	r3, [r7, #32]
 8008ede:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ee0:	69f9      	ldr	r1, [r7, #28]
 8008ee2:	6a3a      	ldr	r2, [r7, #32]
 8008ee4:	e841 2300 	strex	r3, r2, [r1]
 8008ee8:	61bb      	str	r3, [r7, #24]
   return(result);
 8008eea:	69bb      	ldr	r3, [r7, #24]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d1e6      	bne.n	8008ebe <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008ef0:	88fb      	ldrh	r3, [r7, #6]
 8008ef2:	461a      	mov	r2, r3
 8008ef4:	68b9      	ldr	r1, [r7, #8]
 8008ef6:	68f8      	ldr	r0, [r7, #12]
 8008ef8:	f000 fcba 	bl	8009870 <UART_Start_Receive_DMA>
 8008efc:	4603      	mov	r3, r0
 8008efe:	e000      	b.n	8008f02 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008f00:	2302      	movs	r3, #2
  }
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3728      	adds	r7, #40	@ 0x28
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}
 8008f0a:	bf00      	nop
 8008f0c:	40008000 	.word	0x40008000

08008f10 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008f10:	b480      	push	{r7}
 8008f12:	b083      	sub	sp, #12
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008f18:	bf00      	nop
 8008f1a:	370c      	adds	r7, #12
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f22:	4770      	bx	lr

08008f24 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008f24:	b480      	push	{r7}
 8008f26:	b083      	sub	sp, #12
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008f2c:	bf00      	nop
 8008f2e:	370c      	adds	r7, #12
 8008f30:	46bd      	mov	sp, r7
 8008f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f36:	4770      	bx	lr

08008f38 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b083      	sub	sp, #12
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008f40:	bf00      	nop
 8008f42:	370c      	adds	r7, #12
 8008f44:	46bd      	mov	sp, r7
 8008f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4a:	4770      	bx	lr

08008f4c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008f4c:	b480      	push	{r7}
 8008f4e:	b083      	sub	sp, #12
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
 8008f54:	460b      	mov	r3, r1
 8008f56:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008f58:	bf00      	nop
 8008f5a:	370c      	adds	r7, #12
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f62:	4770      	bx	lr

08008f64 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008f68:	b08c      	sub	sp, #48	@ 0x30
 8008f6a:	af00      	add	r7, sp, #0
 8008f6c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008f6e:	2300      	movs	r3, #0
 8008f70:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008f74:	697b      	ldr	r3, [r7, #20]
 8008f76:	689a      	ldr	r2, [r3, #8]
 8008f78:	697b      	ldr	r3, [r7, #20]
 8008f7a:	691b      	ldr	r3, [r3, #16]
 8008f7c:	431a      	orrs	r2, r3
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	695b      	ldr	r3, [r3, #20]
 8008f82:	431a      	orrs	r2, r3
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	69db      	ldr	r3, [r3, #28]
 8008f88:	4313      	orrs	r3, r2
 8008f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008f8c:	697b      	ldr	r3, [r7, #20]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	681a      	ldr	r2, [r3, #0]
 8008f92:	4bab      	ldr	r3, [pc, #684]	@ (8009240 <UART_SetConfig+0x2dc>)
 8008f94:	4013      	ands	r3, r2
 8008f96:	697a      	ldr	r2, [r7, #20]
 8008f98:	6812      	ldr	r2, [r2, #0]
 8008f9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f9c:	430b      	orrs	r3, r1
 8008f9e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008fa0:	697b      	ldr	r3, [r7, #20]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	685b      	ldr	r3, [r3, #4]
 8008fa6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008faa:	697b      	ldr	r3, [r7, #20]
 8008fac:	68da      	ldr	r2, [r3, #12]
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	430a      	orrs	r2, r1
 8008fb4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008fb6:	697b      	ldr	r3, [r7, #20]
 8008fb8:	699b      	ldr	r3, [r3, #24]
 8008fba:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	4aa0      	ldr	r2, [pc, #640]	@ (8009244 <UART_SetConfig+0x2e0>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d004      	beq.n	8008fd0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008fc6:	697b      	ldr	r3, [r7, #20]
 8008fc8:	6a1b      	ldr	r3, [r3, #32]
 8008fca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008fcc:	4313      	orrs	r3, r2
 8008fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	689b      	ldr	r3, [r3, #8]
 8008fd6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008fda:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008fde:	697a      	ldr	r2, [r7, #20]
 8008fe0:	6812      	ldr	r2, [r2, #0]
 8008fe2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008fe4:	430b      	orrs	r3, r1
 8008fe6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008fe8:	697b      	ldr	r3, [r7, #20]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fee:	f023 010f 	bic.w	r1, r3, #15
 8008ff2:	697b      	ldr	r3, [r7, #20]
 8008ff4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008ff6:	697b      	ldr	r3, [r7, #20]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	430a      	orrs	r2, r1
 8008ffc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008ffe:	697b      	ldr	r3, [r7, #20]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	4a91      	ldr	r2, [pc, #580]	@ (8009248 <UART_SetConfig+0x2e4>)
 8009004:	4293      	cmp	r3, r2
 8009006:	d125      	bne.n	8009054 <UART_SetConfig+0xf0>
 8009008:	4b90      	ldr	r3, [pc, #576]	@ (800924c <UART_SetConfig+0x2e8>)
 800900a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800900e:	f003 0303 	and.w	r3, r3, #3
 8009012:	2b03      	cmp	r3, #3
 8009014:	d81a      	bhi.n	800904c <UART_SetConfig+0xe8>
 8009016:	a201      	add	r2, pc, #4	@ (adr r2, 800901c <UART_SetConfig+0xb8>)
 8009018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800901c:	0800902d 	.word	0x0800902d
 8009020:	0800903d 	.word	0x0800903d
 8009024:	08009035 	.word	0x08009035
 8009028:	08009045 	.word	0x08009045
 800902c:	2301      	movs	r3, #1
 800902e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009032:	e0d6      	b.n	80091e2 <UART_SetConfig+0x27e>
 8009034:	2302      	movs	r3, #2
 8009036:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800903a:	e0d2      	b.n	80091e2 <UART_SetConfig+0x27e>
 800903c:	2304      	movs	r3, #4
 800903e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009042:	e0ce      	b.n	80091e2 <UART_SetConfig+0x27e>
 8009044:	2308      	movs	r3, #8
 8009046:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800904a:	e0ca      	b.n	80091e2 <UART_SetConfig+0x27e>
 800904c:	2310      	movs	r3, #16
 800904e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009052:	e0c6      	b.n	80091e2 <UART_SetConfig+0x27e>
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4a7d      	ldr	r2, [pc, #500]	@ (8009250 <UART_SetConfig+0x2ec>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d138      	bne.n	80090d0 <UART_SetConfig+0x16c>
 800905e:	4b7b      	ldr	r3, [pc, #492]	@ (800924c <UART_SetConfig+0x2e8>)
 8009060:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009064:	f003 030c 	and.w	r3, r3, #12
 8009068:	2b0c      	cmp	r3, #12
 800906a:	d82d      	bhi.n	80090c8 <UART_SetConfig+0x164>
 800906c:	a201      	add	r2, pc, #4	@ (adr r2, 8009074 <UART_SetConfig+0x110>)
 800906e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009072:	bf00      	nop
 8009074:	080090a9 	.word	0x080090a9
 8009078:	080090c9 	.word	0x080090c9
 800907c:	080090c9 	.word	0x080090c9
 8009080:	080090c9 	.word	0x080090c9
 8009084:	080090b9 	.word	0x080090b9
 8009088:	080090c9 	.word	0x080090c9
 800908c:	080090c9 	.word	0x080090c9
 8009090:	080090c9 	.word	0x080090c9
 8009094:	080090b1 	.word	0x080090b1
 8009098:	080090c9 	.word	0x080090c9
 800909c:	080090c9 	.word	0x080090c9
 80090a0:	080090c9 	.word	0x080090c9
 80090a4:	080090c1 	.word	0x080090c1
 80090a8:	2300      	movs	r3, #0
 80090aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090ae:	e098      	b.n	80091e2 <UART_SetConfig+0x27e>
 80090b0:	2302      	movs	r3, #2
 80090b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090b6:	e094      	b.n	80091e2 <UART_SetConfig+0x27e>
 80090b8:	2304      	movs	r3, #4
 80090ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090be:	e090      	b.n	80091e2 <UART_SetConfig+0x27e>
 80090c0:	2308      	movs	r3, #8
 80090c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090c6:	e08c      	b.n	80091e2 <UART_SetConfig+0x27e>
 80090c8:	2310      	movs	r3, #16
 80090ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090ce:	e088      	b.n	80091e2 <UART_SetConfig+0x27e>
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	4a5f      	ldr	r2, [pc, #380]	@ (8009254 <UART_SetConfig+0x2f0>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	d125      	bne.n	8009126 <UART_SetConfig+0x1c2>
 80090da:	4b5c      	ldr	r3, [pc, #368]	@ (800924c <UART_SetConfig+0x2e8>)
 80090dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090e0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80090e4:	2b30      	cmp	r3, #48	@ 0x30
 80090e6:	d016      	beq.n	8009116 <UART_SetConfig+0x1b2>
 80090e8:	2b30      	cmp	r3, #48	@ 0x30
 80090ea:	d818      	bhi.n	800911e <UART_SetConfig+0x1ba>
 80090ec:	2b20      	cmp	r3, #32
 80090ee:	d00a      	beq.n	8009106 <UART_SetConfig+0x1a2>
 80090f0:	2b20      	cmp	r3, #32
 80090f2:	d814      	bhi.n	800911e <UART_SetConfig+0x1ba>
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d002      	beq.n	80090fe <UART_SetConfig+0x19a>
 80090f8:	2b10      	cmp	r3, #16
 80090fa:	d008      	beq.n	800910e <UART_SetConfig+0x1aa>
 80090fc:	e00f      	b.n	800911e <UART_SetConfig+0x1ba>
 80090fe:	2300      	movs	r3, #0
 8009100:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009104:	e06d      	b.n	80091e2 <UART_SetConfig+0x27e>
 8009106:	2302      	movs	r3, #2
 8009108:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800910c:	e069      	b.n	80091e2 <UART_SetConfig+0x27e>
 800910e:	2304      	movs	r3, #4
 8009110:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009114:	e065      	b.n	80091e2 <UART_SetConfig+0x27e>
 8009116:	2308      	movs	r3, #8
 8009118:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800911c:	e061      	b.n	80091e2 <UART_SetConfig+0x27e>
 800911e:	2310      	movs	r3, #16
 8009120:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009124:	e05d      	b.n	80091e2 <UART_SetConfig+0x27e>
 8009126:	697b      	ldr	r3, [r7, #20]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	4a4b      	ldr	r2, [pc, #300]	@ (8009258 <UART_SetConfig+0x2f4>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d125      	bne.n	800917c <UART_SetConfig+0x218>
 8009130:	4b46      	ldr	r3, [pc, #280]	@ (800924c <UART_SetConfig+0x2e8>)
 8009132:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009136:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800913a:	2bc0      	cmp	r3, #192	@ 0xc0
 800913c:	d016      	beq.n	800916c <UART_SetConfig+0x208>
 800913e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009140:	d818      	bhi.n	8009174 <UART_SetConfig+0x210>
 8009142:	2b80      	cmp	r3, #128	@ 0x80
 8009144:	d00a      	beq.n	800915c <UART_SetConfig+0x1f8>
 8009146:	2b80      	cmp	r3, #128	@ 0x80
 8009148:	d814      	bhi.n	8009174 <UART_SetConfig+0x210>
 800914a:	2b00      	cmp	r3, #0
 800914c:	d002      	beq.n	8009154 <UART_SetConfig+0x1f0>
 800914e:	2b40      	cmp	r3, #64	@ 0x40
 8009150:	d008      	beq.n	8009164 <UART_SetConfig+0x200>
 8009152:	e00f      	b.n	8009174 <UART_SetConfig+0x210>
 8009154:	2300      	movs	r3, #0
 8009156:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800915a:	e042      	b.n	80091e2 <UART_SetConfig+0x27e>
 800915c:	2302      	movs	r3, #2
 800915e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009162:	e03e      	b.n	80091e2 <UART_SetConfig+0x27e>
 8009164:	2304      	movs	r3, #4
 8009166:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800916a:	e03a      	b.n	80091e2 <UART_SetConfig+0x27e>
 800916c:	2308      	movs	r3, #8
 800916e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009172:	e036      	b.n	80091e2 <UART_SetConfig+0x27e>
 8009174:	2310      	movs	r3, #16
 8009176:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800917a:	e032      	b.n	80091e2 <UART_SetConfig+0x27e>
 800917c:	697b      	ldr	r3, [r7, #20]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	4a30      	ldr	r2, [pc, #192]	@ (8009244 <UART_SetConfig+0x2e0>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d12a      	bne.n	80091dc <UART_SetConfig+0x278>
 8009186:	4b31      	ldr	r3, [pc, #196]	@ (800924c <UART_SetConfig+0x2e8>)
 8009188:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800918c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009190:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009194:	d01a      	beq.n	80091cc <UART_SetConfig+0x268>
 8009196:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800919a:	d81b      	bhi.n	80091d4 <UART_SetConfig+0x270>
 800919c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80091a0:	d00c      	beq.n	80091bc <UART_SetConfig+0x258>
 80091a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80091a6:	d815      	bhi.n	80091d4 <UART_SetConfig+0x270>
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d003      	beq.n	80091b4 <UART_SetConfig+0x250>
 80091ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091b0:	d008      	beq.n	80091c4 <UART_SetConfig+0x260>
 80091b2:	e00f      	b.n	80091d4 <UART_SetConfig+0x270>
 80091b4:	2300      	movs	r3, #0
 80091b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091ba:	e012      	b.n	80091e2 <UART_SetConfig+0x27e>
 80091bc:	2302      	movs	r3, #2
 80091be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091c2:	e00e      	b.n	80091e2 <UART_SetConfig+0x27e>
 80091c4:	2304      	movs	r3, #4
 80091c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091ca:	e00a      	b.n	80091e2 <UART_SetConfig+0x27e>
 80091cc:	2308      	movs	r3, #8
 80091ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091d2:	e006      	b.n	80091e2 <UART_SetConfig+0x27e>
 80091d4:	2310      	movs	r3, #16
 80091d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091da:	e002      	b.n	80091e2 <UART_SetConfig+0x27e>
 80091dc:	2310      	movs	r3, #16
 80091de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80091e2:	697b      	ldr	r3, [r7, #20]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	4a17      	ldr	r2, [pc, #92]	@ (8009244 <UART_SetConfig+0x2e0>)
 80091e8:	4293      	cmp	r3, r2
 80091ea:	f040 80a8 	bne.w	800933e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80091ee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80091f2:	2b08      	cmp	r3, #8
 80091f4:	d834      	bhi.n	8009260 <UART_SetConfig+0x2fc>
 80091f6:	a201      	add	r2, pc, #4	@ (adr r2, 80091fc <UART_SetConfig+0x298>)
 80091f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091fc:	08009221 	.word	0x08009221
 8009200:	08009261 	.word	0x08009261
 8009204:	08009229 	.word	0x08009229
 8009208:	08009261 	.word	0x08009261
 800920c:	0800922f 	.word	0x0800922f
 8009210:	08009261 	.word	0x08009261
 8009214:	08009261 	.word	0x08009261
 8009218:	08009261 	.word	0x08009261
 800921c:	08009237 	.word	0x08009237
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009220:	f7fd fffe 	bl	8007220 <HAL_RCC_GetPCLK1Freq>
 8009224:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009226:	e021      	b.n	800926c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009228:	4b0c      	ldr	r3, [pc, #48]	@ (800925c <UART_SetConfig+0x2f8>)
 800922a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800922c:	e01e      	b.n	800926c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800922e:	f7fd ff8b 	bl	8007148 <HAL_RCC_GetSysClockFreq>
 8009232:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009234:	e01a      	b.n	800926c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009236:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800923a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800923c:	e016      	b.n	800926c <UART_SetConfig+0x308>
 800923e:	bf00      	nop
 8009240:	cfff69f3 	.word	0xcfff69f3
 8009244:	40008000 	.word	0x40008000
 8009248:	40013800 	.word	0x40013800
 800924c:	40021000 	.word	0x40021000
 8009250:	40004400 	.word	0x40004400
 8009254:	40004800 	.word	0x40004800
 8009258:	40004c00 	.word	0x40004c00
 800925c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8009260:	2300      	movs	r3, #0
 8009262:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009264:	2301      	movs	r3, #1
 8009266:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800926a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800926c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800926e:	2b00      	cmp	r3, #0
 8009270:	f000 812a 	beq.w	80094c8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009274:	697b      	ldr	r3, [r7, #20]
 8009276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009278:	4a9e      	ldr	r2, [pc, #632]	@ (80094f4 <UART_SetConfig+0x590>)
 800927a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800927e:	461a      	mov	r2, r3
 8009280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009282:	fbb3 f3f2 	udiv	r3, r3, r2
 8009286:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	685a      	ldr	r2, [r3, #4]
 800928c:	4613      	mov	r3, r2
 800928e:	005b      	lsls	r3, r3, #1
 8009290:	4413      	add	r3, r2
 8009292:	69ba      	ldr	r2, [r7, #24]
 8009294:	429a      	cmp	r2, r3
 8009296:	d305      	bcc.n	80092a4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009298:	697b      	ldr	r3, [r7, #20]
 800929a:	685b      	ldr	r3, [r3, #4]
 800929c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800929e:	69ba      	ldr	r2, [r7, #24]
 80092a0:	429a      	cmp	r2, r3
 80092a2:	d903      	bls.n	80092ac <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80092a4:	2301      	movs	r3, #1
 80092a6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80092aa:	e10d      	b.n	80094c8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80092ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092ae:	2200      	movs	r2, #0
 80092b0:	60bb      	str	r3, [r7, #8]
 80092b2:	60fa      	str	r2, [r7, #12]
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092b8:	4a8e      	ldr	r2, [pc, #568]	@ (80094f4 <UART_SetConfig+0x590>)
 80092ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092be:	b29b      	uxth	r3, r3
 80092c0:	2200      	movs	r2, #0
 80092c2:	603b      	str	r3, [r7, #0]
 80092c4:	607a      	str	r2, [r7, #4]
 80092c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80092ce:	f7f7 fd03 	bl	8000cd8 <__aeabi_uldivmod>
 80092d2:	4602      	mov	r2, r0
 80092d4:	460b      	mov	r3, r1
 80092d6:	4610      	mov	r0, r2
 80092d8:	4619      	mov	r1, r3
 80092da:	f04f 0200 	mov.w	r2, #0
 80092de:	f04f 0300 	mov.w	r3, #0
 80092e2:	020b      	lsls	r3, r1, #8
 80092e4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80092e8:	0202      	lsls	r2, r0, #8
 80092ea:	6979      	ldr	r1, [r7, #20]
 80092ec:	6849      	ldr	r1, [r1, #4]
 80092ee:	0849      	lsrs	r1, r1, #1
 80092f0:	2000      	movs	r0, #0
 80092f2:	460c      	mov	r4, r1
 80092f4:	4605      	mov	r5, r0
 80092f6:	eb12 0804 	adds.w	r8, r2, r4
 80092fa:	eb43 0905 	adc.w	r9, r3, r5
 80092fe:	697b      	ldr	r3, [r7, #20]
 8009300:	685b      	ldr	r3, [r3, #4]
 8009302:	2200      	movs	r2, #0
 8009304:	469a      	mov	sl, r3
 8009306:	4693      	mov	fp, r2
 8009308:	4652      	mov	r2, sl
 800930a:	465b      	mov	r3, fp
 800930c:	4640      	mov	r0, r8
 800930e:	4649      	mov	r1, r9
 8009310:	f7f7 fce2 	bl	8000cd8 <__aeabi_uldivmod>
 8009314:	4602      	mov	r2, r0
 8009316:	460b      	mov	r3, r1
 8009318:	4613      	mov	r3, r2
 800931a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800931c:	6a3b      	ldr	r3, [r7, #32]
 800931e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009322:	d308      	bcc.n	8009336 <UART_SetConfig+0x3d2>
 8009324:	6a3b      	ldr	r3, [r7, #32]
 8009326:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800932a:	d204      	bcs.n	8009336 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800932c:	697b      	ldr	r3, [r7, #20]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	6a3a      	ldr	r2, [r7, #32]
 8009332:	60da      	str	r2, [r3, #12]
 8009334:	e0c8      	b.n	80094c8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8009336:	2301      	movs	r3, #1
 8009338:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800933c:	e0c4      	b.n	80094c8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800933e:	697b      	ldr	r3, [r7, #20]
 8009340:	69db      	ldr	r3, [r3, #28]
 8009342:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009346:	d167      	bne.n	8009418 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8009348:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800934c:	2b08      	cmp	r3, #8
 800934e:	d828      	bhi.n	80093a2 <UART_SetConfig+0x43e>
 8009350:	a201      	add	r2, pc, #4	@ (adr r2, 8009358 <UART_SetConfig+0x3f4>)
 8009352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009356:	bf00      	nop
 8009358:	0800937d 	.word	0x0800937d
 800935c:	08009385 	.word	0x08009385
 8009360:	0800938d 	.word	0x0800938d
 8009364:	080093a3 	.word	0x080093a3
 8009368:	08009393 	.word	0x08009393
 800936c:	080093a3 	.word	0x080093a3
 8009370:	080093a3 	.word	0x080093a3
 8009374:	080093a3 	.word	0x080093a3
 8009378:	0800939b 	.word	0x0800939b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800937c:	f7fd ff50 	bl	8007220 <HAL_RCC_GetPCLK1Freq>
 8009380:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009382:	e014      	b.n	80093ae <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009384:	f7fd ff62 	bl	800724c <HAL_RCC_GetPCLK2Freq>
 8009388:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800938a:	e010      	b.n	80093ae <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800938c:	4b5a      	ldr	r3, [pc, #360]	@ (80094f8 <UART_SetConfig+0x594>)
 800938e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009390:	e00d      	b.n	80093ae <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009392:	f7fd fed9 	bl	8007148 <HAL_RCC_GetSysClockFreq>
 8009396:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009398:	e009      	b.n	80093ae <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800939a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800939e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80093a0:	e005      	b.n	80093ae <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80093a2:	2300      	movs	r3, #0
 80093a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80093a6:	2301      	movs	r3, #1
 80093a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80093ac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80093ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	f000 8089 	beq.w	80094c8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80093b6:	697b      	ldr	r3, [r7, #20]
 80093b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093ba:	4a4e      	ldr	r2, [pc, #312]	@ (80094f4 <UART_SetConfig+0x590>)
 80093bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80093c0:	461a      	mov	r2, r3
 80093c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80093c8:	005a      	lsls	r2, r3, #1
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	685b      	ldr	r3, [r3, #4]
 80093ce:	085b      	lsrs	r3, r3, #1
 80093d0:	441a      	add	r2, r3
 80093d2:	697b      	ldr	r3, [r7, #20]
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80093da:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80093dc:	6a3b      	ldr	r3, [r7, #32]
 80093de:	2b0f      	cmp	r3, #15
 80093e0:	d916      	bls.n	8009410 <UART_SetConfig+0x4ac>
 80093e2:	6a3b      	ldr	r3, [r7, #32]
 80093e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80093e8:	d212      	bcs.n	8009410 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80093ea:	6a3b      	ldr	r3, [r7, #32]
 80093ec:	b29b      	uxth	r3, r3
 80093ee:	f023 030f 	bic.w	r3, r3, #15
 80093f2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80093f4:	6a3b      	ldr	r3, [r7, #32]
 80093f6:	085b      	lsrs	r3, r3, #1
 80093f8:	b29b      	uxth	r3, r3
 80093fa:	f003 0307 	and.w	r3, r3, #7
 80093fe:	b29a      	uxth	r2, r3
 8009400:	8bfb      	ldrh	r3, [r7, #30]
 8009402:	4313      	orrs	r3, r2
 8009404:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009406:	697b      	ldr	r3, [r7, #20]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	8bfa      	ldrh	r2, [r7, #30]
 800940c:	60da      	str	r2, [r3, #12]
 800940e:	e05b      	b.n	80094c8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009410:	2301      	movs	r3, #1
 8009412:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009416:	e057      	b.n	80094c8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009418:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800941c:	2b08      	cmp	r3, #8
 800941e:	d828      	bhi.n	8009472 <UART_SetConfig+0x50e>
 8009420:	a201      	add	r2, pc, #4	@ (adr r2, 8009428 <UART_SetConfig+0x4c4>)
 8009422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009426:	bf00      	nop
 8009428:	0800944d 	.word	0x0800944d
 800942c:	08009455 	.word	0x08009455
 8009430:	0800945d 	.word	0x0800945d
 8009434:	08009473 	.word	0x08009473
 8009438:	08009463 	.word	0x08009463
 800943c:	08009473 	.word	0x08009473
 8009440:	08009473 	.word	0x08009473
 8009444:	08009473 	.word	0x08009473
 8009448:	0800946b 	.word	0x0800946b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800944c:	f7fd fee8 	bl	8007220 <HAL_RCC_GetPCLK1Freq>
 8009450:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009452:	e014      	b.n	800947e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009454:	f7fd fefa 	bl	800724c <HAL_RCC_GetPCLK2Freq>
 8009458:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800945a:	e010      	b.n	800947e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800945c:	4b26      	ldr	r3, [pc, #152]	@ (80094f8 <UART_SetConfig+0x594>)
 800945e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009460:	e00d      	b.n	800947e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009462:	f7fd fe71 	bl	8007148 <HAL_RCC_GetSysClockFreq>
 8009466:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009468:	e009      	b.n	800947e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800946a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800946e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009470:	e005      	b.n	800947e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8009472:	2300      	movs	r3, #0
 8009474:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009476:	2301      	movs	r3, #1
 8009478:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800947c:	bf00      	nop
    }

    if (pclk != 0U)
 800947e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009480:	2b00      	cmp	r3, #0
 8009482:	d021      	beq.n	80094c8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009484:	697b      	ldr	r3, [r7, #20]
 8009486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009488:	4a1a      	ldr	r2, [pc, #104]	@ (80094f4 <UART_SetConfig+0x590>)
 800948a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800948e:	461a      	mov	r2, r3
 8009490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009492:	fbb3 f2f2 	udiv	r2, r3, r2
 8009496:	697b      	ldr	r3, [r7, #20]
 8009498:	685b      	ldr	r3, [r3, #4]
 800949a:	085b      	lsrs	r3, r3, #1
 800949c:	441a      	add	r2, r3
 800949e:	697b      	ldr	r3, [r7, #20]
 80094a0:	685b      	ldr	r3, [r3, #4]
 80094a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80094a6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80094a8:	6a3b      	ldr	r3, [r7, #32]
 80094aa:	2b0f      	cmp	r3, #15
 80094ac:	d909      	bls.n	80094c2 <UART_SetConfig+0x55e>
 80094ae:	6a3b      	ldr	r3, [r7, #32]
 80094b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80094b4:	d205      	bcs.n	80094c2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80094b6:	6a3b      	ldr	r3, [r7, #32]
 80094b8:	b29a      	uxth	r2, r3
 80094ba:	697b      	ldr	r3, [r7, #20]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	60da      	str	r2, [r3, #12]
 80094c0:	e002      	b.n	80094c8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80094c2:	2301      	movs	r3, #1
 80094c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80094c8:	697b      	ldr	r3, [r7, #20]
 80094ca:	2201      	movs	r2, #1
 80094cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80094d0:	697b      	ldr	r3, [r7, #20]
 80094d2:	2201      	movs	r2, #1
 80094d4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80094d8:	697b      	ldr	r3, [r7, #20]
 80094da:	2200      	movs	r2, #0
 80094dc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80094de:	697b      	ldr	r3, [r7, #20]
 80094e0:	2200      	movs	r2, #0
 80094e2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80094e4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80094e8:	4618      	mov	r0, r3
 80094ea:	3730      	adds	r7, #48	@ 0x30
 80094ec:	46bd      	mov	sp, r7
 80094ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80094f2:	bf00      	nop
 80094f4:	08011c5c 	.word	0x08011c5c
 80094f8:	00f42400 	.word	0x00f42400

080094fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80094fc:	b480      	push	{r7}
 80094fe:	b083      	sub	sp, #12
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009508:	f003 0308 	and.w	r3, r3, #8
 800950c:	2b00      	cmp	r3, #0
 800950e:	d00a      	beq.n	8009526 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	685b      	ldr	r3, [r3, #4]
 8009516:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	430a      	orrs	r2, r1
 8009524:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800952a:	f003 0301 	and.w	r3, r3, #1
 800952e:	2b00      	cmp	r3, #0
 8009530:	d00a      	beq.n	8009548 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	685b      	ldr	r3, [r3, #4]
 8009538:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	430a      	orrs	r2, r1
 8009546:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800954c:	f003 0302 	and.w	r3, r3, #2
 8009550:	2b00      	cmp	r3, #0
 8009552:	d00a      	beq.n	800956a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	685b      	ldr	r3, [r3, #4]
 800955a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	430a      	orrs	r2, r1
 8009568:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800956e:	f003 0304 	and.w	r3, r3, #4
 8009572:	2b00      	cmp	r3, #0
 8009574:	d00a      	beq.n	800958c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	685b      	ldr	r3, [r3, #4]
 800957c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	430a      	orrs	r2, r1
 800958a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009590:	f003 0310 	and.w	r3, r3, #16
 8009594:	2b00      	cmp	r3, #0
 8009596:	d00a      	beq.n	80095ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	689b      	ldr	r3, [r3, #8]
 800959e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	430a      	orrs	r2, r1
 80095ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095b2:	f003 0320 	and.w	r3, r3, #32
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d00a      	beq.n	80095d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	689b      	ldr	r3, [r3, #8]
 80095c0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	430a      	orrs	r2, r1
 80095ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d01a      	beq.n	8009612 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	430a      	orrs	r2, r1
 80095f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80095fa:	d10a      	bne.n	8009612 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	685b      	ldr	r3, [r3, #4]
 8009602:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	430a      	orrs	r2, r1
 8009610:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009616:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800961a:	2b00      	cmp	r3, #0
 800961c:	d00a      	beq.n	8009634 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	685b      	ldr	r3, [r3, #4]
 8009624:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	430a      	orrs	r2, r1
 8009632:	605a      	str	r2, [r3, #4]
  }
}
 8009634:	bf00      	nop
 8009636:	370c      	adds	r7, #12
 8009638:	46bd      	mov	sp, r7
 800963a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963e:	4770      	bx	lr

08009640 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b098      	sub	sp, #96	@ 0x60
 8009644:	af02      	add	r7, sp, #8
 8009646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2200      	movs	r2, #0
 800964c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009650:	f7fb fbe0 	bl	8004e14 <HAL_GetTick>
 8009654:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f003 0308 	and.w	r3, r3, #8
 8009660:	2b08      	cmp	r3, #8
 8009662:	d12f      	bne.n	80096c4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009664:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009668:	9300      	str	r3, [sp, #0]
 800966a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800966c:	2200      	movs	r2, #0
 800966e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009672:	6878      	ldr	r0, [r7, #4]
 8009674:	f000 f88e 	bl	8009794 <UART_WaitOnFlagUntilTimeout>
 8009678:	4603      	mov	r3, r0
 800967a:	2b00      	cmp	r3, #0
 800967c:	d022      	beq.n	80096c4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009686:	e853 3f00 	ldrex	r3, [r3]
 800968a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800968c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800968e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009692:	653b      	str	r3, [r7, #80]	@ 0x50
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	461a      	mov	r2, r3
 800969a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800969c:	647b      	str	r3, [r7, #68]	@ 0x44
 800969e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80096a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80096a4:	e841 2300 	strex	r3, r2, [r1]
 80096a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80096aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d1e6      	bne.n	800967e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2220      	movs	r2, #32
 80096b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	2200      	movs	r2, #0
 80096bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80096c0:	2303      	movs	r3, #3
 80096c2:	e063      	b.n	800978c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f003 0304 	and.w	r3, r3, #4
 80096ce:	2b04      	cmp	r3, #4
 80096d0:	d149      	bne.n	8009766 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80096d2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80096d6:	9300      	str	r3, [sp, #0]
 80096d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80096da:	2200      	movs	r2, #0
 80096dc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f000 f857 	bl	8009794 <UART_WaitOnFlagUntilTimeout>
 80096e6:	4603      	mov	r3, r0
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d03c      	beq.n	8009766 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096f4:	e853 3f00 	ldrex	r3, [r3]
 80096f8:	623b      	str	r3, [r7, #32]
   return(result);
 80096fa:	6a3b      	ldr	r3, [r7, #32]
 80096fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009700:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	461a      	mov	r2, r3
 8009708:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800970a:	633b      	str	r3, [r7, #48]	@ 0x30
 800970c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800970e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009710:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009712:	e841 2300 	strex	r3, r2, [r1]
 8009716:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800971a:	2b00      	cmp	r3, #0
 800971c:	d1e6      	bne.n	80096ec <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	3308      	adds	r3, #8
 8009724:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	e853 3f00 	ldrex	r3, [r3]
 800972c:	60fb      	str	r3, [r7, #12]
   return(result);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	f023 0301 	bic.w	r3, r3, #1
 8009734:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	3308      	adds	r3, #8
 800973c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800973e:	61fa      	str	r2, [r7, #28]
 8009740:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009742:	69b9      	ldr	r1, [r7, #24]
 8009744:	69fa      	ldr	r2, [r7, #28]
 8009746:	e841 2300 	strex	r3, r2, [r1]
 800974a:	617b      	str	r3, [r7, #20]
   return(result);
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d1e5      	bne.n	800971e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2220      	movs	r2, #32
 8009756:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2200      	movs	r2, #0
 800975e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009762:	2303      	movs	r3, #3
 8009764:	e012      	b.n	800978c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2220      	movs	r2, #32
 800976a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	2220      	movs	r2, #32
 8009772:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2200      	movs	r2, #0
 800977a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2200      	movs	r2, #0
 8009780:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2200      	movs	r2, #0
 8009786:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800978a:	2300      	movs	r3, #0
}
 800978c:	4618      	mov	r0, r3
 800978e:	3758      	adds	r7, #88	@ 0x58
 8009790:	46bd      	mov	sp, r7
 8009792:	bd80      	pop	{r7, pc}

08009794 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009794:	b580      	push	{r7, lr}
 8009796:	b084      	sub	sp, #16
 8009798:	af00      	add	r7, sp, #0
 800979a:	60f8      	str	r0, [r7, #12]
 800979c:	60b9      	str	r1, [r7, #8]
 800979e:	603b      	str	r3, [r7, #0]
 80097a0:	4613      	mov	r3, r2
 80097a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80097a4:	e04f      	b.n	8009846 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80097a6:	69bb      	ldr	r3, [r7, #24]
 80097a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097ac:	d04b      	beq.n	8009846 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80097ae:	f7fb fb31 	bl	8004e14 <HAL_GetTick>
 80097b2:	4602      	mov	r2, r0
 80097b4:	683b      	ldr	r3, [r7, #0]
 80097b6:	1ad3      	subs	r3, r2, r3
 80097b8:	69ba      	ldr	r2, [r7, #24]
 80097ba:	429a      	cmp	r2, r3
 80097bc:	d302      	bcc.n	80097c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80097be:	69bb      	ldr	r3, [r7, #24]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d101      	bne.n	80097c8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80097c4:	2303      	movs	r3, #3
 80097c6:	e04e      	b.n	8009866 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f003 0304 	and.w	r3, r3, #4
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d037      	beq.n	8009846 <UART_WaitOnFlagUntilTimeout+0xb2>
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	2b80      	cmp	r3, #128	@ 0x80
 80097da:	d034      	beq.n	8009846 <UART_WaitOnFlagUntilTimeout+0xb2>
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	2b40      	cmp	r3, #64	@ 0x40
 80097e0:	d031      	beq.n	8009846 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	69db      	ldr	r3, [r3, #28]
 80097e8:	f003 0308 	and.w	r3, r3, #8
 80097ec:	2b08      	cmp	r3, #8
 80097ee:	d110      	bne.n	8009812 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	2208      	movs	r2, #8
 80097f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80097f8:	68f8      	ldr	r0, [r7, #12]
 80097fa:	f000 f920 	bl	8009a3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	2208      	movs	r2, #8
 8009802:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	2200      	movs	r2, #0
 800980a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800980e:	2301      	movs	r3, #1
 8009810:	e029      	b.n	8009866 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	69db      	ldr	r3, [r3, #28]
 8009818:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800981c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009820:	d111      	bne.n	8009846 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800982a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800982c:	68f8      	ldr	r0, [r7, #12]
 800982e:	f000 f906 	bl	8009a3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	2220      	movs	r2, #32
 8009836:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	2200      	movs	r2, #0
 800983e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009842:	2303      	movs	r3, #3
 8009844:	e00f      	b.n	8009866 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	69da      	ldr	r2, [r3, #28]
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	4013      	ands	r3, r2
 8009850:	68ba      	ldr	r2, [r7, #8]
 8009852:	429a      	cmp	r2, r3
 8009854:	bf0c      	ite	eq
 8009856:	2301      	moveq	r3, #1
 8009858:	2300      	movne	r3, #0
 800985a:	b2db      	uxtb	r3, r3
 800985c:	461a      	mov	r2, r3
 800985e:	79fb      	ldrb	r3, [r7, #7]
 8009860:	429a      	cmp	r2, r3
 8009862:	d0a0      	beq.n	80097a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009864:	2300      	movs	r3, #0
}
 8009866:	4618      	mov	r0, r3
 8009868:	3710      	adds	r7, #16
 800986a:	46bd      	mov	sp, r7
 800986c:	bd80      	pop	{r7, pc}
	...

08009870 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b096      	sub	sp, #88	@ 0x58
 8009874:	af00      	add	r7, sp, #0
 8009876:	60f8      	str	r0, [r7, #12]
 8009878:	60b9      	str	r1, [r7, #8]
 800987a:	4613      	mov	r3, r2
 800987c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	68ba      	ldr	r2, [r7, #8]
 8009882:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	88fa      	ldrh	r2, [r7, #6]
 8009888:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	2200      	movs	r2, #0
 8009890:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	2222      	movs	r2, #34	@ 0x22
 8009898:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d02d      	beq.n	8009902 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098ac:	4a40      	ldr	r2, [pc, #256]	@ (80099b0 <UART_Start_Receive_DMA+0x140>)
 80098ae:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098b6:	4a3f      	ldr	r2, [pc, #252]	@ (80099b4 <UART_Start_Receive_DMA+0x144>)
 80098b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098c0:	4a3d      	ldr	r2, [pc, #244]	@ (80099b8 <UART_Start_Receive_DMA+0x148>)
 80098c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098ca:	2200      	movs	r2, #0
 80098cc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	3324      	adds	r3, #36	@ 0x24
 80098da:	4619      	mov	r1, r3
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098e0:	461a      	mov	r2, r3
 80098e2:	88fb      	ldrh	r3, [r7, #6]
 80098e4:	f7fb fc4c 	bl	8005180 <HAL_DMA_Start_IT>
 80098e8:	4603      	mov	r3, r0
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d009      	beq.n	8009902 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	2210      	movs	r2, #16
 80098f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	2220      	movs	r2, #32
 80098fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80098fe:	2301      	movs	r3, #1
 8009900:	e051      	b.n	80099a6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	691b      	ldr	r3, [r3, #16]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d018      	beq.n	800993c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009910:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009912:	e853 3f00 	ldrex	r3, [r3]
 8009916:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800991a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800991e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	461a      	mov	r2, r3
 8009926:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009928:	64bb      	str	r3, [r7, #72]	@ 0x48
 800992a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800992c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800992e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009930:	e841 2300 	strex	r3, r2, [r1]
 8009934:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009936:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009938:	2b00      	cmp	r3, #0
 800993a:	d1e6      	bne.n	800990a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	3308      	adds	r3, #8
 8009942:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009946:	e853 3f00 	ldrex	r3, [r3]
 800994a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800994c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800994e:	f043 0301 	orr.w	r3, r3, #1
 8009952:	653b      	str	r3, [r7, #80]	@ 0x50
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	3308      	adds	r3, #8
 800995a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800995c:	637a      	str	r2, [r7, #52]	@ 0x34
 800995e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009960:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009962:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009964:	e841 2300 	strex	r3, r2, [r1]
 8009968:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800996a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800996c:	2b00      	cmp	r3, #0
 800996e:	d1e5      	bne.n	800993c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	3308      	adds	r3, #8
 8009976:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009978:	697b      	ldr	r3, [r7, #20]
 800997a:	e853 3f00 	ldrex	r3, [r3]
 800997e:	613b      	str	r3, [r7, #16]
   return(result);
 8009980:	693b      	ldr	r3, [r7, #16]
 8009982:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009986:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	3308      	adds	r3, #8
 800998e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009990:	623a      	str	r2, [r7, #32]
 8009992:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009994:	69f9      	ldr	r1, [r7, #28]
 8009996:	6a3a      	ldr	r2, [r7, #32]
 8009998:	e841 2300 	strex	r3, r2, [r1]
 800999c:	61bb      	str	r3, [r7, #24]
   return(result);
 800999e:	69bb      	ldr	r3, [r7, #24]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d1e5      	bne.n	8009970 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80099a4:	2300      	movs	r3, #0
}
 80099a6:	4618      	mov	r0, r3
 80099a8:	3758      	adds	r7, #88	@ 0x58
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}
 80099ae:	bf00      	nop
 80099b0:	08009b0b 	.word	0x08009b0b
 80099b4:	08009c37 	.word	0x08009c37
 80099b8:	08009c75 	.word	0x08009c75

080099bc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80099bc:	b480      	push	{r7}
 80099be:	b08f      	sub	sp, #60	@ 0x3c
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ca:	6a3b      	ldr	r3, [r7, #32]
 80099cc:	e853 3f00 	ldrex	r3, [r3]
 80099d0:	61fb      	str	r3, [r7, #28]
   return(result);
 80099d2:	69fb      	ldr	r3, [r7, #28]
 80099d4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80099d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	461a      	mov	r2, r3
 80099e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80099e4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80099e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80099ea:	e841 2300 	strex	r3, r2, [r1]
 80099ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80099f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d1e6      	bne.n	80099c4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	3308      	adds	r3, #8
 80099fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	e853 3f00 	ldrex	r3, [r3]
 8009a04:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009a0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	3308      	adds	r3, #8
 8009a14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a16:	61ba      	str	r2, [r7, #24]
 8009a18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a1a:	6979      	ldr	r1, [r7, #20]
 8009a1c:	69ba      	ldr	r2, [r7, #24]
 8009a1e:	e841 2300 	strex	r3, r2, [r1]
 8009a22:	613b      	str	r3, [r7, #16]
   return(result);
 8009a24:	693b      	ldr	r3, [r7, #16]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d1e5      	bne.n	80099f6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2220      	movs	r2, #32
 8009a2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8009a32:	bf00      	nop
 8009a34:	373c      	adds	r7, #60	@ 0x3c
 8009a36:	46bd      	mov	sp, r7
 8009a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3c:	4770      	bx	lr

08009a3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009a3e:	b480      	push	{r7}
 8009a40:	b095      	sub	sp, #84	@ 0x54
 8009a42:	af00      	add	r7, sp, #0
 8009a44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a4e:	e853 3f00 	ldrex	r3, [r3]
 8009a52:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	461a      	mov	r2, r3
 8009a62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a64:	643b      	str	r3, [r7, #64]	@ 0x40
 8009a66:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a68:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009a6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009a6c:	e841 2300 	strex	r3, r2, [r1]
 8009a70:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d1e6      	bne.n	8009a46 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	3308      	adds	r3, #8
 8009a7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a80:	6a3b      	ldr	r3, [r7, #32]
 8009a82:	e853 3f00 	ldrex	r3, [r3]
 8009a86:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a88:	69fb      	ldr	r3, [r7, #28]
 8009a8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009a8e:	f023 0301 	bic.w	r3, r3, #1
 8009a92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	3308      	adds	r3, #8
 8009a9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aa0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009aa2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009aa4:	e841 2300 	strex	r3, r2, [r1]
 8009aa8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d1e3      	bne.n	8009a78 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ab4:	2b01      	cmp	r3, #1
 8009ab6:	d118      	bne.n	8009aea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	e853 3f00 	ldrex	r3, [r3]
 8009ac4:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	f023 0310 	bic.w	r3, r3, #16
 8009acc:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	461a      	mov	r2, r3
 8009ad4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ad6:	61bb      	str	r3, [r7, #24]
 8009ad8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ada:	6979      	ldr	r1, [r7, #20]
 8009adc:	69ba      	ldr	r2, [r7, #24]
 8009ade:	e841 2300 	strex	r3, r2, [r1]
 8009ae2:	613b      	str	r3, [r7, #16]
   return(result);
 8009ae4:	693b      	ldr	r3, [r7, #16]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d1e6      	bne.n	8009ab8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2220      	movs	r2, #32
 8009aee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2200      	movs	r2, #0
 8009af6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	2200      	movs	r2, #0
 8009afc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009afe:	bf00      	nop
 8009b00:	3754      	adds	r7, #84	@ 0x54
 8009b02:	46bd      	mov	sp, r7
 8009b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b08:	4770      	bx	lr

08009b0a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009b0a:	b580      	push	{r7, lr}
 8009b0c:	b09c      	sub	sp, #112	@ 0x70
 8009b0e:	af00      	add	r7, sp, #0
 8009b10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b16:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f003 0320 	and.w	r3, r3, #32
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d171      	bne.n	8009c0a <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8009b26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b28:	2200      	movs	r2, #0
 8009b2a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b36:	e853 3f00 	ldrex	r3, [r3]
 8009b3a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009b3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009b3e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009b42:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009b44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	461a      	mov	r2, r3
 8009b4a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009b4c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009b4e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b50:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009b52:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009b54:	e841 2300 	strex	r3, r2, [r1]
 8009b58:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009b5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d1e6      	bne.n	8009b2e <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	3308      	adds	r3, #8
 8009b66:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b6a:	e853 3f00 	ldrex	r3, [r3]
 8009b6e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009b70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b72:	f023 0301 	bic.w	r3, r3, #1
 8009b76:	667b      	str	r3, [r7, #100]	@ 0x64
 8009b78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	3308      	adds	r3, #8
 8009b7e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009b80:	647a      	str	r2, [r7, #68]	@ 0x44
 8009b82:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b84:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009b86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b88:	e841 2300 	strex	r3, r2, [r1]
 8009b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009b8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d1e5      	bne.n	8009b60 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	3308      	adds	r3, #8
 8009b9a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b9e:	e853 3f00 	ldrex	r3, [r3]
 8009ba2:	623b      	str	r3, [r7, #32]
   return(result);
 8009ba4:	6a3b      	ldr	r3, [r7, #32]
 8009ba6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009baa:	663b      	str	r3, [r7, #96]	@ 0x60
 8009bac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	3308      	adds	r3, #8
 8009bb2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009bb4:	633a      	str	r2, [r7, #48]	@ 0x30
 8009bb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bb8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009bba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bbc:	e841 2300 	strex	r3, r2, [r1]
 8009bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d1e5      	bne.n	8009b94 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009bc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bca:	2220      	movs	r2, #32
 8009bcc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009bd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009bd4:	2b01      	cmp	r3, #1
 8009bd6:	d118      	bne.n	8009c0a <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009bd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bde:	693b      	ldr	r3, [r7, #16]
 8009be0:	e853 3f00 	ldrex	r3, [r3]
 8009be4:	60fb      	str	r3, [r7, #12]
   return(result);
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	f023 0310 	bic.w	r3, r3, #16
 8009bec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009bee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	461a      	mov	r2, r3
 8009bf4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009bf6:	61fb      	str	r3, [r7, #28]
 8009bf8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bfa:	69b9      	ldr	r1, [r7, #24]
 8009bfc:	69fa      	ldr	r2, [r7, #28]
 8009bfe:	e841 2300 	strex	r3, r2, [r1]
 8009c02:	617b      	str	r3, [r7, #20]
   return(result);
 8009c04:	697b      	ldr	r3, [r7, #20]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d1e6      	bne.n	8009bd8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c14:	2b01      	cmp	r3, #1
 8009c16:	d107      	bne.n	8009c28 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009c18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009c1a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009c1e:	4619      	mov	r1, r3
 8009c20:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009c22:	f7ff f993 	bl	8008f4c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009c26:	e002      	b.n	8009c2e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8009c28:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009c2a:	f7ff f971 	bl	8008f10 <HAL_UART_RxCpltCallback>
}
 8009c2e:	bf00      	nop
 8009c30:	3770      	adds	r7, #112	@ 0x70
 8009c32:	46bd      	mov	sp, r7
 8009c34:	bd80      	pop	{r7, pc}

08009c36 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009c36:	b580      	push	{r7, lr}
 8009c38:	b084      	sub	sp, #16
 8009c3a:	af00      	add	r7, sp, #0
 8009c3c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c42:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	2201      	movs	r2, #1
 8009c48:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c4e:	2b01      	cmp	r3, #1
 8009c50:	d109      	bne.n	8009c66 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009c58:	085b      	lsrs	r3, r3, #1
 8009c5a:	b29b      	uxth	r3, r3
 8009c5c:	4619      	mov	r1, r3
 8009c5e:	68f8      	ldr	r0, [r7, #12]
 8009c60:	f7ff f974 	bl	8008f4c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009c64:	e002      	b.n	8009c6c <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8009c66:	68f8      	ldr	r0, [r7, #12]
 8009c68:	f7ff f95c 	bl	8008f24 <HAL_UART_RxHalfCpltCallback>
}
 8009c6c:	bf00      	nop
 8009c6e:	3710      	adds	r7, #16
 8009c70:	46bd      	mov	sp, r7
 8009c72:	bd80      	pop	{r7, pc}

08009c74 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b086      	sub	sp, #24
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c80:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009c82:	697b      	ldr	r3, [r7, #20]
 8009c84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c88:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009c8a:	697b      	ldr	r3, [r7, #20]
 8009c8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c90:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	689b      	ldr	r3, [r3, #8]
 8009c98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c9c:	2b80      	cmp	r3, #128	@ 0x80
 8009c9e:	d109      	bne.n	8009cb4 <UART_DMAError+0x40>
 8009ca0:	693b      	ldr	r3, [r7, #16]
 8009ca2:	2b21      	cmp	r3, #33	@ 0x21
 8009ca4:	d106      	bne.n	8009cb4 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009ca6:	697b      	ldr	r3, [r7, #20]
 8009ca8:	2200      	movs	r2, #0
 8009caa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009cae:	6978      	ldr	r0, [r7, #20]
 8009cb0:	f7ff fe84 	bl	80099bc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009cb4:	697b      	ldr	r3, [r7, #20]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	689b      	ldr	r3, [r3, #8]
 8009cba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cbe:	2b40      	cmp	r3, #64	@ 0x40
 8009cc0:	d109      	bne.n	8009cd6 <UART_DMAError+0x62>
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	2b22      	cmp	r3, #34	@ 0x22
 8009cc6:	d106      	bne.n	8009cd6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009cc8:	697b      	ldr	r3, [r7, #20]
 8009cca:	2200      	movs	r2, #0
 8009ccc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009cd0:	6978      	ldr	r0, [r7, #20]
 8009cd2:	f7ff feb4 	bl	8009a3e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009cd6:	697b      	ldr	r3, [r7, #20]
 8009cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009cdc:	f043 0210 	orr.w	r2, r3, #16
 8009ce0:	697b      	ldr	r3, [r7, #20]
 8009ce2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009ce6:	6978      	ldr	r0, [r7, #20]
 8009ce8:	f7ff f926 	bl	8008f38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009cec:	bf00      	nop
 8009cee:	3718      	adds	r7, #24
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	bd80      	pop	{r7, pc}

08009cf4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	b085      	sub	sp, #20
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009d02:	2b01      	cmp	r3, #1
 8009d04:	d101      	bne.n	8009d0a <HAL_UARTEx_DisableFifoMode+0x16>
 8009d06:	2302      	movs	r3, #2
 8009d08:	e027      	b.n	8009d5a <HAL_UARTEx_DisableFifoMode+0x66>
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	2201      	movs	r2, #1
 8009d0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	2224      	movs	r2, #36	@ 0x24
 8009d16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	681a      	ldr	r2, [r3, #0]
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f022 0201 	bic.w	r2, r2, #1
 8009d30:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009d38:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	68fa      	ldr	r2, [r7, #12]
 8009d46:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2220      	movs	r2, #32
 8009d4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2200      	movs	r2, #0
 8009d54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009d58:	2300      	movs	r3, #0
}
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	3714      	adds	r7, #20
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d64:	4770      	bx	lr

08009d66 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009d66:	b580      	push	{r7, lr}
 8009d68:	b084      	sub	sp, #16
 8009d6a:	af00      	add	r7, sp, #0
 8009d6c:	6078      	str	r0, [r7, #4]
 8009d6e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009d76:	2b01      	cmp	r3, #1
 8009d78:	d101      	bne.n	8009d7e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009d7a:	2302      	movs	r3, #2
 8009d7c:	e02d      	b.n	8009dda <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2201      	movs	r2, #1
 8009d82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2224      	movs	r2, #36	@ 0x24
 8009d8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	681a      	ldr	r2, [r3, #0]
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	f022 0201 	bic.w	r2, r2, #1
 8009da4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	689b      	ldr	r3, [r3, #8]
 8009dac:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	683a      	ldr	r2, [r7, #0]
 8009db6:	430a      	orrs	r2, r1
 8009db8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009dba:	6878      	ldr	r0, [r7, #4]
 8009dbc:	f000 f850 	bl	8009e60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	68fa      	ldr	r2, [r7, #12]
 8009dc6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	2220      	movs	r2, #32
 8009dcc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009dd8:	2300      	movs	r3, #0
}
 8009dda:	4618      	mov	r0, r3
 8009ddc:	3710      	adds	r7, #16
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd80      	pop	{r7, pc}

08009de2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009de2:	b580      	push	{r7, lr}
 8009de4:	b084      	sub	sp, #16
 8009de6:	af00      	add	r7, sp, #0
 8009de8:	6078      	str	r0, [r7, #4]
 8009dea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009df2:	2b01      	cmp	r3, #1
 8009df4:	d101      	bne.n	8009dfa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009df6:	2302      	movs	r3, #2
 8009df8:	e02d      	b.n	8009e56 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2201      	movs	r2, #1
 8009dfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2224      	movs	r2, #36	@ 0x24
 8009e06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	681a      	ldr	r2, [r3, #0]
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	f022 0201 	bic.w	r2, r2, #1
 8009e20:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	689b      	ldr	r3, [r3, #8]
 8009e28:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	683a      	ldr	r2, [r7, #0]
 8009e32:	430a      	orrs	r2, r1
 8009e34:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009e36:	6878      	ldr	r0, [r7, #4]
 8009e38:	f000 f812 	bl	8009e60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	68fa      	ldr	r2, [r7, #12]
 8009e42:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2220      	movs	r2, #32
 8009e48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009e54:	2300      	movs	r3, #0
}
 8009e56:	4618      	mov	r0, r3
 8009e58:	3710      	adds	r7, #16
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bd80      	pop	{r7, pc}
	...

08009e60 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009e60:	b480      	push	{r7}
 8009e62:	b085      	sub	sp, #20
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d108      	bne.n	8009e82 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2201      	movs	r2, #1
 8009e74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	2201      	movs	r2, #1
 8009e7c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009e80:	e031      	b.n	8009ee6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009e82:	2308      	movs	r3, #8
 8009e84:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009e86:	2308      	movs	r3, #8
 8009e88:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	689b      	ldr	r3, [r3, #8]
 8009e90:	0e5b      	lsrs	r3, r3, #25
 8009e92:	b2db      	uxtb	r3, r3
 8009e94:	f003 0307 	and.w	r3, r3, #7
 8009e98:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	689b      	ldr	r3, [r3, #8]
 8009ea0:	0f5b      	lsrs	r3, r3, #29
 8009ea2:	b2db      	uxtb	r3, r3
 8009ea4:	f003 0307 	and.w	r3, r3, #7
 8009ea8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009eaa:	7bbb      	ldrb	r3, [r7, #14]
 8009eac:	7b3a      	ldrb	r2, [r7, #12]
 8009eae:	4911      	ldr	r1, [pc, #68]	@ (8009ef4 <UARTEx_SetNbDataToProcess+0x94>)
 8009eb0:	5c8a      	ldrb	r2, [r1, r2]
 8009eb2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009eb6:	7b3a      	ldrb	r2, [r7, #12]
 8009eb8:	490f      	ldr	r1, [pc, #60]	@ (8009ef8 <UARTEx_SetNbDataToProcess+0x98>)
 8009eba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009ebc:	fb93 f3f2 	sdiv	r3, r3, r2
 8009ec0:	b29a      	uxth	r2, r3
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009ec8:	7bfb      	ldrb	r3, [r7, #15]
 8009eca:	7b7a      	ldrb	r2, [r7, #13]
 8009ecc:	4909      	ldr	r1, [pc, #36]	@ (8009ef4 <UARTEx_SetNbDataToProcess+0x94>)
 8009ece:	5c8a      	ldrb	r2, [r1, r2]
 8009ed0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009ed4:	7b7a      	ldrb	r2, [r7, #13]
 8009ed6:	4908      	ldr	r1, [pc, #32]	@ (8009ef8 <UARTEx_SetNbDataToProcess+0x98>)
 8009ed8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009eda:	fb93 f3f2 	sdiv	r3, r3, r2
 8009ede:	b29a      	uxth	r2, r3
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009ee6:	bf00      	nop
 8009ee8:	3714      	adds	r7, #20
 8009eea:	46bd      	mov	sp, r7
 8009eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef0:	4770      	bx	lr
 8009ef2:	bf00      	nop
 8009ef4:	08011c74 	.word	0x08011c74
 8009ef8:	08011c7c 	.word	0x08011c7c

08009efc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009efc:	b480      	push	{r7}
 8009efe:	b083      	sub	sp, #12
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f103 0208 	add.w	r2, r3, #8
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	f04f 32ff 	mov.w	r2, #4294967295
 8009f14:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	f103 0208 	add.w	r2, r3, #8
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	f103 0208 	add.w	r2, r3, #8
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009f30:	bf00      	nop
 8009f32:	370c      	adds	r7, #12
 8009f34:	46bd      	mov	sp, r7
 8009f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3a:	4770      	bx	lr

08009f3c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009f3c:	b480      	push	{r7}
 8009f3e:	b083      	sub	sp, #12
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2200      	movs	r2, #0
 8009f48:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009f4a:	bf00      	nop
 8009f4c:	370c      	adds	r7, #12
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f54:	4770      	bx	lr

08009f56 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009f56:	b480      	push	{r7}
 8009f58:	b085      	sub	sp, #20
 8009f5a:	af00      	add	r7, sp, #0
 8009f5c:	6078      	str	r0, [r7, #4]
 8009f5e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	685b      	ldr	r3, [r3, #4]
 8009f64:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	68fa      	ldr	r2, [r7, #12]
 8009f6a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	689a      	ldr	r2, [r3, #8]
 8009f70:	683b      	ldr	r3, [r7, #0]
 8009f72:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	689b      	ldr	r3, [r3, #8]
 8009f78:	683a      	ldr	r2, [r7, #0]
 8009f7a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	683a      	ldr	r2, [r7, #0]
 8009f80:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009f82:	683b      	ldr	r3, [r7, #0]
 8009f84:	687a      	ldr	r2, [r7, #4]
 8009f86:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	1c5a      	adds	r2, r3, #1
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	601a      	str	r2, [r3, #0]
}
 8009f92:	bf00      	nop
 8009f94:	3714      	adds	r7, #20
 8009f96:	46bd      	mov	sp, r7
 8009f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9c:	4770      	bx	lr

08009f9e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009f9e:	b480      	push	{r7}
 8009fa0:	b085      	sub	sp, #20
 8009fa2:	af00      	add	r7, sp, #0
 8009fa4:	6078      	str	r0, [r7, #4]
 8009fa6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009fae:	68bb      	ldr	r3, [r7, #8]
 8009fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fb4:	d103      	bne.n	8009fbe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	691b      	ldr	r3, [r3, #16]
 8009fba:	60fb      	str	r3, [r7, #12]
 8009fbc:	e00c      	b.n	8009fd8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	3308      	adds	r3, #8
 8009fc2:	60fb      	str	r3, [r7, #12]
 8009fc4:	e002      	b.n	8009fcc <vListInsert+0x2e>
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	685b      	ldr	r3, [r3, #4]
 8009fca:	60fb      	str	r3, [r7, #12]
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	685b      	ldr	r3, [r3, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	68ba      	ldr	r2, [r7, #8]
 8009fd4:	429a      	cmp	r2, r3
 8009fd6:	d2f6      	bcs.n	8009fc6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	685a      	ldr	r2, [r3, #4]
 8009fdc:	683b      	ldr	r3, [r7, #0]
 8009fde:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	685b      	ldr	r3, [r3, #4]
 8009fe4:	683a      	ldr	r2, [r7, #0]
 8009fe6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009fe8:	683b      	ldr	r3, [r7, #0]
 8009fea:	68fa      	ldr	r2, [r7, #12]
 8009fec:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	683a      	ldr	r2, [r7, #0]
 8009ff2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	687a      	ldr	r2, [r7, #4]
 8009ff8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	1c5a      	adds	r2, r3, #1
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	601a      	str	r2, [r3, #0]
}
 800a004:	bf00      	nop
 800a006:	3714      	adds	r7, #20
 800a008:	46bd      	mov	sp, r7
 800a00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00e:	4770      	bx	lr

0800a010 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a010:	b480      	push	{r7}
 800a012:	b085      	sub	sp, #20
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	691b      	ldr	r3, [r3, #16]
 800a01c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	685b      	ldr	r3, [r3, #4]
 800a022:	687a      	ldr	r2, [r7, #4]
 800a024:	6892      	ldr	r2, [r2, #8]
 800a026:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	689b      	ldr	r3, [r3, #8]
 800a02c:	687a      	ldr	r2, [r7, #4]
 800a02e:	6852      	ldr	r2, [r2, #4]
 800a030:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	685b      	ldr	r3, [r3, #4]
 800a036:	687a      	ldr	r2, [r7, #4]
 800a038:	429a      	cmp	r2, r3
 800a03a:	d103      	bne.n	800a044 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	689a      	ldr	r2, [r3, #8]
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2200      	movs	r2, #0
 800a048:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	1e5a      	subs	r2, r3, #1
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	681b      	ldr	r3, [r3, #0]
}
 800a058:	4618      	mov	r0, r3
 800a05a:	3714      	adds	r7, #20
 800a05c:	46bd      	mov	sp, r7
 800a05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a062:	4770      	bx	lr

0800a064 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b084      	sub	sp, #16
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
 800a06c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d10b      	bne.n	800a090 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a07c:	f383 8811 	msr	BASEPRI, r3
 800a080:	f3bf 8f6f 	isb	sy
 800a084:	f3bf 8f4f 	dsb	sy
 800a088:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a08a:	bf00      	nop
 800a08c:	bf00      	nop
 800a08e:	e7fd      	b.n	800a08c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a090:	f001 fe22 	bl	800bcd8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	681a      	ldr	r2, [r3, #0]
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a09c:	68f9      	ldr	r1, [r7, #12]
 800a09e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a0a0:	fb01 f303 	mul.w	r3, r1, r3
 800a0a4:	441a      	add	r2, r3
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	681a      	ldr	r2, [r3, #0]
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	681a      	ldr	r2, [r3, #0]
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0c0:	3b01      	subs	r3, #1
 800a0c2:	68f9      	ldr	r1, [r7, #12]
 800a0c4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a0c6:	fb01 f303 	mul.w	r3, r1, r3
 800a0ca:	441a      	add	r2, r3
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	22ff      	movs	r2, #255	@ 0xff
 800a0d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	22ff      	movs	r2, #255	@ 0xff
 800a0dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d114      	bne.n	800a110 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	691b      	ldr	r3, [r3, #16]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d01a      	beq.n	800a124 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	3310      	adds	r3, #16
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	f001 f810 	bl	800b118 <xTaskRemoveFromEventList>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d012      	beq.n	800a124 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a0fe:	4b0d      	ldr	r3, [pc, #52]	@ (800a134 <xQueueGenericReset+0xd0>)
 800a100:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a104:	601a      	str	r2, [r3, #0]
 800a106:	f3bf 8f4f 	dsb	sy
 800a10a:	f3bf 8f6f 	isb	sy
 800a10e:	e009      	b.n	800a124 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	3310      	adds	r3, #16
 800a114:	4618      	mov	r0, r3
 800a116:	f7ff fef1 	bl	8009efc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	3324      	adds	r3, #36	@ 0x24
 800a11e:	4618      	mov	r0, r3
 800a120:	f7ff feec 	bl	8009efc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a124:	f001 fe0a 	bl	800bd3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a128:	2301      	movs	r3, #1
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	3710      	adds	r7, #16
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}
 800a132:	bf00      	nop
 800a134:	e000ed04 	.word	0xe000ed04

0800a138 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b08a      	sub	sp, #40	@ 0x28
 800a13c:	af02      	add	r7, sp, #8
 800a13e:	60f8      	str	r0, [r7, #12]
 800a140:	60b9      	str	r1, [r7, #8]
 800a142:	4613      	mov	r3, r2
 800a144:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d10b      	bne.n	800a164 <xQueueGenericCreate+0x2c>
	__asm volatile
 800a14c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a150:	f383 8811 	msr	BASEPRI, r3
 800a154:	f3bf 8f6f 	isb	sy
 800a158:	f3bf 8f4f 	dsb	sy
 800a15c:	613b      	str	r3, [r7, #16]
}
 800a15e:	bf00      	nop
 800a160:	bf00      	nop
 800a162:	e7fd      	b.n	800a160 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	68ba      	ldr	r2, [r7, #8]
 800a168:	fb02 f303 	mul.w	r3, r2, r3
 800a16c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a16e:	69fb      	ldr	r3, [r7, #28]
 800a170:	3348      	adds	r3, #72	@ 0x48
 800a172:	4618      	mov	r0, r3
 800a174:	f001 fed2 	bl	800bf1c <pvPortMalloc>
 800a178:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a17a:	69bb      	ldr	r3, [r7, #24]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d00d      	beq.n	800a19c <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a180:	69bb      	ldr	r3, [r7, #24]
 800a182:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	3348      	adds	r3, #72	@ 0x48
 800a188:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a18a:	79fa      	ldrb	r2, [r7, #7]
 800a18c:	69bb      	ldr	r3, [r7, #24]
 800a18e:	9300      	str	r3, [sp, #0]
 800a190:	4613      	mov	r3, r2
 800a192:	697a      	ldr	r2, [r7, #20]
 800a194:	68b9      	ldr	r1, [r7, #8]
 800a196:	68f8      	ldr	r0, [r7, #12]
 800a198:	f000 f805 	bl	800a1a6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a19c:	69bb      	ldr	r3, [r7, #24]
	}
 800a19e:	4618      	mov	r0, r3
 800a1a0:	3720      	adds	r7, #32
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bd80      	pop	{r7, pc}

0800a1a6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a1a6:	b580      	push	{r7, lr}
 800a1a8:	b084      	sub	sp, #16
 800a1aa:	af00      	add	r7, sp, #0
 800a1ac:	60f8      	str	r0, [r7, #12]
 800a1ae:	60b9      	str	r1, [r7, #8]
 800a1b0:	607a      	str	r2, [r7, #4]
 800a1b2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a1b4:	68bb      	ldr	r3, [r7, #8]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d103      	bne.n	800a1c2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a1ba:	69bb      	ldr	r3, [r7, #24]
 800a1bc:	69ba      	ldr	r2, [r7, #24]
 800a1be:	601a      	str	r2, [r3, #0]
 800a1c0:	e002      	b.n	800a1c8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a1c2:	69bb      	ldr	r3, [r7, #24]
 800a1c4:	687a      	ldr	r2, [r7, #4]
 800a1c6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a1c8:	69bb      	ldr	r3, [r7, #24]
 800a1ca:	68fa      	ldr	r2, [r7, #12]
 800a1cc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a1ce:	69bb      	ldr	r3, [r7, #24]
 800a1d0:	68ba      	ldr	r2, [r7, #8]
 800a1d2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a1d4:	2101      	movs	r1, #1
 800a1d6:	69b8      	ldr	r0, [r7, #24]
 800a1d8:	f7ff ff44 	bl	800a064 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a1dc:	bf00      	nop
 800a1de:	3710      	adds	r7, #16
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd80      	pop	{r7, pc}

0800a1e4 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b082      	sub	sp, #8
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d00e      	beq.n	800a210 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	2200      	movs	r2, #0
 800a202:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800a204:	2300      	movs	r3, #0
 800a206:	2200      	movs	r2, #0
 800a208:	2100      	movs	r1, #0
 800a20a:	6878      	ldr	r0, [r7, #4]
 800a20c:	f000 f81c 	bl	800a248 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800a210:	bf00      	nop
 800a212:	3708      	adds	r7, #8
 800a214:	46bd      	mov	sp, r7
 800a216:	bd80      	pop	{r7, pc}

0800a218 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b086      	sub	sp, #24
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	4603      	mov	r3, r0
 800a220:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a222:	2301      	movs	r3, #1
 800a224:	617b      	str	r3, [r7, #20]
 800a226:	2300      	movs	r3, #0
 800a228:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800a22a:	79fb      	ldrb	r3, [r7, #7]
 800a22c:	461a      	mov	r2, r3
 800a22e:	6939      	ldr	r1, [r7, #16]
 800a230:	6978      	ldr	r0, [r7, #20]
 800a232:	f7ff ff81 	bl	800a138 <xQueueGenericCreate>
 800a236:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a238:	68f8      	ldr	r0, [r7, #12]
 800a23a:	f7ff ffd3 	bl	800a1e4 <prvInitialiseMutex>

		return xNewQueue;
 800a23e:	68fb      	ldr	r3, [r7, #12]
	}
 800a240:	4618      	mov	r0, r3
 800a242:	3718      	adds	r7, #24
 800a244:	46bd      	mov	sp, r7
 800a246:	bd80      	pop	{r7, pc}

0800a248 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b08e      	sub	sp, #56	@ 0x38
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	60f8      	str	r0, [r7, #12]
 800a250:	60b9      	str	r1, [r7, #8]
 800a252:	607a      	str	r2, [r7, #4]
 800a254:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a256:	2300      	movs	r3, #0
 800a258:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a25e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a260:	2b00      	cmp	r3, #0
 800a262:	d10b      	bne.n	800a27c <xQueueGenericSend+0x34>
	__asm volatile
 800a264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a268:	f383 8811 	msr	BASEPRI, r3
 800a26c:	f3bf 8f6f 	isb	sy
 800a270:	f3bf 8f4f 	dsb	sy
 800a274:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a276:	bf00      	nop
 800a278:	bf00      	nop
 800a27a:	e7fd      	b.n	800a278 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a27c:	68bb      	ldr	r3, [r7, #8]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d103      	bne.n	800a28a <xQueueGenericSend+0x42>
 800a282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a286:	2b00      	cmp	r3, #0
 800a288:	d101      	bne.n	800a28e <xQueueGenericSend+0x46>
 800a28a:	2301      	movs	r3, #1
 800a28c:	e000      	b.n	800a290 <xQueueGenericSend+0x48>
 800a28e:	2300      	movs	r3, #0
 800a290:	2b00      	cmp	r3, #0
 800a292:	d10b      	bne.n	800a2ac <xQueueGenericSend+0x64>
	__asm volatile
 800a294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a298:	f383 8811 	msr	BASEPRI, r3
 800a29c:	f3bf 8f6f 	isb	sy
 800a2a0:	f3bf 8f4f 	dsb	sy
 800a2a4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a2a6:	bf00      	nop
 800a2a8:	bf00      	nop
 800a2aa:	e7fd      	b.n	800a2a8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	2b02      	cmp	r3, #2
 800a2b0:	d103      	bne.n	800a2ba <xQueueGenericSend+0x72>
 800a2b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2b6:	2b01      	cmp	r3, #1
 800a2b8:	d101      	bne.n	800a2be <xQueueGenericSend+0x76>
 800a2ba:	2301      	movs	r3, #1
 800a2bc:	e000      	b.n	800a2c0 <xQueueGenericSend+0x78>
 800a2be:	2300      	movs	r3, #0
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d10b      	bne.n	800a2dc <xQueueGenericSend+0x94>
	__asm volatile
 800a2c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2c8:	f383 8811 	msr	BASEPRI, r3
 800a2cc:	f3bf 8f6f 	isb	sy
 800a2d0:	f3bf 8f4f 	dsb	sy
 800a2d4:	623b      	str	r3, [r7, #32]
}
 800a2d6:	bf00      	nop
 800a2d8:	bf00      	nop
 800a2da:	e7fd      	b.n	800a2d8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a2dc:	f001 f8c2 	bl	800b464 <xTaskGetSchedulerState>
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d102      	bne.n	800a2ec <xQueueGenericSend+0xa4>
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d101      	bne.n	800a2f0 <xQueueGenericSend+0xa8>
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	e000      	b.n	800a2f2 <xQueueGenericSend+0xaa>
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d10b      	bne.n	800a30e <xQueueGenericSend+0xc6>
	__asm volatile
 800a2f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2fa:	f383 8811 	msr	BASEPRI, r3
 800a2fe:	f3bf 8f6f 	isb	sy
 800a302:	f3bf 8f4f 	dsb	sy
 800a306:	61fb      	str	r3, [r7, #28]
}
 800a308:	bf00      	nop
 800a30a:	bf00      	nop
 800a30c:	e7fd      	b.n	800a30a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a30e:	f001 fce3 	bl	800bcd8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a314:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a318:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a31a:	429a      	cmp	r2, r3
 800a31c:	d302      	bcc.n	800a324 <xQueueGenericSend+0xdc>
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	2b02      	cmp	r3, #2
 800a322:	d129      	bne.n	800a378 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a324:	683a      	ldr	r2, [r7, #0]
 800a326:	68b9      	ldr	r1, [r7, #8]
 800a328:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a32a:	f000 f9b7 	bl	800a69c <prvCopyDataToQueue>
 800a32e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a334:	2b00      	cmp	r3, #0
 800a336:	d010      	beq.n	800a35a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a33a:	3324      	adds	r3, #36	@ 0x24
 800a33c:	4618      	mov	r0, r3
 800a33e:	f000 feeb 	bl	800b118 <xTaskRemoveFromEventList>
 800a342:	4603      	mov	r3, r0
 800a344:	2b00      	cmp	r3, #0
 800a346:	d013      	beq.n	800a370 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a348:	4b3f      	ldr	r3, [pc, #252]	@ (800a448 <xQueueGenericSend+0x200>)
 800a34a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a34e:	601a      	str	r2, [r3, #0]
 800a350:	f3bf 8f4f 	dsb	sy
 800a354:	f3bf 8f6f 	isb	sy
 800a358:	e00a      	b.n	800a370 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a35a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d007      	beq.n	800a370 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a360:	4b39      	ldr	r3, [pc, #228]	@ (800a448 <xQueueGenericSend+0x200>)
 800a362:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a366:	601a      	str	r2, [r3, #0]
 800a368:	f3bf 8f4f 	dsb	sy
 800a36c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a370:	f001 fce4 	bl	800bd3c <vPortExitCritical>
				return pdPASS;
 800a374:	2301      	movs	r3, #1
 800a376:	e063      	b.n	800a440 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d103      	bne.n	800a386 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a37e:	f001 fcdd 	bl	800bd3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a382:	2300      	movs	r3, #0
 800a384:	e05c      	b.n	800a440 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a386:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d106      	bne.n	800a39a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a38c:	f107 0314 	add.w	r3, r7, #20
 800a390:	4618      	mov	r0, r3
 800a392:	f000 ff25 	bl	800b1e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a396:	2301      	movs	r3, #1
 800a398:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a39a:	f001 fccf 	bl	800bd3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a39e:	f000 fcbb 	bl	800ad18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a3a2:	f001 fc99 	bl	800bcd8 <vPortEnterCritical>
 800a3a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a3ac:	b25b      	sxtb	r3, r3
 800a3ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3b2:	d103      	bne.n	800a3bc <xQueueGenericSend+0x174>
 800a3b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a3bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a3c2:	b25b      	sxtb	r3, r3
 800a3c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3c8:	d103      	bne.n	800a3d2 <xQueueGenericSend+0x18a>
 800a3ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a3d2:	f001 fcb3 	bl	800bd3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a3d6:	1d3a      	adds	r2, r7, #4
 800a3d8:	f107 0314 	add.w	r3, r7, #20
 800a3dc:	4611      	mov	r1, r2
 800a3de:	4618      	mov	r0, r3
 800a3e0:	f000 ff14 	bl	800b20c <xTaskCheckForTimeOut>
 800a3e4:	4603      	mov	r3, r0
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d124      	bne.n	800a434 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a3ea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a3ec:	f000 fa28 	bl	800a840 <prvIsQueueFull>
 800a3f0:	4603      	mov	r3, r0
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d018      	beq.n	800a428 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a3f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3f8:	3310      	adds	r3, #16
 800a3fa:	687a      	ldr	r2, [r7, #4]
 800a3fc:	4611      	mov	r1, r2
 800a3fe:	4618      	mov	r0, r3
 800a400:	f000 fe64 	bl	800b0cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a404:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a406:	f000 f9b3 	bl	800a770 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a40a:	f000 fc93 	bl	800ad34 <xTaskResumeAll>
 800a40e:	4603      	mov	r3, r0
 800a410:	2b00      	cmp	r3, #0
 800a412:	f47f af7c 	bne.w	800a30e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a416:	4b0c      	ldr	r3, [pc, #48]	@ (800a448 <xQueueGenericSend+0x200>)
 800a418:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a41c:	601a      	str	r2, [r3, #0]
 800a41e:	f3bf 8f4f 	dsb	sy
 800a422:	f3bf 8f6f 	isb	sy
 800a426:	e772      	b.n	800a30e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a428:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a42a:	f000 f9a1 	bl	800a770 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a42e:	f000 fc81 	bl	800ad34 <xTaskResumeAll>
 800a432:	e76c      	b.n	800a30e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a434:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a436:	f000 f99b 	bl	800a770 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a43a:	f000 fc7b 	bl	800ad34 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a43e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a440:	4618      	mov	r0, r3
 800a442:	3738      	adds	r7, #56	@ 0x38
 800a444:	46bd      	mov	sp, r7
 800a446:	bd80      	pop	{r7, pc}
 800a448:	e000ed04 	.word	0xe000ed04

0800a44c <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	b08e      	sub	sp, #56	@ 0x38
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
 800a454:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a456:	2300      	movs	r3, #0
 800a458:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a45e:	2300      	movs	r3, #0
 800a460:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a464:	2b00      	cmp	r3, #0
 800a466:	d10b      	bne.n	800a480 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800a468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a46c:	f383 8811 	msr	BASEPRI, r3
 800a470:	f3bf 8f6f 	isb	sy
 800a474:	f3bf 8f4f 	dsb	sy
 800a478:	623b      	str	r3, [r7, #32]
}
 800a47a:	bf00      	nop
 800a47c:	bf00      	nop
 800a47e:	e7fd      	b.n	800a47c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a484:	2b00      	cmp	r3, #0
 800a486:	d00b      	beq.n	800a4a0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800a488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a48c:	f383 8811 	msr	BASEPRI, r3
 800a490:	f3bf 8f6f 	isb	sy
 800a494:	f3bf 8f4f 	dsb	sy
 800a498:	61fb      	str	r3, [r7, #28]
}
 800a49a:	bf00      	nop
 800a49c:	bf00      	nop
 800a49e:	e7fd      	b.n	800a49c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a4a0:	f000 ffe0 	bl	800b464 <xTaskGetSchedulerState>
 800a4a4:	4603      	mov	r3, r0
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d102      	bne.n	800a4b0 <xQueueSemaphoreTake+0x64>
 800a4aa:	683b      	ldr	r3, [r7, #0]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d101      	bne.n	800a4b4 <xQueueSemaphoreTake+0x68>
 800a4b0:	2301      	movs	r3, #1
 800a4b2:	e000      	b.n	800a4b6 <xQueueSemaphoreTake+0x6a>
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d10b      	bne.n	800a4d2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800a4ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4be:	f383 8811 	msr	BASEPRI, r3
 800a4c2:	f3bf 8f6f 	isb	sy
 800a4c6:	f3bf 8f4f 	dsb	sy
 800a4ca:	61bb      	str	r3, [r7, #24]
}
 800a4cc:	bf00      	nop
 800a4ce:	bf00      	nop
 800a4d0:	e7fd      	b.n	800a4ce <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a4d2:	f001 fc01 	bl	800bcd8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a4d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4da:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a4dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d024      	beq.n	800a52c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a4e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4e4:	1e5a      	subs	r2, r3, #1
 800a4e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4e8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a4ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d104      	bne.n	800a4fc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a4f2:	f001 f963 	bl	800b7bc <pvTaskIncrementMutexHeldCount>
 800a4f6:	4602      	mov	r2, r0
 800a4f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4fa:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a4fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4fe:	691b      	ldr	r3, [r3, #16]
 800a500:	2b00      	cmp	r3, #0
 800a502:	d00f      	beq.n	800a524 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a506:	3310      	adds	r3, #16
 800a508:	4618      	mov	r0, r3
 800a50a:	f000 fe05 	bl	800b118 <xTaskRemoveFromEventList>
 800a50e:	4603      	mov	r3, r0
 800a510:	2b00      	cmp	r3, #0
 800a512:	d007      	beq.n	800a524 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a514:	4b54      	ldr	r3, [pc, #336]	@ (800a668 <xQueueSemaphoreTake+0x21c>)
 800a516:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a51a:	601a      	str	r2, [r3, #0]
 800a51c:	f3bf 8f4f 	dsb	sy
 800a520:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a524:	f001 fc0a 	bl	800bd3c <vPortExitCritical>
				return pdPASS;
 800a528:	2301      	movs	r3, #1
 800a52a:	e098      	b.n	800a65e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d112      	bne.n	800a558 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a534:	2b00      	cmp	r3, #0
 800a536:	d00b      	beq.n	800a550 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800a538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a53c:	f383 8811 	msr	BASEPRI, r3
 800a540:	f3bf 8f6f 	isb	sy
 800a544:	f3bf 8f4f 	dsb	sy
 800a548:	617b      	str	r3, [r7, #20]
}
 800a54a:	bf00      	nop
 800a54c:	bf00      	nop
 800a54e:	e7fd      	b.n	800a54c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a550:	f001 fbf4 	bl	800bd3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a554:	2300      	movs	r3, #0
 800a556:	e082      	b.n	800a65e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d106      	bne.n	800a56c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a55e:	f107 030c 	add.w	r3, r7, #12
 800a562:	4618      	mov	r0, r3
 800a564:	f000 fe3c 	bl	800b1e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a568:	2301      	movs	r3, #1
 800a56a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a56c:	f001 fbe6 	bl	800bd3c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a570:	f000 fbd2 	bl	800ad18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a574:	f001 fbb0 	bl	800bcd8 <vPortEnterCritical>
 800a578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a57a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a57e:	b25b      	sxtb	r3, r3
 800a580:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a584:	d103      	bne.n	800a58e <xQueueSemaphoreTake+0x142>
 800a586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a588:	2200      	movs	r2, #0
 800a58a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a58e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a590:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a594:	b25b      	sxtb	r3, r3
 800a596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a59a:	d103      	bne.n	800a5a4 <xQueueSemaphoreTake+0x158>
 800a59c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a59e:	2200      	movs	r2, #0
 800a5a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a5a4:	f001 fbca 	bl	800bd3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a5a8:	463a      	mov	r2, r7
 800a5aa:	f107 030c 	add.w	r3, r7, #12
 800a5ae:	4611      	mov	r1, r2
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	f000 fe2b 	bl	800b20c <xTaskCheckForTimeOut>
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d132      	bne.n	800a622 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a5bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a5be:	f000 f929 	bl	800a814 <prvIsQueueEmpty>
 800a5c2:	4603      	mov	r3, r0
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d026      	beq.n	800a616 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a5c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d109      	bne.n	800a5e4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800a5d0:	f001 fb82 	bl	800bcd8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a5d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5d6:	689b      	ldr	r3, [r3, #8]
 800a5d8:	4618      	mov	r0, r3
 800a5da:	f000 ff61 	bl	800b4a0 <xTaskPriorityInherit>
 800a5de:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800a5e0:	f001 fbac 	bl	800bd3c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a5e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5e6:	3324      	adds	r3, #36	@ 0x24
 800a5e8:	683a      	ldr	r2, [r7, #0]
 800a5ea:	4611      	mov	r1, r2
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	f000 fd6d 	bl	800b0cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a5f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a5f4:	f000 f8bc 	bl	800a770 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a5f8:	f000 fb9c 	bl	800ad34 <xTaskResumeAll>
 800a5fc:	4603      	mov	r3, r0
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	f47f af67 	bne.w	800a4d2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800a604:	4b18      	ldr	r3, [pc, #96]	@ (800a668 <xQueueSemaphoreTake+0x21c>)
 800a606:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a60a:	601a      	str	r2, [r3, #0]
 800a60c:	f3bf 8f4f 	dsb	sy
 800a610:	f3bf 8f6f 	isb	sy
 800a614:	e75d      	b.n	800a4d2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a616:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a618:	f000 f8aa 	bl	800a770 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a61c:	f000 fb8a 	bl	800ad34 <xTaskResumeAll>
 800a620:	e757      	b.n	800a4d2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a622:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a624:	f000 f8a4 	bl	800a770 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a628:	f000 fb84 	bl	800ad34 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a62c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a62e:	f000 f8f1 	bl	800a814 <prvIsQueueEmpty>
 800a632:	4603      	mov	r3, r0
 800a634:	2b00      	cmp	r3, #0
 800a636:	f43f af4c 	beq.w	800a4d2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a63a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d00d      	beq.n	800a65c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800a640:	f001 fb4a 	bl	800bcd8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a644:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a646:	f000 f811 	bl	800a66c <prvGetDisinheritPriorityAfterTimeout>
 800a64a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a64c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a64e:	689b      	ldr	r3, [r3, #8]
 800a650:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a652:	4618      	mov	r0, r3
 800a654:	f001 f822 	bl	800b69c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a658:	f001 fb70 	bl	800bd3c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a65c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a65e:	4618      	mov	r0, r3
 800a660:	3738      	adds	r7, #56	@ 0x38
 800a662:	46bd      	mov	sp, r7
 800a664:	bd80      	pop	{r7, pc}
 800a666:	bf00      	nop
 800a668:	e000ed04 	.word	0xe000ed04

0800a66c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a66c:	b480      	push	{r7}
 800a66e:	b085      	sub	sp, #20
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d006      	beq.n	800a68a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	f1c3 0307 	rsb	r3, r3, #7
 800a686:	60fb      	str	r3, [r7, #12]
 800a688:	e001      	b.n	800a68e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a68a:	2300      	movs	r3, #0
 800a68c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a68e:	68fb      	ldr	r3, [r7, #12]
	}
 800a690:	4618      	mov	r0, r3
 800a692:	3714      	adds	r7, #20
 800a694:	46bd      	mov	sp, r7
 800a696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69a:	4770      	bx	lr

0800a69c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b086      	sub	sp, #24
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	60f8      	str	r0, [r7, #12]
 800a6a4:	60b9      	str	r1, [r7, #8]
 800a6a6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6b0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d10d      	bne.n	800a6d6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d14d      	bne.n	800a75e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	689b      	ldr	r3, [r3, #8]
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	f000 ff60 	bl	800b58c <xTaskPriorityDisinherit>
 800a6cc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	609a      	str	r2, [r3, #8]
 800a6d4:	e043      	b.n	800a75e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d119      	bne.n	800a710 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	6858      	ldr	r0, [r3, #4]
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6e4:	461a      	mov	r2, r3
 800a6e6:	68b9      	ldr	r1, [r7, #8]
 800a6e8:	f002 ff85 	bl	800d5f6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	685a      	ldr	r2, [r3, #4]
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6f4:	441a      	add	r2, r3
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	685a      	ldr	r2, [r3, #4]
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	689b      	ldr	r3, [r3, #8]
 800a702:	429a      	cmp	r2, r3
 800a704:	d32b      	bcc.n	800a75e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	681a      	ldr	r2, [r3, #0]
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	605a      	str	r2, [r3, #4]
 800a70e:	e026      	b.n	800a75e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	68d8      	ldr	r0, [r3, #12]
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a718:	461a      	mov	r2, r3
 800a71a:	68b9      	ldr	r1, [r7, #8]
 800a71c:	f002 ff6b 	bl	800d5f6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	68da      	ldr	r2, [r3, #12]
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a728:	425b      	negs	r3, r3
 800a72a:	441a      	add	r2, r3
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	68da      	ldr	r2, [r3, #12]
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	429a      	cmp	r2, r3
 800a73a:	d207      	bcs.n	800a74c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	689a      	ldr	r2, [r3, #8]
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a744:	425b      	negs	r3, r3
 800a746:	441a      	add	r2, r3
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2b02      	cmp	r3, #2
 800a750:	d105      	bne.n	800a75e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a752:	693b      	ldr	r3, [r7, #16]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d002      	beq.n	800a75e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a758:	693b      	ldr	r3, [r7, #16]
 800a75a:	3b01      	subs	r3, #1
 800a75c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a75e:	693b      	ldr	r3, [r7, #16]
 800a760:	1c5a      	adds	r2, r3, #1
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a766:	697b      	ldr	r3, [r7, #20]
}
 800a768:	4618      	mov	r0, r3
 800a76a:	3718      	adds	r7, #24
 800a76c:	46bd      	mov	sp, r7
 800a76e:	bd80      	pop	{r7, pc}

0800a770 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b084      	sub	sp, #16
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a778:	f001 faae 	bl	800bcd8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a782:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a784:	e011      	b.n	800a7aa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d012      	beq.n	800a7b4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	3324      	adds	r3, #36	@ 0x24
 800a792:	4618      	mov	r0, r3
 800a794:	f000 fcc0 	bl	800b118 <xTaskRemoveFromEventList>
 800a798:	4603      	mov	r3, r0
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d001      	beq.n	800a7a2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a79e:	f000 fd99 	bl	800b2d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a7a2:	7bfb      	ldrb	r3, [r7, #15]
 800a7a4:	3b01      	subs	r3, #1
 800a7a6:	b2db      	uxtb	r3, r3
 800a7a8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a7aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	dce9      	bgt.n	800a786 <prvUnlockQueue+0x16>
 800a7b2:	e000      	b.n	800a7b6 <prvUnlockQueue+0x46>
					break;
 800a7b4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	22ff      	movs	r2, #255	@ 0xff
 800a7ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a7be:	f001 fabd 	bl	800bd3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a7c2:	f001 fa89 	bl	800bcd8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a7cc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a7ce:	e011      	b.n	800a7f4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	691b      	ldr	r3, [r3, #16]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d012      	beq.n	800a7fe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	3310      	adds	r3, #16
 800a7dc:	4618      	mov	r0, r3
 800a7de:	f000 fc9b 	bl	800b118 <xTaskRemoveFromEventList>
 800a7e2:	4603      	mov	r3, r0
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d001      	beq.n	800a7ec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a7e8:	f000 fd74 	bl	800b2d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a7ec:	7bbb      	ldrb	r3, [r7, #14]
 800a7ee:	3b01      	subs	r3, #1
 800a7f0:	b2db      	uxtb	r3, r3
 800a7f2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a7f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	dce9      	bgt.n	800a7d0 <prvUnlockQueue+0x60>
 800a7fc:	e000      	b.n	800a800 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a7fe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	22ff      	movs	r2, #255	@ 0xff
 800a804:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a808:	f001 fa98 	bl	800bd3c <vPortExitCritical>
}
 800a80c:	bf00      	nop
 800a80e:	3710      	adds	r7, #16
 800a810:	46bd      	mov	sp, r7
 800a812:	bd80      	pop	{r7, pc}

0800a814 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b084      	sub	sp, #16
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a81c:	f001 fa5c 	bl	800bcd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a824:	2b00      	cmp	r3, #0
 800a826:	d102      	bne.n	800a82e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a828:	2301      	movs	r3, #1
 800a82a:	60fb      	str	r3, [r7, #12]
 800a82c:	e001      	b.n	800a832 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a82e:	2300      	movs	r3, #0
 800a830:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a832:	f001 fa83 	bl	800bd3c <vPortExitCritical>

	return xReturn;
 800a836:	68fb      	ldr	r3, [r7, #12]
}
 800a838:	4618      	mov	r0, r3
 800a83a:	3710      	adds	r7, #16
 800a83c:	46bd      	mov	sp, r7
 800a83e:	bd80      	pop	{r7, pc}

0800a840 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b084      	sub	sp, #16
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a848:	f001 fa46 	bl	800bcd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a854:	429a      	cmp	r2, r3
 800a856:	d102      	bne.n	800a85e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a858:	2301      	movs	r3, #1
 800a85a:	60fb      	str	r3, [r7, #12]
 800a85c:	e001      	b.n	800a862 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a85e:	2300      	movs	r3, #0
 800a860:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a862:	f001 fa6b 	bl	800bd3c <vPortExitCritical>

	return xReturn;
 800a866:	68fb      	ldr	r3, [r7, #12]
}
 800a868:	4618      	mov	r0, r3
 800a86a:	3710      	adds	r7, #16
 800a86c:	46bd      	mov	sp, r7
 800a86e:	bd80      	pop	{r7, pc}

0800a870 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a870:	b580      	push	{r7, lr}
 800a872:	b08c      	sub	sp, #48	@ 0x30
 800a874:	af04      	add	r7, sp, #16
 800a876:	60f8      	str	r0, [r7, #12]
 800a878:	60b9      	str	r1, [r7, #8]
 800a87a:	603b      	str	r3, [r7, #0]
 800a87c:	4613      	mov	r3, r2
 800a87e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a880:	88fb      	ldrh	r3, [r7, #6]
 800a882:	009b      	lsls	r3, r3, #2
 800a884:	4618      	mov	r0, r3
 800a886:	f001 fb49 	bl	800bf1c <pvPortMalloc>
 800a88a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a88c:	697b      	ldr	r3, [r7, #20]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d00e      	beq.n	800a8b0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a892:	20a0      	movs	r0, #160	@ 0xa0
 800a894:	f001 fb42 	bl	800bf1c <pvPortMalloc>
 800a898:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a89a:	69fb      	ldr	r3, [r7, #28]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d003      	beq.n	800a8a8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a8a0:	69fb      	ldr	r3, [r7, #28]
 800a8a2:	697a      	ldr	r2, [r7, #20]
 800a8a4:	631a      	str	r2, [r3, #48]	@ 0x30
 800a8a6:	e005      	b.n	800a8b4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a8a8:	6978      	ldr	r0, [r7, #20]
 800a8aa:	f001 fc05 	bl	800c0b8 <vPortFree>
 800a8ae:	e001      	b.n	800a8b4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a8b4:	69fb      	ldr	r3, [r7, #28]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d013      	beq.n	800a8e2 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a8ba:	88fa      	ldrh	r2, [r7, #6]
 800a8bc:	2300      	movs	r3, #0
 800a8be:	9303      	str	r3, [sp, #12]
 800a8c0:	69fb      	ldr	r3, [r7, #28]
 800a8c2:	9302      	str	r3, [sp, #8]
 800a8c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8c6:	9301      	str	r3, [sp, #4]
 800a8c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8ca:	9300      	str	r3, [sp, #0]
 800a8cc:	683b      	ldr	r3, [r7, #0]
 800a8ce:	68b9      	ldr	r1, [r7, #8]
 800a8d0:	68f8      	ldr	r0, [r7, #12]
 800a8d2:	f000 f80f 	bl	800a8f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a8d6:	69f8      	ldr	r0, [r7, #28]
 800a8d8:	f000 f8ac 	bl	800aa34 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a8dc:	2301      	movs	r3, #1
 800a8de:	61bb      	str	r3, [r7, #24]
 800a8e0:	e002      	b.n	800a8e8 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a8e2:	f04f 33ff 	mov.w	r3, #4294967295
 800a8e6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a8e8:	69bb      	ldr	r3, [r7, #24]
	}
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	3720      	adds	r7, #32
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	bd80      	pop	{r7, pc}
	...

0800a8f4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b088      	sub	sp, #32
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	60f8      	str	r0, [r7, #12]
 800a8fc:	60b9      	str	r1, [r7, #8]
 800a8fe:	607a      	str	r2, [r7, #4]
 800a900:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a904:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a90c:	3b01      	subs	r3, #1
 800a90e:	009b      	lsls	r3, r3, #2
 800a910:	4413      	add	r3, r2
 800a912:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a914:	69bb      	ldr	r3, [r7, #24]
 800a916:	f023 0307 	bic.w	r3, r3, #7
 800a91a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a91c:	69bb      	ldr	r3, [r7, #24]
 800a91e:	f003 0307 	and.w	r3, r3, #7
 800a922:	2b00      	cmp	r3, #0
 800a924:	d00b      	beq.n	800a93e <prvInitialiseNewTask+0x4a>
	__asm volatile
 800a926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a92a:	f383 8811 	msr	BASEPRI, r3
 800a92e:	f3bf 8f6f 	isb	sy
 800a932:	f3bf 8f4f 	dsb	sy
 800a936:	617b      	str	r3, [r7, #20]
}
 800a938:	bf00      	nop
 800a93a:	bf00      	nop
 800a93c:	e7fd      	b.n	800a93a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a93e:	68bb      	ldr	r3, [r7, #8]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d01f      	beq.n	800a984 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a944:	2300      	movs	r3, #0
 800a946:	61fb      	str	r3, [r7, #28]
 800a948:	e012      	b.n	800a970 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a94a:	68ba      	ldr	r2, [r7, #8]
 800a94c:	69fb      	ldr	r3, [r7, #28]
 800a94e:	4413      	add	r3, r2
 800a950:	7819      	ldrb	r1, [r3, #0]
 800a952:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a954:	69fb      	ldr	r3, [r7, #28]
 800a956:	4413      	add	r3, r2
 800a958:	3334      	adds	r3, #52	@ 0x34
 800a95a:	460a      	mov	r2, r1
 800a95c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a95e:	68ba      	ldr	r2, [r7, #8]
 800a960:	69fb      	ldr	r3, [r7, #28]
 800a962:	4413      	add	r3, r2
 800a964:	781b      	ldrb	r3, [r3, #0]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d006      	beq.n	800a978 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a96a:	69fb      	ldr	r3, [r7, #28]
 800a96c:	3301      	adds	r3, #1
 800a96e:	61fb      	str	r3, [r7, #28]
 800a970:	69fb      	ldr	r3, [r7, #28]
 800a972:	2b0f      	cmp	r3, #15
 800a974:	d9e9      	bls.n	800a94a <prvInitialiseNewTask+0x56>
 800a976:	e000      	b.n	800a97a <prvInitialiseNewTask+0x86>
			{
				break;
 800a978:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a97a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a97c:	2200      	movs	r2, #0
 800a97e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a982:	e003      	b.n	800a98c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a986:	2200      	movs	r2, #0
 800a988:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a98c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a98e:	2b06      	cmp	r3, #6
 800a990:	d901      	bls.n	800a996 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a992:	2306      	movs	r3, #6
 800a994:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a998:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a99a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a99c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a99e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a9a0:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a9a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a9a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9aa:	3304      	adds	r3, #4
 800a9ac:	4618      	mov	r0, r3
 800a9ae:	f7ff fac5 	bl	8009f3c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a9b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9b4:	3318      	adds	r3, #24
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f7ff fac0 	bl	8009f3c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a9bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a9c0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a9c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9c4:	f1c3 0207 	rsb	r2, r3, #7
 800a9c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9ca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a9cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a9d0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a9d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a9da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9dc:	2200      	movs	r2, #0
 800a9de:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a9e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9e4:	334c      	adds	r3, #76	@ 0x4c
 800a9e6:	224c      	movs	r2, #76	@ 0x4c
 800a9e8:	2100      	movs	r1, #0
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	f002 fd14 	bl	800d418 <memset>
 800a9f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9f2:	4a0d      	ldr	r2, [pc, #52]	@ (800aa28 <prvInitialiseNewTask+0x134>)
 800a9f4:	651a      	str	r2, [r3, #80]	@ 0x50
 800a9f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9f8:	4a0c      	ldr	r2, [pc, #48]	@ (800aa2c <prvInitialiseNewTask+0x138>)
 800a9fa:	655a      	str	r2, [r3, #84]	@ 0x54
 800a9fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9fe:	4a0c      	ldr	r2, [pc, #48]	@ (800aa30 <prvInitialiseNewTask+0x13c>)
 800aa00:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800aa02:	683a      	ldr	r2, [r7, #0]
 800aa04:	68f9      	ldr	r1, [r7, #12]
 800aa06:	69b8      	ldr	r0, [r7, #24]
 800aa08:	f001 f834 	bl	800ba74 <pxPortInitialiseStack>
 800aa0c:	4602      	mov	r2, r0
 800aa0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa10:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800aa12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d002      	beq.n	800aa1e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800aa18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa1c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aa1e:	bf00      	nop
 800aa20:	3720      	adds	r7, #32
 800aa22:	46bd      	mov	sp, r7
 800aa24:	bd80      	pop	{r7, pc}
 800aa26:	bf00      	nop
 800aa28:	20005f24 	.word	0x20005f24
 800aa2c:	20005f8c 	.word	0x20005f8c
 800aa30:	20005ff4 	.word	0x20005ff4

0800aa34 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b082      	sub	sp, #8
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800aa3c:	f001 f94c 	bl	800bcd8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800aa40:	4b2a      	ldr	r3, [pc, #168]	@ (800aaec <prvAddNewTaskToReadyList+0xb8>)
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	3301      	adds	r3, #1
 800aa46:	4a29      	ldr	r2, [pc, #164]	@ (800aaec <prvAddNewTaskToReadyList+0xb8>)
 800aa48:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800aa4a:	4b29      	ldr	r3, [pc, #164]	@ (800aaf0 <prvAddNewTaskToReadyList+0xbc>)
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d109      	bne.n	800aa66 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800aa52:	4a27      	ldr	r2, [pc, #156]	@ (800aaf0 <prvAddNewTaskToReadyList+0xbc>)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800aa58:	4b24      	ldr	r3, [pc, #144]	@ (800aaec <prvAddNewTaskToReadyList+0xb8>)
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	2b01      	cmp	r3, #1
 800aa5e:	d110      	bne.n	800aa82 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800aa60:	f000 fc5c 	bl	800b31c <prvInitialiseTaskLists>
 800aa64:	e00d      	b.n	800aa82 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800aa66:	4b23      	ldr	r3, [pc, #140]	@ (800aaf4 <prvAddNewTaskToReadyList+0xc0>)
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d109      	bne.n	800aa82 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800aa6e:	4b20      	ldr	r3, [pc, #128]	@ (800aaf0 <prvAddNewTaskToReadyList+0xbc>)
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa78:	429a      	cmp	r2, r3
 800aa7a:	d802      	bhi.n	800aa82 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800aa7c:	4a1c      	ldr	r2, [pc, #112]	@ (800aaf0 <prvAddNewTaskToReadyList+0xbc>)
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800aa82:	4b1d      	ldr	r3, [pc, #116]	@ (800aaf8 <prvAddNewTaskToReadyList+0xc4>)
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	3301      	adds	r3, #1
 800aa88:	4a1b      	ldr	r2, [pc, #108]	@ (800aaf8 <prvAddNewTaskToReadyList+0xc4>)
 800aa8a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa90:	2201      	movs	r2, #1
 800aa92:	409a      	lsls	r2, r3
 800aa94:	4b19      	ldr	r3, [pc, #100]	@ (800aafc <prvAddNewTaskToReadyList+0xc8>)
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	4313      	orrs	r3, r2
 800aa9a:	4a18      	ldr	r2, [pc, #96]	@ (800aafc <prvAddNewTaskToReadyList+0xc8>)
 800aa9c:	6013      	str	r3, [r2, #0]
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aaa2:	4613      	mov	r3, r2
 800aaa4:	009b      	lsls	r3, r3, #2
 800aaa6:	4413      	add	r3, r2
 800aaa8:	009b      	lsls	r3, r3, #2
 800aaaa:	4a15      	ldr	r2, [pc, #84]	@ (800ab00 <prvAddNewTaskToReadyList+0xcc>)
 800aaac:	441a      	add	r2, r3
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	3304      	adds	r3, #4
 800aab2:	4619      	mov	r1, r3
 800aab4:	4610      	mov	r0, r2
 800aab6:	f7ff fa4e 	bl	8009f56 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800aaba:	f001 f93f 	bl	800bd3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800aabe:	4b0d      	ldr	r3, [pc, #52]	@ (800aaf4 <prvAddNewTaskToReadyList+0xc0>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d00e      	beq.n	800aae4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800aac6:	4b0a      	ldr	r3, [pc, #40]	@ (800aaf0 <prvAddNewTaskToReadyList+0xbc>)
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aad0:	429a      	cmp	r2, r3
 800aad2:	d207      	bcs.n	800aae4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800aad4:	4b0b      	ldr	r3, [pc, #44]	@ (800ab04 <prvAddNewTaskToReadyList+0xd0>)
 800aad6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aada:	601a      	str	r2, [r3, #0]
 800aadc:	f3bf 8f4f 	dsb	sy
 800aae0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aae4:	bf00      	nop
 800aae6:	3708      	adds	r7, #8
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd80      	pop	{r7, pc}
 800aaec:	200010b0 	.word	0x200010b0
 800aaf0:	20000fb0 	.word	0x20000fb0
 800aaf4:	200010bc 	.word	0x200010bc
 800aaf8:	200010cc 	.word	0x200010cc
 800aafc:	200010b8 	.word	0x200010b8
 800ab00:	20000fb4 	.word	0x20000fb4
 800ab04:	e000ed04 	.word	0xe000ed04

0800ab08 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b08a      	sub	sp, #40	@ 0x28
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6078      	str	r0, [r7, #4]
 800ab10:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800ab12:	2300      	movs	r3, #0
 800ab14:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d10b      	bne.n	800ab34 <vTaskDelayUntil+0x2c>
	__asm volatile
 800ab1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab20:	f383 8811 	msr	BASEPRI, r3
 800ab24:	f3bf 8f6f 	isb	sy
 800ab28:	f3bf 8f4f 	dsb	sy
 800ab2c:	617b      	str	r3, [r7, #20]
}
 800ab2e:	bf00      	nop
 800ab30:	bf00      	nop
 800ab32:	e7fd      	b.n	800ab30 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800ab34:	683b      	ldr	r3, [r7, #0]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d10b      	bne.n	800ab52 <vTaskDelayUntil+0x4a>
	__asm volatile
 800ab3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab3e:	f383 8811 	msr	BASEPRI, r3
 800ab42:	f3bf 8f6f 	isb	sy
 800ab46:	f3bf 8f4f 	dsb	sy
 800ab4a:	613b      	str	r3, [r7, #16]
}
 800ab4c:	bf00      	nop
 800ab4e:	bf00      	nop
 800ab50:	e7fd      	b.n	800ab4e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800ab52:	4b2a      	ldr	r3, [pc, #168]	@ (800abfc <vTaskDelayUntil+0xf4>)
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d00b      	beq.n	800ab72 <vTaskDelayUntil+0x6a>
	__asm volatile
 800ab5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab5e:	f383 8811 	msr	BASEPRI, r3
 800ab62:	f3bf 8f6f 	isb	sy
 800ab66:	f3bf 8f4f 	dsb	sy
 800ab6a:	60fb      	str	r3, [r7, #12]
}
 800ab6c:	bf00      	nop
 800ab6e:	bf00      	nop
 800ab70:	e7fd      	b.n	800ab6e <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800ab72:	f000 f8d1 	bl	800ad18 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800ab76:	4b22      	ldr	r3, [pc, #136]	@ (800ac00 <vTaskDelayUntil+0xf8>)
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	683a      	ldr	r2, [r7, #0]
 800ab82:	4413      	add	r3, r2
 800ab84:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	6a3a      	ldr	r2, [r7, #32]
 800ab8c:	429a      	cmp	r2, r3
 800ab8e:	d20b      	bcs.n	800aba8 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	69fa      	ldr	r2, [r7, #28]
 800ab96:	429a      	cmp	r2, r3
 800ab98:	d211      	bcs.n	800abbe <vTaskDelayUntil+0xb6>
 800ab9a:	69fa      	ldr	r2, [r7, #28]
 800ab9c:	6a3b      	ldr	r3, [r7, #32]
 800ab9e:	429a      	cmp	r2, r3
 800aba0:	d90d      	bls.n	800abbe <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800aba2:	2301      	movs	r3, #1
 800aba4:	627b      	str	r3, [r7, #36]	@ 0x24
 800aba6:	e00a      	b.n	800abbe <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	69fa      	ldr	r2, [r7, #28]
 800abae:	429a      	cmp	r2, r3
 800abb0:	d303      	bcc.n	800abba <vTaskDelayUntil+0xb2>
 800abb2:	69fa      	ldr	r2, [r7, #28]
 800abb4:	6a3b      	ldr	r3, [r7, #32]
 800abb6:	429a      	cmp	r2, r3
 800abb8:	d901      	bls.n	800abbe <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800abba:	2301      	movs	r3, #1
 800abbc:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	69fa      	ldr	r2, [r7, #28]
 800abc2:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800abc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d006      	beq.n	800abd8 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800abca:	69fa      	ldr	r2, [r7, #28]
 800abcc:	6a3b      	ldr	r3, [r7, #32]
 800abce:	1ad3      	subs	r3, r2, r3
 800abd0:	2100      	movs	r1, #0
 800abd2:	4618      	mov	r0, r3
 800abd4:	f000 fee8 	bl	800b9a8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800abd8:	f000 f8ac 	bl	800ad34 <xTaskResumeAll>
 800abdc:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800abde:	69bb      	ldr	r3, [r7, #24]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d107      	bne.n	800abf4 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800abe4:	4b07      	ldr	r3, [pc, #28]	@ (800ac04 <vTaskDelayUntil+0xfc>)
 800abe6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800abea:	601a      	str	r2, [r3, #0]
 800abec:	f3bf 8f4f 	dsb	sy
 800abf0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800abf4:	bf00      	nop
 800abf6:	3728      	adds	r7, #40	@ 0x28
 800abf8:	46bd      	mov	sp, r7
 800abfa:	bd80      	pop	{r7, pc}
 800abfc:	200010d8 	.word	0x200010d8
 800ac00:	200010b4 	.word	0x200010b4
 800ac04:	e000ed04 	.word	0xe000ed04

0800ac08 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	b084      	sub	sp, #16
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ac10:	2300      	movs	r3, #0
 800ac12:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d018      	beq.n	800ac4c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ac1a:	4b14      	ldr	r3, [pc, #80]	@ (800ac6c <vTaskDelay+0x64>)
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d00b      	beq.n	800ac3a <vTaskDelay+0x32>
	__asm volatile
 800ac22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac26:	f383 8811 	msr	BASEPRI, r3
 800ac2a:	f3bf 8f6f 	isb	sy
 800ac2e:	f3bf 8f4f 	dsb	sy
 800ac32:	60bb      	str	r3, [r7, #8]
}
 800ac34:	bf00      	nop
 800ac36:	bf00      	nop
 800ac38:	e7fd      	b.n	800ac36 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ac3a:	f000 f86d 	bl	800ad18 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ac3e:	2100      	movs	r1, #0
 800ac40:	6878      	ldr	r0, [r7, #4]
 800ac42:	f000 feb1 	bl	800b9a8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ac46:	f000 f875 	bl	800ad34 <xTaskResumeAll>
 800ac4a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d107      	bne.n	800ac62 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800ac52:	4b07      	ldr	r3, [pc, #28]	@ (800ac70 <vTaskDelay+0x68>)
 800ac54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac58:	601a      	str	r2, [r3, #0]
 800ac5a:	f3bf 8f4f 	dsb	sy
 800ac5e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ac62:	bf00      	nop
 800ac64:	3710      	adds	r7, #16
 800ac66:	46bd      	mov	sp, r7
 800ac68:	bd80      	pop	{r7, pc}
 800ac6a:	bf00      	nop
 800ac6c:	200010d8 	.word	0x200010d8
 800ac70:	e000ed04 	.word	0xe000ed04

0800ac74 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b086      	sub	sp, #24
 800ac78:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800ac7a:	4b1f      	ldr	r3, [pc, #124]	@ (800acf8 <vTaskStartScheduler+0x84>)
 800ac7c:	9301      	str	r3, [sp, #4]
 800ac7e:	2300      	movs	r3, #0
 800ac80:	9300      	str	r3, [sp, #0]
 800ac82:	2300      	movs	r3, #0
 800ac84:	2280      	movs	r2, #128	@ 0x80
 800ac86:	491d      	ldr	r1, [pc, #116]	@ (800acfc <vTaskStartScheduler+0x88>)
 800ac88:	481d      	ldr	r0, [pc, #116]	@ (800ad00 <vTaskStartScheduler+0x8c>)
 800ac8a:	f7ff fdf1 	bl	800a870 <xTaskCreate>
 800ac8e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	2b01      	cmp	r3, #1
 800ac94:	d11b      	bne.n	800acce <vTaskStartScheduler+0x5a>
	__asm volatile
 800ac96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac9a:	f383 8811 	msr	BASEPRI, r3
 800ac9e:	f3bf 8f6f 	isb	sy
 800aca2:	f3bf 8f4f 	dsb	sy
 800aca6:	60bb      	str	r3, [r7, #8]
}
 800aca8:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800acaa:	4b16      	ldr	r3, [pc, #88]	@ (800ad04 <vTaskStartScheduler+0x90>)
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	334c      	adds	r3, #76	@ 0x4c
 800acb0:	4a15      	ldr	r2, [pc, #84]	@ (800ad08 <vTaskStartScheduler+0x94>)
 800acb2:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800acb4:	4b15      	ldr	r3, [pc, #84]	@ (800ad0c <vTaskStartScheduler+0x98>)
 800acb6:	f04f 32ff 	mov.w	r2, #4294967295
 800acba:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800acbc:	4b14      	ldr	r3, [pc, #80]	@ (800ad10 <vTaskStartScheduler+0x9c>)
 800acbe:	2201      	movs	r2, #1
 800acc0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800acc2:	4b14      	ldr	r3, [pc, #80]	@ (800ad14 <vTaskStartScheduler+0xa0>)
 800acc4:	2200      	movs	r2, #0
 800acc6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800acc8:	f000 ff62 	bl	800bb90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800accc:	e00f      	b.n	800acee <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acd4:	d10b      	bne.n	800acee <vTaskStartScheduler+0x7a>
	__asm volatile
 800acd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acda:	f383 8811 	msr	BASEPRI, r3
 800acde:	f3bf 8f6f 	isb	sy
 800ace2:	f3bf 8f4f 	dsb	sy
 800ace6:	607b      	str	r3, [r7, #4]
}
 800ace8:	bf00      	nop
 800acea:	bf00      	nop
 800acec:	e7fd      	b.n	800acea <vTaskStartScheduler+0x76>
}
 800acee:	bf00      	nop
 800acf0:	3710      	adds	r7, #16
 800acf2:	46bd      	mov	sp, r7
 800acf4:	bd80      	pop	{r7, pc}
 800acf6:	bf00      	nop
 800acf8:	200010d4 	.word	0x200010d4
 800acfc:	08011c3c 	.word	0x08011c3c
 800ad00:	0800b2ed 	.word	0x0800b2ed
 800ad04:	20000fb0 	.word	0x20000fb0
 800ad08:	2000001c 	.word	0x2000001c
 800ad0c:	200010d0 	.word	0x200010d0
 800ad10:	200010bc 	.word	0x200010bc
 800ad14:	200010b4 	.word	0x200010b4

0800ad18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ad18:	b480      	push	{r7}
 800ad1a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ad1c:	4b04      	ldr	r3, [pc, #16]	@ (800ad30 <vTaskSuspendAll+0x18>)
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	3301      	adds	r3, #1
 800ad22:	4a03      	ldr	r2, [pc, #12]	@ (800ad30 <vTaskSuspendAll+0x18>)
 800ad24:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ad26:	bf00      	nop
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2e:	4770      	bx	lr
 800ad30:	200010d8 	.word	0x200010d8

0800ad34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b084      	sub	sp, #16
 800ad38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ad3e:	2300      	movs	r3, #0
 800ad40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ad42:	4b42      	ldr	r3, [pc, #264]	@ (800ae4c <xTaskResumeAll+0x118>)
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d10b      	bne.n	800ad62 <xTaskResumeAll+0x2e>
	__asm volatile
 800ad4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad4e:	f383 8811 	msr	BASEPRI, r3
 800ad52:	f3bf 8f6f 	isb	sy
 800ad56:	f3bf 8f4f 	dsb	sy
 800ad5a:	603b      	str	r3, [r7, #0]
}
 800ad5c:	bf00      	nop
 800ad5e:	bf00      	nop
 800ad60:	e7fd      	b.n	800ad5e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ad62:	f000 ffb9 	bl	800bcd8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ad66:	4b39      	ldr	r3, [pc, #228]	@ (800ae4c <xTaskResumeAll+0x118>)
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	3b01      	subs	r3, #1
 800ad6c:	4a37      	ldr	r2, [pc, #220]	@ (800ae4c <xTaskResumeAll+0x118>)
 800ad6e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ad70:	4b36      	ldr	r3, [pc, #216]	@ (800ae4c <xTaskResumeAll+0x118>)
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d161      	bne.n	800ae3c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ad78:	4b35      	ldr	r3, [pc, #212]	@ (800ae50 <xTaskResumeAll+0x11c>)
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d05d      	beq.n	800ae3c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ad80:	e02e      	b.n	800ade0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad82:	4b34      	ldr	r3, [pc, #208]	@ (800ae54 <xTaskResumeAll+0x120>)
 800ad84:	68db      	ldr	r3, [r3, #12]
 800ad86:	68db      	ldr	r3, [r3, #12]
 800ad88:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	3318      	adds	r3, #24
 800ad8e:	4618      	mov	r0, r3
 800ad90:	f7ff f93e 	bl	800a010 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	3304      	adds	r3, #4
 800ad98:	4618      	mov	r0, r3
 800ad9a:	f7ff f939 	bl	800a010 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ada2:	2201      	movs	r2, #1
 800ada4:	409a      	lsls	r2, r3
 800ada6:	4b2c      	ldr	r3, [pc, #176]	@ (800ae58 <xTaskResumeAll+0x124>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	4313      	orrs	r3, r2
 800adac:	4a2a      	ldr	r2, [pc, #168]	@ (800ae58 <xTaskResumeAll+0x124>)
 800adae:	6013      	str	r3, [r2, #0]
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adb4:	4613      	mov	r3, r2
 800adb6:	009b      	lsls	r3, r3, #2
 800adb8:	4413      	add	r3, r2
 800adba:	009b      	lsls	r3, r3, #2
 800adbc:	4a27      	ldr	r2, [pc, #156]	@ (800ae5c <xTaskResumeAll+0x128>)
 800adbe:	441a      	add	r2, r3
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	3304      	adds	r3, #4
 800adc4:	4619      	mov	r1, r3
 800adc6:	4610      	mov	r0, r2
 800adc8:	f7ff f8c5 	bl	8009f56 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800add0:	4b23      	ldr	r3, [pc, #140]	@ (800ae60 <xTaskResumeAll+0x12c>)
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800add6:	429a      	cmp	r2, r3
 800add8:	d302      	bcc.n	800ade0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800adda:	4b22      	ldr	r3, [pc, #136]	@ (800ae64 <xTaskResumeAll+0x130>)
 800addc:	2201      	movs	r2, #1
 800adde:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ade0:	4b1c      	ldr	r3, [pc, #112]	@ (800ae54 <xTaskResumeAll+0x120>)
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d1cc      	bne.n	800ad82 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d001      	beq.n	800adf2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800adee:	f000 fb19 	bl	800b424 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800adf2:	4b1d      	ldr	r3, [pc, #116]	@ (800ae68 <xTaskResumeAll+0x134>)
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d010      	beq.n	800ae20 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800adfe:	f000 f847 	bl	800ae90 <xTaskIncrementTick>
 800ae02:	4603      	mov	r3, r0
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d002      	beq.n	800ae0e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800ae08:	4b16      	ldr	r3, [pc, #88]	@ (800ae64 <xTaskResumeAll+0x130>)
 800ae0a:	2201      	movs	r2, #1
 800ae0c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	3b01      	subs	r3, #1
 800ae12:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d1f1      	bne.n	800adfe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800ae1a:	4b13      	ldr	r3, [pc, #76]	@ (800ae68 <xTaskResumeAll+0x134>)
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ae20:	4b10      	ldr	r3, [pc, #64]	@ (800ae64 <xTaskResumeAll+0x130>)
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d009      	beq.n	800ae3c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ae28:	2301      	movs	r3, #1
 800ae2a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ae2c:	4b0f      	ldr	r3, [pc, #60]	@ (800ae6c <xTaskResumeAll+0x138>)
 800ae2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae32:	601a      	str	r2, [r3, #0]
 800ae34:	f3bf 8f4f 	dsb	sy
 800ae38:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ae3c:	f000 ff7e 	bl	800bd3c <vPortExitCritical>

	return xAlreadyYielded;
 800ae40:	68bb      	ldr	r3, [r7, #8]
}
 800ae42:	4618      	mov	r0, r3
 800ae44:	3710      	adds	r7, #16
 800ae46:	46bd      	mov	sp, r7
 800ae48:	bd80      	pop	{r7, pc}
 800ae4a:	bf00      	nop
 800ae4c:	200010d8 	.word	0x200010d8
 800ae50:	200010b0 	.word	0x200010b0
 800ae54:	20001070 	.word	0x20001070
 800ae58:	200010b8 	.word	0x200010b8
 800ae5c:	20000fb4 	.word	0x20000fb4
 800ae60:	20000fb0 	.word	0x20000fb0
 800ae64:	200010c4 	.word	0x200010c4
 800ae68:	200010c0 	.word	0x200010c0
 800ae6c:	e000ed04 	.word	0xe000ed04

0800ae70 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ae70:	b480      	push	{r7}
 800ae72:	b083      	sub	sp, #12
 800ae74:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ae76:	4b05      	ldr	r3, [pc, #20]	@ (800ae8c <xTaskGetTickCount+0x1c>)
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ae7c:	687b      	ldr	r3, [r7, #4]
}
 800ae7e:	4618      	mov	r0, r3
 800ae80:	370c      	adds	r7, #12
 800ae82:	46bd      	mov	sp, r7
 800ae84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae88:	4770      	bx	lr
 800ae8a:	bf00      	nop
 800ae8c:	200010b4 	.word	0x200010b4

0800ae90 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b086      	sub	sp, #24
 800ae94:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ae96:	2300      	movs	r3, #0
 800ae98:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae9a:	4b4f      	ldr	r3, [pc, #316]	@ (800afd8 <xTaskIncrementTick+0x148>)
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	f040 808f 	bne.w	800afc2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800aea4:	4b4d      	ldr	r3, [pc, #308]	@ (800afdc <xTaskIncrementTick+0x14c>)
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	3301      	adds	r3, #1
 800aeaa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800aeac:	4a4b      	ldr	r2, [pc, #300]	@ (800afdc <xTaskIncrementTick+0x14c>)
 800aeae:	693b      	ldr	r3, [r7, #16]
 800aeb0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800aeb2:	693b      	ldr	r3, [r7, #16]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d121      	bne.n	800aefc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800aeb8:	4b49      	ldr	r3, [pc, #292]	@ (800afe0 <xTaskIncrementTick+0x150>)
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d00b      	beq.n	800aeda <xTaskIncrementTick+0x4a>
	__asm volatile
 800aec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aec6:	f383 8811 	msr	BASEPRI, r3
 800aeca:	f3bf 8f6f 	isb	sy
 800aece:	f3bf 8f4f 	dsb	sy
 800aed2:	603b      	str	r3, [r7, #0]
}
 800aed4:	bf00      	nop
 800aed6:	bf00      	nop
 800aed8:	e7fd      	b.n	800aed6 <xTaskIncrementTick+0x46>
 800aeda:	4b41      	ldr	r3, [pc, #260]	@ (800afe0 <xTaskIncrementTick+0x150>)
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	60fb      	str	r3, [r7, #12]
 800aee0:	4b40      	ldr	r3, [pc, #256]	@ (800afe4 <xTaskIncrementTick+0x154>)
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	4a3e      	ldr	r2, [pc, #248]	@ (800afe0 <xTaskIncrementTick+0x150>)
 800aee6:	6013      	str	r3, [r2, #0]
 800aee8:	4a3e      	ldr	r2, [pc, #248]	@ (800afe4 <xTaskIncrementTick+0x154>)
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	6013      	str	r3, [r2, #0]
 800aeee:	4b3e      	ldr	r3, [pc, #248]	@ (800afe8 <xTaskIncrementTick+0x158>)
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	3301      	adds	r3, #1
 800aef4:	4a3c      	ldr	r2, [pc, #240]	@ (800afe8 <xTaskIncrementTick+0x158>)
 800aef6:	6013      	str	r3, [r2, #0]
 800aef8:	f000 fa94 	bl	800b424 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800aefc:	4b3b      	ldr	r3, [pc, #236]	@ (800afec <xTaskIncrementTick+0x15c>)
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	693a      	ldr	r2, [r7, #16]
 800af02:	429a      	cmp	r2, r3
 800af04:	d348      	bcc.n	800af98 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af06:	4b36      	ldr	r3, [pc, #216]	@ (800afe0 <xTaskIncrementTick+0x150>)
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d104      	bne.n	800af1a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af10:	4b36      	ldr	r3, [pc, #216]	@ (800afec <xTaskIncrementTick+0x15c>)
 800af12:	f04f 32ff 	mov.w	r2, #4294967295
 800af16:	601a      	str	r2, [r3, #0]
					break;
 800af18:	e03e      	b.n	800af98 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af1a:	4b31      	ldr	r3, [pc, #196]	@ (800afe0 <xTaskIncrementTick+0x150>)
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	68db      	ldr	r3, [r3, #12]
 800af20:	68db      	ldr	r3, [r3, #12]
 800af22:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800af24:	68bb      	ldr	r3, [r7, #8]
 800af26:	685b      	ldr	r3, [r3, #4]
 800af28:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800af2a:	693a      	ldr	r2, [r7, #16]
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	429a      	cmp	r2, r3
 800af30:	d203      	bcs.n	800af3a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800af32:	4a2e      	ldr	r2, [pc, #184]	@ (800afec <xTaskIncrementTick+0x15c>)
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800af38:	e02e      	b.n	800af98 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800af3a:	68bb      	ldr	r3, [r7, #8]
 800af3c:	3304      	adds	r3, #4
 800af3e:	4618      	mov	r0, r3
 800af40:	f7ff f866 	bl	800a010 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800af44:	68bb      	ldr	r3, [r7, #8]
 800af46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d004      	beq.n	800af56 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800af4c:	68bb      	ldr	r3, [r7, #8]
 800af4e:	3318      	adds	r3, #24
 800af50:	4618      	mov	r0, r3
 800af52:	f7ff f85d 	bl	800a010 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800af56:	68bb      	ldr	r3, [r7, #8]
 800af58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af5a:	2201      	movs	r2, #1
 800af5c:	409a      	lsls	r2, r3
 800af5e:	4b24      	ldr	r3, [pc, #144]	@ (800aff0 <xTaskIncrementTick+0x160>)
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	4313      	orrs	r3, r2
 800af64:	4a22      	ldr	r2, [pc, #136]	@ (800aff0 <xTaskIncrementTick+0x160>)
 800af66:	6013      	str	r3, [r2, #0]
 800af68:	68bb      	ldr	r3, [r7, #8]
 800af6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af6c:	4613      	mov	r3, r2
 800af6e:	009b      	lsls	r3, r3, #2
 800af70:	4413      	add	r3, r2
 800af72:	009b      	lsls	r3, r3, #2
 800af74:	4a1f      	ldr	r2, [pc, #124]	@ (800aff4 <xTaskIncrementTick+0x164>)
 800af76:	441a      	add	r2, r3
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	3304      	adds	r3, #4
 800af7c:	4619      	mov	r1, r3
 800af7e:	4610      	mov	r0, r2
 800af80:	f7fe ffe9 	bl	8009f56 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800af84:	68bb      	ldr	r3, [r7, #8]
 800af86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af88:	4b1b      	ldr	r3, [pc, #108]	@ (800aff8 <xTaskIncrementTick+0x168>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af8e:	429a      	cmp	r2, r3
 800af90:	d3b9      	bcc.n	800af06 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800af92:	2301      	movs	r3, #1
 800af94:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af96:	e7b6      	b.n	800af06 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800af98:	4b17      	ldr	r3, [pc, #92]	@ (800aff8 <xTaskIncrementTick+0x168>)
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af9e:	4915      	ldr	r1, [pc, #84]	@ (800aff4 <xTaskIncrementTick+0x164>)
 800afa0:	4613      	mov	r3, r2
 800afa2:	009b      	lsls	r3, r3, #2
 800afa4:	4413      	add	r3, r2
 800afa6:	009b      	lsls	r3, r3, #2
 800afa8:	440b      	add	r3, r1
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	2b01      	cmp	r3, #1
 800afae:	d901      	bls.n	800afb4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800afb0:	2301      	movs	r3, #1
 800afb2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800afb4:	4b11      	ldr	r3, [pc, #68]	@ (800affc <xTaskIncrementTick+0x16c>)
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d007      	beq.n	800afcc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800afbc:	2301      	movs	r3, #1
 800afbe:	617b      	str	r3, [r7, #20]
 800afc0:	e004      	b.n	800afcc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800afc2:	4b0f      	ldr	r3, [pc, #60]	@ (800b000 <xTaskIncrementTick+0x170>)
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	3301      	adds	r3, #1
 800afc8:	4a0d      	ldr	r2, [pc, #52]	@ (800b000 <xTaskIncrementTick+0x170>)
 800afca:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800afcc:	697b      	ldr	r3, [r7, #20]
}
 800afce:	4618      	mov	r0, r3
 800afd0:	3718      	adds	r7, #24
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}
 800afd6:	bf00      	nop
 800afd8:	200010d8 	.word	0x200010d8
 800afdc:	200010b4 	.word	0x200010b4
 800afe0:	20001068 	.word	0x20001068
 800afe4:	2000106c 	.word	0x2000106c
 800afe8:	200010c8 	.word	0x200010c8
 800afec:	200010d0 	.word	0x200010d0
 800aff0:	200010b8 	.word	0x200010b8
 800aff4:	20000fb4 	.word	0x20000fb4
 800aff8:	20000fb0 	.word	0x20000fb0
 800affc:	200010c4 	.word	0x200010c4
 800b000:	200010c0 	.word	0x200010c0

0800b004 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b004:	b480      	push	{r7}
 800b006:	b087      	sub	sp, #28
 800b008:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b00a:	4b2a      	ldr	r3, [pc, #168]	@ (800b0b4 <vTaskSwitchContext+0xb0>)
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d003      	beq.n	800b01a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b012:	4b29      	ldr	r3, [pc, #164]	@ (800b0b8 <vTaskSwitchContext+0xb4>)
 800b014:	2201      	movs	r2, #1
 800b016:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b018:	e045      	b.n	800b0a6 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800b01a:	4b27      	ldr	r3, [pc, #156]	@ (800b0b8 <vTaskSwitchContext+0xb4>)
 800b01c:	2200      	movs	r2, #0
 800b01e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b020:	4b26      	ldr	r3, [pc, #152]	@ (800b0bc <vTaskSwitchContext+0xb8>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	fab3 f383 	clz	r3, r3
 800b02c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b02e:	7afb      	ldrb	r3, [r7, #11]
 800b030:	f1c3 031f 	rsb	r3, r3, #31
 800b034:	617b      	str	r3, [r7, #20]
 800b036:	4922      	ldr	r1, [pc, #136]	@ (800b0c0 <vTaskSwitchContext+0xbc>)
 800b038:	697a      	ldr	r2, [r7, #20]
 800b03a:	4613      	mov	r3, r2
 800b03c:	009b      	lsls	r3, r3, #2
 800b03e:	4413      	add	r3, r2
 800b040:	009b      	lsls	r3, r3, #2
 800b042:	440b      	add	r3, r1
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d10b      	bne.n	800b062 <vTaskSwitchContext+0x5e>
	__asm volatile
 800b04a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b04e:	f383 8811 	msr	BASEPRI, r3
 800b052:	f3bf 8f6f 	isb	sy
 800b056:	f3bf 8f4f 	dsb	sy
 800b05a:	607b      	str	r3, [r7, #4]
}
 800b05c:	bf00      	nop
 800b05e:	bf00      	nop
 800b060:	e7fd      	b.n	800b05e <vTaskSwitchContext+0x5a>
 800b062:	697a      	ldr	r2, [r7, #20]
 800b064:	4613      	mov	r3, r2
 800b066:	009b      	lsls	r3, r3, #2
 800b068:	4413      	add	r3, r2
 800b06a:	009b      	lsls	r3, r3, #2
 800b06c:	4a14      	ldr	r2, [pc, #80]	@ (800b0c0 <vTaskSwitchContext+0xbc>)
 800b06e:	4413      	add	r3, r2
 800b070:	613b      	str	r3, [r7, #16]
 800b072:	693b      	ldr	r3, [r7, #16]
 800b074:	685b      	ldr	r3, [r3, #4]
 800b076:	685a      	ldr	r2, [r3, #4]
 800b078:	693b      	ldr	r3, [r7, #16]
 800b07a:	605a      	str	r2, [r3, #4]
 800b07c:	693b      	ldr	r3, [r7, #16]
 800b07e:	685a      	ldr	r2, [r3, #4]
 800b080:	693b      	ldr	r3, [r7, #16]
 800b082:	3308      	adds	r3, #8
 800b084:	429a      	cmp	r2, r3
 800b086:	d104      	bne.n	800b092 <vTaskSwitchContext+0x8e>
 800b088:	693b      	ldr	r3, [r7, #16]
 800b08a:	685b      	ldr	r3, [r3, #4]
 800b08c:	685a      	ldr	r2, [r3, #4]
 800b08e:	693b      	ldr	r3, [r7, #16]
 800b090:	605a      	str	r2, [r3, #4]
 800b092:	693b      	ldr	r3, [r7, #16]
 800b094:	685b      	ldr	r3, [r3, #4]
 800b096:	68db      	ldr	r3, [r3, #12]
 800b098:	4a0a      	ldr	r2, [pc, #40]	@ (800b0c4 <vTaskSwitchContext+0xc0>)
 800b09a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b09c:	4b09      	ldr	r3, [pc, #36]	@ (800b0c4 <vTaskSwitchContext+0xc0>)
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	334c      	adds	r3, #76	@ 0x4c
 800b0a2:	4a09      	ldr	r2, [pc, #36]	@ (800b0c8 <vTaskSwitchContext+0xc4>)
 800b0a4:	6013      	str	r3, [r2, #0]
}
 800b0a6:	bf00      	nop
 800b0a8:	371c      	adds	r7, #28
 800b0aa:	46bd      	mov	sp, r7
 800b0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b0:	4770      	bx	lr
 800b0b2:	bf00      	nop
 800b0b4:	200010d8 	.word	0x200010d8
 800b0b8:	200010c4 	.word	0x200010c4
 800b0bc:	200010b8 	.word	0x200010b8
 800b0c0:	20000fb4 	.word	0x20000fb4
 800b0c4:	20000fb0 	.word	0x20000fb0
 800b0c8:	2000001c 	.word	0x2000001c

0800b0cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b084      	sub	sp, #16
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
 800b0d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d10b      	bne.n	800b0f4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b0dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0e0:	f383 8811 	msr	BASEPRI, r3
 800b0e4:	f3bf 8f6f 	isb	sy
 800b0e8:	f3bf 8f4f 	dsb	sy
 800b0ec:	60fb      	str	r3, [r7, #12]
}
 800b0ee:	bf00      	nop
 800b0f0:	bf00      	nop
 800b0f2:	e7fd      	b.n	800b0f0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b0f4:	4b07      	ldr	r3, [pc, #28]	@ (800b114 <vTaskPlaceOnEventList+0x48>)
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	3318      	adds	r3, #24
 800b0fa:	4619      	mov	r1, r3
 800b0fc:	6878      	ldr	r0, [r7, #4]
 800b0fe:	f7fe ff4e 	bl	8009f9e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b102:	2101      	movs	r1, #1
 800b104:	6838      	ldr	r0, [r7, #0]
 800b106:	f000 fc4f 	bl	800b9a8 <prvAddCurrentTaskToDelayedList>
}
 800b10a:	bf00      	nop
 800b10c:	3710      	adds	r7, #16
 800b10e:	46bd      	mov	sp, r7
 800b110:	bd80      	pop	{r7, pc}
 800b112:	bf00      	nop
 800b114:	20000fb0 	.word	0x20000fb0

0800b118 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b086      	sub	sp, #24
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	68db      	ldr	r3, [r3, #12]
 800b124:	68db      	ldr	r3, [r3, #12]
 800b126:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b128:	693b      	ldr	r3, [r7, #16]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d10b      	bne.n	800b146 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b12e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b132:	f383 8811 	msr	BASEPRI, r3
 800b136:	f3bf 8f6f 	isb	sy
 800b13a:	f3bf 8f4f 	dsb	sy
 800b13e:	60fb      	str	r3, [r7, #12]
}
 800b140:	bf00      	nop
 800b142:	bf00      	nop
 800b144:	e7fd      	b.n	800b142 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b146:	693b      	ldr	r3, [r7, #16]
 800b148:	3318      	adds	r3, #24
 800b14a:	4618      	mov	r0, r3
 800b14c:	f7fe ff60 	bl	800a010 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b150:	4b1d      	ldr	r3, [pc, #116]	@ (800b1c8 <xTaskRemoveFromEventList+0xb0>)
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d11c      	bne.n	800b192 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b158:	693b      	ldr	r3, [r7, #16]
 800b15a:	3304      	adds	r3, #4
 800b15c:	4618      	mov	r0, r3
 800b15e:	f7fe ff57 	bl	800a010 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b162:	693b      	ldr	r3, [r7, #16]
 800b164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b166:	2201      	movs	r2, #1
 800b168:	409a      	lsls	r2, r3
 800b16a:	4b18      	ldr	r3, [pc, #96]	@ (800b1cc <xTaskRemoveFromEventList+0xb4>)
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	4313      	orrs	r3, r2
 800b170:	4a16      	ldr	r2, [pc, #88]	@ (800b1cc <xTaskRemoveFromEventList+0xb4>)
 800b172:	6013      	str	r3, [r2, #0]
 800b174:	693b      	ldr	r3, [r7, #16]
 800b176:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b178:	4613      	mov	r3, r2
 800b17a:	009b      	lsls	r3, r3, #2
 800b17c:	4413      	add	r3, r2
 800b17e:	009b      	lsls	r3, r3, #2
 800b180:	4a13      	ldr	r2, [pc, #76]	@ (800b1d0 <xTaskRemoveFromEventList+0xb8>)
 800b182:	441a      	add	r2, r3
 800b184:	693b      	ldr	r3, [r7, #16]
 800b186:	3304      	adds	r3, #4
 800b188:	4619      	mov	r1, r3
 800b18a:	4610      	mov	r0, r2
 800b18c:	f7fe fee3 	bl	8009f56 <vListInsertEnd>
 800b190:	e005      	b.n	800b19e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b192:	693b      	ldr	r3, [r7, #16]
 800b194:	3318      	adds	r3, #24
 800b196:	4619      	mov	r1, r3
 800b198:	480e      	ldr	r0, [pc, #56]	@ (800b1d4 <xTaskRemoveFromEventList+0xbc>)
 800b19a:	f7fe fedc 	bl	8009f56 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b19e:	693b      	ldr	r3, [r7, #16]
 800b1a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1a2:	4b0d      	ldr	r3, [pc, #52]	@ (800b1d8 <xTaskRemoveFromEventList+0xc0>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1a8:	429a      	cmp	r2, r3
 800b1aa:	d905      	bls.n	800b1b8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b1ac:	2301      	movs	r3, #1
 800b1ae:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b1b0:	4b0a      	ldr	r3, [pc, #40]	@ (800b1dc <xTaskRemoveFromEventList+0xc4>)
 800b1b2:	2201      	movs	r2, #1
 800b1b4:	601a      	str	r2, [r3, #0]
 800b1b6:	e001      	b.n	800b1bc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b1bc:	697b      	ldr	r3, [r7, #20]
}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	3718      	adds	r7, #24
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	bd80      	pop	{r7, pc}
 800b1c6:	bf00      	nop
 800b1c8:	200010d8 	.word	0x200010d8
 800b1cc:	200010b8 	.word	0x200010b8
 800b1d0:	20000fb4 	.word	0x20000fb4
 800b1d4:	20001070 	.word	0x20001070
 800b1d8:	20000fb0 	.word	0x20000fb0
 800b1dc:	200010c4 	.word	0x200010c4

0800b1e0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b1e0:	b480      	push	{r7}
 800b1e2:	b083      	sub	sp, #12
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b1e8:	4b06      	ldr	r3, [pc, #24]	@ (800b204 <vTaskInternalSetTimeOutState+0x24>)
 800b1ea:	681a      	ldr	r2, [r3, #0]
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b1f0:	4b05      	ldr	r3, [pc, #20]	@ (800b208 <vTaskInternalSetTimeOutState+0x28>)
 800b1f2:	681a      	ldr	r2, [r3, #0]
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	605a      	str	r2, [r3, #4]
}
 800b1f8:	bf00      	nop
 800b1fa:	370c      	adds	r7, #12
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b202:	4770      	bx	lr
 800b204:	200010c8 	.word	0x200010c8
 800b208:	200010b4 	.word	0x200010b4

0800b20c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b088      	sub	sp, #32
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
 800b214:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d10b      	bne.n	800b234 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b21c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b220:	f383 8811 	msr	BASEPRI, r3
 800b224:	f3bf 8f6f 	isb	sy
 800b228:	f3bf 8f4f 	dsb	sy
 800b22c:	613b      	str	r3, [r7, #16]
}
 800b22e:	bf00      	nop
 800b230:	bf00      	nop
 800b232:	e7fd      	b.n	800b230 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	2b00      	cmp	r3, #0
 800b238:	d10b      	bne.n	800b252 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b23a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b23e:	f383 8811 	msr	BASEPRI, r3
 800b242:	f3bf 8f6f 	isb	sy
 800b246:	f3bf 8f4f 	dsb	sy
 800b24a:	60fb      	str	r3, [r7, #12]
}
 800b24c:	bf00      	nop
 800b24e:	bf00      	nop
 800b250:	e7fd      	b.n	800b24e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b252:	f000 fd41 	bl	800bcd8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b256:	4b1d      	ldr	r3, [pc, #116]	@ (800b2cc <xTaskCheckForTimeOut+0xc0>)
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	685b      	ldr	r3, [r3, #4]
 800b260:	69ba      	ldr	r2, [r7, #24]
 800b262:	1ad3      	subs	r3, r2, r3
 800b264:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b266:	683b      	ldr	r3, [r7, #0]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b26e:	d102      	bne.n	800b276 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b270:	2300      	movs	r3, #0
 800b272:	61fb      	str	r3, [r7, #28]
 800b274:	e023      	b.n	800b2be <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681a      	ldr	r2, [r3, #0]
 800b27a:	4b15      	ldr	r3, [pc, #84]	@ (800b2d0 <xTaskCheckForTimeOut+0xc4>)
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	429a      	cmp	r2, r3
 800b280:	d007      	beq.n	800b292 <xTaskCheckForTimeOut+0x86>
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	685b      	ldr	r3, [r3, #4]
 800b286:	69ba      	ldr	r2, [r7, #24]
 800b288:	429a      	cmp	r2, r3
 800b28a:	d302      	bcc.n	800b292 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b28c:	2301      	movs	r3, #1
 800b28e:	61fb      	str	r3, [r7, #28]
 800b290:	e015      	b.n	800b2be <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b292:	683b      	ldr	r3, [r7, #0]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	697a      	ldr	r2, [r7, #20]
 800b298:	429a      	cmp	r2, r3
 800b29a:	d20b      	bcs.n	800b2b4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b29c:	683b      	ldr	r3, [r7, #0]
 800b29e:	681a      	ldr	r2, [r3, #0]
 800b2a0:	697b      	ldr	r3, [r7, #20]
 800b2a2:	1ad2      	subs	r2, r2, r3
 800b2a4:	683b      	ldr	r3, [r7, #0]
 800b2a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b2a8:	6878      	ldr	r0, [r7, #4]
 800b2aa:	f7ff ff99 	bl	800b1e0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	61fb      	str	r3, [r7, #28]
 800b2b2:	e004      	b.n	800b2be <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b2b4:	683b      	ldr	r3, [r7, #0]
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b2be:	f000 fd3d 	bl	800bd3c <vPortExitCritical>

	return xReturn;
 800b2c2:	69fb      	ldr	r3, [r7, #28]
}
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	3720      	adds	r7, #32
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	bd80      	pop	{r7, pc}
 800b2cc:	200010b4 	.word	0x200010b4
 800b2d0:	200010c8 	.word	0x200010c8

0800b2d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b2d4:	b480      	push	{r7}
 800b2d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b2d8:	4b03      	ldr	r3, [pc, #12]	@ (800b2e8 <vTaskMissedYield+0x14>)
 800b2da:	2201      	movs	r2, #1
 800b2dc:	601a      	str	r2, [r3, #0]
}
 800b2de:	bf00      	nop
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e6:	4770      	bx	lr
 800b2e8:	200010c4 	.word	0x200010c4

0800b2ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b082      	sub	sp, #8
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b2f4:	f000 f852 	bl	800b39c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b2f8:	4b06      	ldr	r3, [pc, #24]	@ (800b314 <prvIdleTask+0x28>)
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	2b01      	cmp	r3, #1
 800b2fe:	d9f9      	bls.n	800b2f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b300:	4b05      	ldr	r3, [pc, #20]	@ (800b318 <prvIdleTask+0x2c>)
 800b302:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b306:	601a      	str	r2, [r3, #0]
 800b308:	f3bf 8f4f 	dsb	sy
 800b30c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b310:	e7f0      	b.n	800b2f4 <prvIdleTask+0x8>
 800b312:	bf00      	nop
 800b314:	20000fb4 	.word	0x20000fb4
 800b318:	e000ed04 	.word	0xe000ed04

0800b31c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b082      	sub	sp, #8
 800b320:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b322:	2300      	movs	r3, #0
 800b324:	607b      	str	r3, [r7, #4]
 800b326:	e00c      	b.n	800b342 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b328:	687a      	ldr	r2, [r7, #4]
 800b32a:	4613      	mov	r3, r2
 800b32c:	009b      	lsls	r3, r3, #2
 800b32e:	4413      	add	r3, r2
 800b330:	009b      	lsls	r3, r3, #2
 800b332:	4a12      	ldr	r2, [pc, #72]	@ (800b37c <prvInitialiseTaskLists+0x60>)
 800b334:	4413      	add	r3, r2
 800b336:	4618      	mov	r0, r3
 800b338:	f7fe fde0 	bl	8009efc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	3301      	adds	r3, #1
 800b340:	607b      	str	r3, [r7, #4]
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2b06      	cmp	r3, #6
 800b346:	d9ef      	bls.n	800b328 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b348:	480d      	ldr	r0, [pc, #52]	@ (800b380 <prvInitialiseTaskLists+0x64>)
 800b34a:	f7fe fdd7 	bl	8009efc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b34e:	480d      	ldr	r0, [pc, #52]	@ (800b384 <prvInitialiseTaskLists+0x68>)
 800b350:	f7fe fdd4 	bl	8009efc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b354:	480c      	ldr	r0, [pc, #48]	@ (800b388 <prvInitialiseTaskLists+0x6c>)
 800b356:	f7fe fdd1 	bl	8009efc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b35a:	480c      	ldr	r0, [pc, #48]	@ (800b38c <prvInitialiseTaskLists+0x70>)
 800b35c:	f7fe fdce 	bl	8009efc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b360:	480b      	ldr	r0, [pc, #44]	@ (800b390 <prvInitialiseTaskLists+0x74>)
 800b362:	f7fe fdcb 	bl	8009efc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b366:	4b0b      	ldr	r3, [pc, #44]	@ (800b394 <prvInitialiseTaskLists+0x78>)
 800b368:	4a05      	ldr	r2, [pc, #20]	@ (800b380 <prvInitialiseTaskLists+0x64>)
 800b36a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b36c:	4b0a      	ldr	r3, [pc, #40]	@ (800b398 <prvInitialiseTaskLists+0x7c>)
 800b36e:	4a05      	ldr	r2, [pc, #20]	@ (800b384 <prvInitialiseTaskLists+0x68>)
 800b370:	601a      	str	r2, [r3, #0]
}
 800b372:	bf00      	nop
 800b374:	3708      	adds	r7, #8
 800b376:	46bd      	mov	sp, r7
 800b378:	bd80      	pop	{r7, pc}
 800b37a:	bf00      	nop
 800b37c:	20000fb4 	.word	0x20000fb4
 800b380:	20001040 	.word	0x20001040
 800b384:	20001054 	.word	0x20001054
 800b388:	20001070 	.word	0x20001070
 800b38c:	20001084 	.word	0x20001084
 800b390:	2000109c 	.word	0x2000109c
 800b394:	20001068 	.word	0x20001068
 800b398:	2000106c 	.word	0x2000106c

0800b39c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b39c:	b580      	push	{r7, lr}
 800b39e:	b082      	sub	sp, #8
 800b3a0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b3a2:	e019      	b.n	800b3d8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b3a4:	f000 fc98 	bl	800bcd8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b3a8:	4b10      	ldr	r3, [pc, #64]	@ (800b3ec <prvCheckTasksWaitingTermination+0x50>)
 800b3aa:	68db      	ldr	r3, [r3, #12]
 800b3ac:	68db      	ldr	r3, [r3, #12]
 800b3ae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	3304      	adds	r3, #4
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	f7fe fe2b 	bl	800a010 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b3ba:	4b0d      	ldr	r3, [pc, #52]	@ (800b3f0 <prvCheckTasksWaitingTermination+0x54>)
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	3b01      	subs	r3, #1
 800b3c0:	4a0b      	ldr	r2, [pc, #44]	@ (800b3f0 <prvCheckTasksWaitingTermination+0x54>)
 800b3c2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b3c4:	4b0b      	ldr	r3, [pc, #44]	@ (800b3f4 <prvCheckTasksWaitingTermination+0x58>)
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	3b01      	subs	r3, #1
 800b3ca:	4a0a      	ldr	r2, [pc, #40]	@ (800b3f4 <prvCheckTasksWaitingTermination+0x58>)
 800b3cc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b3ce:	f000 fcb5 	bl	800bd3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b3d2:	6878      	ldr	r0, [r7, #4]
 800b3d4:	f000 f810 	bl	800b3f8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b3d8:	4b06      	ldr	r3, [pc, #24]	@ (800b3f4 <prvCheckTasksWaitingTermination+0x58>)
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d1e1      	bne.n	800b3a4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b3e0:	bf00      	nop
 800b3e2:	bf00      	nop
 800b3e4:	3708      	adds	r7, #8
 800b3e6:	46bd      	mov	sp, r7
 800b3e8:	bd80      	pop	{r7, pc}
 800b3ea:	bf00      	nop
 800b3ec:	20001084 	.word	0x20001084
 800b3f0:	200010b0 	.word	0x200010b0
 800b3f4:	20001098 	.word	0x20001098

0800b3f8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b3f8:	b580      	push	{r7, lr}
 800b3fa:	b082      	sub	sp, #8
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	334c      	adds	r3, #76	@ 0x4c
 800b404:	4618      	mov	r0, r3
 800b406:	f002 f835 	bl	800d474 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b40e:	4618      	mov	r0, r3
 800b410:	f000 fe52 	bl	800c0b8 <vPortFree>
			vPortFree( pxTCB );
 800b414:	6878      	ldr	r0, [r7, #4]
 800b416:	f000 fe4f 	bl	800c0b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b41a:	bf00      	nop
 800b41c:	3708      	adds	r7, #8
 800b41e:	46bd      	mov	sp, r7
 800b420:	bd80      	pop	{r7, pc}
	...

0800b424 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b424:	b480      	push	{r7}
 800b426:	b083      	sub	sp, #12
 800b428:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b42a:	4b0c      	ldr	r3, [pc, #48]	@ (800b45c <prvResetNextTaskUnblockTime+0x38>)
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d104      	bne.n	800b43e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b434:	4b0a      	ldr	r3, [pc, #40]	@ (800b460 <prvResetNextTaskUnblockTime+0x3c>)
 800b436:	f04f 32ff 	mov.w	r2, #4294967295
 800b43a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b43c:	e008      	b.n	800b450 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b43e:	4b07      	ldr	r3, [pc, #28]	@ (800b45c <prvResetNextTaskUnblockTime+0x38>)
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	68db      	ldr	r3, [r3, #12]
 800b444:	68db      	ldr	r3, [r3, #12]
 800b446:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	685b      	ldr	r3, [r3, #4]
 800b44c:	4a04      	ldr	r2, [pc, #16]	@ (800b460 <prvResetNextTaskUnblockTime+0x3c>)
 800b44e:	6013      	str	r3, [r2, #0]
}
 800b450:	bf00      	nop
 800b452:	370c      	adds	r7, #12
 800b454:	46bd      	mov	sp, r7
 800b456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45a:	4770      	bx	lr
 800b45c:	20001068 	.word	0x20001068
 800b460:	200010d0 	.word	0x200010d0

0800b464 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b464:	b480      	push	{r7}
 800b466:	b083      	sub	sp, #12
 800b468:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b46a:	4b0b      	ldr	r3, [pc, #44]	@ (800b498 <xTaskGetSchedulerState+0x34>)
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d102      	bne.n	800b478 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b472:	2301      	movs	r3, #1
 800b474:	607b      	str	r3, [r7, #4]
 800b476:	e008      	b.n	800b48a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b478:	4b08      	ldr	r3, [pc, #32]	@ (800b49c <xTaskGetSchedulerState+0x38>)
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d102      	bne.n	800b486 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b480:	2302      	movs	r3, #2
 800b482:	607b      	str	r3, [r7, #4]
 800b484:	e001      	b.n	800b48a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b486:	2300      	movs	r3, #0
 800b488:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b48a:	687b      	ldr	r3, [r7, #4]
	}
 800b48c:	4618      	mov	r0, r3
 800b48e:	370c      	adds	r7, #12
 800b490:	46bd      	mov	sp, r7
 800b492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b496:	4770      	bx	lr
 800b498:	200010bc 	.word	0x200010bc
 800b49c:	200010d8 	.word	0x200010d8

0800b4a0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b4a0:	b580      	push	{r7, lr}
 800b4a2:	b084      	sub	sp, #16
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d05e      	beq.n	800b574 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b4b6:	68bb      	ldr	r3, [r7, #8]
 800b4b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4ba:	4b31      	ldr	r3, [pc, #196]	@ (800b580 <xTaskPriorityInherit+0xe0>)
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4c0:	429a      	cmp	r2, r3
 800b4c2:	d24e      	bcs.n	800b562 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b4c4:	68bb      	ldr	r3, [r7, #8]
 800b4c6:	699b      	ldr	r3, [r3, #24]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	db06      	blt.n	800b4da <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b4cc:	4b2c      	ldr	r3, [pc, #176]	@ (800b580 <xTaskPriorityInherit+0xe0>)
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4d2:	f1c3 0207 	rsb	r2, r3, #7
 800b4d6:	68bb      	ldr	r3, [r7, #8]
 800b4d8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b4da:	68bb      	ldr	r3, [r7, #8]
 800b4dc:	6959      	ldr	r1, [r3, #20]
 800b4de:	68bb      	ldr	r3, [r7, #8]
 800b4e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4e2:	4613      	mov	r3, r2
 800b4e4:	009b      	lsls	r3, r3, #2
 800b4e6:	4413      	add	r3, r2
 800b4e8:	009b      	lsls	r3, r3, #2
 800b4ea:	4a26      	ldr	r2, [pc, #152]	@ (800b584 <xTaskPriorityInherit+0xe4>)
 800b4ec:	4413      	add	r3, r2
 800b4ee:	4299      	cmp	r1, r3
 800b4f0:	d12f      	bne.n	800b552 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b4f2:	68bb      	ldr	r3, [r7, #8]
 800b4f4:	3304      	adds	r3, #4
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	f7fe fd8a 	bl	800a010 <uxListRemove>
 800b4fc:	4603      	mov	r3, r0
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d10a      	bne.n	800b518 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800b502:	68bb      	ldr	r3, [r7, #8]
 800b504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b506:	2201      	movs	r2, #1
 800b508:	fa02 f303 	lsl.w	r3, r2, r3
 800b50c:	43da      	mvns	r2, r3
 800b50e:	4b1e      	ldr	r3, [pc, #120]	@ (800b588 <xTaskPriorityInherit+0xe8>)
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	4013      	ands	r3, r2
 800b514:	4a1c      	ldr	r2, [pc, #112]	@ (800b588 <xTaskPriorityInherit+0xe8>)
 800b516:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b518:	4b19      	ldr	r3, [pc, #100]	@ (800b580 <xTaskPriorityInherit+0xe0>)
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b51e:	68bb      	ldr	r3, [r7, #8]
 800b520:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b522:	68bb      	ldr	r3, [r7, #8]
 800b524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b526:	2201      	movs	r2, #1
 800b528:	409a      	lsls	r2, r3
 800b52a:	4b17      	ldr	r3, [pc, #92]	@ (800b588 <xTaskPriorityInherit+0xe8>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	4313      	orrs	r3, r2
 800b530:	4a15      	ldr	r2, [pc, #84]	@ (800b588 <xTaskPriorityInherit+0xe8>)
 800b532:	6013      	str	r3, [r2, #0]
 800b534:	68bb      	ldr	r3, [r7, #8]
 800b536:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b538:	4613      	mov	r3, r2
 800b53a:	009b      	lsls	r3, r3, #2
 800b53c:	4413      	add	r3, r2
 800b53e:	009b      	lsls	r3, r3, #2
 800b540:	4a10      	ldr	r2, [pc, #64]	@ (800b584 <xTaskPriorityInherit+0xe4>)
 800b542:	441a      	add	r2, r3
 800b544:	68bb      	ldr	r3, [r7, #8]
 800b546:	3304      	adds	r3, #4
 800b548:	4619      	mov	r1, r3
 800b54a:	4610      	mov	r0, r2
 800b54c:	f7fe fd03 	bl	8009f56 <vListInsertEnd>
 800b550:	e004      	b.n	800b55c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b552:	4b0b      	ldr	r3, [pc, #44]	@ (800b580 <xTaskPriorityInherit+0xe0>)
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b558:	68bb      	ldr	r3, [r7, #8]
 800b55a:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b55c:	2301      	movs	r3, #1
 800b55e:	60fb      	str	r3, [r7, #12]
 800b560:	e008      	b.n	800b574 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b562:	68bb      	ldr	r3, [r7, #8]
 800b564:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b566:	4b06      	ldr	r3, [pc, #24]	@ (800b580 <xTaskPriorityInherit+0xe0>)
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b56c:	429a      	cmp	r2, r3
 800b56e:	d201      	bcs.n	800b574 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b570:	2301      	movs	r3, #1
 800b572:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b574:	68fb      	ldr	r3, [r7, #12]
	}
 800b576:	4618      	mov	r0, r3
 800b578:	3710      	adds	r7, #16
 800b57a:	46bd      	mov	sp, r7
 800b57c:	bd80      	pop	{r7, pc}
 800b57e:	bf00      	nop
 800b580:	20000fb0 	.word	0x20000fb0
 800b584:	20000fb4 	.word	0x20000fb4
 800b588:	200010b8 	.word	0x200010b8

0800b58c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b086      	sub	sp, #24
 800b590:	af00      	add	r7, sp, #0
 800b592:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b598:	2300      	movs	r3, #0
 800b59a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d070      	beq.n	800b684 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b5a2:	4b3b      	ldr	r3, [pc, #236]	@ (800b690 <xTaskPriorityDisinherit+0x104>)
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	693a      	ldr	r2, [r7, #16]
 800b5a8:	429a      	cmp	r2, r3
 800b5aa:	d00b      	beq.n	800b5c4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b5ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5b0:	f383 8811 	msr	BASEPRI, r3
 800b5b4:	f3bf 8f6f 	isb	sy
 800b5b8:	f3bf 8f4f 	dsb	sy
 800b5bc:	60fb      	str	r3, [r7, #12]
}
 800b5be:	bf00      	nop
 800b5c0:	bf00      	nop
 800b5c2:	e7fd      	b.n	800b5c0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b5c4:	693b      	ldr	r3, [r7, #16]
 800b5c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d10b      	bne.n	800b5e4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b5cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5d0:	f383 8811 	msr	BASEPRI, r3
 800b5d4:	f3bf 8f6f 	isb	sy
 800b5d8:	f3bf 8f4f 	dsb	sy
 800b5dc:	60bb      	str	r3, [r7, #8]
}
 800b5de:	bf00      	nop
 800b5e0:	bf00      	nop
 800b5e2:	e7fd      	b.n	800b5e0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b5e4:	693b      	ldr	r3, [r7, #16]
 800b5e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b5e8:	1e5a      	subs	r2, r3, #1
 800b5ea:	693b      	ldr	r3, [r7, #16]
 800b5ec:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b5ee:	693b      	ldr	r3, [r7, #16]
 800b5f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5f2:	693b      	ldr	r3, [r7, #16]
 800b5f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b5f6:	429a      	cmp	r2, r3
 800b5f8:	d044      	beq.n	800b684 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d140      	bne.n	800b684 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b602:	693b      	ldr	r3, [r7, #16]
 800b604:	3304      	adds	r3, #4
 800b606:	4618      	mov	r0, r3
 800b608:	f7fe fd02 	bl	800a010 <uxListRemove>
 800b60c:	4603      	mov	r3, r0
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d115      	bne.n	800b63e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b612:	693b      	ldr	r3, [r7, #16]
 800b614:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b616:	491f      	ldr	r1, [pc, #124]	@ (800b694 <xTaskPriorityDisinherit+0x108>)
 800b618:	4613      	mov	r3, r2
 800b61a:	009b      	lsls	r3, r3, #2
 800b61c:	4413      	add	r3, r2
 800b61e:	009b      	lsls	r3, r3, #2
 800b620:	440b      	add	r3, r1
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d10a      	bne.n	800b63e <xTaskPriorityDisinherit+0xb2>
 800b628:	693b      	ldr	r3, [r7, #16]
 800b62a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b62c:	2201      	movs	r2, #1
 800b62e:	fa02 f303 	lsl.w	r3, r2, r3
 800b632:	43da      	mvns	r2, r3
 800b634:	4b18      	ldr	r3, [pc, #96]	@ (800b698 <xTaskPriorityDisinherit+0x10c>)
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	4013      	ands	r3, r2
 800b63a:	4a17      	ldr	r2, [pc, #92]	@ (800b698 <xTaskPriorityDisinherit+0x10c>)
 800b63c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b63e:	693b      	ldr	r3, [r7, #16]
 800b640:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b642:	693b      	ldr	r3, [r7, #16]
 800b644:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b646:	693b      	ldr	r3, [r7, #16]
 800b648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b64a:	f1c3 0207 	rsb	r2, r3, #7
 800b64e:	693b      	ldr	r3, [r7, #16]
 800b650:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b652:	693b      	ldr	r3, [r7, #16]
 800b654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b656:	2201      	movs	r2, #1
 800b658:	409a      	lsls	r2, r3
 800b65a:	4b0f      	ldr	r3, [pc, #60]	@ (800b698 <xTaskPriorityDisinherit+0x10c>)
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	4313      	orrs	r3, r2
 800b660:	4a0d      	ldr	r2, [pc, #52]	@ (800b698 <xTaskPriorityDisinherit+0x10c>)
 800b662:	6013      	str	r3, [r2, #0]
 800b664:	693b      	ldr	r3, [r7, #16]
 800b666:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b668:	4613      	mov	r3, r2
 800b66a:	009b      	lsls	r3, r3, #2
 800b66c:	4413      	add	r3, r2
 800b66e:	009b      	lsls	r3, r3, #2
 800b670:	4a08      	ldr	r2, [pc, #32]	@ (800b694 <xTaskPriorityDisinherit+0x108>)
 800b672:	441a      	add	r2, r3
 800b674:	693b      	ldr	r3, [r7, #16]
 800b676:	3304      	adds	r3, #4
 800b678:	4619      	mov	r1, r3
 800b67a:	4610      	mov	r0, r2
 800b67c:	f7fe fc6b 	bl	8009f56 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b680:	2301      	movs	r3, #1
 800b682:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b684:	697b      	ldr	r3, [r7, #20]
	}
 800b686:	4618      	mov	r0, r3
 800b688:	3718      	adds	r7, #24
 800b68a:	46bd      	mov	sp, r7
 800b68c:	bd80      	pop	{r7, pc}
 800b68e:	bf00      	nop
 800b690:	20000fb0 	.word	0x20000fb0
 800b694:	20000fb4 	.word	0x20000fb4
 800b698:	200010b8 	.word	0x200010b8

0800b69c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b69c:	b580      	push	{r7, lr}
 800b69e:	b088      	sub	sp, #32
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	6078      	str	r0, [r7, #4]
 800b6a4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b6aa:	2301      	movs	r3, #1
 800b6ac:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d079      	beq.n	800b7a8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b6b4:	69bb      	ldr	r3, [r7, #24]
 800b6b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d10b      	bne.n	800b6d4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800b6bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6c0:	f383 8811 	msr	BASEPRI, r3
 800b6c4:	f3bf 8f6f 	isb	sy
 800b6c8:	f3bf 8f4f 	dsb	sy
 800b6cc:	60fb      	str	r3, [r7, #12]
}
 800b6ce:	bf00      	nop
 800b6d0:	bf00      	nop
 800b6d2:	e7fd      	b.n	800b6d0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b6d4:	69bb      	ldr	r3, [r7, #24]
 800b6d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6d8:	683a      	ldr	r2, [r7, #0]
 800b6da:	429a      	cmp	r2, r3
 800b6dc:	d902      	bls.n	800b6e4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b6de:	683b      	ldr	r3, [r7, #0]
 800b6e0:	61fb      	str	r3, [r7, #28]
 800b6e2:	e002      	b.n	800b6ea <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b6e4:	69bb      	ldr	r3, [r7, #24]
 800b6e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6e8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b6ea:	69bb      	ldr	r3, [r7, #24]
 800b6ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6ee:	69fa      	ldr	r2, [r7, #28]
 800b6f0:	429a      	cmp	r2, r3
 800b6f2:	d059      	beq.n	800b7a8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b6f4:	69bb      	ldr	r3, [r7, #24]
 800b6f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b6f8:	697a      	ldr	r2, [r7, #20]
 800b6fa:	429a      	cmp	r2, r3
 800b6fc:	d154      	bne.n	800b7a8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b6fe:	4b2c      	ldr	r3, [pc, #176]	@ (800b7b0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	69ba      	ldr	r2, [r7, #24]
 800b704:	429a      	cmp	r2, r3
 800b706:	d10b      	bne.n	800b720 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800b708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b70c:	f383 8811 	msr	BASEPRI, r3
 800b710:	f3bf 8f6f 	isb	sy
 800b714:	f3bf 8f4f 	dsb	sy
 800b718:	60bb      	str	r3, [r7, #8]
}
 800b71a:	bf00      	nop
 800b71c:	bf00      	nop
 800b71e:	e7fd      	b.n	800b71c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b720:	69bb      	ldr	r3, [r7, #24]
 800b722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b724:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b726:	69bb      	ldr	r3, [r7, #24]
 800b728:	69fa      	ldr	r2, [r7, #28]
 800b72a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b72c:	69bb      	ldr	r3, [r7, #24]
 800b72e:	699b      	ldr	r3, [r3, #24]
 800b730:	2b00      	cmp	r3, #0
 800b732:	db04      	blt.n	800b73e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b734:	69fb      	ldr	r3, [r7, #28]
 800b736:	f1c3 0207 	rsb	r2, r3, #7
 800b73a:	69bb      	ldr	r3, [r7, #24]
 800b73c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b73e:	69bb      	ldr	r3, [r7, #24]
 800b740:	6959      	ldr	r1, [r3, #20]
 800b742:	693a      	ldr	r2, [r7, #16]
 800b744:	4613      	mov	r3, r2
 800b746:	009b      	lsls	r3, r3, #2
 800b748:	4413      	add	r3, r2
 800b74a:	009b      	lsls	r3, r3, #2
 800b74c:	4a19      	ldr	r2, [pc, #100]	@ (800b7b4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b74e:	4413      	add	r3, r2
 800b750:	4299      	cmp	r1, r3
 800b752:	d129      	bne.n	800b7a8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b754:	69bb      	ldr	r3, [r7, #24]
 800b756:	3304      	adds	r3, #4
 800b758:	4618      	mov	r0, r3
 800b75a:	f7fe fc59 	bl	800a010 <uxListRemove>
 800b75e:	4603      	mov	r3, r0
 800b760:	2b00      	cmp	r3, #0
 800b762:	d10a      	bne.n	800b77a <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800b764:	69bb      	ldr	r3, [r7, #24]
 800b766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b768:	2201      	movs	r2, #1
 800b76a:	fa02 f303 	lsl.w	r3, r2, r3
 800b76e:	43da      	mvns	r2, r3
 800b770:	4b11      	ldr	r3, [pc, #68]	@ (800b7b8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	4013      	ands	r3, r2
 800b776:	4a10      	ldr	r2, [pc, #64]	@ (800b7b8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800b778:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b77a:	69bb      	ldr	r3, [r7, #24]
 800b77c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b77e:	2201      	movs	r2, #1
 800b780:	409a      	lsls	r2, r3
 800b782:	4b0d      	ldr	r3, [pc, #52]	@ (800b7b8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	4313      	orrs	r3, r2
 800b788:	4a0b      	ldr	r2, [pc, #44]	@ (800b7b8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800b78a:	6013      	str	r3, [r2, #0]
 800b78c:	69bb      	ldr	r3, [r7, #24]
 800b78e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b790:	4613      	mov	r3, r2
 800b792:	009b      	lsls	r3, r3, #2
 800b794:	4413      	add	r3, r2
 800b796:	009b      	lsls	r3, r3, #2
 800b798:	4a06      	ldr	r2, [pc, #24]	@ (800b7b4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b79a:	441a      	add	r2, r3
 800b79c:	69bb      	ldr	r3, [r7, #24]
 800b79e:	3304      	adds	r3, #4
 800b7a0:	4619      	mov	r1, r3
 800b7a2:	4610      	mov	r0, r2
 800b7a4:	f7fe fbd7 	bl	8009f56 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b7a8:	bf00      	nop
 800b7aa:	3720      	adds	r7, #32
 800b7ac:	46bd      	mov	sp, r7
 800b7ae:	bd80      	pop	{r7, pc}
 800b7b0:	20000fb0 	.word	0x20000fb0
 800b7b4:	20000fb4 	.word	0x20000fb4
 800b7b8:	200010b8 	.word	0x200010b8

0800b7bc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b7bc:	b480      	push	{r7}
 800b7be:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b7c0:	4b07      	ldr	r3, [pc, #28]	@ (800b7e0 <pvTaskIncrementMutexHeldCount+0x24>)
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d004      	beq.n	800b7d2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b7c8:	4b05      	ldr	r3, [pc, #20]	@ (800b7e0 <pvTaskIncrementMutexHeldCount+0x24>)
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b7ce:	3201      	adds	r2, #1
 800b7d0:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800b7d2:	4b03      	ldr	r3, [pc, #12]	@ (800b7e0 <pvTaskIncrementMutexHeldCount+0x24>)
 800b7d4:	681b      	ldr	r3, [r3, #0]
	}
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7de:	4770      	bx	lr
 800b7e0:	20000fb0 	.word	0x20000fb0

0800b7e4 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	b084      	sub	sp, #16
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
 800b7ec:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800b7ee:	f000 fa73 	bl	800bcd8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800b7f2:	4b20      	ldr	r3, [pc, #128]	@ (800b874 <ulTaskNotifyTake+0x90>)
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d113      	bne.n	800b826 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800b7fe:	4b1d      	ldr	r3, [pc, #116]	@ (800b874 <ulTaskNotifyTake+0x90>)
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	2201      	movs	r2, #1
 800b804:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

				if( xTicksToWait > ( TickType_t ) 0 )
 800b808:	683b      	ldr	r3, [r7, #0]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d00b      	beq.n	800b826 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b80e:	2101      	movs	r1, #1
 800b810:	6838      	ldr	r0, [r7, #0]
 800b812:	f000 f8c9 	bl	800b9a8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800b816:	4b18      	ldr	r3, [pc, #96]	@ (800b878 <ulTaskNotifyTake+0x94>)
 800b818:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b81c:	601a      	str	r2, [r3, #0]
 800b81e:	f3bf 8f4f 	dsb	sy
 800b822:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b826:	f000 fa89 	bl	800bd3c <vPortExitCritical>

		taskENTER_CRITICAL();
 800b82a:	f000 fa55 	bl	800bcd8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800b82e:	4b11      	ldr	r3, [pc, #68]	@ (800b874 <ulTaskNotifyTake+0x90>)
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b836:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d00e      	beq.n	800b85c <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d005      	beq.n	800b850 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800b844:	4b0b      	ldr	r3, [pc, #44]	@ (800b874 <ulTaskNotifyTake+0x90>)
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	2200      	movs	r2, #0
 800b84a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800b84e:	e005      	b.n	800b85c <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800b850:	4b08      	ldr	r3, [pc, #32]	@ (800b874 <ulTaskNotifyTake+0x90>)
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	68fa      	ldr	r2, [r7, #12]
 800b856:	3a01      	subs	r2, #1
 800b858:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b85c:	4b05      	ldr	r3, [pc, #20]	@ (800b874 <ulTaskNotifyTake+0x90>)
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	2200      	movs	r2, #0
 800b862:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
		}
		taskEXIT_CRITICAL();
 800b866:	f000 fa69 	bl	800bd3c <vPortExitCritical>

		return ulReturn;
 800b86a:	68fb      	ldr	r3, [r7, #12]
	}
 800b86c:	4618      	mov	r0, r3
 800b86e:	3710      	adds	r7, #16
 800b870:	46bd      	mov	sp, r7
 800b872:	bd80      	pop	{r7, pc}
 800b874:	20000fb0 	.word	0x20000fb0
 800b878:	e000ed04 	.word	0xe000ed04

0800b87c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800b87c:	b580      	push	{r7, lr}
 800b87e:	b08a      	sub	sp, #40	@ 0x28
 800b880:	af00      	add	r7, sp, #0
 800b882:	6078      	str	r0, [r7, #4]
 800b884:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d10b      	bne.n	800b8a4 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 800b88c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b890:	f383 8811 	msr	BASEPRI, r3
 800b894:	f3bf 8f6f 	isb	sy
 800b898:	f3bf 8f4f 	dsb	sy
 800b89c:	61bb      	str	r3, [r7, #24]
}
 800b89e:	bf00      	nop
 800b8a0:	bf00      	nop
 800b8a2:	e7fd      	b.n	800b8a0 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b8a4:	f000 faf8 	bl	800be98 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	627b      	str	r3, [r7, #36]	@ 0x24

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b8ac:	f3ef 8211 	mrs	r2, BASEPRI
 800b8b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8b4:	f383 8811 	msr	BASEPRI, r3
 800b8b8:	f3bf 8f6f 	isb	sy
 800b8bc:	f3bf 8f4f 	dsb	sy
 800b8c0:	617a      	str	r2, [r7, #20]
 800b8c2:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b8c4:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b8c6:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b8c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ca:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 800b8ce:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b8d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8d2:	2202      	movs	r2, #2
 800b8d4:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800b8d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8da:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b8de:	1c5a      	adds	r2, r3, #1
 800b8e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8e2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b8e6:	7ffb      	ldrb	r3, [r7, #31]
 800b8e8:	2b01      	cmp	r3, #1
 800b8ea:	d146      	bne.n	800b97a <vTaskNotifyGiveFromISR+0xfe>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b8ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d00b      	beq.n	800b90c <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 800b8f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8f8:	f383 8811 	msr	BASEPRI, r3
 800b8fc:	f3bf 8f6f 	isb	sy
 800b900:	f3bf 8f4f 	dsb	sy
 800b904:	60fb      	str	r3, [r7, #12]
}
 800b906:	bf00      	nop
 800b908:	bf00      	nop
 800b90a:	e7fd      	b.n	800b908 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b90c:	4b20      	ldr	r3, [pc, #128]	@ (800b990 <vTaskNotifyGiveFromISR+0x114>)
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d11c      	bne.n	800b94e <vTaskNotifyGiveFromISR+0xd2>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b916:	3304      	adds	r3, #4
 800b918:	4618      	mov	r0, r3
 800b91a:	f7fe fb79 	bl	800a010 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b91e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b922:	2201      	movs	r2, #1
 800b924:	409a      	lsls	r2, r3
 800b926:	4b1b      	ldr	r3, [pc, #108]	@ (800b994 <vTaskNotifyGiveFromISR+0x118>)
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	4313      	orrs	r3, r2
 800b92c:	4a19      	ldr	r2, [pc, #100]	@ (800b994 <vTaskNotifyGiveFromISR+0x118>)
 800b92e:	6013      	str	r3, [r2, #0]
 800b930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b932:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b934:	4613      	mov	r3, r2
 800b936:	009b      	lsls	r3, r3, #2
 800b938:	4413      	add	r3, r2
 800b93a:	009b      	lsls	r3, r3, #2
 800b93c:	4a16      	ldr	r2, [pc, #88]	@ (800b998 <vTaskNotifyGiveFromISR+0x11c>)
 800b93e:	441a      	add	r2, r3
 800b940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b942:	3304      	adds	r3, #4
 800b944:	4619      	mov	r1, r3
 800b946:	4610      	mov	r0, r2
 800b948:	f7fe fb05 	bl	8009f56 <vListInsertEnd>
 800b94c:	e005      	b.n	800b95a <vTaskNotifyGiveFromISR+0xde>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800b94e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b950:	3318      	adds	r3, #24
 800b952:	4619      	mov	r1, r3
 800b954:	4811      	ldr	r0, [pc, #68]	@ (800b99c <vTaskNotifyGiveFromISR+0x120>)
 800b956:	f7fe fafe 	bl	8009f56 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b95a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b95c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b95e:	4b10      	ldr	r3, [pc, #64]	@ (800b9a0 <vTaskNotifyGiveFromISR+0x124>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b964:	429a      	cmp	r2, r3
 800b966:	d908      	bls.n	800b97a <vTaskNotifyGiveFromISR+0xfe>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800b968:	683b      	ldr	r3, [r7, #0]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d002      	beq.n	800b974 <vTaskNotifyGiveFromISR+0xf8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800b96e:	683b      	ldr	r3, [r7, #0]
 800b970:	2201      	movs	r2, #1
 800b972:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800b974:	4b0b      	ldr	r3, [pc, #44]	@ (800b9a4 <vTaskNotifyGiveFromISR+0x128>)
 800b976:	2201      	movs	r2, #1
 800b978:	601a      	str	r2, [r3, #0]
 800b97a:	6a3b      	ldr	r3, [r7, #32]
 800b97c:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b97e:	68bb      	ldr	r3, [r7, #8]
 800b980:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b984:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800b986:	bf00      	nop
 800b988:	3728      	adds	r7, #40	@ 0x28
 800b98a:	46bd      	mov	sp, r7
 800b98c:	bd80      	pop	{r7, pc}
 800b98e:	bf00      	nop
 800b990:	200010d8 	.word	0x200010d8
 800b994:	200010b8 	.word	0x200010b8
 800b998:	20000fb4 	.word	0x20000fb4
 800b99c:	20001070 	.word	0x20001070
 800b9a0:	20000fb0 	.word	0x20000fb0
 800b9a4:	200010c4 	.word	0x200010c4

0800b9a8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b084      	sub	sp, #16
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
 800b9b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b9b2:	4b29      	ldr	r3, [pc, #164]	@ (800ba58 <prvAddCurrentTaskToDelayedList+0xb0>)
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b9b8:	4b28      	ldr	r3, [pc, #160]	@ (800ba5c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	3304      	adds	r3, #4
 800b9be:	4618      	mov	r0, r3
 800b9c0:	f7fe fb26 	bl	800a010 <uxListRemove>
 800b9c4:	4603      	mov	r3, r0
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d10b      	bne.n	800b9e2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b9ca:	4b24      	ldr	r3, [pc, #144]	@ (800ba5c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9d0:	2201      	movs	r2, #1
 800b9d2:	fa02 f303 	lsl.w	r3, r2, r3
 800b9d6:	43da      	mvns	r2, r3
 800b9d8:	4b21      	ldr	r3, [pc, #132]	@ (800ba60 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	4013      	ands	r3, r2
 800b9de:	4a20      	ldr	r2, [pc, #128]	@ (800ba60 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b9e0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9e8:	d10a      	bne.n	800ba00 <prvAddCurrentTaskToDelayedList+0x58>
 800b9ea:	683b      	ldr	r3, [r7, #0]
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d007      	beq.n	800ba00 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b9f0:	4b1a      	ldr	r3, [pc, #104]	@ (800ba5c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	3304      	adds	r3, #4
 800b9f6:	4619      	mov	r1, r3
 800b9f8:	481a      	ldr	r0, [pc, #104]	@ (800ba64 <prvAddCurrentTaskToDelayedList+0xbc>)
 800b9fa:	f7fe faac 	bl	8009f56 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b9fe:	e026      	b.n	800ba4e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ba00:	68fa      	ldr	r2, [r7, #12]
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	4413      	add	r3, r2
 800ba06:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ba08:	4b14      	ldr	r3, [pc, #80]	@ (800ba5c <prvAddCurrentTaskToDelayedList+0xb4>)
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	68ba      	ldr	r2, [r7, #8]
 800ba0e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ba10:	68ba      	ldr	r2, [r7, #8]
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	429a      	cmp	r2, r3
 800ba16:	d209      	bcs.n	800ba2c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba18:	4b13      	ldr	r3, [pc, #76]	@ (800ba68 <prvAddCurrentTaskToDelayedList+0xc0>)
 800ba1a:	681a      	ldr	r2, [r3, #0]
 800ba1c:	4b0f      	ldr	r3, [pc, #60]	@ (800ba5c <prvAddCurrentTaskToDelayedList+0xb4>)
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	3304      	adds	r3, #4
 800ba22:	4619      	mov	r1, r3
 800ba24:	4610      	mov	r0, r2
 800ba26:	f7fe faba 	bl	8009f9e <vListInsert>
}
 800ba2a:	e010      	b.n	800ba4e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba2c:	4b0f      	ldr	r3, [pc, #60]	@ (800ba6c <prvAddCurrentTaskToDelayedList+0xc4>)
 800ba2e:	681a      	ldr	r2, [r3, #0]
 800ba30:	4b0a      	ldr	r3, [pc, #40]	@ (800ba5c <prvAddCurrentTaskToDelayedList+0xb4>)
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	3304      	adds	r3, #4
 800ba36:	4619      	mov	r1, r3
 800ba38:	4610      	mov	r0, r2
 800ba3a:	f7fe fab0 	bl	8009f9e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ba3e:	4b0c      	ldr	r3, [pc, #48]	@ (800ba70 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	68ba      	ldr	r2, [r7, #8]
 800ba44:	429a      	cmp	r2, r3
 800ba46:	d202      	bcs.n	800ba4e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800ba48:	4a09      	ldr	r2, [pc, #36]	@ (800ba70 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ba4a:	68bb      	ldr	r3, [r7, #8]
 800ba4c:	6013      	str	r3, [r2, #0]
}
 800ba4e:	bf00      	nop
 800ba50:	3710      	adds	r7, #16
 800ba52:	46bd      	mov	sp, r7
 800ba54:	bd80      	pop	{r7, pc}
 800ba56:	bf00      	nop
 800ba58:	200010b4 	.word	0x200010b4
 800ba5c:	20000fb0 	.word	0x20000fb0
 800ba60:	200010b8 	.word	0x200010b8
 800ba64:	2000109c 	.word	0x2000109c
 800ba68:	2000106c 	.word	0x2000106c
 800ba6c:	20001068 	.word	0x20001068
 800ba70:	200010d0 	.word	0x200010d0

0800ba74 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ba74:	b480      	push	{r7}
 800ba76:	b085      	sub	sp, #20
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	60f8      	str	r0, [r7, #12]
 800ba7c:	60b9      	str	r1, [r7, #8]
 800ba7e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	3b04      	subs	r3, #4
 800ba84:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ba8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	3b04      	subs	r3, #4
 800ba92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ba94:	68bb      	ldr	r3, [r7, #8]
 800ba96:	f023 0201 	bic.w	r2, r3, #1
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	3b04      	subs	r3, #4
 800baa2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800baa4:	4a0c      	ldr	r2, [pc, #48]	@ (800bad8 <pxPortInitialiseStack+0x64>)
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	3b14      	subs	r3, #20
 800baae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bab0:	687a      	ldr	r2, [r7, #4]
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	3b04      	subs	r3, #4
 800baba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	f06f 0202 	mvn.w	r2, #2
 800bac2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	3b20      	subs	r3, #32
 800bac8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800baca:	68fb      	ldr	r3, [r7, #12]
}
 800bacc:	4618      	mov	r0, r3
 800bace:	3714      	adds	r7, #20
 800bad0:	46bd      	mov	sp, r7
 800bad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad6:	4770      	bx	lr
 800bad8:	0800badd 	.word	0x0800badd

0800badc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800badc:	b480      	push	{r7}
 800bade:	b085      	sub	sp, #20
 800bae0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bae2:	2300      	movs	r3, #0
 800bae4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bae6:	4b13      	ldr	r3, [pc, #76]	@ (800bb34 <prvTaskExitError+0x58>)
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800baee:	d00b      	beq.n	800bb08 <prvTaskExitError+0x2c>
	__asm volatile
 800baf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baf4:	f383 8811 	msr	BASEPRI, r3
 800baf8:	f3bf 8f6f 	isb	sy
 800bafc:	f3bf 8f4f 	dsb	sy
 800bb00:	60fb      	str	r3, [r7, #12]
}
 800bb02:	bf00      	nop
 800bb04:	bf00      	nop
 800bb06:	e7fd      	b.n	800bb04 <prvTaskExitError+0x28>
	__asm volatile
 800bb08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb0c:	f383 8811 	msr	BASEPRI, r3
 800bb10:	f3bf 8f6f 	isb	sy
 800bb14:	f3bf 8f4f 	dsb	sy
 800bb18:	60bb      	str	r3, [r7, #8]
}
 800bb1a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bb1c:	bf00      	nop
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d0fc      	beq.n	800bb1e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bb24:	bf00      	nop
 800bb26:	bf00      	nop
 800bb28:	3714      	adds	r7, #20
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb30:	4770      	bx	lr
 800bb32:	bf00      	nop
 800bb34:	2000000c 	.word	0x2000000c
	...

0800bb40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bb40:	4b07      	ldr	r3, [pc, #28]	@ (800bb60 <pxCurrentTCBConst2>)
 800bb42:	6819      	ldr	r1, [r3, #0]
 800bb44:	6808      	ldr	r0, [r1, #0]
 800bb46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb4a:	f380 8809 	msr	PSP, r0
 800bb4e:	f3bf 8f6f 	isb	sy
 800bb52:	f04f 0000 	mov.w	r0, #0
 800bb56:	f380 8811 	msr	BASEPRI, r0
 800bb5a:	4770      	bx	lr
 800bb5c:	f3af 8000 	nop.w

0800bb60 <pxCurrentTCBConst2>:
 800bb60:	20000fb0 	.word	0x20000fb0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bb64:	bf00      	nop
 800bb66:	bf00      	nop

0800bb68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bb68:	4808      	ldr	r0, [pc, #32]	@ (800bb8c <prvPortStartFirstTask+0x24>)
 800bb6a:	6800      	ldr	r0, [r0, #0]
 800bb6c:	6800      	ldr	r0, [r0, #0]
 800bb6e:	f380 8808 	msr	MSP, r0
 800bb72:	f04f 0000 	mov.w	r0, #0
 800bb76:	f380 8814 	msr	CONTROL, r0
 800bb7a:	b662      	cpsie	i
 800bb7c:	b661      	cpsie	f
 800bb7e:	f3bf 8f4f 	dsb	sy
 800bb82:	f3bf 8f6f 	isb	sy
 800bb86:	df00      	svc	0
 800bb88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bb8a:	bf00      	nop
 800bb8c:	e000ed08 	.word	0xe000ed08

0800bb90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bb90:	b580      	push	{r7, lr}
 800bb92:	b086      	sub	sp, #24
 800bb94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bb96:	4b47      	ldr	r3, [pc, #284]	@ (800bcb4 <xPortStartScheduler+0x124>)
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	4a47      	ldr	r2, [pc, #284]	@ (800bcb8 <xPortStartScheduler+0x128>)
 800bb9c:	4293      	cmp	r3, r2
 800bb9e:	d10b      	bne.n	800bbb8 <xPortStartScheduler+0x28>
	__asm volatile
 800bba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bba4:	f383 8811 	msr	BASEPRI, r3
 800bba8:	f3bf 8f6f 	isb	sy
 800bbac:	f3bf 8f4f 	dsb	sy
 800bbb0:	60fb      	str	r3, [r7, #12]
}
 800bbb2:	bf00      	nop
 800bbb4:	bf00      	nop
 800bbb6:	e7fd      	b.n	800bbb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bbb8:	4b3e      	ldr	r3, [pc, #248]	@ (800bcb4 <xPortStartScheduler+0x124>)
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	4a3f      	ldr	r2, [pc, #252]	@ (800bcbc <xPortStartScheduler+0x12c>)
 800bbbe:	4293      	cmp	r3, r2
 800bbc0:	d10b      	bne.n	800bbda <xPortStartScheduler+0x4a>
	__asm volatile
 800bbc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbc6:	f383 8811 	msr	BASEPRI, r3
 800bbca:	f3bf 8f6f 	isb	sy
 800bbce:	f3bf 8f4f 	dsb	sy
 800bbd2:	613b      	str	r3, [r7, #16]
}
 800bbd4:	bf00      	nop
 800bbd6:	bf00      	nop
 800bbd8:	e7fd      	b.n	800bbd6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bbda:	4b39      	ldr	r3, [pc, #228]	@ (800bcc0 <xPortStartScheduler+0x130>)
 800bbdc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bbde:	697b      	ldr	r3, [r7, #20]
 800bbe0:	781b      	ldrb	r3, [r3, #0]
 800bbe2:	b2db      	uxtb	r3, r3
 800bbe4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bbe6:	697b      	ldr	r3, [r7, #20]
 800bbe8:	22ff      	movs	r2, #255	@ 0xff
 800bbea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bbec:	697b      	ldr	r3, [r7, #20]
 800bbee:	781b      	ldrb	r3, [r3, #0]
 800bbf0:	b2db      	uxtb	r3, r3
 800bbf2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bbf4:	78fb      	ldrb	r3, [r7, #3]
 800bbf6:	b2db      	uxtb	r3, r3
 800bbf8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800bbfc:	b2da      	uxtb	r2, r3
 800bbfe:	4b31      	ldr	r3, [pc, #196]	@ (800bcc4 <xPortStartScheduler+0x134>)
 800bc00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bc02:	4b31      	ldr	r3, [pc, #196]	@ (800bcc8 <xPortStartScheduler+0x138>)
 800bc04:	2207      	movs	r2, #7
 800bc06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bc08:	e009      	b.n	800bc1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800bc0a:	4b2f      	ldr	r3, [pc, #188]	@ (800bcc8 <xPortStartScheduler+0x138>)
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	3b01      	subs	r3, #1
 800bc10:	4a2d      	ldr	r2, [pc, #180]	@ (800bcc8 <xPortStartScheduler+0x138>)
 800bc12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bc14:	78fb      	ldrb	r3, [r7, #3]
 800bc16:	b2db      	uxtb	r3, r3
 800bc18:	005b      	lsls	r3, r3, #1
 800bc1a:	b2db      	uxtb	r3, r3
 800bc1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bc1e:	78fb      	ldrb	r3, [r7, #3]
 800bc20:	b2db      	uxtb	r3, r3
 800bc22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc26:	2b80      	cmp	r3, #128	@ 0x80
 800bc28:	d0ef      	beq.n	800bc0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bc2a:	4b27      	ldr	r3, [pc, #156]	@ (800bcc8 <xPortStartScheduler+0x138>)
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	f1c3 0307 	rsb	r3, r3, #7
 800bc32:	2b04      	cmp	r3, #4
 800bc34:	d00b      	beq.n	800bc4e <xPortStartScheduler+0xbe>
	__asm volatile
 800bc36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc3a:	f383 8811 	msr	BASEPRI, r3
 800bc3e:	f3bf 8f6f 	isb	sy
 800bc42:	f3bf 8f4f 	dsb	sy
 800bc46:	60bb      	str	r3, [r7, #8]
}
 800bc48:	bf00      	nop
 800bc4a:	bf00      	nop
 800bc4c:	e7fd      	b.n	800bc4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bc4e:	4b1e      	ldr	r3, [pc, #120]	@ (800bcc8 <xPortStartScheduler+0x138>)
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	021b      	lsls	r3, r3, #8
 800bc54:	4a1c      	ldr	r2, [pc, #112]	@ (800bcc8 <xPortStartScheduler+0x138>)
 800bc56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bc58:	4b1b      	ldr	r3, [pc, #108]	@ (800bcc8 <xPortStartScheduler+0x138>)
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bc60:	4a19      	ldr	r2, [pc, #100]	@ (800bcc8 <xPortStartScheduler+0x138>)
 800bc62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	b2da      	uxtb	r2, r3
 800bc68:	697b      	ldr	r3, [r7, #20]
 800bc6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bc6c:	4b17      	ldr	r3, [pc, #92]	@ (800bccc <xPortStartScheduler+0x13c>)
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	4a16      	ldr	r2, [pc, #88]	@ (800bccc <xPortStartScheduler+0x13c>)
 800bc72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bc76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bc78:	4b14      	ldr	r3, [pc, #80]	@ (800bccc <xPortStartScheduler+0x13c>)
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	4a13      	ldr	r2, [pc, #76]	@ (800bccc <xPortStartScheduler+0x13c>)
 800bc7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800bc82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bc84:	f000 f8da 	bl	800be3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bc88:	4b11      	ldr	r3, [pc, #68]	@ (800bcd0 <xPortStartScheduler+0x140>)
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bc8e:	f000 f8f9 	bl	800be84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bc92:	4b10      	ldr	r3, [pc, #64]	@ (800bcd4 <xPortStartScheduler+0x144>)
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	4a0f      	ldr	r2, [pc, #60]	@ (800bcd4 <xPortStartScheduler+0x144>)
 800bc98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800bc9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bc9e:	f7ff ff63 	bl	800bb68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bca2:	f7ff f9af 	bl	800b004 <vTaskSwitchContext>
	prvTaskExitError();
 800bca6:	f7ff ff19 	bl	800badc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bcaa:	2300      	movs	r3, #0
}
 800bcac:	4618      	mov	r0, r3
 800bcae:	3718      	adds	r7, #24
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	bd80      	pop	{r7, pc}
 800bcb4:	e000ed00 	.word	0xe000ed00
 800bcb8:	410fc271 	.word	0x410fc271
 800bcbc:	410fc270 	.word	0x410fc270
 800bcc0:	e000e400 	.word	0xe000e400
 800bcc4:	200010dc 	.word	0x200010dc
 800bcc8:	200010e0 	.word	0x200010e0
 800bccc:	e000ed20 	.word	0xe000ed20
 800bcd0:	2000000c 	.word	0x2000000c
 800bcd4:	e000ef34 	.word	0xe000ef34

0800bcd8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bcd8:	b480      	push	{r7}
 800bcda:	b083      	sub	sp, #12
 800bcdc:	af00      	add	r7, sp, #0
	__asm volatile
 800bcde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bce2:	f383 8811 	msr	BASEPRI, r3
 800bce6:	f3bf 8f6f 	isb	sy
 800bcea:	f3bf 8f4f 	dsb	sy
 800bcee:	607b      	str	r3, [r7, #4]
}
 800bcf0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bcf2:	4b10      	ldr	r3, [pc, #64]	@ (800bd34 <vPortEnterCritical+0x5c>)
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	3301      	adds	r3, #1
 800bcf8:	4a0e      	ldr	r2, [pc, #56]	@ (800bd34 <vPortEnterCritical+0x5c>)
 800bcfa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bcfc:	4b0d      	ldr	r3, [pc, #52]	@ (800bd34 <vPortEnterCritical+0x5c>)
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	2b01      	cmp	r3, #1
 800bd02:	d110      	bne.n	800bd26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bd04:	4b0c      	ldr	r3, [pc, #48]	@ (800bd38 <vPortEnterCritical+0x60>)
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	b2db      	uxtb	r3, r3
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d00b      	beq.n	800bd26 <vPortEnterCritical+0x4e>
	__asm volatile
 800bd0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd12:	f383 8811 	msr	BASEPRI, r3
 800bd16:	f3bf 8f6f 	isb	sy
 800bd1a:	f3bf 8f4f 	dsb	sy
 800bd1e:	603b      	str	r3, [r7, #0]
}
 800bd20:	bf00      	nop
 800bd22:	bf00      	nop
 800bd24:	e7fd      	b.n	800bd22 <vPortEnterCritical+0x4a>
	}
}
 800bd26:	bf00      	nop
 800bd28:	370c      	adds	r7, #12
 800bd2a:	46bd      	mov	sp, r7
 800bd2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd30:	4770      	bx	lr
 800bd32:	bf00      	nop
 800bd34:	2000000c 	.word	0x2000000c
 800bd38:	e000ed04 	.word	0xe000ed04

0800bd3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bd3c:	b480      	push	{r7}
 800bd3e:	b083      	sub	sp, #12
 800bd40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bd42:	4b12      	ldr	r3, [pc, #72]	@ (800bd8c <vPortExitCritical+0x50>)
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d10b      	bne.n	800bd62 <vPortExitCritical+0x26>
	__asm volatile
 800bd4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd4e:	f383 8811 	msr	BASEPRI, r3
 800bd52:	f3bf 8f6f 	isb	sy
 800bd56:	f3bf 8f4f 	dsb	sy
 800bd5a:	607b      	str	r3, [r7, #4]
}
 800bd5c:	bf00      	nop
 800bd5e:	bf00      	nop
 800bd60:	e7fd      	b.n	800bd5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bd62:	4b0a      	ldr	r3, [pc, #40]	@ (800bd8c <vPortExitCritical+0x50>)
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	3b01      	subs	r3, #1
 800bd68:	4a08      	ldr	r2, [pc, #32]	@ (800bd8c <vPortExitCritical+0x50>)
 800bd6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bd6c:	4b07      	ldr	r3, [pc, #28]	@ (800bd8c <vPortExitCritical+0x50>)
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d105      	bne.n	800bd80 <vPortExitCritical+0x44>
 800bd74:	2300      	movs	r3, #0
 800bd76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bd78:	683b      	ldr	r3, [r7, #0]
 800bd7a:	f383 8811 	msr	BASEPRI, r3
}
 800bd7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bd80:	bf00      	nop
 800bd82:	370c      	adds	r7, #12
 800bd84:	46bd      	mov	sp, r7
 800bd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd8a:	4770      	bx	lr
 800bd8c:	2000000c 	.word	0x2000000c

0800bd90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bd90:	f3ef 8009 	mrs	r0, PSP
 800bd94:	f3bf 8f6f 	isb	sy
 800bd98:	4b15      	ldr	r3, [pc, #84]	@ (800bdf0 <pxCurrentTCBConst>)
 800bd9a:	681a      	ldr	r2, [r3, #0]
 800bd9c:	f01e 0f10 	tst.w	lr, #16
 800bda0:	bf08      	it	eq
 800bda2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bda6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdaa:	6010      	str	r0, [r2, #0]
 800bdac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bdb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bdb4:	f380 8811 	msr	BASEPRI, r0
 800bdb8:	f3bf 8f4f 	dsb	sy
 800bdbc:	f3bf 8f6f 	isb	sy
 800bdc0:	f7ff f920 	bl	800b004 <vTaskSwitchContext>
 800bdc4:	f04f 0000 	mov.w	r0, #0
 800bdc8:	f380 8811 	msr	BASEPRI, r0
 800bdcc:	bc09      	pop	{r0, r3}
 800bdce:	6819      	ldr	r1, [r3, #0]
 800bdd0:	6808      	ldr	r0, [r1, #0]
 800bdd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdd6:	f01e 0f10 	tst.w	lr, #16
 800bdda:	bf08      	it	eq
 800bddc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bde0:	f380 8809 	msr	PSP, r0
 800bde4:	f3bf 8f6f 	isb	sy
 800bde8:	4770      	bx	lr
 800bdea:	bf00      	nop
 800bdec:	f3af 8000 	nop.w

0800bdf0 <pxCurrentTCBConst>:
 800bdf0:	20000fb0 	.word	0x20000fb0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bdf4:	bf00      	nop
 800bdf6:	bf00      	nop

0800bdf8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bdf8:	b580      	push	{r7, lr}
 800bdfa:	b082      	sub	sp, #8
 800bdfc:	af00      	add	r7, sp, #0
	__asm volatile
 800bdfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be02:	f383 8811 	msr	BASEPRI, r3
 800be06:	f3bf 8f6f 	isb	sy
 800be0a:	f3bf 8f4f 	dsb	sy
 800be0e:	607b      	str	r3, [r7, #4]
}
 800be10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800be12:	f7ff f83d 	bl	800ae90 <xTaskIncrementTick>
 800be16:	4603      	mov	r3, r0
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d003      	beq.n	800be24 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800be1c:	4b06      	ldr	r3, [pc, #24]	@ (800be38 <SysTick_Handler+0x40>)
 800be1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800be22:	601a      	str	r2, [r3, #0]
 800be24:	2300      	movs	r3, #0
 800be26:	603b      	str	r3, [r7, #0]
	__asm volatile
 800be28:	683b      	ldr	r3, [r7, #0]
 800be2a:	f383 8811 	msr	BASEPRI, r3
}
 800be2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800be30:	bf00      	nop
 800be32:	3708      	adds	r7, #8
 800be34:	46bd      	mov	sp, r7
 800be36:	bd80      	pop	{r7, pc}
 800be38:	e000ed04 	.word	0xe000ed04

0800be3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800be3c:	b480      	push	{r7}
 800be3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800be40:	4b0b      	ldr	r3, [pc, #44]	@ (800be70 <vPortSetupTimerInterrupt+0x34>)
 800be42:	2200      	movs	r2, #0
 800be44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800be46:	4b0b      	ldr	r3, [pc, #44]	@ (800be74 <vPortSetupTimerInterrupt+0x38>)
 800be48:	2200      	movs	r2, #0
 800be4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800be4c:	4b0a      	ldr	r3, [pc, #40]	@ (800be78 <vPortSetupTimerInterrupt+0x3c>)
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	4a0a      	ldr	r2, [pc, #40]	@ (800be7c <vPortSetupTimerInterrupt+0x40>)
 800be52:	fba2 2303 	umull	r2, r3, r2, r3
 800be56:	099b      	lsrs	r3, r3, #6
 800be58:	4a09      	ldr	r2, [pc, #36]	@ (800be80 <vPortSetupTimerInterrupt+0x44>)
 800be5a:	3b01      	subs	r3, #1
 800be5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800be5e:	4b04      	ldr	r3, [pc, #16]	@ (800be70 <vPortSetupTimerInterrupt+0x34>)
 800be60:	2207      	movs	r2, #7
 800be62:	601a      	str	r2, [r3, #0]
}
 800be64:	bf00      	nop
 800be66:	46bd      	mov	sp, r7
 800be68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6c:	4770      	bx	lr
 800be6e:	bf00      	nop
 800be70:	e000e010 	.word	0xe000e010
 800be74:	e000e018 	.word	0xe000e018
 800be78:	20000000 	.word	0x20000000
 800be7c:	10624dd3 	.word	0x10624dd3
 800be80:	e000e014 	.word	0xe000e014

0800be84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800be84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800be94 <vPortEnableVFP+0x10>
 800be88:	6801      	ldr	r1, [r0, #0]
 800be8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800be8e:	6001      	str	r1, [r0, #0]
 800be90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800be92:	bf00      	nop
 800be94:	e000ed88 	.word	0xe000ed88

0800be98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800be98:	b480      	push	{r7}
 800be9a:	b085      	sub	sp, #20
 800be9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800be9e:	f3ef 8305 	mrs	r3, IPSR
 800bea2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	2b0f      	cmp	r3, #15
 800bea8:	d915      	bls.n	800bed6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800beaa:	4a18      	ldr	r2, [pc, #96]	@ (800bf0c <vPortValidateInterruptPriority+0x74>)
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	4413      	add	r3, r2
 800beb0:	781b      	ldrb	r3, [r3, #0]
 800beb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800beb4:	4b16      	ldr	r3, [pc, #88]	@ (800bf10 <vPortValidateInterruptPriority+0x78>)
 800beb6:	781b      	ldrb	r3, [r3, #0]
 800beb8:	7afa      	ldrb	r2, [r7, #11]
 800beba:	429a      	cmp	r2, r3
 800bebc:	d20b      	bcs.n	800bed6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800bebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bec2:	f383 8811 	msr	BASEPRI, r3
 800bec6:	f3bf 8f6f 	isb	sy
 800beca:	f3bf 8f4f 	dsb	sy
 800bece:	607b      	str	r3, [r7, #4]
}
 800bed0:	bf00      	nop
 800bed2:	bf00      	nop
 800bed4:	e7fd      	b.n	800bed2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bed6:	4b0f      	ldr	r3, [pc, #60]	@ (800bf14 <vPortValidateInterruptPriority+0x7c>)
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800bede:	4b0e      	ldr	r3, [pc, #56]	@ (800bf18 <vPortValidateInterruptPriority+0x80>)
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	429a      	cmp	r2, r3
 800bee4:	d90b      	bls.n	800befe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800bee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beea:	f383 8811 	msr	BASEPRI, r3
 800beee:	f3bf 8f6f 	isb	sy
 800bef2:	f3bf 8f4f 	dsb	sy
 800bef6:	603b      	str	r3, [r7, #0]
}
 800bef8:	bf00      	nop
 800befa:	bf00      	nop
 800befc:	e7fd      	b.n	800befa <vPortValidateInterruptPriority+0x62>
	}
 800befe:	bf00      	nop
 800bf00:	3714      	adds	r7, #20
 800bf02:	46bd      	mov	sp, r7
 800bf04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf08:	4770      	bx	lr
 800bf0a:	bf00      	nop
 800bf0c:	e000e3f0 	.word	0xe000e3f0
 800bf10:	200010dc 	.word	0x200010dc
 800bf14:	e000ed0c 	.word	0xe000ed0c
 800bf18:	200010e0 	.word	0x200010e0

0800bf1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b08a      	sub	sp, #40	@ 0x28
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bf24:	2300      	movs	r3, #0
 800bf26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bf28:	f7fe fef6 	bl	800ad18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bf2c:	4b5c      	ldr	r3, [pc, #368]	@ (800c0a0 <pvPortMalloc+0x184>)
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d101      	bne.n	800bf38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bf34:	f000 f924 	bl	800c180 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bf38:	4b5a      	ldr	r3, [pc, #360]	@ (800c0a4 <pvPortMalloc+0x188>)
 800bf3a:	681a      	ldr	r2, [r3, #0]
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	4013      	ands	r3, r2
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	f040 8095 	bne.w	800c070 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d01e      	beq.n	800bf8a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800bf4c:	2208      	movs	r2, #8
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	4413      	add	r3, r2
 800bf52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	f003 0307 	and.w	r3, r3, #7
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d015      	beq.n	800bf8a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	f023 0307 	bic.w	r3, r3, #7
 800bf64:	3308      	adds	r3, #8
 800bf66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	f003 0307 	and.w	r3, r3, #7
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d00b      	beq.n	800bf8a <pvPortMalloc+0x6e>
	__asm volatile
 800bf72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf76:	f383 8811 	msr	BASEPRI, r3
 800bf7a:	f3bf 8f6f 	isb	sy
 800bf7e:	f3bf 8f4f 	dsb	sy
 800bf82:	617b      	str	r3, [r7, #20]
}
 800bf84:	bf00      	nop
 800bf86:	bf00      	nop
 800bf88:	e7fd      	b.n	800bf86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d06f      	beq.n	800c070 <pvPortMalloc+0x154>
 800bf90:	4b45      	ldr	r3, [pc, #276]	@ (800c0a8 <pvPortMalloc+0x18c>)
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	687a      	ldr	r2, [r7, #4]
 800bf96:	429a      	cmp	r2, r3
 800bf98:	d86a      	bhi.n	800c070 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bf9a:	4b44      	ldr	r3, [pc, #272]	@ (800c0ac <pvPortMalloc+0x190>)
 800bf9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bf9e:	4b43      	ldr	r3, [pc, #268]	@ (800c0ac <pvPortMalloc+0x190>)
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bfa4:	e004      	b.n	800bfb0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800bfa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfa8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bfaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bfb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfb2:	685b      	ldr	r3, [r3, #4]
 800bfb4:	687a      	ldr	r2, [r7, #4]
 800bfb6:	429a      	cmp	r2, r3
 800bfb8:	d903      	bls.n	800bfc2 <pvPortMalloc+0xa6>
 800bfba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d1f1      	bne.n	800bfa6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bfc2:	4b37      	ldr	r3, [pc, #220]	@ (800c0a0 <pvPortMalloc+0x184>)
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bfc8:	429a      	cmp	r2, r3
 800bfca:	d051      	beq.n	800c070 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bfcc:	6a3b      	ldr	r3, [r7, #32]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	2208      	movs	r2, #8
 800bfd2:	4413      	add	r3, r2
 800bfd4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bfd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfd8:	681a      	ldr	r2, [r3, #0]
 800bfda:	6a3b      	ldr	r3, [r7, #32]
 800bfdc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bfde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfe0:	685a      	ldr	r2, [r3, #4]
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	1ad2      	subs	r2, r2, r3
 800bfe6:	2308      	movs	r3, #8
 800bfe8:	005b      	lsls	r3, r3, #1
 800bfea:	429a      	cmp	r2, r3
 800bfec:	d920      	bls.n	800c030 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bfee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	4413      	add	r3, r2
 800bff4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bff6:	69bb      	ldr	r3, [r7, #24]
 800bff8:	f003 0307 	and.w	r3, r3, #7
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d00b      	beq.n	800c018 <pvPortMalloc+0xfc>
	__asm volatile
 800c000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c004:	f383 8811 	msr	BASEPRI, r3
 800c008:	f3bf 8f6f 	isb	sy
 800c00c:	f3bf 8f4f 	dsb	sy
 800c010:	613b      	str	r3, [r7, #16]
}
 800c012:	bf00      	nop
 800c014:	bf00      	nop
 800c016:	e7fd      	b.n	800c014 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c01a:	685a      	ldr	r2, [r3, #4]
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	1ad2      	subs	r2, r2, r3
 800c020:	69bb      	ldr	r3, [r7, #24]
 800c022:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c026:	687a      	ldr	r2, [r7, #4]
 800c028:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c02a:	69b8      	ldr	r0, [r7, #24]
 800c02c:	f000 f90a 	bl	800c244 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c030:	4b1d      	ldr	r3, [pc, #116]	@ (800c0a8 <pvPortMalloc+0x18c>)
 800c032:	681a      	ldr	r2, [r3, #0]
 800c034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c036:	685b      	ldr	r3, [r3, #4]
 800c038:	1ad3      	subs	r3, r2, r3
 800c03a:	4a1b      	ldr	r2, [pc, #108]	@ (800c0a8 <pvPortMalloc+0x18c>)
 800c03c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c03e:	4b1a      	ldr	r3, [pc, #104]	@ (800c0a8 <pvPortMalloc+0x18c>)
 800c040:	681a      	ldr	r2, [r3, #0]
 800c042:	4b1b      	ldr	r3, [pc, #108]	@ (800c0b0 <pvPortMalloc+0x194>)
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	429a      	cmp	r2, r3
 800c048:	d203      	bcs.n	800c052 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c04a:	4b17      	ldr	r3, [pc, #92]	@ (800c0a8 <pvPortMalloc+0x18c>)
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	4a18      	ldr	r2, [pc, #96]	@ (800c0b0 <pvPortMalloc+0x194>)
 800c050:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c054:	685a      	ldr	r2, [r3, #4]
 800c056:	4b13      	ldr	r3, [pc, #76]	@ (800c0a4 <pvPortMalloc+0x188>)
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	431a      	orrs	r2, r3
 800c05c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c05e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c062:	2200      	movs	r2, #0
 800c064:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c066:	4b13      	ldr	r3, [pc, #76]	@ (800c0b4 <pvPortMalloc+0x198>)
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	3301      	adds	r3, #1
 800c06c:	4a11      	ldr	r2, [pc, #68]	@ (800c0b4 <pvPortMalloc+0x198>)
 800c06e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c070:	f7fe fe60 	bl	800ad34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c074:	69fb      	ldr	r3, [r7, #28]
 800c076:	f003 0307 	and.w	r3, r3, #7
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d00b      	beq.n	800c096 <pvPortMalloc+0x17a>
	__asm volatile
 800c07e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c082:	f383 8811 	msr	BASEPRI, r3
 800c086:	f3bf 8f6f 	isb	sy
 800c08a:	f3bf 8f4f 	dsb	sy
 800c08e:	60fb      	str	r3, [r7, #12]
}
 800c090:	bf00      	nop
 800c092:	bf00      	nop
 800c094:	e7fd      	b.n	800c092 <pvPortMalloc+0x176>
	return pvReturn;
 800c096:	69fb      	ldr	r3, [r7, #28]
}
 800c098:	4618      	mov	r0, r3
 800c09a:	3728      	adds	r7, #40	@ 0x28
 800c09c:	46bd      	mov	sp, r7
 800c09e:	bd80      	pop	{r7, pc}
 800c0a0:	20005f0c 	.word	0x20005f0c
 800c0a4:	20005f20 	.word	0x20005f20
 800c0a8:	20005f10 	.word	0x20005f10
 800c0ac:	20005f04 	.word	0x20005f04
 800c0b0:	20005f14 	.word	0x20005f14
 800c0b4:	20005f18 	.word	0x20005f18

0800c0b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c0b8:	b580      	push	{r7, lr}
 800c0ba:	b086      	sub	sp, #24
 800c0bc:	af00      	add	r7, sp, #0
 800c0be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d04f      	beq.n	800c16a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c0ca:	2308      	movs	r3, #8
 800c0cc:	425b      	negs	r3, r3
 800c0ce:	697a      	ldr	r2, [r7, #20]
 800c0d0:	4413      	add	r3, r2
 800c0d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c0d4:	697b      	ldr	r3, [r7, #20]
 800c0d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c0d8:	693b      	ldr	r3, [r7, #16]
 800c0da:	685a      	ldr	r2, [r3, #4]
 800c0dc:	4b25      	ldr	r3, [pc, #148]	@ (800c174 <vPortFree+0xbc>)
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	4013      	ands	r3, r2
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d10b      	bne.n	800c0fe <vPortFree+0x46>
	__asm volatile
 800c0e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0ea:	f383 8811 	msr	BASEPRI, r3
 800c0ee:	f3bf 8f6f 	isb	sy
 800c0f2:	f3bf 8f4f 	dsb	sy
 800c0f6:	60fb      	str	r3, [r7, #12]
}
 800c0f8:	bf00      	nop
 800c0fa:	bf00      	nop
 800c0fc:	e7fd      	b.n	800c0fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c0fe:	693b      	ldr	r3, [r7, #16]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	2b00      	cmp	r3, #0
 800c104:	d00b      	beq.n	800c11e <vPortFree+0x66>
	__asm volatile
 800c106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c10a:	f383 8811 	msr	BASEPRI, r3
 800c10e:	f3bf 8f6f 	isb	sy
 800c112:	f3bf 8f4f 	dsb	sy
 800c116:	60bb      	str	r3, [r7, #8]
}
 800c118:	bf00      	nop
 800c11a:	bf00      	nop
 800c11c:	e7fd      	b.n	800c11a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c11e:	693b      	ldr	r3, [r7, #16]
 800c120:	685a      	ldr	r2, [r3, #4]
 800c122:	4b14      	ldr	r3, [pc, #80]	@ (800c174 <vPortFree+0xbc>)
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	4013      	ands	r3, r2
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d01e      	beq.n	800c16a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c12c:	693b      	ldr	r3, [r7, #16]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d11a      	bne.n	800c16a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c134:	693b      	ldr	r3, [r7, #16]
 800c136:	685a      	ldr	r2, [r3, #4]
 800c138:	4b0e      	ldr	r3, [pc, #56]	@ (800c174 <vPortFree+0xbc>)
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	43db      	mvns	r3, r3
 800c13e:	401a      	ands	r2, r3
 800c140:	693b      	ldr	r3, [r7, #16]
 800c142:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c144:	f7fe fde8 	bl	800ad18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c148:	693b      	ldr	r3, [r7, #16]
 800c14a:	685a      	ldr	r2, [r3, #4]
 800c14c:	4b0a      	ldr	r3, [pc, #40]	@ (800c178 <vPortFree+0xc0>)
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	4413      	add	r3, r2
 800c152:	4a09      	ldr	r2, [pc, #36]	@ (800c178 <vPortFree+0xc0>)
 800c154:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c156:	6938      	ldr	r0, [r7, #16]
 800c158:	f000 f874 	bl	800c244 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c15c:	4b07      	ldr	r3, [pc, #28]	@ (800c17c <vPortFree+0xc4>)
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	3301      	adds	r3, #1
 800c162:	4a06      	ldr	r2, [pc, #24]	@ (800c17c <vPortFree+0xc4>)
 800c164:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c166:	f7fe fde5 	bl	800ad34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c16a:	bf00      	nop
 800c16c:	3718      	adds	r7, #24
 800c16e:	46bd      	mov	sp, r7
 800c170:	bd80      	pop	{r7, pc}
 800c172:	bf00      	nop
 800c174:	20005f20 	.word	0x20005f20
 800c178:	20005f10 	.word	0x20005f10
 800c17c:	20005f1c 	.word	0x20005f1c

0800c180 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c180:	b480      	push	{r7}
 800c182:	b085      	sub	sp, #20
 800c184:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c186:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800c18a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c18c:	4b27      	ldr	r3, [pc, #156]	@ (800c22c <prvHeapInit+0xac>)
 800c18e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	f003 0307 	and.w	r3, r3, #7
 800c196:	2b00      	cmp	r3, #0
 800c198:	d00c      	beq.n	800c1b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	3307      	adds	r3, #7
 800c19e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	f023 0307 	bic.w	r3, r3, #7
 800c1a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c1a8:	68ba      	ldr	r2, [r7, #8]
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	1ad3      	subs	r3, r2, r3
 800c1ae:	4a1f      	ldr	r2, [pc, #124]	@ (800c22c <prvHeapInit+0xac>)
 800c1b0:	4413      	add	r3, r2
 800c1b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c1b8:	4a1d      	ldr	r2, [pc, #116]	@ (800c230 <prvHeapInit+0xb0>)
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c1be:	4b1c      	ldr	r3, [pc, #112]	@ (800c230 <prvHeapInit+0xb0>)
 800c1c0:	2200      	movs	r2, #0
 800c1c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	68ba      	ldr	r2, [r7, #8]
 800c1c8:	4413      	add	r3, r2
 800c1ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c1cc:	2208      	movs	r2, #8
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	1a9b      	subs	r3, r3, r2
 800c1d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	f023 0307 	bic.w	r3, r3, #7
 800c1da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	4a15      	ldr	r2, [pc, #84]	@ (800c234 <prvHeapInit+0xb4>)
 800c1e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c1e2:	4b14      	ldr	r3, [pc, #80]	@ (800c234 <prvHeapInit+0xb4>)
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c1ea:	4b12      	ldr	r3, [pc, #72]	@ (800c234 <prvHeapInit+0xb4>)
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c1f6:	683b      	ldr	r3, [r7, #0]
 800c1f8:	68fa      	ldr	r2, [r7, #12]
 800c1fa:	1ad2      	subs	r2, r2, r3
 800c1fc:	683b      	ldr	r3, [r7, #0]
 800c1fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c200:	4b0c      	ldr	r3, [pc, #48]	@ (800c234 <prvHeapInit+0xb4>)
 800c202:	681a      	ldr	r2, [r3, #0]
 800c204:	683b      	ldr	r3, [r7, #0]
 800c206:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c208:	683b      	ldr	r3, [r7, #0]
 800c20a:	685b      	ldr	r3, [r3, #4]
 800c20c:	4a0a      	ldr	r2, [pc, #40]	@ (800c238 <prvHeapInit+0xb8>)
 800c20e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c210:	683b      	ldr	r3, [r7, #0]
 800c212:	685b      	ldr	r3, [r3, #4]
 800c214:	4a09      	ldr	r2, [pc, #36]	@ (800c23c <prvHeapInit+0xbc>)
 800c216:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c218:	4b09      	ldr	r3, [pc, #36]	@ (800c240 <prvHeapInit+0xc0>)
 800c21a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c21e:	601a      	str	r2, [r3, #0]
}
 800c220:	bf00      	nop
 800c222:	3714      	adds	r7, #20
 800c224:	46bd      	mov	sp, r7
 800c226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c22a:	4770      	bx	lr
 800c22c:	200010e4 	.word	0x200010e4
 800c230:	20005f04 	.word	0x20005f04
 800c234:	20005f0c 	.word	0x20005f0c
 800c238:	20005f14 	.word	0x20005f14
 800c23c:	20005f10 	.word	0x20005f10
 800c240:	20005f20 	.word	0x20005f20

0800c244 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c244:	b480      	push	{r7}
 800c246:	b085      	sub	sp, #20
 800c248:	af00      	add	r7, sp, #0
 800c24a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c24c:	4b28      	ldr	r3, [pc, #160]	@ (800c2f0 <prvInsertBlockIntoFreeList+0xac>)
 800c24e:	60fb      	str	r3, [r7, #12]
 800c250:	e002      	b.n	800c258 <prvInsertBlockIntoFreeList+0x14>
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	60fb      	str	r3, [r7, #12]
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	687a      	ldr	r2, [r7, #4]
 800c25e:	429a      	cmp	r2, r3
 800c260:	d8f7      	bhi.n	800c252 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	685b      	ldr	r3, [r3, #4]
 800c26a:	68ba      	ldr	r2, [r7, #8]
 800c26c:	4413      	add	r3, r2
 800c26e:	687a      	ldr	r2, [r7, #4]
 800c270:	429a      	cmp	r2, r3
 800c272:	d108      	bne.n	800c286 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	685a      	ldr	r2, [r3, #4]
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	685b      	ldr	r3, [r3, #4]
 800c27c:	441a      	add	r2, r3
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	685b      	ldr	r3, [r3, #4]
 800c28e:	68ba      	ldr	r2, [r7, #8]
 800c290:	441a      	add	r2, r3
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	429a      	cmp	r2, r3
 800c298:	d118      	bne.n	800c2cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	681a      	ldr	r2, [r3, #0]
 800c29e:	4b15      	ldr	r3, [pc, #84]	@ (800c2f4 <prvInsertBlockIntoFreeList+0xb0>)
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	429a      	cmp	r2, r3
 800c2a4:	d00d      	beq.n	800c2c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	685a      	ldr	r2, [r3, #4]
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	685b      	ldr	r3, [r3, #4]
 800c2b0:	441a      	add	r2, r3
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	681a      	ldr	r2, [r3, #0]
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	601a      	str	r2, [r3, #0]
 800c2c0:	e008      	b.n	800c2d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c2c2:	4b0c      	ldr	r3, [pc, #48]	@ (800c2f4 <prvInsertBlockIntoFreeList+0xb0>)
 800c2c4:	681a      	ldr	r2, [r3, #0]
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	601a      	str	r2, [r3, #0]
 800c2ca:	e003      	b.n	800c2d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	681a      	ldr	r2, [r3, #0]
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c2d4:	68fa      	ldr	r2, [r7, #12]
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	429a      	cmp	r2, r3
 800c2da:	d002      	beq.n	800c2e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	687a      	ldr	r2, [r7, #4]
 800c2e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c2e2:	bf00      	nop
 800c2e4:	3714      	adds	r7, #20
 800c2e6:	46bd      	mov	sp, r7
 800c2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ec:	4770      	bx	lr
 800c2ee:	bf00      	nop
 800c2f0:	20005f04 	.word	0x20005f04
 800c2f4:	20005f0c 	.word	0x20005f0c

0800c2f8 <__cvt>:
 800c2f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c2fc:	ec57 6b10 	vmov	r6, r7, d0
 800c300:	2f00      	cmp	r7, #0
 800c302:	460c      	mov	r4, r1
 800c304:	4619      	mov	r1, r3
 800c306:	463b      	mov	r3, r7
 800c308:	bfbb      	ittet	lt
 800c30a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c30e:	461f      	movlt	r7, r3
 800c310:	2300      	movge	r3, #0
 800c312:	232d      	movlt	r3, #45	@ 0x2d
 800c314:	700b      	strb	r3, [r1, #0]
 800c316:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c318:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c31c:	4691      	mov	r9, r2
 800c31e:	f023 0820 	bic.w	r8, r3, #32
 800c322:	bfbc      	itt	lt
 800c324:	4632      	movlt	r2, r6
 800c326:	4616      	movlt	r6, r2
 800c328:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c32c:	d005      	beq.n	800c33a <__cvt+0x42>
 800c32e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c332:	d100      	bne.n	800c336 <__cvt+0x3e>
 800c334:	3401      	adds	r4, #1
 800c336:	2102      	movs	r1, #2
 800c338:	e000      	b.n	800c33c <__cvt+0x44>
 800c33a:	2103      	movs	r1, #3
 800c33c:	ab03      	add	r3, sp, #12
 800c33e:	9301      	str	r3, [sp, #4]
 800c340:	ab02      	add	r3, sp, #8
 800c342:	9300      	str	r3, [sp, #0]
 800c344:	ec47 6b10 	vmov	d0, r6, r7
 800c348:	4653      	mov	r3, sl
 800c34a:	4622      	mov	r2, r4
 800c34c:	f001 f9f0 	bl	800d730 <_dtoa_r>
 800c350:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c354:	4605      	mov	r5, r0
 800c356:	d119      	bne.n	800c38c <__cvt+0x94>
 800c358:	f019 0f01 	tst.w	r9, #1
 800c35c:	d00e      	beq.n	800c37c <__cvt+0x84>
 800c35e:	eb00 0904 	add.w	r9, r0, r4
 800c362:	2200      	movs	r2, #0
 800c364:	2300      	movs	r3, #0
 800c366:	4630      	mov	r0, r6
 800c368:	4639      	mov	r1, r7
 800c36a:	f7f4 fbd5 	bl	8000b18 <__aeabi_dcmpeq>
 800c36e:	b108      	cbz	r0, 800c374 <__cvt+0x7c>
 800c370:	f8cd 900c 	str.w	r9, [sp, #12]
 800c374:	2230      	movs	r2, #48	@ 0x30
 800c376:	9b03      	ldr	r3, [sp, #12]
 800c378:	454b      	cmp	r3, r9
 800c37a:	d31e      	bcc.n	800c3ba <__cvt+0xc2>
 800c37c:	9b03      	ldr	r3, [sp, #12]
 800c37e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c380:	1b5b      	subs	r3, r3, r5
 800c382:	4628      	mov	r0, r5
 800c384:	6013      	str	r3, [r2, #0]
 800c386:	b004      	add	sp, #16
 800c388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c38c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c390:	eb00 0904 	add.w	r9, r0, r4
 800c394:	d1e5      	bne.n	800c362 <__cvt+0x6a>
 800c396:	7803      	ldrb	r3, [r0, #0]
 800c398:	2b30      	cmp	r3, #48	@ 0x30
 800c39a:	d10a      	bne.n	800c3b2 <__cvt+0xba>
 800c39c:	2200      	movs	r2, #0
 800c39e:	2300      	movs	r3, #0
 800c3a0:	4630      	mov	r0, r6
 800c3a2:	4639      	mov	r1, r7
 800c3a4:	f7f4 fbb8 	bl	8000b18 <__aeabi_dcmpeq>
 800c3a8:	b918      	cbnz	r0, 800c3b2 <__cvt+0xba>
 800c3aa:	f1c4 0401 	rsb	r4, r4, #1
 800c3ae:	f8ca 4000 	str.w	r4, [sl]
 800c3b2:	f8da 3000 	ldr.w	r3, [sl]
 800c3b6:	4499      	add	r9, r3
 800c3b8:	e7d3      	b.n	800c362 <__cvt+0x6a>
 800c3ba:	1c59      	adds	r1, r3, #1
 800c3bc:	9103      	str	r1, [sp, #12]
 800c3be:	701a      	strb	r2, [r3, #0]
 800c3c0:	e7d9      	b.n	800c376 <__cvt+0x7e>

0800c3c2 <__exponent>:
 800c3c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c3c4:	2900      	cmp	r1, #0
 800c3c6:	bfba      	itte	lt
 800c3c8:	4249      	neglt	r1, r1
 800c3ca:	232d      	movlt	r3, #45	@ 0x2d
 800c3cc:	232b      	movge	r3, #43	@ 0x2b
 800c3ce:	2909      	cmp	r1, #9
 800c3d0:	7002      	strb	r2, [r0, #0]
 800c3d2:	7043      	strb	r3, [r0, #1]
 800c3d4:	dd29      	ble.n	800c42a <__exponent+0x68>
 800c3d6:	f10d 0307 	add.w	r3, sp, #7
 800c3da:	461d      	mov	r5, r3
 800c3dc:	270a      	movs	r7, #10
 800c3de:	461a      	mov	r2, r3
 800c3e0:	fbb1 f6f7 	udiv	r6, r1, r7
 800c3e4:	fb07 1416 	mls	r4, r7, r6, r1
 800c3e8:	3430      	adds	r4, #48	@ 0x30
 800c3ea:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c3ee:	460c      	mov	r4, r1
 800c3f0:	2c63      	cmp	r4, #99	@ 0x63
 800c3f2:	f103 33ff 	add.w	r3, r3, #4294967295
 800c3f6:	4631      	mov	r1, r6
 800c3f8:	dcf1      	bgt.n	800c3de <__exponent+0x1c>
 800c3fa:	3130      	adds	r1, #48	@ 0x30
 800c3fc:	1e94      	subs	r4, r2, #2
 800c3fe:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c402:	1c41      	adds	r1, r0, #1
 800c404:	4623      	mov	r3, r4
 800c406:	42ab      	cmp	r3, r5
 800c408:	d30a      	bcc.n	800c420 <__exponent+0x5e>
 800c40a:	f10d 0309 	add.w	r3, sp, #9
 800c40e:	1a9b      	subs	r3, r3, r2
 800c410:	42ac      	cmp	r4, r5
 800c412:	bf88      	it	hi
 800c414:	2300      	movhi	r3, #0
 800c416:	3302      	adds	r3, #2
 800c418:	4403      	add	r3, r0
 800c41a:	1a18      	subs	r0, r3, r0
 800c41c:	b003      	add	sp, #12
 800c41e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c420:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c424:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c428:	e7ed      	b.n	800c406 <__exponent+0x44>
 800c42a:	2330      	movs	r3, #48	@ 0x30
 800c42c:	3130      	adds	r1, #48	@ 0x30
 800c42e:	7083      	strb	r3, [r0, #2]
 800c430:	70c1      	strb	r1, [r0, #3]
 800c432:	1d03      	adds	r3, r0, #4
 800c434:	e7f1      	b.n	800c41a <__exponent+0x58>
	...

0800c438 <_printf_float>:
 800c438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c43c:	b08d      	sub	sp, #52	@ 0x34
 800c43e:	460c      	mov	r4, r1
 800c440:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c444:	4616      	mov	r6, r2
 800c446:	461f      	mov	r7, r3
 800c448:	4605      	mov	r5, r0
 800c44a:	f000 ffff 	bl	800d44c <_localeconv_r>
 800c44e:	6803      	ldr	r3, [r0, #0]
 800c450:	9304      	str	r3, [sp, #16]
 800c452:	4618      	mov	r0, r3
 800c454:	f7f3 ff34 	bl	80002c0 <strlen>
 800c458:	2300      	movs	r3, #0
 800c45a:	930a      	str	r3, [sp, #40]	@ 0x28
 800c45c:	f8d8 3000 	ldr.w	r3, [r8]
 800c460:	9005      	str	r0, [sp, #20]
 800c462:	3307      	adds	r3, #7
 800c464:	f023 0307 	bic.w	r3, r3, #7
 800c468:	f103 0208 	add.w	r2, r3, #8
 800c46c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c470:	f8d4 b000 	ldr.w	fp, [r4]
 800c474:	f8c8 2000 	str.w	r2, [r8]
 800c478:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c47c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c480:	9307      	str	r3, [sp, #28]
 800c482:	f8cd 8018 	str.w	r8, [sp, #24]
 800c486:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c48a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c48e:	4b9c      	ldr	r3, [pc, #624]	@ (800c700 <_printf_float+0x2c8>)
 800c490:	f04f 32ff 	mov.w	r2, #4294967295
 800c494:	f7f4 fb72 	bl	8000b7c <__aeabi_dcmpun>
 800c498:	bb70      	cbnz	r0, 800c4f8 <_printf_float+0xc0>
 800c49a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c49e:	4b98      	ldr	r3, [pc, #608]	@ (800c700 <_printf_float+0x2c8>)
 800c4a0:	f04f 32ff 	mov.w	r2, #4294967295
 800c4a4:	f7f4 fb4c 	bl	8000b40 <__aeabi_dcmple>
 800c4a8:	bb30      	cbnz	r0, 800c4f8 <_printf_float+0xc0>
 800c4aa:	2200      	movs	r2, #0
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	4640      	mov	r0, r8
 800c4b0:	4649      	mov	r1, r9
 800c4b2:	f7f4 fb3b 	bl	8000b2c <__aeabi_dcmplt>
 800c4b6:	b110      	cbz	r0, 800c4be <_printf_float+0x86>
 800c4b8:	232d      	movs	r3, #45	@ 0x2d
 800c4ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c4be:	4a91      	ldr	r2, [pc, #580]	@ (800c704 <_printf_float+0x2cc>)
 800c4c0:	4b91      	ldr	r3, [pc, #580]	@ (800c708 <_printf_float+0x2d0>)
 800c4c2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c4c6:	bf8c      	ite	hi
 800c4c8:	4690      	movhi	r8, r2
 800c4ca:	4698      	movls	r8, r3
 800c4cc:	2303      	movs	r3, #3
 800c4ce:	6123      	str	r3, [r4, #16]
 800c4d0:	f02b 0304 	bic.w	r3, fp, #4
 800c4d4:	6023      	str	r3, [r4, #0]
 800c4d6:	f04f 0900 	mov.w	r9, #0
 800c4da:	9700      	str	r7, [sp, #0]
 800c4dc:	4633      	mov	r3, r6
 800c4de:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c4e0:	4621      	mov	r1, r4
 800c4e2:	4628      	mov	r0, r5
 800c4e4:	f000 f9d2 	bl	800c88c <_printf_common>
 800c4e8:	3001      	adds	r0, #1
 800c4ea:	f040 808d 	bne.w	800c608 <_printf_float+0x1d0>
 800c4ee:	f04f 30ff 	mov.w	r0, #4294967295
 800c4f2:	b00d      	add	sp, #52	@ 0x34
 800c4f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4f8:	4642      	mov	r2, r8
 800c4fa:	464b      	mov	r3, r9
 800c4fc:	4640      	mov	r0, r8
 800c4fe:	4649      	mov	r1, r9
 800c500:	f7f4 fb3c 	bl	8000b7c <__aeabi_dcmpun>
 800c504:	b140      	cbz	r0, 800c518 <_printf_float+0xe0>
 800c506:	464b      	mov	r3, r9
 800c508:	2b00      	cmp	r3, #0
 800c50a:	bfbc      	itt	lt
 800c50c:	232d      	movlt	r3, #45	@ 0x2d
 800c50e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c512:	4a7e      	ldr	r2, [pc, #504]	@ (800c70c <_printf_float+0x2d4>)
 800c514:	4b7e      	ldr	r3, [pc, #504]	@ (800c710 <_printf_float+0x2d8>)
 800c516:	e7d4      	b.n	800c4c2 <_printf_float+0x8a>
 800c518:	6863      	ldr	r3, [r4, #4]
 800c51a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c51e:	9206      	str	r2, [sp, #24]
 800c520:	1c5a      	adds	r2, r3, #1
 800c522:	d13b      	bne.n	800c59c <_printf_float+0x164>
 800c524:	2306      	movs	r3, #6
 800c526:	6063      	str	r3, [r4, #4]
 800c528:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c52c:	2300      	movs	r3, #0
 800c52e:	6022      	str	r2, [r4, #0]
 800c530:	9303      	str	r3, [sp, #12]
 800c532:	ab0a      	add	r3, sp, #40	@ 0x28
 800c534:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c538:	ab09      	add	r3, sp, #36	@ 0x24
 800c53a:	9300      	str	r3, [sp, #0]
 800c53c:	6861      	ldr	r1, [r4, #4]
 800c53e:	ec49 8b10 	vmov	d0, r8, r9
 800c542:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c546:	4628      	mov	r0, r5
 800c548:	f7ff fed6 	bl	800c2f8 <__cvt>
 800c54c:	9b06      	ldr	r3, [sp, #24]
 800c54e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c550:	2b47      	cmp	r3, #71	@ 0x47
 800c552:	4680      	mov	r8, r0
 800c554:	d129      	bne.n	800c5aa <_printf_float+0x172>
 800c556:	1cc8      	adds	r0, r1, #3
 800c558:	db02      	blt.n	800c560 <_printf_float+0x128>
 800c55a:	6863      	ldr	r3, [r4, #4]
 800c55c:	4299      	cmp	r1, r3
 800c55e:	dd41      	ble.n	800c5e4 <_printf_float+0x1ac>
 800c560:	f1aa 0a02 	sub.w	sl, sl, #2
 800c564:	fa5f fa8a 	uxtb.w	sl, sl
 800c568:	3901      	subs	r1, #1
 800c56a:	4652      	mov	r2, sl
 800c56c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c570:	9109      	str	r1, [sp, #36]	@ 0x24
 800c572:	f7ff ff26 	bl	800c3c2 <__exponent>
 800c576:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c578:	1813      	adds	r3, r2, r0
 800c57a:	2a01      	cmp	r2, #1
 800c57c:	4681      	mov	r9, r0
 800c57e:	6123      	str	r3, [r4, #16]
 800c580:	dc02      	bgt.n	800c588 <_printf_float+0x150>
 800c582:	6822      	ldr	r2, [r4, #0]
 800c584:	07d2      	lsls	r2, r2, #31
 800c586:	d501      	bpl.n	800c58c <_printf_float+0x154>
 800c588:	3301      	adds	r3, #1
 800c58a:	6123      	str	r3, [r4, #16]
 800c58c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c590:	2b00      	cmp	r3, #0
 800c592:	d0a2      	beq.n	800c4da <_printf_float+0xa2>
 800c594:	232d      	movs	r3, #45	@ 0x2d
 800c596:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c59a:	e79e      	b.n	800c4da <_printf_float+0xa2>
 800c59c:	9a06      	ldr	r2, [sp, #24]
 800c59e:	2a47      	cmp	r2, #71	@ 0x47
 800c5a0:	d1c2      	bne.n	800c528 <_printf_float+0xf0>
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d1c0      	bne.n	800c528 <_printf_float+0xf0>
 800c5a6:	2301      	movs	r3, #1
 800c5a8:	e7bd      	b.n	800c526 <_printf_float+0xee>
 800c5aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c5ae:	d9db      	bls.n	800c568 <_printf_float+0x130>
 800c5b0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c5b4:	d118      	bne.n	800c5e8 <_printf_float+0x1b0>
 800c5b6:	2900      	cmp	r1, #0
 800c5b8:	6863      	ldr	r3, [r4, #4]
 800c5ba:	dd0b      	ble.n	800c5d4 <_printf_float+0x19c>
 800c5bc:	6121      	str	r1, [r4, #16]
 800c5be:	b913      	cbnz	r3, 800c5c6 <_printf_float+0x18e>
 800c5c0:	6822      	ldr	r2, [r4, #0]
 800c5c2:	07d0      	lsls	r0, r2, #31
 800c5c4:	d502      	bpl.n	800c5cc <_printf_float+0x194>
 800c5c6:	3301      	adds	r3, #1
 800c5c8:	440b      	add	r3, r1
 800c5ca:	6123      	str	r3, [r4, #16]
 800c5cc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c5ce:	f04f 0900 	mov.w	r9, #0
 800c5d2:	e7db      	b.n	800c58c <_printf_float+0x154>
 800c5d4:	b913      	cbnz	r3, 800c5dc <_printf_float+0x1a4>
 800c5d6:	6822      	ldr	r2, [r4, #0]
 800c5d8:	07d2      	lsls	r2, r2, #31
 800c5da:	d501      	bpl.n	800c5e0 <_printf_float+0x1a8>
 800c5dc:	3302      	adds	r3, #2
 800c5de:	e7f4      	b.n	800c5ca <_printf_float+0x192>
 800c5e0:	2301      	movs	r3, #1
 800c5e2:	e7f2      	b.n	800c5ca <_printf_float+0x192>
 800c5e4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c5e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c5ea:	4299      	cmp	r1, r3
 800c5ec:	db05      	blt.n	800c5fa <_printf_float+0x1c2>
 800c5ee:	6823      	ldr	r3, [r4, #0]
 800c5f0:	6121      	str	r1, [r4, #16]
 800c5f2:	07d8      	lsls	r0, r3, #31
 800c5f4:	d5ea      	bpl.n	800c5cc <_printf_float+0x194>
 800c5f6:	1c4b      	adds	r3, r1, #1
 800c5f8:	e7e7      	b.n	800c5ca <_printf_float+0x192>
 800c5fa:	2900      	cmp	r1, #0
 800c5fc:	bfd4      	ite	le
 800c5fe:	f1c1 0202 	rsble	r2, r1, #2
 800c602:	2201      	movgt	r2, #1
 800c604:	4413      	add	r3, r2
 800c606:	e7e0      	b.n	800c5ca <_printf_float+0x192>
 800c608:	6823      	ldr	r3, [r4, #0]
 800c60a:	055a      	lsls	r2, r3, #21
 800c60c:	d407      	bmi.n	800c61e <_printf_float+0x1e6>
 800c60e:	6923      	ldr	r3, [r4, #16]
 800c610:	4642      	mov	r2, r8
 800c612:	4631      	mov	r1, r6
 800c614:	4628      	mov	r0, r5
 800c616:	47b8      	blx	r7
 800c618:	3001      	adds	r0, #1
 800c61a:	d12b      	bne.n	800c674 <_printf_float+0x23c>
 800c61c:	e767      	b.n	800c4ee <_printf_float+0xb6>
 800c61e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c622:	f240 80dd 	bls.w	800c7e0 <_printf_float+0x3a8>
 800c626:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c62a:	2200      	movs	r2, #0
 800c62c:	2300      	movs	r3, #0
 800c62e:	f7f4 fa73 	bl	8000b18 <__aeabi_dcmpeq>
 800c632:	2800      	cmp	r0, #0
 800c634:	d033      	beq.n	800c69e <_printf_float+0x266>
 800c636:	4a37      	ldr	r2, [pc, #220]	@ (800c714 <_printf_float+0x2dc>)
 800c638:	2301      	movs	r3, #1
 800c63a:	4631      	mov	r1, r6
 800c63c:	4628      	mov	r0, r5
 800c63e:	47b8      	blx	r7
 800c640:	3001      	adds	r0, #1
 800c642:	f43f af54 	beq.w	800c4ee <_printf_float+0xb6>
 800c646:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c64a:	4543      	cmp	r3, r8
 800c64c:	db02      	blt.n	800c654 <_printf_float+0x21c>
 800c64e:	6823      	ldr	r3, [r4, #0]
 800c650:	07d8      	lsls	r0, r3, #31
 800c652:	d50f      	bpl.n	800c674 <_printf_float+0x23c>
 800c654:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c658:	4631      	mov	r1, r6
 800c65a:	4628      	mov	r0, r5
 800c65c:	47b8      	blx	r7
 800c65e:	3001      	adds	r0, #1
 800c660:	f43f af45 	beq.w	800c4ee <_printf_float+0xb6>
 800c664:	f04f 0900 	mov.w	r9, #0
 800c668:	f108 38ff 	add.w	r8, r8, #4294967295
 800c66c:	f104 0a1a 	add.w	sl, r4, #26
 800c670:	45c8      	cmp	r8, r9
 800c672:	dc09      	bgt.n	800c688 <_printf_float+0x250>
 800c674:	6823      	ldr	r3, [r4, #0]
 800c676:	079b      	lsls	r3, r3, #30
 800c678:	f100 8103 	bmi.w	800c882 <_printf_float+0x44a>
 800c67c:	68e0      	ldr	r0, [r4, #12]
 800c67e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c680:	4298      	cmp	r0, r3
 800c682:	bfb8      	it	lt
 800c684:	4618      	movlt	r0, r3
 800c686:	e734      	b.n	800c4f2 <_printf_float+0xba>
 800c688:	2301      	movs	r3, #1
 800c68a:	4652      	mov	r2, sl
 800c68c:	4631      	mov	r1, r6
 800c68e:	4628      	mov	r0, r5
 800c690:	47b8      	blx	r7
 800c692:	3001      	adds	r0, #1
 800c694:	f43f af2b 	beq.w	800c4ee <_printf_float+0xb6>
 800c698:	f109 0901 	add.w	r9, r9, #1
 800c69c:	e7e8      	b.n	800c670 <_printf_float+0x238>
 800c69e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	dc39      	bgt.n	800c718 <_printf_float+0x2e0>
 800c6a4:	4a1b      	ldr	r2, [pc, #108]	@ (800c714 <_printf_float+0x2dc>)
 800c6a6:	2301      	movs	r3, #1
 800c6a8:	4631      	mov	r1, r6
 800c6aa:	4628      	mov	r0, r5
 800c6ac:	47b8      	blx	r7
 800c6ae:	3001      	adds	r0, #1
 800c6b0:	f43f af1d 	beq.w	800c4ee <_printf_float+0xb6>
 800c6b4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c6b8:	ea59 0303 	orrs.w	r3, r9, r3
 800c6bc:	d102      	bne.n	800c6c4 <_printf_float+0x28c>
 800c6be:	6823      	ldr	r3, [r4, #0]
 800c6c0:	07d9      	lsls	r1, r3, #31
 800c6c2:	d5d7      	bpl.n	800c674 <_printf_float+0x23c>
 800c6c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c6c8:	4631      	mov	r1, r6
 800c6ca:	4628      	mov	r0, r5
 800c6cc:	47b8      	blx	r7
 800c6ce:	3001      	adds	r0, #1
 800c6d0:	f43f af0d 	beq.w	800c4ee <_printf_float+0xb6>
 800c6d4:	f04f 0a00 	mov.w	sl, #0
 800c6d8:	f104 0b1a 	add.w	fp, r4, #26
 800c6dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6de:	425b      	negs	r3, r3
 800c6e0:	4553      	cmp	r3, sl
 800c6e2:	dc01      	bgt.n	800c6e8 <_printf_float+0x2b0>
 800c6e4:	464b      	mov	r3, r9
 800c6e6:	e793      	b.n	800c610 <_printf_float+0x1d8>
 800c6e8:	2301      	movs	r3, #1
 800c6ea:	465a      	mov	r2, fp
 800c6ec:	4631      	mov	r1, r6
 800c6ee:	4628      	mov	r0, r5
 800c6f0:	47b8      	blx	r7
 800c6f2:	3001      	adds	r0, #1
 800c6f4:	f43f aefb 	beq.w	800c4ee <_printf_float+0xb6>
 800c6f8:	f10a 0a01 	add.w	sl, sl, #1
 800c6fc:	e7ee      	b.n	800c6dc <_printf_float+0x2a4>
 800c6fe:	bf00      	nop
 800c700:	7fefffff 	.word	0x7fefffff
 800c704:	08011c88 	.word	0x08011c88
 800c708:	08011c84 	.word	0x08011c84
 800c70c:	08011c90 	.word	0x08011c90
 800c710:	08011c8c 	.word	0x08011c8c
 800c714:	08011c94 	.word	0x08011c94
 800c718:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c71a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c71e:	4553      	cmp	r3, sl
 800c720:	bfa8      	it	ge
 800c722:	4653      	movge	r3, sl
 800c724:	2b00      	cmp	r3, #0
 800c726:	4699      	mov	r9, r3
 800c728:	dc36      	bgt.n	800c798 <_printf_float+0x360>
 800c72a:	f04f 0b00 	mov.w	fp, #0
 800c72e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c732:	f104 021a 	add.w	r2, r4, #26
 800c736:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c738:	9306      	str	r3, [sp, #24]
 800c73a:	eba3 0309 	sub.w	r3, r3, r9
 800c73e:	455b      	cmp	r3, fp
 800c740:	dc31      	bgt.n	800c7a6 <_printf_float+0x36e>
 800c742:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c744:	459a      	cmp	sl, r3
 800c746:	dc3a      	bgt.n	800c7be <_printf_float+0x386>
 800c748:	6823      	ldr	r3, [r4, #0]
 800c74a:	07da      	lsls	r2, r3, #31
 800c74c:	d437      	bmi.n	800c7be <_printf_float+0x386>
 800c74e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c750:	ebaa 0903 	sub.w	r9, sl, r3
 800c754:	9b06      	ldr	r3, [sp, #24]
 800c756:	ebaa 0303 	sub.w	r3, sl, r3
 800c75a:	4599      	cmp	r9, r3
 800c75c:	bfa8      	it	ge
 800c75e:	4699      	movge	r9, r3
 800c760:	f1b9 0f00 	cmp.w	r9, #0
 800c764:	dc33      	bgt.n	800c7ce <_printf_float+0x396>
 800c766:	f04f 0800 	mov.w	r8, #0
 800c76a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c76e:	f104 0b1a 	add.w	fp, r4, #26
 800c772:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c774:	ebaa 0303 	sub.w	r3, sl, r3
 800c778:	eba3 0309 	sub.w	r3, r3, r9
 800c77c:	4543      	cmp	r3, r8
 800c77e:	f77f af79 	ble.w	800c674 <_printf_float+0x23c>
 800c782:	2301      	movs	r3, #1
 800c784:	465a      	mov	r2, fp
 800c786:	4631      	mov	r1, r6
 800c788:	4628      	mov	r0, r5
 800c78a:	47b8      	blx	r7
 800c78c:	3001      	adds	r0, #1
 800c78e:	f43f aeae 	beq.w	800c4ee <_printf_float+0xb6>
 800c792:	f108 0801 	add.w	r8, r8, #1
 800c796:	e7ec      	b.n	800c772 <_printf_float+0x33a>
 800c798:	4642      	mov	r2, r8
 800c79a:	4631      	mov	r1, r6
 800c79c:	4628      	mov	r0, r5
 800c79e:	47b8      	blx	r7
 800c7a0:	3001      	adds	r0, #1
 800c7a2:	d1c2      	bne.n	800c72a <_printf_float+0x2f2>
 800c7a4:	e6a3      	b.n	800c4ee <_printf_float+0xb6>
 800c7a6:	2301      	movs	r3, #1
 800c7a8:	4631      	mov	r1, r6
 800c7aa:	4628      	mov	r0, r5
 800c7ac:	9206      	str	r2, [sp, #24]
 800c7ae:	47b8      	blx	r7
 800c7b0:	3001      	adds	r0, #1
 800c7b2:	f43f ae9c 	beq.w	800c4ee <_printf_float+0xb6>
 800c7b6:	9a06      	ldr	r2, [sp, #24]
 800c7b8:	f10b 0b01 	add.w	fp, fp, #1
 800c7bc:	e7bb      	b.n	800c736 <_printf_float+0x2fe>
 800c7be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c7c2:	4631      	mov	r1, r6
 800c7c4:	4628      	mov	r0, r5
 800c7c6:	47b8      	blx	r7
 800c7c8:	3001      	adds	r0, #1
 800c7ca:	d1c0      	bne.n	800c74e <_printf_float+0x316>
 800c7cc:	e68f      	b.n	800c4ee <_printf_float+0xb6>
 800c7ce:	9a06      	ldr	r2, [sp, #24]
 800c7d0:	464b      	mov	r3, r9
 800c7d2:	4442      	add	r2, r8
 800c7d4:	4631      	mov	r1, r6
 800c7d6:	4628      	mov	r0, r5
 800c7d8:	47b8      	blx	r7
 800c7da:	3001      	adds	r0, #1
 800c7dc:	d1c3      	bne.n	800c766 <_printf_float+0x32e>
 800c7de:	e686      	b.n	800c4ee <_printf_float+0xb6>
 800c7e0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c7e4:	f1ba 0f01 	cmp.w	sl, #1
 800c7e8:	dc01      	bgt.n	800c7ee <_printf_float+0x3b6>
 800c7ea:	07db      	lsls	r3, r3, #31
 800c7ec:	d536      	bpl.n	800c85c <_printf_float+0x424>
 800c7ee:	2301      	movs	r3, #1
 800c7f0:	4642      	mov	r2, r8
 800c7f2:	4631      	mov	r1, r6
 800c7f4:	4628      	mov	r0, r5
 800c7f6:	47b8      	blx	r7
 800c7f8:	3001      	adds	r0, #1
 800c7fa:	f43f ae78 	beq.w	800c4ee <_printf_float+0xb6>
 800c7fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c802:	4631      	mov	r1, r6
 800c804:	4628      	mov	r0, r5
 800c806:	47b8      	blx	r7
 800c808:	3001      	adds	r0, #1
 800c80a:	f43f ae70 	beq.w	800c4ee <_printf_float+0xb6>
 800c80e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c812:	2200      	movs	r2, #0
 800c814:	2300      	movs	r3, #0
 800c816:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c81a:	f7f4 f97d 	bl	8000b18 <__aeabi_dcmpeq>
 800c81e:	b9c0      	cbnz	r0, 800c852 <_printf_float+0x41a>
 800c820:	4653      	mov	r3, sl
 800c822:	f108 0201 	add.w	r2, r8, #1
 800c826:	4631      	mov	r1, r6
 800c828:	4628      	mov	r0, r5
 800c82a:	47b8      	blx	r7
 800c82c:	3001      	adds	r0, #1
 800c82e:	d10c      	bne.n	800c84a <_printf_float+0x412>
 800c830:	e65d      	b.n	800c4ee <_printf_float+0xb6>
 800c832:	2301      	movs	r3, #1
 800c834:	465a      	mov	r2, fp
 800c836:	4631      	mov	r1, r6
 800c838:	4628      	mov	r0, r5
 800c83a:	47b8      	blx	r7
 800c83c:	3001      	adds	r0, #1
 800c83e:	f43f ae56 	beq.w	800c4ee <_printf_float+0xb6>
 800c842:	f108 0801 	add.w	r8, r8, #1
 800c846:	45d0      	cmp	r8, sl
 800c848:	dbf3      	blt.n	800c832 <_printf_float+0x3fa>
 800c84a:	464b      	mov	r3, r9
 800c84c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c850:	e6df      	b.n	800c612 <_printf_float+0x1da>
 800c852:	f04f 0800 	mov.w	r8, #0
 800c856:	f104 0b1a 	add.w	fp, r4, #26
 800c85a:	e7f4      	b.n	800c846 <_printf_float+0x40e>
 800c85c:	2301      	movs	r3, #1
 800c85e:	4642      	mov	r2, r8
 800c860:	e7e1      	b.n	800c826 <_printf_float+0x3ee>
 800c862:	2301      	movs	r3, #1
 800c864:	464a      	mov	r2, r9
 800c866:	4631      	mov	r1, r6
 800c868:	4628      	mov	r0, r5
 800c86a:	47b8      	blx	r7
 800c86c:	3001      	adds	r0, #1
 800c86e:	f43f ae3e 	beq.w	800c4ee <_printf_float+0xb6>
 800c872:	f108 0801 	add.w	r8, r8, #1
 800c876:	68e3      	ldr	r3, [r4, #12]
 800c878:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c87a:	1a5b      	subs	r3, r3, r1
 800c87c:	4543      	cmp	r3, r8
 800c87e:	dcf0      	bgt.n	800c862 <_printf_float+0x42a>
 800c880:	e6fc      	b.n	800c67c <_printf_float+0x244>
 800c882:	f04f 0800 	mov.w	r8, #0
 800c886:	f104 0919 	add.w	r9, r4, #25
 800c88a:	e7f4      	b.n	800c876 <_printf_float+0x43e>

0800c88c <_printf_common>:
 800c88c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c890:	4616      	mov	r6, r2
 800c892:	4698      	mov	r8, r3
 800c894:	688a      	ldr	r2, [r1, #8]
 800c896:	690b      	ldr	r3, [r1, #16]
 800c898:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c89c:	4293      	cmp	r3, r2
 800c89e:	bfb8      	it	lt
 800c8a0:	4613      	movlt	r3, r2
 800c8a2:	6033      	str	r3, [r6, #0]
 800c8a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c8a8:	4607      	mov	r7, r0
 800c8aa:	460c      	mov	r4, r1
 800c8ac:	b10a      	cbz	r2, 800c8b2 <_printf_common+0x26>
 800c8ae:	3301      	adds	r3, #1
 800c8b0:	6033      	str	r3, [r6, #0]
 800c8b2:	6823      	ldr	r3, [r4, #0]
 800c8b4:	0699      	lsls	r1, r3, #26
 800c8b6:	bf42      	ittt	mi
 800c8b8:	6833      	ldrmi	r3, [r6, #0]
 800c8ba:	3302      	addmi	r3, #2
 800c8bc:	6033      	strmi	r3, [r6, #0]
 800c8be:	6825      	ldr	r5, [r4, #0]
 800c8c0:	f015 0506 	ands.w	r5, r5, #6
 800c8c4:	d106      	bne.n	800c8d4 <_printf_common+0x48>
 800c8c6:	f104 0a19 	add.w	sl, r4, #25
 800c8ca:	68e3      	ldr	r3, [r4, #12]
 800c8cc:	6832      	ldr	r2, [r6, #0]
 800c8ce:	1a9b      	subs	r3, r3, r2
 800c8d0:	42ab      	cmp	r3, r5
 800c8d2:	dc26      	bgt.n	800c922 <_printf_common+0x96>
 800c8d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c8d8:	6822      	ldr	r2, [r4, #0]
 800c8da:	3b00      	subs	r3, #0
 800c8dc:	bf18      	it	ne
 800c8de:	2301      	movne	r3, #1
 800c8e0:	0692      	lsls	r2, r2, #26
 800c8e2:	d42b      	bmi.n	800c93c <_printf_common+0xb0>
 800c8e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c8e8:	4641      	mov	r1, r8
 800c8ea:	4638      	mov	r0, r7
 800c8ec:	47c8      	blx	r9
 800c8ee:	3001      	adds	r0, #1
 800c8f0:	d01e      	beq.n	800c930 <_printf_common+0xa4>
 800c8f2:	6823      	ldr	r3, [r4, #0]
 800c8f4:	6922      	ldr	r2, [r4, #16]
 800c8f6:	f003 0306 	and.w	r3, r3, #6
 800c8fa:	2b04      	cmp	r3, #4
 800c8fc:	bf02      	ittt	eq
 800c8fe:	68e5      	ldreq	r5, [r4, #12]
 800c900:	6833      	ldreq	r3, [r6, #0]
 800c902:	1aed      	subeq	r5, r5, r3
 800c904:	68a3      	ldr	r3, [r4, #8]
 800c906:	bf0c      	ite	eq
 800c908:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c90c:	2500      	movne	r5, #0
 800c90e:	4293      	cmp	r3, r2
 800c910:	bfc4      	itt	gt
 800c912:	1a9b      	subgt	r3, r3, r2
 800c914:	18ed      	addgt	r5, r5, r3
 800c916:	2600      	movs	r6, #0
 800c918:	341a      	adds	r4, #26
 800c91a:	42b5      	cmp	r5, r6
 800c91c:	d11a      	bne.n	800c954 <_printf_common+0xc8>
 800c91e:	2000      	movs	r0, #0
 800c920:	e008      	b.n	800c934 <_printf_common+0xa8>
 800c922:	2301      	movs	r3, #1
 800c924:	4652      	mov	r2, sl
 800c926:	4641      	mov	r1, r8
 800c928:	4638      	mov	r0, r7
 800c92a:	47c8      	blx	r9
 800c92c:	3001      	adds	r0, #1
 800c92e:	d103      	bne.n	800c938 <_printf_common+0xac>
 800c930:	f04f 30ff 	mov.w	r0, #4294967295
 800c934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c938:	3501      	adds	r5, #1
 800c93a:	e7c6      	b.n	800c8ca <_printf_common+0x3e>
 800c93c:	18e1      	adds	r1, r4, r3
 800c93e:	1c5a      	adds	r2, r3, #1
 800c940:	2030      	movs	r0, #48	@ 0x30
 800c942:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c946:	4422      	add	r2, r4
 800c948:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c94c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c950:	3302      	adds	r3, #2
 800c952:	e7c7      	b.n	800c8e4 <_printf_common+0x58>
 800c954:	2301      	movs	r3, #1
 800c956:	4622      	mov	r2, r4
 800c958:	4641      	mov	r1, r8
 800c95a:	4638      	mov	r0, r7
 800c95c:	47c8      	blx	r9
 800c95e:	3001      	adds	r0, #1
 800c960:	d0e6      	beq.n	800c930 <_printf_common+0xa4>
 800c962:	3601      	adds	r6, #1
 800c964:	e7d9      	b.n	800c91a <_printf_common+0x8e>
	...

0800c968 <_printf_i>:
 800c968:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c96c:	7e0f      	ldrb	r7, [r1, #24]
 800c96e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c970:	2f78      	cmp	r7, #120	@ 0x78
 800c972:	4691      	mov	r9, r2
 800c974:	4680      	mov	r8, r0
 800c976:	460c      	mov	r4, r1
 800c978:	469a      	mov	sl, r3
 800c97a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c97e:	d807      	bhi.n	800c990 <_printf_i+0x28>
 800c980:	2f62      	cmp	r7, #98	@ 0x62
 800c982:	d80a      	bhi.n	800c99a <_printf_i+0x32>
 800c984:	2f00      	cmp	r7, #0
 800c986:	f000 80d1 	beq.w	800cb2c <_printf_i+0x1c4>
 800c98a:	2f58      	cmp	r7, #88	@ 0x58
 800c98c:	f000 80b8 	beq.w	800cb00 <_printf_i+0x198>
 800c990:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c994:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c998:	e03a      	b.n	800ca10 <_printf_i+0xa8>
 800c99a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c99e:	2b15      	cmp	r3, #21
 800c9a0:	d8f6      	bhi.n	800c990 <_printf_i+0x28>
 800c9a2:	a101      	add	r1, pc, #4	@ (adr r1, 800c9a8 <_printf_i+0x40>)
 800c9a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c9a8:	0800ca01 	.word	0x0800ca01
 800c9ac:	0800ca15 	.word	0x0800ca15
 800c9b0:	0800c991 	.word	0x0800c991
 800c9b4:	0800c991 	.word	0x0800c991
 800c9b8:	0800c991 	.word	0x0800c991
 800c9bc:	0800c991 	.word	0x0800c991
 800c9c0:	0800ca15 	.word	0x0800ca15
 800c9c4:	0800c991 	.word	0x0800c991
 800c9c8:	0800c991 	.word	0x0800c991
 800c9cc:	0800c991 	.word	0x0800c991
 800c9d0:	0800c991 	.word	0x0800c991
 800c9d4:	0800cb13 	.word	0x0800cb13
 800c9d8:	0800ca3f 	.word	0x0800ca3f
 800c9dc:	0800cacd 	.word	0x0800cacd
 800c9e0:	0800c991 	.word	0x0800c991
 800c9e4:	0800c991 	.word	0x0800c991
 800c9e8:	0800cb35 	.word	0x0800cb35
 800c9ec:	0800c991 	.word	0x0800c991
 800c9f0:	0800ca3f 	.word	0x0800ca3f
 800c9f4:	0800c991 	.word	0x0800c991
 800c9f8:	0800c991 	.word	0x0800c991
 800c9fc:	0800cad5 	.word	0x0800cad5
 800ca00:	6833      	ldr	r3, [r6, #0]
 800ca02:	1d1a      	adds	r2, r3, #4
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	6032      	str	r2, [r6, #0]
 800ca08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ca0c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ca10:	2301      	movs	r3, #1
 800ca12:	e09c      	b.n	800cb4e <_printf_i+0x1e6>
 800ca14:	6833      	ldr	r3, [r6, #0]
 800ca16:	6820      	ldr	r0, [r4, #0]
 800ca18:	1d19      	adds	r1, r3, #4
 800ca1a:	6031      	str	r1, [r6, #0]
 800ca1c:	0606      	lsls	r6, r0, #24
 800ca1e:	d501      	bpl.n	800ca24 <_printf_i+0xbc>
 800ca20:	681d      	ldr	r5, [r3, #0]
 800ca22:	e003      	b.n	800ca2c <_printf_i+0xc4>
 800ca24:	0645      	lsls	r5, r0, #25
 800ca26:	d5fb      	bpl.n	800ca20 <_printf_i+0xb8>
 800ca28:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ca2c:	2d00      	cmp	r5, #0
 800ca2e:	da03      	bge.n	800ca38 <_printf_i+0xd0>
 800ca30:	232d      	movs	r3, #45	@ 0x2d
 800ca32:	426d      	negs	r5, r5
 800ca34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ca38:	4858      	ldr	r0, [pc, #352]	@ (800cb9c <_printf_i+0x234>)
 800ca3a:	230a      	movs	r3, #10
 800ca3c:	e011      	b.n	800ca62 <_printf_i+0xfa>
 800ca3e:	6821      	ldr	r1, [r4, #0]
 800ca40:	6833      	ldr	r3, [r6, #0]
 800ca42:	0608      	lsls	r0, r1, #24
 800ca44:	f853 5b04 	ldr.w	r5, [r3], #4
 800ca48:	d402      	bmi.n	800ca50 <_printf_i+0xe8>
 800ca4a:	0649      	lsls	r1, r1, #25
 800ca4c:	bf48      	it	mi
 800ca4e:	b2ad      	uxthmi	r5, r5
 800ca50:	2f6f      	cmp	r7, #111	@ 0x6f
 800ca52:	4852      	ldr	r0, [pc, #328]	@ (800cb9c <_printf_i+0x234>)
 800ca54:	6033      	str	r3, [r6, #0]
 800ca56:	bf14      	ite	ne
 800ca58:	230a      	movne	r3, #10
 800ca5a:	2308      	moveq	r3, #8
 800ca5c:	2100      	movs	r1, #0
 800ca5e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ca62:	6866      	ldr	r6, [r4, #4]
 800ca64:	60a6      	str	r6, [r4, #8]
 800ca66:	2e00      	cmp	r6, #0
 800ca68:	db05      	blt.n	800ca76 <_printf_i+0x10e>
 800ca6a:	6821      	ldr	r1, [r4, #0]
 800ca6c:	432e      	orrs	r6, r5
 800ca6e:	f021 0104 	bic.w	r1, r1, #4
 800ca72:	6021      	str	r1, [r4, #0]
 800ca74:	d04b      	beq.n	800cb0e <_printf_i+0x1a6>
 800ca76:	4616      	mov	r6, r2
 800ca78:	fbb5 f1f3 	udiv	r1, r5, r3
 800ca7c:	fb03 5711 	mls	r7, r3, r1, r5
 800ca80:	5dc7      	ldrb	r7, [r0, r7]
 800ca82:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ca86:	462f      	mov	r7, r5
 800ca88:	42bb      	cmp	r3, r7
 800ca8a:	460d      	mov	r5, r1
 800ca8c:	d9f4      	bls.n	800ca78 <_printf_i+0x110>
 800ca8e:	2b08      	cmp	r3, #8
 800ca90:	d10b      	bne.n	800caaa <_printf_i+0x142>
 800ca92:	6823      	ldr	r3, [r4, #0]
 800ca94:	07df      	lsls	r7, r3, #31
 800ca96:	d508      	bpl.n	800caaa <_printf_i+0x142>
 800ca98:	6923      	ldr	r3, [r4, #16]
 800ca9a:	6861      	ldr	r1, [r4, #4]
 800ca9c:	4299      	cmp	r1, r3
 800ca9e:	bfde      	ittt	le
 800caa0:	2330      	movle	r3, #48	@ 0x30
 800caa2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800caa6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800caaa:	1b92      	subs	r2, r2, r6
 800caac:	6122      	str	r2, [r4, #16]
 800caae:	f8cd a000 	str.w	sl, [sp]
 800cab2:	464b      	mov	r3, r9
 800cab4:	aa03      	add	r2, sp, #12
 800cab6:	4621      	mov	r1, r4
 800cab8:	4640      	mov	r0, r8
 800caba:	f7ff fee7 	bl	800c88c <_printf_common>
 800cabe:	3001      	adds	r0, #1
 800cac0:	d14a      	bne.n	800cb58 <_printf_i+0x1f0>
 800cac2:	f04f 30ff 	mov.w	r0, #4294967295
 800cac6:	b004      	add	sp, #16
 800cac8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cacc:	6823      	ldr	r3, [r4, #0]
 800cace:	f043 0320 	orr.w	r3, r3, #32
 800cad2:	6023      	str	r3, [r4, #0]
 800cad4:	4832      	ldr	r0, [pc, #200]	@ (800cba0 <_printf_i+0x238>)
 800cad6:	2778      	movs	r7, #120	@ 0x78
 800cad8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cadc:	6823      	ldr	r3, [r4, #0]
 800cade:	6831      	ldr	r1, [r6, #0]
 800cae0:	061f      	lsls	r7, r3, #24
 800cae2:	f851 5b04 	ldr.w	r5, [r1], #4
 800cae6:	d402      	bmi.n	800caee <_printf_i+0x186>
 800cae8:	065f      	lsls	r7, r3, #25
 800caea:	bf48      	it	mi
 800caec:	b2ad      	uxthmi	r5, r5
 800caee:	6031      	str	r1, [r6, #0]
 800caf0:	07d9      	lsls	r1, r3, #31
 800caf2:	bf44      	itt	mi
 800caf4:	f043 0320 	orrmi.w	r3, r3, #32
 800caf8:	6023      	strmi	r3, [r4, #0]
 800cafa:	b11d      	cbz	r5, 800cb04 <_printf_i+0x19c>
 800cafc:	2310      	movs	r3, #16
 800cafe:	e7ad      	b.n	800ca5c <_printf_i+0xf4>
 800cb00:	4826      	ldr	r0, [pc, #152]	@ (800cb9c <_printf_i+0x234>)
 800cb02:	e7e9      	b.n	800cad8 <_printf_i+0x170>
 800cb04:	6823      	ldr	r3, [r4, #0]
 800cb06:	f023 0320 	bic.w	r3, r3, #32
 800cb0a:	6023      	str	r3, [r4, #0]
 800cb0c:	e7f6      	b.n	800cafc <_printf_i+0x194>
 800cb0e:	4616      	mov	r6, r2
 800cb10:	e7bd      	b.n	800ca8e <_printf_i+0x126>
 800cb12:	6833      	ldr	r3, [r6, #0]
 800cb14:	6825      	ldr	r5, [r4, #0]
 800cb16:	6961      	ldr	r1, [r4, #20]
 800cb18:	1d18      	adds	r0, r3, #4
 800cb1a:	6030      	str	r0, [r6, #0]
 800cb1c:	062e      	lsls	r6, r5, #24
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	d501      	bpl.n	800cb26 <_printf_i+0x1be>
 800cb22:	6019      	str	r1, [r3, #0]
 800cb24:	e002      	b.n	800cb2c <_printf_i+0x1c4>
 800cb26:	0668      	lsls	r0, r5, #25
 800cb28:	d5fb      	bpl.n	800cb22 <_printf_i+0x1ba>
 800cb2a:	8019      	strh	r1, [r3, #0]
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	6123      	str	r3, [r4, #16]
 800cb30:	4616      	mov	r6, r2
 800cb32:	e7bc      	b.n	800caae <_printf_i+0x146>
 800cb34:	6833      	ldr	r3, [r6, #0]
 800cb36:	1d1a      	adds	r2, r3, #4
 800cb38:	6032      	str	r2, [r6, #0]
 800cb3a:	681e      	ldr	r6, [r3, #0]
 800cb3c:	6862      	ldr	r2, [r4, #4]
 800cb3e:	2100      	movs	r1, #0
 800cb40:	4630      	mov	r0, r6
 800cb42:	f7f3 fb6d 	bl	8000220 <memchr>
 800cb46:	b108      	cbz	r0, 800cb4c <_printf_i+0x1e4>
 800cb48:	1b80      	subs	r0, r0, r6
 800cb4a:	6060      	str	r0, [r4, #4]
 800cb4c:	6863      	ldr	r3, [r4, #4]
 800cb4e:	6123      	str	r3, [r4, #16]
 800cb50:	2300      	movs	r3, #0
 800cb52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cb56:	e7aa      	b.n	800caae <_printf_i+0x146>
 800cb58:	6923      	ldr	r3, [r4, #16]
 800cb5a:	4632      	mov	r2, r6
 800cb5c:	4649      	mov	r1, r9
 800cb5e:	4640      	mov	r0, r8
 800cb60:	47d0      	blx	sl
 800cb62:	3001      	adds	r0, #1
 800cb64:	d0ad      	beq.n	800cac2 <_printf_i+0x15a>
 800cb66:	6823      	ldr	r3, [r4, #0]
 800cb68:	079b      	lsls	r3, r3, #30
 800cb6a:	d413      	bmi.n	800cb94 <_printf_i+0x22c>
 800cb6c:	68e0      	ldr	r0, [r4, #12]
 800cb6e:	9b03      	ldr	r3, [sp, #12]
 800cb70:	4298      	cmp	r0, r3
 800cb72:	bfb8      	it	lt
 800cb74:	4618      	movlt	r0, r3
 800cb76:	e7a6      	b.n	800cac6 <_printf_i+0x15e>
 800cb78:	2301      	movs	r3, #1
 800cb7a:	4632      	mov	r2, r6
 800cb7c:	4649      	mov	r1, r9
 800cb7e:	4640      	mov	r0, r8
 800cb80:	47d0      	blx	sl
 800cb82:	3001      	adds	r0, #1
 800cb84:	d09d      	beq.n	800cac2 <_printf_i+0x15a>
 800cb86:	3501      	adds	r5, #1
 800cb88:	68e3      	ldr	r3, [r4, #12]
 800cb8a:	9903      	ldr	r1, [sp, #12]
 800cb8c:	1a5b      	subs	r3, r3, r1
 800cb8e:	42ab      	cmp	r3, r5
 800cb90:	dcf2      	bgt.n	800cb78 <_printf_i+0x210>
 800cb92:	e7eb      	b.n	800cb6c <_printf_i+0x204>
 800cb94:	2500      	movs	r5, #0
 800cb96:	f104 0619 	add.w	r6, r4, #25
 800cb9a:	e7f5      	b.n	800cb88 <_printf_i+0x220>
 800cb9c:	08011c96 	.word	0x08011c96
 800cba0:	08011ca7 	.word	0x08011ca7

0800cba4 <_scanf_float>:
 800cba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cba8:	b087      	sub	sp, #28
 800cbaa:	4691      	mov	r9, r2
 800cbac:	9303      	str	r3, [sp, #12]
 800cbae:	688b      	ldr	r3, [r1, #8]
 800cbb0:	1e5a      	subs	r2, r3, #1
 800cbb2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800cbb6:	bf81      	itttt	hi
 800cbb8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800cbbc:	eb03 0b05 	addhi.w	fp, r3, r5
 800cbc0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800cbc4:	608b      	strhi	r3, [r1, #8]
 800cbc6:	680b      	ldr	r3, [r1, #0]
 800cbc8:	460a      	mov	r2, r1
 800cbca:	f04f 0500 	mov.w	r5, #0
 800cbce:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800cbd2:	f842 3b1c 	str.w	r3, [r2], #28
 800cbd6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800cbda:	4680      	mov	r8, r0
 800cbdc:	460c      	mov	r4, r1
 800cbde:	bf98      	it	ls
 800cbe0:	f04f 0b00 	movls.w	fp, #0
 800cbe4:	9201      	str	r2, [sp, #4]
 800cbe6:	4616      	mov	r6, r2
 800cbe8:	46aa      	mov	sl, r5
 800cbea:	462f      	mov	r7, r5
 800cbec:	9502      	str	r5, [sp, #8]
 800cbee:	68a2      	ldr	r2, [r4, #8]
 800cbf0:	b15a      	cbz	r2, 800cc0a <_scanf_float+0x66>
 800cbf2:	f8d9 3000 	ldr.w	r3, [r9]
 800cbf6:	781b      	ldrb	r3, [r3, #0]
 800cbf8:	2b4e      	cmp	r3, #78	@ 0x4e
 800cbfa:	d863      	bhi.n	800ccc4 <_scanf_float+0x120>
 800cbfc:	2b40      	cmp	r3, #64	@ 0x40
 800cbfe:	d83b      	bhi.n	800cc78 <_scanf_float+0xd4>
 800cc00:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800cc04:	b2c8      	uxtb	r0, r1
 800cc06:	280e      	cmp	r0, #14
 800cc08:	d939      	bls.n	800cc7e <_scanf_float+0xda>
 800cc0a:	b11f      	cbz	r7, 800cc14 <_scanf_float+0x70>
 800cc0c:	6823      	ldr	r3, [r4, #0]
 800cc0e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cc12:	6023      	str	r3, [r4, #0]
 800cc14:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cc18:	f1ba 0f01 	cmp.w	sl, #1
 800cc1c:	f200 8114 	bhi.w	800ce48 <_scanf_float+0x2a4>
 800cc20:	9b01      	ldr	r3, [sp, #4]
 800cc22:	429e      	cmp	r6, r3
 800cc24:	f200 8105 	bhi.w	800ce32 <_scanf_float+0x28e>
 800cc28:	2001      	movs	r0, #1
 800cc2a:	b007      	add	sp, #28
 800cc2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc30:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800cc34:	2a0d      	cmp	r2, #13
 800cc36:	d8e8      	bhi.n	800cc0a <_scanf_float+0x66>
 800cc38:	a101      	add	r1, pc, #4	@ (adr r1, 800cc40 <_scanf_float+0x9c>)
 800cc3a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800cc3e:	bf00      	nop
 800cc40:	0800cd89 	.word	0x0800cd89
 800cc44:	0800cc0b 	.word	0x0800cc0b
 800cc48:	0800cc0b 	.word	0x0800cc0b
 800cc4c:	0800cc0b 	.word	0x0800cc0b
 800cc50:	0800cde5 	.word	0x0800cde5
 800cc54:	0800cdbf 	.word	0x0800cdbf
 800cc58:	0800cc0b 	.word	0x0800cc0b
 800cc5c:	0800cc0b 	.word	0x0800cc0b
 800cc60:	0800cd97 	.word	0x0800cd97
 800cc64:	0800cc0b 	.word	0x0800cc0b
 800cc68:	0800cc0b 	.word	0x0800cc0b
 800cc6c:	0800cc0b 	.word	0x0800cc0b
 800cc70:	0800cc0b 	.word	0x0800cc0b
 800cc74:	0800cd53 	.word	0x0800cd53
 800cc78:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800cc7c:	e7da      	b.n	800cc34 <_scanf_float+0x90>
 800cc7e:	290e      	cmp	r1, #14
 800cc80:	d8c3      	bhi.n	800cc0a <_scanf_float+0x66>
 800cc82:	a001      	add	r0, pc, #4	@ (adr r0, 800cc88 <_scanf_float+0xe4>)
 800cc84:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800cc88:	0800cd43 	.word	0x0800cd43
 800cc8c:	0800cc0b 	.word	0x0800cc0b
 800cc90:	0800cd43 	.word	0x0800cd43
 800cc94:	0800cdd3 	.word	0x0800cdd3
 800cc98:	0800cc0b 	.word	0x0800cc0b
 800cc9c:	0800cce5 	.word	0x0800cce5
 800cca0:	0800cd29 	.word	0x0800cd29
 800cca4:	0800cd29 	.word	0x0800cd29
 800cca8:	0800cd29 	.word	0x0800cd29
 800ccac:	0800cd29 	.word	0x0800cd29
 800ccb0:	0800cd29 	.word	0x0800cd29
 800ccb4:	0800cd29 	.word	0x0800cd29
 800ccb8:	0800cd29 	.word	0x0800cd29
 800ccbc:	0800cd29 	.word	0x0800cd29
 800ccc0:	0800cd29 	.word	0x0800cd29
 800ccc4:	2b6e      	cmp	r3, #110	@ 0x6e
 800ccc6:	d809      	bhi.n	800ccdc <_scanf_float+0x138>
 800ccc8:	2b60      	cmp	r3, #96	@ 0x60
 800ccca:	d8b1      	bhi.n	800cc30 <_scanf_float+0x8c>
 800cccc:	2b54      	cmp	r3, #84	@ 0x54
 800ccce:	d07b      	beq.n	800cdc8 <_scanf_float+0x224>
 800ccd0:	2b59      	cmp	r3, #89	@ 0x59
 800ccd2:	d19a      	bne.n	800cc0a <_scanf_float+0x66>
 800ccd4:	2d07      	cmp	r5, #7
 800ccd6:	d198      	bne.n	800cc0a <_scanf_float+0x66>
 800ccd8:	2508      	movs	r5, #8
 800ccda:	e02f      	b.n	800cd3c <_scanf_float+0x198>
 800ccdc:	2b74      	cmp	r3, #116	@ 0x74
 800ccde:	d073      	beq.n	800cdc8 <_scanf_float+0x224>
 800cce0:	2b79      	cmp	r3, #121	@ 0x79
 800cce2:	e7f6      	b.n	800ccd2 <_scanf_float+0x12e>
 800cce4:	6821      	ldr	r1, [r4, #0]
 800cce6:	05c8      	lsls	r0, r1, #23
 800cce8:	d51e      	bpl.n	800cd28 <_scanf_float+0x184>
 800ccea:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800ccee:	6021      	str	r1, [r4, #0]
 800ccf0:	3701      	adds	r7, #1
 800ccf2:	f1bb 0f00 	cmp.w	fp, #0
 800ccf6:	d003      	beq.n	800cd00 <_scanf_float+0x15c>
 800ccf8:	3201      	adds	r2, #1
 800ccfa:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ccfe:	60a2      	str	r2, [r4, #8]
 800cd00:	68a3      	ldr	r3, [r4, #8]
 800cd02:	3b01      	subs	r3, #1
 800cd04:	60a3      	str	r3, [r4, #8]
 800cd06:	6923      	ldr	r3, [r4, #16]
 800cd08:	3301      	adds	r3, #1
 800cd0a:	6123      	str	r3, [r4, #16]
 800cd0c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800cd10:	3b01      	subs	r3, #1
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	f8c9 3004 	str.w	r3, [r9, #4]
 800cd18:	f340 8082 	ble.w	800ce20 <_scanf_float+0x27c>
 800cd1c:	f8d9 3000 	ldr.w	r3, [r9]
 800cd20:	3301      	adds	r3, #1
 800cd22:	f8c9 3000 	str.w	r3, [r9]
 800cd26:	e762      	b.n	800cbee <_scanf_float+0x4a>
 800cd28:	eb1a 0105 	adds.w	r1, sl, r5
 800cd2c:	f47f af6d 	bne.w	800cc0a <_scanf_float+0x66>
 800cd30:	6822      	ldr	r2, [r4, #0]
 800cd32:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800cd36:	6022      	str	r2, [r4, #0]
 800cd38:	460d      	mov	r5, r1
 800cd3a:	468a      	mov	sl, r1
 800cd3c:	f806 3b01 	strb.w	r3, [r6], #1
 800cd40:	e7de      	b.n	800cd00 <_scanf_float+0x15c>
 800cd42:	6822      	ldr	r2, [r4, #0]
 800cd44:	0610      	lsls	r0, r2, #24
 800cd46:	f57f af60 	bpl.w	800cc0a <_scanf_float+0x66>
 800cd4a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800cd4e:	6022      	str	r2, [r4, #0]
 800cd50:	e7f4      	b.n	800cd3c <_scanf_float+0x198>
 800cd52:	f1ba 0f00 	cmp.w	sl, #0
 800cd56:	d10c      	bne.n	800cd72 <_scanf_float+0x1ce>
 800cd58:	b977      	cbnz	r7, 800cd78 <_scanf_float+0x1d4>
 800cd5a:	6822      	ldr	r2, [r4, #0]
 800cd5c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800cd60:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800cd64:	d108      	bne.n	800cd78 <_scanf_float+0x1d4>
 800cd66:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cd6a:	6022      	str	r2, [r4, #0]
 800cd6c:	f04f 0a01 	mov.w	sl, #1
 800cd70:	e7e4      	b.n	800cd3c <_scanf_float+0x198>
 800cd72:	f1ba 0f02 	cmp.w	sl, #2
 800cd76:	d050      	beq.n	800ce1a <_scanf_float+0x276>
 800cd78:	2d01      	cmp	r5, #1
 800cd7a:	d002      	beq.n	800cd82 <_scanf_float+0x1de>
 800cd7c:	2d04      	cmp	r5, #4
 800cd7e:	f47f af44 	bne.w	800cc0a <_scanf_float+0x66>
 800cd82:	3501      	adds	r5, #1
 800cd84:	b2ed      	uxtb	r5, r5
 800cd86:	e7d9      	b.n	800cd3c <_scanf_float+0x198>
 800cd88:	f1ba 0f01 	cmp.w	sl, #1
 800cd8c:	f47f af3d 	bne.w	800cc0a <_scanf_float+0x66>
 800cd90:	f04f 0a02 	mov.w	sl, #2
 800cd94:	e7d2      	b.n	800cd3c <_scanf_float+0x198>
 800cd96:	b975      	cbnz	r5, 800cdb6 <_scanf_float+0x212>
 800cd98:	2f00      	cmp	r7, #0
 800cd9a:	f47f af37 	bne.w	800cc0c <_scanf_float+0x68>
 800cd9e:	6822      	ldr	r2, [r4, #0]
 800cda0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800cda4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800cda8:	f040 8103 	bne.w	800cfb2 <_scanf_float+0x40e>
 800cdac:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cdb0:	6022      	str	r2, [r4, #0]
 800cdb2:	2501      	movs	r5, #1
 800cdb4:	e7c2      	b.n	800cd3c <_scanf_float+0x198>
 800cdb6:	2d03      	cmp	r5, #3
 800cdb8:	d0e3      	beq.n	800cd82 <_scanf_float+0x1de>
 800cdba:	2d05      	cmp	r5, #5
 800cdbc:	e7df      	b.n	800cd7e <_scanf_float+0x1da>
 800cdbe:	2d02      	cmp	r5, #2
 800cdc0:	f47f af23 	bne.w	800cc0a <_scanf_float+0x66>
 800cdc4:	2503      	movs	r5, #3
 800cdc6:	e7b9      	b.n	800cd3c <_scanf_float+0x198>
 800cdc8:	2d06      	cmp	r5, #6
 800cdca:	f47f af1e 	bne.w	800cc0a <_scanf_float+0x66>
 800cdce:	2507      	movs	r5, #7
 800cdd0:	e7b4      	b.n	800cd3c <_scanf_float+0x198>
 800cdd2:	6822      	ldr	r2, [r4, #0]
 800cdd4:	0591      	lsls	r1, r2, #22
 800cdd6:	f57f af18 	bpl.w	800cc0a <_scanf_float+0x66>
 800cdda:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800cdde:	6022      	str	r2, [r4, #0]
 800cde0:	9702      	str	r7, [sp, #8]
 800cde2:	e7ab      	b.n	800cd3c <_scanf_float+0x198>
 800cde4:	6822      	ldr	r2, [r4, #0]
 800cde6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800cdea:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800cdee:	d005      	beq.n	800cdfc <_scanf_float+0x258>
 800cdf0:	0550      	lsls	r0, r2, #21
 800cdf2:	f57f af0a 	bpl.w	800cc0a <_scanf_float+0x66>
 800cdf6:	2f00      	cmp	r7, #0
 800cdf8:	f000 80db 	beq.w	800cfb2 <_scanf_float+0x40e>
 800cdfc:	0591      	lsls	r1, r2, #22
 800cdfe:	bf58      	it	pl
 800ce00:	9902      	ldrpl	r1, [sp, #8]
 800ce02:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ce06:	bf58      	it	pl
 800ce08:	1a79      	subpl	r1, r7, r1
 800ce0a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ce0e:	bf58      	it	pl
 800ce10:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800ce14:	6022      	str	r2, [r4, #0]
 800ce16:	2700      	movs	r7, #0
 800ce18:	e790      	b.n	800cd3c <_scanf_float+0x198>
 800ce1a:	f04f 0a03 	mov.w	sl, #3
 800ce1e:	e78d      	b.n	800cd3c <_scanf_float+0x198>
 800ce20:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ce24:	4649      	mov	r1, r9
 800ce26:	4640      	mov	r0, r8
 800ce28:	4798      	blx	r3
 800ce2a:	2800      	cmp	r0, #0
 800ce2c:	f43f aedf 	beq.w	800cbee <_scanf_float+0x4a>
 800ce30:	e6eb      	b.n	800cc0a <_scanf_float+0x66>
 800ce32:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ce36:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ce3a:	464a      	mov	r2, r9
 800ce3c:	4640      	mov	r0, r8
 800ce3e:	4798      	blx	r3
 800ce40:	6923      	ldr	r3, [r4, #16]
 800ce42:	3b01      	subs	r3, #1
 800ce44:	6123      	str	r3, [r4, #16]
 800ce46:	e6eb      	b.n	800cc20 <_scanf_float+0x7c>
 800ce48:	1e6b      	subs	r3, r5, #1
 800ce4a:	2b06      	cmp	r3, #6
 800ce4c:	d824      	bhi.n	800ce98 <_scanf_float+0x2f4>
 800ce4e:	2d02      	cmp	r5, #2
 800ce50:	d836      	bhi.n	800cec0 <_scanf_float+0x31c>
 800ce52:	9b01      	ldr	r3, [sp, #4]
 800ce54:	429e      	cmp	r6, r3
 800ce56:	f67f aee7 	bls.w	800cc28 <_scanf_float+0x84>
 800ce5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ce5e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ce62:	464a      	mov	r2, r9
 800ce64:	4640      	mov	r0, r8
 800ce66:	4798      	blx	r3
 800ce68:	6923      	ldr	r3, [r4, #16]
 800ce6a:	3b01      	subs	r3, #1
 800ce6c:	6123      	str	r3, [r4, #16]
 800ce6e:	e7f0      	b.n	800ce52 <_scanf_float+0x2ae>
 800ce70:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ce74:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800ce78:	464a      	mov	r2, r9
 800ce7a:	4640      	mov	r0, r8
 800ce7c:	4798      	blx	r3
 800ce7e:	6923      	ldr	r3, [r4, #16]
 800ce80:	3b01      	subs	r3, #1
 800ce82:	6123      	str	r3, [r4, #16]
 800ce84:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ce88:	fa5f fa8a 	uxtb.w	sl, sl
 800ce8c:	f1ba 0f02 	cmp.w	sl, #2
 800ce90:	d1ee      	bne.n	800ce70 <_scanf_float+0x2cc>
 800ce92:	3d03      	subs	r5, #3
 800ce94:	b2ed      	uxtb	r5, r5
 800ce96:	1b76      	subs	r6, r6, r5
 800ce98:	6823      	ldr	r3, [r4, #0]
 800ce9a:	05da      	lsls	r2, r3, #23
 800ce9c:	d530      	bpl.n	800cf00 <_scanf_float+0x35c>
 800ce9e:	055b      	lsls	r3, r3, #21
 800cea0:	d511      	bpl.n	800cec6 <_scanf_float+0x322>
 800cea2:	9b01      	ldr	r3, [sp, #4]
 800cea4:	429e      	cmp	r6, r3
 800cea6:	f67f aebf 	bls.w	800cc28 <_scanf_float+0x84>
 800ceaa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ceae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ceb2:	464a      	mov	r2, r9
 800ceb4:	4640      	mov	r0, r8
 800ceb6:	4798      	blx	r3
 800ceb8:	6923      	ldr	r3, [r4, #16]
 800ceba:	3b01      	subs	r3, #1
 800cebc:	6123      	str	r3, [r4, #16]
 800cebe:	e7f0      	b.n	800cea2 <_scanf_float+0x2fe>
 800cec0:	46aa      	mov	sl, r5
 800cec2:	46b3      	mov	fp, r6
 800cec4:	e7de      	b.n	800ce84 <_scanf_float+0x2e0>
 800cec6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ceca:	6923      	ldr	r3, [r4, #16]
 800cecc:	2965      	cmp	r1, #101	@ 0x65
 800cece:	f103 33ff 	add.w	r3, r3, #4294967295
 800ced2:	f106 35ff 	add.w	r5, r6, #4294967295
 800ced6:	6123      	str	r3, [r4, #16]
 800ced8:	d00c      	beq.n	800cef4 <_scanf_float+0x350>
 800ceda:	2945      	cmp	r1, #69	@ 0x45
 800cedc:	d00a      	beq.n	800cef4 <_scanf_float+0x350>
 800cede:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cee2:	464a      	mov	r2, r9
 800cee4:	4640      	mov	r0, r8
 800cee6:	4798      	blx	r3
 800cee8:	6923      	ldr	r3, [r4, #16]
 800ceea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ceee:	3b01      	subs	r3, #1
 800cef0:	1eb5      	subs	r5, r6, #2
 800cef2:	6123      	str	r3, [r4, #16]
 800cef4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cef8:	464a      	mov	r2, r9
 800cefa:	4640      	mov	r0, r8
 800cefc:	4798      	blx	r3
 800cefe:	462e      	mov	r6, r5
 800cf00:	6822      	ldr	r2, [r4, #0]
 800cf02:	f012 0210 	ands.w	r2, r2, #16
 800cf06:	d001      	beq.n	800cf0c <_scanf_float+0x368>
 800cf08:	2000      	movs	r0, #0
 800cf0a:	e68e      	b.n	800cc2a <_scanf_float+0x86>
 800cf0c:	7032      	strb	r2, [r6, #0]
 800cf0e:	6823      	ldr	r3, [r4, #0]
 800cf10:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800cf14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cf18:	d125      	bne.n	800cf66 <_scanf_float+0x3c2>
 800cf1a:	9b02      	ldr	r3, [sp, #8]
 800cf1c:	429f      	cmp	r7, r3
 800cf1e:	d00a      	beq.n	800cf36 <_scanf_float+0x392>
 800cf20:	1bda      	subs	r2, r3, r7
 800cf22:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800cf26:	429e      	cmp	r6, r3
 800cf28:	bf28      	it	cs
 800cf2a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800cf2e:	4922      	ldr	r1, [pc, #136]	@ (800cfb8 <_scanf_float+0x414>)
 800cf30:	4630      	mov	r0, r6
 800cf32:	f000 f977 	bl	800d224 <siprintf>
 800cf36:	9901      	ldr	r1, [sp, #4]
 800cf38:	2200      	movs	r2, #0
 800cf3a:	4640      	mov	r0, r8
 800cf3c:	f002 fd74 	bl	800fa28 <_strtod_r>
 800cf40:	9b03      	ldr	r3, [sp, #12]
 800cf42:	6821      	ldr	r1, [r4, #0]
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	f011 0f02 	tst.w	r1, #2
 800cf4a:	ec57 6b10 	vmov	r6, r7, d0
 800cf4e:	f103 0204 	add.w	r2, r3, #4
 800cf52:	d015      	beq.n	800cf80 <_scanf_float+0x3dc>
 800cf54:	9903      	ldr	r1, [sp, #12]
 800cf56:	600a      	str	r2, [r1, #0]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	e9c3 6700 	strd	r6, r7, [r3]
 800cf5e:	68e3      	ldr	r3, [r4, #12]
 800cf60:	3301      	adds	r3, #1
 800cf62:	60e3      	str	r3, [r4, #12]
 800cf64:	e7d0      	b.n	800cf08 <_scanf_float+0x364>
 800cf66:	9b04      	ldr	r3, [sp, #16]
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d0e4      	beq.n	800cf36 <_scanf_float+0x392>
 800cf6c:	9905      	ldr	r1, [sp, #20]
 800cf6e:	230a      	movs	r3, #10
 800cf70:	3101      	adds	r1, #1
 800cf72:	4640      	mov	r0, r8
 800cf74:	f002 fdd8 	bl	800fb28 <_strtol_r>
 800cf78:	9b04      	ldr	r3, [sp, #16]
 800cf7a:	9e05      	ldr	r6, [sp, #20]
 800cf7c:	1ac2      	subs	r2, r0, r3
 800cf7e:	e7d0      	b.n	800cf22 <_scanf_float+0x37e>
 800cf80:	f011 0f04 	tst.w	r1, #4
 800cf84:	9903      	ldr	r1, [sp, #12]
 800cf86:	600a      	str	r2, [r1, #0]
 800cf88:	d1e6      	bne.n	800cf58 <_scanf_float+0x3b4>
 800cf8a:	681d      	ldr	r5, [r3, #0]
 800cf8c:	4632      	mov	r2, r6
 800cf8e:	463b      	mov	r3, r7
 800cf90:	4630      	mov	r0, r6
 800cf92:	4639      	mov	r1, r7
 800cf94:	f7f3 fdf2 	bl	8000b7c <__aeabi_dcmpun>
 800cf98:	b128      	cbz	r0, 800cfa6 <_scanf_float+0x402>
 800cf9a:	4808      	ldr	r0, [pc, #32]	@ (800cfbc <_scanf_float+0x418>)
 800cf9c:	f000 fb3a 	bl	800d614 <nanf>
 800cfa0:	ed85 0a00 	vstr	s0, [r5]
 800cfa4:	e7db      	b.n	800cf5e <_scanf_float+0x3ba>
 800cfa6:	4630      	mov	r0, r6
 800cfa8:	4639      	mov	r1, r7
 800cfaa:	f7f3 fe45 	bl	8000c38 <__aeabi_d2f>
 800cfae:	6028      	str	r0, [r5, #0]
 800cfb0:	e7d5      	b.n	800cf5e <_scanf_float+0x3ba>
 800cfb2:	2700      	movs	r7, #0
 800cfb4:	e62e      	b.n	800cc14 <_scanf_float+0x70>
 800cfb6:	bf00      	nop
 800cfb8:	08011cb8 	.word	0x08011cb8
 800cfbc:	08011df9 	.word	0x08011df9

0800cfc0 <std>:
 800cfc0:	2300      	movs	r3, #0
 800cfc2:	b510      	push	{r4, lr}
 800cfc4:	4604      	mov	r4, r0
 800cfc6:	e9c0 3300 	strd	r3, r3, [r0]
 800cfca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cfce:	6083      	str	r3, [r0, #8]
 800cfd0:	8181      	strh	r1, [r0, #12]
 800cfd2:	6643      	str	r3, [r0, #100]	@ 0x64
 800cfd4:	81c2      	strh	r2, [r0, #14]
 800cfd6:	6183      	str	r3, [r0, #24]
 800cfd8:	4619      	mov	r1, r3
 800cfda:	2208      	movs	r2, #8
 800cfdc:	305c      	adds	r0, #92	@ 0x5c
 800cfde:	f000 fa1b 	bl	800d418 <memset>
 800cfe2:	4b0d      	ldr	r3, [pc, #52]	@ (800d018 <std+0x58>)
 800cfe4:	6263      	str	r3, [r4, #36]	@ 0x24
 800cfe6:	4b0d      	ldr	r3, [pc, #52]	@ (800d01c <std+0x5c>)
 800cfe8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cfea:	4b0d      	ldr	r3, [pc, #52]	@ (800d020 <std+0x60>)
 800cfec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cfee:	4b0d      	ldr	r3, [pc, #52]	@ (800d024 <std+0x64>)
 800cff0:	6323      	str	r3, [r4, #48]	@ 0x30
 800cff2:	4b0d      	ldr	r3, [pc, #52]	@ (800d028 <std+0x68>)
 800cff4:	6224      	str	r4, [r4, #32]
 800cff6:	429c      	cmp	r4, r3
 800cff8:	d006      	beq.n	800d008 <std+0x48>
 800cffa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cffe:	4294      	cmp	r4, r2
 800d000:	d002      	beq.n	800d008 <std+0x48>
 800d002:	33d0      	adds	r3, #208	@ 0xd0
 800d004:	429c      	cmp	r4, r3
 800d006:	d105      	bne.n	800d014 <std+0x54>
 800d008:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d00c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d010:	f000 baee 	b.w	800d5f0 <__retarget_lock_init_recursive>
 800d014:	bd10      	pop	{r4, pc}
 800d016:	bf00      	nop
 800d018:	0800d269 	.word	0x0800d269
 800d01c:	0800d28b 	.word	0x0800d28b
 800d020:	0800d2c3 	.word	0x0800d2c3
 800d024:	0800d2e7 	.word	0x0800d2e7
 800d028:	20005f24 	.word	0x20005f24

0800d02c <stdio_exit_handler>:
 800d02c:	4a02      	ldr	r2, [pc, #8]	@ (800d038 <stdio_exit_handler+0xc>)
 800d02e:	4903      	ldr	r1, [pc, #12]	@ (800d03c <stdio_exit_handler+0x10>)
 800d030:	4803      	ldr	r0, [pc, #12]	@ (800d040 <stdio_exit_handler+0x14>)
 800d032:	f000 b869 	b.w	800d108 <_fwalk_sglue>
 800d036:	bf00      	nop
 800d038:	20000010 	.word	0x20000010
 800d03c:	08010169 	.word	0x08010169
 800d040:	20000020 	.word	0x20000020

0800d044 <cleanup_stdio>:
 800d044:	6841      	ldr	r1, [r0, #4]
 800d046:	4b0c      	ldr	r3, [pc, #48]	@ (800d078 <cleanup_stdio+0x34>)
 800d048:	4299      	cmp	r1, r3
 800d04a:	b510      	push	{r4, lr}
 800d04c:	4604      	mov	r4, r0
 800d04e:	d001      	beq.n	800d054 <cleanup_stdio+0x10>
 800d050:	f003 f88a 	bl	8010168 <_fflush_r>
 800d054:	68a1      	ldr	r1, [r4, #8]
 800d056:	4b09      	ldr	r3, [pc, #36]	@ (800d07c <cleanup_stdio+0x38>)
 800d058:	4299      	cmp	r1, r3
 800d05a:	d002      	beq.n	800d062 <cleanup_stdio+0x1e>
 800d05c:	4620      	mov	r0, r4
 800d05e:	f003 f883 	bl	8010168 <_fflush_r>
 800d062:	68e1      	ldr	r1, [r4, #12]
 800d064:	4b06      	ldr	r3, [pc, #24]	@ (800d080 <cleanup_stdio+0x3c>)
 800d066:	4299      	cmp	r1, r3
 800d068:	d004      	beq.n	800d074 <cleanup_stdio+0x30>
 800d06a:	4620      	mov	r0, r4
 800d06c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d070:	f003 b87a 	b.w	8010168 <_fflush_r>
 800d074:	bd10      	pop	{r4, pc}
 800d076:	bf00      	nop
 800d078:	20005f24 	.word	0x20005f24
 800d07c:	20005f8c 	.word	0x20005f8c
 800d080:	20005ff4 	.word	0x20005ff4

0800d084 <global_stdio_init.part.0>:
 800d084:	b510      	push	{r4, lr}
 800d086:	4b0b      	ldr	r3, [pc, #44]	@ (800d0b4 <global_stdio_init.part.0+0x30>)
 800d088:	4c0b      	ldr	r4, [pc, #44]	@ (800d0b8 <global_stdio_init.part.0+0x34>)
 800d08a:	4a0c      	ldr	r2, [pc, #48]	@ (800d0bc <global_stdio_init.part.0+0x38>)
 800d08c:	601a      	str	r2, [r3, #0]
 800d08e:	4620      	mov	r0, r4
 800d090:	2200      	movs	r2, #0
 800d092:	2104      	movs	r1, #4
 800d094:	f7ff ff94 	bl	800cfc0 <std>
 800d098:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d09c:	2201      	movs	r2, #1
 800d09e:	2109      	movs	r1, #9
 800d0a0:	f7ff ff8e 	bl	800cfc0 <std>
 800d0a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d0a8:	2202      	movs	r2, #2
 800d0aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d0ae:	2112      	movs	r1, #18
 800d0b0:	f7ff bf86 	b.w	800cfc0 <std>
 800d0b4:	2000605c 	.word	0x2000605c
 800d0b8:	20005f24 	.word	0x20005f24
 800d0bc:	0800d02d 	.word	0x0800d02d

0800d0c0 <__sfp_lock_acquire>:
 800d0c0:	4801      	ldr	r0, [pc, #4]	@ (800d0c8 <__sfp_lock_acquire+0x8>)
 800d0c2:	f000 ba96 	b.w	800d5f2 <__retarget_lock_acquire_recursive>
 800d0c6:	bf00      	nop
 800d0c8:	20006065 	.word	0x20006065

0800d0cc <__sfp_lock_release>:
 800d0cc:	4801      	ldr	r0, [pc, #4]	@ (800d0d4 <__sfp_lock_release+0x8>)
 800d0ce:	f000 ba91 	b.w	800d5f4 <__retarget_lock_release_recursive>
 800d0d2:	bf00      	nop
 800d0d4:	20006065 	.word	0x20006065

0800d0d8 <__sinit>:
 800d0d8:	b510      	push	{r4, lr}
 800d0da:	4604      	mov	r4, r0
 800d0dc:	f7ff fff0 	bl	800d0c0 <__sfp_lock_acquire>
 800d0e0:	6a23      	ldr	r3, [r4, #32]
 800d0e2:	b11b      	cbz	r3, 800d0ec <__sinit+0x14>
 800d0e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d0e8:	f7ff bff0 	b.w	800d0cc <__sfp_lock_release>
 800d0ec:	4b04      	ldr	r3, [pc, #16]	@ (800d100 <__sinit+0x28>)
 800d0ee:	6223      	str	r3, [r4, #32]
 800d0f0:	4b04      	ldr	r3, [pc, #16]	@ (800d104 <__sinit+0x2c>)
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d1f5      	bne.n	800d0e4 <__sinit+0xc>
 800d0f8:	f7ff ffc4 	bl	800d084 <global_stdio_init.part.0>
 800d0fc:	e7f2      	b.n	800d0e4 <__sinit+0xc>
 800d0fe:	bf00      	nop
 800d100:	0800d045 	.word	0x0800d045
 800d104:	2000605c 	.word	0x2000605c

0800d108 <_fwalk_sglue>:
 800d108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d10c:	4607      	mov	r7, r0
 800d10e:	4688      	mov	r8, r1
 800d110:	4614      	mov	r4, r2
 800d112:	2600      	movs	r6, #0
 800d114:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d118:	f1b9 0901 	subs.w	r9, r9, #1
 800d11c:	d505      	bpl.n	800d12a <_fwalk_sglue+0x22>
 800d11e:	6824      	ldr	r4, [r4, #0]
 800d120:	2c00      	cmp	r4, #0
 800d122:	d1f7      	bne.n	800d114 <_fwalk_sglue+0xc>
 800d124:	4630      	mov	r0, r6
 800d126:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d12a:	89ab      	ldrh	r3, [r5, #12]
 800d12c:	2b01      	cmp	r3, #1
 800d12e:	d907      	bls.n	800d140 <_fwalk_sglue+0x38>
 800d130:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d134:	3301      	adds	r3, #1
 800d136:	d003      	beq.n	800d140 <_fwalk_sglue+0x38>
 800d138:	4629      	mov	r1, r5
 800d13a:	4638      	mov	r0, r7
 800d13c:	47c0      	blx	r8
 800d13e:	4306      	orrs	r6, r0
 800d140:	3568      	adds	r5, #104	@ 0x68
 800d142:	e7e9      	b.n	800d118 <_fwalk_sglue+0x10>

0800d144 <iprintf>:
 800d144:	b40f      	push	{r0, r1, r2, r3}
 800d146:	b507      	push	{r0, r1, r2, lr}
 800d148:	4906      	ldr	r1, [pc, #24]	@ (800d164 <iprintf+0x20>)
 800d14a:	ab04      	add	r3, sp, #16
 800d14c:	6808      	ldr	r0, [r1, #0]
 800d14e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d152:	6881      	ldr	r1, [r0, #8]
 800d154:	9301      	str	r3, [sp, #4]
 800d156:	f002 fe6b 	bl	800fe30 <_vfiprintf_r>
 800d15a:	b003      	add	sp, #12
 800d15c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d160:	b004      	add	sp, #16
 800d162:	4770      	bx	lr
 800d164:	2000001c 	.word	0x2000001c

0800d168 <_puts_r>:
 800d168:	6a03      	ldr	r3, [r0, #32]
 800d16a:	b570      	push	{r4, r5, r6, lr}
 800d16c:	6884      	ldr	r4, [r0, #8]
 800d16e:	4605      	mov	r5, r0
 800d170:	460e      	mov	r6, r1
 800d172:	b90b      	cbnz	r3, 800d178 <_puts_r+0x10>
 800d174:	f7ff ffb0 	bl	800d0d8 <__sinit>
 800d178:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d17a:	07db      	lsls	r3, r3, #31
 800d17c:	d405      	bmi.n	800d18a <_puts_r+0x22>
 800d17e:	89a3      	ldrh	r3, [r4, #12]
 800d180:	0598      	lsls	r0, r3, #22
 800d182:	d402      	bmi.n	800d18a <_puts_r+0x22>
 800d184:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d186:	f000 fa34 	bl	800d5f2 <__retarget_lock_acquire_recursive>
 800d18a:	89a3      	ldrh	r3, [r4, #12]
 800d18c:	0719      	lsls	r1, r3, #28
 800d18e:	d502      	bpl.n	800d196 <_puts_r+0x2e>
 800d190:	6923      	ldr	r3, [r4, #16]
 800d192:	2b00      	cmp	r3, #0
 800d194:	d135      	bne.n	800d202 <_puts_r+0x9a>
 800d196:	4621      	mov	r1, r4
 800d198:	4628      	mov	r0, r5
 800d19a:	f000 f8e7 	bl	800d36c <__swsetup_r>
 800d19e:	b380      	cbz	r0, 800d202 <_puts_r+0x9a>
 800d1a0:	f04f 35ff 	mov.w	r5, #4294967295
 800d1a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d1a6:	07da      	lsls	r2, r3, #31
 800d1a8:	d405      	bmi.n	800d1b6 <_puts_r+0x4e>
 800d1aa:	89a3      	ldrh	r3, [r4, #12]
 800d1ac:	059b      	lsls	r3, r3, #22
 800d1ae:	d402      	bmi.n	800d1b6 <_puts_r+0x4e>
 800d1b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d1b2:	f000 fa1f 	bl	800d5f4 <__retarget_lock_release_recursive>
 800d1b6:	4628      	mov	r0, r5
 800d1b8:	bd70      	pop	{r4, r5, r6, pc}
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	da04      	bge.n	800d1c8 <_puts_r+0x60>
 800d1be:	69a2      	ldr	r2, [r4, #24]
 800d1c0:	429a      	cmp	r2, r3
 800d1c2:	dc17      	bgt.n	800d1f4 <_puts_r+0x8c>
 800d1c4:	290a      	cmp	r1, #10
 800d1c6:	d015      	beq.n	800d1f4 <_puts_r+0x8c>
 800d1c8:	6823      	ldr	r3, [r4, #0]
 800d1ca:	1c5a      	adds	r2, r3, #1
 800d1cc:	6022      	str	r2, [r4, #0]
 800d1ce:	7019      	strb	r1, [r3, #0]
 800d1d0:	68a3      	ldr	r3, [r4, #8]
 800d1d2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d1d6:	3b01      	subs	r3, #1
 800d1d8:	60a3      	str	r3, [r4, #8]
 800d1da:	2900      	cmp	r1, #0
 800d1dc:	d1ed      	bne.n	800d1ba <_puts_r+0x52>
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	da11      	bge.n	800d206 <_puts_r+0x9e>
 800d1e2:	4622      	mov	r2, r4
 800d1e4:	210a      	movs	r1, #10
 800d1e6:	4628      	mov	r0, r5
 800d1e8:	f000 f881 	bl	800d2ee <__swbuf_r>
 800d1ec:	3001      	adds	r0, #1
 800d1ee:	d0d7      	beq.n	800d1a0 <_puts_r+0x38>
 800d1f0:	250a      	movs	r5, #10
 800d1f2:	e7d7      	b.n	800d1a4 <_puts_r+0x3c>
 800d1f4:	4622      	mov	r2, r4
 800d1f6:	4628      	mov	r0, r5
 800d1f8:	f000 f879 	bl	800d2ee <__swbuf_r>
 800d1fc:	3001      	adds	r0, #1
 800d1fe:	d1e7      	bne.n	800d1d0 <_puts_r+0x68>
 800d200:	e7ce      	b.n	800d1a0 <_puts_r+0x38>
 800d202:	3e01      	subs	r6, #1
 800d204:	e7e4      	b.n	800d1d0 <_puts_r+0x68>
 800d206:	6823      	ldr	r3, [r4, #0]
 800d208:	1c5a      	adds	r2, r3, #1
 800d20a:	6022      	str	r2, [r4, #0]
 800d20c:	220a      	movs	r2, #10
 800d20e:	701a      	strb	r2, [r3, #0]
 800d210:	e7ee      	b.n	800d1f0 <_puts_r+0x88>
	...

0800d214 <puts>:
 800d214:	4b02      	ldr	r3, [pc, #8]	@ (800d220 <puts+0xc>)
 800d216:	4601      	mov	r1, r0
 800d218:	6818      	ldr	r0, [r3, #0]
 800d21a:	f7ff bfa5 	b.w	800d168 <_puts_r>
 800d21e:	bf00      	nop
 800d220:	2000001c 	.word	0x2000001c

0800d224 <siprintf>:
 800d224:	b40e      	push	{r1, r2, r3}
 800d226:	b510      	push	{r4, lr}
 800d228:	b09d      	sub	sp, #116	@ 0x74
 800d22a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d22c:	9002      	str	r0, [sp, #8]
 800d22e:	9006      	str	r0, [sp, #24]
 800d230:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d234:	480a      	ldr	r0, [pc, #40]	@ (800d260 <siprintf+0x3c>)
 800d236:	9107      	str	r1, [sp, #28]
 800d238:	9104      	str	r1, [sp, #16]
 800d23a:	490a      	ldr	r1, [pc, #40]	@ (800d264 <siprintf+0x40>)
 800d23c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d240:	9105      	str	r1, [sp, #20]
 800d242:	2400      	movs	r4, #0
 800d244:	a902      	add	r1, sp, #8
 800d246:	6800      	ldr	r0, [r0, #0]
 800d248:	9301      	str	r3, [sp, #4]
 800d24a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d24c:	f002 fcca 	bl	800fbe4 <_svfiprintf_r>
 800d250:	9b02      	ldr	r3, [sp, #8]
 800d252:	701c      	strb	r4, [r3, #0]
 800d254:	b01d      	add	sp, #116	@ 0x74
 800d256:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d25a:	b003      	add	sp, #12
 800d25c:	4770      	bx	lr
 800d25e:	bf00      	nop
 800d260:	2000001c 	.word	0x2000001c
 800d264:	ffff0208 	.word	0xffff0208

0800d268 <__sread>:
 800d268:	b510      	push	{r4, lr}
 800d26a:	460c      	mov	r4, r1
 800d26c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d270:	f000 f970 	bl	800d554 <_read_r>
 800d274:	2800      	cmp	r0, #0
 800d276:	bfab      	itete	ge
 800d278:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d27a:	89a3      	ldrhlt	r3, [r4, #12]
 800d27c:	181b      	addge	r3, r3, r0
 800d27e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d282:	bfac      	ite	ge
 800d284:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d286:	81a3      	strhlt	r3, [r4, #12]
 800d288:	bd10      	pop	{r4, pc}

0800d28a <__swrite>:
 800d28a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d28e:	461f      	mov	r7, r3
 800d290:	898b      	ldrh	r3, [r1, #12]
 800d292:	05db      	lsls	r3, r3, #23
 800d294:	4605      	mov	r5, r0
 800d296:	460c      	mov	r4, r1
 800d298:	4616      	mov	r6, r2
 800d29a:	d505      	bpl.n	800d2a8 <__swrite+0x1e>
 800d29c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2a0:	2302      	movs	r3, #2
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	f000 f944 	bl	800d530 <_lseek_r>
 800d2a8:	89a3      	ldrh	r3, [r4, #12]
 800d2aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d2ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d2b2:	81a3      	strh	r3, [r4, #12]
 800d2b4:	4632      	mov	r2, r6
 800d2b6:	463b      	mov	r3, r7
 800d2b8:	4628      	mov	r0, r5
 800d2ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d2be:	f000 b95b 	b.w	800d578 <_write_r>

0800d2c2 <__sseek>:
 800d2c2:	b510      	push	{r4, lr}
 800d2c4:	460c      	mov	r4, r1
 800d2c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2ca:	f000 f931 	bl	800d530 <_lseek_r>
 800d2ce:	1c43      	adds	r3, r0, #1
 800d2d0:	89a3      	ldrh	r3, [r4, #12]
 800d2d2:	bf15      	itete	ne
 800d2d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d2d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d2da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d2de:	81a3      	strheq	r3, [r4, #12]
 800d2e0:	bf18      	it	ne
 800d2e2:	81a3      	strhne	r3, [r4, #12]
 800d2e4:	bd10      	pop	{r4, pc}

0800d2e6 <__sclose>:
 800d2e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2ea:	f000 b8b3 	b.w	800d454 <_close_r>

0800d2ee <__swbuf_r>:
 800d2ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2f0:	460e      	mov	r6, r1
 800d2f2:	4614      	mov	r4, r2
 800d2f4:	4605      	mov	r5, r0
 800d2f6:	b118      	cbz	r0, 800d300 <__swbuf_r+0x12>
 800d2f8:	6a03      	ldr	r3, [r0, #32]
 800d2fa:	b90b      	cbnz	r3, 800d300 <__swbuf_r+0x12>
 800d2fc:	f7ff feec 	bl	800d0d8 <__sinit>
 800d300:	69a3      	ldr	r3, [r4, #24]
 800d302:	60a3      	str	r3, [r4, #8]
 800d304:	89a3      	ldrh	r3, [r4, #12]
 800d306:	071a      	lsls	r2, r3, #28
 800d308:	d501      	bpl.n	800d30e <__swbuf_r+0x20>
 800d30a:	6923      	ldr	r3, [r4, #16]
 800d30c:	b943      	cbnz	r3, 800d320 <__swbuf_r+0x32>
 800d30e:	4621      	mov	r1, r4
 800d310:	4628      	mov	r0, r5
 800d312:	f000 f82b 	bl	800d36c <__swsetup_r>
 800d316:	b118      	cbz	r0, 800d320 <__swbuf_r+0x32>
 800d318:	f04f 37ff 	mov.w	r7, #4294967295
 800d31c:	4638      	mov	r0, r7
 800d31e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d320:	6823      	ldr	r3, [r4, #0]
 800d322:	6922      	ldr	r2, [r4, #16]
 800d324:	1a98      	subs	r0, r3, r2
 800d326:	6963      	ldr	r3, [r4, #20]
 800d328:	b2f6      	uxtb	r6, r6
 800d32a:	4283      	cmp	r3, r0
 800d32c:	4637      	mov	r7, r6
 800d32e:	dc05      	bgt.n	800d33c <__swbuf_r+0x4e>
 800d330:	4621      	mov	r1, r4
 800d332:	4628      	mov	r0, r5
 800d334:	f002 ff18 	bl	8010168 <_fflush_r>
 800d338:	2800      	cmp	r0, #0
 800d33a:	d1ed      	bne.n	800d318 <__swbuf_r+0x2a>
 800d33c:	68a3      	ldr	r3, [r4, #8]
 800d33e:	3b01      	subs	r3, #1
 800d340:	60a3      	str	r3, [r4, #8]
 800d342:	6823      	ldr	r3, [r4, #0]
 800d344:	1c5a      	adds	r2, r3, #1
 800d346:	6022      	str	r2, [r4, #0]
 800d348:	701e      	strb	r6, [r3, #0]
 800d34a:	6962      	ldr	r2, [r4, #20]
 800d34c:	1c43      	adds	r3, r0, #1
 800d34e:	429a      	cmp	r2, r3
 800d350:	d004      	beq.n	800d35c <__swbuf_r+0x6e>
 800d352:	89a3      	ldrh	r3, [r4, #12]
 800d354:	07db      	lsls	r3, r3, #31
 800d356:	d5e1      	bpl.n	800d31c <__swbuf_r+0x2e>
 800d358:	2e0a      	cmp	r6, #10
 800d35a:	d1df      	bne.n	800d31c <__swbuf_r+0x2e>
 800d35c:	4621      	mov	r1, r4
 800d35e:	4628      	mov	r0, r5
 800d360:	f002 ff02 	bl	8010168 <_fflush_r>
 800d364:	2800      	cmp	r0, #0
 800d366:	d0d9      	beq.n	800d31c <__swbuf_r+0x2e>
 800d368:	e7d6      	b.n	800d318 <__swbuf_r+0x2a>
	...

0800d36c <__swsetup_r>:
 800d36c:	b538      	push	{r3, r4, r5, lr}
 800d36e:	4b29      	ldr	r3, [pc, #164]	@ (800d414 <__swsetup_r+0xa8>)
 800d370:	4605      	mov	r5, r0
 800d372:	6818      	ldr	r0, [r3, #0]
 800d374:	460c      	mov	r4, r1
 800d376:	b118      	cbz	r0, 800d380 <__swsetup_r+0x14>
 800d378:	6a03      	ldr	r3, [r0, #32]
 800d37a:	b90b      	cbnz	r3, 800d380 <__swsetup_r+0x14>
 800d37c:	f7ff feac 	bl	800d0d8 <__sinit>
 800d380:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d384:	0719      	lsls	r1, r3, #28
 800d386:	d422      	bmi.n	800d3ce <__swsetup_r+0x62>
 800d388:	06da      	lsls	r2, r3, #27
 800d38a:	d407      	bmi.n	800d39c <__swsetup_r+0x30>
 800d38c:	2209      	movs	r2, #9
 800d38e:	602a      	str	r2, [r5, #0]
 800d390:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d394:	81a3      	strh	r3, [r4, #12]
 800d396:	f04f 30ff 	mov.w	r0, #4294967295
 800d39a:	e033      	b.n	800d404 <__swsetup_r+0x98>
 800d39c:	0758      	lsls	r0, r3, #29
 800d39e:	d512      	bpl.n	800d3c6 <__swsetup_r+0x5a>
 800d3a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d3a2:	b141      	cbz	r1, 800d3b6 <__swsetup_r+0x4a>
 800d3a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d3a8:	4299      	cmp	r1, r3
 800d3aa:	d002      	beq.n	800d3b2 <__swsetup_r+0x46>
 800d3ac:	4628      	mov	r0, r5
 800d3ae:	f000 ff8f 	bl	800e2d0 <_free_r>
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	6363      	str	r3, [r4, #52]	@ 0x34
 800d3b6:	89a3      	ldrh	r3, [r4, #12]
 800d3b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d3bc:	81a3      	strh	r3, [r4, #12]
 800d3be:	2300      	movs	r3, #0
 800d3c0:	6063      	str	r3, [r4, #4]
 800d3c2:	6923      	ldr	r3, [r4, #16]
 800d3c4:	6023      	str	r3, [r4, #0]
 800d3c6:	89a3      	ldrh	r3, [r4, #12]
 800d3c8:	f043 0308 	orr.w	r3, r3, #8
 800d3cc:	81a3      	strh	r3, [r4, #12]
 800d3ce:	6923      	ldr	r3, [r4, #16]
 800d3d0:	b94b      	cbnz	r3, 800d3e6 <__swsetup_r+0x7a>
 800d3d2:	89a3      	ldrh	r3, [r4, #12]
 800d3d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d3d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d3dc:	d003      	beq.n	800d3e6 <__swsetup_r+0x7a>
 800d3de:	4621      	mov	r1, r4
 800d3e0:	4628      	mov	r0, r5
 800d3e2:	f002 ff0f 	bl	8010204 <__smakebuf_r>
 800d3e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d3ea:	f013 0201 	ands.w	r2, r3, #1
 800d3ee:	d00a      	beq.n	800d406 <__swsetup_r+0x9a>
 800d3f0:	2200      	movs	r2, #0
 800d3f2:	60a2      	str	r2, [r4, #8]
 800d3f4:	6962      	ldr	r2, [r4, #20]
 800d3f6:	4252      	negs	r2, r2
 800d3f8:	61a2      	str	r2, [r4, #24]
 800d3fa:	6922      	ldr	r2, [r4, #16]
 800d3fc:	b942      	cbnz	r2, 800d410 <__swsetup_r+0xa4>
 800d3fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d402:	d1c5      	bne.n	800d390 <__swsetup_r+0x24>
 800d404:	bd38      	pop	{r3, r4, r5, pc}
 800d406:	0799      	lsls	r1, r3, #30
 800d408:	bf58      	it	pl
 800d40a:	6962      	ldrpl	r2, [r4, #20]
 800d40c:	60a2      	str	r2, [r4, #8]
 800d40e:	e7f4      	b.n	800d3fa <__swsetup_r+0x8e>
 800d410:	2000      	movs	r0, #0
 800d412:	e7f7      	b.n	800d404 <__swsetup_r+0x98>
 800d414:	2000001c 	.word	0x2000001c

0800d418 <memset>:
 800d418:	4402      	add	r2, r0
 800d41a:	4603      	mov	r3, r0
 800d41c:	4293      	cmp	r3, r2
 800d41e:	d100      	bne.n	800d422 <memset+0xa>
 800d420:	4770      	bx	lr
 800d422:	f803 1b01 	strb.w	r1, [r3], #1
 800d426:	e7f9      	b.n	800d41c <memset+0x4>

0800d428 <strncmp>:
 800d428:	b510      	push	{r4, lr}
 800d42a:	b16a      	cbz	r2, 800d448 <strncmp+0x20>
 800d42c:	3901      	subs	r1, #1
 800d42e:	1884      	adds	r4, r0, r2
 800d430:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d434:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d438:	429a      	cmp	r2, r3
 800d43a:	d103      	bne.n	800d444 <strncmp+0x1c>
 800d43c:	42a0      	cmp	r0, r4
 800d43e:	d001      	beq.n	800d444 <strncmp+0x1c>
 800d440:	2a00      	cmp	r2, #0
 800d442:	d1f5      	bne.n	800d430 <strncmp+0x8>
 800d444:	1ad0      	subs	r0, r2, r3
 800d446:	bd10      	pop	{r4, pc}
 800d448:	4610      	mov	r0, r2
 800d44a:	e7fc      	b.n	800d446 <strncmp+0x1e>

0800d44c <_localeconv_r>:
 800d44c:	4800      	ldr	r0, [pc, #0]	@ (800d450 <_localeconv_r+0x4>)
 800d44e:	4770      	bx	lr
 800d450:	2000015c 	.word	0x2000015c

0800d454 <_close_r>:
 800d454:	b538      	push	{r3, r4, r5, lr}
 800d456:	4d06      	ldr	r5, [pc, #24]	@ (800d470 <_close_r+0x1c>)
 800d458:	2300      	movs	r3, #0
 800d45a:	4604      	mov	r4, r0
 800d45c:	4608      	mov	r0, r1
 800d45e:	602b      	str	r3, [r5, #0]
 800d460:	f7f7 f812 	bl	8004488 <_close>
 800d464:	1c43      	adds	r3, r0, #1
 800d466:	d102      	bne.n	800d46e <_close_r+0x1a>
 800d468:	682b      	ldr	r3, [r5, #0]
 800d46a:	b103      	cbz	r3, 800d46e <_close_r+0x1a>
 800d46c:	6023      	str	r3, [r4, #0]
 800d46e:	bd38      	pop	{r3, r4, r5, pc}
 800d470:	20006060 	.word	0x20006060

0800d474 <_reclaim_reent>:
 800d474:	4b2d      	ldr	r3, [pc, #180]	@ (800d52c <_reclaim_reent+0xb8>)
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	4283      	cmp	r3, r0
 800d47a:	b570      	push	{r4, r5, r6, lr}
 800d47c:	4604      	mov	r4, r0
 800d47e:	d053      	beq.n	800d528 <_reclaim_reent+0xb4>
 800d480:	69c3      	ldr	r3, [r0, #28]
 800d482:	b31b      	cbz	r3, 800d4cc <_reclaim_reent+0x58>
 800d484:	68db      	ldr	r3, [r3, #12]
 800d486:	b163      	cbz	r3, 800d4a2 <_reclaim_reent+0x2e>
 800d488:	2500      	movs	r5, #0
 800d48a:	69e3      	ldr	r3, [r4, #28]
 800d48c:	68db      	ldr	r3, [r3, #12]
 800d48e:	5959      	ldr	r1, [r3, r5]
 800d490:	b9b1      	cbnz	r1, 800d4c0 <_reclaim_reent+0x4c>
 800d492:	3504      	adds	r5, #4
 800d494:	2d80      	cmp	r5, #128	@ 0x80
 800d496:	d1f8      	bne.n	800d48a <_reclaim_reent+0x16>
 800d498:	69e3      	ldr	r3, [r4, #28]
 800d49a:	4620      	mov	r0, r4
 800d49c:	68d9      	ldr	r1, [r3, #12]
 800d49e:	f000 ff17 	bl	800e2d0 <_free_r>
 800d4a2:	69e3      	ldr	r3, [r4, #28]
 800d4a4:	6819      	ldr	r1, [r3, #0]
 800d4a6:	b111      	cbz	r1, 800d4ae <_reclaim_reent+0x3a>
 800d4a8:	4620      	mov	r0, r4
 800d4aa:	f000 ff11 	bl	800e2d0 <_free_r>
 800d4ae:	69e3      	ldr	r3, [r4, #28]
 800d4b0:	689d      	ldr	r5, [r3, #8]
 800d4b2:	b15d      	cbz	r5, 800d4cc <_reclaim_reent+0x58>
 800d4b4:	4629      	mov	r1, r5
 800d4b6:	4620      	mov	r0, r4
 800d4b8:	682d      	ldr	r5, [r5, #0]
 800d4ba:	f000 ff09 	bl	800e2d0 <_free_r>
 800d4be:	e7f8      	b.n	800d4b2 <_reclaim_reent+0x3e>
 800d4c0:	680e      	ldr	r6, [r1, #0]
 800d4c2:	4620      	mov	r0, r4
 800d4c4:	f000 ff04 	bl	800e2d0 <_free_r>
 800d4c8:	4631      	mov	r1, r6
 800d4ca:	e7e1      	b.n	800d490 <_reclaim_reent+0x1c>
 800d4cc:	6961      	ldr	r1, [r4, #20]
 800d4ce:	b111      	cbz	r1, 800d4d6 <_reclaim_reent+0x62>
 800d4d0:	4620      	mov	r0, r4
 800d4d2:	f000 fefd 	bl	800e2d0 <_free_r>
 800d4d6:	69e1      	ldr	r1, [r4, #28]
 800d4d8:	b111      	cbz	r1, 800d4e0 <_reclaim_reent+0x6c>
 800d4da:	4620      	mov	r0, r4
 800d4dc:	f000 fef8 	bl	800e2d0 <_free_r>
 800d4e0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d4e2:	b111      	cbz	r1, 800d4ea <_reclaim_reent+0x76>
 800d4e4:	4620      	mov	r0, r4
 800d4e6:	f000 fef3 	bl	800e2d0 <_free_r>
 800d4ea:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d4ec:	b111      	cbz	r1, 800d4f4 <_reclaim_reent+0x80>
 800d4ee:	4620      	mov	r0, r4
 800d4f0:	f000 feee 	bl	800e2d0 <_free_r>
 800d4f4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d4f6:	b111      	cbz	r1, 800d4fe <_reclaim_reent+0x8a>
 800d4f8:	4620      	mov	r0, r4
 800d4fa:	f000 fee9 	bl	800e2d0 <_free_r>
 800d4fe:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d500:	b111      	cbz	r1, 800d508 <_reclaim_reent+0x94>
 800d502:	4620      	mov	r0, r4
 800d504:	f000 fee4 	bl	800e2d0 <_free_r>
 800d508:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d50a:	b111      	cbz	r1, 800d512 <_reclaim_reent+0x9e>
 800d50c:	4620      	mov	r0, r4
 800d50e:	f000 fedf 	bl	800e2d0 <_free_r>
 800d512:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d514:	b111      	cbz	r1, 800d51c <_reclaim_reent+0xa8>
 800d516:	4620      	mov	r0, r4
 800d518:	f000 feda 	bl	800e2d0 <_free_r>
 800d51c:	6a23      	ldr	r3, [r4, #32]
 800d51e:	b11b      	cbz	r3, 800d528 <_reclaim_reent+0xb4>
 800d520:	4620      	mov	r0, r4
 800d522:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d526:	4718      	bx	r3
 800d528:	bd70      	pop	{r4, r5, r6, pc}
 800d52a:	bf00      	nop
 800d52c:	2000001c 	.word	0x2000001c

0800d530 <_lseek_r>:
 800d530:	b538      	push	{r3, r4, r5, lr}
 800d532:	4d07      	ldr	r5, [pc, #28]	@ (800d550 <_lseek_r+0x20>)
 800d534:	4604      	mov	r4, r0
 800d536:	4608      	mov	r0, r1
 800d538:	4611      	mov	r1, r2
 800d53a:	2200      	movs	r2, #0
 800d53c:	602a      	str	r2, [r5, #0]
 800d53e:	461a      	mov	r2, r3
 800d540:	f7f6 ffc9 	bl	80044d6 <_lseek>
 800d544:	1c43      	adds	r3, r0, #1
 800d546:	d102      	bne.n	800d54e <_lseek_r+0x1e>
 800d548:	682b      	ldr	r3, [r5, #0]
 800d54a:	b103      	cbz	r3, 800d54e <_lseek_r+0x1e>
 800d54c:	6023      	str	r3, [r4, #0]
 800d54e:	bd38      	pop	{r3, r4, r5, pc}
 800d550:	20006060 	.word	0x20006060

0800d554 <_read_r>:
 800d554:	b538      	push	{r3, r4, r5, lr}
 800d556:	4d07      	ldr	r5, [pc, #28]	@ (800d574 <_read_r+0x20>)
 800d558:	4604      	mov	r4, r0
 800d55a:	4608      	mov	r0, r1
 800d55c:	4611      	mov	r1, r2
 800d55e:	2200      	movs	r2, #0
 800d560:	602a      	str	r2, [r5, #0]
 800d562:	461a      	mov	r2, r3
 800d564:	f7f6 ff57 	bl	8004416 <_read>
 800d568:	1c43      	adds	r3, r0, #1
 800d56a:	d102      	bne.n	800d572 <_read_r+0x1e>
 800d56c:	682b      	ldr	r3, [r5, #0]
 800d56e:	b103      	cbz	r3, 800d572 <_read_r+0x1e>
 800d570:	6023      	str	r3, [r4, #0]
 800d572:	bd38      	pop	{r3, r4, r5, pc}
 800d574:	20006060 	.word	0x20006060

0800d578 <_write_r>:
 800d578:	b538      	push	{r3, r4, r5, lr}
 800d57a:	4d07      	ldr	r5, [pc, #28]	@ (800d598 <_write_r+0x20>)
 800d57c:	4604      	mov	r4, r0
 800d57e:	4608      	mov	r0, r1
 800d580:	4611      	mov	r1, r2
 800d582:	2200      	movs	r2, #0
 800d584:	602a      	str	r2, [r5, #0]
 800d586:	461a      	mov	r2, r3
 800d588:	f7f6 ff62 	bl	8004450 <_write>
 800d58c:	1c43      	adds	r3, r0, #1
 800d58e:	d102      	bne.n	800d596 <_write_r+0x1e>
 800d590:	682b      	ldr	r3, [r5, #0]
 800d592:	b103      	cbz	r3, 800d596 <_write_r+0x1e>
 800d594:	6023      	str	r3, [r4, #0]
 800d596:	bd38      	pop	{r3, r4, r5, pc}
 800d598:	20006060 	.word	0x20006060

0800d59c <__errno>:
 800d59c:	4b01      	ldr	r3, [pc, #4]	@ (800d5a4 <__errno+0x8>)
 800d59e:	6818      	ldr	r0, [r3, #0]
 800d5a0:	4770      	bx	lr
 800d5a2:	bf00      	nop
 800d5a4:	2000001c 	.word	0x2000001c

0800d5a8 <__libc_init_array>:
 800d5a8:	b570      	push	{r4, r5, r6, lr}
 800d5aa:	4d0d      	ldr	r5, [pc, #52]	@ (800d5e0 <__libc_init_array+0x38>)
 800d5ac:	4c0d      	ldr	r4, [pc, #52]	@ (800d5e4 <__libc_init_array+0x3c>)
 800d5ae:	1b64      	subs	r4, r4, r5
 800d5b0:	10a4      	asrs	r4, r4, #2
 800d5b2:	2600      	movs	r6, #0
 800d5b4:	42a6      	cmp	r6, r4
 800d5b6:	d109      	bne.n	800d5cc <__libc_init_array+0x24>
 800d5b8:	4d0b      	ldr	r5, [pc, #44]	@ (800d5e8 <__libc_init_array+0x40>)
 800d5ba:	4c0c      	ldr	r4, [pc, #48]	@ (800d5ec <__libc_init_array+0x44>)
 800d5bc:	f004 fa26 	bl	8011a0c <_init>
 800d5c0:	1b64      	subs	r4, r4, r5
 800d5c2:	10a4      	asrs	r4, r4, #2
 800d5c4:	2600      	movs	r6, #0
 800d5c6:	42a6      	cmp	r6, r4
 800d5c8:	d105      	bne.n	800d5d6 <__libc_init_array+0x2e>
 800d5ca:	bd70      	pop	{r4, r5, r6, pc}
 800d5cc:	f855 3b04 	ldr.w	r3, [r5], #4
 800d5d0:	4798      	blx	r3
 800d5d2:	3601      	adds	r6, #1
 800d5d4:	e7ee      	b.n	800d5b4 <__libc_init_array+0xc>
 800d5d6:	f855 3b04 	ldr.w	r3, [r5], #4
 800d5da:	4798      	blx	r3
 800d5dc:	3601      	adds	r6, #1
 800d5de:	e7f2      	b.n	800d5c6 <__libc_init_array+0x1e>
 800d5e0:	080124a4 	.word	0x080124a4
 800d5e4:	080124a4 	.word	0x080124a4
 800d5e8:	080124a4 	.word	0x080124a4
 800d5ec:	080124a8 	.word	0x080124a8

0800d5f0 <__retarget_lock_init_recursive>:
 800d5f0:	4770      	bx	lr

0800d5f2 <__retarget_lock_acquire_recursive>:
 800d5f2:	4770      	bx	lr

0800d5f4 <__retarget_lock_release_recursive>:
 800d5f4:	4770      	bx	lr

0800d5f6 <memcpy>:
 800d5f6:	440a      	add	r2, r1
 800d5f8:	4291      	cmp	r1, r2
 800d5fa:	f100 33ff 	add.w	r3, r0, #4294967295
 800d5fe:	d100      	bne.n	800d602 <memcpy+0xc>
 800d600:	4770      	bx	lr
 800d602:	b510      	push	{r4, lr}
 800d604:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d608:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d60c:	4291      	cmp	r1, r2
 800d60e:	d1f9      	bne.n	800d604 <memcpy+0xe>
 800d610:	bd10      	pop	{r4, pc}
	...

0800d614 <nanf>:
 800d614:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d61c <nanf+0x8>
 800d618:	4770      	bx	lr
 800d61a:	bf00      	nop
 800d61c:	7fc00000 	.word	0x7fc00000

0800d620 <quorem>:
 800d620:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d624:	6903      	ldr	r3, [r0, #16]
 800d626:	690c      	ldr	r4, [r1, #16]
 800d628:	42a3      	cmp	r3, r4
 800d62a:	4607      	mov	r7, r0
 800d62c:	db7e      	blt.n	800d72c <quorem+0x10c>
 800d62e:	3c01      	subs	r4, #1
 800d630:	f101 0814 	add.w	r8, r1, #20
 800d634:	00a3      	lsls	r3, r4, #2
 800d636:	f100 0514 	add.w	r5, r0, #20
 800d63a:	9300      	str	r3, [sp, #0]
 800d63c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d640:	9301      	str	r3, [sp, #4]
 800d642:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d646:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d64a:	3301      	adds	r3, #1
 800d64c:	429a      	cmp	r2, r3
 800d64e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d652:	fbb2 f6f3 	udiv	r6, r2, r3
 800d656:	d32e      	bcc.n	800d6b6 <quorem+0x96>
 800d658:	f04f 0a00 	mov.w	sl, #0
 800d65c:	46c4      	mov	ip, r8
 800d65e:	46ae      	mov	lr, r5
 800d660:	46d3      	mov	fp, sl
 800d662:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d666:	b298      	uxth	r0, r3
 800d668:	fb06 a000 	mla	r0, r6, r0, sl
 800d66c:	0c02      	lsrs	r2, r0, #16
 800d66e:	0c1b      	lsrs	r3, r3, #16
 800d670:	fb06 2303 	mla	r3, r6, r3, r2
 800d674:	f8de 2000 	ldr.w	r2, [lr]
 800d678:	b280      	uxth	r0, r0
 800d67a:	b292      	uxth	r2, r2
 800d67c:	1a12      	subs	r2, r2, r0
 800d67e:	445a      	add	r2, fp
 800d680:	f8de 0000 	ldr.w	r0, [lr]
 800d684:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d688:	b29b      	uxth	r3, r3
 800d68a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d68e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d692:	b292      	uxth	r2, r2
 800d694:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d698:	45e1      	cmp	r9, ip
 800d69a:	f84e 2b04 	str.w	r2, [lr], #4
 800d69e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d6a2:	d2de      	bcs.n	800d662 <quorem+0x42>
 800d6a4:	9b00      	ldr	r3, [sp, #0]
 800d6a6:	58eb      	ldr	r3, [r5, r3]
 800d6a8:	b92b      	cbnz	r3, 800d6b6 <quorem+0x96>
 800d6aa:	9b01      	ldr	r3, [sp, #4]
 800d6ac:	3b04      	subs	r3, #4
 800d6ae:	429d      	cmp	r5, r3
 800d6b0:	461a      	mov	r2, r3
 800d6b2:	d32f      	bcc.n	800d714 <quorem+0xf4>
 800d6b4:	613c      	str	r4, [r7, #16]
 800d6b6:	4638      	mov	r0, r7
 800d6b8:	f001 f9c6 	bl	800ea48 <__mcmp>
 800d6bc:	2800      	cmp	r0, #0
 800d6be:	db25      	blt.n	800d70c <quorem+0xec>
 800d6c0:	4629      	mov	r1, r5
 800d6c2:	2000      	movs	r0, #0
 800d6c4:	f858 2b04 	ldr.w	r2, [r8], #4
 800d6c8:	f8d1 c000 	ldr.w	ip, [r1]
 800d6cc:	fa1f fe82 	uxth.w	lr, r2
 800d6d0:	fa1f f38c 	uxth.w	r3, ip
 800d6d4:	eba3 030e 	sub.w	r3, r3, lr
 800d6d8:	4403      	add	r3, r0
 800d6da:	0c12      	lsrs	r2, r2, #16
 800d6dc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d6e0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d6e4:	b29b      	uxth	r3, r3
 800d6e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d6ea:	45c1      	cmp	r9, r8
 800d6ec:	f841 3b04 	str.w	r3, [r1], #4
 800d6f0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d6f4:	d2e6      	bcs.n	800d6c4 <quorem+0xa4>
 800d6f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d6fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d6fe:	b922      	cbnz	r2, 800d70a <quorem+0xea>
 800d700:	3b04      	subs	r3, #4
 800d702:	429d      	cmp	r5, r3
 800d704:	461a      	mov	r2, r3
 800d706:	d30b      	bcc.n	800d720 <quorem+0x100>
 800d708:	613c      	str	r4, [r7, #16]
 800d70a:	3601      	adds	r6, #1
 800d70c:	4630      	mov	r0, r6
 800d70e:	b003      	add	sp, #12
 800d710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d714:	6812      	ldr	r2, [r2, #0]
 800d716:	3b04      	subs	r3, #4
 800d718:	2a00      	cmp	r2, #0
 800d71a:	d1cb      	bne.n	800d6b4 <quorem+0x94>
 800d71c:	3c01      	subs	r4, #1
 800d71e:	e7c6      	b.n	800d6ae <quorem+0x8e>
 800d720:	6812      	ldr	r2, [r2, #0]
 800d722:	3b04      	subs	r3, #4
 800d724:	2a00      	cmp	r2, #0
 800d726:	d1ef      	bne.n	800d708 <quorem+0xe8>
 800d728:	3c01      	subs	r4, #1
 800d72a:	e7ea      	b.n	800d702 <quorem+0xe2>
 800d72c:	2000      	movs	r0, #0
 800d72e:	e7ee      	b.n	800d70e <quorem+0xee>

0800d730 <_dtoa_r>:
 800d730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d734:	69c7      	ldr	r7, [r0, #28]
 800d736:	b097      	sub	sp, #92	@ 0x5c
 800d738:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d73c:	ec55 4b10 	vmov	r4, r5, d0
 800d740:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d742:	9107      	str	r1, [sp, #28]
 800d744:	4681      	mov	r9, r0
 800d746:	920c      	str	r2, [sp, #48]	@ 0x30
 800d748:	9311      	str	r3, [sp, #68]	@ 0x44
 800d74a:	b97f      	cbnz	r7, 800d76c <_dtoa_r+0x3c>
 800d74c:	2010      	movs	r0, #16
 800d74e:	f000 fe09 	bl	800e364 <malloc>
 800d752:	4602      	mov	r2, r0
 800d754:	f8c9 001c 	str.w	r0, [r9, #28]
 800d758:	b920      	cbnz	r0, 800d764 <_dtoa_r+0x34>
 800d75a:	4ba9      	ldr	r3, [pc, #676]	@ (800da00 <_dtoa_r+0x2d0>)
 800d75c:	21ef      	movs	r1, #239	@ 0xef
 800d75e:	48a9      	ldr	r0, [pc, #676]	@ (800da04 <_dtoa_r+0x2d4>)
 800d760:	f002 fde2 	bl	8010328 <__assert_func>
 800d764:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d768:	6007      	str	r7, [r0, #0]
 800d76a:	60c7      	str	r7, [r0, #12]
 800d76c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d770:	6819      	ldr	r1, [r3, #0]
 800d772:	b159      	cbz	r1, 800d78c <_dtoa_r+0x5c>
 800d774:	685a      	ldr	r2, [r3, #4]
 800d776:	604a      	str	r2, [r1, #4]
 800d778:	2301      	movs	r3, #1
 800d77a:	4093      	lsls	r3, r2
 800d77c:	608b      	str	r3, [r1, #8]
 800d77e:	4648      	mov	r0, r9
 800d780:	f000 fee6 	bl	800e550 <_Bfree>
 800d784:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d788:	2200      	movs	r2, #0
 800d78a:	601a      	str	r2, [r3, #0]
 800d78c:	1e2b      	subs	r3, r5, #0
 800d78e:	bfb9      	ittee	lt
 800d790:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d794:	9305      	strlt	r3, [sp, #20]
 800d796:	2300      	movge	r3, #0
 800d798:	6033      	strge	r3, [r6, #0]
 800d79a:	9f05      	ldr	r7, [sp, #20]
 800d79c:	4b9a      	ldr	r3, [pc, #616]	@ (800da08 <_dtoa_r+0x2d8>)
 800d79e:	bfbc      	itt	lt
 800d7a0:	2201      	movlt	r2, #1
 800d7a2:	6032      	strlt	r2, [r6, #0]
 800d7a4:	43bb      	bics	r3, r7
 800d7a6:	d112      	bne.n	800d7ce <_dtoa_r+0x9e>
 800d7a8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d7aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d7ae:	6013      	str	r3, [r2, #0]
 800d7b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d7b4:	4323      	orrs	r3, r4
 800d7b6:	f000 855a 	beq.w	800e26e <_dtoa_r+0xb3e>
 800d7ba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d7bc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800da1c <_dtoa_r+0x2ec>
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	f000 855c 	beq.w	800e27e <_dtoa_r+0xb4e>
 800d7c6:	f10a 0303 	add.w	r3, sl, #3
 800d7ca:	f000 bd56 	b.w	800e27a <_dtoa_r+0xb4a>
 800d7ce:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d7d2:	2200      	movs	r2, #0
 800d7d4:	ec51 0b17 	vmov	r0, r1, d7
 800d7d8:	2300      	movs	r3, #0
 800d7da:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800d7de:	f7f3 f99b 	bl	8000b18 <__aeabi_dcmpeq>
 800d7e2:	4680      	mov	r8, r0
 800d7e4:	b158      	cbz	r0, 800d7fe <_dtoa_r+0xce>
 800d7e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d7e8:	2301      	movs	r3, #1
 800d7ea:	6013      	str	r3, [r2, #0]
 800d7ec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d7ee:	b113      	cbz	r3, 800d7f6 <_dtoa_r+0xc6>
 800d7f0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d7f2:	4b86      	ldr	r3, [pc, #536]	@ (800da0c <_dtoa_r+0x2dc>)
 800d7f4:	6013      	str	r3, [r2, #0]
 800d7f6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800da20 <_dtoa_r+0x2f0>
 800d7fa:	f000 bd40 	b.w	800e27e <_dtoa_r+0xb4e>
 800d7fe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d802:	aa14      	add	r2, sp, #80	@ 0x50
 800d804:	a915      	add	r1, sp, #84	@ 0x54
 800d806:	4648      	mov	r0, r9
 800d808:	f001 fa3e 	bl	800ec88 <__d2b>
 800d80c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d810:	9002      	str	r0, [sp, #8]
 800d812:	2e00      	cmp	r6, #0
 800d814:	d078      	beq.n	800d908 <_dtoa_r+0x1d8>
 800d816:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d818:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d81c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d820:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d824:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d828:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d82c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d830:	4619      	mov	r1, r3
 800d832:	2200      	movs	r2, #0
 800d834:	4b76      	ldr	r3, [pc, #472]	@ (800da10 <_dtoa_r+0x2e0>)
 800d836:	f7f2 fd4f 	bl	80002d8 <__aeabi_dsub>
 800d83a:	a36b      	add	r3, pc, #428	@ (adr r3, 800d9e8 <_dtoa_r+0x2b8>)
 800d83c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d840:	f7f2 ff02 	bl	8000648 <__aeabi_dmul>
 800d844:	a36a      	add	r3, pc, #424	@ (adr r3, 800d9f0 <_dtoa_r+0x2c0>)
 800d846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d84a:	f7f2 fd47 	bl	80002dc <__adddf3>
 800d84e:	4604      	mov	r4, r0
 800d850:	4630      	mov	r0, r6
 800d852:	460d      	mov	r5, r1
 800d854:	f7f2 fe8e 	bl	8000574 <__aeabi_i2d>
 800d858:	a367      	add	r3, pc, #412	@ (adr r3, 800d9f8 <_dtoa_r+0x2c8>)
 800d85a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d85e:	f7f2 fef3 	bl	8000648 <__aeabi_dmul>
 800d862:	4602      	mov	r2, r0
 800d864:	460b      	mov	r3, r1
 800d866:	4620      	mov	r0, r4
 800d868:	4629      	mov	r1, r5
 800d86a:	f7f2 fd37 	bl	80002dc <__adddf3>
 800d86e:	4604      	mov	r4, r0
 800d870:	460d      	mov	r5, r1
 800d872:	f7f3 f999 	bl	8000ba8 <__aeabi_d2iz>
 800d876:	2200      	movs	r2, #0
 800d878:	4607      	mov	r7, r0
 800d87a:	2300      	movs	r3, #0
 800d87c:	4620      	mov	r0, r4
 800d87e:	4629      	mov	r1, r5
 800d880:	f7f3 f954 	bl	8000b2c <__aeabi_dcmplt>
 800d884:	b140      	cbz	r0, 800d898 <_dtoa_r+0x168>
 800d886:	4638      	mov	r0, r7
 800d888:	f7f2 fe74 	bl	8000574 <__aeabi_i2d>
 800d88c:	4622      	mov	r2, r4
 800d88e:	462b      	mov	r3, r5
 800d890:	f7f3 f942 	bl	8000b18 <__aeabi_dcmpeq>
 800d894:	b900      	cbnz	r0, 800d898 <_dtoa_r+0x168>
 800d896:	3f01      	subs	r7, #1
 800d898:	2f16      	cmp	r7, #22
 800d89a:	d852      	bhi.n	800d942 <_dtoa_r+0x212>
 800d89c:	4b5d      	ldr	r3, [pc, #372]	@ (800da14 <_dtoa_r+0x2e4>)
 800d89e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d8a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d8aa:	f7f3 f93f 	bl	8000b2c <__aeabi_dcmplt>
 800d8ae:	2800      	cmp	r0, #0
 800d8b0:	d049      	beq.n	800d946 <_dtoa_r+0x216>
 800d8b2:	3f01      	subs	r7, #1
 800d8b4:	2300      	movs	r3, #0
 800d8b6:	9310      	str	r3, [sp, #64]	@ 0x40
 800d8b8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d8ba:	1b9b      	subs	r3, r3, r6
 800d8bc:	1e5a      	subs	r2, r3, #1
 800d8be:	bf45      	ittet	mi
 800d8c0:	f1c3 0301 	rsbmi	r3, r3, #1
 800d8c4:	9300      	strmi	r3, [sp, #0]
 800d8c6:	2300      	movpl	r3, #0
 800d8c8:	2300      	movmi	r3, #0
 800d8ca:	9206      	str	r2, [sp, #24]
 800d8cc:	bf54      	ite	pl
 800d8ce:	9300      	strpl	r3, [sp, #0]
 800d8d0:	9306      	strmi	r3, [sp, #24]
 800d8d2:	2f00      	cmp	r7, #0
 800d8d4:	db39      	blt.n	800d94a <_dtoa_r+0x21a>
 800d8d6:	9b06      	ldr	r3, [sp, #24]
 800d8d8:	970d      	str	r7, [sp, #52]	@ 0x34
 800d8da:	443b      	add	r3, r7
 800d8dc:	9306      	str	r3, [sp, #24]
 800d8de:	2300      	movs	r3, #0
 800d8e0:	9308      	str	r3, [sp, #32]
 800d8e2:	9b07      	ldr	r3, [sp, #28]
 800d8e4:	2b09      	cmp	r3, #9
 800d8e6:	d863      	bhi.n	800d9b0 <_dtoa_r+0x280>
 800d8e8:	2b05      	cmp	r3, #5
 800d8ea:	bfc4      	itt	gt
 800d8ec:	3b04      	subgt	r3, #4
 800d8ee:	9307      	strgt	r3, [sp, #28]
 800d8f0:	9b07      	ldr	r3, [sp, #28]
 800d8f2:	f1a3 0302 	sub.w	r3, r3, #2
 800d8f6:	bfcc      	ite	gt
 800d8f8:	2400      	movgt	r4, #0
 800d8fa:	2401      	movle	r4, #1
 800d8fc:	2b03      	cmp	r3, #3
 800d8fe:	d863      	bhi.n	800d9c8 <_dtoa_r+0x298>
 800d900:	e8df f003 	tbb	[pc, r3]
 800d904:	2b375452 	.word	0x2b375452
 800d908:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d90c:	441e      	add	r6, r3
 800d90e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d912:	2b20      	cmp	r3, #32
 800d914:	bfc1      	itttt	gt
 800d916:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d91a:	409f      	lslgt	r7, r3
 800d91c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d920:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d924:	bfd6      	itet	le
 800d926:	f1c3 0320 	rsble	r3, r3, #32
 800d92a:	ea47 0003 	orrgt.w	r0, r7, r3
 800d92e:	fa04 f003 	lslle.w	r0, r4, r3
 800d932:	f7f2 fe0f 	bl	8000554 <__aeabi_ui2d>
 800d936:	2201      	movs	r2, #1
 800d938:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d93c:	3e01      	subs	r6, #1
 800d93e:	9212      	str	r2, [sp, #72]	@ 0x48
 800d940:	e776      	b.n	800d830 <_dtoa_r+0x100>
 800d942:	2301      	movs	r3, #1
 800d944:	e7b7      	b.n	800d8b6 <_dtoa_r+0x186>
 800d946:	9010      	str	r0, [sp, #64]	@ 0x40
 800d948:	e7b6      	b.n	800d8b8 <_dtoa_r+0x188>
 800d94a:	9b00      	ldr	r3, [sp, #0]
 800d94c:	1bdb      	subs	r3, r3, r7
 800d94e:	9300      	str	r3, [sp, #0]
 800d950:	427b      	negs	r3, r7
 800d952:	9308      	str	r3, [sp, #32]
 800d954:	2300      	movs	r3, #0
 800d956:	930d      	str	r3, [sp, #52]	@ 0x34
 800d958:	e7c3      	b.n	800d8e2 <_dtoa_r+0x1b2>
 800d95a:	2301      	movs	r3, #1
 800d95c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d95e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d960:	eb07 0b03 	add.w	fp, r7, r3
 800d964:	f10b 0301 	add.w	r3, fp, #1
 800d968:	2b01      	cmp	r3, #1
 800d96a:	9303      	str	r3, [sp, #12]
 800d96c:	bfb8      	it	lt
 800d96e:	2301      	movlt	r3, #1
 800d970:	e006      	b.n	800d980 <_dtoa_r+0x250>
 800d972:	2301      	movs	r3, #1
 800d974:	9309      	str	r3, [sp, #36]	@ 0x24
 800d976:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d978:	2b00      	cmp	r3, #0
 800d97a:	dd28      	ble.n	800d9ce <_dtoa_r+0x29e>
 800d97c:	469b      	mov	fp, r3
 800d97e:	9303      	str	r3, [sp, #12]
 800d980:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d984:	2100      	movs	r1, #0
 800d986:	2204      	movs	r2, #4
 800d988:	f102 0514 	add.w	r5, r2, #20
 800d98c:	429d      	cmp	r5, r3
 800d98e:	d926      	bls.n	800d9de <_dtoa_r+0x2ae>
 800d990:	6041      	str	r1, [r0, #4]
 800d992:	4648      	mov	r0, r9
 800d994:	f000 fd9c 	bl	800e4d0 <_Balloc>
 800d998:	4682      	mov	sl, r0
 800d99a:	2800      	cmp	r0, #0
 800d99c:	d142      	bne.n	800da24 <_dtoa_r+0x2f4>
 800d99e:	4b1e      	ldr	r3, [pc, #120]	@ (800da18 <_dtoa_r+0x2e8>)
 800d9a0:	4602      	mov	r2, r0
 800d9a2:	f240 11af 	movw	r1, #431	@ 0x1af
 800d9a6:	e6da      	b.n	800d75e <_dtoa_r+0x2e>
 800d9a8:	2300      	movs	r3, #0
 800d9aa:	e7e3      	b.n	800d974 <_dtoa_r+0x244>
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	e7d5      	b.n	800d95c <_dtoa_r+0x22c>
 800d9b0:	2401      	movs	r4, #1
 800d9b2:	2300      	movs	r3, #0
 800d9b4:	9307      	str	r3, [sp, #28]
 800d9b6:	9409      	str	r4, [sp, #36]	@ 0x24
 800d9b8:	f04f 3bff 	mov.w	fp, #4294967295
 800d9bc:	2200      	movs	r2, #0
 800d9be:	f8cd b00c 	str.w	fp, [sp, #12]
 800d9c2:	2312      	movs	r3, #18
 800d9c4:	920c      	str	r2, [sp, #48]	@ 0x30
 800d9c6:	e7db      	b.n	800d980 <_dtoa_r+0x250>
 800d9c8:	2301      	movs	r3, #1
 800d9ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800d9cc:	e7f4      	b.n	800d9b8 <_dtoa_r+0x288>
 800d9ce:	f04f 0b01 	mov.w	fp, #1
 800d9d2:	f8cd b00c 	str.w	fp, [sp, #12]
 800d9d6:	465b      	mov	r3, fp
 800d9d8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800d9dc:	e7d0      	b.n	800d980 <_dtoa_r+0x250>
 800d9de:	3101      	adds	r1, #1
 800d9e0:	0052      	lsls	r2, r2, #1
 800d9e2:	e7d1      	b.n	800d988 <_dtoa_r+0x258>
 800d9e4:	f3af 8000 	nop.w
 800d9e8:	636f4361 	.word	0x636f4361
 800d9ec:	3fd287a7 	.word	0x3fd287a7
 800d9f0:	8b60c8b3 	.word	0x8b60c8b3
 800d9f4:	3fc68a28 	.word	0x3fc68a28
 800d9f8:	509f79fb 	.word	0x509f79fb
 800d9fc:	3fd34413 	.word	0x3fd34413
 800da00:	08011cca 	.word	0x08011cca
 800da04:	08011ce1 	.word	0x08011ce1
 800da08:	7ff00000 	.word	0x7ff00000
 800da0c:	08011c95 	.word	0x08011c95
 800da10:	3ff80000 	.word	0x3ff80000
 800da14:	08011e90 	.word	0x08011e90
 800da18:	08011d39 	.word	0x08011d39
 800da1c:	08011cc6 	.word	0x08011cc6
 800da20:	08011c94 	.word	0x08011c94
 800da24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800da28:	6018      	str	r0, [r3, #0]
 800da2a:	9b03      	ldr	r3, [sp, #12]
 800da2c:	2b0e      	cmp	r3, #14
 800da2e:	f200 80a1 	bhi.w	800db74 <_dtoa_r+0x444>
 800da32:	2c00      	cmp	r4, #0
 800da34:	f000 809e 	beq.w	800db74 <_dtoa_r+0x444>
 800da38:	2f00      	cmp	r7, #0
 800da3a:	dd33      	ble.n	800daa4 <_dtoa_r+0x374>
 800da3c:	4b9c      	ldr	r3, [pc, #624]	@ (800dcb0 <_dtoa_r+0x580>)
 800da3e:	f007 020f 	and.w	r2, r7, #15
 800da42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800da46:	ed93 7b00 	vldr	d7, [r3]
 800da4a:	05f8      	lsls	r0, r7, #23
 800da4c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800da50:	ea4f 1427 	mov.w	r4, r7, asr #4
 800da54:	d516      	bpl.n	800da84 <_dtoa_r+0x354>
 800da56:	4b97      	ldr	r3, [pc, #604]	@ (800dcb4 <_dtoa_r+0x584>)
 800da58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800da5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800da60:	f7f2 ff1c 	bl	800089c <__aeabi_ddiv>
 800da64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800da68:	f004 040f 	and.w	r4, r4, #15
 800da6c:	2603      	movs	r6, #3
 800da6e:	4d91      	ldr	r5, [pc, #580]	@ (800dcb4 <_dtoa_r+0x584>)
 800da70:	b954      	cbnz	r4, 800da88 <_dtoa_r+0x358>
 800da72:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800da76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800da7a:	f7f2 ff0f 	bl	800089c <__aeabi_ddiv>
 800da7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800da82:	e028      	b.n	800dad6 <_dtoa_r+0x3a6>
 800da84:	2602      	movs	r6, #2
 800da86:	e7f2      	b.n	800da6e <_dtoa_r+0x33e>
 800da88:	07e1      	lsls	r1, r4, #31
 800da8a:	d508      	bpl.n	800da9e <_dtoa_r+0x36e>
 800da8c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800da90:	e9d5 2300 	ldrd	r2, r3, [r5]
 800da94:	f7f2 fdd8 	bl	8000648 <__aeabi_dmul>
 800da98:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800da9c:	3601      	adds	r6, #1
 800da9e:	1064      	asrs	r4, r4, #1
 800daa0:	3508      	adds	r5, #8
 800daa2:	e7e5      	b.n	800da70 <_dtoa_r+0x340>
 800daa4:	f000 80af 	beq.w	800dc06 <_dtoa_r+0x4d6>
 800daa8:	427c      	negs	r4, r7
 800daaa:	4b81      	ldr	r3, [pc, #516]	@ (800dcb0 <_dtoa_r+0x580>)
 800daac:	4d81      	ldr	r5, [pc, #516]	@ (800dcb4 <_dtoa_r+0x584>)
 800daae:	f004 020f 	and.w	r2, r4, #15
 800dab2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dabe:	f7f2 fdc3 	bl	8000648 <__aeabi_dmul>
 800dac2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dac6:	1124      	asrs	r4, r4, #4
 800dac8:	2300      	movs	r3, #0
 800daca:	2602      	movs	r6, #2
 800dacc:	2c00      	cmp	r4, #0
 800dace:	f040 808f 	bne.w	800dbf0 <_dtoa_r+0x4c0>
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d1d3      	bne.n	800da7e <_dtoa_r+0x34e>
 800dad6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dad8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	f000 8094 	beq.w	800dc0a <_dtoa_r+0x4da>
 800dae2:	4b75      	ldr	r3, [pc, #468]	@ (800dcb8 <_dtoa_r+0x588>)
 800dae4:	2200      	movs	r2, #0
 800dae6:	4620      	mov	r0, r4
 800dae8:	4629      	mov	r1, r5
 800daea:	f7f3 f81f 	bl	8000b2c <__aeabi_dcmplt>
 800daee:	2800      	cmp	r0, #0
 800daf0:	f000 808b 	beq.w	800dc0a <_dtoa_r+0x4da>
 800daf4:	9b03      	ldr	r3, [sp, #12]
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	f000 8087 	beq.w	800dc0a <_dtoa_r+0x4da>
 800dafc:	f1bb 0f00 	cmp.w	fp, #0
 800db00:	dd34      	ble.n	800db6c <_dtoa_r+0x43c>
 800db02:	4620      	mov	r0, r4
 800db04:	4b6d      	ldr	r3, [pc, #436]	@ (800dcbc <_dtoa_r+0x58c>)
 800db06:	2200      	movs	r2, #0
 800db08:	4629      	mov	r1, r5
 800db0a:	f7f2 fd9d 	bl	8000648 <__aeabi_dmul>
 800db0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800db12:	f107 38ff 	add.w	r8, r7, #4294967295
 800db16:	3601      	adds	r6, #1
 800db18:	465c      	mov	r4, fp
 800db1a:	4630      	mov	r0, r6
 800db1c:	f7f2 fd2a 	bl	8000574 <__aeabi_i2d>
 800db20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800db24:	f7f2 fd90 	bl	8000648 <__aeabi_dmul>
 800db28:	4b65      	ldr	r3, [pc, #404]	@ (800dcc0 <_dtoa_r+0x590>)
 800db2a:	2200      	movs	r2, #0
 800db2c:	f7f2 fbd6 	bl	80002dc <__adddf3>
 800db30:	4605      	mov	r5, r0
 800db32:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800db36:	2c00      	cmp	r4, #0
 800db38:	d16a      	bne.n	800dc10 <_dtoa_r+0x4e0>
 800db3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db3e:	4b61      	ldr	r3, [pc, #388]	@ (800dcc4 <_dtoa_r+0x594>)
 800db40:	2200      	movs	r2, #0
 800db42:	f7f2 fbc9 	bl	80002d8 <__aeabi_dsub>
 800db46:	4602      	mov	r2, r0
 800db48:	460b      	mov	r3, r1
 800db4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800db4e:	462a      	mov	r2, r5
 800db50:	4633      	mov	r3, r6
 800db52:	f7f3 f809 	bl	8000b68 <__aeabi_dcmpgt>
 800db56:	2800      	cmp	r0, #0
 800db58:	f040 8298 	bne.w	800e08c <_dtoa_r+0x95c>
 800db5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db60:	462a      	mov	r2, r5
 800db62:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800db66:	f7f2 ffe1 	bl	8000b2c <__aeabi_dcmplt>
 800db6a:	bb38      	cbnz	r0, 800dbbc <_dtoa_r+0x48c>
 800db6c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800db70:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800db74:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800db76:	2b00      	cmp	r3, #0
 800db78:	f2c0 8157 	blt.w	800de2a <_dtoa_r+0x6fa>
 800db7c:	2f0e      	cmp	r7, #14
 800db7e:	f300 8154 	bgt.w	800de2a <_dtoa_r+0x6fa>
 800db82:	4b4b      	ldr	r3, [pc, #300]	@ (800dcb0 <_dtoa_r+0x580>)
 800db84:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800db88:	ed93 7b00 	vldr	d7, [r3]
 800db8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800db8e:	2b00      	cmp	r3, #0
 800db90:	ed8d 7b00 	vstr	d7, [sp]
 800db94:	f280 80e5 	bge.w	800dd62 <_dtoa_r+0x632>
 800db98:	9b03      	ldr	r3, [sp, #12]
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	f300 80e1 	bgt.w	800dd62 <_dtoa_r+0x632>
 800dba0:	d10c      	bne.n	800dbbc <_dtoa_r+0x48c>
 800dba2:	4b48      	ldr	r3, [pc, #288]	@ (800dcc4 <_dtoa_r+0x594>)
 800dba4:	2200      	movs	r2, #0
 800dba6:	ec51 0b17 	vmov	r0, r1, d7
 800dbaa:	f7f2 fd4d 	bl	8000648 <__aeabi_dmul>
 800dbae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dbb2:	f7f2 ffcf 	bl	8000b54 <__aeabi_dcmpge>
 800dbb6:	2800      	cmp	r0, #0
 800dbb8:	f000 8266 	beq.w	800e088 <_dtoa_r+0x958>
 800dbbc:	2400      	movs	r4, #0
 800dbbe:	4625      	mov	r5, r4
 800dbc0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dbc2:	4656      	mov	r6, sl
 800dbc4:	ea6f 0803 	mvn.w	r8, r3
 800dbc8:	2700      	movs	r7, #0
 800dbca:	4621      	mov	r1, r4
 800dbcc:	4648      	mov	r0, r9
 800dbce:	f000 fcbf 	bl	800e550 <_Bfree>
 800dbd2:	2d00      	cmp	r5, #0
 800dbd4:	f000 80bd 	beq.w	800dd52 <_dtoa_r+0x622>
 800dbd8:	b12f      	cbz	r7, 800dbe6 <_dtoa_r+0x4b6>
 800dbda:	42af      	cmp	r7, r5
 800dbdc:	d003      	beq.n	800dbe6 <_dtoa_r+0x4b6>
 800dbde:	4639      	mov	r1, r7
 800dbe0:	4648      	mov	r0, r9
 800dbe2:	f000 fcb5 	bl	800e550 <_Bfree>
 800dbe6:	4629      	mov	r1, r5
 800dbe8:	4648      	mov	r0, r9
 800dbea:	f000 fcb1 	bl	800e550 <_Bfree>
 800dbee:	e0b0      	b.n	800dd52 <_dtoa_r+0x622>
 800dbf0:	07e2      	lsls	r2, r4, #31
 800dbf2:	d505      	bpl.n	800dc00 <_dtoa_r+0x4d0>
 800dbf4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dbf8:	f7f2 fd26 	bl	8000648 <__aeabi_dmul>
 800dbfc:	3601      	adds	r6, #1
 800dbfe:	2301      	movs	r3, #1
 800dc00:	1064      	asrs	r4, r4, #1
 800dc02:	3508      	adds	r5, #8
 800dc04:	e762      	b.n	800dacc <_dtoa_r+0x39c>
 800dc06:	2602      	movs	r6, #2
 800dc08:	e765      	b.n	800dad6 <_dtoa_r+0x3a6>
 800dc0a:	9c03      	ldr	r4, [sp, #12]
 800dc0c:	46b8      	mov	r8, r7
 800dc0e:	e784      	b.n	800db1a <_dtoa_r+0x3ea>
 800dc10:	4b27      	ldr	r3, [pc, #156]	@ (800dcb0 <_dtoa_r+0x580>)
 800dc12:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dc14:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dc18:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dc1c:	4454      	add	r4, sl
 800dc1e:	2900      	cmp	r1, #0
 800dc20:	d054      	beq.n	800dccc <_dtoa_r+0x59c>
 800dc22:	4929      	ldr	r1, [pc, #164]	@ (800dcc8 <_dtoa_r+0x598>)
 800dc24:	2000      	movs	r0, #0
 800dc26:	f7f2 fe39 	bl	800089c <__aeabi_ddiv>
 800dc2a:	4633      	mov	r3, r6
 800dc2c:	462a      	mov	r2, r5
 800dc2e:	f7f2 fb53 	bl	80002d8 <__aeabi_dsub>
 800dc32:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dc36:	4656      	mov	r6, sl
 800dc38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dc3c:	f7f2 ffb4 	bl	8000ba8 <__aeabi_d2iz>
 800dc40:	4605      	mov	r5, r0
 800dc42:	f7f2 fc97 	bl	8000574 <__aeabi_i2d>
 800dc46:	4602      	mov	r2, r0
 800dc48:	460b      	mov	r3, r1
 800dc4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dc4e:	f7f2 fb43 	bl	80002d8 <__aeabi_dsub>
 800dc52:	3530      	adds	r5, #48	@ 0x30
 800dc54:	4602      	mov	r2, r0
 800dc56:	460b      	mov	r3, r1
 800dc58:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dc5c:	f806 5b01 	strb.w	r5, [r6], #1
 800dc60:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dc64:	f7f2 ff62 	bl	8000b2c <__aeabi_dcmplt>
 800dc68:	2800      	cmp	r0, #0
 800dc6a:	d172      	bne.n	800dd52 <_dtoa_r+0x622>
 800dc6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dc70:	4911      	ldr	r1, [pc, #68]	@ (800dcb8 <_dtoa_r+0x588>)
 800dc72:	2000      	movs	r0, #0
 800dc74:	f7f2 fb30 	bl	80002d8 <__aeabi_dsub>
 800dc78:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dc7c:	f7f2 ff56 	bl	8000b2c <__aeabi_dcmplt>
 800dc80:	2800      	cmp	r0, #0
 800dc82:	f040 80b4 	bne.w	800ddee <_dtoa_r+0x6be>
 800dc86:	42a6      	cmp	r6, r4
 800dc88:	f43f af70 	beq.w	800db6c <_dtoa_r+0x43c>
 800dc8c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dc90:	4b0a      	ldr	r3, [pc, #40]	@ (800dcbc <_dtoa_r+0x58c>)
 800dc92:	2200      	movs	r2, #0
 800dc94:	f7f2 fcd8 	bl	8000648 <__aeabi_dmul>
 800dc98:	4b08      	ldr	r3, [pc, #32]	@ (800dcbc <_dtoa_r+0x58c>)
 800dc9a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dc9e:	2200      	movs	r2, #0
 800dca0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dca4:	f7f2 fcd0 	bl	8000648 <__aeabi_dmul>
 800dca8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dcac:	e7c4      	b.n	800dc38 <_dtoa_r+0x508>
 800dcae:	bf00      	nop
 800dcb0:	08011e90 	.word	0x08011e90
 800dcb4:	08011e68 	.word	0x08011e68
 800dcb8:	3ff00000 	.word	0x3ff00000
 800dcbc:	40240000 	.word	0x40240000
 800dcc0:	401c0000 	.word	0x401c0000
 800dcc4:	40140000 	.word	0x40140000
 800dcc8:	3fe00000 	.word	0x3fe00000
 800dccc:	4631      	mov	r1, r6
 800dcce:	4628      	mov	r0, r5
 800dcd0:	f7f2 fcba 	bl	8000648 <__aeabi_dmul>
 800dcd4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dcd8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800dcda:	4656      	mov	r6, sl
 800dcdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dce0:	f7f2 ff62 	bl	8000ba8 <__aeabi_d2iz>
 800dce4:	4605      	mov	r5, r0
 800dce6:	f7f2 fc45 	bl	8000574 <__aeabi_i2d>
 800dcea:	4602      	mov	r2, r0
 800dcec:	460b      	mov	r3, r1
 800dcee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dcf2:	f7f2 faf1 	bl	80002d8 <__aeabi_dsub>
 800dcf6:	3530      	adds	r5, #48	@ 0x30
 800dcf8:	f806 5b01 	strb.w	r5, [r6], #1
 800dcfc:	4602      	mov	r2, r0
 800dcfe:	460b      	mov	r3, r1
 800dd00:	42a6      	cmp	r6, r4
 800dd02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dd06:	f04f 0200 	mov.w	r2, #0
 800dd0a:	d124      	bne.n	800dd56 <_dtoa_r+0x626>
 800dd0c:	4baf      	ldr	r3, [pc, #700]	@ (800dfcc <_dtoa_r+0x89c>)
 800dd0e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dd12:	f7f2 fae3 	bl	80002dc <__adddf3>
 800dd16:	4602      	mov	r2, r0
 800dd18:	460b      	mov	r3, r1
 800dd1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd1e:	f7f2 ff23 	bl	8000b68 <__aeabi_dcmpgt>
 800dd22:	2800      	cmp	r0, #0
 800dd24:	d163      	bne.n	800ddee <_dtoa_r+0x6be>
 800dd26:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dd2a:	49a8      	ldr	r1, [pc, #672]	@ (800dfcc <_dtoa_r+0x89c>)
 800dd2c:	2000      	movs	r0, #0
 800dd2e:	f7f2 fad3 	bl	80002d8 <__aeabi_dsub>
 800dd32:	4602      	mov	r2, r0
 800dd34:	460b      	mov	r3, r1
 800dd36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd3a:	f7f2 fef7 	bl	8000b2c <__aeabi_dcmplt>
 800dd3e:	2800      	cmp	r0, #0
 800dd40:	f43f af14 	beq.w	800db6c <_dtoa_r+0x43c>
 800dd44:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800dd46:	1e73      	subs	r3, r6, #1
 800dd48:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dd4a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800dd4e:	2b30      	cmp	r3, #48	@ 0x30
 800dd50:	d0f8      	beq.n	800dd44 <_dtoa_r+0x614>
 800dd52:	4647      	mov	r7, r8
 800dd54:	e03b      	b.n	800ddce <_dtoa_r+0x69e>
 800dd56:	4b9e      	ldr	r3, [pc, #632]	@ (800dfd0 <_dtoa_r+0x8a0>)
 800dd58:	f7f2 fc76 	bl	8000648 <__aeabi_dmul>
 800dd5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd60:	e7bc      	b.n	800dcdc <_dtoa_r+0x5ac>
 800dd62:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800dd66:	4656      	mov	r6, sl
 800dd68:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dd6c:	4620      	mov	r0, r4
 800dd6e:	4629      	mov	r1, r5
 800dd70:	f7f2 fd94 	bl	800089c <__aeabi_ddiv>
 800dd74:	f7f2 ff18 	bl	8000ba8 <__aeabi_d2iz>
 800dd78:	4680      	mov	r8, r0
 800dd7a:	f7f2 fbfb 	bl	8000574 <__aeabi_i2d>
 800dd7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dd82:	f7f2 fc61 	bl	8000648 <__aeabi_dmul>
 800dd86:	4602      	mov	r2, r0
 800dd88:	460b      	mov	r3, r1
 800dd8a:	4620      	mov	r0, r4
 800dd8c:	4629      	mov	r1, r5
 800dd8e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800dd92:	f7f2 faa1 	bl	80002d8 <__aeabi_dsub>
 800dd96:	f806 4b01 	strb.w	r4, [r6], #1
 800dd9a:	9d03      	ldr	r5, [sp, #12]
 800dd9c:	eba6 040a 	sub.w	r4, r6, sl
 800dda0:	42a5      	cmp	r5, r4
 800dda2:	4602      	mov	r2, r0
 800dda4:	460b      	mov	r3, r1
 800dda6:	d133      	bne.n	800de10 <_dtoa_r+0x6e0>
 800dda8:	f7f2 fa98 	bl	80002dc <__adddf3>
 800ddac:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ddb0:	4604      	mov	r4, r0
 800ddb2:	460d      	mov	r5, r1
 800ddb4:	f7f2 fed8 	bl	8000b68 <__aeabi_dcmpgt>
 800ddb8:	b9c0      	cbnz	r0, 800ddec <_dtoa_r+0x6bc>
 800ddba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ddbe:	4620      	mov	r0, r4
 800ddc0:	4629      	mov	r1, r5
 800ddc2:	f7f2 fea9 	bl	8000b18 <__aeabi_dcmpeq>
 800ddc6:	b110      	cbz	r0, 800ddce <_dtoa_r+0x69e>
 800ddc8:	f018 0f01 	tst.w	r8, #1
 800ddcc:	d10e      	bne.n	800ddec <_dtoa_r+0x6bc>
 800ddce:	9902      	ldr	r1, [sp, #8]
 800ddd0:	4648      	mov	r0, r9
 800ddd2:	f000 fbbd 	bl	800e550 <_Bfree>
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	7033      	strb	r3, [r6, #0]
 800ddda:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800dddc:	3701      	adds	r7, #1
 800ddde:	601f      	str	r7, [r3, #0]
 800dde0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	f000 824b 	beq.w	800e27e <_dtoa_r+0xb4e>
 800dde8:	601e      	str	r6, [r3, #0]
 800ddea:	e248      	b.n	800e27e <_dtoa_r+0xb4e>
 800ddec:	46b8      	mov	r8, r7
 800ddee:	4633      	mov	r3, r6
 800ddf0:	461e      	mov	r6, r3
 800ddf2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ddf6:	2a39      	cmp	r2, #57	@ 0x39
 800ddf8:	d106      	bne.n	800de08 <_dtoa_r+0x6d8>
 800ddfa:	459a      	cmp	sl, r3
 800ddfc:	d1f8      	bne.n	800ddf0 <_dtoa_r+0x6c0>
 800ddfe:	2230      	movs	r2, #48	@ 0x30
 800de00:	f108 0801 	add.w	r8, r8, #1
 800de04:	f88a 2000 	strb.w	r2, [sl]
 800de08:	781a      	ldrb	r2, [r3, #0]
 800de0a:	3201      	adds	r2, #1
 800de0c:	701a      	strb	r2, [r3, #0]
 800de0e:	e7a0      	b.n	800dd52 <_dtoa_r+0x622>
 800de10:	4b6f      	ldr	r3, [pc, #444]	@ (800dfd0 <_dtoa_r+0x8a0>)
 800de12:	2200      	movs	r2, #0
 800de14:	f7f2 fc18 	bl	8000648 <__aeabi_dmul>
 800de18:	2200      	movs	r2, #0
 800de1a:	2300      	movs	r3, #0
 800de1c:	4604      	mov	r4, r0
 800de1e:	460d      	mov	r5, r1
 800de20:	f7f2 fe7a 	bl	8000b18 <__aeabi_dcmpeq>
 800de24:	2800      	cmp	r0, #0
 800de26:	d09f      	beq.n	800dd68 <_dtoa_r+0x638>
 800de28:	e7d1      	b.n	800ddce <_dtoa_r+0x69e>
 800de2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800de2c:	2a00      	cmp	r2, #0
 800de2e:	f000 80ea 	beq.w	800e006 <_dtoa_r+0x8d6>
 800de32:	9a07      	ldr	r2, [sp, #28]
 800de34:	2a01      	cmp	r2, #1
 800de36:	f300 80cd 	bgt.w	800dfd4 <_dtoa_r+0x8a4>
 800de3a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800de3c:	2a00      	cmp	r2, #0
 800de3e:	f000 80c1 	beq.w	800dfc4 <_dtoa_r+0x894>
 800de42:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800de46:	9c08      	ldr	r4, [sp, #32]
 800de48:	9e00      	ldr	r6, [sp, #0]
 800de4a:	9a00      	ldr	r2, [sp, #0]
 800de4c:	441a      	add	r2, r3
 800de4e:	9200      	str	r2, [sp, #0]
 800de50:	9a06      	ldr	r2, [sp, #24]
 800de52:	2101      	movs	r1, #1
 800de54:	441a      	add	r2, r3
 800de56:	4648      	mov	r0, r9
 800de58:	9206      	str	r2, [sp, #24]
 800de5a:	f000 fc77 	bl	800e74c <__i2b>
 800de5e:	4605      	mov	r5, r0
 800de60:	b166      	cbz	r6, 800de7c <_dtoa_r+0x74c>
 800de62:	9b06      	ldr	r3, [sp, #24]
 800de64:	2b00      	cmp	r3, #0
 800de66:	dd09      	ble.n	800de7c <_dtoa_r+0x74c>
 800de68:	42b3      	cmp	r3, r6
 800de6a:	9a00      	ldr	r2, [sp, #0]
 800de6c:	bfa8      	it	ge
 800de6e:	4633      	movge	r3, r6
 800de70:	1ad2      	subs	r2, r2, r3
 800de72:	9200      	str	r2, [sp, #0]
 800de74:	9a06      	ldr	r2, [sp, #24]
 800de76:	1af6      	subs	r6, r6, r3
 800de78:	1ad3      	subs	r3, r2, r3
 800de7a:	9306      	str	r3, [sp, #24]
 800de7c:	9b08      	ldr	r3, [sp, #32]
 800de7e:	b30b      	cbz	r3, 800dec4 <_dtoa_r+0x794>
 800de80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de82:	2b00      	cmp	r3, #0
 800de84:	f000 80c6 	beq.w	800e014 <_dtoa_r+0x8e4>
 800de88:	2c00      	cmp	r4, #0
 800de8a:	f000 80c0 	beq.w	800e00e <_dtoa_r+0x8de>
 800de8e:	4629      	mov	r1, r5
 800de90:	4622      	mov	r2, r4
 800de92:	4648      	mov	r0, r9
 800de94:	f000 fd12 	bl	800e8bc <__pow5mult>
 800de98:	9a02      	ldr	r2, [sp, #8]
 800de9a:	4601      	mov	r1, r0
 800de9c:	4605      	mov	r5, r0
 800de9e:	4648      	mov	r0, r9
 800dea0:	f000 fc6a 	bl	800e778 <__multiply>
 800dea4:	9902      	ldr	r1, [sp, #8]
 800dea6:	4680      	mov	r8, r0
 800dea8:	4648      	mov	r0, r9
 800deaa:	f000 fb51 	bl	800e550 <_Bfree>
 800deae:	9b08      	ldr	r3, [sp, #32]
 800deb0:	1b1b      	subs	r3, r3, r4
 800deb2:	9308      	str	r3, [sp, #32]
 800deb4:	f000 80b1 	beq.w	800e01a <_dtoa_r+0x8ea>
 800deb8:	9a08      	ldr	r2, [sp, #32]
 800deba:	4641      	mov	r1, r8
 800debc:	4648      	mov	r0, r9
 800debe:	f000 fcfd 	bl	800e8bc <__pow5mult>
 800dec2:	9002      	str	r0, [sp, #8]
 800dec4:	2101      	movs	r1, #1
 800dec6:	4648      	mov	r0, r9
 800dec8:	f000 fc40 	bl	800e74c <__i2b>
 800decc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dece:	4604      	mov	r4, r0
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	f000 81d8 	beq.w	800e286 <_dtoa_r+0xb56>
 800ded6:	461a      	mov	r2, r3
 800ded8:	4601      	mov	r1, r0
 800deda:	4648      	mov	r0, r9
 800dedc:	f000 fcee 	bl	800e8bc <__pow5mult>
 800dee0:	9b07      	ldr	r3, [sp, #28]
 800dee2:	2b01      	cmp	r3, #1
 800dee4:	4604      	mov	r4, r0
 800dee6:	f300 809f 	bgt.w	800e028 <_dtoa_r+0x8f8>
 800deea:	9b04      	ldr	r3, [sp, #16]
 800deec:	2b00      	cmp	r3, #0
 800deee:	f040 8097 	bne.w	800e020 <_dtoa_r+0x8f0>
 800def2:	9b05      	ldr	r3, [sp, #20]
 800def4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800def8:	2b00      	cmp	r3, #0
 800defa:	f040 8093 	bne.w	800e024 <_dtoa_r+0x8f4>
 800defe:	9b05      	ldr	r3, [sp, #20]
 800df00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800df04:	0d1b      	lsrs	r3, r3, #20
 800df06:	051b      	lsls	r3, r3, #20
 800df08:	b133      	cbz	r3, 800df18 <_dtoa_r+0x7e8>
 800df0a:	9b00      	ldr	r3, [sp, #0]
 800df0c:	3301      	adds	r3, #1
 800df0e:	9300      	str	r3, [sp, #0]
 800df10:	9b06      	ldr	r3, [sp, #24]
 800df12:	3301      	adds	r3, #1
 800df14:	9306      	str	r3, [sp, #24]
 800df16:	2301      	movs	r3, #1
 800df18:	9308      	str	r3, [sp, #32]
 800df1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	f000 81b8 	beq.w	800e292 <_dtoa_r+0xb62>
 800df22:	6923      	ldr	r3, [r4, #16]
 800df24:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800df28:	6918      	ldr	r0, [r3, #16]
 800df2a:	f000 fbc3 	bl	800e6b4 <__hi0bits>
 800df2e:	f1c0 0020 	rsb	r0, r0, #32
 800df32:	9b06      	ldr	r3, [sp, #24]
 800df34:	4418      	add	r0, r3
 800df36:	f010 001f 	ands.w	r0, r0, #31
 800df3a:	f000 8082 	beq.w	800e042 <_dtoa_r+0x912>
 800df3e:	f1c0 0320 	rsb	r3, r0, #32
 800df42:	2b04      	cmp	r3, #4
 800df44:	dd73      	ble.n	800e02e <_dtoa_r+0x8fe>
 800df46:	9b00      	ldr	r3, [sp, #0]
 800df48:	f1c0 001c 	rsb	r0, r0, #28
 800df4c:	4403      	add	r3, r0
 800df4e:	9300      	str	r3, [sp, #0]
 800df50:	9b06      	ldr	r3, [sp, #24]
 800df52:	4403      	add	r3, r0
 800df54:	4406      	add	r6, r0
 800df56:	9306      	str	r3, [sp, #24]
 800df58:	9b00      	ldr	r3, [sp, #0]
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	dd05      	ble.n	800df6a <_dtoa_r+0x83a>
 800df5e:	9902      	ldr	r1, [sp, #8]
 800df60:	461a      	mov	r2, r3
 800df62:	4648      	mov	r0, r9
 800df64:	f000 fd04 	bl	800e970 <__lshift>
 800df68:	9002      	str	r0, [sp, #8]
 800df6a:	9b06      	ldr	r3, [sp, #24]
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	dd05      	ble.n	800df7c <_dtoa_r+0x84c>
 800df70:	4621      	mov	r1, r4
 800df72:	461a      	mov	r2, r3
 800df74:	4648      	mov	r0, r9
 800df76:	f000 fcfb 	bl	800e970 <__lshift>
 800df7a:	4604      	mov	r4, r0
 800df7c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d061      	beq.n	800e046 <_dtoa_r+0x916>
 800df82:	9802      	ldr	r0, [sp, #8]
 800df84:	4621      	mov	r1, r4
 800df86:	f000 fd5f 	bl	800ea48 <__mcmp>
 800df8a:	2800      	cmp	r0, #0
 800df8c:	da5b      	bge.n	800e046 <_dtoa_r+0x916>
 800df8e:	2300      	movs	r3, #0
 800df90:	9902      	ldr	r1, [sp, #8]
 800df92:	220a      	movs	r2, #10
 800df94:	4648      	mov	r0, r9
 800df96:	f000 fafd 	bl	800e594 <__multadd>
 800df9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df9c:	9002      	str	r0, [sp, #8]
 800df9e:	f107 38ff 	add.w	r8, r7, #4294967295
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	f000 8177 	beq.w	800e296 <_dtoa_r+0xb66>
 800dfa8:	4629      	mov	r1, r5
 800dfaa:	2300      	movs	r3, #0
 800dfac:	220a      	movs	r2, #10
 800dfae:	4648      	mov	r0, r9
 800dfb0:	f000 faf0 	bl	800e594 <__multadd>
 800dfb4:	f1bb 0f00 	cmp.w	fp, #0
 800dfb8:	4605      	mov	r5, r0
 800dfba:	dc6f      	bgt.n	800e09c <_dtoa_r+0x96c>
 800dfbc:	9b07      	ldr	r3, [sp, #28]
 800dfbe:	2b02      	cmp	r3, #2
 800dfc0:	dc49      	bgt.n	800e056 <_dtoa_r+0x926>
 800dfc2:	e06b      	b.n	800e09c <_dtoa_r+0x96c>
 800dfc4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dfc6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800dfca:	e73c      	b.n	800de46 <_dtoa_r+0x716>
 800dfcc:	3fe00000 	.word	0x3fe00000
 800dfd0:	40240000 	.word	0x40240000
 800dfd4:	9b03      	ldr	r3, [sp, #12]
 800dfd6:	1e5c      	subs	r4, r3, #1
 800dfd8:	9b08      	ldr	r3, [sp, #32]
 800dfda:	42a3      	cmp	r3, r4
 800dfdc:	db09      	blt.n	800dff2 <_dtoa_r+0x8c2>
 800dfde:	1b1c      	subs	r4, r3, r4
 800dfe0:	9b03      	ldr	r3, [sp, #12]
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	f6bf af30 	bge.w	800de48 <_dtoa_r+0x718>
 800dfe8:	9b00      	ldr	r3, [sp, #0]
 800dfea:	9a03      	ldr	r2, [sp, #12]
 800dfec:	1a9e      	subs	r6, r3, r2
 800dfee:	2300      	movs	r3, #0
 800dff0:	e72b      	b.n	800de4a <_dtoa_r+0x71a>
 800dff2:	9b08      	ldr	r3, [sp, #32]
 800dff4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dff6:	9408      	str	r4, [sp, #32]
 800dff8:	1ae3      	subs	r3, r4, r3
 800dffa:	441a      	add	r2, r3
 800dffc:	9e00      	ldr	r6, [sp, #0]
 800dffe:	9b03      	ldr	r3, [sp, #12]
 800e000:	920d      	str	r2, [sp, #52]	@ 0x34
 800e002:	2400      	movs	r4, #0
 800e004:	e721      	b.n	800de4a <_dtoa_r+0x71a>
 800e006:	9c08      	ldr	r4, [sp, #32]
 800e008:	9e00      	ldr	r6, [sp, #0]
 800e00a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e00c:	e728      	b.n	800de60 <_dtoa_r+0x730>
 800e00e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e012:	e751      	b.n	800deb8 <_dtoa_r+0x788>
 800e014:	9a08      	ldr	r2, [sp, #32]
 800e016:	9902      	ldr	r1, [sp, #8]
 800e018:	e750      	b.n	800debc <_dtoa_r+0x78c>
 800e01a:	f8cd 8008 	str.w	r8, [sp, #8]
 800e01e:	e751      	b.n	800dec4 <_dtoa_r+0x794>
 800e020:	2300      	movs	r3, #0
 800e022:	e779      	b.n	800df18 <_dtoa_r+0x7e8>
 800e024:	9b04      	ldr	r3, [sp, #16]
 800e026:	e777      	b.n	800df18 <_dtoa_r+0x7e8>
 800e028:	2300      	movs	r3, #0
 800e02a:	9308      	str	r3, [sp, #32]
 800e02c:	e779      	b.n	800df22 <_dtoa_r+0x7f2>
 800e02e:	d093      	beq.n	800df58 <_dtoa_r+0x828>
 800e030:	9a00      	ldr	r2, [sp, #0]
 800e032:	331c      	adds	r3, #28
 800e034:	441a      	add	r2, r3
 800e036:	9200      	str	r2, [sp, #0]
 800e038:	9a06      	ldr	r2, [sp, #24]
 800e03a:	441a      	add	r2, r3
 800e03c:	441e      	add	r6, r3
 800e03e:	9206      	str	r2, [sp, #24]
 800e040:	e78a      	b.n	800df58 <_dtoa_r+0x828>
 800e042:	4603      	mov	r3, r0
 800e044:	e7f4      	b.n	800e030 <_dtoa_r+0x900>
 800e046:	9b03      	ldr	r3, [sp, #12]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	46b8      	mov	r8, r7
 800e04c:	dc20      	bgt.n	800e090 <_dtoa_r+0x960>
 800e04e:	469b      	mov	fp, r3
 800e050:	9b07      	ldr	r3, [sp, #28]
 800e052:	2b02      	cmp	r3, #2
 800e054:	dd1e      	ble.n	800e094 <_dtoa_r+0x964>
 800e056:	f1bb 0f00 	cmp.w	fp, #0
 800e05a:	f47f adb1 	bne.w	800dbc0 <_dtoa_r+0x490>
 800e05e:	4621      	mov	r1, r4
 800e060:	465b      	mov	r3, fp
 800e062:	2205      	movs	r2, #5
 800e064:	4648      	mov	r0, r9
 800e066:	f000 fa95 	bl	800e594 <__multadd>
 800e06a:	4601      	mov	r1, r0
 800e06c:	4604      	mov	r4, r0
 800e06e:	9802      	ldr	r0, [sp, #8]
 800e070:	f000 fcea 	bl	800ea48 <__mcmp>
 800e074:	2800      	cmp	r0, #0
 800e076:	f77f ada3 	ble.w	800dbc0 <_dtoa_r+0x490>
 800e07a:	4656      	mov	r6, sl
 800e07c:	2331      	movs	r3, #49	@ 0x31
 800e07e:	f806 3b01 	strb.w	r3, [r6], #1
 800e082:	f108 0801 	add.w	r8, r8, #1
 800e086:	e59f      	b.n	800dbc8 <_dtoa_r+0x498>
 800e088:	9c03      	ldr	r4, [sp, #12]
 800e08a:	46b8      	mov	r8, r7
 800e08c:	4625      	mov	r5, r4
 800e08e:	e7f4      	b.n	800e07a <_dtoa_r+0x94a>
 800e090:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e094:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e096:	2b00      	cmp	r3, #0
 800e098:	f000 8101 	beq.w	800e29e <_dtoa_r+0xb6e>
 800e09c:	2e00      	cmp	r6, #0
 800e09e:	dd05      	ble.n	800e0ac <_dtoa_r+0x97c>
 800e0a0:	4629      	mov	r1, r5
 800e0a2:	4632      	mov	r2, r6
 800e0a4:	4648      	mov	r0, r9
 800e0a6:	f000 fc63 	bl	800e970 <__lshift>
 800e0aa:	4605      	mov	r5, r0
 800e0ac:	9b08      	ldr	r3, [sp, #32]
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d05c      	beq.n	800e16c <_dtoa_r+0xa3c>
 800e0b2:	6869      	ldr	r1, [r5, #4]
 800e0b4:	4648      	mov	r0, r9
 800e0b6:	f000 fa0b 	bl	800e4d0 <_Balloc>
 800e0ba:	4606      	mov	r6, r0
 800e0bc:	b928      	cbnz	r0, 800e0ca <_dtoa_r+0x99a>
 800e0be:	4b82      	ldr	r3, [pc, #520]	@ (800e2c8 <_dtoa_r+0xb98>)
 800e0c0:	4602      	mov	r2, r0
 800e0c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e0c6:	f7ff bb4a 	b.w	800d75e <_dtoa_r+0x2e>
 800e0ca:	692a      	ldr	r2, [r5, #16]
 800e0cc:	3202      	adds	r2, #2
 800e0ce:	0092      	lsls	r2, r2, #2
 800e0d0:	f105 010c 	add.w	r1, r5, #12
 800e0d4:	300c      	adds	r0, #12
 800e0d6:	f7ff fa8e 	bl	800d5f6 <memcpy>
 800e0da:	2201      	movs	r2, #1
 800e0dc:	4631      	mov	r1, r6
 800e0de:	4648      	mov	r0, r9
 800e0e0:	f000 fc46 	bl	800e970 <__lshift>
 800e0e4:	f10a 0301 	add.w	r3, sl, #1
 800e0e8:	9300      	str	r3, [sp, #0]
 800e0ea:	eb0a 030b 	add.w	r3, sl, fp
 800e0ee:	9308      	str	r3, [sp, #32]
 800e0f0:	9b04      	ldr	r3, [sp, #16]
 800e0f2:	f003 0301 	and.w	r3, r3, #1
 800e0f6:	462f      	mov	r7, r5
 800e0f8:	9306      	str	r3, [sp, #24]
 800e0fa:	4605      	mov	r5, r0
 800e0fc:	9b00      	ldr	r3, [sp, #0]
 800e0fe:	9802      	ldr	r0, [sp, #8]
 800e100:	4621      	mov	r1, r4
 800e102:	f103 3bff 	add.w	fp, r3, #4294967295
 800e106:	f7ff fa8b 	bl	800d620 <quorem>
 800e10a:	4603      	mov	r3, r0
 800e10c:	3330      	adds	r3, #48	@ 0x30
 800e10e:	9003      	str	r0, [sp, #12]
 800e110:	4639      	mov	r1, r7
 800e112:	9802      	ldr	r0, [sp, #8]
 800e114:	9309      	str	r3, [sp, #36]	@ 0x24
 800e116:	f000 fc97 	bl	800ea48 <__mcmp>
 800e11a:	462a      	mov	r2, r5
 800e11c:	9004      	str	r0, [sp, #16]
 800e11e:	4621      	mov	r1, r4
 800e120:	4648      	mov	r0, r9
 800e122:	f000 fcad 	bl	800ea80 <__mdiff>
 800e126:	68c2      	ldr	r2, [r0, #12]
 800e128:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e12a:	4606      	mov	r6, r0
 800e12c:	bb02      	cbnz	r2, 800e170 <_dtoa_r+0xa40>
 800e12e:	4601      	mov	r1, r0
 800e130:	9802      	ldr	r0, [sp, #8]
 800e132:	f000 fc89 	bl	800ea48 <__mcmp>
 800e136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e138:	4602      	mov	r2, r0
 800e13a:	4631      	mov	r1, r6
 800e13c:	4648      	mov	r0, r9
 800e13e:	920c      	str	r2, [sp, #48]	@ 0x30
 800e140:	9309      	str	r3, [sp, #36]	@ 0x24
 800e142:	f000 fa05 	bl	800e550 <_Bfree>
 800e146:	9b07      	ldr	r3, [sp, #28]
 800e148:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e14a:	9e00      	ldr	r6, [sp, #0]
 800e14c:	ea42 0103 	orr.w	r1, r2, r3
 800e150:	9b06      	ldr	r3, [sp, #24]
 800e152:	4319      	orrs	r1, r3
 800e154:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e156:	d10d      	bne.n	800e174 <_dtoa_r+0xa44>
 800e158:	2b39      	cmp	r3, #57	@ 0x39
 800e15a:	d027      	beq.n	800e1ac <_dtoa_r+0xa7c>
 800e15c:	9a04      	ldr	r2, [sp, #16]
 800e15e:	2a00      	cmp	r2, #0
 800e160:	dd01      	ble.n	800e166 <_dtoa_r+0xa36>
 800e162:	9b03      	ldr	r3, [sp, #12]
 800e164:	3331      	adds	r3, #49	@ 0x31
 800e166:	f88b 3000 	strb.w	r3, [fp]
 800e16a:	e52e      	b.n	800dbca <_dtoa_r+0x49a>
 800e16c:	4628      	mov	r0, r5
 800e16e:	e7b9      	b.n	800e0e4 <_dtoa_r+0x9b4>
 800e170:	2201      	movs	r2, #1
 800e172:	e7e2      	b.n	800e13a <_dtoa_r+0xa0a>
 800e174:	9904      	ldr	r1, [sp, #16]
 800e176:	2900      	cmp	r1, #0
 800e178:	db04      	blt.n	800e184 <_dtoa_r+0xa54>
 800e17a:	9807      	ldr	r0, [sp, #28]
 800e17c:	4301      	orrs	r1, r0
 800e17e:	9806      	ldr	r0, [sp, #24]
 800e180:	4301      	orrs	r1, r0
 800e182:	d120      	bne.n	800e1c6 <_dtoa_r+0xa96>
 800e184:	2a00      	cmp	r2, #0
 800e186:	ddee      	ble.n	800e166 <_dtoa_r+0xa36>
 800e188:	9902      	ldr	r1, [sp, #8]
 800e18a:	9300      	str	r3, [sp, #0]
 800e18c:	2201      	movs	r2, #1
 800e18e:	4648      	mov	r0, r9
 800e190:	f000 fbee 	bl	800e970 <__lshift>
 800e194:	4621      	mov	r1, r4
 800e196:	9002      	str	r0, [sp, #8]
 800e198:	f000 fc56 	bl	800ea48 <__mcmp>
 800e19c:	2800      	cmp	r0, #0
 800e19e:	9b00      	ldr	r3, [sp, #0]
 800e1a0:	dc02      	bgt.n	800e1a8 <_dtoa_r+0xa78>
 800e1a2:	d1e0      	bne.n	800e166 <_dtoa_r+0xa36>
 800e1a4:	07da      	lsls	r2, r3, #31
 800e1a6:	d5de      	bpl.n	800e166 <_dtoa_r+0xa36>
 800e1a8:	2b39      	cmp	r3, #57	@ 0x39
 800e1aa:	d1da      	bne.n	800e162 <_dtoa_r+0xa32>
 800e1ac:	2339      	movs	r3, #57	@ 0x39
 800e1ae:	f88b 3000 	strb.w	r3, [fp]
 800e1b2:	4633      	mov	r3, r6
 800e1b4:	461e      	mov	r6, r3
 800e1b6:	3b01      	subs	r3, #1
 800e1b8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e1bc:	2a39      	cmp	r2, #57	@ 0x39
 800e1be:	d04e      	beq.n	800e25e <_dtoa_r+0xb2e>
 800e1c0:	3201      	adds	r2, #1
 800e1c2:	701a      	strb	r2, [r3, #0]
 800e1c4:	e501      	b.n	800dbca <_dtoa_r+0x49a>
 800e1c6:	2a00      	cmp	r2, #0
 800e1c8:	dd03      	ble.n	800e1d2 <_dtoa_r+0xaa2>
 800e1ca:	2b39      	cmp	r3, #57	@ 0x39
 800e1cc:	d0ee      	beq.n	800e1ac <_dtoa_r+0xa7c>
 800e1ce:	3301      	adds	r3, #1
 800e1d0:	e7c9      	b.n	800e166 <_dtoa_r+0xa36>
 800e1d2:	9a00      	ldr	r2, [sp, #0]
 800e1d4:	9908      	ldr	r1, [sp, #32]
 800e1d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e1da:	428a      	cmp	r2, r1
 800e1dc:	d028      	beq.n	800e230 <_dtoa_r+0xb00>
 800e1de:	9902      	ldr	r1, [sp, #8]
 800e1e0:	2300      	movs	r3, #0
 800e1e2:	220a      	movs	r2, #10
 800e1e4:	4648      	mov	r0, r9
 800e1e6:	f000 f9d5 	bl	800e594 <__multadd>
 800e1ea:	42af      	cmp	r7, r5
 800e1ec:	9002      	str	r0, [sp, #8]
 800e1ee:	f04f 0300 	mov.w	r3, #0
 800e1f2:	f04f 020a 	mov.w	r2, #10
 800e1f6:	4639      	mov	r1, r7
 800e1f8:	4648      	mov	r0, r9
 800e1fa:	d107      	bne.n	800e20c <_dtoa_r+0xadc>
 800e1fc:	f000 f9ca 	bl	800e594 <__multadd>
 800e200:	4607      	mov	r7, r0
 800e202:	4605      	mov	r5, r0
 800e204:	9b00      	ldr	r3, [sp, #0]
 800e206:	3301      	adds	r3, #1
 800e208:	9300      	str	r3, [sp, #0]
 800e20a:	e777      	b.n	800e0fc <_dtoa_r+0x9cc>
 800e20c:	f000 f9c2 	bl	800e594 <__multadd>
 800e210:	4629      	mov	r1, r5
 800e212:	4607      	mov	r7, r0
 800e214:	2300      	movs	r3, #0
 800e216:	220a      	movs	r2, #10
 800e218:	4648      	mov	r0, r9
 800e21a:	f000 f9bb 	bl	800e594 <__multadd>
 800e21e:	4605      	mov	r5, r0
 800e220:	e7f0      	b.n	800e204 <_dtoa_r+0xad4>
 800e222:	f1bb 0f00 	cmp.w	fp, #0
 800e226:	bfcc      	ite	gt
 800e228:	465e      	movgt	r6, fp
 800e22a:	2601      	movle	r6, #1
 800e22c:	4456      	add	r6, sl
 800e22e:	2700      	movs	r7, #0
 800e230:	9902      	ldr	r1, [sp, #8]
 800e232:	9300      	str	r3, [sp, #0]
 800e234:	2201      	movs	r2, #1
 800e236:	4648      	mov	r0, r9
 800e238:	f000 fb9a 	bl	800e970 <__lshift>
 800e23c:	4621      	mov	r1, r4
 800e23e:	9002      	str	r0, [sp, #8]
 800e240:	f000 fc02 	bl	800ea48 <__mcmp>
 800e244:	2800      	cmp	r0, #0
 800e246:	dcb4      	bgt.n	800e1b2 <_dtoa_r+0xa82>
 800e248:	d102      	bne.n	800e250 <_dtoa_r+0xb20>
 800e24a:	9b00      	ldr	r3, [sp, #0]
 800e24c:	07db      	lsls	r3, r3, #31
 800e24e:	d4b0      	bmi.n	800e1b2 <_dtoa_r+0xa82>
 800e250:	4633      	mov	r3, r6
 800e252:	461e      	mov	r6, r3
 800e254:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e258:	2a30      	cmp	r2, #48	@ 0x30
 800e25a:	d0fa      	beq.n	800e252 <_dtoa_r+0xb22>
 800e25c:	e4b5      	b.n	800dbca <_dtoa_r+0x49a>
 800e25e:	459a      	cmp	sl, r3
 800e260:	d1a8      	bne.n	800e1b4 <_dtoa_r+0xa84>
 800e262:	2331      	movs	r3, #49	@ 0x31
 800e264:	f108 0801 	add.w	r8, r8, #1
 800e268:	f88a 3000 	strb.w	r3, [sl]
 800e26c:	e4ad      	b.n	800dbca <_dtoa_r+0x49a>
 800e26e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e270:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800e2cc <_dtoa_r+0xb9c>
 800e274:	b11b      	cbz	r3, 800e27e <_dtoa_r+0xb4e>
 800e276:	f10a 0308 	add.w	r3, sl, #8
 800e27a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e27c:	6013      	str	r3, [r2, #0]
 800e27e:	4650      	mov	r0, sl
 800e280:	b017      	add	sp, #92	@ 0x5c
 800e282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e286:	9b07      	ldr	r3, [sp, #28]
 800e288:	2b01      	cmp	r3, #1
 800e28a:	f77f ae2e 	ble.w	800deea <_dtoa_r+0x7ba>
 800e28e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e290:	9308      	str	r3, [sp, #32]
 800e292:	2001      	movs	r0, #1
 800e294:	e64d      	b.n	800df32 <_dtoa_r+0x802>
 800e296:	f1bb 0f00 	cmp.w	fp, #0
 800e29a:	f77f aed9 	ble.w	800e050 <_dtoa_r+0x920>
 800e29e:	4656      	mov	r6, sl
 800e2a0:	9802      	ldr	r0, [sp, #8]
 800e2a2:	4621      	mov	r1, r4
 800e2a4:	f7ff f9bc 	bl	800d620 <quorem>
 800e2a8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e2ac:	f806 3b01 	strb.w	r3, [r6], #1
 800e2b0:	eba6 020a 	sub.w	r2, r6, sl
 800e2b4:	4593      	cmp	fp, r2
 800e2b6:	ddb4      	ble.n	800e222 <_dtoa_r+0xaf2>
 800e2b8:	9902      	ldr	r1, [sp, #8]
 800e2ba:	2300      	movs	r3, #0
 800e2bc:	220a      	movs	r2, #10
 800e2be:	4648      	mov	r0, r9
 800e2c0:	f000 f968 	bl	800e594 <__multadd>
 800e2c4:	9002      	str	r0, [sp, #8]
 800e2c6:	e7eb      	b.n	800e2a0 <_dtoa_r+0xb70>
 800e2c8:	08011d39 	.word	0x08011d39
 800e2cc:	08011cbd 	.word	0x08011cbd

0800e2d0 <_free_r>:
 800e2d0:	b538      	push	{r3, r4, r5, lr}
 800e2d2:	4605      	mov	r5, r0
 800e2d4:	2900      	cmp	r1, #0
 800e2d6:	d041      	beq.n	800e35c <_free_r+0x8c>
 800e2d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e2dc:	1f0c      	subs	r4, r1, #4
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	bfb8      	it	lt
 800e2e2:	18e4      	addlt	r4, r4, r3
 800e2e4:	f000 f8e8 	bl	800e4b8 <__malloc_lock>
 800e2e8:	4a1d      	ldr	r2, [pc, #116]	@ (800e360 <_free_r+0x90>)
 800e2ea:	6813      	ldr	r3, [r2, #0]
 800e2ec:	b933      	cbnz	r3, 800e2fc <_free_r+0x2c>
 800e2ee:	6063      	str	r3, [r4, #4]
 800e2f0:	6014      	str	r4, [r2, #0]
 800e2f2:	4628      	mov	r0, r5
 800e2f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e2f8:	f000 b8e4 	b.w	800e4c4 <__malloc_unlock>
 800e2fc:	42a3      	cmp	r3, r4
 800e2fe:	d908      	bls.n	800e312 <_free_r+0x42>
 800e300:	6820      	ldr	r0, [r4, #0]
 800e302:	1821      	adds	r1, r4, r0
 800e304:	428b      	cmp	r3, r1
 800e306:	bf01      	itttt	eq
 800e308:	6819      	ldreq	r1, [r3, #0]
 800e30a:	685b      	ldreq	r3, [r3, #4]
 800e30c:	1809      	addeq	r1, r1, r0
 800e30e:	6021      	streq	r1, [r4, #0]
 800e310:	e7ed      	b.n	800e2ee <_free_r+0x1e>
 800e312:	461a      	mov	r2, r3
 800e314:	685b      	ldr	r3, [r3, #4]
 800e316:	b10b      	cbz	r3, 800e31c <_free_r+0x4c>
 800e318:	42a3      	cmp	r3, r4
 800e31a:	d9fa      	bls.n	800e312 <_free_r+0x42>
 800e31c:	6811      	ldr	r1, [r2, #0]
 800e31e:	1850      	adds	r0, r2, r1
 800e320:	42a0      	cmp	r0, r4
 800e322:	d10b      	bne.n	800e33c <_free_r+0x6c>
 800e324:	6820      	ldr	r0, [r4, #0]
 800e326:	4401      	add	r1, r0
 800e328:	1850      	adds	r0, r2, r1
 800e32a:	4283      	cmp	r3, r0
 800e32c:	6011      	str	r1, [r2, #0]
 800e32e:	d1e0      	bne.n	800e2f2 <_free_r+0x22>
 800e330:	6818      	ldr	r0, [r3, #0]
 800e332:	685b      	ldr	r3, [r3, #4]
 800e334:	6053      	str	r3, [r2, #4]
 800e336:	4408      	add	r0, r1
 800e338:	6010      	str	r0, [r2, #0]
 800e33a:	e7da      	b.n	800e2f2 <_free_r+0x22>
 800e33c:	d902      	bls.n	800e344 <_free_r+0x74>
 800e33e:	230c      	movs	r3, #12
 800e340:	602b      	str	r3, [r5, #0]
 800e342:	e7d6      	b.n	800e2f2 <_free_r+0x22>
 800e344:	6820      	ldr	r0, [r4, #0]
 800e346:	1821      	adds	r1, r4, r0
 800e348:	428b      	cmp	r3, r1
 800e34a:	bf04      	itt	eq
 800e34c:	6819      	ldreq	r1, [r3, #0]
 800e34e:	685b      	ldreq	r3, [r3, #4]
 800e350:	6063      	str	r3, [r4, #4]
 800e352:	bf04      	itt	eq
 800e354:	1809      	addeq	r1, r1, r0
 800e356:	6021      	streq	r1, [r4, #0]
 800e358:	6054      	str	r4, [r2, #4]
 800e35a:	e7ca      	b.n	800e2f2 <_free_r+0x22>
 800e35c:	bd38      	pop	{r3, r4, r5, pc}
 800e35e:	bf00      	nop
 800e360:	2000606c 	.word	0x2000606c

0800e364 <malloc>:
 800e364:	4b02      	ldr	r3, [pc, #8]	@ (800e370 <malloc+0xc>)
 800e366:	4601      	mov	r1, r0
 800e368:	6818      	ldr	r0, [r3, #0]
 800e36a:	f000 b825 	b.w	800e3b8 <_malloc_r>
 800e36e:	bf00      	nop
 800e370:	2000001c 	.word	0x2000001c

0800e374 <sbrk_aligned>:
 800e374:	b570      	push	{r4, r5, r6, lr}
 800e376:	4e0f      	ldr	r6, [pc, #60]	@ (800e3b4 <sbrk_aligned+0x40>)
 800e378:	460c      	mov	r4, r1
 800e37a:	6831      	ldr	r1, [r6, #0]
 800e37c:	4605      	mov	r5, r0
 800e37e:	b911      	cbnz	r1, 800e386 <sbrk_aligned+0x12>
 800e380:	f001 ffb8 	bl	80102f4 <_sbrk_r>
 800e384:	6030      	str	r0, [r6, #0]
 800e386:	4621      	mov	r1, r4
 800e388:	4628      	mov	r0, r5
 800e38a:	f001 ffb3 	bl	80102f4 <_sbrk_r>
 800e38e:	1c43      	adds	r3, r0, #1
 800e390:	d103      	bne.n	800e39a <sbrk_aligned+0x26>
 800e392:	f04f 34ff 	mov.w	r4, #4294967295
 800e396:	4620      	mov	r0, r4
 800e398:	bd70      	pop	{r4, r5, r6, pc}
 800e39a:	1cc4      	adds	r4, r0, #3
 800e39c:	f024 0403 	bic.w	r4, r4, #3
 800e3a0:	42a0      	cmp	r0, r4
 800e3a2:	d0f8      	beq.n	800e396 <sbrk_aligned+0x22>
 800e3a4:	1a21      	subs	r1, r4, r0
 800e3a6:	4628      	mov	r0, r5
 800e3a8:	f001 ffa4 	bl	80102f4 <_sbrk_r>
 800e3ac:	3001      	adds	r0, #1
 800e3ae:	d1f2      	bne.n	800e396 <sbrk_aligned+0x22>
 800e3b0:	e7ef      	b.n	800e392 <sbrk_aligned+0x1e>
 800e3b2:	bf00      	nop
 800e3b4:	20006068 	.word	0x20006068

0800e3b8 <_malloc_r>:
 800e3b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e3bc:	1ccd      	adds	r5, r1, #3
 800e3be:	f025 0503 	bic.w	r5, r5, #3
 800e3c2:	3508      	adds	r5, #8
 800e3c4:	2d0c      	cmp	r5, #12
 800e3c6:	bf38      	it	cc
 800e3c8:	250c      	movcc	r5, #12
 800e3ca:	2d00      	cmp	r5, #0
 800e3cc:	4606      	mov	r6, r0
 800e3ce:	db01      	blt.n	800e3d4 <_malloc_r+0x1c>
 800e3d0:	42a9      	cmp	r1, r5
 800e3d2:	d904      	bls.n	800e3de <_malloc_r+0x26>
 800e3d4:	230c      	movs	r3, #12
 800e3d6:	6033      	str	r3, [r6, #0]
 800e3d8:	2000      	movs	r0, #0
 800e3da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e3de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e4b4 <_malloc_r+0xfc>
 800e3e2:	f000 f869 	bl	800e4b8 <__malloc_lock>
 800e3e6:	f8d8 3000 	ldr.w	r3, [r8]
 800e3ea:	461c      	mov	r4, r3
 800e3ec:	bb44      	cbnz	r4, 800e440 <_malloc_r+0x88>
 800e3ee:	4629      	mov	r1, r5
 800e3f0:	4630      	mov	r0, r6
 800e3f2:	f7ff ffbf 	bl	800e374 <sbrk_aligned>
 800e3f6:	1c43      	adds	r3, r0, #1
 800e3f8:	4604      	mov	r4, r0
 800e3fa:	d158      	bne.n	800e4ae <_malloc_r+0xf6>
 800e3fc:	f8d8 4000 	ldr.w	r4, [r8]
 800e400:	4627      	mov	r7, r4
 800e402:	2f00      	cmp	r7, #0
 800e404:	d143      	bne.n	800e48e <_malloc_r+0xd6>
 800e406:	2c00      	cmp	r4, #0
 800e408:	d04b      	beq.n	800e4a2 <_malloc_r+0xea>
 800e40a:	6823      	ldr	r3, [r4, #0]
 800e40c:	4639      	mov	r1, r7
 800e40e:	4630      	mov	r0, r6
 800e410:	eb04 0903 	add.w	r9, r4, r3
 800e414:	f001 ff6e 	bl	80102f4 <_sbrk_r>
 800e418:	4581      	cmp	r9, r0
 800e41a:	d142      	bne.n	800e4a2 <_malloc_r+0xea>
 800e41c:	6821      	ldr	r1, [r4, #0]
 800e41e:	1a6d      	subs	r5, r5, r1
 800e420:	4629      	mov	r1, r5
 800e422:	4630      	mov	r0, r6
 800e424:	f7ff ffa6 	bl	800e374 <sbrk_aligned>
 800e428:	3001      	adds	r0, #1
 800e42a:	d03a      	beq.n	800e4a2 <_malloc_r+0xea>
 800e42c:	6823      	ldr	r3, [r4, #0]
 800e42e:	442b      	add	r3, r5
 800e430:	6023      	str	r3, [r4, #0]
 800e432:	f8d8 3000 	ldr.w	r3, [r8]
 800e436:	685a      	ldr	r2, [r3, #4]
 800e438:	bb62      	cbnz	r2, 800e494 <_malloc_r+0xdc>
 800e43a:	f8c8 7000 	str.w	r7, [r8]
 800e43e:	e00f      	b.n	800e460 <_malloc_r+0xa8>
 800e440:	6822      	ldr	r2, [r4, #0]
 800e442:	1b52      	subs	r2, r2, r5
 800e444:	d420      	bmi.n	800e488 <_malloc_r+0xd0>
 800e446:	2a0b      	cmp	r2, #11
 800e448:	d917      	bls.n	800e47a <_malloc_r+0xc2>
 800e44a:	1961      	adds	r1, r4, r5
 800e44c:	42a3      	cmp	r3, r4
 800e44e:	6025      	str	r5, [r4, #0]
 800e450:	bf18      	it	ne
 800e452:	6059      	strne	r1, [r3, #4]
 800e454:	6863      	ldr	r3, [r4, #4]
 800e456:	bf08      	it	eq
 800e458:	f8c8 1000 	streq.w	r1, [r8]
 800e45c:	5162      	str	r2, [r4, r5]
 800e45e:	604b      	str	r3, [r1, #4]
 800e460:	4630      	mov	r0, r6
 800e462:	f000 f82f 	bl	800e4c4 <__malloc_unlock>
 800e466:	f104 000b 	add.w	r0, r4, #11
 800e46a:	1d23      	adds	r3, r4, #4
 800e46c:	f020 0007 	bic.w	r0, r0, #7
 800e470:	1ac2      	subs	r2, r0, r3
 800e472:	bf1c      	itt	ne
 800e474:	1a1b      	subne	r3, r3, r0
 800e476:	50a3      	strne	r3, [r4, r2]
 800e478:	e7af      	b.n	800e3da <_malloc_r+0x22>
 800e47a:	6862      	ldr	r2, [r4, #4]
 800e47c:	42a3      	cmp	r3, r4
 800e47e:	bf0c      	ite	eq
 800e480:	f8c8 2000 	streq.w	r2, [r8]
 800e484:	605a      	strne	r2, [r3, #4]
 800e486:	e7eb      	b.n	800e460 <_malloc_r+0xa8>
 800e488:	4623      	mov	r3, r4
 800e48a:	6864      	ldr	r4, [r4, #4]
 800e48c:	e7ae      	b.n	800e3ec <_malloc_r+0x34>
 800e48e:	463c      	mov	r4, r7
 800e490:	687f      	ldr	r7, [r7, #4]
 800e492:	e7b6      	b.n	800e402 <_malloc_r+0x4a>
 800e494:	461a      	mov	r2, r3
 800e496:	685b      	ldr	r3, [r3, #4]
 800e498:	42a3      	cmp	r3, r4
 800e49a:	d1fb      	bne.n	800e494 <_malloc_r+0xdc>
 800e49c:	2300      	movs	r3, #0
 800e49e:	6053      	str	r3, [r2, #4]
 800e4a0:	e7de      	b.n	800e460 <_malloc_r+0xa8>
 800e4a2:	230c      	movs	r3, #12
 800e4a4:	6033      	str	r3, [r6, #0]
 800e4a6:	4630      	mov	r0, r6
 800e4a8:	f000 f80c 	bl	800e4c4 <__malloc_unlock>
 800e4ac:	e794      	b.n	800e3d8 <_malloc_r+0x20>
 800e4ae:	6005      	str	r5, [r0, #0]
 800e4b0:	e7d6      	b.n	800e460 <_malloc_r+0xa8>
 800e4b2:	bf00      	nop
 800e4b4:	2000606c 	.word	0x2000606c

0800e4b8 <__malloc_lock>:
 800e4b8:	4801      	ldr	r0, [pc, #4]	@ (800e4c0 <__malloc_lock+0x8>)
 800e4ba:	f7ff b89a 	b.w	800d5f2 <__retarget_lock_acquire_recursive>
 800e4be:	bf00      	nop
 800e4c0:	20006064 	.word	0x20006064

0800e4c4 <__malloc_unlock>:
 800e4c4:	4801      	ldr	r0, [pc, #4]	@ (800e4cc <__malloc_unlock+0x8>)
 800e4c6:	f7ff b895 	b.w	800d5f4 <__retarget_lock_release_recursive>
 800e4ca:	bf00      	nop
 800e4cc:	20006064 	.word	0x20006064

0800e4d0 <_Balloc>:
 800e4d0:	b570      	push	{r4, r5, r6, lr}
 800e4d2:	69c6      	ldr	r6, [r0, #28]
 800e4d4:	4604      	mov	r4, r0
 800e4d6:	460d      	mov	r5, r1
 800e4d8:	b976      	cbnz	r6, 800e4f8 <_Balloc+0x28>
 800e4da:	2010      	movs	r0, #16
 800e4dc:	f7ff ff42 	bl	800e364 <malloc>
 800e4e0:	4602      	mov	r2, r0
 800e4e2:	61e0      	str	r0, [r4, #28]
 800e4e4:	b920      	cbnz	r0, 800e4f0 <_Balloc+0x20>
 800e4e6:	4b18      	ldr	r3, [pc, #96]	@ (800e548 <_Balloc+0x78>)
 800e4e8:	4818      	ldr	r0, [pc, #96]	@ (800e54c <_Balloc+0x7c>)
 800e4ea:	216b      	movs	r1, #107	@ 0x6b
 800e4ec:	f001 ff1c 	bl	8010328 <__assert_func>
 800e4f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e4f4:	6006      	str	r6, [r0, #0]
 800e4f6:	60c6      	str	r6, [r0, #12]
 800e4f8:	69e6      	ldr	r6, [r4, #28]
 800e4fa:	68f3      	ldr	r3, [r6, #12]
 800e4fc:	b183      	cbz	r3, 800e520 <_Balloc+0x50>
 800e4fe:	69e3      	ldr	r3, [r4, #28]
 800e500:	68db      	ldr	r3, [r3, #12]
 800e502:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e506:	b9b8      	cbnz	r0, 800e538 <_Balloc+0x68>
 800e508:	2101      	movs	r1, #1
 800e50a:	fa01 f605 	lsl.w	r6, r1, r5
 800e50e:	1d72      	adds	r2, r6, #5
 800e510:	0092      	lsls	r2, r2, #2
 800e512:	4620      	mov	r0, r4
 800e514:	f001 ff26 	bl	8010364 <_calloc_r>
 800e518:	b160      	cbz	r0, 800e534 <_Balloc+0x64>
 800e51a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e51e:	e00e      	b.n	800e53e <_Balloc+0x6e>
 800e520:	2221      	movs	r2, #33	@ 0x21
 800e522:	2104      	movs	r1, #4
 800e524:	4620      	mov	r0, r4
 800e526:	f001 ff1d 	bl	8010364 <_calloc_r>
 800e52a:	69e3      	ldr	r3, [r4, #28]
 800e52c:	60f0      	str	r0, [r6, #12]
 800e52e:	68db      	ldr	r3, [r3, #12]
 800e530:	2b00      	cmp	r3, #0
 800e532:	d1e4      	bne.n	800e4fe <_Balloc+0x2e>
 800e534:	2000      	movs	r0, #0
 800e536:	bd70      	pop	{r4, r5, r6, pc}
 800e538:	6802      	ldr	r2, [r0, #0]
 800e53a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e53e:	2300      	movs	r3, #0
 800e540:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e544:	e7f7      	b.n	800e536 <_Balloc+0x66>
 800e546:	bf00      	nop
 800e548:	08011cca 	.word	0x08011cca
 800e54c:	08011d4a 	.word	0x08011d4a

0800e550 <_Bfree>:
 800e550:	b570      	push	{r4, r5, r6, lr}
 800e552:	69c6      	ldr	r6, [r0, #28]
 800e554:	4605      	mov	r5, r0
 800e556:	460c      	mov	r4, r1
 800e558:	b976      	cbnz	r6, 800e578 <_Bfree+0x28>
 800e55a:	2010      	movs	r0, #16
 800e55c:	f7ff ff02 	bl	800e364 <malloc>
 800e560:	4602      	mov	r2, r0
 800e562:	61e8      	str	r0, [r5, #28]
 800e564:	b920      	cbnz	r0, 800e570 <_Bfree+0x20>
 800e566:	4b09      	ldr	r3, [pc, #36]	@ (800e58c <_Bfree+0x3c>)
 800e568:	4809      	ldr	r0, [pc, #36]	@ (800e590 <_Bfree+0x40>)
 800e56a:	218f      	movs	r1, #143	@ 0x8f
 800e56c:	f001 fedc 	bl	8010328 <__assert_func>
 800e570:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e574:	6006      	str	r6, [r0, #0]
 800e576:	60c6      	str	r6, [r0, #12]
 800e578:	b13c      	cbz	r4, 800e58a <_Bfree+0x3a>
 800e57a:	69eb      	ldr	r3, [r5, #28]
 800e57c:	6862      	ldr	r2, [r4, #4]
 800e57e:	68db      	ldr	r3, [r3, #12]
 800e580:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e584:	6021      	str	r1, [r4, #0]
 800e586:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e58a:	bd70      	pop	{r4, r5, r6, pc}
 800e58c:	08011cca 	.word	0x08011cca
 800e590:	08011d4a 	.word	0x08011d4a

0800e594 <__multadd>:
 800e594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e598:	690d      	ldr	r5, [r1, #16]
 800e59a:	4607      	mov	r7, r0
 800e59c:	460c      	mov	r4, r1
 800e59e:	461e      	mov	r6, r3
 800e5a0:	f101 0c14 	add.w	ip, r1, #20
 800e5a4:	2000      	movs	r0, #0
 800e5a6:	f8dc 3000 	ldr.w	r3, [ip]
 800e5aa:	b299      	uxth	r1, r3
 800e5ac:	fb02 6101 	mla	r1, r2, r1, r6
 800e5b0:	0c1e      	lsrs	r6, r3, #16
 800e5b2:	0c0b      	lsrs	r3, r1, #16
 800e5b4:	fb02 3306 	mla	r3, r2, r6, r3
 800e5b8:	b289      	uxth	r1, r1
 800e5ba:	3001      	adds	r0, #1
 800e5bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e5c0:	4285      	cmp	r5, r0
 800e5c2:	f84c 1b04 	str.w	r1, [ip], #4
 800e5c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e5ca:	dcec      	bgt.n	800e5a6 <__multadd+0x12>
 800e5cc:	b30e      	cbz	r6, 800e612 <__multadd+0x7e>
 800e5ce:	68a3      	ldr	r3, [r4, #8]
 800e5d0:	42ab      	cmp	r3, r5
 800e5d2:	dc19      	bgt.n	800e608 <__multadd+0x74>
 800e5d4:	6861      	ldr	r1, [r4, #4]
 800e5d6:	4638      	mov	r0, r7
 800e5d8:	3101      	adds	r1, #1
 800e5da:	f7ff ff79 	bl	800e4d0 <_Balloc>
 800e5de:	4680      	mov	r8, r0
 800e5e0:	b928      	cbnz	r0, 800e5ee <__multadd+0x5a>
 800e5e2:	4602      	mov	r2, r0
 800e5e4:	4b0c      	ldr	r3, [pc, #48]	@ (800e618 <__multadd+0x84>)
 800e5e6:	480d      	ldr	r0, [pc, #52]	@ (800e61c <__multadd+0x88>)
 800e5e8:	21ba      	movs	r1, #186	@ 0xba
 800e5ea:	f001 fe9d 	bl	8010328 <__assert_func>
 800e5ee:	6922      	ldr	r2, [r4, #16]
 800e5f0:	3202      	adds	r2, #2
 800e5f2:	f104 010c 	add.w	r1, r4, #12
 800e5f6:	0092      	lsls	r2, r2, #2
 800e5f8:	300c      	adds	r0, #12
 800e5fa:	f7fe fffc 	bl	800d5f6 <memcpy>
 800e5fe:	4621      	mov	r1, r4
 800e600:	4638      	mov	r0, r7
 800e602:	f7ff ffa5 	bl	800e550 <_Bfree>
 800e606:	4644      	mov	r4, r8
 800e608:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e60c:	3501      	adds	r5, #1
 800e60e:	615e      	str	r6, [r3, #20]
 800e610:	6125      	str	r5, [r4, #16]
 800e612:	4620      	mov	r0, r4
 800e614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e618:	08011d39 	.word	0x08011d39
 800e61c:	08011d4a 	.word	0x08011d4a

0800e620 <__s2b>:
 800e620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e624:	460c      	mov	r4, r1
 800e626:	4615      	mov	r5, r2
 800e628:	461f      	mov	r7, r3
 800e62a:	2209      	movs	r2, #9
 800e62c:	3308      	adds	r3, #8
 800e62e:	4606      	mov	r6, r0
 800e630:	fb93 f3f2 	sdiv	r3, r3, r2
 800e634:	2100      	movs	r1, #0
 800e636:	2201      	movs	r2, #1
 800e638:	429a      	cmp	r2, r3
 800e63a:	db09      	blt.n	800e650 <__s2b+0x30>
 800e63c:	4630      	mov	r0, r6
 800e63e:	f7ff ff47 	bl	800e4d0 <_Balloc>
 800e642:	b940      	cbnz	r0, 800e656 <__s2b+0x36>
 800e644:	4602      	mov	r2, r0
 800e646:	4b19      	ldr	r3, [pc, #100]	@ (800e6ac <__s2b+0x8c>)
 800e648:	4819      	ldr	r0, [pc, #100]	@ (800e6b0 <__s2b+0x90>)
 800e64a:	21d3      	movs	r1, #211	@ 0xd3
 800e64c:	f001 fe6c 	bl	8010328 <__assert_func>
 800e650:	0052      	lsls	r2, r2, #1
 800e652:	3101      	adds	r1, #1
 800e654:	e7f0      	b.n	800e638 <__s2b+0x18>
 800e656:	9b08      	ldr	r3, [sp, #32]
 800e658:	6143      	str	r3, [r0, #20]
 800e65a:	2d09      	cmp	r5, #9
 800e65c:	f04f 0301 	mov.w	r3, #1
 800e660:	6103      	str	r3, [r0, #16]
 800e662:	dd16      	ble.n	800e692 <__s2b+0x72>
 800e664:	f104 0909 	add.w	r9, r4, #9
 800e668:	46c8      	mov	r8, r9
 800e66a:	442c      	add	r4, r5
 800e66c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e670:	4601      	mov	r1, r0
 800e672:	3b30      	subs	r3, #48	@ 0x30
 800e674:	220a      	movs	r2, #10
 800e676:	4630      	mov	r0, r6
 800e678:	f7ff ff8c 	bl	800e594 <__multadd>
 800e67c:	45a0      	cmp	r8, r4
 800e67e:	d1f5      	bne.n	800e66c <__s2b+0x4c>
 800e680:	f1a5 0408 	sub.w	r4, r5, #8
 800e684:	444c      	add	r4, r9
 800e686:	1b2d      	subs	r5, r5, r4
 800e688:	1963      	adds	r3, r4, r5
 800e68a:	42bb      	cmp	r3, r7
 800e68c:	db04      	blt.n	800e698 <__s2b+0x78>
 800e68e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e692:	340a      	adds	r4, #10
 800e694:	2509      	movs	r5, #9
 800e696:	e7f6      	b.n	800e686 <__s2b+0x66>
 800e698:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e69c:	4601      	mov	r1, r0
 800e69e:	3b30      	subs	r3, #48	@ 0x30
 800e6a0:	220a      	movs	r2, #10
 800e6a2:	4630      	mov	r0, r6
 800e6a4:	f7ff ff76 	bl	800e594 <__multadd>
 800e6a8:	e7ee      	b.n	800e688 <__s2b+0x68>
 800e6aa:	bf00      	nop
 800e6ac:	08011d39 	.word	0x08011d39
 800e6b0:	08011d4a 	.word	0x08011d4a

0800e6b4 <__hi0bits>:
 800e6b4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e6b8:	4603      	mov	r3, r0
 800e6ba:	bf36      	itet	cc
 800e6bc:	0403      	lslcc	r3, r0, #16
 800e6be:	2000      	movcs	r0, #0
 800e6c0:	2010      	movcc	r0, #16
 800e6c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e6c6:	bf3c      	itt	cc
 800e6c8:	021b      	lslcc	r3, r3, #8
 800e6ca:	3008      	addcc	r0, #8
 800e6cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e6d0:	bf3c      	itt	cc
 800e6d2:	011b      	lslcc	r3, r3, #4
 800e6d4:	3004      	addcc	r0, #4
 800e6d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e6da:	bf3c      	itt	cc
 800e6dc:	009b      	lslcc	r3, r3, #2
 800e6de:	3002      	addcc	r0, #2
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	db05      	blt.n	800e6f0 <__hi0bits+0x3c>
 800e6e4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e6e8:	f100 0001 	add.w	r0, r0, #1
 800e6ec:	bf08      	it	eq
 800e6ee:	2020      	moveq	r0, #32
 800e6f0:	4770      	bx	lr

0800e6f2 <__lo0bits>:
 800e6f2:	6803      	ldr	r3, [r0, #0]
 800e6f4:	4602      	mov	r2, r0
 800e6f6:	f013 0007 	ands.w	r0, r3, #7
 800e6fa:	d00b      	beq.n	800e714 <__lo0bits+0x22>
 800e6fc:	07d9      	lsls	r1, r3, #31
 800e6fe:	d421      	bmi.n	800e744 <__lo0bits+0x52>
 800e700:	0798      	lsls	r0, r3, #30
 800e702:	bf49      	itett	mi
 800e704:	085b      	lsrmi	r3, r3, #1
 800e706:	089b      	lsrpl	r3, r3, #2
 800e708:	2001      	movmi	r0, #1
 800e70a:	6013      	strmi	r3, [r2, #0]
 800e70c:	bf5c      	itt	pl
 800e70e:	6013      	strpl	r3, [r2, #0]
 800e710:	2002      	movpl	r0, #2
 800e712:	4770      	bx	lr
 800e714:	b299      	uxth	r1, r3
 800e716:	b909      	cbnz	r1, 800e71c <__lo0bits+0x2a>
 800e718:	0c1b      	lsrs	r3, r3, #16
 800e71a:	2010      	movs	r0, #16
 800e71c:	b2d9      	uxtb	r1, r3
 800e71e:	b909      	cbnz	r1, 800e724 <__lo0bits+0x32>
 800e720:	3008      	adds	r0, #8
 800e722:	0a1b      	lsrs	r3, r3, #8
 800e724:	0719      	lsls	r1, r3, #28
 800e726:	bf04      	itt	eq
 800e728:	091b      	lsreq	r3, r3, #4
 800e72a:	3004      	addeq	r0, #4
 800e72c:	0799      	lsls	r1, r3, #30
 800e72e:	bf04      	itt	eq
 800e730:	089b      	lsreq	r3, r3, #2
 800e732:	3002      	addeq	r0, #2
 800e734:	07d9      	lsls	r1, r3, #31
 800e736:	d403      	bmi.n	800e740 <__lo0bits+0x4e>
 800e738:	085b      	lsrs	r3, r3, #1
 800e73a:	f100 0001 	add.w	r0, r0, #1
 800e73e:	d003      	beq.n	800e748 <__lo0bits+0x56>
 800e740:	6013      	str	r3, [r2, #0]
 800e742:	4770      	bx	lr
 800e744:	2000      	movs	r0, #0
 800e746:	4770      	bx	lr
 800e748:	2020      	movs	r0, #32
 800e74a:	4770      	bx	lr

0800e74c <__i2b>:
 800e74c:	b510      	push	{r4, lr}
 800e74e:	460c      	mov	r4, r1
 800e750:	2101      	movs	r1, #1
 800e752:	f7ff febd 	bl	800e4d0 <_Balloc>
 800e756:	4602      	mov	r2, r0
 800e758:	b928      	cbnz	r0, 800e766 <__i2b+0x1a>
 800e75a:	4b05      	ldr	r3, [pc, #20]	@ (800e770 <__i2b+0x24>)
 800e75c:	4805      	ldr	r0, [pc, #20]	@ (800e774 <__i2b+0x28>)
 800e75e:	f240 1145 	movw	r1, #325	@ 0x145
 800e762:	f001 fde1 	bl	8010328 <__assert_func>
 800e766:	2301      	movs	r3, #1
 800e768:	6144      	str	r4, [r0, #20]
 800e76a:	6103      	str	r3, [r0, #16]
 800e76c:	bd10      	pop	{r4, pc}
 800e76e:	bf00      	nop
 800e770:	08011d39 	.word	0x08011d39
 800e774:	08011d4a 	.word	0x08011d4a

0800e778 <__multiply>:
 800e778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e77c:	4617      	mov	r7, r2
 800e77e:	690a      	ldr	r2, [r1, #16]
 800e780:	693b      	ldr	r3, [r7, #16]
 800e782:	429a      	cmp	r2, r3
 800e784:	bfa8      	it	ge
 800e786:	463b      	movge	r3, r7
 800e788:	4689      	mov	r9, r1
 800e78a:	bfa4      	itt	ge
 800e78c:	460f      	movge	r7, r1
 800e78e:	4699      	movge	r9, r3
 800e790:	693d      	ldr	r5, [r7, #16]
 800e792:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e796:	68bb      	ldr	r3, [r7, #8]
 800e798:	6879      	ldr	r1, [r7, #4]
 800e79a:	eb05 060a 	add.w	r6, r5, sl
 800e79e:	42b3      	cmp	r3, r6
 800e7a0:	b085      	sub	sp, #20
 800e7a2:	bfb8      	it	lt
 800e7a4:	3101      	addlt	r1, #1
 800e7a6:	f7ff fe93 	bl	800e4d0 <_Balloc>
 800e7aa:	b930      	cbnz	r0, 800e7ba <__multiply+0x42>
 800e7ac:	4602      	mov	r2, r0
 800e7ae:	4b41      	ldr	r3, [pc, #260]	@ (800e8b4 <__multiply+0x13c>)
 800e7b0:	4841      	ldr	r0, [pc, #260]	@ (800e8b8 <__multiply+0x140>)
 800e7b2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e7b6:	f001 fdb7 	bl	8010328 <__assert_func>
 800e7ba:	f100 0414 	add.w	r4, r0, #20
 800e7be:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e7c2:	4623      	mov	r3, r4
 800e7c4:	2200      	movs	r2, #0
 800e7c6:	4573      	cmp	r3, lr
 800e7c8:	d320      	bcc.n	800e80c <__multiply+0x94>
 800e7ca:	f107 0814 	add.w	r8, r7, #20
 800e7ce:	f109 0114 	add.w	r1, r9, #20
 800e7d2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e7d6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e7da:	9302      	str	r3, [sp, #8]
 800e7dc:	1beb      	subs	r3, r5, r7
 800e7de:	3b15      	subs	r3, #21
 800e7e0:	f023 0303 	bic.w	r3, r3, #3
 800e7e4:	3304      	adds	r3, #4
 800e7e6:	3715      	adds	r7, #21
 800e7e8:	42bd      	cmp	r5, r7
 800e7ea:	bf38      	it	cc
 800e7ec:	2304      	movcc	r3, #4
 800e7ee:	9301      	str	r3, [sp, #4]
 800e7f0:	9b02      	ldr	r3, [sp, #8]
 800e7f2:	9103      	str	r1, [sp, #12]
 800e7f4:	428b      	cmp	r3, r1
 800e7f6:	d80c      	bhi.n	800e812 <__multiply+0x9a>
 800e7f8:	2e00      	cmp	r6, #0
 800e7fa:	dd03      	ble.n	800e804 <__multiply+0x8c>
 800e7fc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e800:	2b00      	cmp	r3, #0
 800e802:	d055      	beq.n	800e8b0 <__multiply+0x138>
 800e804:	6106      	str	r6, [r0, #16]
 800e806:	b005      	add	sp, #20
 800e808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e80c:	f843 2b04 	str.w	r2, [r3], #4
 800e810:	e7d9      	b.n	800e7c6 <__multiply+0x4e>
 800e812:	f8b1 a000 	ldrh.w	sl, [r1]
 800e816:	f1ba 0f00 	cmp.w	sl, #0
 800e81a:	d01f      	beq.n	800e85c <__multiply+0xe4>
 800e81c:	46c4      	mov	ip, r8
 800e81e:	46a1      	mov	r9, r4
 800e820:	2700      	movs	r7, #0
 800e822:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e826:	f8d9 3000 	ldr.w	r3, [r9]
 800e82a:	fa1f fb82 	uxth.w	fp, r2
 800e82e:	b29b      	uxth	r3, r3
 800e830:	fb0a 330b 	mla	r3, sl, fp, r3
 800e834:	443b      	add	r3, r7
 800e836:	f8d9 7000 	ldr.w	r7, [r9]
 800e83a:	0c12      	lsrs	r2, r2, #16
 800e83c:	0c3f      	lsrs	r7, r7, #16
 800e83e:	fb0a 7202 	mla	r2, sl, r2, r7
 800e842:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e846:	b29b      	uxth	r3, r3
 800e848:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e84c:	4565      	cmp	r5, ip
 800e84e:	f849 3b04 	str.w	r3, [r9], #4
 800e852:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e856:	d8e4      	bhi.n	800e822 <__multiply+0xaa>
 800e858:	9b01      	ldr	r3, [sp, #4]
 800e85a:	50e7      	str	r7, [r4, r3]
 800e85c:	9b03      	ldr	r3, [sp, #12]
 800e85e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e862:	3104      	adds	r1, #4
 800e864:	f1b9 0f00 	cmp.w	r9, #0
 800e868:	d020      	beq.n	800e8ac <__multiply+0x134>
 800e86a:	6823      	ldr	r3, [r4, #0]
 800e86c:	4647      	mov	r7, r8
 800e86e:	46a4      	mov	ip, r4
 800e870:	f04f 0a00 	mov.w	sl, #0
 800e874:	f8b7 b000 	ldrh.w	fp, [r7]
 800e878:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e87c:	fb09 220b 	mla	r2, r9, fp, r2
 800e880:	4452      	add	r2, sl
 800e882:	b29b      	uxth	r3, r3
 800e884:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e888:	f84c 3b04 	str.w	r3, [ip], #4
 800e88c:	f857 3b04 	ldr.w	r3, [r7], #4
 800e890:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e894:	f8bc 3000 	ldrh.w	r3, [ip]
 800e898:	fb09 330a 	mla	r3, r9, sl, r3
 800e89c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e8a0:	42bd      	cmp	r5, r7
 800e8a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e8a6:	d8e5      	bhi.n	800e874 <__multiply+0xfc>
 800e8a8:	9a01      	ldr	r2, [sp, #4]
 800e8aa:	50a3      	str	r3, [r4, r2]
 800e8ac:	3404      	adds	r4, #4
 800e8ae:	e79f      	b.n	800e7f0 <__multiply+0x78>
 800e8b0:	3e01      	subs	r6, #1
 800e8b2:	e7a1      	b.n	800e7f8 <__multiply+0x80>
 800e8b4:	08011d39 	.word	0x08011d39
 800e8b8:	08011d4a 	.word	0x08011d4a

0800e8bc <__pow5mult>:
 800e8bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e8c0:	4615      	mov	r5, r2
 800e8c2:	f012 0203 	ands.w	r2, r2, #3
 800e8c6:	4607      	mov	r7, r0
 800e8c8:	460e      	mov	r6, r1
 800e8ca:	d007      	beq.n	800e8dc <__pow5mult+0x20>
 800e8cc:	4c25      	ldr	r4, [pc, #148]	@ (800e964 <__pow5mult+0xa8>)
 800e8ce:	3a01      	subs	r2, #1
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e8d6:	f7ff fe5d 	bl	800e594 <__multadd>
 800e8da:	4606      	mov	r6, r0
 800e8dc:	10ad      	asrs	r5, r5, #2
 800e8de:	d03d      	beq.n	800e95c <__pow5mult+0xa0>
 800e8e0:	69fc      	ldr	r4, [r7, #28]
 800e8e2:	b97c      	cbnz	r4, 800e904 <__pow5mult+0x48>
 800e8e4:	2010      	movs	r0, #16
 800e8e6:	f7ff fd3d 	bl	800e364 <malloc>
 800e8ea:	4602      	mov	r2, r0
 800e8ec:	61f8      	str	r0, [r7, #28]
 800e8ee:	b928      	cbnz	r0, 800e8fc <__pow5mult+0x40>
 800e8f0:	4b1d      	ldr	r3, [pc, #116]	@ (800e968 <__pow5mult+0xac>)
 800e8f2:	481e      	ldr	r0, [pc, #120]	@ (800e96c <__pow5mult+0xb0>)
 800e8f4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e8f8:	f001 fd16 	bl	8010328 <__assert_func>
 800e8fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e900:	6004      	str	r4, [r0, #0]
 800e902:	60c4      	str	r4, [r0, #12]
 800e904:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e908:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e90c:	b94c      	cbnz	r4, 800e922 <__pow5mult+0x66>
 800e90e:	f240 2171 	movw	r1, #625	@ 0x271
 800e912:	4638      	mov	r0, r7
 800e914:	f7ff ff1a 	bl	800e74c <__i2b>
 800e918:	2300      	movs	r3, #0
 800e91a:	f8c8 0008 	str.w	r0, [r8, #8]
 800e91e:	4604      	mov	r4, r0
 800e920:	6003      	str	r3, [r0, #0]
 800e922:	f04f 0900 	mov.w	r9, #0
 800e926:	07eb      	lsls	r3, r5, #31
 800e928:	d50a      	bpl.n	800e940 <__pow5mult+0x84>
 800e92a:	4631      	mov	r1, r6
 800e92c:	4622      	mov	r2, r4
 800e92e:	4638      	mov	r0, r7
 800e930:	f7ff ff22 	bl	800e778 <__multiply>
 800e934:	4631      	mov	r1, r6
 800e936:	4680      	mov	r8, r0
 800e938:	4638      	mov	r0, r7
 800e93a:	f7ff fe09 	bl	800e550 <_Bfree>
 800e93e:	4646      	mov	r6, r8
 800e940:	106d      	asrs	r5, r5, #1
 800e942:	d00b      	beq.n	800e95c <__pow5mult+0xa0>
 800e944:	6820      	ldr	r0, [r4, #0]
 800e946:	b938      	cbnz	r0, 800e958 <__pow5mult+0x9c>
 800e948:	4622      	mov	r2, r4
 800e94a:	4621      	mov	r1, r4
 800e94c:	4638      	mov	r0, r7
 800e94e:	f7ff ff13 	bl	800e778 <__multiply>
 800e952:	6020      	str	r0, [r4, #0]
 800e954:	f8c0 9000 	str.w	r9, [r0]
 800e958:	4604      	mov	r4, r0
 800e95a:	e7e4      	b.n	800e926 <__pow5mult+0x6a>
 800e95c:	4630      	mov	r0, r6
 800e95e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e962:	bf00      	nop
 800e964:	08011e5c 	.word	0x08011e5c
 800e968:	08011cca 	.word	0x08011cca
 800e96c:	08011d4a 	.word	0x08011d4a

0800e970 <__lshift>:
 800e970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e974:	460c      	mov	r4, r1
 800e976:	6849      	ldr	r1, [r1, #4]
 800e978:	6923      	ldr	r3, [r4, #16]
 800e97a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e97e:	68a3      	ldr	r3, [r4, #8]
 800e980:	4607      	mov	r7, r0
 800e982:	4691      	mov	r9, r2
 800e984:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e988:	f108 0601 	add.w	r6, r8, #1
 800e98c:	42b3      	cmp	r3, r6
 800e98e:	db0b      	blt.n	800e9a8 <__lshift+0x38>
 800e990:	4638      	mov	r0, r7
 800e992:	f7ff fd9d 	bl	800e4d0 <_Balloc>
 800e996:	4605      	mov	r5, r0
 800e998:	b948      	cbnz	r0, 800e9ae <__lshift+0x3e>
 800e99a:	4602      	mov	r2, r0
 800e99c:	4b28      	ldr	r3, [pc, #160]	@ (800ea40 <__lshift+0xd0>)
 800e99e:	4829      	ldr	r0, [pc, #164]	@ (800ea44 <__lshift+0xd4>)
 800e9a0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e9a4:	f001 fcc0 	bl	8010328 <__assert_func>
 800e9a8:	3101      	adds	r1, #1
 800e9aa:	005b      	lsls	r3, r3, #1
 800e9ac:	e7ee      	b.n	800e98c <__lshift+0x1c>
 800e9ae:	2300      	movs	r3, #0
 800e9b0:	f100 0114 	add.w	r1, r0, #20
 800e9b4:	f100 0210 	add.w	r2, r0, #16
 800e9b8:	4618      	mov	r0, r3
 800e9ba:	4553      	cmp	r3, sl
 800e9bc:	db33      	blt.n	800ea26 <__lshift+0xb6>
 800e9be:	6920      	ldr	r0, [r4, #16]
 800e9c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e9c4:	f104 0314 	add.w	r3, r4, #20
 800e9c8:	f019 091f 	ands.w	r9, r9, #31
 800e9cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e9d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e9d4:	d02b      	beq.n	800ea2e <__lshift+0xbe>
 800e9d6:	f1c9 0e20 	rsb	lr, r9, #32
 800e9da:	468a      	mov	sl, r1
 800e9dc:	2200      	movs	r2, #0
 800e9de:	6818      	ldr	r0, [r3, #0]
 800e9e0:	fa00 f009 	lsl.w	r0, r0, r9
 800e9e4:	4310      	orrs	r0, r2
 800e9e6:	f84a 0b04 	str.w	r0, [sl], #4
 800e9ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9ee:	459c      	cmp	ip, r3
 800e9f0:	fa22 f20e 	lsr.w	r2, r2, lr
 800e9f4:	d8f3      	bhi.n	800e9de <__lshift+0x6e>
 800e9f6:	ebac 0304 	sub.w	r3, ip, r4
 800e9fa:	3b15      	subs	r3, #21
 800e9fc:	f023 0303 	bic.w	r3, r3, #3
 800ea00:	3304      	adds	r3, #4
 800ea02:	f104 0015 	add.w	r0, r4, #21
 800ea06:	4560      	cmp	r0, ip
 800ea08:	bf88      	it	hi
 800ea0a:	2304      	movhi	r3, #4
 800ea0c:	50ca      	str	r2, [r1, r3]
 800ea0e:	b10a      	cbz	r2, 800ea14 <__lshift+0xa4>
 800ea10:	f108 0602 	add.w	r6, r8, #2
 800ea14:	3e01      	subs	r6, #1
 800ea16:	4638      	mov	r0, r7
 800ea18:	612e      	str	r6, [r5, #16]
 800ea1a:	4621      	mov	r1, r4
 800ea1c:	f7ff fd98 	bl	800e550 <_Bfree>
 800ea20:	4628      	mov	r0, r5
 800ea22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea26:	f842 0f04 	str.w	r0, [r2, #4]!
 800ea2a:	3301      	adds	r3, #1
 800ea2c:	e7c5      	b.n	800e9ba <__lshift+0x4a>
 800ea2e:	3904      	subs	r1, #4
 800ea30:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea34:	f841 2f04 	str.w	r2, [r1, #4]!
 800ea38:	459c      	cmp	ip, r3
 800ea3a:	d8f9      	bhi.n	800ea30 <__lshift+0xc0>
 800ea3c:	e7ea      	b.n	800ea14 <__lshift+0xa4>
 800ea3e:	bf00      	nop
 800ea40:	08011d39 	.word	0x08011d39
 800ea44:	08011d4a 	.word	0x08011d4a

0800ea48 <__mcmp>:
 800ea48:	690a      	ldr	r2, [r1, #16]
 800ea4a:	4603      	mov	r3, r0
 800ea4c:	6900      	ldr	r0, [r0, #16]
 800ea4e:	1a80      	subs	r0, r0, r2
 800ea50:	b530      	push	{r4, r5, lr}
 800ea52:	d10e      	bne.n	800ea72 <__mcmp+0x2a>
 800ea54:	3314      	adds	r3, #20
 800ea56:	3114      	adds	r1, #20
 800ea58:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ea5c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ea60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ea64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ea68:	4295      	cmp	r5, r2
 800ea6a:	d003      	beq.n	800ea74 <__mcmp+0x2c>
 800ea6c:	d205      	bcs.n	800ea7a <__mcmp+0x32>
 800ea6e:	f04f 30ff 	mov.w	r0, #4294967295
 800ea72:	bd30      	pop	{r4, r5, pc}
 800ea74:	42a3      	cmp	r3, r4
 800ea76:	d3f3      	bcc.n	800ea60 <__mcmp+0x18>
 800ea78:	e7fb      	b.n	800ea72 <__mcmp+0x2a>
 800ea7a:	2001      	movs	r0, #1
 800ea7c:	e7f9      	b.n	800ea72 <__mcmp+0x2a>
	...

0800ea80 <__mdiff>:
 800ea80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea84:	4689      	mov	r9, r1
 800ea86:	4606      	mov	r6, r0
 800ea88:	4611      	mov	r1, r2
 800ea8a:	4648      	mov	r0, r9
 800ea8c:	4614      	mov	r4, r2
 800ea8e:	f7ff ffdb 	bl	800ea48 <__mcmp>
 800ea92:	1e05      	subs	r5, r0, #0
 800ea94:	d112      	bne.n	800eabc <__mdiff+0x3c>
 800ea96:	4629      	mov	r1, r5
 800ea98:	4630      	mov	r0, r6
 800ea9a:	f7ff fd19 	bl	800e4d0 <_Balloc>
 800ea9e:	4602      	mov	r2, r0
 800eaa0:	b928      	cbnz	r0, 800eaae <__mdiff+0x2e>
 800eaa2:	4b3f      	ldr	r3, [pc, #252]	@ (800eba0 <__mdiff+0x120>)
 800eaa4:	f240 2137 	movw	r1, #567	@ 0x237
 800eaa8:	483e      	ldr	r0, [pc, #248]	@ (800eba4 <__mdiff+0x124>)
 800eaaa:	f001 fc3d 	bl	8010328 <__assert_func>
 800eaae:	2301      	movs	r3, #1
 800eab0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800eab4:	4610      	mov	r0, r2
 800eab6:	b003      	add	sp, #12
 800eab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eabc:	bfbc      	itt	lt
 800eabe:	464b      	movlt	r3, r9
 800eac0:	46a1      	movlt	r9, r4
 800eac2:	4630      	mov	r0, r6
 800eac4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800eac8:	bfba      	itte	lt
 800eaca:	461c      	movlt	r4, r3
 800eacc:	2501      	movlt	r5, #1
 800eace:	2500      	movge	r5, #0
 800ead0:	f7ff fcfe 	bl	800e4d0 <_Balloc>
 800ead4:	4602      	mov	r2, r0
 800ead6:	b918      	cbnz	r0, 800eae0 <__mdiff+0x60>
 800ead8:	4b31      	ldr	r3, [pc, #196]	@ (800eba0 <__mdiff+0x120>)
 800eada:	f240 2145 	movw	r1, #581	@ 0x245
 800eade:	e7e3      	b.n	800eaa8 <__mdiff+0x28>
 800eae0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800eae4:	6926      	ldr	r6, [r4, #16]
 800eae6:	60c5      	str	r5, [r0, #12]
 800eae8:	f109 0310 	add.w	r3, r9, #16
 800eaec:	f109 0514 	add.w	r5, r9, #20
 800eaf0:	f104 0e14 	add.w	lr, r4, #20
 800eaf4:	f100 0b14 	add.w	fp, r0, #20
 800eaf8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800eafc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800eb00:	9301      	str	r3, [sp, #4]
 800eb02:	46d9      	mov	r9, fp
 800eb04:	f04f 0c00 	mov.w	ip, #0
 800eb08:	9b01      	ldr	r3, [sp, #4]
 800eb0a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800eb0e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800eb12:	9301      	str	r3, [sp, #4]
 800eb14:	fa1f f38a 	uxth.w	r3, sl
 800eb18:	4619      	mov	r1, r3
 800eb1a:	b283      	uxth	r3, r0
 800eb1c:	1acb      	subs	r3, r1, r3
 800eb1e:	0c00      	lsrs	r0, r0, #16
 800eb20:	4463      	add	r3, ip
 800eb22:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800eb26:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800eb2a:	b29b      	uxth	r3, r3
 800eb2c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800eb30:	4576      	cmp	r6, lr
 800eb32:	f849 3b04 	str.w	r3, [r9], #4
 800eb36:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800eb3a:	d8e5      	bhi.n	800eb08 <__mdiff+0x88>
 800eb3c:	1b33      	subs	r3, r6, r4
 800eb3e:	3b15      	subs	r3, #21
 800eb40:	f023 0303 	bic.w	r3, r3, #3
 800eb44:	3415      	adds	r4, #21
 800eb46:	3304      	adds	r3, #4
 800eb48:	42a6      	cmp	r6, r4
 800eb4a:	bf38      	it	cc
 800eb4c:	2304      	movcc	r3, #4
 800eb4e:	441d      	add	r5, r3
 800eb50:	445b      	add	r3, fp
 800eb52:	461e      	mov	r6, r3
 800eb54:	462c      	mov	r4, r5
 800eb56:	4544      	cmp	r4, r8
 800eb58:	d30e      	bcc.n	800eb78 <__mdiff+0xf8>
 800eb5a:	f108 0103 	add.w	r1, r8, #3
 800eb5e:	1b49      	subs	r1, r1, r5
 800eb60:	f021 0103 	bic.w	r1, r1, #3
 800eb64:	3d03      	subs	r5, #3
 800eb66:	45a8      	cmp	r8, r5
 800eb68:	bf38      	it	cc
 800eb6a:	2100      	movcc	r1, #0
 800eb6c:	440b      	add	r3, r1
 800eb6e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800eb72:	b191      	cbz	r1, 800eb9a <__mdiff+0x11a>
 800eb74:	6117      	str	r7, [r2, #16]
 800eb76:	e79d      	b.n	800eab4 <__mdiff+0x34>
 800eb78:	f854 1b04 	ldr.w	r1, [r4], #4
 800eb7c:	46e6      	mov	lr, ip
 800eb7e:	0c08      	lsrs	r0, r1, #16
 800eb80:	fa1c fc81 	uxtah	ip, ip, r1
 800eb84:	4471      	add	r1, lr
 800eb86:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800eb8a:	b289      	uxth	r1, r1
 800eb8c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800eb90:	f846 1b04 	str.w	r1, [r6], #4
 800eb94:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800eb98:	e7dd      	b.n	800eb56 <__mdiff+0xd6>
 800eb9a:	3f01      	subs	r7, #1
 800eb9c:	e7e7      	b.n	800eb6e <__mdiff+0xee>
 800eb9e:	bf00      	nop
 800eba0:	08011d39 	.word	0x08011d39
 800eba4:	08011d4a 	.word	0x08011d4a

0800eba8 <__ulp>:
 800eba8:	b082      	sub	sp, #8
 800ebaa:	ed8d 0b00 	vstr	d0, [sp]
 800ebae:	9a01      	ldr	r2, [sp, #4]
 800ebb0:	4b0f      	ldr	r3, [pc, #60]	@ (800ebf0 <__ulp+0x48>)
 800ebb2:	4013      	ands	r3, r2
 800ebb4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	dc08      	bgt.n	800ebce <__ulp+0x26>
 800ebbc:	425b      	negs	r3, r3
 800ebbe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ebc2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ebc6:	da04      	bge.n	800ebd2 <__ulp+0x2a>
 800ebc8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ebcc:	4113      	asrs	r3, r2
 800ebce:	2200      	movs	r2, #0
 800ebd0:	e008      	b.n	800ebe4 <__ulp+0x3c>
 800ebd2:	f1a2 0314 	sub.w	r3, r2, #20
 800ebd6:	2b1e      	cmp	r3, #30
 800ebd8:	bfda      	itte	le
 800ebda:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ebde:	40da      	lsrle	r2, r3
 800ebe0:	2201      	movgt	r2, #1
 800ebe2:	2300      	movs	r3, #0
 800ebe4:	4619      	mov	r1, r3
 800ebe6:	4610      	mov	r0, r2
 800ebe8:	ec41 0b10 	vmov	d0, r0, r1
 800ebec:	b002      	add	sp, #8
 800ebee:	4770      	bx	lr
 800ebf0:	7ff00000 	.word	0x7ff00000

0800ebf4 <__b2d>:
 800ebf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebf8:	6906      	ldr	r6, [r0, #16]
 800ebfa:	f100 0814 	add.w	r8, r0, #20
 800ebfe:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ec02:	1f37      	subs	r7, r6, #4
 800ec04:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ec08:	4610      	mov	r0, r2
 800ec0a:	f7ff fd53 	bl	800e6b4 <__hi0bits>
 800ec0e:	f1c0 0320 	rsb	r3, r0, #32
 800ec12:	280a      	cmp	r0, #10
 800ec14:	600b      	str	r3, [r1, #0]
 800ec16:	491b      	ldr	r1, [pc, #108]	@ (800ec84 <__b2d+0x90>)
 800ec18:	dc15      	bgt.n	800ec46 <__b2d+0x52>
 800ec1a:	f1c0 0c0b 	rsb	ip, r0, #11
 800ec1e:	fa22 f30c 	lsr.w	r3, r2, ip
 800ec22:	45b8      	cmp	r8, r7
 800ec24:	ea43 0501 	orr.w	r5, r3, r1
 800ec28:	bf34      	ite	cc
 800ec2a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ec2e:	2300      	movcs	r3, #0
 800ec30:	3015      	adds	r0, #21
 800ec32:	fa02 f000 	lsl.w	r0, r2, r0
 800ec36:	fa23 f30c 	lsr.w	r3, r3, ip
 800ec3a:	4303      	orrs	r3, r0
 800ec3c:	461c      	mov	r4, r3
 800ec3e:	ec45 4b10 	vmov	d0, r4, r5
 800ec42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec46:	45b8      	cmp	r8, r7
 800ec48:	bf3a      	itte	cc
 800ec4a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ec4e:	f1a6 0708 	subcc.w	r7, r6, #8
 800ec52:	2300      	movcs	r3, #0
 800ec54:	380b      	subs	r0, #11
 800ec56:	d012      	beq.n	800ec7e <__b2d+0x8a>
 800ec58:	f1c0 0120 	rsb	r1, r0, #32
 800ec5c:	fa23 f401 	lsr.w	r4, r3, r1
 800ec60:	4082      	lsls	r2, r0
 800ec62:	4322      	orrs	r2, r4
 800ec64:	4547      	cmp	r7, r8
 800ec66:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ec6a:	bf8c      	ite	hi
 800ec6c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ec70:	2200      	movls	r2, #0
 800ec72:	4083      	lsls	r3, r0
 800ec74:	40ca      	lsrs	r2, r1
 800ec76:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ec7a:	4313      	orrs	r3, r2
 800ec7c:	e7de      	b.n	800ec3c <__b2d+0x48>
 800ec7e:	ea42 0501 	orr.w	r5, r2, r1
 800ec82:	e7db      	b.n	800ec3c <__b2d+0x48>
 800ec84:	3ff00000 	.word	0x3ff00000

0800ec88 <__d2b>:
 800ec88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ec8c:	460f      	mov	r7, r1
 800ec8e:	2101      	movs	r1, #1
 800ec90:	ec59 8b10 	vmov	r8, r9, d0
 800ec94:	4616      	mov	r6, r2
 800ec96:	f7ff fc1b 	bl	800e4d0 <_Balloc>
 800ec9a:	4604      	mov	r4, r0
 800ec9c:	b930      	cbnz	r0, 800ecac <__d2b+0x24>
 800ec9e:	4602      	mov	r2, r0
 800eca0:	4b23      	ldr	r3, [pc, #140]	@ (800ed30 <__d2b+0xa8>)
 800eca2:	4824      	ldr	r0, [pc, #144]	@ (800ed34 <__d2b+0xac>)
 800eca4:	f240 310f 	movw	r1, #783	@ 0x30f
 800eca8:	f001 fb3e 	bl	8010328 <__assert_func>
 800ecac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ecb0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ecb4:	b10d      	cbz	r5, 800ecba <__d2b+0x32>
 800ecb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ecba:	9301      	str	r3, [sp, #4]
 800ecbc:	f1b8 0300 	subs.w	r3, r8, #0
 800ecc0:	d023      	beq.n	800ed0a <__d2b+0x82>
 800ecc2:	4668      	mov	r0, sp
 800ecc4:	9300      	str	r3, [sp, #0]
 800ecc6:	f7ff fd14 	bl	800e6f2 <__lo0bits>
 800ecca:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ecce:	b1d0      	cbz	r0, 800ed06 <__d2b+0x7e>
 800ecd0:	f1c0 0320 	rsb	r3, r0, #32
 800ecd4:	fa02 f303 	lsl.w	r3, r2, r3
 800ecd8:	430b      	orrs	r3, r1
 800ecda:	40c2      	lsrs	r2, r0
 800ecdc:	6163      	str	r3, [r4, #20]
 800ecde:	9201      	str	r2, [sp, #4]
 800ece0:	9b01      	ldr	r3, [sp, #4]
 800ece2:	61a3      	str	r3, [r4, #24]
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	bf0c      	ite	eq
 800ece8:	2201      	moveq	r2, #1
 800ecea:	2202      	movne	r2, #2
 800ecec:	6122      	str	r2, [r4, #16]
 800ecee:	b1a5      	cbz	r5, 800ed1a <__d2b+0x92>
 800ecf0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ecf4:	4405      	add	r5, r0
 800ecf6:	603d      	str	r5, [r7, #0]
 800ecf8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ecfc:	6030      	str	r0, [r6, #0]
 800ecfe:	4620      	mov	r0, r4
 800ed00:	b003      	add	sp, #12
 800ed02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ed06:	6161      	str	r1, [r4, #20]
 800ed08:	e7ea      	b.n	800ece0 <__d2b+0x58>
 800ed0a:	a801      	add	r0, sp, #4
 800ed0c:	f7ff fcf1 	bl	800e6f2 <__lo0bits>
 800ed10:	9b01      	ldr	r3, [sp, #4]
 800ed12:	6163      	str	r3, [r4, #20]
 800ed14:	3020      	adds	r0, #32
 800ed16:	2201      	movs	r2, #1
 800ed18:	e7e8      	b.n	800ecec <__d2b+0x64>
 800ed1a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ed1e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ed22:	6038      	str	r0, [r7, #0]
 800ed24:	6918      	ldr	r0, [r3, #16]
 800ed26:	f7ff fcc5 	bl	800e6b4 <__hi0bits>
 800ed2a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ed2e:	e7e5      	b.n	800ecfc <__d2b+0x74>
 800ed30:	08011d39 	.word	0x08011d39
 800ed34:	08011d4a 	.word	0x08011d4a

0800ed38 <__ratio>:
 800ed38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed3c:	b085      	sub	sp, #20
 800ed3e:	e9cd 1000 	strd	r1, r0, [sp]
 800ed42:	a902      	add	r1, sp, #8
 800ed44:	f7ff ff56 	bl	800ebf4 <__b2d>
 800ed48:	9800      	ldr	r0, [sp, #0]
 800ed4a:	a903      	add	r1, sp, #12
 800ed4c:	ec55 4b10 	vmov	r4, r5, d0
 800ed50:	f7ff ff50 	bl	800ebf4 <__b2d>
 800ed54:	9b01      	ldr	r3, [sp, #4]
 800ed56:	6919      	ldr	r1, [r3, #16]
 800ed58:	9b00      	ldr	r3, [sp, #0]
 800ed5a:	691b      	ldr	r3, [r3, #16]
 800ed5c:	1ac9      	subs	r1, r1, r3
 800ed5e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ed62:	1a9b      	subs	r3, r3, r2
 800ed64:	ec5b ab10 	vmov	sl, fp, d0
 800ed68:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	bfce      	itee	gt
 800ed70:	462a      	movgt	r2, r5
 800ed72:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ed76:	465a      	movle	r2, fp
 800ed78:	462f      	mov	r7, r5
 800ed7a:	46d9      	mov	r9, fp
 800ed7c:	bfcc      	ite	gt
 800ed7e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ed82:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ed86:	464b      	mov	r3, r9
 800ed88:	4652      	mov	r2, sl
 800ed8a:	4620      	mov	r0, r4
 800ed8c:	4639      	mov	r1, r7
 800ed8e:	f7f1 fd85 	bl	800089c <__aeabi_ddiv>
 800ed92:	ec41 0b10 	vmov	d0, r0, r1
 800ed96:	b005      	add	sp, #20
 800ed98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ed9c <__copybits>:
 800ed9c:	3901      	subs	r1, #1
 800ed9e:	b570      	push	{r4, r5, r6, lr}
 800eda0:	1149      	asrs	r1, r1, #5
 800eda2:	6914      	ldr	r4, [r2, #16]
 800eda4:	3101      	adds	r1, #1
 800eda6:	f102 0314 	add.w	r3, r2, #20
 800edaa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800edae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800edb2:	1f05      	subs	r5, r0, #4
 800edb4:	42a3      	cmp	r3, r4
 800edb6:	d30c      	bcc.n	800edd2 <__copybits+0x36>
 800edb8:	1aa3      	subs	r3, r4, r2
 800edba:	3b11      	subs	r3, #17
 800edbc:	f023 0303 	bic.w	r3, r3, #3
 800edc0:	3211      	adds	r2, #17
 800edc2:	42a2      	cmp	r2, r4
 800edc4:	bf88      	it	hi
 800edc6:	2300      	movhi	r3, #0
 800edc8:	4418      	add	r0, r3
 800edca:	2300      	movs	r3, #0
 800edcc:	4288      	cmp	r0, r1
 800edce:	d305      	bcc.n	800eddc <__copybits+0x40>
 800edd0:	bd70      	pop	{r4, r5, r6, pc}
 800edd2:	f853 6b04 	ldr.w	r6, [r3], #4
 800edd6:	f845 6f04 	str.w	r6, [r5, #4]!
 800edda:	e7eb      	b.n	800edb4 <__copybits+0x18>
 800eddc:	f840 3b04 	str.w	r3, [r0], #4
 800ede0:	e7f4      	b.n	800edcc <__copybits+0x30>

0800ede2 <__any_on>:
 800ede2:	f100 0214 	add.w	r2, r0, #20
 800ede6:	6900      	ldr	r0, [r0, #16]
 800ede8:	114b      	asrs	r3, r1, #5
 800edea:	4298      	cmp	r0, r3
 800edec:	b510      	push	{r4, lr}
 800edee:	db11      	blt.n	800ee14 <__any_on+0x32>
 800edf0:	dd0a      	ble.n	800ee08 <__any_on+0x26>
 800edf2:	f011 011f 	ands.w	r1, r1, #31
 800edf6:	d007      	beq.n	800ee08 <__any_on+0x26>
 800edf8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800edfc:	fa24 f001 	lsr.w	r0, r4, r1
 800ee00:	fa00 f101 	lsl.w	r1, r0, r1
 800ee04:	428c      	cmp	r4, r1
 800ee06:	d10b      	bne.n	800ee20 <__any_on+0x3e>
 800ee08:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ee0c:	4293      	cmp	r3, r2
 800ee0e:	d803      	bhi.n	800ee18 <__any_on+0x36>
 800ee10:	2000      	movs	r0, #0
 800ee12:	bd10      	pop	{r4, pc}
 800ee14:	4603      	mov	r3, r0
 800ee16:	e7f7      	b.n	800ee08 <__any_on+0x26>
 800ee18:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ee1c:	2900      	cmp	r1, #0
 800ee1e:	d0f5      	beq.n	800ee0c <__any_on+0x2a>
 800ee20:	2001      	movs	r0, #1
 800ee22:	e7f6      	b.n	800ee12 <__any_on+0x30>

0800ee24 <sulp>:
 800ee24:	b570      	push	{r4, r5, r6, lr}
 800ee26:	4604      	mov	r4, r0
 800ee28:	460d      	mov	r5, r1
 800ee2a:	ec45 4b10 	vmov	d0, r4, r5
 800ee2e:	4616      	mov	r6, r2
 800ee30:	f7ff feba 	bl	800eba8 <__ulp>
 800ee34:	ec51 0b10 	vmov	r0, r1, d0
 800ee38:	b17e      	cbz	r6, 800ee5a <sulp+0x36>
 800ee3a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ee3e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	dd09      	ble.n	800ee5a <sulp+0x36>
 800ee46:	051b      	lsls	r3, r3, #20
 800ee48:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ee4c:	2400      	movs	r4, #0
 800ee4e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ee52:	4622      	mov	r2, r4
 800ee54:	462b      	mov	r3, r5
 800ee56:	f7f1 fbf7 	bl	8000648 <__aeabi_dmul>
 800ee5a:	ec41 0b10 	vmov	d0, r0, r1
 800ee5e:	bd70      	pop	{r4, r5, r6, pc}

0800ee60 <_strtod_l>:
 800ee60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee64:	b09f      	sub	sp, #124	@ 0x7c
 800ee66:	460c      	mov	r4, r1
 800ee68:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ee6a:	2200      	movs	r2, #0
 800ee6c:	921a      	str	r2, [sp, #104]	@ 0x68
 800ee6e:	9005      	str	r0, [sp, #20]
 800ee70:	f04f 0a00 	mov.w	sl, #0
 800ee74:	f04f 0b00 	mov.w	fp, #0
 800ee78:	460a      	mov	r2, r1
 800ee7a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ee7c:	7811      	ldrb	r1, [r2, #0]
 800ee7e:	292b      	cmp	r1, #43	@ 0x2b
 800ee80:	d04a      	beq.n	800ef18 <_strtod_l+0xb8>
 800ee82:	d838      	bhi.n	800eef6 <_strtod_l+0x96>
 800ee84:	290d      	cmp	r1, #13
 800ee86:	d832      	bhi.n	800eeee <_strtod_l+0x8e>
 800ee88:	2908      	cmp	r1, #8
 800ee8a:	d832      	bhi.n	800eef2 <_strtod_l+0x92>
 800ee8c:	2900      	cmp	r1, #0
 800ee8e:	d03b      	beq.n	800ef08 <_strtod_l+0xa8>
 800ee90:	2200      	movs	r2, #0
 800ee92:	920e      	str	r2, [sp, #56]	@ 0x38
 800ee94:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ee96:	782a      	ldrb	r2, [r5, #0]
 800ee98:	2a30      	cmp	r2, #48	@ 0x30
 800ee9a:	f040 80b2 	bne.w	800f002 <_strtod_l+0x1a2>
 800ee9e:	786a      	ldrb	r2, [r5, #1]
 800eea0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800eea4:	2a58      	cmp	r2, #88	@ 0x58
 800eea6:	d16e      	bne.n	800ef86 <_strtod_l+0x126>
 800eea8:	9302      	str	r3, [sp, #8]
 800eeaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eeac:	9301      	str	r3, [sp, #4]
 800eeae:	ab1a      	add	r3, sp, #104	@ 0x68
 800eeb0:	9300      	str	r3, [sp, #0]
 800eeb2:	4a8f      	ldr	r2, [pc, #572]	@ (800f0f0 <_strtod_l+0x290>)
 800eeb4:	9805      	ldr	r0, [sp, #20]
 800eeb6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800eeb8:	a919      	add	r1, sp, #100	@ 0x64
 800eeba:	f001 facf 	bl	801045c <__gethex>
 800eebe:	f010 060f 	ands.w	r6, r0, #15
 800eec2:	4604      	mov	r4, r0
 800eec4:	d005      	beq.n	800eed2 <_strtod_l+0x72>
 800eec6:	2e06      	cmp	r6, #6
 800eec8:	d128      	bne.n	800ef1c <_strtod_l+0xbc>
 800eeca:	3501      	adds	r5, #1
 800eecc:	2300      	movs	r3, #0
 800eece:	9519      	str	r5, [sp, #100]	@ 0x64
 800eed0:	930e      	str	r3, [sp, #56]	@ 0x38
 800eed2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	f040 858e 	bne.w	800f9f6 <_strtod_l+0xb96>
 800eeda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eedc:	b1cb      	cbz	r3, 800ef12 <_strtod_l+0xb2>
 800eede:	4652      	mov	r2, sl
 800eee0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800eee4:	ec43 2b10 	vmov	d0, r2, r3
 800eee8:	b01f      	add	sp, #124	@ 0x7c
 800eeea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eeee:	2920      	cmp	r1, #32
 800eef0:	d1ce      	bne.n	800ee90 <_strtod_l+0x30>
 800eef2:	3201      	adds	r2, #1
 800eef4:	e7c1      	b.n	800ee7a <_strtod_l+0x1a>
 800eef6:	292d      	cmp	r1, #45	@ 0x2d
 800eef8:	d1ca      	bne.n	800ee90 <_strtod_l+0x30>
 800eefa:	2101      	movs	r1, #1
 800eefc:	910e      	str	r1, [sp, #56]	@ 0x38
 800eefe:	1c51      	adds	r1, r2, #1
 800ef00:	9119      	str	r1, [sp, #100]	@ 0x64
 800ef02:	7852      	ldrb	r2, [r2, #1]
 800ef04:	2a00      	cmp	r2, #0
 800ef06:	d1c5      	bne.n	800ee94 <_strtod_l+0x34>
 800ef08:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ef0a:	9419      	str	r4, [sp, #100]	@ 0x64
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	f040 8570 	bne.w	800f9f2 <_strtod_l+0xb92>
 800ef12:	4652      	mov	r2, sl
 800ef14:	465b      	mov	r3, fp
 800ef16:	e7e5      	b.n	800eee4 <_strtod_l+0x84>
 800ef18:	2100      	movs	r1, #0
 800ef1a:	e7ef      	b.n	800eefc <_strtod_l+0x9c>
 800ef1c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ef1e:	b13a      	cbz	r2, 800ef30 <_strtod_l+0xd0>
 800ef20:	2135      	movs	r1, #53	@ 0x35
 800ef22:	a81c      	add	r0, sp, #112	@ 0x70
 800ef24:	f7ff ff3a 	bl	800ed9c <__copybits>
 800ef28:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ef2a:	9805      	ldr	r0, [sp, #20]
 800ef2c:	f7ff fb10 	bl	800e550 <_Bfree>
 800ef30:	3e01      	subs	r6, #1
 800ef32:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ef34:	2e04      	cmp	r6, #4
 800ef36:	d806      	bhi.n	800ef46 <_strtod_l+0xe6>
 800ef38:	e8df f006 	tbb	[pc, r6]
 800ef3c:	201d0314 	.word	0x201d0314
 800ef40:	14          	.byte	0x14
 800ef41:	00          	.byte	0x00
 800ef42:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ef46:	05e1      	lsls	r1, r4, #23
 800ef48:	bf48      	it	mi
 800ef4a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ef4e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ef52:	0d1b      	lsrs	r3, r3, #20
 800ef54:	051b      	lsls	r3, r3, #20
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	d1bb      	bne.n	800eed2 <_strtod_l+0x72>
 800ef5a:	f7fe fb1f 	bl	800d59c <__errno>
 800ef5e:	2322      	movs	r3, #34	@ 0x22
 800ef60:	6003      	str	r3, [r0, #0]
 800ef62:	e7b6      	b.n	800eed2 <_strtod_l+0x72>
 800ef64:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ef68:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ef6c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ef70:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ef74:	e7e7      	b.n	800ef46 <_strtod_l+0xe6>
 800ef76:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800f0f8 <_strtod_l+0x298>
 800ef7a:	e7e4      	b.n	800ef46 <_strtod_l+0xe6>
 800ef7c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ef80:	f04f 3aff 	mov.w	sl, #4294967295
 800ef84:	e7df      	b.n	800ef46 <_strtod_l+0xe6>
 800ef86:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ef88:	1c5a      	adds	r2, r3, #1
 800ef8a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ef8c:	785b      	ldrb	r3, [r3, #1]
 800ef8e:	2b30      	cmp	r3, #48	@ 0x30
 800ef90:	d0f9      	beq.n	800ef86 <_strtod_l+0x126>
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d09d      	beq.n	800eed2 <_strtod_l+0x72>
 800ef96:	2301      	movs	r3, #1
 800ef98:	2700      	movs	r7, #0
 800ef9a:	9308      	str	r3, [sp, #32]
 800ef9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ef9e:	930c      	str	r3, [sp, #48]	@ 0x30
 800efa0:	970b      	str	r7, [sp, #44]	@ 0x2c
 800efa2:	46b9      	mov	r9, r7
 800efa4:	220a      	movs	r2, #10
 800efa6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800efa8:	7805      	ldrb	r5, [r0, #0]
 800efaa:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800efae:	b2d9      	uxtb	r1, r3
 800efb0:	2909      	cmp	r1, #9
 800efb2:	d928      	bls.n	800f006 <_strtod_l+0x1a6>
 800efb4:	494f      	ldr	r1, [pc, #316]	@ (800f0f4 <_strtod_l+0x294>)
 800efb6:	2201      	movs	r2, #1
 800efb8:	f7fe fa36 	bl	800d428 <strncmp>
 800efbc:	2800      	cmp	r0, #0
 800efbe:	d032      	beq.n	800f026 <_strtod_l+0x1c6>
 800efc0:	2000      	movs	r0, #0
 800efc2:	462a      	mov	r2, r5
 800efc4:	900a      	str	r0, [sp, #40]	@ 0x28
 800efc6:	464d      	mov	r5, r9
 800efc8:	4603      	mov	r3, r0
 800efca:	2a65      	cmp	r2, #101	@ 0x65
 800efcc:	d001      	beq.n	800efd2 <_strtod_l+0x172>
 800efce:	2a45      	cmp	r2, #69	@ 0x45
 800efd0:	d114      	bne.n	800effc <_strtod_l+0x19c>
 800efd2:	b91d      	cbnz	r5, 800efdc <_strtod_l+0x17c>
 800efd4:	9a08      	ldr	r2, [sp, #32]
 800efd6:	4302      	orrs	r2, r0
 800efd8:	d096      	beq.n	800ef08 <_strtod_l+0xa8>
 800efda:	2500      	movs	r5, #0
 800efdc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800efde:	1c62      	adds	r2, r4, #1
 800efe0:	9219      	str	r2, [sp, #100]	@ 0x64
 800efe2:	7862      	ldrb	r2, [r4, #1]
 800efe4:	2a2b      	cmp	r2, #43	@ 0x2b
 800efe6:	d07a      	beq.n	800f0de <_strtod_l+0x27e>
 800efe8:	2a2d      	cmp	r2, #45	@ 0x2d
 800efea:	d07e      	beq.n	800f0ea <_strtod_l+0x28a>
 800efec:	f04f 0c00 	mov.w	ip, #0
 800eff0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800eff4:	2909      	cmp	r1, #9
 800eff6:	f240 8085 	bls.w	800f104 <_strtod_l+0x2a4>
 800effa:	9419      	str	r4, [sp, #100]	@ 0x64
 800effc:	f04f 0800 	mov.w	r8, #0
 800f000:	e0a5      	b.n	800f14e <_strtod_l+0x2ee>
 800f002:	2300      	movs	r3, #0
 800f004:	e7c8      	b.n	800ef98 <_strtod_l+0x138>
 800f006:	f1b9 0f08 	cmp.w	r9, #8
 800f00a:	bfd8      	it	le
 800f00c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800f00e:	f100 0001 	add.w	r0, r0, #1
 800f012:	bfda      	itte	le
 800f014:	fb02 3301 	mlale	r3, r2, r1, r3
 800f018:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800f01a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800f01e:	f109 0901 	add.w	r9, r9, #1
 800f022:	9019      	str	r0, [sp, #100]	@ 0x64
 800f024:	e7bf      	b.n	800efa6 <_strtod_l+0x146>
 800f026:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f028:	1c5a      	adds	r2, r3, #1
 800f02a:	9219      	str	r2, [sp, #100]	@ 0x64
 800f02c:	785a      	ldrb	r2, [r3, #1]
 800f02e:	f1b9 0f00 	cmp.w	r9, #0
 800f032:	d03b      	beq.n	800f0ac <_strtod_l+0x24c>
 800f034:	900a      	str	r0, [sp, #40]	@ 0x28
 800f036:	464d      	mov	r5, r9
 800f038:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800f03c:	2b09      	cmp	r3, #9
 800f03e:	d912      	bls.n	800f066 <_strtod_l+0x206>
 800f040:	2301      	movs	r3, #1
 800f042:	e7c2      	b.n	800efca <_strtod_l+0x16a>
 800f044:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f046:	1c5a      	adds	r2, r3, #1
 800f048:	9219      	str	r2, [sp, #100]	@ 0x64
 800f04a:	785a      	ldrb	r2, [r3, #1]
 800f04c:	3001      	adds	r0, #1
 800f04e:	2a30      	cmp	r2, #48	@ 0x30
 800f050:	d0f8      	beq.n	800f044 <_strtod_l+0x1e4>
 800f052:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800f056:	2b08      	cmp	r3, #8
 800f058:	f200 84d2 	bhi.w	800fa00 <_strtod_l+0xba0>
 800f05c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f05e:	900a      	str	r0, [sp, #40]	@ 0x28
 800f060:	2000      	movs	r0, #0
 800f062:	930c      	str	r3, [sp, #48]	@ 0x30
 800f064:	4605      	mov	r5, r0
 800f066:	3a30      	subs	r2, #48	@ 0x30
 800f068:	f100 0301 	add.w	r3, r0, #1
 800f06c:	d018      	beq.n	800f0a0 <_strtod_l+0x240>
 800f06e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f070:	4419      	add	r1, r3
 800f072:	910a      	str	r1, [sp, #40]	@ 0x28
 800f074:	462e      	mov	r6, r5
 800f076:	f04f 0e0a 	mov.w	lr, #10
 800f07a:	1c71      	adds	r1, r6, #1
 800f07c:	eba1 0c05 	sub.w	ip, r1, r5
 800f080:	4563      	cmp	r3, ip
 800f082:	dc15      	bgt.n	800f0b0 <_strtod_l+0x250>
 800f084:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800f088:	182b      	adds	r3, r5, r0
 800f08a:	2b08      	cmp	r3, #8
 800f08c:	f105 0501 	add.w	r5, r5, #1
 800f090:	4405      	add	r5, r0
 800f092:	dc1a      	bgt.n	800f0ca <_strtod_l+0x26a>
 800f094:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f096:	230a      	movs	r3, #10
 800f098:	fb03 2301 	mla	r3, r3, r1, r2
 800f09c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f09e:	2300      	movs	r3, #0
 800f0a0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f0a2:	1c51      	adds	r1, r2, #1
 800f0a4:	9119      	str	r1, [sp, #100]	@ 0x64
 800f0a6:	7852      	ldrb	r2, [r2, #1]
 800f0a8:	4618      	mov	r0, r3
 800f0aa:	e7c5      	b.n	800f038 <_strtod_l+0x1d8>
 800f0ac:	4648      	mov	r0, r9
 800f0ae:	e7ce      	b.n	800f04e <_strtod_l+0x1ee>
 800f0b0:	2e08      	cmp	r6, #8
 800f0b2:	dc05      	bgt.n	800f0c0 <_strtod_l+0x260>
 800f0b4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800f0b6:	fb0e f606 	mul.w	r6, lr, r6
 800f0ba:	960b      	str	r6, [sp, #44]	@ 0x2c
 800f0bc:	460e      	mov	r6, r1
 800f0be:	e7dc      	b.n	800f07a <_strtod_l+0x21a>
 800f0c0:	2910      	cmp	r1, #16
 800f0c2:	bfd8      	it	le
 800f0c4:	fb0e f707 	mulle.w	r7, lr, r7
 800f0c8:	e7f8      	b.n	800f0bc <_strtod_l+0x25c>
 800f0ca:	2b0f      	cmp	r3, #15
 800f0cc:	bfdc      	itt	le
 800f0ce:	230a      	movle	r3, #10
 800f0d0:	fb03 2707 	mlale	r7, r3, r7, r2
 800f0d4:	e7e3      	b.n	800f09e <_strtod_l+0x23e>
 800f0d6:	2300      	movs	r3, #0
 800f0d8:	930a      	str	r3, [sp, #40]	@ 0x28
 800f0da:	2301      	movs	r3, #1
 800f0dc:	e77a      	b.n	800efd4 <_strtod_l+0x174>
 800f0de:	f04f 0c00 	mov.w	ip, #0
 800f0e2:	1ca2      	adds	r2, r4, #2
 800f0e4:	9219      	str	r2, [sp, #100]	@ 0x64
 800f0e6:	78a2      	ldrb	r2, [r4, #2]
 800f0e8:	e782      	b.n	800eff0 <_strtod_l+0x190>
 800f0ea:	f04f 0c01 	mov.w	ip, #1
 800f0ee:	e7f8      	b.n	800f0e2 <_strtod_l+0x282>
 800f0f0:	08011f6c 	.word	0x08011f6c
 800f0f4:	08011da3 	.word	0x08011da3
 800f0f8:	7ff00000 	.word	0x7ff00000
 800f0fc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f0fe:	1c51      	adds	r1, r2, #1
 800f100:	9119      	str	r1, [sp, #100]	@ 0x64
 800f102:	7852      	ldrb	r2, [r2, #1]
 800f104:	2a30      	cmp	r2, #48	@ 0x30
 800f106:	d0f9      	beq.n	800f0fc <_strtod_l+0x29c>
 800f108:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800f10c:	2908      	cmp	r1, #8
 800f10e:	f63f af75 	bhi.w	800effc <_strtod_l+0x19c>
 800f112:	3a30      	subs	r2, #48	@ 0x30
 800f114:	9209      	str	r2, [sp, #36]	@ 0x24
 800f116:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f118:	920f      	str	r2, [sp, #60]	@ 0x3c
 800f11a:	f04f 080a 	mov.w	r8, #10
 800f11e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f120:	1c56      	adds	r6, r2, #1
 800f122:	9619      	str	r6, [sp, #100]	@ 0x64
 800f124:	7852      	ldrb	r2, [r2, #1]
 800f126:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800f12a:	f1be 0f09 	cmp.w	lr, #9
 800f12e:	d939      	bls.n	800f1a4 <_strtod_l+0x344>
 800f130:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800f132:	1a76      	subs	r6, r6, r1
 800f134:	2e08      	cmp	r6, #8
 800f136:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800f13a:	dc03      	bgt.n	800f144 <_strtod_l+0x2e4>
 800f13c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f13e:	4588      	cmp	r8, r1
 800f140:	bfa8      	it	ge
 800f142:	4688      	movge	r8, r1
 800f144:	f1bc 0f00 	cmp.w	ip, #0
 800f148:	d001      	beq.n	800f14e <_strtod_l+0x2ee>
 800f14a:	f1c8 0800 	rsb	r8, r8, #0
 800f14e:	2d00      	cmp	r5, #0
 800f150:	d14e      	bne.n	800f1f0 <_strtod_l+0x390>
 800f152:	9908      	ldr	r1, [sp, #32]
 800f154:	4308      	orrs	r0, r1
 800f156:	f47f aebc 	bne.w	800eed2 <_strtod_l+0x72>
 800f15a:	2b00      	cmp	r3, #0
 800f15c:	f47f aed4 	bne.w	800ef08 <_strtod_l+0xa8>
 800f160:	2a69      	cmp	r2, #105	@ 0x69
 800f162:	d028      	beq.n	800f1b6 <_strtod_l+0x356>
 800f164:	dc25      	bgt.n	800f1b2 <_strtod_l+0x352>
 800f166:	2a49      	cmp	r2, #73	@ 0x49
 800f168:	d025      	beq.n	800f1b6 <_strtod_l+0x356>
 800f16a:	2a4e      	cmp	r2, #78	@ 0x4e
 800f16c:	f47f aecc 	bne.w	800ef08 <_strtod_l+0xa8>
 800f170:	499a      	ldr	r1, [pc, #616]	@ (800f3dc <_strtod_l+0x57c>)
 800f172:	a819      	add	r0, sp, #100	@ 0x64
 800f174:	f001 fb94 	bl	80108a0 <__match>
 800f178:	2800      	cmp	r0, #0
 800f17a:	f43f aec5 	beq.w	800ef08 <_strtod_l+0xa8>
 800f17e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f180:	781b      	ldrb	r3, [r3, #0]
 800f182:	2b28      	cmp	r3, #40	@ 0x28
 800f184:	d12e      	bne.n	800f1e4 <_strtod_l+0x384>
 800f186:	4996      	ldr	r1, [pc, #600]	@ (800f3e0 <_strtod_l+0x580>)
 800f188:	aa1c      	add	r2, sp, #112	@ 0x70
 800f18a:	a819      	add	r0, sp, #100	@ 0x64
 800f18c:	f001 fb9c 	bl	80108c8 <__hexnan>
 800f190:	2805      	cmp	r0, #5
 800f192:	d127      	bne.n	800f1e4 <_strtod_l+0x384>
 800f194:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f196:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800f19a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800f19e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800f1a2:	e696      	b.n	800eed2 <_strtod_l+0x72>
 800f1a4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f1a6:	fb08 2101 	mla	r1, r8, r1, r2
 800f1aa:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800f1ae:	9209      	str	r2, [sp, #36]	@ 0x24
 800f1b0:	e7b5      	b.n	800f11e <_strtod_l+0x2be>
 800f1b2:	2a6e      	cmp	r2, #110	@ 0x6e
 800f1b4:	e7da      	b.n	800f16c <_strtod_l+0x30c>
 800f1b6:	498b      	ldr	r1, [pc, #556]	@ (800f3e4 <_strtod_l+0x584>)
 800f1b8:	a819      	add	r0, sp, #100	@ 0x64
 800f1ba:	f001 fb71 	bl	80108a0 <__match>
 800f1be:	2800      	cmp	r0, #0
 800f1c0:	f43f aea2 	beq.w	800ef08 <_strtod_l+0xa8>
 800f1c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f1c6:	4988      	ldr	r1, [pc, #544]	@ (800f3e8 <_strtod_l+0x588>)
 800f1c8:	3b01      	subs	r3, #1
 800f1ca:	a819      	add	r0, sp, #100	@ 0x64
 800f1cc:	9319      	str	r3, [sp, #100]	@ 0x64
 800f1ce:	f001 fb67 	bl	80108a0 <__match>
 800f1d2:	b910      	cbnz	r0, 800f1da <_strtod_l+0x37a>
 800f1d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f1d6:	3301      	adds	r3, #1
 800f1d8:	9319      	str	r3, [sp, #100]	@ 0x64
 800f1da:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800f3f8 <_strtod_l+0x598>
 800f1de:	f04f 0a00 	mov.w	sl, #0
 800f1e2:	e676      	b.n	800eed2 <_strtod_l+0x72>
 800f1e4:	4881      	ldr	r0, [pc, #516]	@ (800f3ec <_strtod_l+0x58c>)
 800f1e6:	f001 f897 	bl	8010318 <nan>
 800f1ea:	ec5b ab10 	vmov	sl, fp, d0
 800f1ee:	e670      	b.n	800eed2 <_strtod_l+0x72>
 800f1f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f1f2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800f1f4:	eba8 0303 	sub.w	r3, r8, r3
 800f1f8:	f1b9 0f00 	cmp.w	r9, #0
 800f1fc:	bf08      	it	eq
 800f1fe:	46a9      	moveq	r9, r5
 800f200:	2d10      	cmp	r5, #16
 800f202:	9309      	str	r3, [sp, #36]	@ 0x24
 800f204:	462c      	mov	r4, r5
 800f206:	bfa8      	it	ge
 800f208:	2410      	movge	r4, #16
 800f20a:	f7f1 f9a3 	bl	8000554 <__aeabi_ui2d>
 800f20e:	2d09      	cmp	r5, #9
 800f210:	4682      	mov	sl, r0
 800f212:	468b      	mov	fp, r1
 800f214:	dc13      	bgt.n	800f23e <_strtod_l+0x3de>
 800f216:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f218:	2b00      	cmp	r3, #0
 800f21a:	f43f ae5a 	beq.w	800eed2 <_strtod_l+0x72>
 800f21e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f220:	dd78      	ble.n	800f314 <_strtod_l+0x4b4>
 800f222:	2b16      	cmp	r3, #22
 800f224:	dc5f      	bgt.n	800f2e6 <_strtod_l+0x486>
 800f226:	4972      	ldr	r1, [pc, #456]	@ (800f3f0 <_strtod_l+0x590>)
 800f228:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f22c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f230:	4652      	mov	r2, sl
 800f232:	465b      	mov	r3, fp
 800f234:	f7f1 fa08 	bl	8000648 <__aeabi_dmul>
 800f238:	4682      	mov	sl, r0
 800f23a:	468b      	mov	fp, r1
 800f23c:	e649      	b.n	800eed2 <_strtod_l+0x72>
 800f23e:	4b6c      	ldr	r3, [pc, #432]	@ (800f3f0 <_strtod_l+0x590>)
 800f240:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f244:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800f248:	f7f1 f9fe 	bl	8000648 <__aeabi_dmul>
 800f24c:	4682      	mov	sl, r0
 800f24e:	4638      	mov	r0, r7
 800f250:	468b      	mov	fp, r1
 800f252:	f7f1 f97f 	bl	8000554 <__aeabi_ui2d>
 800f256:	4602      	mov	r2, r0
 800f258:	460b      	mov	r3, r1
 800f25a:	4650      	mov	r0, sl
 800f25c:	4659      	mov	r1, fp
 800f25e:	f7f1 f83d 	bl	80002dc <__adddf3>
 800f262:	2d0f      	cmp	r5, #15
 800f264:	4682      	mov	sl, r0
 800f266:	468b      	mov	fp, r1
 800f268:	ddd5      	ble.n	800f216 <_strtod_l+0x3b6>
 800f26a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f26c:	1b2c      	subs	r4, r5, r4
 800f26e:	441c      	add	r4, r3
 800f270:	2c00      	cmp	r4, #0
 800f272:	f340 8093 	ble.w	800f39c <_strtod_l+0x53c>
 800f276:	f014 030f 	ands.w	r3, r4, #15
 800f27a:	d00a      	beq.n	800f292 <_strtod_l+0x432>
 800f27c:	495c      	ldr	r1, [pc, #368]	@ (800f3f0 <_strtod_l+0x590>)
 800f27e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f282:	4652      	mov	r2, sl
 800f284:	465b      	mov	r3, fp
 800f286:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f28a:	f7f1 f9dd 	bl	8000648 <__aeabi_dmul>
 800f28e:	4682      	mov	sl, r0
 800f290:	468b      	mov	fp, r1
 800f292:	f034 040f 	bics.w	r4, r4, #15
 800f296:	d073      	beq.n	800f380 <_strtod_l+0x520>
 800f298:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800f29c:	dd49      	ble.n	800f332 <_strtod_l+0x4d2>
 800f29e:	2400      	movs	r4, #0
 800f2a0:	46a0      	mov	r8, r4
 800f2a2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f2a4:	46a1      	mov	r9, r4
 800f2a6:	9a05      	ldr	r2, [sp, #20]
 800f2a8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800f3f8 <_strtod_l+0x598>
 800f2ac:	2322      	movs	r3, #34	@ 0x22
 800f2ae:	6013      	str	r3, [r2, #0]
 800f2b0:	f04f 0a00 	mov.w	sl, #0
 800f2b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	f43f ae0b 	beq.w	800eed2 <_strtod_l+0x72>
 800f2bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f2be:	9805      	ldr	r0, [sp, #20]
 800f2c0:	f7ff f946 	bl	800e550 <_Bfree>
 800f2c4:	9805      	ldr	r0, [sp, #20]
 800f2c6:	4649      	mov	r1, r9
 800f2c8:	f7ff f942 	bl	800e550 <_Bfree>
 800f2cc:	9805      	ldr	r0, [sp, #20]
 800f2ce:	4641      	mov	r1, r8
 800f2d0:	f7ff f93e 	bl	800e550 <_Bfree>
 800f2d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f2d6:	9805      	ldr	r0, [sp, #20]
 800f2d8:	f7ff f93a 	bl	800e550 <_Bfree>
 800f2dc:	9805      	ldr	r0, [sp, #20]
 800f2de:	4621      	mov	r1, r4
 800f2e0:	f7ff f936 	bl	800e550 <_Bfree>
 800f2e4:	e5f5      	b.n	800eed2 <_strtod_l+0x72>
 800f2e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f2e8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800f2ec:	4293      	cmp	r3, r2
 800f2ee:	dbbc      	blt.n	800f26a <_strtod_l+0x40a>
 800f2f0:	4c3f      	ldr	r4, [pc, #252]	@ (800f3f0 <_strtod_l+0x590>)
 800f2f2:	f1c5 050f 	rsb	r5, r5, #15
 800f2f6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f2fa:	4652      	mov	r2, sl
 800f2fc:	465b      	mov	r3, fp
 800f2fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f302:	f7f1 f9a1 	bl	8000648 <__aeabi_dmul>
 800f306:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f308:	1b5d      	subs	r5, r3, r5
 800f30a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f30e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f312:	e78f      	b.n	800f234 <_strtod_l+0x3d4>
 800f314:	3316      	adds	r3, #22
 800f316:	dba8      	blt.n	800f26a <_strtod_l+0x40a>
 800f318:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f31a:	eba3 0808 	sub.w	r8, r3, r8
 800f31e:	4b34      	ldr	r3, [pc, #208]	@ (800f3f0 <_strtod_l+0x590>)
 800f320:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800f324:	e9d8 2300 	ldrd	r2, r3, [r8]
 800f328:	4650      	mov	r0, sl
 800f32a:	4659      	mov	r1, fp
 800f32c:	f7f1 fab6 	bl	800089c <__aeabi_ddiv>
 800f330:	e782      	b.n	800f238 <_strtod_l+0x3d8>
 800f332:	2300      	movs	r3, #0
 800f334:	4f2f      	ldr	r7, [pc, #188]	@ (800f3f4 <_strtod_l+0x594>)
 800f336:	1124      	asrs	r4, r4, #4
 800f338:	4650      	mov	r0, sl
 800f33a:	4659      	mov	r1, fp
 800f33c:	461e      	mov	r6, r3
 800f33e:	2c01      	cmp	r4, #1
 800f340:	dc21      	bgt.n	800f386 <_strtod_l+0x526>
 800f342:	b10b      	cbz	r3, 800f348 <_strtod_l+0x4e8>
 800f344:	4682      	mov	sl, r0
 800f346:	468b      	mov	fp, r1
 800f348:	492a      	ldr	r1, [pc, #168]	@ (800f3f4 <_strtod_l+0x594>)
 800f34a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800f34e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f352:	4652      	mov	r2, sl
 800f354:	465b      	mov	r3, fp
 800f356:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f35a:	f7f1 f975 	bl	8000648 <__aeabi_dmul>
 800f35e:	4b26      	ldr	r3, [pc, #152]	@ (800f3f8 <_strtod_l+0x598>)
 800f360:	460a      	mov	r2, r1
 800f362:	400b      	ands	r3, r1
 800f364:	4925      	ldr	r1, [pc, #148]	@ (800f3fc <_strtod_l+0x59c>)
 800f366:	428b      	cmp	r3, r1
 800f368:	4682      	mov	sl, r0
 800f36a:	d898      	bhi.n	800f29e <_strtod_l+0x43e>
 800f36c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800f370:	428b      	cmp	r3, r1
 800f372:	bf86      	itte	hi
 800f374:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800f400 <_strtod_l+0x5a0>
 800f378:	f04f 3aff 	movhi.w	sl, #4294967295
 800f37c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800f380:	2300      	movs	r3, #0
 800f382:	9308      	str	r3, [sp, #32]
 800f384:	e076      	b.n	800f474 <_strtod_l+0x614>
 800f386:	07e2      	lsls	r2, r4, #31
 800f388:	d504      	bpl.n	800f394 <_strtod_l+0x534>
 800f38a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f38e:	f7f1 f95b 	bl	8000648 <__aeabi_dmul>
 800f392:	2301      	movs	r3, #1
 800f394:	3601      	adds	r6, #1
 800f396:	1064      	asrs	r4, r4, #1
 800f398:	3708      	adds	r7, #8
 800f39a:	e7d0      	b.n	800f33e <_strtod_l+0x4de>
 800f39c:	d0f0      	beq.n	800f380 <_strtod_l+0x520>
 800f39e:	4264      	negs	r4, r4
 800f3a0:	f014 020f 	ands.w	r2, r4, #15
 800f3a4:	d00a      	beq.n	800f3bc <_strtod_l+0x55c>
 800f3a6:	4b12      	ldr	r3, [pc, #72]	@ (800f3f0 <_strtod_l+0x590>)
 800f3a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f3ac:	4650      	mov	r0, sl
 800f3ae:	4659      	mov	r1, fp
 800f3b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3b4:	f7f1 fa72 	bl	800089c <__aeabi_ddiv>
 800f3b8:	4682      	mov	sl, r0
 800f3ba:	468b      	mov	fp, r1
 800f3bc:	1124      	asrs	r4, r4, #4
 800f3be:	d0df      	beq.n	800f380 <_strtod_l+0x520>
 800f3c0:	2c1f      	cmp	r4, #31
 800f3c2:	dd1f      	ble.n	800f404 <_strtod_l+0x5a4>
 800f3c4:	2400      	movs	r4, #0
 800f3c6:	46a0      	mov	r8, r4
 800f3c8:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f3ca:	46a1      	mov	r9, r4
 800f3cc:	9a05      	ldr	r2, [sp, #20]
 800f3ce:	2322      	movs	r3, #34	@ 0x22
 800f3d0:	f04f 0a00 	mov.w	sl, #0
 800f3d4:	f04f 0b00 	mov.w	fp, #0
 800f3d8:	6013      	str	r3, [r2, #0]
 800f3da:	e76b      	b.n	800f2b4 <_strtod_l+0x454>
 800f3dc:	08011c91 	.word	0x08011c91
 800f3e0:	08011f58 	.word	0x08011f58
 800f3e4:	08011c89 	.word	0x08011c89
 800f3e8:	08011cc0 	.word	0x08011cc0
 800f3ec:	08011df9 	.word	0x08011df9
 800f3f0:	08011e90 	.word	0x08011e90
 800f3f4:	08011e68 	.word	0x08011e68
 800f3f8:	7ff00000 	.word	0x7ff00000
 800f3fc:	7ca00000 	.word	0x7ca00000
 800f400:	7fefffff 	.word	0x7fefffff
 800f404:	f014 0310 	ands.w	r3, r4, #16
 800f408:	bf18      	it	ne
 800f40a:	236a      	movne	r3, #106	@ 0x6a
 800f40c:	4ea9      	ldr	r6, [pc, #676]	@ (800f6b4 <_strtod_l+0x854>)
 800f40e:	9308      	str	r3, [sp, #32]
 800f410:	4650      	mov	r0, sl
 800f412:	4659      	mov	r1, fp
 800f414:	2300      	movs	r3, #0
 800f416:	07e7      	lsls	r7, r4, #31
 800f418:	d504      	bpl.n	800f424 <_strtod_l+0x5c4>
 800f41a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f41e:	f7f1 f913 	bl	8000648 <__aeabi_dmul>
 800f422:	2301      	movs	r3, #1
 800f424:	1064      	asrs	r4, r4, #1
 800f426:	f106 0608 	add.w	r6, r6, #8
 800f42a:	d1f4      	bne.n	800f416 <_strtod_l+0x5b6>
 800f42c:	b10b      	cbz	r3, 800f432 <_strtod_l+0x5d2>
 800f42e:	4682      	mov	sl, r0
 800f430:	468b      	mov	fp, r1
 800f432:	9b08      	ldr	r3, [sp, #32]
 800f434:	b1b3      	cbz	r3, 800f464 <_strtod_l+0x604>
 800f436:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800f43a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800f43e:	2b00      	cmp	r3, #0
 800f440:	4659      	mov	r1, fp
 800f442:	dd0f      	ble.n	800f464 <_strtod_l+0x604>
 800f444:	2b1f      	cmp	r3, #31
 800f446:	dd56      	ble.n	800f4f6 <_strtod_l+0x696>
 800f448:	2b34      	cmp	r3, #52	@ 0x34
 800f44a:	bfde      	ittt	le
 800f44c:	f04f 33ff 	movle.w	r3, #4294967295
 800f450:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800f454:	4093      	lslle	r3, r2
 800f456:	f04f 0a00 	mov.w	sl, #0
 800f45a:	bfcc      	ite	gt
 800f45c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f460:	ea03 0b01 	andle.w	fp, r3, r1
 800f464:	2200      	movs	r2, #0
 800f466:	2300      	movs	r3, #0
 800f468:	4650      	mov	r0, sl
 800f46a:	4659      	mov	r1, fp
 800f46c:	f7f1 fb54 	bl	8000b18 <__aeabi_dcmpeq>
 800f470:	2800      	cmp	r0, #0
 800f472:	d1a7      	bne.n	800f3c4 <_strtod_l+0x564>
 800f474:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f476:	9300      	str	r3, [sp, #0]
 800f478:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f47a:	9805      	ldr	r0, [sp, #20]
 800f47c:	462b      	mov	r3, r5
 800f47e:	464a      	mov	r2, r9
 800f480:	f7ff f8ce 	bl	800e620 <__s2b>
 800f484:	900b      	str	r0, [sp, #44]	@ 0x2c
 800f486:	2800      	cmp	r0, #0
 800f488:	f43f af09 	beq.w	800f29e <_strtod_l+0x43e>
 800f48c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f48e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f490:	2a00      	cmp	r2, #0
 800f492:	eba3 0308 	sub.w	r3, r3, r8
 800f496:	bfa8      	it	ge
 800f498:	2300      	movge	r3, #0
 800f49a:	9312      	str	r3, [sp, #72]	@ 0x48
 800f49c:	2400      	movs	r4, #0
 800f49e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f4a2:	9316      	str	r3, [sp, #88]	@ 0x58
 800f4a4:	46a0      	mov	r8, r4
 800f4a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f4a8:	9805      	ldr	r0, [sp, #20]
 800f4aa:	6859      	ldr	r1, [r3, #4]
 800f4ac:	f7ff f810 	bl	800e4d0 <_Balloc>
 800f4b0:	4681      	mov	r9, r0
 800f4b2:	2800      	cmp	r0, #0
 800f4b4:	f43f aef7 	beq.w	800f2a6 <_strtod_l+0x446>
 800f4b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f4ba:	691a      	ldr	r2, [r3, #16]
 800f4bc:	3202      	adds	r2, #2
 800f4be:	f103 010c 	add.w	r1, r3, #12
 800f4c2:	0092      	lsls	r2, r2, #2
 800f4c4:	300c      	adds	r0, #12
 800f4c6:	f7fe f896 	bl	800d5f6 <memcpy>
 800f4ca:	ec4b ab10 	vmov	d0, sl, fp
 800f4ce:	9805      	ldr	r0, [sp, #20]
 800f4d0:	aa1c      	add	r2, sp, #112	@ 0x70
 800f4d2:	a91b      	add	r1, sp, #108	@ 0x6c
 800f4d4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800f4d8:	f7ff fbd6 	bl	800ec88 <__d2b>
 800f4dc:	901a      	str	r0, [sp, #104]	@ 0x68
 800f4de:	2800      	cmp	r0, #0
 800f4e0:	f43f aee1 	beq.w	800f2a6 <_strtod_l+0x446>
 800f4e4:	9805      	ldr	r0, [sp, #20]
 800f4e6:	2101      	movs	r1, #1
 800f4e8:	f7ff f930 	bl	800e74c <__i2b>
 800f4ec:	4680      	mov	r8, r0
 800f4ee:	b948      	cbnz	r0, 800f504 <_strtod_l+0x6a4>
 800f4f0:	f04f 0800 	mov.w	r8, #0
 800f4f4:	e6d7      	b.n	800f2a6 <_strtod_l+0x446>
 800f4f6:	f04f 32ff 	mov.w	r2, #4294967295
 800f4fa:	fa02 f303 	lsl.w	r3, r2, r3
 800f4fe:	ea03 0a0a 	and.w	sl, r3, sl
 800f502:	e7af      	b.n	800f464 <_strtod_l+0x604>
 800f504:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800f506:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f508:	2d00      	cmp	r5, #0
 800f50a:	bfab      	itete	ge
 800f50c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800f50e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800f510:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800f512:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800f514:	bfac      	ite	ge
 800f516:	18ef      	addge	r7, r5, r3
 800f518:	1b5e      	sublt	r6, r3, r5
 800f51a:	9b08      	ldr	r3, [sp, #32]
 800f51c:	1aed      	subs	r5, r5, r3
 800f51e:	4415      	add	r5, r2
 800f520:	4b65      	ldr	r3, [pc, #404]	@ (800f6b8 <_strtod_l+0x858>)
 800f522:	3d01      	subs	r5, #1
 800f524:	429d      	cmp	r5, r3
 800f526:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f52a:	da50      	bge.n	800f5ce <_strtod_l+0x76e>
 800f52c:	1b5b      	subs	r3, r3, r5
 800f52e:	2b1f      	cmp	r3, #31
 800f530:	eba2 0203 	sub.w	r2, r2, r3
 800f534:	f04f 0101 	mov.w	r1, #1
 800f538:	dc3d      	bgt.n	800f5b6 <_strtod_l+0x756>
 800f53a:	fa01 f303 	lsl.w	r3, r1, r3
 800f53e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f540:	2300      	movs	r3, #0
 800f542:	9310      	str	r3, [sp, #64]	@ 0x40
 800f544:	18bd      	adds	r5, r7, r2
 800f546:	9b08      	ldr	r3, [sp, #32]
 800f548:	42af      	cmp	r7, r5
 800f54a:	4416      	add	r6, r2
 800f54c:	441e      	add	r6, r3
 800f54e:	463b      	mov	r3, r7
 800f550:	bfa8      	it	ge
 800f552:	462b      	movge	r3, r5
 800f554:	42b3      	cmp	r3, r6
 800f556:	bfa8      	it	ge
 800f558:	4633      	movge	r3, r6
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	bfc2      	ittt	gt
 800f55e:	1aed      	subgt	r5, r5, r3
 800f560:	1af6      	subgt	r6, r6, r3
 800f562:	1aff      	subgt	r7, r7, r3
 800f564:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f566:	2b00      	cmp	r3, #0
 800f568:	dd16      	ble.n	800f598 <_strtod_l+0x738>
 800f56a:	4641      	mov	r1, r8
 800f56c:	9805      	ldr	r0, [sp, #20]
 800f56e:	461a      	mov	r2, r3
 800f570:	f7ff f9a4 	bl	800e8bc <__pow5mult>
 800f574:	4680      	mov	r8, r0
 800f576:	2800      	cmp	r0, #0
 800f578:	d0ba      	beq.n	800f4f0 <_strtod_l+0x690>
 800f57a:	4601      	mov	r1, r0
 800f57c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f57e:	9805      	ldr	r0, [sp, #20]
 800f580:	f7ff f8fa 	bl	800e778 <__multiply>
 800f584:	900a      	str	r0, [sp, #40]	@ 0x28
 800f586:	2800      	cmp	r0, #0
 800f588:	f43f ae8d 	beq.w	800f2a6 <_strtod_l+0x446>
 800f58c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f58e:	9805      	ldr	r0, [sp, #20]
 800f590:	f7fe ffde 	bl	800e550 <_Bfree>
 800f594:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f596:	931a      	str	r3, [sp, #104]	@ 0x68
 800f598:	2d00      	cmp	r5, #0
 800f59a:	dc1d      	bgt.n	800f5d8 <_strtod_l+0x778>
 800f59c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	dd23      	ble.n	800f5ea <_strtod_l+0x78a>
 800f5a2:	4649      	mov	r1, r9
 800f5a4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f5a6:	9805      	ldr	r0, [sp, #20]
 800f5a8:	f7ff f988 	bl	800e8bc <__pow5mult>
 800f5ac:	4681      	mov	r9, r0
 800f5ae:	b9e0      	cbnz	r0, 800f5ea <_strtod_l+0x78a>
 800f5b0:	f04f 0900 	mov.w	r9, #0
 800f5b4:	e677      	b.n	800f2a6 <_strtod_l+0x446>
 800f5b6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f5ba:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f5be:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800f5c2:	35e2      	adds	r5, #226	@ 0xe2
 800f5c4:	fa01 f305 	lsl.w	r3, r1, r5
 800f5c8:	9310      	str	r3, [sp, #64]	@ 0x40
 800f5ca:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f5cc:	e7ba      	b.n	800f544 <_strtod_l+0x6e4>
 800f5ce:	2300      	movs	r3, #0
 800f5d0:	9310      	str	r3, [sp, #64]	@ 0x40
 800f5d2:	2301      	movs	r3, #1
 800f5d4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f5d6:	e7b5      	b.n	800f544 <_strtod_l+0x6e4>
 800f5d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f5da:	9805      	ldr	r0, [sp, #20]
 800f5dc:	462a      	mov	r2, r5
 800f5de:	f7ff f9c7 	bl	800e970 <__lshift>
 800f5e2:	901a      	str	r0, [sp, #104]	@ 0x68
 800f5e4:	2800      	cmp	r0, #0
 800f5e6:	d1d9      	bne.n	800f59c <_strtod_l+0x73c>
 800f5e8:	e65d      	b.n	800f2a6 <_strtod_l+0x446>
 800f5ea:	2e00      	cmp	r6, #0
 800f5ec:	dd07      	ble.n	800f5fe <_strtod_l+0x79e>
 800f5ee:	4649      	mov	r1, r9
 800f5f0:	9805      	ldr	r0, [sp, #20]
 800f5f2:	4632      	mov	r2, r6
 800f5f4:	f7ff f9bc 	bl	800e970 <__lshift>
 800f5f8:	4681      	mov	r9, r0
 800f5fa:	2800      	cmp	r0, #0
 800f5fc:	d0d8      	beq.n	800f5b0 <_strtod_l+0x750>
 800f5fe:	2f00      	cmp	r7, #0
 800f600:	dd08      	ble.n	800f614 <_strtod_l+0x7b4>
 800f602:	4641      	mov	r1, r8
 800f604:	9805      	ldr	r0, [sp, #20]
 800f606:	463a      	mov	r2, r7
 800f608:	f7ff f9b2 	bl	800e970 <__lshift>
 800f60c:	4680      	mov	r8, r0
 800f60e:	2800      	cmp	r0, #0
 800f610:	f43f ae49 	beq.w	800f2a6 <_strtod_l+0x446>
 800f614:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f616:	9805      	ldr	r0, [sp, #20]
 800f618:	464a      	mov	r2, r9
 800f61a:	f7ff fa31 	bl	800ea80 <__mdiff>
 800f61e:	4604      	mov	r4, r0
 800f620:	2800      	cmp	r0, #0
 800f622:	f43f ae40 	beq.w	800f2a6 <_strtod_l+0x446>
 800f626:	68c3      	ldr	r3, [r0, #12]
 800f628:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f62a:	2300      	movs	r3, #0
 800f62c:	60c3      	str	r3, [r0, #12]
 800f62e:	4641      	mov	r1, r8
 800f630:	f7ff fa0a 	bl	800ea48 <__mcmp>
 800f634:	2800      	cmp	r0, #0
 800f636:	da45      	bge.n	800f6c4 <_strtod_l+0x864>
 800f638:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f63a:	ea53 030a 	orrs.w	r3, r3, sl
 800f63e:	d16b      	bne.n	800f718 <_strtod_l+0x8b8>
 800f640:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f644:	2b00      	cmp	r3, #0
 800f646:	d167      	bne.n	800f718 <_strtod_l+0x8b8>
 800f648:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f64c:	0d1b      	lsrs	r3, r3, #20
 800f64e:	051b      	lsls	r3, r3, #20
 800f650:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f654:	d960      	bls.n	800f718 <_strtod_l+0x8b8>
 800f656:	6963      	ldr	r3, [r4, #20]
 800f658:	b913      	cbnz	r3, 800f660 <_strtod_l+0x800>
 800f65a:	6923      	ldr	r3, [r4, #16]
 800f65c:	2b01      	cmp	r3, #1
 800f65e:	dd5b      	ble.n	800f718 <_strtod_l+0x8b8>
 800f660:	4621      	mov	r1, r4
 800f662:	2201      	movs	r2, #1
 800f664:	9805      	ldr	r0, [sp, #20]
 800f666:	f7ff f983 	bl	800e970 <__lshift>
 800f66a:	4641      	mov	r1, r8
 800f66c:	4604      	mov	r4, r0
 800f66e:	f7ff f9eb 	bl	800ea48 <__mcmp>
 800f672:	2800      	cmp	r0, #0
 800f674:	dd50      	ble.n	800f718 <_strtod_l+0x8b8>
 800f676:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f67a:	9a08      	ldr	r2, [sp, #32]
 800f67c:	0d1b      	lsrs	r3, r3, #20
 800f67e:	051b      	lsls	r3, r3, #20
 800f680:	2a00      	cmp	r2, #0
 800f682:	d06a      	beq.n	800f75a <_strtod_l+0x8fa>
 800f684:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f688:	d867      	bhi.n	800f75a <_strtod_l+0x8fa>
 800f68a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f68e:	f67f ae9d 	bls.w	800f3cc <_strtod_l+0x56c>
 800f692:	4b0a      	ldr	r3, [pc, #40]	@ (800f6bc <_strtod_l+0x85c>)
 800f694:	4650      	mov	r0, sl
 800f696:	4659      	mov	r1, fp
 800f698:	2200      	movs	r2, #0
 800f69a:	f7f0 ffd5 	bl	8000648 <__aeabi_dmul>
 800f69e:	4b08      	ldr	r3, [pc, #32]	@ (800f6c0 <_strtod_l+0x860>)
 800f6a0:	400b      	ands	r3, r1
 800f6a2:	4682      	mov	sl, r0
 800f6a4:	468b      	mov	fp, r1
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	f47f ae08 	bne.w	800f2bc <_strtod_l+0x45c>
 800f6ac:	9a05      	ldr	r2, [sp, #20]
 800f6ae:	2322      	movs	r3, #34	@ 0x22
 800f6b0:	6013      	str	r3, [r2, #0]
 800f6b2:	e603      	b.n	800f2bc <_strtod_l+0x45c>
 800f6b4:	08011f80 	.word	0x08011f80
 800f6b8:	fffffc02 	.word	0xfffffc02
 800f6bc:	39500000 	.word	0x39500000
 800f6c0:	7ff00000 	.word	0x7ff00000
 800f6c4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f6c8:	d165      	bne.n	800f796 <_strtod_l+0x936>
 800f6ca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f6cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f6d0:	b35a      	cbz	r2, 800f72a <_strtod_l+0x8ca>
 800f6d2:	4a9f      	ldr	r2, [pc, #636]	@ (800f950 <_strtod_l+0xaf0>)
 800f6d4:	4293      	cmp	r3, r2
 800f6d6:	d12b      	bne.n	800f730 <_strtod_l+0x8d0>
 800f6d8:	9b08      	ldr	r3, [sp, #32]
 800f6da:	4651      	mov	r1, sl
 800f6dc:	b303      	cbz	r3, 800f720 <_strtod_l+0x8c0>
 800f6de:	4b9d      	ldr	r3, [pc, #628]	@ (800f954 <_strtod_l+0xaf4>)
 800f6e0:	465a      	mov	r2, fp
 800f6e2:	4013      	ands	r3, r2
 800f6e4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f6e8:	f04f 32ff 	mov.w	r2, #4294967295
 800f6ec:	d81b      	bhi.n	800f726 <_strtod_l+0x8c6>
 800f6ee:	0d1b      	lsrs	r3, r3, #20
 800f6f0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f6f4:	fa02 f303 	lsl.w	r3, r2, r3
 800f6f8:	4299      	cmp	r1, r3
 800f6fa:	d119      	bne.n	800f730 <_strtod_l+0x8d0>
 800f6fc:	4b96      	ldr	r3, [pc, #600]	@ (800f958 <_strtod_l+0xaf8>)
 800f6fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f700:	429a      	cmp	r2, r3
 800f702:	d102      	bne.n	800f70a <_strtod_l+0x8aa>
 800f704:	3101      	adds	r1, #1
 800f706:	f43f adce 	beq.w	800f2a6 <_strtod_l+0x446>
 800f70a:	4b92      	ldr	r3, [pc, #584]	@ (800f954 <_strtod_l+0xaf4>)
 800f70c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f70e:	401a      	ands	r2, r3
 800f710:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800f714:	f04f 0a00 	mov.w	sl, #0
 800f718:	9b08      	ldr	r3, [sp, #32]
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d1b9      	bne.n	800f692 <_strtod_l+0x832>
 800f71e:	e5cd      	b.n	800f2bc <_strtod_l+0x45c>
 800f720:	f04f 33ff 	mov.w	r3, #4294967295
 800f724:	e7e8      	b.n	800f6f8 <_strtod_l+0x898>
 800f726:	4613      	mov	r3, r2
 800f728:	e7e6      	b.n	800f6f8 <_strtod_l+0x898>
 800f72a:	ea53 030a 	orrs.w	r3, r3, sl
 800f72e:	d0a2      	beq.n	800f676 <_strtod_l+0x816>
 800f730:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f732:	b1db      	cbz	r3, 800f76c <_strtod_l+0x90c>
 800f734:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f736:	4213      	tst	r3, r2
 800f738:	d0ee      	beq.n	800f718 <_strtod_l+0x8b8>
 800f73a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f73c:	9a08      	ldr	r2, [sp, #32]
 800f73e:	4650      	mov	r0, sl
 800f740:	4659      	mov	r1, fp
 800f742:	b1bb      	cbz	r3, 800f774 <_strtod_l+0x914>
 800f744:	f7ff fb6e 	bl	800ee24 <sulp>
 800f748:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f74c:	ec53 2b10 	vmov	r2, r3, d0
 800f750:	f7f0 fdc4 	bl	80002dc <__adddf3>
 800f754:	4682      	mov	sl, r0
 800f756:	468b      	mov	fp, r1
 800f758:	e7de      	b.n	800f718 <_strtod_l+0x8b8>
 800f75a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f75e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f762:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f766:	f04f 3aff 	mov.w	sl, #4294967295
 800f76a:	e7d5      	b.n	800f718 <_strtod_l+0x8b8>
 800f76c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f76e:	ea13 0f0a 	tst.w	r3, sl
 800f772:	e7e1      	b.n	800f738 <_strtod_l+0x8d8>
 800f774:	f7ff fb56 	bl	800ee24 <sulp>
 800f778:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f77c:	ec53 2b10 	vmov	r2, r3, d0
 800f780:	f7f0 fdaa 	bl	80002d8 <__aeabi_dsub>
 800f784:	2200      	movs	r2, #0
 800f786:	2300      	movs	r3, #0
 800f788:	4682      	mov	sl, r0
 800f78a:	468b      	mov	fp, r1
 800f78c:	f7f1 f9c4 	bl	8000b18 <__aeabi_dcmpeq>
 800f790:	2800      	cmp	r0, #0
 800f792:	d0c1      	beq.n	800f718 <_strtod_l+0x8b8>
 800f794:	e61a      	b.n	800f3cc <_strtod_l+0x56c>
 800f796:	4641      	mov	r1, r8
 800f798:	4620      	mov	r0, r4
 800f79a:	f7ff facd 	bl	800ed38 <__ratio>
 800f79e:	ec57 6b10 	vmov	r6, r7, d0
 800f7a2:	2200      	movs	r2, #0
 800f7a4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f7a8:	4630      	mov	r0, r6
 800f7aa:	4639      	mov	r1, r7
 800f7ac:	f7f1 f9c8 	bl	8000b40 <__aeabi_dcmple>
 800f7b0:	2800      	cmp	r0, #0
 800f7b2:	d06f      	beq.n	800f894 <_strtod_l+0xa34>
 800f7b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d17a      	bne.n	800f8b0 <_strtod_l+0xa50>
 800f7ba:	f1ba 0f00 	cmp.w	sl, #0
 800f7be:	d158      	bne.n	800f872 <_strtod_l+0xa12>
 800f7c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f7c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d15a      	bne.n	800f880 <_strtod_l+0xa20>
 800f7ca:	4b64      	ldr	r3, [pc, #400]	@ (800f95c <_strtod_l+0xafc>)
 800f7cc:	2200      	movs	r2, #0
 800f7ce:	4630      	mov	r0, r6
 800f7d0:	4639      	mov	r1, r7
 800f7d2:	f7f1 f9ab 	bl	8000b2c <__aeabi_dcmplt>
 800f7d6:	2800      	cmp	r0, #0
 800f7d8:	d159      	bne.n	800f88e <_strtod_l+0xa2e>
 800f7da:	4630      	mov	r0, r6
 800f7dc:	4639      	mov	r1, r7
 800f7de:	4b60      	ldr	r3, [pc, #384]	@ (800f960 <_strtod_l+0xb00>)
 800f7e0:	2200      	movs	r2, #0
 800f7e2:	f7f0 ff31 	bl	8000648 <__aeabi_dmul>
 800f7e6:	4606      	mov	r6, r0
 800f7e8:	460f      	mov	r7, r1
 800f7ea:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800f7ee:	9606      	str	r6, [sp, #24]
 800f7f0:	9307      	str	r3, [sp, #28]
 800f7f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f7f6:	4d57      	ldr	r5, [pc, #348]	@ (800f954 <_strtod_l+0xaf4>)
 800f7f8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f7fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f7fe:	401d      	ands	r5, r3
 800f800:	4b58      	ldr	r3, [pc, #352]	@ (800f964 <_strtod_l+0xb04>)
 800f802:	429d      	cmp	r5, r3
 800f804:	f040 80b2 	bne.w	800f96c <_strtod_l+0xb0c>
 800f808:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f80a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800f80e:	ec4b ab10 	vmov	d0, sl, fp
 800f812:	f7ff f9c9 	bl	800eba8 <__ulp>
 800f816:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f81a:	ec51 0b10 	vmov	r0, r1, d0
 800f81e:	f7f0 ff13 	bl	8000648 <__aeabi_dmul>
 800f822:	4652      	mov	r2, sl
 800f824:	465b      	mov	r3, fp
 800f826:	f7f0 fd59 	bl	80002dc <__adddf3>
 800f82a:	460b      	mov	r3, r1
 800f82c:	4949      	ldr	r1, [pc, #292]	@ (800f954 <_strtod_l+0xaf4>)
 800f82e:	4a4e      	ldr	r2, [pc, #312]	@ (800f968 <_strtod_l+0xb08>)
 800f830:	4019      	ands	r1, r3
 800f832:	4291      	cmp	r1, r2
 800f834:	4682      	mov	sl, r0
 800f836:	d942      	bls.n	800f8be <_strtod_l+0xa5e>
 800f838:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f83a:	4b47      	ldr	r3, [pc, #284]	@ (800f958 <_strtod_l+0xaf8>)
 800f83c:	429a      	cmp	r2, r3
 800f83e:	d103      	bne.n	800f848 <_strtod_l+0x9e8>
 800f840:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f842:	3301      	adds	r3, #1
 800f844:	f43f ad2f 	beq.w	800f2a6 <_strtod_l+0x446>
 800f848:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800f958 <_strtod_l+0xaf8>
 800f84c:	f04f 3aff 	mov.w	sl, #4294967295
 800f850:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f852:	9805      	ldr	r0, [sp, #20]
 800f854:	f7fe fe7c 	bl	800e550 <_Bfree>
 800f858:	9805      	ldr	r0, [sp, #20]
 800f85a:	4649      	mov	r1, r9
 800f85c:	f7fe fe78 	bl	800e550 <_Bfree>
 800f860:	9805      	ldr	r0, [sp, #20]
 800f862:	4641      	mov	r1, r8
 800f864:	f7fe fe74 	bl	800e550 <_Bfree>
 800f868:	9805      	ldr	r0, [sp, #20]
 800f86a:	4621      	mov	r1, r4
 800f86c:	f7fe fe70 	bl	800e550 <_Bfree>
 800f870:	e619      	b.n	800f4a6 <_strtod_l+0x646>
 800f872:	f1ba 0f01 	cmp.w	sl, #1
 800f876:	d103      	bne.n	800f880 <_strtod_l+0xa20>
 800f878:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f87a:	2b00      	cmp	r3, #0
 800f87c:	f43f ada6 	beq.w	800f3cc <_strtod_l+0x56c>
 800f880:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800f930 <_strtod_l+0xad0>
 800f884:	4f35      	ldr	r7, [pc, #212]	@ (800f95c <_strtod_l+0xafc>)
 800f886:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f88a:	2600      	movs	r6, #0
 800f88c:	e7b1      	b.n	800f7f2 <_strtod_l+0x992>
 800f88e:	4f34      	ldr	r7, [pc, #208]	@ (800f960 <_strtod_l+0xb00>)
 800f890:	2600      	movs	r6, #0
 800f892:	e7aa      	b.n	800f7ea <_strtod_l+0x98a>
 800f894:	4b32      	ldr	r3, [pc, #200]	@ (800f960 <_strtod_l+0xb00>)
 800f896:	4630      	mov	r0, r6
 800f898:	4639      	mov	r1, r7
 800f89a:	2200      	movs	r2, #0
 800f89c:	f7f0 fed4 	bl	8000648 <__aeabi_dmul>
 800f8a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f8a2:	4606      	mov	r6, r0
 800f8a4:	460f      	mov	r7, r1
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d09f      	beq.n	800f7ea <_strtod_l+0x98a>
 800f8aa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800f8ae:	e7a0      	b.n	800f7f2 <_strtod_l+0x992>
 800f8b0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800f938 <_strtod_l+0xad8>
 800f8b4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f8b8:	ec57 6b17 	vmov	r6, r7, d7
 800f8bc:	e799      	b.n	800f7f2 <_strtod_l+0x992>
 800f8be:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f8c2:	9b08      	ldr	r3, [sp, #32]
 800f8c4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d1c1      	bne.n	800f850 <_strtod_l+0x9f0>
 800f8cc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f8d0:	0d1b      	lsrs	r3, r3, #20
 800f8d2:	051b      	lsls	r3, r3, #20
 800f8d4:	429d      	cmp	r5, r3
 800f8d6:	d1bb      	bne.n	800f850 <_strtod_l+0x9f0>
 800f8d8:	4630      	mov	r0, r6
 800f8da:	4639      	mov	r1, r7
 800f8dc:	f7f1 fa14 	bl	8000d08 <__aeabi_d2lz>
 800f8e0:	f7f0 fe84 	bl	80005ec <__aeabi_l2d>
 800f8e4:	4602      	mov	r2, r0
 800f8e6:	460b      	mov	r3, r1
 800f8e8:	4630      	mov	r0, r6
 800f8ea:	4639      	mov	r1, r7
 800f8ec:	f7f0 fcf4 	bl	80002d8 <__aeabi_dsub>
 800f8f0:	460b      	mov	r3, r1
 800f8f2:	4602      	mov	r2, r0
 800f8f4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f8f8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800f8fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f8fe:	ea46 060a 	orr.w	r6, r6, sl
 800f902:	431e      	orrs	r6, r3
 800f904:	d06f      	beq.n	800f9e6 <_strtod_l+0xb86>
 800f906:	a30e      	add	r3, pc, #56	@ (adr r3, 800f940 <_strtod_l+0xae0>)
 800f908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f90c:	f7f1 f90e 	bl	8000b2c <__aeabi_dcmplt>
 800f910:	2800      	cmp	r0, #0
 800f912:	f47f acd3 	bne.w	800f2bc <_strtod_l+0x45c>
 800f916:	a30c      	add	r3, pc, #48	@ (adr r3, 800f948 <_strtod_l+0xae8>)
 800f918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f91c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f920:	f7f1 f922 	bl	8000b68 <__aeabi_dcmpgt>
 800f924:	2800      	cmp	r0, #0
 800f926:	d093      	beq.n	800f850 <_strtod_l+0x9f0>
 800f928:	e4c8      	b.n	800f2bc <_strtod_l+0x45c>
 800f92a:	bf00      	nop
 800f92c:	f3af 8000 	nop.w
 800f930:	00000000 	.word	0x00000000
 800f934:	bff00000 	.word	0xbff00000
 800f938:	00000000 	.word	0x00000000
 800f93c:	3ff00000 	.word	0x3ff00000
 800f940:	94a03595 	.word	0x94a03595
 800f944:	3fdfffff 	.word	0x3fdfffff
 800f948:	35afe535 	.word	0x35afe535
 800f94c:	3fe00000 	.word	0x3fe00000
 800f950:	000fffff 	.word	0x000fffff
 800f954:	7ff00000 	.word	0x7ff00000
 800f958:	7fefffff 	.word	0x7fefffff
 800f95c:	3ff00000 	.word	0x3ff00000
 800f960:	3fe00000 	.word	0x3fe00000
 800f964:	7fe00000 	.word	0x7fe00000
 800f968:	7c9fffff 	.word	0x7c9fffff
 800f96c:	9b08      	ldr	r3, [sp, #32]
 800f96e:	b323      	cbz	r3, 800f9ba <_strtod_l+0xb5a>
 800f970:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800f974:	d821      	bhi.n	800f9ba <_strtod_l+0xb5a>
 800f976:	a328      	add	r3, pc, #160	@ (adr r3, 800fa18 <_strtod_l+0xbb8>)
 800f978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f97c:	4630      	mov	r0, r6
 800f97e:	4639      	mov	r1, r7
 800f980:	f7f1 f8de 	bl	8000b40 <__aeabi_dcmple>
 800f984:	b1a0      	cbz	r0, 800f9b0 <_strtod_l+0xb50>
 800f986:	4639      	mov	r1, r7
 800f988:	4630      	mov	r0, r6
 800f98a:	f7f1 f935 	bl	8000bf8 <__aeabi_d2uiz>
 800f98e:	2801      	cmp	r0, #1
 800f990:	bf38      	it	cc
 800f992:	2001      	movcc	r0, #1
 800f994:	f7f0 fdde 	bl	8000554 <__aeabi_ui2d>
 800f998:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f99a:	4606      	mov	r6, r0
 800f99c:	460f      	mov	r7, r1
 800f99e:	b9fb      	cbnz	r3, 800f9e0 <_strtod_l+0xb80>
 800f9a0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f9a4:	9014      	str	r0, [sp, #80]	@ 0x50
 800f9a6:	9315      	str	r3, [sp, #84]	@ 0x54
 800f9a8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800f9ac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f9b0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f9b2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800f9b6:	1b5b      	subs	r3, r3, r5
 800f9b8:	9311      	str	r3, [sp, #68]	@ 0x44
 800f9ba:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f9be:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800f9c2:	f7ff f8f1 	bl	800eba8 <__ulp>
 800f9c6:	4650      	mov	r0, sl
 800f9c8:	ec53 2b10 	vmov	r2, r3, d0
 800f9cc:	4659      	mov	r1, fp
 800f9ce:	f7f0 fe3b 	bl	8000648 <__aeabi_dmul>
 800f9d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f9d6:	f7f0 fc81 	bl	80002dc <__adddf3>
 800f9da:	4682      	mov	sl, r0
 800f9dc:	468b      	mov	fp, r1
 800f9de:	e770      	b.n	800f8c2 <_strtod_l+0xa62>
 800f9e0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800f9e4:	e7e0      	b.n	800f9a8 <_strtod_l+0xb48>
 800f9e6:	a30e      	add	r3, pc, #56	@ (adr r3, 800fa20 <_strtod_l+0xbc0>)
 800f9e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9ec:	f7f1 f89e 	bl	8000b2c <__aeabi_dcmplt>
 800f9f0:	e798      	b.n	800f924 <_strtod_l+0xac4>
 800f9f2:	2300      	movs	r3, #0
 800f9f4:	930e      	str	r3, [sp, #56]	@ 0x38
 800f9f6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800f9f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f9fa:	6013      	str	r3, [r2, #0]
 800f9fc:	f7ff ba6d 	b.w	800eeda <_strtod_l+0x7a>
 800fa00:	2a65      	cmp	r2, #101	@ 0x65
 800fa02:	f43f ab68 	beq.w	800f0d6 <_strtod_l+0x276>
 800fa06:	2a45      	cmp	r2, #69	@ 0x45
 800fa08:	f43f ab65 	beq.w	800f0d6 <_strtod_l+0x276>
 800fa0c:	2301      	movs	r3, #1
 800fa0e:	f7ff bba0 	b.w	800f152 <_strtod_l+0x2f2>
 800fa12:	bf00      	nop
 800fa14:	f3af 8000 	nop.w
 800fa18:	ffc00000 	.word	0xffc00000
 800fa1c:	41dfffff 	.word	0x41dfffff
 800fa20:	94a03595 	.word	0x94a03595
 800fa24:	3fcfffff 	.word	0x3fcfffff

0800fa28 <_strtod_r>:
 800fa28:	4b01      	ldr	r3, [pc, #4]	@ (800fa30 <_strtod_r+0x8>)
 800fa2a:	f7ff ba19 	b.w	800ee60 <_strtod_l>
 800fa2e:	bf00      	nop
 800fa30:	2000006c 	.word	0x2000006c

0800fa34 <_strtol_l.isra.0>:
 800fa34:	2b24      	cmp	r3, #36	@ 0x24
 800fa36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fa3a:	4686      	mov	lr, r0
 800fa3c:	4690      	mov	r8, r2
 800fa3e:	d801      	bhi.n	800fa44 <_strtol_l.isra.0+0x10>
 800fa40:	2b01      	cmp	r3, #1
 800fa42:	d106      	bne.n	800fa52 <_strtol_l.isra.0+0x1e>
 800fa44:	f7fd fdaa 	bl	800d59c <__errno>
 800fa48:	2316      	movs	r3, #22
 800fa4a:	6003      	str	r3, [r0, #0]
 800fa4c:	2000      	movs	r0, #0
 800fa4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa52:	4834      	ldr	r0, [pc, #208]	@ (800fb24 <_strtol_l.isra.0+0xf0>)
 800fa54:	460d      	mov	r5, r1
 800fa56:	462a      	mov	r2, r5
 800fa58:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fa5c:	5d06      	ldrb	r6, [r0, r4]
 800fa5e:	f016 0608 	ands.w	r6, r6, #8
 800fa62:	d1f8      	bne.n	800fa56 <_strtol_l.isra.0+0x22>
 800fa64:	2c2d      	cmp	r4, #45	@ 0x2d
 800fa66:	d110      	bne.n	800fa8a <_strtol_l.isra.0+0x56>
 800fa68:	782c      	ldrb	r4, [r5, #0]
 800fa6a:	2601      	movs	r6, #1
 800fa6c:	1c95      	adds	r5, r2, #2
 800fa6e:	f033 0210 	bics.w	r2, r3, #16
 800fa72:	d115      	bne.n	800faa0 <_strtol_l.isra.0+0x6c>
 800fa74:	2c30      	cmp	r4, #48	@ 0x30
 800fa76:	d10d      	bne.n	800fa94 <_strtol_l.isra.0+0x60>
 800fa78:	782a      	ldrb	r2, [r5, #0]
 800fa7a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800fa7e:	2a58      	cmp	r2, #88	@ 0x58
 800fa80:	d108      	bne.n	800fa94 <_strtol_l.isra.0+0x60>
 800fa82:	786c      	ldrb	r4, [r5, #1]
 800fa84:	3502      	adds	r5, #2
 800fa86:	2310      	movs	r3, #16
 800fa88:	e00a      	b.n	800faa0 <_strtol_l.isra.0+0x6c>
 800fa8a:	2c2b      	cmp	r4, #43	@ 0x2b
 800fa8c:	bf04      	itt	eq
 800fa8e:	782c      	ldrbeq	r4, [r5, #0]
 800fa90:	1c95      	addeq	r5, r2, #2
 800fa92:	e7ec      	b.n	800fa6e <_strtol_l.isra.0+0x3a>
 800fa94:	2b00      	cmp	r3, #0
 800fa96:	d1f6      	bne.n	800fa86 <_strtol_l.isra.0+0x52>
 800fa98:	2c30      	cmp	r4, #48	@ 0x30
 800fa9a:	bf14      	ite	ne
 800fa9c:	230a      	movne	r3, #10
 800fa9e:	2308      	moveq	r3, #8
 800faa0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800faa4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800faa8:	2200      	movs	r2, #0
 800faaa:	fbbc f9f3 	udiv	r9, ip, r3
 800faae:	4610      	mov	r0, r2
 800fab0:	fb03 ca19 	mls	sl, r3, r9, ip
 800fab4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800fab8:	2f09      	cmp	r7, #9
 800faba:	d80f      	bhi.n	800fadc <_strtol_l.isra.0+0xa8>
 800fabc:	463c      	mov	r4, r7
 800fabe:	42a3      	cmp	r3, r4
 800fac0:	dd1b      	ble.n	800fafa <_strtol_l.isra.0+0xc6>
 800fac2:	1c57      	adds	r7, r2, #1
 800fac4:	d007      	beq.n	800fad6 <_strtol_l.isra.0+0xa2>
 800fac6:	4581      	cmp	r9, r0
 800fac8:	d314      	bcc.n	800faf4 <_strtol_l.isra.0+0xc0>
 800faca:	d101      	bne.n	800fad0 <_strtol_l.isra.0+0x9c>
 800facc:	45a2      	cmp	sl, r4
 800face:	db11      	blt.n	800faf4 <_strtol_l.isra.0+0xc0>
 800fad0:	fb00 4003 	mla	r0, r0, r3, r4
 800fad4:	2201      	movs	r2, #1
 800fad6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fada:	e7eb      	b.n	800fab4 <_strtol_l.isra.0+0x80>
 800fadc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800fae0:	2f19      	cmp	r7, #25
 800fae2:	d801      	bhi.n	800fae8 <_strtol_l.isra.0+0xb4>
 800fae4:	3c37      	subs	r4, #55	@ 0x37
 800fae6:	e7ea      	b.n	800fabe <_strtol_l.isra.0+0x8a>
 800fae8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800faec:	2f19      	cmp	r7, #25
 800faee:	d804      	bhi.n	800fafa <_strtol_l.isra.0+0xc6>
 800faf0:	3c57      	subs	r4, #87	@ 0x57
 800faf2:	e7e4      	b.n	800fabe <_strtol_l.isra.0+0x8a>
 800faf4:	f04f 32ff 	mov.w	r2, #4294967295
 800faf8:	e7ed      	b.n	800fad6 <_strtol_l.isra.0+0xa2>
 800fafa:	1c53      	adds	r3, r2, #1
 800fafc:	d108      	bne.n	800fb10 <_strtol_l.isra.0+0xdc>
 800fafe:	2322      	movs	r3, #34	@ 0x22
 800fb00:	f8ce 3000 	str.w	r3, [lr]
 800fb04:	4660      	mov	r0, ip
 800fb06:	f1b8 0f00 	cmp.w	r8, #0
 800fb0a:	d0a0      	beq.n	800fa4e <_strtol_l.isra.0+0x1a>
 800fb0c:	1e69      	subs	r1, r5, #1
 800fb0e:	e006      	b.n	800fb1e <_strtol_l.isra.0+0xea>
 800fb10:	b106      	cbz	r6, 800fb14 <_strtol_l.isra.0+0xe0>
 800fb12:	4240      	negs	r0, r0
 800fb14:	f1b8 0f00 	cmp.w	r8, #0
 800fb18:	d099      	beq.n	800fa4e <_strtol_l.isra.0+0x1a>
 800fb1a:	2a00      	cmp	r2, #0
 800fb1c:	d1f6      	bne.n	800fb0c <_strtol_l.isra.0+0xd8>
 800fb1e:	f8c8 1000 	str.w	r1, [r8]
 800fb22:	e794      	b.n	800fa4e <_strtol_l.isra.0+0x1a>
 800fb24:	08011fa9 	.word	0x08011fa9

0800fb28 <_strtol_r>:
 800fb28:	f7ff bf84 	b.w	800fa34 <_strtol_l.isra.0>

0800fb2c <__ssputs_r>:
 800fb2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb30:	688e      	ldr	r6, [r1, #8]
 800fb32:	461f      	mov	r7, r3
 800fb34:	42be      	cmp	r6, r7
 800fb36:	680b      	ldr	r3, [r1, #0]
 800fb38:	4682      	mov	sl, r0
 800fb3a:	460c      	mov	r4, r1
 800fb3c:	4690      	mov	r8, r2
 800fb3e:	d82d      	bhi.n	800fb9c <__ssputs_r+0x70>
 800fb40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fb44:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fb48:	d026      	beq.n	800fb98 <__ssputs_r+0x6c>
 800fb4a:	6965      	ldr	r5, [r4, #20]
 800fb4c:	6909      	ldr	r1, [r1, #16]
 800fb4e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fb52:	eba3 0901 	sub.w	r9, r3, r1
 800fb56:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fb5a:	1c7b      	adds	r3, r7, #1
 800fb5c:	444b      	add	r3, r9
 800fb5e:	106d      	asrs	r5, r5, #1
 800fb60:	429d      	cmp	r5, r3
 800fb62:	bf38      	it	cc
 800fb64:	461d      	movcc	r5, r3
 800fb66:	0553      	lsls	r3, r2, #21
 800fb68:	d527      	bpl.n	800fbba <__ssputs_r+0x8e>
 800fb6a:	4629      	mov	r1, r5
 800fb6c:	f7fe fc24 	bl	800e3b8 <_malloc_r>
 800fb70:	4606      	mov	r6, r0
 800fb72:	b360      	cbz	r0, 800fbce <__ssputs_r+0xa2>
 800fb74:	6921      	ldr	r1, [r4, #16]
 800fb76:	464a      	mov	r2, r9
 800fb78:	f7fd fd3d 	bl	800d5f6 <memcpy>
 800fb7c:	89a3      	ldrh	r3, [r4, #12]
 800fb7e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fb82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fb86:	81a3      	strh	r3, [r4, #12]
 800fb88:	6126      	str	r6, [r4, #16]
 800fb8a:	6165      	str	r5, [r4, #20]
 800fb8c:	444e      	add	r6, r9
 800fb8e:	eba5 0509 	sub.w	r5, r5, r9
 800fb92:	6026      	str	r6, [r4, #0]
 800fb94:	60a5      	str	r5, [r4, #8]
 800fb96:	463e      	mov	r6, r7
 800fb98:	42be      	cmp	r6, r7
 800fb9a:	d900      	bls.n	800fb9e <__ssputs_r+0x72>
 800fb9c:	463e      	mov	r6, r7
 800fb9e:	6820      	ldr	r0, [r4, #0]
 800fba0:	4632      	mov	r2, r6
 800fba2:	4641      	mov	r1, r8
 800fba4:	f000 fb6a 	bl	801027c <memmove>
 800fba8:	68a3      	ldr	r3, [r4, #8]
 800fbaa:	1b9b      	subs	r3, r3, r6
 800fbac:	60a3      	str	r3, [r4, #8]
 800fbae:	6823      	ldr	r3, [r4, #0]
 800fbb0:	4433      	add	r3, r6
 800fbb2:	6023      	str	r3, [r4, #0]
 800fbb4:	2000      	movs	r0, #0
 800fbb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fbba:	462a      	mov	r2, r5
 800fbbc:	f000 ff31 	bl	8010a22 <_realloc_r>
 800fbc0:	4606      	mov	r6, r0
 800fbc2:	2800      	cmp	r0, #0
 800fbc4:	d1e0      	bne.n	800fb88 <__ssputs_r+0x5c>
 800fbc6:	6921      	ldr	r1, [r4, #16]
 800fbc8:	4650      	mov	r0, sl
 800fbca:	f7fe fb81 	bl	800e2d0 <_free_r>
 800fbce:	230c      	movs	r3, #12
 800fbd0:	f8ca 3000 	str.w	r3, [sl]
 800fbd4:	89a3      	ldrh	r3, [r4, #12]
 800fbd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fbda:	81a3      	strh	r3, [r4, #12]
 800fbdc:	f04f 30ff 	mov.w	r0, #4294967295
 800fbe0:	e7e9      	b.n	800fbb6 <__ssputs_r+0x8a>
	...

0800fbe4 <_svfiprintf_r>:
 800fbe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbe8:	4698      	mov	r8, r3
 800fbea:	898b      	ldrh	r3, [r1, #12]
 800fbec:	061b      	lsls	r3, r3, #24
 800fbee:	b09d      	sub	sp, #116	@ 0x74
 800fbf0:	4607      	mov	r7, r0
 800fbf2:	460d      	mov	r5, r1
 800fbf4:	4614      	mov	r4, r2
 800fbf6:	d510      	bpl.n	800fc1a <_svfiprintf_r+0x36>
 800fbf8:	690b      	ldr	r3, [r1, #16]
 800fbfa:	b973      	cbnz	r3, 800fc1a <_svfiprintf_r+0x36>
 800fbfc:	2140      	movs	r1, #64	@ 0x40
 800fbfe:	f7fe fbdb 	bl	800e3b8 <_malloc_r>
 800fc02:	6028      	str	r0, [r5, #0]
 800fc04:	6128      	str	r0, [r5, #16]
 800fc06:	b930      	cbnz	r0, 800fc16 <_svfiprintf_r+0x32>
 800fc08:	230c      	movs	r3, #12
 800fc0a:	603b      	str	r3, [r7, #0]
 800fc0c:	f04f 30ff 	mov.w	r0, #4294967295
 800fc10:	b01d      	add	sp, #116	@ 0x74
 800fc12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc16:	2340      	movs	r3, #64	@ 0x40
 800fc18:	616b      	str	r3, [r5, #20]
 800fc1a:	2300      	movs	r3, #0
 800fc1c:	9309      	str	r3, [sp, #36]	@ 0x24
 800fc1e:	2320      	movs	r3, #32
 800fc20:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fc24:	f8cd 800c 	str.w	r8, [sp, #12]
 800fc28:	2330      	movs	r3, #48	@ 0x30
 800fc2a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fdc8 <_svfiprintf_r+0x1e4>
 800fc2e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fc32:	f04f 0901 	mov.w	r9, #1
 800fc36:	4623      	mov	r3, r4
 800fc38:	469a      	mov	sl, r3
 800fc3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fc3e:	b10a      	cbz	r2, 800fc44 <_svfiprintf_r+0x60>
 800fc40:	2a25      	cmp	r2, #37	@ 0x25
 800fc42:	d1f9      	bne.n	800fc38 <_svfiprintf_r+0x54>
 800fc44:	ebba 0b04 	subs.w	fp, sl, r4
 800fc48:	d00b      	beq.n	800fc62 <_svfiprintf_r+0x7e>
 800fc4a:	465b      	mov	r3, fp
 800fc4c:	4622      	mov	r2, r4
 800fc4e:	4629      	mov	r1, r5
 800fc50:	4638      	mov	r0, r7
 800fc52:	f7ff ff6b 	bl	800fb2c <__ssputs_r>
 800fc56:	3001      	adds	r0, #1
 800fc58:	f000 80a7 	beq.w	800fdaa <_svfiprintf_r+0x1c6>
 800fc5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fc5e:	445a      	add	r2, fp
 800fc60:	9209      	str	r2, [sp, #36]	@ 0x24
 800fc62:	f89a 3000 	ldrb.w	r3, [sl]
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	f000 809f 	beq.w	800fdaa <_svfiprintf_r+0x1c6>
 800fc6c:	2300      	movs	r3, #0
 800fc6e:	f04f 32ff 	mov.w	r2, #4294967295
 800fc72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fc76:	f10a 0a01 	add.w	sl, sl, #1
 800fc7a:	9304      	str	r3, [sp, #16]
 800fc7c:	9307      	str	r3, [sp, #28]
 800fc7e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fc82:	931a      	str	r3, [sp, #104]	@ 0x68
 800fc84:	4654      	mov	r4, sl
 800fc86:	2205      	movs	r2, #5
 800fc88:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fc8c:	484e      	ldr	r0, [pc, #312]	@ (800fdc8 <_svfiprintf_r+0x1e4>)
 800fc8e:	f7f0 fac7 	bl	8000220 <memchr>
 800fc92:	9a04      	ldr	r2, [sp, #16]
 800fc94:	b9d8      	cbnz	r0, 800fcce <_svfiprintf_r+0xea>
 800fc96:	06d0      	lsls	r0, r2, #27
 800fc98:	bf44      	itt	mi
 800fc9a:	2320      	movmi	r3, #32
 800fc9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fca0:	0711      	lsls	r1, r2, #28
 800fca2:	bf44      	itt	mi
 800fca4:	232b      	movmi	r3, #43	@ 0x2b
 800fca6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fcaa:	f89a 3000 	ldrb.w	r3, [sl]
 800fcae:	2b2a      	cmp	r3, #42	@ 0x2a
 800fcb0:	d015      	beq.n	800fcde <_svfiprintf_r+0xfa>
 800fcb2:	9a07      	ldr	r2, [sp, #28]
 800fcb4:	4654      	mov	r4, sl
 800fcb6:	2000      	movs	r0, #0
 800fcb8:	f04f 0c0a 	mov.w	ip, #10
 800fcbc:	4621      	mov	r1, r4
 800fcbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fcc2:	3b30      	subs	r3, #48	@ 0x30
 800fcc4:	2b09      	cmp	r3, #9
 800fcc6:	d94b      	bls.n	800fd60 <_svfiprintf_r+0x17c>
 800fcc8:	b1b0      	cbz	r0, 800fcf8 <_svfiprintf_r+0x114>
 800fcca:	9207      	str	r2, [sp, #28]
 800fccc:	e014      	b.n	800fcf8 <_svfiprintf_r+0x114>
 800fcce:	eba0 0308 	sub.w	r3, r0, r8
 800fcd2:	fa09 f303 	lsl.w	r3, r9, r3
 800fcd6:	4313      	orrs	r3, r2
 800fcd8:	9304      	str	r3, [sp, #16]
 800fcda:	46a2      	mov	sl, r4
 800fcdc:	e7d2      	b.n	800fc84 <_svfiprintf_r+0xa0>
 800fcde:	9b03      	ldr	r3, [sp, #12]
 800fce0:	1d19      	adds	r1, r3, #4
 800fce2:	681b      	ldr	r3, [r3, #0]
 800fce4:	9103      	str	r1, [sp, #12]
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	bfbb      	ittet	lt
 800fcea:	425b      	neglt	r3, r3
 800fcec:	f042 0202 	orrlt.w	r2, r2, #2
 800fcf0:	9307      	strge	r3, [sp, #28]
 800fcf2:	9307      	strlt	r3, [sp, #28]
 800fcf4:	bfb8      	it	lt
 800fcf6:	9204      	strlt	r2, [sp, #16]
 800fcf8:	7823      	ldrb	r3, [r4, #0]
 800fcfa:	2b2e      	cmp	r3, #46	@ 0x2e
 800fcfc:	d10a      	bne.n	800fd14 <_svfiprintf_r+0x130>
 800fcfe:	7863      	ldrb	r3, [r4, #1]
 800fd00:	2b2a      	cmp	r3, #42	@ 0x2a
 800fd02:	d132      	bne.n	800fd6a <_svfiprintf_r+0x186>
 800fd04:	9b03      	ldr	r3, [sp, #12]
 800fd06:	1d1a      	adds	r2, r3, #4
 800fd08:	681b      	ldr	r3, [r3, #0]
 800fd0a:	9203      	str	r2, [sp, #12]
 800fd0c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fd10:	3402      	adds	r4, #2
 800fd12:	9305      	str	r3, [sp, #20]
 800fd14:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800fdd8 <_svfiprintf_r+0x1f4>
 800fd18:	7821      	ldrb	r1, [r4, #0]
 800fd1a:	2203      	movs	r2, #3
 800fd1c:	4650      	mov	r0, sl
 800fd1e:	f7f0 fa7f 	bl	8000220 <memchr>
 800fd22:	b138      	cbz	r0, 800fd34 <_svfiprintf_r+0x150>
 800fd24:	9b04      	ldr	r3, [sp, #16]
 800fd26:	eba0 000a 	sub.w	r0, r0, sl
 800fd2a:	2240      	movs	r2, #64	@ 0x40
 800fd2c:	4082      	lsls	r2, r0
 800fd2e:	4313      	orrs	r3, r2
 800fd30:	3401      	adds	r4, #1
 800fd32:	9304      	str	r3, [sp, #16]
 800fd34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd38:	4824      	ldr	r0, [pc, #144]	@ (800fdcc <_svfiprintf_r+0x1e8>)
 800fd3a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fd3e:	2206      	movs	r2, #6
 800fd40:	f7f0 fa6e 	bl	8000220 <memchr>
 800fd44:	2800      	cmp	r0, #0
 800fd46:	d036      	beq.n	800fdb6 <_svfiprintf_r+0x1d2>
 800fd48:	4b21      	ldr	r3, [pc, #132]	@ (800fdd0 <_svfiprintf_r+0x1ec>)
 800fd4a:	bb1b      	cbnz	r3, 800fd94 <_svfiprintf_r+0x1b0>
 800fd4c:	9b03      	ldr	r3, [sp, #12]
 800fd4e:	3307      	adds	r3, #7
 800fd50:	f023 0307 	bic.w	r3, r3, #7
 800fd54:	3308      	adds	r3, #8
 800fd56:	9303      	str	r3, [sp, #12]
 800fd58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd5a:	4433      	add	r3, r6
 800fd5c:	9309      	str	r3, [sp, #36]	@ 0x24
 800fd5e:	e76a      	b.n	800fc36 <_svfiprintf_r+0x52>
 800fd60:	fb0c 3202 	mla	r2, ip, r2, r3
 800fd64:	460c      	mov	r4, r1
 800fd66:	2001      	movs	r0, #1
 800fd68:	e7a8      	b.n	800fcbc <_svfiprintf_r+0xd8>
 800fd6a:	2300      	movs	r3, #0
 800fd6c:	3401      	adds	r4, #1
 800fd6e:	9305      	str	r3, [sp, #20]
 800fd70:	4619      	mov	r1, r3
 800fd72:	f04f 0c0a 	mov.w	ip, #10
 800fd76:	4620      	mov	r0, r4
 800fd78:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fd7c:	3a30      	subs	r2, #48	@ 0x30
 800fd7e:	2a09      	cmp	r2, #9
 800fd80:	d903      	bls.n	800fd8a <_svfiprintf_r+0x1a6>
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d0c6      	beq.n	800fd14 <_svfiprintf_r+0x130>
 800fd86:	9105      	str	r1, [sp, #20]
 800fd88:	e7c4      	b.n	800fd14 <_svfiprintf_r+0x130>
 800fd8a:	fb0c 2101 	mla	r1, ip, r1, r2
 800fd8e:	4604      	mov	r4, r0
 800fd90:	2301      	movs	r3, #1
 800fd92:	e7f0      	b.n	800fd76 <_svfiprintf_r+0x192>
 800fd94:	ab03      	add	r3, sp, #12
 800fd96:	9300      	str	r3, [sp, #0]
 800fd98:	462a      	mov	r2, r5
 800fd9a:	4b0e      	ldr	r3, [pc, #56]	@ (800fdd4 <_svfiprintf_r+0x1f0>)
 800fd9c:	a904      	add	r1, sp, #16
 800fd9e:	4638      	mov	r0, r7
 800fda0:	f7fc fb4a 	bl	800c438 <_printf_float>
 800fda4:	1c42      	adds	r2, r0, #1
 800fda6:	4606      	mov	r6, r0
 800fda8:	d1d6      	bne.n	800fd58 <_svfiprintf_r+0x174>
 800fdaa:	89ab      	ldrh	r3, [r5, #12]
 800fdac:	065b      	lsls	r3, r3, #25
 800fdae:	f53f af2d 	bmi.w	800fc0c <_svfiprintf_r+0x28>
 800fdb2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fdb4:	e72c      	b.n	800fc10 <_svfiprintf_r+0x2c>
 800fdb6:	ab03      	add	r3, sp, #12
 800fdb8:	9300      	str	r3, [sp, #0]
 800fdba:	462a      	mov	r2, r5
 800fdbc:	4b05      	ldr	r3, [pc, #20]	@ (800fdd4 <_svfiprintf_r+0x1f0>)
 800fdbe:	a904      	add	r1, sp, #16
 800fdc0:	4638      	mov	r0, r7
 800fdc2:	f7fc fdd1 	bl	800c968 <_printf_i>
 800fdc6:	e7ed      	b.n	800fda4 <_svfiprintf_r+0x1c0>
 800fdc8:	08011da5 	.word	0x08011da5
 800fdcc:	08011daf 	.word	0x08011daf
 800fdd0:	0800c439 	.word	0x0800c439
 800fdd4:	0800fb2d 	.word	0x0800fb2d
 800fdd8:	08011dab 	.word	0x08011dab

0800fddc <__sfputc_r>:
 800fddc:	6893      	ldr	r3, [r2, #8]
 800fdde:	3b01      	subs	r3, #1
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	b410      	push	{r4}
 800fde4:	6093      	str	r3, [r2, #8]
 800fde6:	da08      	bge.n	800fdfa <__sfputc_r+0x1e>
 800fde8:	6994      	ldr	r4, [r2, #24]
 800fdea:	42a3      	cmp	r3, r4
 800fdec:	db01      	blt.n	800fdf2 <__sfputc_r+0x16>
 800fdee:	290a      	cmp	r1, #10
 800fdf0:	d103      	bne.n	800fdfa <__sfputc_r+0x1e>
 800fdf2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fdf6:	f7fd ba7a 	b.w	800d2ee <__swbuf_r>
 800fdfa:	6813      	ldr	r3, [r2, #0]
 800fdfc:	1c58      	adds	r0, r3, #1
 800fdfe:	6010      	str	r0, [r2, #0]
 800fe00:	7019      	strb	r1, [r3, #0]
 800fe02:	4608      	mov	r0, r1
 800fe04:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fe08:	4770      	bx	lr

0800fe0a <__sfputs_r>:
 800fe0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe0c:	4606      	mov	r6, r0
 800fe0e:	460f      	mov	r7, r1
 800fe10:	4614      	mov	r4, r2
 800fe12:	18d5      	adds	r5, r2, r3
 800fe14:	42ac      	cmp	r4, r5
 800fe16:	d101      	bne.n	800fe1c <__sfputs_r+0x12>
 800fe18:	2000      	movs	r0, #0
 800fe1a:	e007      	b.n	800fe2c <__sfputs_r+0x22>
 800fe1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe20:	463a      	mov	r2, r7
 800fe22:	4630      	mov	r0, r6
 800fe24:	f7ff ffda 	bl	800fddc <__sfputc_r>
 800fe28:	1c43      	adds	r3, r0, #1
 800fe2a:	d1f3      	bne.n	800fe14 <__sfputs_r+0xa>
 800fe2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fe30 <_vfiprintf_r>:
 800fe30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe34:	460d      	mov	r5, r1
 800fe36:	b09d      	sub	sp, #116	@ 0x74
 800fe38:	4614      	mov	r4, r2
 800fe3a:	4698      	mov	r8, r3
 800fe3c:	4606      	mov	r6, r0
 800fe3e:	b118      	cbz	r0, 800fe48 <_vfiprintf_r+0x18>
 800fe40:	6a03      	ldr	r3, [r0, #32]
 800fe42:	b90b      	cbnz	r3, 800fe48 <_vfiprintf_r+0x18>
 800fe44:	f7fd f948 	bl	800d0d8 <__sinit>
 800fe48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fe4a:	07d9      	lsls	r1, r3, #31
 800fe4c:	d405      	bmi.n	800fe5a <_vfiprintf_r+0x2a>
 800fe4e:	89ab      	ldrh	r3, [r5, #12]
 800fe50:	059a      	lsls	r2, r3, #22
 800fe52:	d402      	bmi.n	800fe5a <_vfiprintf_r+0x2a>
 800fe54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fe56:	f7fd fbcc 	bl	800d5f2 <__retarget_lock_acquire_recursive>
 800fe5a:	89ab      	ldrh	r3, [r5, #12]
 800fe5c:	071b      	lsls	r3, r3, #28
 800fe5e:	d501      	bpl.n	800fe64 <_vfiprintf_r+0x34>
 800fe60:	692b      	ldr	r3, [r5, #16]
 800fe62:	b99b      	cbnz	r3, 800fe8c <_vfiprintf_r+0x5c>
 800fe64:	4629      	mov	r1, r5
 800fe66:	4630      	mov	r0, r6
 800fe68:	f7fd fa80 	bl	800d36c <__swsetup_r>
 800fe6c:	b170      	cbz	r0, 800fe8c <_vfiprintf_r+0x5c>
 800fe6e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fe70:	07dc      	lsls	r4, r3, #31
 800fe72:	d504      	bpl.n	800fe7e <_vfiprintf_r+0x4e>
 800fe74:	f04f 30ff 	mov.w	r0, #4294967295
 800fe78:	b01d      	add	sp, #116	@ 0x74
 800fe7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe7e:	89ab      	ldrh	r3, [r5, #12]
 800fe80:	0598      	lsls	r0, r3, #22
 800fe82:	d4f7      	bmi.n	800fe74 <_vfiprintf_r+0x44>
 800fe84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fe86:	f7fd fbb5 	bl	800d5f4 <__retarget_lock_release_recursive>
 800fe8a:	e7f3      	b.n	800fe74 <_vfiprintf_r+0x44>
 800fe8c:	2300      	movs	r3, #0
 800fe8e:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe90:	2320      	movs	r3, #32
 800fe92:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fe96:	f8cd 800c 	str.w	r8, [sp, #12]
 800fe9a:	2330      	movs	r3, #48	@ 0x30
 800fe9c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801004c <_vfiprintf_r+0x21c>
 800fea0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fea4:	f04f 0901 	mov.w	r9, #1
 800fea8:	4623      	mov	r3, r4
 800feaa:	469a      	mov	sl, r3
 800feac:	f813 2b01 	ldrb.w	r2, [r3], #1
 800feb0:	b10a      	cbz	r2, 800feb6 <_vfiprintf_r+0x86>
 800feb2:	2a25      	cmp	r2, #37	@ 0x25
 800feb4:	d1f9      	bne.n	800feaa <_vfiprintf_r+0x7a>
 800feb6:	ebba 0b04 	subs.w	fp, sl, r4
 800feba:	d00b      	beq.n	800fed4 <_vfiprintf_r+0xa4>
 800febc:	465b      	mov	r3, fp
 800febe:	4622      	mov	r2, r4
 800fec0:	4629      	mov	r1, r5
 800fec2:	4630      	mov	r0, r6
 800fec4:	f7ff ffa1 	bl	800fe0a <__sfputs_r>
 800fec8:	3001      	adds	r0, #1
 800feca:	f000 80a7 	beq.w	801001c <_vfiprintf_r+0x1ec>
 800fece:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fed0:	445a      	add	r2, fp
 800fed2:	9209      	str	r2, [sp, #36]	@ 0x24
 800fed4:	f89a 3000 	ldrb.w	r3, [sl]
 800fed8:	2b00      	cmp	r3, #0
 800feda:	f000 809f 	beq.w	801001c <_vfiprintf_r+0x1ec>
 800fede:	2300      	movs	r3, #0
 800fee0:	f04f 32ff 	mov.w	r2, #4294967295
 800fee4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fee8:	f10a 0a01 	add.w	sl, sl, #1
 800feec:	9304      	str	r3, [sp, #16]
 800feee:	9307      	str	r3, [sp, #28]
 800fef0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fef4:	931a      	str	r3, [sp, #104]	@ 0x68
 800fef6:	4654      	mov	r4, sl
 800fef8:	2205      	movs	r2, #5
 800fefa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fefe:	4853      	ldr	r0, [pc, #332]	@ (801004c <_vfiprintf_r+0x21c>)
 800ff00:	f7f0 f98e 	bl	8000220 <memchr>
 800ff04:	9a04      	ldr	r2, [sp, #16]
 800ff06:	b9d8      	cbnz	r0, 800ff40 <_vfiprintf_r+0x110>
 800ff08:	06d1      	lsls	r1, r2, #27
 800ff0a:	bf44      	itt	mi
 800ff0c:	2320      	movmi	r3, #32
 800ff0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ff12:	0713      	lsls	r3, r2, #28
 800ff14:	bf44      	itt	mi
 800ff16:	232b      	movmi	r3, #43	@ 0x2b
 800ff18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ff1c:	f89a 3000 	ldrb.w	r3, [sl]
 800ff20:	2b2a      	cmp	r3, #42	@ 0x2a
 800ff22:	d015      	beq.n	800ff50 <_vfiprintf_r+0x120>
 800ff24:	9a07      	ldr	r2, [sp, #28]
 800ff26:	4654      	mov	r4, sl
 800ff28:	2000      	movs	r0, #0
 800ff2a:	f04f 0c0a 	mov.w	ip, #10
 800ff2e:	4621      	mov	r1, r4
 800ff30:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ff34:	3b30      	subs	r3, #48	@ 0x30
 800ff36:	2b09      	cmp	r3, #9
 800ff38:	d94b      	bls.n	800ffd2 <_vfiprintf_r+0x1a2>
 800ff3a:	b1b0      	cbz	r0, 800ff6a <_vfiprintf_r+0x13a>
 800ff3c:	9207      	str	r2, [sp, #28]
 800ff3e:	e014      	b.n	800ff6a <_vfiprintf_r+0x13a>
 800ff40:	eba0 0308 	sub.w	r3, r0, r8
 800ff44:	fa09 f303 	lsl.w	r3, r9, r3
 800ff48:	4313      	orrs	r3, r2
 800ff4a:	9304      	str	r3, [sp, #16]
 800ff4c:	46a2      	mov	sl, r4
 800ff4e:	e7d2      	b.n	800fef6 <_vfiprintf_r+0xc6>
 800ff50:	9b03      	ldr	r3, [sp, #12]
 800ff52:	1d19      	adds	r1, r3, #4
 800ff54:	681b      	ldr	r3, [r3, #0]
 800ff56:	9103      	str	r1, [sp, #12]
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	bfbb      	ittet	lt
 800ff5c:	425b      	neglt	r3, r3
 800ff5e:	f042 0202 	orrlt.w	r2, r2, #2
 800ff62:	9307      	strge	r3, [sp, #28]
 800ff64:	9307      	strlt	r3, [sp, #28]
 800ff66:	bfb8      	it	lt
 800ff68:	9204      	strlt	r2, [sp, #16]
 800ff6a:	7823      	ldrb	r3, [r4, #0]
 800ff6c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ff6e:	d10a      	bne.n	800ff86 <_vfiprintf_r+0x156>
 800ff70:	7863      	ldrb	r3, [r4, #1]
 800ff72:	2b2a      	cmp	r3, #42	@ 0x2a
 800ff74:	d132      	bne.n	800ffdc <_vfiprintf_r+0x1ac>
 800ff76:	9b03      	ldr	r3, [sp, #12]
 800ff78:	1d1a      	adds	r2, r3, #4
 800ff7a:	681b      	ldr	r3, [r3, #0]
 800ff7c:	9203      	str	r2, [sp, #12]
 800ff7e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ff82:	3402      	adds	r4, #2
 800ff84:	9305      	str	r3, [sp, #20]
 800ff86:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801005c <_vfiprintf_r+0x22c>
 800ff8a:	7821      	ldrb	r1, [r4, #0]
 800ff8c:	2203      	movs	r2, #3
 800ff8e:	4650      	mov	r0, sl
 800ff90:	f7f0 f946 	bl	8000220 <memchr>
 800ff94:	b138      	cbz	r0, 800ffa6 <_vfiprintf_r+0x176>
 800ff96:	9b04      	ldr	r3, [sp, #16]
 800ff98:	eba0 000a 	sub.w	r0, r0, sl
 800ff9c:	2240      	movs	r2, #64	@ 0x40
 800ff9e:	4082      	lsls	r2, r0
 800ffa0:	4313      	orrs	r3, r2
 800ffa2:	3401      	adds	r4, #1
 800ffa4:	9304      	str	r3, [sp, #16]
 800ffa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ffaa:	4829      	ldr	r0, [pc, #164]	@ (8010050 <_vfiprintf_r+0x220>)
 800ffac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ffb0:	2206      	movs	r2, #6
 800ffb2:	f7f0 f935 	bl	8000220 <memchr>
 800ffb6:	2800      	cmp	r0, #0
 800ffb8:	d03f      	beq.n	801003a <_vfiprintf_r+0x20a>
 800ffba:	4b26      	ldr	r3, [pc, #152]	@ (8010054 <_vfiprintf_r+0x224>)
 800ffbc:	bb1b      	cbnz	r3, 8010006 <_vfiprintf_r+0x1d6>
 800ffbe:	9b03      	ldr	r3, [sp, #12]
 800ffc0:	3307      	adds	r3, #7
 800ffc2:	f023 0307 	bic.w	r3, r3, #7
 800ffc6:	3308      	adds	r3, #8
 800ffc8:	9303      	str	r3, [sp, #12]
 800ffca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ffcc:	443b      	add	r3, r7
 800ffce:	9309      	str	r3, [sp, #36]	@ 0x24
 800ffd0:	e76a      	b.n	800fea8 <_vfiprintf_r+0x78>
 800ffd2:	fb0c 3202 	mla	r2, ip, r2, r3
 800ffd6:	460c      	mov	r4, r1
 800ffd8:	2001      	movs	r0, #1
 800ffda:	e7a8      	b.n	800ff2e <_vfiprintf_r+0xfe>
 800ffdc:	2300      	movs	r3, #0
 800ffde:	3401      	adds	r4, #1
 800ffe0:	9305      	str	r3, [sp, #20]
 800ffe2:	4619      	mov	r1, r3
 800ffe4:	f04f 0c0a 	mov.w	ip, #10
 800ffe8:	4620      	mov	r0, r4
 800ffea:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ffee:	3a30      	subs	r2, #48	@ 0x30
 800fff0:	2a09      	cmp	r2, #9
 800fff2:	d903      	bls.n	800fffc <_vfiprintf_r+0x1cc>
 800fff4:	2b00      	cmp	r3, #0
 800fff6:	d0c6      	beq.n	800ff86 <_vfiprintf_r+0x156>
 800fff8:	9105      	str	r1, [sp, #20]
 800fffa:	e7c4      	b.n	800ff86 <_vfiprintf_r+0x156>
 800fffc:	fb0c 2101 	mla	r1, ip, r1, r2
 8010000:	4604      	mov	r4, r0
 8010002:	2301      	movs	r3, #1
 8010004:	e7f0      	b.n	800ffe8 <_vfiprintf_r+0x1b8>
 8010006:	ab03      	add	r3, sp, #12
 8010008:	9300      	str	r3, [sp, #0]
 801000a:	462a      	mov	r2, r5
 801000c:	4b12      	ldr	r3, [pc, #72]	@ (8010058 <_vfiprintf_r+0x228>)
 801000e:	a904      	add	r1, sp, #16
 8010010:	4630      	mov	r0, r6
 8010012:	f7fc fa11 	bl	800c438 <_printf_float>
 8010016:	4607      	mov	r7, r0
 8010018:	1c78      	adds	r0, r7, #1
 801001a:	d1d6      	bne.n	800ffca <_vfiprintf_r+0x19a>
 801001c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801001e:	07d9      	lsls	r1, r3, #31
 8010020:	d405      	bmi.n	801002e <_vfiprintf_r+0x1fe>
 8010022:	89ab      	ldrh	r3, [r5, #12]
 8010024:	059a      	lsls	r2, r3, #22
 8010026:	d402      	bmi.n	801002e <_vfiprintf_r+0x1fe>
 8010028:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801002a:	f7fd fae3 	bl	800d5f4 <__retarget_lock_release_recursive>
 801002e:	89ab      	ldrh	r3, [r5, #12]
 8010030:	065b      	lsls	r3, r3, #25
 8010032:	f53f af1f 	bmi.w	800fe74 <_vfiprintf_r+0x44>
 8010036:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010038:	e71e      	b.n	800fe78 <_vfiprintf_r+0x48>
 801003a:	ab03      	add	r3, sp, #12
 801003c:	9300      	str	r3, [sp, #0]
 801003e:	462a      	mov	r2, r5
 8010040:	4b05      	ldr	r3, [pc, #20]	@ (8010058 <_vfiprintf_r+0x228>)
 8010042:	a904      	add	r1, sp, #16
 8010044:	4630      	mov	r0, r6
 8010046:	f7fc fc8f 	bl	800c968 <_printf_i>
 801004a:	e7e4      	b.n	8010016 <_vfiprintf_r+0x1e6>
 801004c:	08011da5 	.word	0x08011da5
 8010050:	08011daf 	.word	0x08011daf
 8010054:	0800c439 	.word	0x0800c439
 8010058:	0800fe0b 	.word	0x0800fe0b
 801005c:	08011dab 	.word	0x08011dab

08010060 <__sflush_r>:
 8010060:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010068:	0716      	lsls	r6, r2, #28
 801006a:	4605      	mov	r5, r0
 801006c:	460c      	mov	r4, r1
 801006e:	d454      	bmi.n	801011a <__sflush_r+0xba>
 8010070:	684b      	ldr	r3, [r1, #4]
 8010072:	2b00      	cmp	r3, #0
 8010074:	dc02      	bgt.n	801007c <__sflush_r+0x1c>
 8010076:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010078:	2b00      	cmp	r3, #0
 801007a:	dd48      	ble.n	801010e <__sflush_r+0xae>
 801007c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801007e:	2e00      	cmp	r6, #0
 8010080:	d045      	beq.n	801010e <__sflush_r+0xae>
 8010082:	2300      	movs	r3, #0
 8010084:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010088:	682f      	ldr	r7, [r5, #0]
 801008a:	6a21      	ldr	r1, [r4, #32]
 801008c:	602b      	str	r3, [r5, #0]
 801008e:	d030      	beq.n	80100f2 <__sflush_r+0x92>
 8010090:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010092:	89a3      	ldrh	r3, [r4, #12]
 8010094:	0759      	lsls	r1, r3, #29
 8010096:	d505      	bpl.n	80100a4 <__sflush_r+0x44>
 8010098:	6863      	ldr	r3, [r4, #4]
 801009a:	1ad2      	subs	r2, r2, r3
 801009c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801009e:	b10b      	cbz	r3, 80100a4 <__sflush_r+0x44>
 80100a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80100a2:	1ad2      	subs	r2, r2, r3
 80100a4:	2300      	movs	r3, #0
 80100a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80100a8:	6a21      	ldr	r1, [r4, #32]
 80100aa:	4628      	mov	r0, r5
 80100ac:	47b0      	blx	r6
 80100ae:	1c43      	adds	r3, r0, #1
 80100b0:	89a3      	ldrh	r3, [r4, #12]
 80100b2:	d106      	bne.n	80100c2 <__sflush_r+0x62>
 80100b4:	6829      	ldr	r1, [r5, #0]
 80100b6:	291d      	cmp	r1, #29
 80100b8:	d82b      	bhi.n	8010112 <__sflush_r+0xb2>
 80100ba:	4a2a      	ldr	r2, [pc, #168]	@ (8010164 <__sflush_r+0x104>)
 80100bc:	40ca      	lsrs	r2, r1
 80100be:	07d6      	lsls	r6, r2, #31
 80100c0:	d527      	bpl.n	8010112 <__sflush_r+0xb2>
 80100c2:	2200      	movs	r2, #0
 80100c4:	6062      	str	r2, [r4, #4]
 80100c6:	04d9      	lsls	r1, r3, #19
 80100c8:	6922      	ldr	r2, [r4, #16]
 80100ca:	6022      	str	r2, [r4, #0]
 80100cc:	d504      	bpl.n	80100d8 <__sflush_r+0x78>
 80100ce:	1c42      	adds	r2, r0, #1
 80100d0:	d101      	bne.n	80100d6 <__sflush_r+0x76>
 80100d2:	682b      	ldr	r3, [r5, #0]
 80100d4:	b903      	cbnz	r3, 80100d8 <__sflush_r+0x78>
 80100d6:	6560      	str	r0, [r4, #84]	@ 0x54
 80100d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80100da:	602f      	str	r7, [r5, #0]
 80100dc:	b1b9      	cbz	r1, 801010e <__sflush_r+0xae>
 80100de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80100e2:	4299      	cmp	r1, r3
 80100e4:	d002      	beq.n	80100ec <__sflush_r+0x8c>
 80100e6:	4628      	mov	r0, r5
 80100e8:	f7fe f8f2 	bl	800e2d0 <_free_r>
 80100ec:	2300      	movs	r3, #0
 80100ee:	6363      	str	r3, [r4, #52]	@ 0x34
 80100f0:	e00d      	b.n	801010e <__sflush_r+0xae>
 80100f2:	2301      	movs	r3, #1
 80100f4:	4628      	mov	r0, r5
 80100f6:	47b0      	blx	r6
 80100f8:	4602      	mov	r2, r0
 80100fa:	1c50      	adds	r0, r2, #1
 80100fc:	d1c9      	bne.n	8010092 <__sflush_r+0x32>
 80100fe:	682b      	ldr	r3, [r5, #0]
 8010100:	2b00      	cmp	r3, #0
 8010102:	d0c6      	beq.n	8010092 <__sflush_r+0x32>
 8010104:	2b1d      	cmp	r3, #29
 8010106:	d001      	beq.n	801010c <__sflush_r+0xac>
 8010108:	2b16      	cmp	r3, #22
 801010a:	d11e      	bne.n	801014a <__sflush_r+0xea>
 801010c:	602f      	str	r7, [r5, #0]
 801010e:	2000      	movs	r0, #0
 8010110:	e022      	b.n	8010158 <__sflush_r+0xf8>
 8010112:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010116:	b21b      	sxth	r3, r3
 8010118:	e01b      	b.n	8010152 <__sflush_r+0xf2>
 801011a:	690f      	ldr	r7, [r1, #16]
 801011c:	2f00      	cmp	r7, #0
 801011e:	d0f6      	beq.n	801010e <__sflush_r+0xae>
 8010120:	0793      	lsls	r3, r2, #30
 8010122:	680e      	ldr	r6, [r1, #0]
 8010124:	bf08      	it	eq
 8010126:	694b      	ldreq	r3, [r1, #20]
 8010128:	600f      	str	r7, [r1, #0]
 801012a:	bf18      	it	ne
 801012c:	2300      	movne	r3, #0
 801012e:	eba6 0807 	sub.w	r8, r6, r7
 8010132:	608b      	str	r3, [r1, #8]
 8010134:	f1b8 0f00 	cmp.w	r8, #0
 8010138:	dde9      	ble.n	801010e <__sflush_r+0xae>
 801013a:	6a21      	ldr	r1, [r4, #32]
 801013c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801013e:	4643      	mov	r3, r8
 8010140:	463a      	mov	r2, r7
 8010142:	4628      	mov	r0, r5
 8010144:	47b0      	blx	r6
 8010146:	2800      	cmp	r0, #0
 8010148:	dc08      	bgt.n	801015c <__sflush_r+0xfc>
 801014a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801014e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010152:	81a3      	strh	r3, [r4, #12]
 8010154:	f04f 30ff 	mov.w	r0, #4294967295
 8010158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801015c:	4407      	add	r7, r0
 801015e:	eba8 0800 	sub.w	r8, r8, r0
 8010162:	e7e7      	b.n	8010134 <__sflush_r+0xd4>
 8010164:	20400001 	.word	0x20400001

08010168 <_fflush_r>:
 8010168:	b538      	push	{r3, r4, r5, lr}
 801016a:	690b      	ldr	r3, [r1, #16]
 801016c:	4605      	mov	r5, r0
 801016e:	460c      	mov	r4, r1
 8010170:	b913      	cbnz	r3, 8010178 <_fflush_r+0x10>
 8010172:	2500      	movs	r5, #0
 8010174:	4628      	mov	r0, r5
 8010176:	bd38      	pop	{r3, r4, r5, pc}
 8010178:	b118      	cbz	r0, 8010182 <_fflush_r+0x1a>
 801017a:	6a03      	ldr	r3, [r0, #32]
 801017c:	b90b      	cbnz	r3, 8010182 <_fflush_r+0x1a>
 801017e:	f7fc ffab 	bl	800d0d8 <__sinit>
 8010182:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010186:	2b00      	cmp	r3, #0
 8010188:	d0f3      	beq.n	8010172 <_fflush_r+0xa>
 801018a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801018c:	07d0      	lsls	r0, r2, #31
 801018e:	d404      	bmi.n	801019a <_fflush_r+0x32>
 8010190:	0599      	lsls	r1, r3, #22
 8010192:	d402      	bmi.n	801019a <_fflush_r+0x32>
 8010194:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010196:	f7fd fa2c 	bl	800d5f2 <__retarget_lock_acquire_recursive>
 801019a:	4628      	mov	r0, r5
 801019c:	4621      	mov	r1, r4
 801019e:	f7ff ff5f 	bl	8010060 <__sflush_r>
 80101a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80101a4:	07da      	lsls	r2, r3, #31
 80101a6:	4605      	mov	r5, r0
 80101a8:	d4e4      	bmi.n	8010174 <_fflush_r+0xc>
 80101aa:	89a3      	ldrh	r3, [r4, #12]
 80101ac:	059b      	lsls	r3, r3, #22
 80101ae:	d4e1      	bmi.n	8010174 <_fflush_r+0xc>
 80101b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80101b2:	f7fd fa1f 	bl	800d5f4 <__retarget_lock_release_recursive>
 80101b6:	e7dd      	b.n	8010174 <_fflush_r+0xc>

080101b8 <__swhatbuf_r>:
 80101b8:	b570      	push	{r4, r5, r6, lr}
 80101ba:	460c      	mov	r4, r1
 80101bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101c0:	2900      	cmp	r1, #0
 80101c2:	b096      	sub	sp, #88	@ 0x58
 80101c4:	4615      	mov	r5, r2
 80101c6:	461e      	mov	r6, r3
 80101c8:	da0d      	bge.n	80101e6 <__swhatbuf_r+0x2e>
 80101ca:	89a3      	ldrh	r3, [r4, #12]
 80101cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80101d0:	f04f 0100 	mov.w	r1, #0
 80101d4:	bf14      	ite	ne
 80101d6:	2340      	movne	r3, #64	@ 0x40
 80101d8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80101dc:	2000      	movs	r0, #0
 80101de:	6031      	str	r1, [r6, #0]
 80101e0:	602b      	str	r3, [r5, #0]
 80101e2:	b016      	add	sp, #88	@ 0x58
 80101e4:	bd70      	pop	{r4, r5, r6, pc}
 80101e6:	466a      	mov	r2, sp
 80101e8:	f000 f862 	bl	80102b0 <_fstat_r>
 80101ec:	2800      	cmp	r0, #0
 80101ee:	dbec      	blt.n	80101ca <__swhatbuf_r+0x12>
 80101f0:	9901      	ldr	r1, [sp, #4]
 80101f2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80101f6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80101fa:	4259      	negs	r1, r3
 80101fc:	4159      	adcs	r1, r3
 80101fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010202:	e7eb      	b.n	80101dc <__swhatbuf_r+0x24>

08010204 <__smakebuf_r>:
 8010204:	898b      	ldrh	r3, [r1, #12]
 8010206:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010208:	079d      	lsls	r5, r3, #30
 801020a:	4606      	mov	r6, r0
 801020c:	460c      	mov	r4, r1
 801020e:	d507      	bpl.n	8010220 <__smakebuf_r+0x1c>
 8010210:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010214:	6023      	str	r3, [r4, #0]
 8010216:	6123      	str	r3, [r4, #16]
 8010218:	2301      	movs	r3, #1
 801021a:	6163      	str	r3, [r4, #20]
 801021c:	b003      	add	sp, #12
 801021e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010220:	ab01      	add	r3, sp, #4
 8010222:	466a      	mov	r2, sp
 8010224:	f7ff ffc8 	bl	80101b8 <__swhatbuf_r>
 8010228:	9f00      	ldr	r7, [sp, #0]
 801022a:	4605      	mov	r5, r0
 801022c:	4639      	mov	r1, r7
 801022e:	4630      	mov	r0, r6
 8010230:	f7fe f8c2 	bl	800e3b8 <_malloc_r>
 8010234:	b948      	cbnz	r0, 801024a <__smakebuf_r+0x46>
 8010236:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801023a:	059a      	lsls	r2, r3, #22
 801023c:	d4ee      	bmi.n	801021c <__smakebuf_r+0x18>
 801023e:	f023 0303 	bic.w	r3, r3, #3
 8010242:	f043 0302 	orr.w	r3, r3, #2
 8010246:	81a3      	strh	r3, [r4, #12]
 8010248:	e7e2      	b.n	8010210 <__smakebuf_r+0xc>
 801024a:	89a3      	ldrh	r3, [r4, #12]
 801024c:	6020      	str	r0, [r4, #0]
 801024e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010252:	81a3      	strh	r3, [r4, #12]
 8010254:	9b01      	ldr	r3, [sp, #4]
 8010256:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801025a:	b15b      	cbz	r3, 8010274 <__smakebuf_r+0x70>
 801025c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010260:	4630      	mov	r0, r6
 8010262:	f000 f837 	bl	80102d4 <_isatty_r>
 8010266:	b128      	cbz	r0, 8010274 <__smakebuf_r+0x70>
 8010268:	89a3      	ldrh	r3, [r4, #12]
 801026a:	f023 0303 	bic.w	r3, r3, #3
 801026e:	f043 0301 	orr.w	r3, r3, #1
 8010272:	81a3      	strh	r3, [r4, #12]
 8010274:	89a3      	ldrh	r3, [r4, #12]
 8010276:	431d      	orrs	r5, r3
 8010278:	81a5      	strh	r5, [r4, #12]
 801027a:	e7cf      	b.n	801021c <__smakebuf_r+0x18>

0801027c <memmove>:
 801027c:	4288      	cmp	r0, r1
 801027e:	b510      	push	{r4, lr}
 8010280:	eb01 0402 	add.w	r4, r1, r2
 8010284:	d902      	bls.n	801028c <memmove+0x10>
 8010286:	4284      	cmp	r4, r0
 8010288:	4623      	mov	r3, r4
 801028a:	d807      	bhi.n	801029c <memmove+0x20>
 801028c:	1e43      	subs	r3, r0, #1
 801028e:	42a1      	cmp	r1, r4
 8010290:	d008      	beq.n	80102a4 <memmove+0x28>
 8010292:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010296:	f803 2f01 	strb.w	r2, [r3, #1]!
 801029a:	e7f8      	b.n	801028e <memmove+0x12>
 801029c:	4402      	add	r2, r0
 801029e:	4601      	mov	r1, r0
 80102a0:	428a      	cmp	r2, r1
 80102a2:	d100      	bne.n	80102a6 <memmove+0x2a>
 80102a4:	bd10      	pop	{r4, pc}
 80102a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80102aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80102ae:	e7f7      	b.n	80102a0 <memmove+0x24>

080102b0 <_fstat_r>:
 80102b0:	b538      	push	{r3, r4, r5, lr}
 80102b2:	4d07      	ldr	r5, [pc, #28]	@ (80102d0 <_fstat_r+0x20>)
 80102b4:	2300      	movs	r3, #0
 80102b6:	4604      	mov	r4, r0
 80102b8:	4608      	mov	r0, r1
 80102ba:	4611      	mov	r1, r2
 80102bc:	602b      	str	r3, [r5, #0]
 80102be:	f7f4 f8ef 	bl	80044a0 <_fstat>
 80102c2:	1c43      	adds	r3, r0, #1
 80102c4:	d102      	bne.n	80102cc <_fstat_r+0x1c>
 80102c6:	682b      	ldr	r3, [r5, #0]
 80102c8:	b103      	cbz	r3, 80102cc <_fstat_r+0x1c>
 80102ca:	6023      	str	r3, [r4, #0]
 80102cc:	bd38      	pop	{r3, r4, r5, pc}
 80102ce:	bf00      	nop
 80102d0:	20006060 	.word	0x20006060

080102d4 <_isatty_r>:
 80102d4:	b538      	push	{r3, r4, r5, lr}
 80102d6:	4d06      	ldr	r5, [pc, #24]	@ (80102f0 <_isatty_r+0x1c>)
 80102d8:	2300      	movs	r3, #0
 80102da:	4604      	mov	r4, r0
 80102dc:	4608      	mov	r0, r1
 80102de:	602b      	str	r3, [r5, #0]
 80102e0:	f7f4 f8ee 	bl	80044c0 <_isatty>
 80102e4:	1c43      	adds	r3, r0, #1
 80102e6:	d102      	bne.n	80102ee <_isatty_r+0x1a>
 80102e8:	682b      	ldr	r3, [r5, #0]
 80102ea:	b103      	cbz	r3, 80102ee <_isatty_r+0x1a>
 80102ec:	6023      	str	r3, [r4, #0]
 80102ee:	bd38      	pop	{r3, r4, r5, pc}
 80102f0:	20006060 	.word	0x20006060

080102f4 <_sbrk_r>:
 80102f4:	b538      	push	{r3, r4, r5, lr}
 80102f6:	4d06      	ldr	r5, [pc, #24]	@ (8010310 <_sbrk_r+0x1c>)
 80102f8:	2300      	movs	r3, #0
 80102fa:	4604      	mov	r4, r0
 80102fc:	4608      	mov	r0, r1
 80102fe:	602b      	str	r3, [r5, #0]
 8010300:	f7f4 f8f6 	bl	80044f0 <_sbrk>
 8010304:	1c43      	adds	r3, r0, #1
 8010306:	d102      	bne.n	801030e <_sbrk_r+0x1a>
 8010308:	682b      	ldr	r3, [r5, #0]
 801030a:	b103      	cbz	r3, 801030e <_sbrk_r+0x1a>
 801030c:	6023      	str	r3, [r4, #0]
 801030e:	bd38      	pop	{r3, r4, r5, pc}
 8010310:	20006060 	.word	0x20006060
 8010314:	00000000 	.word	0x00000000

08010318 <nan>:
 8010318:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010320 <nan+0x8>
 801031c:	4770      	bx	lr
 801031e:	bf00      	nop
 8010320:	00000000 	.word	0x00000000
 8010324:	7ff80000 	.word	0x7ff80000

08010328 <__assert_func>:
 8010328:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801032a:	4614      	mov	r4, r2
 801032c:	461a      	mov	r2, r3
 801032e:	4b09      	ldr	r3, [pc, #36]	@ (8010354 <__assert_func+0x2c>)
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	4605      	mov	r5, r0
 8010334:	68d8      	ldr	r0, [r3, #12]
 8010336:	b14c      	cbz	r4, 801034c <__assert_func+0x24>
 8010338:	4b07      	ldr	r3, [pc, #28]	@ (8010358 <__assert_func+0x30>)
 801033a:	9100      	str	r1, [sp, #0]
 801033c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010340:	4906      	ldr	r1, [pc, #24]	@ (801035c <__assert_func+0x34>)
 8010342:	462b      	mov	r3, r5
 8010344:	f000 fba8 	bl	8010a98 <fiprintf>
 8010348:	f000 fbb8 	bl	8010abc <abort>
 801034c:	4b04      	ldr	r3, [pc, #16]	@ (8010360 <__assert_func+0x38>)
 801034e:	461c      	mov	r4, r3
 8010350:	e7f3      	b.n	801033a <__assert_func+0x12>
 8010352:	bf00      	nop
 8010354:	2000001c 	.word	0x2000001c
 8010358:	08011dbe 	.word	0x08011dbe
 801035c:	08011dcb 	.word	0x08011dcb
 8010360:	08011df9 	.word	0x08011df9

08010364 <_calloc_r>:
 8010364:	b570      	push	{r4, r5, r6, lr}
 8010366:	fba1 5402 	umull	r5, r4, r1, r2
 801036a:	b934      	cbnz	r4, 801037a <_calloc_r+0x16>
 801036c:	4629      	mov	r1, r5
 801036e:	f7fe f823 	bl	800e3b8 <_malloc_r>
 8010372:	4606      	mov	r6, r0
 8010374:	b928      	cbnz	r0, 8010382 <_calloc_r+0x1e>
 8010376:	4630      	mov	r0, r6
 8010378:	bd70      	pop	{r4, r5, r6, pc}
 801037a:	220c      	movs	r2, #12
 801037c:	6002      	str	r2, [r0, #0]
 801037e:	2600      	movs	r6, #0
 8010380:	e7f9      	b.n	8010376 <_calloc_r+0x12>
 8010382:	462a      	mov	r2, r5
 8010384:	4621      	mov	r1, r4
 8010386:	f7fd f847 	bl	800d418 <memset>
 801038a:	e7f4      	b.n	8010376 <_calloc_r+0x12>

0801038c <rshift>:
 801038c:	6903      	ldr	r3, [r0, #16]
 801038e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010392:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010396:	ea4f 1261 	mov.w	r2, r1, asr #5
 801039a:	f100 0414 	add.w	r4, r0, #20
 801039e:	dd45      	ble.n	801042c <rshift+0xa0>
 80103a0:	f011 011f 	ands.w	r1, r1, #31
 80103a4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80103a8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80103ac:	d10c      	bne.n	80103c8 <rshift+0x3c>
 80103ae:	f100 0710 	add.w	r7, r0, #16
 80103b2:	4629      	mov	r1, r5
 80103b4:	42b1      	cmp	r1, r6
 80103b6:	d334      	bcc.n	8010422 <rshift+0x96>
 80103b8:	1a9b      	subs	r3, r3, r2
 80103ba:	009b      	lsls	r3, r3, #2
 80103bc:	1eea      	subs	r2, r5, #3
 80103be:	4296      	cmp	r6, r2
 80103c0:	bf38      	it	cc
 80103c2:	2300      	movcc	r3, #0
 80103c4:	4423      	add	r3, r4
 80103c6:	e015      	b.n	80103f4 <rshift+0x68>
 80103c8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80103cc:	f1c1 0820 	rsb	r8, r1, #32
 80103d0:	40cf      	lsrs	r7, r1
 80103d2:	f105 0e04 	add.w	lr, r5, #4
 80103d6:	46a1      	mov	r9, r4
 80103d8:	4576      	cmp	r6, lr
 80103da:	46f4      	mov	ip, lr
 80103dc:	d815      	bhi.n	801040a <rshift+0x7e>
 80103de:	1a9a      	subs	r2, r3, r2
 80103e0:	0092      	lsls	r2, r2, #2
 80103e2:	3a04      	subs	r2, #4
 80103e4:	3501      	adds	r5, #1
 80103e6:	42ae      	cmp	r6, r5
 80103e8:	bf38      	it	cc
 80103ea:	2200      	movcc	r2, #0
 80103ec:	18a3      	adds	r3, r4, r2
 80103ee:	50a7      	str	r7, [r4, r2]
 80103f0:	b107      	cbz	r7, 80103f4 <rshift+0x68>
 80103f2:	3304      	adds	r3, #4
 80103f4:	1b1a      	subs	r2, r3, r4
 80103f6:	42a3      	cmp	r3, r4
 80103f8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80103fc:	bf08      	it	eq
 80103fe:	2300      	moveq	r3, #0
 8010400:	6102      	str	r2, [r0, #16]
 8010402:	bf08      	it	eq
 8010404:	6143      	streq	r3, [r0, #20]
 8010406:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801040a:	f8dc c000 	ldr.w	ip, [ip]
 801040e:	fa0c fc08 	lsl.w	ip, ip, r8
 8010412:	ea4c 0707 	orr.w	r7, ip, r7
 8010416:	f849 7b04 	str.w	r7, [r9], #4
 801041a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801041e:	40cf      	lsrs	r7, r1
 8010420:	e7da      	b.n	80103d8 <rshift+0x4c>
 8010422:	f851 cb04 	ldr.w	ip, [r1], #4
 8010426:	f847 cf04 	str.w	ip, [r7, #4]!
 801042a:	e7c3      	b.n	80103b4 <rshift+0x28>
 801042c:	4623      	mov	r3, r4
 801042e:	e7e1      	b.n	80103f4 <rshift+0x68>

08010430 <__hexdig_fun>:
 8010430:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8010434:	2b09      	cmp	r3, #9
 8010436:	d802      	bhi.n	801043e <__hexdig_fun+0xe>
 8010438:	3820      	subs	r0, #32
 801043a:	b2c0      	uxtb	r0, r0
 801043c:	4770      	bx	lr
 801043e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8010442:	2b05      	cmp	r3, #5
 8010444:	d801      	bhi.n	801044a <__hexdig_fun+0x1a>
 8010446:	3847      	subs	r0, #71	@ 0x47
 8010448:	e7f7      	b.n	801043a <__hexdig_fun+0xa>
 801044a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801044e:	2b05      	cmp	r3, #5
 8010450:	d801      	bhi.n	8010456 <__hexdig_fun+0x26>
 8010452:	3827      	subs	r0, #39	@ 0x27
 8010454:	e7f1      	b.n	801043a <__hexdig_fun+0xa>
 8010456:	2000      	movs	r0, #0
 8010458:	4770      	bx	lr
	...

0801045c <__gethex>:
 801045c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010460:	b085      	sub	sp, #20
 8010462:	468a      	mov	sl, r1
 8010464:	9302      	str	r3, [sp, #8]
 8010466:	680b      	ldr	r3, [r1, #0]
 8010468:	9001      	str	r0, [sp, #4]
 801046a:	4690      	mov	r8, r2
 801046c:	1c9c      	adds	r4, r3, #2
 801046e:	46a1      	mov	r9, r4
 8010470:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010474:	2830      	cmp	r0, #48	@ 0x30
 8010476:	d0fa      	beq.n	801046e <__gethex+0x12>
 8010478:	eba9 0303 	sub.w	r3, r9, r3
 801047c:	f1a3 0b02 	sub.w	fp, r3, #2
 8010480:	f7ff ffd6 	bl	8010430 <__hexdig_fun>
 8010484:	4605      	mov	r5, r0
 8010486:	2800      	cmp	r0, #0
 8010488:	d168      	bne.n	801055c <__gethex+0x100>
 801048a:	49a0      	ldr	r1, [pc, #640]	@ (801070c <__gethex+0x2b0>)
 801048c:	2201      	movs	r2, #1
 801048e:	4648      	mov	r0, r9
 8010490:	f7fc ffca 	bl	800d428 <strncmp>
 8010494:	4607      	mov	r7, r0
 8010496:	2800      	cmp	r0, #0
 8010498:	d167      	bne.n	801056a <__gethex+0x10e>
 801049a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801049e:	4626      	mov	r6, r4
 80104a0:	f7ff ffc6 	bl	8010430 <__hexdig_fun>
 80104a4:	2800      	cmp	r0, #0
 80104a6:	d062      	beq.n	801056e <__gethex+0x112>
 80104a8:	4623      	mov	r3, r4
 80104aa:	7818      	ldrb	r0, [r3, #0]
 80104ac:	2830      	cmp	r0, #48	@ 0x30
 80104ae:	4699      	mov	r9, r3
 80104b0:	f103 0301 	add.w	r3, r3, #1
 80104b4:	d0f9      	beq.n	80104aa <__gethex+0x4e>
 80104b6:	f7ff ffbb 	bl	8010430 <__hexdig_fun>
 80104ba:	fab0 f580 	clz	r5, r0
 80104be:	096d      	lsrs	r5, r5, #5
 80104c0:	f04f 0b01 	mov.w	fp, #1
 80104c4:	464a      	mov	r2, r9
 80104c6:	4616      	mov	r6, r2
 80104c8:	3201      	adds	r2, #1
 80104ca:	7830      	ldrb	r0, [r6, #0]
 80104cc:	f7ff ffb0 	bl	8010430 <__hexdig_fun>
 80104d0:	2800      	cmp	r0, #0
 80104d2:	d1f8      	bne.n	80104c6 <__gethex+0x6a>
 80104d4:	498d      	ldr	r1, [pc, #564]	@ (801070c <__gethex+0x2b0>)
 80104d6:	2201      	movs	r2, #1
 80104d8:	4630      	mov	r0, r6
 80104da:	f7fc ffa5 	bl	800d428 <strncmp>
 80104de:	2800      	cmp	r0, #0
 80104e0:	d13f      	bne.n	8010562 <__gethex+0x106>
 80104e2:	b944      	cbnz	r4, 80104f6 <__gethex+0x9a>
 80104e4:	1c74      	adds	r4, r6, #1
 80104e6:	4622      	mov	r2, r4
 80104e8:	4616      	mov	r6, r2
 80104ea:	3201      	adds	r2, #1
 80104ec:	7830      	ldrb	r0, [r6, #0]
 80104ee:	f7ff ff9f 	bl	8010430 <__hexdig_fun>
 80104f2:	2800      	cmp	r0, #0
 80104f4:	d1f8      	bne.n	80104e8 <__gethex+0x8c>
 80104f6:	1ba4      	subs	r4, r4, r6
 80104f8:	00a7      	lsls	r7, r4, #2
 80104fa:	7833      	ldrb	r3, [r6, #0]
 80104fc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010500:	2b50      	cmp	r3, #80	@ 0x50
 8010502:	d13e      	bne.n	8010582 <__gethex+0x126>
 8010504:	7873      	ldrb	r3, [r6, #1]
 8010506:	2b2b      	cmp	r3, #43	@ 0x2b
 8010508:	d033      	beq.n	8010572 <__gethex+0x116>
 801050a:	2b2d      	cmp	r3, #45	@ 0x2d
 801050c:	d034      	beq.n	8010578 <__gethex+0x11c>
 801050e:	1c71      	adds	r1, r6, #1
 8010510:	2400      	movs	r4, #0
 8010512:	7808      	ldrb	r0, [r1, #0]
 8010514:	f7ff ff8c 	bl	8010430 <__hexdig_fun>
 8010518:	1e43      	subs	r3, r0, #1
 801051a:	b2db      	uxtb	r3, r3
 801051c:	2b18      	cmp	r3, #24
 801051e:	d830      	bhi.n	8010582 <__gethex+0x126>
 8010520:	f1a0 0210 	sub.w	r2, r0, #16
 8010524:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010528:	f7ff ff82 	bl	8010430 <__hexdig_fun>
 801052c:	f100 3cff 	add.w	ip, r0, #4294967295
 8010530:	fa5f fc8c 	uxtb.w	ip, ip
 8010534:	f1bc 0f18 	cmp.w	ip, #24
 8010538:	f04f 030a 	mov.w	r3, #10
 801053c:	d91e      	bls.n	801057c <__gethex+0x120>
 801053e:	b104      	cbz	r4, 8010542 <__gethex+0xe6>
 8010540:	4252      	negs	r2, r2
 8010542:	4417      	add	r7, r2
 8010544:	f8ca 1000 	str.w	r1, [sl]
 8010548:	b1ed      	cbz	r5, 8010586 <__gethex+0x12a>
 801054a:	f1bb 0f00 	cmp.w	fp, #0
 801054e:	bf0c      	ite	eq
 8010550:	2506      	moveq	r5, #6
 8010552:	2500      	movne	r5, #0
 8010554:	4628      	mov	r0, r5
 8010556:	b005      	add	sp, #20
 8010558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801055c:	2500      	movs	r5, #0
 801055e:	462c      	mov	r4, r5
 8010560:	e7b0      	b.n	80104c4 <__gethex+0x68>
 8010562:	2c00      	cmp	r4, #0
 8010564:	d1c7      	bne.n	80104f6 <__gethex+0x9a>
 8010566:	4627      	mov	r7, r4
 8010568:	e7c7      	b.n	80104fa <__gethex+0x9e>
 801056a:	464e      	mov	r6, r9
 801056c:	462f      	mov	r7, r5
 801056e:	2501      	movs	r5, #1
 8010570:	e7c3      	b.n	80104fa <__gethex+0x9e>
 8010572:	2400      	movs	r4, #0
 8010574:	1cb1      	adds	r1, r6, #2
 8010576:	e7cc      	b.n	8010512 <__gethex+0xb6>
 8010578:	2401      	movs	r4, #1
 801057a:	e7fb      	b.n	8010574 <__gethex+0x118>
 801057c:	fb03 0002 	mla	r0, r3, r2, r0
 8010580:	e7ce      	b.n	8010520 <__gethex+0xc4>
 8010582:	4631      	mov	r1, r6
 8010584:	e7de      	b.n	8010544 <__gethex+0xe8>
 8010586:	eba6 0309 	sub.w	r3, r6, r9
 801058a:	3b01      	subs	r3, #1
 801058c:	4629      	mov	r1, r5
 801058e:	2b07      	cmp	r3, #7
 8010590:	dc0a      	bgt.n	80105a8 <__gethex+0x14c>
 8010592:	9801      	ldr	r0, [sp, #4]
 8010594:	f7fd ff9c 	bl	800e4d0 <_Balloc>
 8010598:	4604      	mov	r4, r0
 801059a:	b940      	cbnz	r0, 80105ae <__gethex+0x152>
 801059c:	4b5c      	ldr	r3, [pc, #368]	@ (8010710 <__gethex+0x2b4>)
 801059e:	4602      	mov	r2, r0
 80105a0:	21e4      	movs	r1, #228	@ 0xe4
 80105a2:	485c      	ldr	r0, [pc, #368]	@ (8010714 <__gethex+0x2b8>)
 80105a4:	f7ff fec0 	bl	8010328 <__assert_func>
 80105a8:	3101      	adds	r1, #1
 80105aa:	105b      	asrs	r3, r3, #1
 80105ac:	e7ef      	b.n	801058e <__gethex+0x132>
 80105ae:	f100 0a14 	add.w	sl, r0, #20
 80105b2:	2300      	movs	r3, #0
 80105b4:	4655      	mov	r5, sl
 80105b6:	469b      	mov	fp, r3
 80105b8:	45b1      	cmp	r9, r6
 80105ba:	d337      	bcc.n	801062c <__gethex+0x1d0>
 80105bc:	f845 bb04 	str.w	fp, [r5], #4
 80105c0:	eba5 050a 	sub.w	r5, r5, sl
 80105c4:	10ad      	asrs	r5, r5, #2
 80105c6:	6125      	str	r5, [r4, #16]
 80105c8:	4658      	mov	r0, fp
 80105ca:	f7fe f873 	bl	800e6b4 <__hi0bits>
 80105ce:	016d      	lsls	r5, r5, #5
 80105d0:	f8d8 6000 	ldr.w	r6, [r8]
 80105d4:	1a2d      	subs	r5, r5, r0
 80105d6:	42b5      	cmp	r5, r6
 80105d8:	dd54      	ble.n	8010684 <__gethex+0x228>
 80105da:	1bad      	subs	r5, r5, r6
 80105dc:	4629      	mov	r1, r5
 80105de:	4620      	mov	r0, r4
 80105e0:	f7fe fbff 	bl	800ede2 <__any_on>
 80105e4:	4681      	mov	r9, r0
 80105e6:	b178      	cbz	r0, 8010608 <__gethex+0x1ac>
 80105e8:	1e6b      	subs	r3, r5, #1
 80105ea:	1159      	asrs	r1, r3, #5
 80105ec:	f003 021f 	and.w	r2, r3, #31
 80105f0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80105f4:	f04f 0901 	mov.w	r9, #1
 80105f8:	fa09 f202 	lsl.w	r2, r9, r2
 80105fc:	420a      	tst	r2, r1
 80105fe:	d003      	beq.n	8010608 <__gethex+0x1ac>
 8010600:	454b      	cmp	r3, r9
 8010602:	dc36      	bgt.n	8010672 <__gethex+0x216>
 8010604:	f04f 0902 	mov.w	r9, #2
 8010608:	4629      	mov	r1, r5
 801060a:	4620      	mov	r0, r4
 801060c:	f7ff febe 	bl	801038c <rshift>
 8010610:	442f      	add	r7, r5
 8010612:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010616:	42bb      	cmp	r3, r7
 8010618:	da42      	bge.n	80106a0 <__gethex+0x244>
 801061a:	9801      	ldr	r0, [sp, #4]
 801061c:	4621      	mov	r1, r4
 801061e:	f7fd ff97 	bl	800e550 <_Bfree>
 8010622:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010624:	2300      	movs	r3, #0
 8010626:	6013      	str	r3, [r2, #0]
 8010628:	25a3      	movs	r5, #163	@ 0xa3
 801062a:	e793      	b.n	8010554 <__gethex+0xf8>
 801062c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010630:	2a2e      	cmp	r2, #46	@ 0x2e
 8010632:	d012      	beq.n	801065a <__gethex+0x1fe>
 8010634:	2b20      	cmp	r3, #32
 8010636:	d104      	bne.n	8010642 <__gethex+0x1e6>
 8010638:	f845 bb04 	str.w	fp, [r5], #4
 801063c:	f04f 0b00 	mov.w	fp, #0
 8010640:	465b      	mov	r3, fp
 8010642:	7830      	ldrb	r0, [r6, #0]
 8010644:	9303      	str	r3, [sp, #12]
 8010646:	f7ff fef3 	bl	8010430 <__hexdig_fun>
 801064a:	9b03      	ldr	r3, [sp, #12]
 801064c:	f000 000f 	and.w	r0, r0, #15
 8010650:	4098      	lsls	r0, r3
 8010652:	ea4b 0b00 	orr.w	fp, fp, r0
 8010656:	3304      	adds	r3, #4
 8010658:	e7ae      	b.n	80105b8 <__gethex+0x15c>
 801065a:	45b1      	cmp	r9, r6
 801065c:	d8ea      	bhi.n	8010634 <__gethex+0x1d8>
 801065e:	492b      	ldr	r1, [pc, #172]	@ (801070c <__gethex+0x2b0>)
 8010660:	9303      	str	r3, [sp, #12]
 8010662:	2201      	movs	r2, #1
 8010664:	4630      	mov	r0, r6
 8010666:	f7fc fedf 	bl	800d428 <strncmp>
 801066a:	9b03      	ldr	r3, [sp, #12]
 801066c:	2800      	cmp	r0, #0
 801066e:	d1e1      	bne.n	8010634 <__gethex+0x1d8>
 8010670:	e7a2      	b.n	80105b8 <__gethex+0x15c>
 8010672:	1ea9      	subs	r1, r5, #2
 8010674:	4620      	mov	r0, r4
 8010676:	f7fe fbb4 	bl	800ede2 <__any_on>
 801067a:	2800      	cmp	r0, #0
 801067c:	d0c2      	beq.n	8010604 <__gethex+0x1a8>
 801067e:	f04f 0903 	mov.w	r9, #3
 8010682:	e7c1      	b.n	8010608 <__gethex+0x1ac>
 8010684:	da09      	bge.n	801069a <__gethex+0x23e>
 8010686:	1b75      	subs	r5, r6, r5
 8010688:	4621      	mov	r1, r4
 801068a:	9801      	ldr	r0, [sp, #4]
 801068c:	462a      	mov	r2, r5
 801068e:	f7fe f96f 	bl	800e970 <__lshift>
 8010692:	1b7f      	subs	r7, r7, r5
 8010694:	4604      	mov	r4, r0
 8010696:	f100 0a14 	add.w	sl, r0, #20
 801069a:	f04f 0900 	mov.w	r9, #0
 801069e:	e7b8      	b.n	8010612 <__gethex+0x1b6>
 80106a0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80106a4:	42bd      	cmp	r5, r7
 80106a6:	dd6f      	ble.n	8010788 <__gethex+0x32c>
 80106a8:	1bed      	subs	r5, r5, r7
 80106aa:	42ae      	cmp	r6, r5
 80106ac:	dc34      	bgt.n	8010718 <__gethex+0x2bc>
 80106ae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80106b2:	2b02      	cmp	r3, #2
 80106b4:	d022      	beq.n	80106fc <__gethex+0x2a0>
 80106b6:	2b03      	cmp	r3, #3
 80106b8:	d024      	beq.n	8010704 <__gethex+0x2a8>
 80106ba:	2b01      	cmp	r3, #1
 80106bc:	d115      	bne.n	80106ea <__gethex+0x28e>
 80106be:	42ae      	cmp	r6, r5
 80106c0:	d113      	bne.n	80106ea <__gethex+0x28e>
 80106c2:	2e01      	cmp	r6, #1
 80106c4:	d10b      	bne.n	80106de <__gethex+0x282>
 80106c6:	9a02      	ldr	r2, [sp, #8]
 80106c8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80106cc:	6013      	str	r3, [r2, #0]
 80106ce:	2301      	movs	r3, #1
 80106d0:	6123      	str	r3, [r4, #16]
 80106d2:	f8ca 3000 	str.w	r3, [sl]
 80106d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80106d8:	2562      	movs	r5, #98	@ 0x62
 80106da:	601c      	str	r4, [r3, #0]
 80106dc:	e73a      	b.n	8010554 <__gethex+0xf8>
 80106de:	1e71      	subs	r1, r6, #1
 80106e0:	4620      	mov	r0, r4
 80106e2:	f7fe fb7e 	bl	800ede2 <__any_on>
 80106e6:	2800      	cmp	r0, #0
 80106e8:	d1ed      	bne.n	80106c6 <__gethex+0x26a>
 80106ea:	9801      	ldr	r0, [sp, #4]
 80106ec:	4621      	mov	r1, r4
 80106ee:	f7fd ff2f 	bl	800e550 <_Bfree>
 80106f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80106f4:	2300      	movs	r3, #0
 80106f6:	6013      	str	r3, [r2, #0]
 80106f8:	2550      	movs	r5, #80	@ 0x50
 80106fa:	e72b      	b.n	8010554 <__gethex+0xf8>
 80106fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80106fe:	2b00      	cmp	r3, #0
 8010700:	d1f3      	bne.n	80106ea <__gethex+0x28e>
 8010702:	e7e0      	b.n	80106c6 <__gethex+0x26a>
 8010704:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010706:	2b00      	cmp	r3, #0
 8010708:	d1dd      	bne.n	80106c6 <__gethex+0x26a>
 801070a:	e7ee      	b.n	80106ea <__gethex+0x28e>
 801070c:	08011da3 	.word	0x08011da3
 8010710:	08011d39 	.word	0x08011d39
 8010714:	08011dfa 	.word	0x08011dfa
 8010718:	1e6f      	subs	r7, r5, #1
 801071a:	f1b9 0f00 	cmp.w	r9, #0
 801071e:	d130      	bne.n	8010782 <__gethex+0x326>
 8010720:	b127      	cbz	r7, 801072c <__gethex+0x2d0>
 8010722:	4639      	mov	r1, r7
 8010724:	4620      	mov	r0, r4
 8010726:	f7fe fb5c 	bl	800ede2 <__any_on>
 801072a:	4681      	mov	r9, r0
 801072c:	117a      	asrs	r2, r7, #5
 801072e:	2301      	movs	r3, #1
 8010730:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8010734:	f007 071f 	and.w	r7, r7, #31
 8010738:	40bb      	lsls	r3, r7
 801073a:	4213      	tst	r3, r2
 801073c:	4629      	mov	r1, r5
 801073e:	4620      	mov	r0, r4
 8010740:	bf18      	it	ne
 8010742:	f049 0902 	orrne.w	r9, r9, #2
 8010746:	f7ff fe21 	bl	801038c <rshift>
 801074a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801074e:	1b76      	subs	r6, r6, r5
 8010750:	2502      	movs	r5, #2
 8010752:	f1b9 0f00 	cmp.w	r9, #0
 8010756:	d047      	beq.n	80107e8 <__gethex+0x38c>
 8010758:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801075c:	2b02      	cmp	r3, #2
 801075e:	d015      	beq.n	801078c <__gethex+0x330>
 8010760:	2b03      	cmp	r3, #3
 8010762:	d017      	beq.n	8010794 <__gethex+0x338>
 8010764:	2b01      	cmp	r3, #1
 8010766:	d109      	bne.n	801077c <__gethex+0x320>
 8010768:	f019 0f02 	tst.w	r9, #2
 801076c:	d006      	beq.n	801077c <__gethex+0x320>
 801076e:	f8da 3000 	ldr.w	r3, [sl]
 8010772:	ea49 0903 	orr.w	r9, r9, r3
 8010776:	f019 0f01 	tst.w	r9, #1
 801077a:	d10e      	bne.n	801079a <__gethex+0x33e>
 801077c:	f045 0510 	orr.w	r5, r5, #16
 8010780:	e032      	b.n	80107e8 <__gethex+0x38c>
 8010782:	f04f 0901 	mov.w	r9, #1
 8010786:	e7d1      	b.n	801072c <__gethex+0x2d0>
 8010788:	2501      	movs	r5, #1
 801078a:	e7e2      	b.n	8010752 <__gethex+0x2f6>
 801078c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801078e:	f1c3 0301 	rsb	r3, r3, #1
 8010792:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010794:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010796:	2b00      	cmp	r3, #0
 8010798:	d0f0      	beq.n	801077c <__gethex+0x320>
 801079a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801079e:	f104 0314 	add.w	r3, r4, #20
 80107a2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80107a6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80107aa:	f04f 0c00 	mov.w	ip, #0
 80107ae:	4618      	mov	r0, r3
 80107b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80107b4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80107b8:	d01b      	beq.n	80107f2 <__gethex+0x396>
 80107ba:	3201      	adds	r2, #1
 80107bc:	6002      	str	r2, [r0, #0]
 80107be:	2d02      	cmp	r5, #2
 80107c0:	f104 0314 	add.w	r3, r4, #20
 80107c4:	d13c      	bne.n	8010840 <__gethex+0x3e4>
 80107c6:	f8d8 2000 	ldr.w	r2, [r8]
 80107ca:	3a01      	subs	r2, #1
 80107cc:	42b2      	cmp	r2, r6
 80107ce:	d109      	bne.n	80107e4 <__gethex+0x388>
 80107d0:	1171      	asrs	r1, r6, #5
 80107d2:	2201      	movs	r2, #1
 80107d4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80107d8:	f006 061f 	and.w	r6, r6, #31
 80107dc:	fa02 f606 	lsl.w	r6, r2, r6
 80107e0:	421e      	tst	r6, r3
 80107e2:	d13a      	bne.n	801085a <__gethex+0x3fe>
 80107e4:	f045 0520 	orr.w	r5, r5, #32
 80107e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80107ea:	601c      	str	r4, [r3, #0]
 80107ec:	9b02      	ldr	r3, [sp, #8]
 80107ee:	601f      	str	r7, [r3, #0]
 80107f0:	e6b0      	b.n	8010554 <__gethex+0xf8>
 80107f2:	4299      	cmp	r1, r3
 80107f4:	f843 cc04 	str.w	ip, [r3, #-4]
 80107f8:	d8d9      	bhi.n	80107ae <__gethex+0x352>
 80107fa:	68a3      	ldr	r3, [r4, #8]
 80107fc:	459b      	cmp	fp, r3
 80107fe:	db17      	blt.n	8010830 <__gethex+0x3d4>
 8010800:	6861      	ldr	r1, [r4, #4]
 8010802:	9801      	ldr	r0, [sp, #4]
 8010804:	3101      	adds	r1, #1
 8010806:	f7fd fe63 	bl	800e4d0 <_Balloc>
 801080a:	4681      	mov	r9, r0
 801080c:	b918      	cbnz	r0, 8010816 <__gethex+0x3ba>
 801080e:	4b1a      	ldr	r3, [pc, #104]	@ (8010878 <__gethex+0x41c>)
 8010810:	4602      	mov	r2, r0
 8010812:	2184      	movs	r1, #132	@ 0x84
 8010814:	e6c5      	b.n	80105a2 <__gethex+0x146>
 8010816:	6922      	ldr	r2, [r4, #16]
 8010818:	3202      	adds	r2, #2
 801081a:	f104 010c 	add.w	r1, r4, #12
 801081e:	0092      	lsls	r2, r2, #2
 8010820:	300c      	adds	r0, #12
 8010822:	f7fc fee8 	bl	800d5f6 <memcpy>
 8010826:	4621      	mov	r1, r4
 8010828:	9801      	ldr	r0, [sp, #4]
 801082a:	f7fd fe91 	bl	800e550 <_Bfree>
 801082e:	464c      	mov	r4, r9
 8010830:	6923      	ldr	r3, [r4, #16]
 8010832:	1c5a      	adds	r2, r3, #1
 8010834:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010838:	6122      	str	r2, [r4, #16]
 801083a:	2201      	movs	r2, #1
 801083c:	615a      	str	r2, [r3, #20]
 801083e:	e7be      	b.n	80107be <__gethex+0x362>
 8010840:	6922      	ldr	r2, [r4, #16]
 8010842:	455a      	cmp	r2, fp
 8010844:	dd0b      	ble.n	801085e <__gethex+0x402>
 8010846:	2101      	movs	r1, #1
 8010848:	4620      	mov	r0, r4
 801084a:	f7ff fd9f 	bl	801038c <rshift>
 801084e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010852:	3701      	adds	r7, #1
 8010854:	42bb      	cmp	r3, r7
 8010856:	f6ff aee0 	blt.w	801061a <__gethex+0x1be>
 801085a:	2501      	movs	r5, #1
 801085c:	e7c2      	b.n	80107e4 <__gethex+0x388>
 801085e:	f016 061f 	ands.w	r6, r6, #31
 8010862:	d0fa      	beq.n	801085a <__gethex+0x3fe>
 8010864:	4453      	add	r3, sl
 8010866:	f1c6 0620 	rsb	r6, r6, #32
 801086a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801086e:	f7fd ff21 	bl	800e6b4 <__hi0bits>
 8010872:	42b0      	cmp	r0, r6
 8010874:	dbe7      	blt.n	8010846 <__gethex+0x3ea>
 8010876:	e7f0      	b.n	801085a <__gethex+0x3fe>
 8010878:	08011d39 	.word	0x08011d39

0801087c <L_shift>:
 801087c:	f1c2 0208 	rsb	r2, r2, #8
 8010880:	0092      	lsls	r2, r2, #2
 8010882:	b570      	push	{r4, r5, r6, lr}
 8010884:	f1c2 0620 	rsb	r6, r2, #32
 8010888:	6843      	ldr	r3, [r0, #4]
 801088a:	6804      	ldr	r4, [r0, #0]
 801088c:	fa03 f506 	lsl.w	r5, r3, r6
 8010890:	432c      	orrs	r4, r5
 8010892:	40d3      	lsrs	r3, r2
 8010894:	6004      	str	r4, [r0, #0]
 8010896:	f840 3f04 	str.w	r3, [r0, #4]!
 801089a:	4288      	cmp	r0, r1
 801089c:	d3f4      	bcc.n	8010888 <L_shift+0xc>
 801089e:	bd70      	pop	{r4, r5, r6, pc}

080108a0 <__match>:
 80108a0:	b530      	push	{r4, r5, lr}
 80108a2:	6803      	ldr	r3, [r0, #0]
 80108a4:	3301      	adds	r3, #1
 80108a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80108aa:	b914      	cbnz	r4, 80108b2 <__match+0x12>
 80108ac:	6003      	str	r3, [r0, #0]
 80108ae:	2001      	movs	r0, #1
 80108b0:	bd30      	pop	{r4, r5, pc}
 80108b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80108b6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80108ba:	2d19      	cmp	r5, #25
 80108bc:	bf98      	it	ls
 80108be:	3220      	addls	r2, #32
 80108c0:	42a2      	cmp	r2, r4
 80108c2:	d0f0      	beq.n	80108a6 <__match+0x6>
 80108c4:	2000      	movs	r0, #0
 80108c6:	e7f3      	b.n	80108b0 <__match+0x10>

080108c8 <__hexnan>:
 80108c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108cc:	680b      	ldr	r3, [r1, #0]
 80108ce:	6801      	ldr	r1, [r0, #0]
 80108d0:	115e      	asrs	r6, r3, #5
 80108d2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80108d6:	f013 031f 	ands.w	r3, r3, #31
 80108da:	b087      	sub	sp, #28
 80108dc:	bf18      	it	ne
 80108de:	3604      	addne	r6, #4
 80108e0:	2500      	movs	r5, #0
 80108e2:	1f37      	subs	r7, r6, #4
 80108e4:	4682      	mov	sl, r0
 80108e6:	4690      	mov	r8, r2
 80108e8:	9301      	str	r3, [sp, #4]
 80108ea:	f846 5c04 	str.w	r5, [r6, #-4]
 80108ee:	46b9      	mov	r9, r7
 80108f0:	463c      	mov	r4, r7
 80108f2:	9502      	str	r5, [sp, #8]
 80108f4:	46ab      	mov	fp, r5
 80108f6:	784a      	ldrb	r2, [r1, #1]
 80108f8:	1c4b      	adds	r3, r1, #1
 80108fa:	9303      	str	r3, [sp, #12]
 80108fc:	b342      	cbz	r2, 8010950 <__hexnan+0x88>
 80108fe:	4610      	mov	r0, r2
 8010900:	9105      	str	r1, [sp, #20]
 8010902:	9204      	str	r2, [sp, #16]
 8010904:	f7ff fd94 	bl	8010430 <__hexdig_fun>
 8010908:	2800      	cmp	r0, #0
 801090a:	d151      	bne.n	80109b0 <__hexnan+0xe8>
 801090c:	9a04      	ldr	r2, [sp, #16]
 801090e:	9905      	ldr	r1, [sp, #20]
 8010910:	2a20      	cmp	r2, #32
 8010912:	d818      	bhi.n	8010946 <__hexnan+0x7e>
 8010914:	9b02      	ldr	r3, [sp, #8]
 8010916:	459b      	cmp	fp, r3
 8010918:	dd13      	ble.n	8010942 <__hexnan+0x7a>
 801091a:	454c      	cmp	r4, r9
 801091c:	d206      	bcs.n	801092c <__hexnan+0x64>
 801091e:	2d07      	cmp	r5, #7
 8010920:	dc04      	bgt.n	801092c <__hexnan+0x64>
 8010922:	462a      	mov	r2, r5
 8010924:	4649      	mov	r1, r9
 8010926:	4620      	mov	r0, r4
 8010928:	f7ff ffa8 	bl	801087c <L_shift>
 801092c:	4544      	cmp	r4, r8
 801092e:	d952      	bls.n	80109d6 <__hexnan+0x10e>
 8010930:	2300      	movs	r3, #0
 8010932:	f1a4 0904 	sub.w	r9, r4, #4
 8010936:	f844 3c04 	str.w	r3, [r4, #-4]
 801093a:	f8cd b008 	str.w	fp, [sp, #8]
 801093e:	464c      	mov	r4, r9
 8010940:	461d      	mov	r5, r3
 8010942:	9903      	ldr	r1, [sp, #12]
 8010944:	e7d7      	b.n	80108f6 <__hexnan+0x2e>
 8010946:	2a29      	cmp	r2, #41	@ 0x29
 8010948:	d157      	bne.n	80109fa <__hexnan+0x132>
 801094a:	3102      	adds	r1, #2
 801094c:	f8ca 1000 	str.w	r1, [sl]
 8010950:	f1bb 0f00 	cmp.w	fp, #0
 8010954:	d051      	beq.n	80109fa <__hexnan+0x132>
 8010956:	454c      	cmp	r4, r9
 8010958:	d206      	bcs.n	8010968 <__hexnan+0xa0>
 801095a:	2d07      	cmp	r5, #7
 801095c:	dc04      	bgt.n	8010968 <__hexnan+0xa0>
 801095e:	462a      	mov	r2, r5
 8010960:	4649      	mov	r1, r9
 8010962:	4620      	mov	r0, r4
 8010964:	f7ff ff8a 	bl	801087c <L_shift>
 8010968:	4544      	cmp	r4, r8
 801096a:	d936      	bls.n	80109da <__hexnan+0x112>
 801096c:	f1a8 0204 	sub.w	r2, r8, #4
 8010970:	4623      	mov	r3, r4
 8010972:	f853 1b04 	ldr.w	r1, [r3], #4
 8010976:	f842 1f04 	str.w	r1, [r2, #4]!
 801097a:	429f      	cmp	r7, r3
 801097c:	d2f9      	bcs.n	8010972 <__hexnan+0xaa>
 801097e:	1b3b      	subs	r3, r7, r4
 8010980:	f023 0303 	bic.w	r3, r3, #3
 8010984:	3304      	adds	r3, #4
 8010986:	3401      	adds	r4, #1
 8010988:	3e03      	subs	r6, #3
 801098a:	42b4      	cmp	r4, r6
 801098c:	bf88      	it	hi
 801098e:	2304      	movhi	r3, #4
 8010990:	4443      	add	r3, r8
 8010992:	2200      	movs	r2, #0
 8010994:	f843 2b04 	str.w	r2, [r3], #4
 8010998:	429f      	cmp	r7, r3
 801099a:	d2fb      	bcs.n	8010994 <__hexnan+0xcc>
 801099c:	683b      	ldr	r3, [r7, #0]
 801099e:	b91b      	cbnz	r3, 80109a8 <__hexnan+0xe0>
 80109a0:	4547      	cmp	r7, r8
 80109a2:	d128      	bne.n	80109f6 <__hexnan+0x12e>
 80109a4:	2301      	movs	r3, #1
 80109a6:	603b      	str	r3, [r7, #0]
 80109a8:	2005      	movs	r0, #5
 80109aa:	b007      	add	sp, #28
 80109ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109b0:	3501      	adds	r5, #1
 80109b2:	2d08      	cmp	r5, #8
 80109b4:	f10b 0b01 	add.w	fp, fp, #1
 80109b8:	dd06      	ble.n	80109c8 <__hexnan+0x100>
 80109ba:	4544      	cmp	r4, r8
 80109bc:	d9c1      	bls.n	8010942 <__hexnan+0x7a>
 80109be:	2300      	movs	r3, #0
 80109c0:	f844 3c04 	str.w	r3, [r4, #-4]
 80109c4:	2501      	movs	r5, #1
 80109c6:	3c04      	subs	r4, #4
 80109c8:	6822      	ldr	r2, [r4, #0]
 80109ca:	f000 000f 	and.w	r0, r0, #15
 80109ce:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80109d2:	6020      	str	r0, [r4, #0]
 80109d4:	e7b5      	b.n	8010942 <__hexnan+0x7a>
 80109d6:	2508      	movs	r5, #8
 80109d8:	e7b3      	b.n	8010942 <__hexnan+0x7a>
 80109da:	9b01      	ldr	r3, [sp, #4]
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d0dd      	beq.n	801099c <__hexnan+0xd4>
 80109e0:	f1c3 0320 	rsb	r3, r3, #32
 80109e4:	f04f 32ff 	mov.w	r2, #4294967295
 80109e8:	40da      	lsrs	r2, r3
 80109ea:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80109ee:	4013      	ands	r3, r2
 80109f0:	f846 3c04 	str.w	r3, [r6, #-4]
 80109f4:	e7d2      	b.n	801099c <__hexnan+0xd4>
 80109f6:	3f04      	subs	r7, #4
 80109f8:	e7d0      	b.n	801099c <__hexnan+0xd4>
 80109fa:	2004      	movs	r0, #4
 80109fc:	e7d5      	b.n	80109aa <__hexnan+0xe2>

080109fe <__ascii_mbtowc>:
 80109fe:	b082      	sub	sp, #8
 8010a00:	b901      	cbnz	r1, 8010a04 <__ascii_mbtowc+0x6>
 8010a02:	a901      	add	r1, sp, #4
 8010a04:	b142      	cbz	r2, 8010a18 <__ascii_mbtowc+0x1a>
 8010a06:	b14b      	cbz	r3, 8010a1c <__ascii_mbtowc+0x1e>
 8010a08:	7813      	ldrb	r3, [r2, #0]
 8010a0a:	600b      	str	r3, [r1, #0]
 8010a0c:	7812      	ldrb	r2, [r2, #0]
 8010a0e:	1e10      	subs	r0, r2, #0
 8010a10:	bf18      	it	ne
 8010a12:	2001      	movne	r0, #1
 8010a14:	b002      	add	sp, #8
 8010a16:	4770      	bx	lr
 8010a18:	4610      	mov	r0, r2
 8010a1a:	e7fb      	b.n	8010a14 <__ascii_mbtowc+0x16>
 8010a1c:	f06f 0001 	mvn.w	r0, #1
 8010a20:	e7f8      	b.n	8010a14 <__ascii_mbtowc+0x16>

08010a22 <_realloc_r>:
 8010a22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a26:	4607      	mov	r7, r0
 8010a28:	4614      	mov	r4, r2
 8010a2a:	460d      	mov	r5, r1
 8010a2c:	b921      	cbnz	r1, 8010a38 <_realloc_r+0x16>
 8010a2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010a32:	4611      	mov	r1, r2
 8010a34:	f7fd bcc0 	b.w	800e3b8 <_malloc_r>
 8010a38:	b92a      	cbnz	r2, 8010a46 <_realloc_r+0x24>
 8010a3a:	f7fd fc49 	bl	800e2d0 <_free_r>
 8010a3e:	4625      	mov	r5, r4
 8010a40:	4628      	mov	r0, r5
 8010a42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a46:	f000 f840 	bl	8010aca <_malloc_usable_size_r>
 8010a4a:	4284      	cmp	r4, r0
 8010a4c:	4606      	mov	r6, r0
 8010a4e:	d802      	bhi.n	8010a56 <_realloc_r+0x34>
 8010a50:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010a54:	d8f4      	bhi.n	8010a40 <_realloc_r+0x1e>
 8010a56:	4621      	mov	r1, r4
 8010a58:	4638      	mov	r0, r7
 8010a5a:	f7fd fcad 	bl	800e3b8 <_malloc_r>
 8010a5e:	4680      	mov	r8, r0
 8010a60:	b908      	cbnz	r0, 8010a66 <_realloc_r+0x44>
 8010a62:	4645      	mov	r5, r8
 8010a64:	e7ec      	b.n	8010a40 <_realloc_r+0x1e>
 8010a66:	42b4      	cmp	r4, r6
 8010a68:	4622      	mov	r2, r4
 8010a6a:	4629      	mov	r1, r5
 8010a6c:	bf28      	it	cs
 8010a6e:	4632      	movcs	r2, r6
 8010a70:	f7fc fdc1 	bl	800d5f6 <memcpy>
 8010a74:	4629      	mov	r1, r5
 8010a76:	4638      	mov	r0, r7
 8010a78:	f7fd fc2a 	bl	800e2d0 <_free_r>
 8010a7c:	e7f1      	b.n	8010a62 <_realloc_r+0x40>

08010a7e <__ascii_wctomb>:
 8010a7e:	4603      	mov	r3, r0
 8010a80:	4608      	mov	r0, r1
 8010a82:	b141      	cbz	r1, 8010a96 <__ascii_wctomb+0x18>
 8010a84:	2aff      	cmp	r2, #255	@ 0xff
 8010a86:	d904      	bls.n	8010a92 <__ascii_wctomb+0x14>
 8010a88:	228a      	movs	r2, #138	@ 0x8a
 8010a8a:	601a      	str	r2, [r3, #0]
 8010a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8010a90:	4770      	bx	lr
 8010a92:	700a      	strb	r2, [r1, #0]
 8010a94:	2001      	movs	r0, #1
 8010a96:	4770      	bx	lr

08010a98 <fiprintf>:
 8010a98:	b40e      	push	{r1, r2, r3}
 8010a9a:	b503      	push	{r0, r1, lr}
 8010a9c:	4601      	mov	r1, r0
 8010a9e:	ab03      	add	r3, sp, #12
 8010aa0:	4805      	ldr	r0, [pc, #20]	@ (8010ab8 <fiprintf+0x20>)
 8010aa2:	f853 2b04 	ldr.w	r2, [r3], #4
 8010aa6:	6800      	ldr	r0, [r0, #0]
 8010aa8:	9301      	str	r3, [sp, #4]
 8010aaa:	f7ff f9c1 	bl	800fe30 <_vfiprintf_r>
 8010aae:	b002      	add	sp, #8
 8010ab0:	f85d eb04 	ldr.w	lr, [sp], #4
 8010ab4:	b003      	add	sp, #12
 8010ab6:	4770      	bx	lr
 8010ab8:	2000001c 	.word	0x2000001c

08010abc <abort>:
 8010abc:	b508      	push	{r3, lr}
 8010abe:	2006      	movs	r0, #6
 8010ac0:	f000 f834 	bl	8010b2c <raise>
 8010ac4:	2001      	movs	r0, #1
 8010ac6:	f7f3 fc9b 	bl	8004400 <_exit>

08010aca <_malloc_usable_size_r>:
 8010aca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010ace:	1f18      	subs	r0, r3, #4
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	bfbc      	itt	lt
 8010ad4:	580b      	ldrlt	r3, [r1, r0]
 8010ad6:	18c0      	addlt	r0, r0, r3
 8010ad8:	4770      	bx	lr

08010ada <_raise_r>:
 8010ada:	291f      	cmp	r1, #31
 8010adc:	b538      	push	{r3, r4, r5, lr}
 8010ade:	4605      	mov	r5, r0
 8010ae0:	460c      	mov	r4, r1
 8010ae2:	d904      	bls.n	8010aee <_raise_r+0x14>
 8010ae4:	2316      	movs	r3, #22
 8010ae6:	6003      	str	r3, [r0, #0]
 8010ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8010aec:	bd38      	pop	{r3, r4, r5, pc}
 8010aee:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010af0:	b112      	cbz	r2, 8010af8 <_raise_r+0x1e>
 8010af2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010af6:	b94b      	cbnz	r3, 8010b0c <_raise_r+0x32>
 8010af8:	4628      	mov	r0, r5
 8010afa:	f000 f831 	bl	8010b60 <_getpid_r>
 8010afe:	4622      	mov	r2, r4
 8010b00:	4601      	mov	r1, r0
 8010b02:	4628      	mov	r0, r5
 8010b04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b08:	f000 b818 	b.w	8010b3c <_kill_r>
 8010b0c:	2b01      	cmp	r3, #1
 8010b0e:	d00a      	beq.n	8010b26 <_raise_r+0x4c>
 8010b10:	1c59      	adds	r1, r3, #1
 8010b12:	d103      	bne.n	8010b1c <_raise_r+0x42>
 8010b14:	2316      	movs	r3, #22
 8010b16:	6003      	str	r3, [r0, #0]
 8010b18:	2001      	movs	r0, #1
 8010b1a:	e7e7      	b.n	8010aec <_raise_r+0x12>
 8010b1c:	2100      	movs	r1, #0
 8010b1e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010b22:	4620      	mov	r0, r4
 8010b24:	4798      	blx	r3
 8010b26:	2000      	movs	r0, #0
 8010b28:	e7e0      	b.n	8010aec <_raise_r+0x12>
	...

08010b2c <raise>:
 8010b2c:	4b02      	ldr	r3, [pc, #8]	@ (8010b38 <raise+0xc>)
 8010b2e:	4601      	mov	r1, r0
 8010b30:	6818      	ldr	r0, [r3, #0]
 8010b32:	f7ff bfd2 	b.w	8010ada <_raise_r>
 8010b36:	bf00      	nop
 8010b38:	2000001c 	.word	0x2000001c

08010b3c <_kill_r>:
 8010b3c:	b538      	push	{r3, r4, r5, lr}
 8010b3e:	4d07      	ldr	r5, [pc, #28]	@ (8010b5c <_kill_r+0x20>)
 8010b40:	2300      	movs	r3, #0
 8010b42:	4604      	mov	r4, r0
 8010b44:	4608      	mov	r0, r1
 8010b46:	4611      	mov	r1, r2
 8010b48:	602b      	str	r3, [r5, #0]
 8010b4a:	f7f3 fc49 	bl	80043e0 <_kill>
 8010b4e:	1c43      	adds	r3, r0, #1
 8010b50:	d102      	bne.n	8010b58 <_kill_r+0x1c>
 8010b52:	682b      	ldr	r3, [r5, #0]
 8010b54:	b103      	cbz	r3, 8010b58 <_kill_r+0x1c>
 8010b56:	6023      	str	r3, [r4, #0]
 8010b58:	bd38      	pop	{r3, r4, r5, pc}
 8010b5a:	bf00      	nop
 8010b5c:	20006060 	.word	0x20006060

08010b60 <_getpid_r>:
 8010b60:	f7f3 bc36 	b.w	80043d0 <_getpid>

08010b64 <atanf>:
 8010b64:	b538      	push	{r3, r4, r5, lr}
 8010b66:	ee10 5a10 	vmov	r5, s0
 8010b6a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8010b6e:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8010b72:	eef0 7a40 	vmov.f32	s15, s0
 8010b76:	d310      	bcc.n	8010b9a <atanf+0x36>
 8010b78:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8010b7c:	d904      	bls.n	8010b88 <atanf+0x24>
 8010b7e:	ee70 7a00 	vadd.f32	s15, s0, s0
 8010b82:	eeb0 0a67 	vmov.f32	s0, s15
 8010b86:	bd38      	pop	{r3, r4, r5, pc}
 8010b88:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8010cc0 <atanf+0x15c>
 8010b8c:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8010cc4 <atanf+0x160>
 8010b90:	2d00      	cmp	r5, #0
 8010b92:	bfc8      	it	gt
 8010b94:	eef0 7a47 	vmovgt.f32	s15, s14
 8010b98:	e7f3      	b.n	8010b82 <atanf+0x1e>
 8010b9a:	4b4b      	ldr	r3, [pc, #300]	@ (8010cc8 <atanf+0x164>)
 8010b9c:	429c      	cmp	r4, r3
 8010b9e:	d810      	bhi.n	8010bc2 <atanf+0x5e>
 8010ba0:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8010ba4:	d20a      	bcs.n	8010bbc <atanf+0x58>
 8010ba6:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8010ccc <atanf+0x168>
 8010baa:	ee30 7a07 	vadd.f32	s14, s0, s14
 8010bae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010bb2:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8010bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bba:	dce2      	bgt.n	8010b82 <atanf+0x1e>
 8010bbc:	f04f 33ff 	mov.w	r3, #4294967295
 8010bc0:	e013      	b.n	8010bea <atanf+0x86>
 8010bc2:	f000 f8e7 	bl	8010d94 <fabsf>
 8010bc6:	4b42      	ldr	r3, [pc, #264]	@ (8010cd0 <atanf+0x16c>)
 8010bc8:	429c      	cmp	r4, r3
 8010bca:	d84f      	bhi.n	8010c6c <atanf+0x108>
 8010bcc:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8010bd0:	429c      	cmp	r4, r3
 8010bd2:	d841      	bhi.n	8010c58 <atanf+0xf4>
 8010bd4:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8010bd8:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8010bdc:	eea0 7a27 	vfma.f32	s14, s0, s15
 8010be0:	2300      	movs	r3, #0
 8010be2:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010be6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010bea:	1c5a      	adds	r2, r3, #1
 8010bec:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8010bf0:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8010cd4 <atanf+0x170>
 8010bf4:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8010cd8 <atanf+0x174>
 8010bf8:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8010cdc <atanf+0x178>
 8010bfc:	ee66 6a06 	vmul.f32	s13, s12, s12
 8010c00:	eee6 5a87 	vfma.f32	s11, s13, s14
 8010c04:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8010ce0 <atanf+0x17c>
 8010c08:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8010c0c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8010ce4 <atanf+0x180>
 8010c10:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010c14:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8010ce8 <atanf+0x184>
 8010c18:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8010c1c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8010cec <atanf+0x188>
 8010c20:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010c24:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8010cf0 <atanf+0x18c>
 8010c28:	eea6 5a87 	vfma.f32	s10, s13, s14
 8010c2c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8010cf4 <atanf+0x190>
 8010c30:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010c34:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8010cf8 <atanf+0x194>
 8010c38:	eea7 5a26 	vfma.f32	s10, s14, s13
 8010c3c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8010cfc <atanf+0x198>
 8010c40:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010c44:	ee27 7a26 	vmul.f32	s14, s14, s13
 8010c48:	eea5 7a86 	vfma.f32	s14, s11, s12
 8010c4c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8010c50:	d121      	bne.n	8010c96 <atanf+0x132>
 8010c52:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010c56:	e794      	b.n	8010b82 <atanf+0x1e>
 8010c58:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010c5c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8010c60:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010c64:	2301      	movs	r3, #1
 8010c66:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010c6a:	e7be      	b.n	8010bea <atanf+0x86>
 8010c6c:	4b24      	ldr	r3, [pc, #144]	@ (8010d00 <atanf+0x19c>)
 8010c6e:	429c      	cmp	r4, r3
 8010c70:	d80b      	bhi.n	8010c8a <atanf+0x126>
 8010c72:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8010c76:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010c7a:	eea0 7a27 	vfma.f32	s14, s0, s15
 8010c7e:	2302      	movs	r3, #2
 8010c80:	ee70 6a67 	vsub.f32	s13, s0, s15
 8010c84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010c88:	e7af      	b.n	8010bea <atanf+0x86>
 8010c8a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8010c8e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010c92:	2303      	movs	r3, #3
 8010c94:	e7a9      	b.n	8010bea <atanf+0x86>
 8010c96:	4a1b      	ldr	r2, [pc, #108]	@ (8010d04 <atanf+0x1a0>)
 8010c98:	491b      	ldr	r1, [pc, #108]	@ (8010d08 <atanf+0x1a4>)
 8010c9a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8010c9e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8010ca2:	edd3 6a00 	vldr	s13, [r3]
 8010ca6:	ee37 7a66 	vsub.f32	s14, s14, s13
 8010caa:	2d00      	cmp	r5, #0
 8010cac:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010cb0:	edd2 7a00 	vldr	s15, [r2]
 8010cb4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010cb8:	bfb8      	it	lt
 8010cba:	eef1 7a67 	vneglt.f32	s15, s15
 8010cbe:	e760      	b.n	8010b82 <atanf+0x1e>
 8010cc0:	bfc90fdb 	.word	0xbfc90fdb
 8010cc4:	3fc90fdb 	.word	0x3fc90fdb
 8010cc8:	3edfffff 	.word	0x3edfffff
 8010ccc:	7149f2ca 	.word	0x7149f2ca
 8010cd0:	3f97ffff 	.word	0x3f97ffff
 8010cd4:	3c8569d7 	.word	0x3c8569d7
 8010cd8:	3d4bda59 	.word	0x3d4bda59
 8010cdc:	bd6ef16b 	.word	0xbd6ef16b
 8010ce0:	3d886b35 	.word	0x3d886b35
 8010ce4:	3dba2e6e 	.word	0x3dba2e6e
 8010ce8:	3e124925 	.word	0x3e124925
 8010cec:	3eaaaaab 	.word	0x3eaaaaab
 8010cf0:	bd15a221 	.word	0xbd15a221
 8010cf4:	bd9d8795 	.word	0xbd9d8795
 8010cf8:	bde38e38 	.word	0xbde38e38
 8010cfc:	be4ccccd 	.word	0xbe4ccccd
 8010d00:	401bffff 	.word	0x401bffff
 8010d04:	080120bc 	.word	0x080120bc
 8010d08:	080120ac 	.word	0x080120ac

08010d0c <cosf>:
 8010d0c:	ee10 3a10 	vmov	r3, s0
 8010d10:	b507      	push	{r0, r1, r2, lr}
 8010d12:	4a1e      	ldr	r2, [pc, #120]	@ (8010d8c <cosf+0x80>)
 8010d14:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010d18:	4293      	cmp	r3, r2
 8010d1a:	d806      	bhi.n	8010d2a <cosf+0x1e>
 8010d1c:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8010d90 <cosf+0x84>
 8010d20:	b003      	add	sp, #12
 8010d22:	f85d eb04 	ldr.w	lr, [sp], #4
 8010d26:	f000 b8af 	b.w	8010e88 <__kernel_cosf>
 8010d2a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8010d2e:	d304      	bcc.n	8010d3a <cosf+0x2e>
 8010d30:	ee30 0a40 	vsub.f32	s0, s0, s0
 8010d34:	b003      	add	sp, #12
 8010d36:	f85d fb04 	ldr.w	pc, [sp], #4
 8010d3a:	4668      	mov	r0, sp
 8010d3c:	f000 fa24 	bl	8011188 <__ieee754_rem_pio2f>
 8010d40:	f000 0003 	and.w	r0, r0, #3
 8010d44:	2801      	cmp	r0, #1
 8010d46:	d009      	beq.n	8010d5c <cosf+0x50>
 8010d48:	2802      	cmp	r0, #2
 8010d4a:	d010      	beq.n	8010d6e <cosf+0x62>
 8010d4c:	b9b0      	cbnz	r0, 8010d7c <cosf+0x70>
 8010d4e:	eddd 0a01 	vldr	s1, [sp, #4]
 8010d52:	ed9d 0a00 	vldr	s0, [sp]
 8010d56:	f000 f897 	bl	8010e88 <__kernel_cosf>
 8010d5a:	e7eb      	b.n	8010d34 <cosf+0x28>
 8010d5c:	eddd 0a01 	vldr	s1, [sp, #4]
 8010d60:	ed9d 0a00 	vldr	s0, [sp]
 8010d64:	f000 f8e8 	bl	8010f38 <__kernel_sinf>
 8010d68:	eeb1 0a40 	vneg.f32	s0, s0
 8010d6c:	e7e2      	b.n	8010d34 <cosf+0x28>
 8010d6e:	eddd 0a01 	vldr	s1, [sp, #4]
 8010d72:	ed9d 0a00 	vldr	s0, [sp]
 8010d76:	f000 f887 	bl	8010e88 <__kernel_cosf>
 8010d7a:	e7f5      	b.n	8010d68 <cosf+0x5c>
 8010d7c:	eddd 0a01 	vldr	s1, [sp, #4]
 8010d80:	ed9d 0a00 	vldr	s0, [sp]
 8010d84:	2001      	movs	r0, #1
 8010d86:	f000 f8d7 	bl	8010f38 <__kernel_sinf>
 8010d8a:	e7d3      	b.n	8010d34 <cosf+0x28>
 8010d8c:	3f490fd8 	.word	0x3f490fd8
 8010d90:	00000000 	.word	0x00000000

08010d94 <fabsf>:
 8010d94:	ee10 3a10 	vmov	r3, s0
 8010d98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010d9c:	ee00 3a10 	vmov	s0, r3
 8010da0:	4770      	bx	lr
	...

08010da4 <sinf>:
 8010da4:	ee10 3a10 	vmov	r3, s0
 8010da8:	b507      	push	{r0, r1, r2, lr}
 8010daa:	4a1f      	ldr	r2, [pc, #124]	@ (8010e28 <sinf+0x84>)
 8010dac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010db0:	4293      	cmp	r3, r2
 8010db2:	d807      	bhi.n	8010dc4 <sinf+0x20>
 8010db4:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8010e2c <sinf+0x88>
 8010db8:	2000      	movs	r0, #0
 8010dba:	b003      	add	sp, #12
 8010dbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8010dc0:	f000 b8ba 	b.w	8010f38 <__kernel_sinf>
 8010dc4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8010dc8:	d304      	bcc.n	8010dd4 <sinf+0x30>
 8010dca:	ee30 0a40 	vsub.f32	s0, s0, s0
 8010dce:	b003      	add	sp, #12
 8010dd0:	f85d fb04 	ldr.w	pc, [sp], #4
 8010dd4:	4668      	mov	r0, sp
 8010dd6:	f000 f9d7 	bl	8011188 <__ieee754_rem_pio2f>
 8010dda:	f000 0003 	and.w	r0, r0, #3
 8010dde:	2801      	cmp	r0, #1
 8010de0:	d00a      	beq.n	8010df8 <sinf+0x54>
 8010de2:	2802      	cmp	r0, #2
 8010de4:	d00f      	beq.n	8010e06 <sinf+0x62>
 8010de6:	b9c0      	cbnz	r0, 8010e1a <sinf+0x76>
 8010de8:	eddd 0a01 	vldr	s1, [sp, #4]
 8010dec:	ed9d 0a00 	vldr	s0, [sp]
 8010df0:	2001      	movs	r0, #1
 8010df2:	f000 f8a1 	bl	8010f38 <__kernel_sinf>
 8010df6:	e7ea      	b.n	8010dce <sinf+0x2a>
 8010df8:	eddd 0a01 	vldr	s1, [sp, #4]
 8010dfc:	ed9d 0a00 	vldr	s0, [sp]
 8010e00:	f000 f842 	bl	8010e88 <__kernel_cosf>
 8010e04:	e7e3      	b.n	8010dce <sinf+0x2a>
 8010e06:	eddd 0a01 	vldr	s1, [sp, #4]
 8010e0a:	ed9d 0a00 	vldr	s0, [sp]
 8010e0e:	2001      	movs	r0, #1
 8010e10:	f000 f892 	bl	8010f38 <__kernel_sinf>
 8010e14:	eeb1 0a40 	vneg.f32	s0, s0
 8010e18:	e7d9      	b.n	8010dce <sinf+0x2a>
 8010e1a:	eddd 0a01 	vldr	s1, [sp, #4]
 8010e1e:	ed9d 0a00 	vldr	s0, [sp]
 8010e22:	f000 f831 	bl	8010e88 <__kernel_cosf>
 8010e26:	e7f5      	b.n	8010e14 <sinf+0x70>
 8010e28:	3f490fd8 	.word	0x3f490fd8
 8010e2c:	00000000 	.word	0x00000000

08010e30 <tanf>:
 8010e30:	ee10 3a10 	vmov	r3, s0
 8010e34:	b507      	push	{r0, r1, r2, lr}
 8010e36:	4a12      	ldr	r2, [pc, #72]	@ (8010e80 <tanf+0x50>)
 8010e38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010e3c:	4293      	cmp	r3, r2
 8010e3e:	d807      	bhi.n	8010e50 <tanf+0x20>
 8010e40:	eddf 0a10 	vldr	s1, [pc, #64]	@ 8010e84 <tanf+0x54>
 8010e44:	2001      	movs	r0, #1
 8010e46:	b003      	add	sp, #12
 8010e48:	f85d eb04 	ldr.w	lr, [sp], #4
 8010e4c:	f000 b8bc 	b.w	8010fc8 <__kernel_tanf>
 8010e50:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8010e54:	d304      	bcc.n	8010e60 <tanf+0x30>
 8010e56:	ee30 0a40 	vsub.f32	s0, s0, s0
 8010e5a:	b003      	add	sp, #12
 8010e5c:	f85d fb04 	ldr.w	pc, [sp], #4
 8010e60:	4668      	mov	r0, sp
 8010e62:	f000 f991 	bl	8011188 <__ieee754_rem_pio2f>
 8010e66:	0040      	lsls	r0, r0, #1
 8010e68:	f000 0002 	and.w	r0, r0, #2
 8010e6c:	eddd 0a01 	vldr	s1, [sp, #4]
 8010e70:	ed9d 0a00 	vldr	s0, [sp]
 8010e74:	f1c0 0001 	rsb	r0, r0, #1
 8010e78:	f000 f8a6 	bl	8010fc8 <__kernel_tanf>
 8010e7c:	e7ed      	b.n	8010e5a <tanf+0x2a>
 8010e7e:	bf00      	nop
 8010e80:	3f490fda 	.word	0x3f490fda
 8010e84:	00000000 	.word	0x00000000

08010e88 <__kernel_cosf>:
 8010e88:	ee10 3a10 	vmov	r3, s0
 8010e8c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010e90:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8010e94:	eef0 6a40 	vmov.f32	s13, s0
 8010e98:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010e9c:	d204      	bcs.n	8010ea8 <__kernel_cosf+0x20>
 8010e9e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8010ea2:	ee17 2a90 	vmov	r2, s15
 8010ea6:	b342      	cbz	r2, 8010efa <__kernel_cosf+0x72>
 8010ea8:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8010eac:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8010f18 <__kernel_cosf+0x90>
 8010eb0:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8010f1c <__kernel_cosf+0x94>
 8010eb4:	4a1a      	ldr	r2, [pc, #104]	@ (8010f20 <__kernel_cosf+0x98>)
 8010eb6:	eea7 6a27 	vfma.f32	s12, s14, s15
 8010eba:	4293      	cmp	r3, r2
 8010ebc:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8010f24 <__kernel_cosf+0x9c>
 8010ec0:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010ec4:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8010f28 <__kernel_cosf+0xa0>
 8010ec8:	eea7 6a87 	vfma.f32	s12, s15, s14
 8010ecc:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8010f2c <__kernel_cosf+0xa4>
 8010ed0:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010ed4:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8010f30 <__kernel_cosf+0xa8>
 8010ed8:	eea7 6a87 	vfma.f32	s12, s15, s14
 8010edc:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8010ee0:	ee26 6a07 	vmul.f32	s12, s12, s14
 8010ee4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010ee8:	eee7 0a06 	vfma.f32	s1, s14, s12
 8010eec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010ef0:	d804      	bhi.n	8010efc <__kernel_cosf+0x74>
 8010ef2:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8010ef6:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010efa:	4770      	bx	lr
 8010efc:	4a0d      	ldr	r2, [pc, #52]	@ (8010f34 <__kernel_cosf+0xac>)
 8010efe:	4293      	cmp	r3, r2
 8010f00:	bf9a      	itte	ls
 8010f02:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8010f06:	ee07 3a10 	vmovls	s14, r3
 8010f0a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8010f0e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8010f12:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010f16:	e7ec      	b.n	8010ef2 <__kernel_cosf+0x6a>
 8010f18:	ad47d74e 	.word	0xad47d74e
 8010f1c:	310f74f6 	.word	0x310f74f6
 8010f20:	3e999999 	.word	0x3e999999
 8010f24:	b493f27c 	.word	0xb493f27c
 8010f28:	37d00d01 	.word	0x37d00d01
 8010f2c:	bab60b61 	.word	0xbab60b61
 8010f30:	3d2aaaab 	.word	0x3d2aaaab
 8010f34:	3f480000 	.word	0x3f480000

08010f38 <__kernel_sinf>:
 8010f38:	ee10 3a10 	vmov	r3, s0
 8010f3c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010f40:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8010f44:	d204      	bcs.n	8010f50 <__kernel_sinf+0x18>
 8010f46:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8010f4a:	ee17 3a90 	vmov	r3, s15
 8010f4e:	b35b      	cbz	r3, 8010fa8 <__kernel_sinf+0x70>
 8010f50:	ee20 7a00 	vmul.f32	s14, s0, s0
 8010f54:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8010fac <__kernel_sinf+0x74>
 8010f58:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8010fb0 <__kernel_sinf+0x78>
 8010f5c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8010f60:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8010fb4 <__kernel_sinf+0x7c>
 8010f64:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010f68:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8010fb8 <__kernel_sinf+0x80>
 8010f6c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8010f70:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8010fbc <__kernel_sinf+0x84>
 8010f74:	ee60 6a07 	vmul.f32	s13, s0, s14
 8010f78:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010f7c:	b930      	cbnz	r0, 8010f8c <__kernel_sinf+0x54>
 8010f7e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8010fc0 <__kernel_sinf+0x88>
 8010f82:	eea7 6a27 	vfma.f32	s12, s14, s15
 8010f86:	eea6 0a26 	vfma.f32	s0, s12, s13
 8010f8a:	4770      	bx	lr
 8010f8c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8010f90:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8010f94:	eee0 7a86 	vfma.f32	s15, s1, s12
 8010f98:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8010f9c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8010fc4 <__kernel_sinf+0x8c>
 8010fa0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8010fa4:	ee30 0a60 	vsub.f32	s0, s0, s1
 8010fa8:	4770      	bx	lr
 8010faa:	bf00      	nop
 8010fac:	2f2ec9d3 	.word	0x2f2ec9d3
 8010fb0:	b2d72f34 	.word	0xb2d72f34
 8010fb4:	3638ef1b 	.word	0x3638ef1b
 8010fb8:	b9500d01 	.word	0xb9500d01
 8010fbc:	3c088889 	.word	0x3c088889
 8010fc0:	be2aaaab 	.word	0xbe2aaaab
 8010fc4:	3e2aaaab 	.word	0x3e2aaaab

08010fc8 <__kernel_tanf>:
 8010fc8:	b508      	push	{r3, lr}
 8010fca:	ee10 3a10 	vmov	r3, s0
 8010fce:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8010fd2:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 8010fd6:	eef0 7a40 	vmov.f32	s15, s0
 8010fda:	d217      	bcs.n	801100c <__kernel_tanf+0x44>
 8010fdc:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 8010fe0:	ee17 1a10 	vmov	r1, s14
 8010fe4:	bb41      	cbnz	r1, 8011038 <__kernel_tanf+0x70>
 8010fe6:	1c43      	adds	r3, r0, #1
 8010fe8:	4313      	orrs	r3, r2
 8010fea:	d108      	bne.n	8010ffe <__kernel_tanf+0x36>
 8010fec:	f7ff fed2 	bl	8010d94 <fabsf>
 8010ff0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010ff4:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010ff8:	eeb0 0a67 	vmov.f32	s0, s15
 8010ffc:	bd08      	pop	{r3, pc}
 8010ffe:	2801      	cmp	r0, #1
 8011000:	d0fa      	beq.n	8010ff8 <__kernel_tanf+0x30>
 8011002:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8011006:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801100a:	e7f5      	b.n	8010ff8 <__kernel_tanf+0x30>
 801100c:	494c      	ldr	r1, [pc, #304]	@ (8011140 <__kernel_tanf+0x178>)
 801100e:	428a      	cmp	r2, r1
 8011010:	d312      	bcc.n	8011038 <__kernel_tanf+0x70>
 8011012:	2b00      	cmp	r3, #0
 8011014:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8011144 <__kernel_tanf+0x17c>
 8011018:	bfb8      	it	lt
 801101a:	eef1 7a40 	vneglt.f32	s15, s0
 801101e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011022:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8011148 <__kernel_tanf+0x180>
 8011026:	bfb8      	it	lt
 8011028:	eef1 0a60 	vneglt.f32	s1, s1
 801102c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8011030:	eddf 0a46 	vldr	s1, [pc, #280]	@ 801114c <__kernel_tanf+0x184>
 8011034:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011038:	ee67 6aa7 	vmul.f32	s13, s15, s15
 801103c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8011150 <__kernel_tanf+0x188>
 8011040:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 8011154 <__kernel_tanf+0x18c>
 8011044:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 8011158 <__kernel_tanf+0x190>
 8011048:	493d      	ldr	r1, [pc, #244]	@ (8011140 <__kernel_tanf+0x178>)
 801104a:	ee26 7aa6 	vmul.f32	s14, s13, s13
 801104e:	428a      	cmp	r2, r1
 8011050:	eea7 6a25 	vfma.f32	s12, s14, s11
 8011054:	eddf 5a41 	vldr	s11, [pc, #260]	@ 801115c <__kernel_tanf+0x194>
 8011058:	eee6 5a07 	vfma.f32	s11, s12, s14
 801105c:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8011160 <__kernel_tanf+0x198>
 8011060:	eea5 6a87 	vfma.f32	s12, s11, s14
 8011064:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8011164 <__kernel_tanf+0x19c>
 8011068:	eee6 5a07 	vfma.f32	s11, s12, s14
 801106c:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 8011168 <__kernel_tanf+0x1a0>
 8011070:	eea5 6a87 	vfma.f32	s12, s11, s14
 8011074:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 801116c <__kernel_tanf+0x1a4>
 8011078:	eee7 5a05 	vfma.f32	s11, s14, s10
 801107c:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8011170 <__kernel_tanf+0x1a8>
 8011080:	eea5 5a87 	vfma.f32	s10, s11, s14
 8011084:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8011174 <__kernel_tanf+0x1ac>
 8011088:	eee5 5a07 	vfma.f32	s11, s10, s14
 801108c:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8011178 <__kernel_tanf+0x1b0>
 8011090:	eea5 5a87 	vfma.f32	s10, s11, s14
 8011094:	eddf 5a39 	vldr	s11, [pc, #228]	@ 801117c <__kernel_tanf+0x1b4>
 8011098:	eee5 5a07 	vfma.f32	s11, s10, s14
 801109c:	eeb0 7a46 	vmov.f32	s14, s12
 80110a0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80110a4:	ee27 5aa6 	vmul.f32	s10, s15, s13
 80110a8:	eeb0 6a60 	vmov.f32	s12, s1
 80110ac:	eea7 6a05 	vfma.f32	s12, s14, s10
 80110b0:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8011180 <__kernel_tanf+0x1b8>
 80110b4:	eee6 0a26 	vfma.f32	s1, s12, s13
 80110b8:	eee5 0a07 	vfma.f32	s1, s10, s14
 80110bc:	ee37 6aa0 	vadd.f32	s12, s15, s1
 80110c0:	d31d      	bcc.n	80110fe <__kernel_tanf+0x136>
 80110c2:	ee07 0a10 	vmov	s14, r0
 80110c6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80110ca:	ee26 5a06 	vmul.f32	s10, s12, s12
 80110ce:	ee36 6a07 	vadd.f32	s12, s12, s14
 80110d2:	179b      	asrs	r3, r3, #30
 80110d4:	eec5 5a06 	vdiv.f32	s11, s10, s12
 80110d8:	f003 0302 	and.w	r3, r3, #2
 80110dc:	f1c3 0301 	rsb	r3, r3, #1
 80110e0:	ee06 3a90 	vmov	s13, r3
 80110e4:	ee35 6ae0 	vsub.f32	s12, s11, s1
 80110e8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80110ec:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80110f0:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80110f4:	eea7 7ac6 	vfms.f32	s14, s15, s12
 80110f8:	ee66 7a87 	vmul.f32	s15, s13, s14
 80110fc:	e77c      	b.n	8010ff8 <__kernel_tanf+0x30>
 80110fe:	2801      	cmp	r0, #1
 8011100:	d01b      	beq.n	801113a <__kernel_tanf+0x172>
 8011102:	4b20      	ldr	r3, [pc, #128]	@ (8011184 <__kernel_tanf+0x1bc>)
 8011104:	ee16 2a10 	vmov	r2, s12
 8011108:	401a      	ands	r2, r3
 801110a:	ee05 2a90 	vmov	s11, r2
 801110e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8011112:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011116:	ee70 0ae7 	vsub.f32	s1, s1, s15
 801111a:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 801111e:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8011122:	ee16 2a90 	vmov	r2, s13
 8011126:	4013      	ands	r3, r2
 8011128:	ee07 3a90 	vmov	s15, r3
 801112c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8011130:	eea0 7aa7 	vfma.f32	s14, s1, s15
 8011134:	eee7 7a26 	vfma.f32	s15, s14, s13
 8011138:	e75e      	b.n	8010ff8 <__kernel_tanf+0x30>
 801113a:	eef0 7a46 	vmov.f32	s15, s12
 801113e:	e75b      	b.n	8010ff8 <__kernel_tanf+0x30>
 8011140:	3f2ca140 	.word	0x3f2ca140
 8011144:	3f490fda 	.word	0x3f490fda
 8011148:	33222168 	.word	0x33222168
 801114c:	00000000 	.word	0x00000000
 8011150:	b79bae5f 	.word	0xb79bae5f
 8011154:	38a3f445 	.word	0x38a3f445
 8011158:	37d95384 	.word	0x37d95384
 801115c:	3a1a26c8 	.word	0x3a1a26c8
 8011160:	3b6b6916 	.word	0x3b6b6916
 8011164:	3cb327a4 	.word	0x3cb327a4
 8011168:	3e088889 	.word	0x3e088889
 801116c:	3895c07a 	.word	0x3895c07a
 8011170:	398137b9 	.word	0x398137b9
 8011174:	3abede48 	.word	0x3abede48
 8011178:	3c11371f 	.word	0x3c11371f
 801117c:	3d5d0dd1 	.word	0x3d5d0dd1
 8011180:	3eaaaaab 	.word	0x3eaaaaab
 8011184:	fffff000 	.word	0xfffff000

08011188 <__ieee754_rem_pio2f>:
 8011188:	b5f0      	push	{r4, r5, r6, r7, lr}
 801118a:	ee10 6a10 	vmov	r6, s0
 801118e:	4b88      	ldr	r3, [pc, #544]	@ (80113b0 <__ieee754_rem_pio2f+0x228>)
 8011190:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8011194:	429d      	cmp	r5, r3
 8011196:	b087      	sub	sp, #28
 8011198:	4604      	mov	r4, r0
 801119a:	d805      	bhi.n	80111a8 <__ieee754_rem_pio2f+0x20>
 801119c:	2300      	movs	r3, #0
 801119e:	ed80 0a00 	vstr	s0, [r0]
 80111a2:	6043      	str	r3, [r0, #4]
 80111a4:	2000      	movs	r0, #0
 80111a6:	e022      	b.n	80111ee <__ieee754_rem_pio2f+0x66>
 80111a8:	4b82      	ldr	r3, [pc, #520]	@ (80113b4 <__ieee754_rem_pio2f+0x22c>)
 80111aa:	429d      	cmp	r5, r3
 80111ac:	d83a      	bhi.n	8011224 <__ieee754_rem_pio2f+0x9c>
 80111ae:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80111b2:	2e00      	cmp	r6, #0
 80111b4:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80113b8 <__ieee754_rem_pio2f+0x230>
 80111b8:	4a80      	ldr	r2, [pc, #512]	@ (80113bc <__ieee754_rem_pio2f+0x234>)
 80111ba:	f023 030f 	bic.w	r3, r3, #15
 80111be:	dd18      	ble.n	80111f2 <__ieee754_rem_pio2f+0x6a>
 80111c0:	4293      	cmp	r3, r2
 80111c2:	ee70 7a47 	vsub.f32	s15, s0, s14
 80111c6:	bf09      	itett	eq
 80111c8:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80113c0 <__ieee754_rem_pio2f+0x238>
 80111cc:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80113c4 <__ieee754_rem_pio2f+0x23c>
 80111d0:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 80113c8 <__ieee754_rem_pio2f+0x240>
 80111d4:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80111d8:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80111dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80111e0:	ed80 7a00 	vstr	s14, [r0]
 80111e4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80111e8:	edc0 7a01 	vstr	s15, [r0, #4]
 80111ec:	2001      	movs	r0, #1
 80111ee:	b007      	add	sp, #28
 80111f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80111f2:	4293      	cmp	r3, r2
 80111f4:	ee70 7a07 	vadd.f32	s15, s0, s14
 80111f8:	bf09      	itett	eq
 80111fa:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80113c0 <__ieee754_rem_pio2f+0x238>
 80111fe:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80113c4 <__ieee754_rem_pio2f+0x23c>
 8011202:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 80113c8 <__ieee754_rem_pio2f+0x240>
 8011206:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 801120a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801120e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011212:	ed80 7a00 	vstr	s14, [r0]
 8011216:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801121a:	edc0 7a01 	vstr	s15, [r0, #4]
 801121e:	f04f 30ff 	mov.w	r0, #4294967295
 8011222:	e7e4      	b.n	80111ee <__ieee754_rem_pio2f+0x66>
 8011224:	4b69      	ldr	r3, [pc, #420]	@ (80113cc <__ieee754_rem_pio2f+0x244>)
 8011226:	429d      	cmp	r5, r3
 8011228:	d873      	bhi.n	8011312 <__ieee754_rem_pio2f+0x18a>
 801122a:	f7ff fdb3 	bl	8010d94 <fabsf>
 801122e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80113d0 <__ieee754_rem_pio2f+0x248>
 8011232:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8011236:	eee0 7a07 	vfma.f32	s15, s0, s14
 801123a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801123e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8011242:	ee17 0a90 	vmov	r0, s15
 8011246:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80113b8 <__ieee754_rem_pio2f+0x230>
 801124a:	eea7 0a67 	vfms.f32	s0, s14, s15
 801124e:	281f      	cmp	r0, #31
 8011250:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80113c4 <__ieee754_rem_pio2f+0x23c>
 8011254:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011258:	eeb1 6a47 	vneg.f32	s12, s14
 801125c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8011260:	ee16 1a90 	vmov	r1, s13
 8011264:	dc09      	bgt.n	801127a <__ieee754_rem_pio2f+0xf2>
 8011266:	4a5b      	ldr	r2, [pc, #364]	@ (80113d4 <__ieee754_rem_pio2f+0x24c>)
 8011268:	1e47      	subs	r7, r0, #1
 801126a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801126e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8011272:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8011276:	4293      	cmp	r3, r2
 8011278:	d107      	bne.n	801128a <__ieee754_rem_pio2f+0x102>
 801127a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 801127e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8011282:	2a08      	cmp	r2, #8
 8011284:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8011288:	dc14      	bgt.n	80112b4 <__ieee754_rem_pio2f+0x12c>
 801128a:	6021      	str	r1, [r4, #0]
 801128c:	ed94 7a00 	vldr	s14, [r4]
 8011290:	ee30 0a47 	vsub.f32	s0, s0, s14
 8011294:	2e00      	cmp	r6, #0
 8011296:	ee30 0a67 	vsub.f32	s0, s0, s15
 801129a:	ed84 0a01 	vstr	s0, [r4, #4]
 801129e:	daa6      	bge.n	80111ee <__ieee754_rem_pio2f+0x66>
 80112a0:	eeb1 7a47 	vneg.f32	s14, s14
 80112a4:	eeb1 0a40 	vneg.f32	s0, s0
 80112a8:	ed84 7a00 	vstr	s14, [r4]
 80112ac:	ed84 0a01 	vstr	s0, [r4, #4]
 80112b0:	4240      	negs	r0, r0
 80112b2:	e79c      	b.n	80111ee <__ieee754_rem_pio2f+0x66>
 80112b4:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80113c0 <__ieee754_rem_pio2f+0x238>
 80112b8:	eef0 6a40 	vmov.f32	s13, s0
 80112bc:	eee6 6a25 	vfma.f32	s13, s12, s11
 80112c0:	ee70 7a66 	vsub.f32	s15, s0, s13
 80112c4:	eee6 7a25 	vfma.f32	s15, s12, s11
 80112c8:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80113c8 <__ieee754_rem_pio2f+0x240>
 80112cc:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80112d0:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80112d4:	ee15 2a90 	vmov	r2, s11
 80112d8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80112dc:	1a5b      	subs	r3, r3, r1
 80112de:	2b19      	cmp	r3, #25
 80112e0:	dc04      	bgt.n	80112ec <__ieee754_rem_pio2f+0x164>
 80112e2:	edc4 5a00 	vstr	s11, [r4]
 80112e6:	eeb0 0a66 	vmov.f32	s0, s13
 80112ea:	e7cf      	b.n	801128c <__ieee754_rem_pio2f+0x104>
 80112ec:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 80113d8 <__ieee754_rem_pio2f+0x250>
 80112f0:	eeb0 0a66 	vmov.f32	s0, s13
 80112f4:	eea6 0a25 	vfma.f32	s0, s12, s11
 80112f8:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80112fc:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80113dc <__ieee754_rem_pio2f+0x254>
 8011300:	eee6 7a25 	vfma.f32	s15, s12, s11
 8011304:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8011308:	ee30 7a67 	vsub.f32	s14, s0, s15
 801130c:	ed84 7a00 	vstr	s14, [r4]
 8011310:	e7bc      	b.n	801128c <__ieee754_rem_pio2f+0x104>
 8011312:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8011316:	d306      	bcc.n	8011326 <__ieee754_rem_pio2f+0x19e>
 8011318:	ee70 7a40 	vsub.f32	s15, s0, s0
 801131c:	edc0 7a01 	vstr	s15, [r0, #4]
 8011320:	edc0 7a00 	vstr	s15, [r0]
 8011324:	e73e      	b.n	80111a4 <__ieee754_rem_pio2f+0x1c>
 8011326:	15ea      	asrs	r2, r5, #23
 8011328:	3a86      	subs	r2, #134	@ 0x86
 801132a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 801132e:	ee07 3a90 	vmov	s15, r3
 8011332:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8011336:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80113e0 <__ieee754_rem_pio2f+0x258>
 801133a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801133e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011342:	ed8d 7a03 	vstr	s14, [sp, #12]
 8011346:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801134a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801134e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8011352:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011356:	ed8d 7a04 	vstr	s14, [sp, #16]
 801135a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801135e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8011362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011366:	edcd 7a05 	vstr	s15, [sp, #20]
 801136a:	d11e      	bne.n	80113aa <__ieee754_rem_pio2f+0x222>
 801136c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8011370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011374:	bf0c      	ite	eq
 8011376:	2301      	moveq	r3, #1
 8011378:	2302      	movne	r3, #2
 801137a:	491a      	ldr	r1, [pc, #104]	@ (80113e4 <__ieee754_rem_pio2f+0x25c>)
 801137c:	9101      	str	r1, [sp, #4]
 801137e:	2102      	movs	r1, #2
 8011380:	9100      	str	r1, [sp, #0]
 8011382:	a803      	add	r0, sp, #12
 8011384:	4621      	mov	r1, r4
 8011386:	f000 f82f 	bl	80113e8 <__kernel_rem_pio2f>
 801138a:	2e00      	cmp	r6, #0
 801138c:	f6bf af2f 	bge.w	80111ee <__ieee754_rem_pio2f+0x66>
 8011390:	edd4 7a00 	vldr	s15, [r4]
 8011394:	eef1 7a67 	vneg.f32	s15, s15
 8011398:	edc4 7a00 	vstr	s15, [r4]
 801139c:	edd4 7a01 	vldr	s15, [r4, #4]
 80113a0:	eef1 7a67 	vneg.f32	s15, s15
 80113a4:	edc4 7a01 	vstr	s15, [r4, #4]
 80113a8:	e782      	b.n	80112b0 <__ieee754_rem_pio2f+0x128>
 80113aa:	2303      	movs	r3, #3
 80113ac:	e7e5      	b.n	801137a <__ieee754_rem_pio2f+0x1f2>
 80113ae:	bf00      	nop
 80113b0:	3f490fd8 	.word	0x3f490fd8
 80113b4:	4016cbe3 	.word	0x4016cbe3
 80113b8:	3fc90f80 	.word	0x3fc90f80
 80113bc:	3fc90fd0 	.word	0x3fc90fd0
 80113c0:	37354400 	.word	0x37354400
 80113c4:	37354443 	.word	0x37354443
 80113c8:	2e85a308 	.word	0x2e85a308
 80113cc:	43490f80 	.word	0x43490f80
 80113d0:	3f22f984 	.word	0x3f22f984
 80113d4:	080120cc 	.word	0x080120cc
 80113d8:	2e85a300 	.word	0x2e85a300
 80113dc:	248d3132 	.word	0x248d3132
 80113e0:	43800000 	.word	0x43800000
 80113e4:	0801214c 	.word	0x0801214c

080113e8 <__kernel_rem_pio2f>:
 80113e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113ec:	ed2d 8b04 	vpush	{d8-d9}
 80113f0:	b0d9      	sub	sp, #356	@ 0x164
 80113f2:	4690      	mov	r8, r2
 80113f4:	9001      	str	r0, [sp, #4]
 80113f6:	4ab6      	ldr	r2, [pc, #728]	@ (80116d0 <__kernel_rem_pio2f+0x2e8>)
 80113f8:	9866      	ldr	r0, [sp, #408]	@ 0x198
 80113fa:	f118 0f04 	cmn.w	r8, #4
 80113fe:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8011402:	460f      	mov	r7, r1
 8011404:	f103 3bff 	add.w	fp, r3, #4294967295
 8011408:	db26      	blt.n	8011458 <__kernel_rem_pio2f+0x70>
 801140a:	f1b8 0203 	subs.w	r2, r8, #3
 801140e:	bf48      	it	mi
 8011410:	f108 0204 	addmi.w	r2, r8, #4
 8011414:	10d2      	asrs	r2, r2, #3
 8011416:	1c55      	adds	r5, r2, #1
 8011418:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 801141a:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 80116e0 <__kernel_rem_pio2f+0x2f8>
 801141e:	00e8      	lsls	r0, r5, #3
 8011420:	eba2 060b 	sub.w	r6, r2, fp
 8011424:	9002      	str	r0, [sp, #8]
 8011426:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 801142a:	eb0a 0c0b 	add.w	ip, sl, fp
 801142e:	ac1c      	add	r4, sp, #112	@ 0x70
 8011430:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8011434:	2000      	movs	r0, #0
 8011436:	4560      	cmp	r0, ip
 8011438:	dd10      	ble.n	801145c <__kernel_rem_pio2f+0x74>
 801143a:	a91c      	add	r1, sp, #112	@ 0x70
 801143c:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8011440:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8011444:	2600      	movs	r6, #0
 8011446:	4556      	cmp	r6, sl
 8011448:	dc24      	bgt.n	8011494 <__kernel_rem_pio2f+0xac>
 801144a:	f8dd e004 	ldr.w	lr, [sp, #4]
 801144e:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 80116e0 <__kernel_rem_pio2f+0x2f8>
 8011452:	4684      	mov	ip, r0
 8011454:	2400      	movs	r4, #0
 8011456:	e016      	b.n	8011486 <__kernel_rem_pio2f+0x9e>
 8011458:	2200      	movs	r2, #0
 801145a:	e7dc      	b.n	8011416 <__kernel_rem_pio2f+0x2e>
 801145c:	42c6      	cmn	r6, r0
 801145e:	bf5d      	ittte	pl
 8011460:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8011464:	ee07 1a90 	vmovpl	s15, r1
 8011468:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 801146c:	eef0 7a47 	vmovmi.f32	s15, s14
 8011470:	ece4 7a01 	vstmia	r4!, {s15}
 8011474:	3001      	adds	r0, #1
 8011476:	e7de      	b.n	8011436 <__kernel_rem_pio2f+0x4e>
 8011478:	ecfe 6a01 	vldmia	lr!, {s13}
 801147c:	ed3c 7a01 	vldmdb	ip!, {s14}
 8011480:	eee6 7a87 	vfma.f32	s15, s13, s14
 8011484:	3401      	adds	r4, #1
 8011486:	455c      	cmp	r4, fp
 8011488:	ddf6      	ble.n	8011478 <__kernel_rem_pio2f+0x90>
 801148a:	ece9 7a01 	vstmia	r9!, {s15}
 801148e:	3601      	adds	r6, #1
 8011490:	3004      	adds	r0, #4
 8011492:	e7d8      	b.n	8011446 <__kernel_rem_pio2f+0x5e>
 8011494:	a908      	add	r1, sp, #32
 8011496:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801149a:	9104      	str	r1, [sp, #16]
 801149c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 801149e:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 80116dc <__kernel_rem_pio2f+0x2f4>
 80114a2:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 80116d8 <__kernel_rem_pio2f+0x2f0>
 80114a6:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80114aa:	9203      	str	r2, [sp, #12]
 80114ac:	4654      	mov	r4, sl
 80114ae:	00a2      	lsls	r2, r4, #2
 80114b0:	9205      	str	r2, [sp, #20]
 80114b2:	aa58      	add	r2, sp, #352	@ 0x160
 80114b4:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80114b8:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 80114bc:	a944      	add	r1, sp, #272	@ 0x110
 80114be:	aa08      	add	r2, sp, #32
 80114c0:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80114c4:	4694      	mov	ip, r2
 80114c6:	4626      	mov	r6, r4
 80114c8:	2e00      	cmp	r6, #0
 80114ca:	dc4c      	bgt.n	8011566 <__kernel_rem_pio2f+0x17e>
 80114cc:	4628      	mov	r0, r5
 80114ce:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80114d2:	f000 f9f1 	bl	80118b8 <scalbnf>
 80114d6:	eeb0 8a40 	vmov.f32	s16, s0
 80114da:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 80114de:	ee28 0a00 	vmul.f32	s0, s16, s0
 80114e2:	f000 fa4f 	bl	8011984 <floorf>
 80114e6:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 80114ea:	eea0 8a67 	vfms.f32	s16, s0, s15
 80114ee:	2d00      	cmp	r5, #0
 80114f0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80114f4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80114f8:	ee17 9a90 	vmov	r9, s15
 80114fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011500:	ee38 8a67 	vsub.f32	s16, s16, s15
 8011504:	dd41      	ble.n	801158a <__kernel_rem_pio2f+0x1a2>
 8011506:	f104 3cff 	add.w	ip, r4, #4294967295
 801150a:	a908      	add	r1, sp, #32
 801150c:	f1c5 0e08 	rsb	lr, r5, #8
 8011510:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8011514:	fa46 f00e 	asr.w	r0, r6, lr
 8011518:	4481      	add	r9, r0
 801151a:	fa00 f00e 	lsl.w	r0, r0, lr
 801151e:	1a36      	subs	r6, r6, r0
 8011520:	f1c5 0007 	rsb	r0, r5, #7
 8011524:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8011528:	4106      	asrs	r6, r0
 801152a:	2e00      	cmp	r6, #0
 801152c:	dd3c      	ble.n	80115a8 <__kernel_rem_pio2f+0x1c0>
 801152e:	f04f 0e00 	mov.w	lr, #0
 8011532:	f109 0901 	add.w	r9, r9, #1
 8011536:	4670      	mov	r0, lr
 8011538:	4574      	cmp	r4, lr
 801153a:	dc68      	bgt.n	801160e <__kernel_rem_pio2f+0x226>
 801153c:	2d00      	cmp	r5, #0
 801153e:	dd03      	ble.n	8011548 <__kernel_rem_pio2f+0x160>
 8011540:	2d01      	cmp	r5, #1
 8011542:	d074      	beq.n	801162e <__kernel_rem_pio2f+0x246>
 8011544:	2d02      	cmp	r5, #2
 8011546:	d07d      	beq.n	8011644 <__kernel_rem_pio2f+0x25c>
 8011548:	2e02      	cmp	r6, #2
 801154a:	d12d      	bne.n	80115a8 <__kernel_rem_pio2f+0x1c0>
 801154c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011550:	ee30 8a48 	vsub.f32	s16, s0, s16
 8011554:	b340      	cbz	r0, 80115a8 <__kernel_rem_pio2f+0x1c0>
 8011556:	4628      	mov	r0, r5
 8011558:	9306      	str	r3, [sp, #24]
 801155a:	f000 f9ad 	bl	80118b8 <scalbnf>
 801155e:	9b06      	ldr	r3, [sp, #24]
 8011560:	ee38 8a40 	vsub.f32	s16, s16, s0
 8011564:	e020      	b.n	80115a8 <__kernel_rem_pio2f+0x1c0>
 8011566:	ee60 7a28 	vmul.f32	s15, s0, s17
 801156a:	3e01      	subs	r6, #1
 801156c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011570:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011574:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8011578:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801157c:	ecac 0a01 	vstmia	ip!, {s0}
 8011580:	ed30 0a01 	vldmdb	r0!, {s0}
 8011584:	ee37 0a80 	vadd.f32	s0, s15, s0
 8011588:	e79e      	b.n	80114c8 <__kernel_rem_pio2f+0xe0>
 801158a:	d105      	bne.n	8011598 <__kernel_rem_pio2f+0x1b0>
 801158c:	1e60      	subs	r0, r4, #1
 801158e:	a908      	add	r1, sp, #32
 8011590:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8011594:	11f6      	asrs	r6, r6, #7
 8011596:	e7c8      	b.n	801152a <__kernel_rem_pio2f+0x142>
 8011598:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801159c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80115a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115a4:	da31      	bge.n	801160a <__kernel_rem_pio2f+0x222>
 80115a6:	2600      	movs	r6, #0
 80115a8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80115ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115b0:	f040 8098 	bne.w	80116e4 <__kernel_rem_pio2f+0x2fc>
 80115b4:	1e60      	subs	r0, r4, #1
 80115b6:	2200      	movs	r2, #0
 80115b8:	4550      	cmp	r0, sl
 80115ba:	da4b      	bge.n	8011654 <__kernel_rem_pio2f+0x26c>
 80115bc:	2a00      	cmp	r2, #0
 80115be:	d065      	beq.n	801168c <__kernel_rem_pio2f+0x2a4>
 80115c0:	3c01      	subs	r4, #1
 80115c2:	ab08      	add	r3, sp, #32
 80115c4:	3d08      	subs	r5, #8
 80115c6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d0f8      	beq.n	80115c0 <__kernel_rem_pio2f+0x1d8>
 80115ce:	4628      	mov	r0, r5
 80115d0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80115d4:	f000 f970 	bl	80118b8 <scalbnf>
 80115d8:	1c63      	adds	r3, r4, #1
 80115da:	aa44      	add	r2, sp, #272	@ 0x110
 80115dc:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80116dc <__kernel_rem_pio2f+0x2f4>
 80115e0:	0099      	lsls	r1, r3, #2
 80115e2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80115e6:	4623      	mov	r3, r4
 80115e8:	2b00      	cmp	r3, #0
 80115ea:	f280 80a9 	bge.w	8011740 <__kernel_rem_pio2f+0x358>
 80115ee:	4623      	mov	r3, r4
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	f2c0 80c7 	blt.w	8011784 <__kernel_rem_pio2f+0x39c>
 80115f6:	aa44      	add	r2, sp, #272	@ 0x110
 80115f8:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80115fc:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 80116d4 <__kernel_rem_pio2f+0x2ec>
 8011600:	eddf 7a37 	vldr	s15, [pc, #220]	@ 80116e0 <__kernel_rem_pio2f+0x2f8>
 8011604:	2000      	movs	r0, #0
 8011606:	1ae2      	subs	r2, r4, r3
 8011608:	e0b1      	b.n	801176e <__kernel_rem_pio2f+0x386>
 801160a:	2602      	movs	r6, #2
 801160c:	e78f      	b.n	801152e <__kernel_rem_pio2f+0x146>
 801160e:	f852 1b04 	ldr.w	r1, [r2], #4
 8011612:	b948      	cbnz	r0, 8011628 <__kernel_rem_pio2f+0x240>
 8011614:	b121      	cbz	r1, 8011620 <__kernel_rem_pio2f+0x238>
 8011616:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 801161a:	f842 1c04 	str.w	r1, [r2, #-4]
 801161e:	2101      	movs	r1, #1
 8011620:	f10e 0e01 	add.w	lr, lr, #1
 8011624:	4608      	mov	r0, r1
 8011626:	e787      	b.n	8011538 <__kernel_rem_pio2f+0x150>
 8011628:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 801162c:	e7f5      	b.n	801161a <__kernel_rem_pio2f+0x232>
 801162e:	f104 3cff 	add.w	ip, r4, #4294967295
 8011632:	aa08      	add	r2, sp, #32
 8011634:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8011638:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 801163c:	a908      	add	r1, sp, #32
 801163e:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8011642:	e781      	b.n	8011548 <__kernel_rem_pio2f+0x160>
 8011644:	f104 3cff 	add.w	ip, r4, #4294967295
 8011648:	aa08      	add	r2, sp, #32
 801164a:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 801164e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8011652:	e7f3      	b.n	801163c <__kernel_rem_pio2f+0x254>
 8011654:	a908      	add	r1, sp, #32
 8011656:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 801165a:	3801      	subs	r0, #1
 801165c:	430a      	orrs	r2, r1
 801165e:	e7ab      	b.n	80115b8 <__kernel_rem_pio2f+0x1d0>
 8011660:	3201      	adds	r2, #1
 8011662:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8011666:	2e00      	cmp	r6, #0
 8011668:	d0fa      	beq.n	8011660 <__kernel_rem_pio2f+0x278>
 801166a:	9905      	ldr	r1, [sp, #20]
 801166c:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8011670:	eb0d 0001 	add.w	r0, sp, r1
 8011674:	18e6      	adds	r6, r4, r3
 8011676:	a91c      	add	r1, sp, #112	@ 0x70
 8011678:	f104 0c01 	add.w	ip, r4, #1
 801167c:	384c      	subs	r0, #76	@ 0x4c
 801167e:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8011682:	4422      	add	r2, r4
 8011684:	4562      	cmp	r2, ip
 8011686:	da04      	bge.n	8011692 <__kernel_rem_pio2f+0x2aa>
 8011688:	4614      	mov	r4, r2
 801168a:	e710      	b.n	80114ae <__kernel_rem_pio2f+0xc6>
 801168c:	9804      	ldr	r0, [sp, #16]
 801168e:	2201      	movs	r2, #1
 8011690:	e7e7      	b.n	8011662 <__kernel_rem_pio2f+0x27a>
 8011692:	9903      	ldr	r1, [sp, #12]
 8011694:	f8dd e004 	ldr.w	lr, [sp, #4]
 8011698:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 801169c:	9105      	str	r1, [sp, #20]
 801169e:	ee07 1a90 	vmov	s15, r1
 80116a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80116a6:	2400      	movs	r4, #0
 80116a8:	ece6 7a01 	vstmia	r6!, {s15}
 80116ac:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 80116e0 <__kernel_rem_pio2f+0x2f8>
 80116b0:	46b1      	mov	r9, r6
 80116b2:	455c      	cmp	r4, fp
 80116b4:	dd04      	ble.n	80116c0 <__kernel_rem_pio2f+0x2d8>
 80116b6:	ece0 7a01 	vstmia	r0!, {s15}
 80116ba:	f10c 0c01 	add.w	ip, ip, #1
 80116be:	e7e1      	b.n	8011684 <__kernel_rem_pio2f+0x29c>
 80116c0:	ecfe 6a01 	vldmia	lr!, {s13}
 80116c4:	ed39 7a01 	vldmdb	r9!, {s14}
 80116c8:	3401      	adds	r4, #1
 80116ca:	eee6 7a87 	vfma.f32	s15, s13, s14
 80116ce:	e7f0      	b.n	80116b2 <__kernel_rem_pio2f+0x2ca>
 80116d0:	08012490 	.word	0x08012490
 80116d4:	08012464 	.word	0x08012464
 80116d8:	43800000 	.word	0x43800000
 80116dc:	3b800000 	.word	0x3b800000
 80116e0:	00000000 	.word	0x00000000
 80116e4:	9b02      	ldr	r3, [sp, #8]
 80116e6:	eeb0 0a48 	vmov.f32	s0, s16
 80116ea:	eba3 0008 	sub.w	r0, r3, r8
 80116ee:	f000 f8e3 	bl	80118b8 <scalbnf>
 80116f2:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 80116d8 <__kernel_rem_pio2f+0x2f0>
 80116f6:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80116fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116fe:	db19      	blt.n	8011734 <__kernel_rem_pio2f+0x34c>
 8011700:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 80116dc <__kernel_rem_pio2f+0x2f4>
 8011704:	ee60 7a27 	vmul.f32	s15, s0, s15
 8011708:	aa08      	add	r2, sp, #32
 801170a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801170e:	3508      	adds	r5, #8
 8011710:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011714:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8011718:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801171c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8011720:	ee10 3a10 	vmov	r3, s0
 8011724:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8011728:	ee17 3a90 	vmov	r3, s15
 801172c:	3401      	adds	r4, #1
 801172e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8011732:	e74c      	b.n	80115ce <__kernel_rem_pio2f+0x1e6>
 8011734:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8011738:	aa08      	add	r2, sp, #32
 801173a:	ee10 3a10 	vmov	r3, s0
 801173e:	e7f6      	b.n	801172e <__kernel_rem_pio2f+0x346>
 8011740:	a808      	add	r0, sp, #32
 8011742:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8011746:	9001      	str	r0, [sp, #4]
 8011748:	ee07 0a90 	vmov	s15, r0
 801174c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011750:	3b01      	subs	r3, #1
 8011752:	ee67 7a80 	vmul.f32	s15, s15, s0
 8011756:	ee20 0a07 	vmul.f32	s0, s0, s14
 801175a:	ed62 7a01 	vstmdb	r2!, {s15}
 801175e:	e743      	b.n	80115e8 <__kernel_rem_pio2f+0x200>
 8011760:	ecfc 6a01 	vldmia	ip!, {s13}
 8011764:	ecb5 7a01 	vldmia	r5!, {s14}
 8011768:	eee6 7a87 	vfma.f32	s15, s13, s14
 801176c:	3001      	adds	r0, #1
 801176e:	4550      	cmp	r0, sl
 8011770:	dc01      	bgt.n	8011776 <__kernel_rem_pio2f+0x38e>
 8011772:	4290      	cmp	r0, r2
 8011774:	ddf4      	ble.n	8011760 <__kernel_rem_pio2f+0x378>
 8011776:	a858      	add	r0, sp, #352	@ 0x160
 8011778:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 801177c:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8011780:	3b01      	subs	r3, #1
 8011782:	e735      	b.n	80115f0 <__kernel_rem_pio2f+0x208>
 8011784:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8011786:	2b02      	cmp	r3, #2
 8011788:	dc09      	bgt.n	801179e <__kernel_rem_pio2f+0x3b6>
 801178a:	2b00      	cmp	r3, #0
 801178c:	dc27      	bgt.n	80117de <__kernel_rem_pio2f+0x3f6>
 801178e:	d040      	beq.n	8011812 <__kernel_rem_pio2f+0x42a>
 8011790:	f009 0007 	and.w	r0, r9, #7
 8011794:	b059      	add	sp, #356	@ 0x164
 8011796:	ecbd 8b04 	vpop	{d8-d9}
 801179a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801179e:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80117a0:	2b03      	cmp	r3, #3
 80117a2:	d1f5      	bne.n	8011790 <__kernel_rem_pio2f+0x3a8>
 80117a4:	aa30      	add	r2, sp, #192	@ 0xc0
 80117a6:	1f0b      	subs	r3, r1, #4
 80117a8:	4413      	add	r3, r2
 80117aa:	461a      	mov	r2, r3
 80117ac:	4620      	mov	r0, r4
 80117ae:	2800      	cmp	r0, #0
 80117b0:	dc50      	bgt.n	8011854 <__kernel_rem_pio2f+0x46c>
 80117b2:	4622      	mov	r2, r4
 80117b4:	2a01      	cmp	r2, #1
 80117b6:	dc5d      	bgt.n	8011874 <__kernel_rem_pio2f+0x48c>
 80117b8:	ab30      	add	r3, sp, #192	@ 0xc0
 80117ba:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 80116e0 <__kernel_rem_pio2f+0x2f8>
 80117be:	440b      	add	r3, r1
 80117c0:	2c01      	cmp	r4, #1
 80117c2:	dc67      	bgt.n	8011894 <__kernel_rem_pio2f+0x4ac>
 80117c4:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 80117c8:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 80117cc:	2e00      	cmp	r6, #0
 80117ce:	d167      	bne.n	80118a0 <__kernel_rem_pio2f+0x4b8>
 80117d0:	edc7 6a00 	vstr	s13, [r7]
 80117d4:	ed87 7a01 	vstr	s14, [r7, #4]
 80117d8:	edc7 7a02 	vstr	s15, [r7, #8]
 80117dc:	e7d8      	b.n	8011790 <__kernel_rem_pio2f+0x3a8>
 80117de:	ab30      	add	r3, sp, #192	@ 0xc0
 80117e0:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 80116e0 <__kernel_rem_pio2f+0x2f8>
 80117e4:	440b      	add	r3, r1
 80117e6:	4622      	mov	r2, r4
 80117e8:	2a00      	cmp	r2, #0
 80117ea:	da24      	bge.n	8011836 <__kernel_rem_pio2f+0x44e>
 80117ec:	b34e      	cbz	r6, 8011842 <__kernel_rem_pio2f+0x45a>
 80117ee:	eef1 7a47 	vneg.f32	s15, s14
 80117f2:	edc7 7a00 	vstr	s15, [r7]
 80117f6:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80117fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80117fe:	aa31      	add	r2, sp, #196	@ 0xc4
 8011800:	2301      	movs	r3, #1
 8011802:	429c      	cmp	r4, r3
 8011804:	da20      	bge.n	8011848 <__kernel_rem_pio2f+0x460>
 8011806:	b10e      	cbz	r6, 801180c <__kernel_rem_pio2f+0x424>
 8011808:	eef1 7a67 	vneg.f32	s15, s15
 801180c:	edc7 7a01 	vstr	s15, [r7, #4]
 8011810:	e7be      	b.n	8011790 <__kernel_rem_pio2f+0x3a8>
 8011812:	ab30      	add	r3, sp, #192	@ 0xc0
 8011814:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 80116e0 <__kernel_rem_pio2f+0x2f8>
 8011818:	440b      	add	r3, r1
 801181a:	2c00      	cmp	r4, #0
 801181c:	da05      	bge.n	801182a <__kernel_rem_pio2f+0x442>
 801181e:	b10e      	cbz	r6, 8011824 <__kernel_rem_pio2f+0x43c>
 8011820:	eef1 7a67 	vneg.f32	s15, s15
 8011824:	edc7 7a00 	vstr	s15, [r7]
 8011828:	e7b2      	b.n	8011790 <__kernel_rem_pio2f+0x3a8>
 801182a:	ed33 7a01 	vldmdb	r3!, {s14}
 801182e:	3c01      	subs	r4, #1
 8011830:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011834:	e7f1      	b.n	801181a <__kernel_rem_pio2f+0x432>
 8011836:	ed73 7a01 	vldmdb	r3!, {s15}
 801183a:	3a01      	subs	r2, #1
 801183c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8011840:	e7d2      	b.n	80117e8 <__kernel_rem_pio2f+0x400>
 8011842:	eef0 7a47 	vmov.f32	s15, s14
 8011846:	e7d4      	b.n	80117f2 <__kernel_rem_pio2f+0x40a>
 8011848:	ecb2 7a01 	vldmia	r2!, {s14}
 801184c:	3301      	adds	r3, #1
 801184e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011852:	e7d6      	b.n	8011802 <__kernel_rem_pio2f+0x41a>
 8011854:	ed72 7a01 	vldmdb	r2!, {s15}
 8011858:	edd2 6a01 	vldr	s13, [r2, #4]
 801185c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8011860:	3801      	subs	r0, #1
 8011862:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011866:	ed82 7a00 	vstr	s14, [r2]
 801186a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801186e:	edc2 7a01 	vstr	s15, [r2, #4]
 8011872:	e79c      	b.n	80117ae <__kernel_rem_pio2f+0x3c6>
 8011874:	ed73 7a01 	vldmdb	r3!, {s15}
 8011878:	edd3 6a01 	vldr	s13, [r3, #4]
 801187c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8011880:	3a01      	subs	r2, #1
 8011882:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011886:	ed83 7a00 	vstr	s14, [r3]
 801188a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801188e:	edc3 7a01 	vstr	s15, [r3, #4]
 8011892:	e78f      	b.n	80117b4 <__kernel_rem_pio2f+0x3cc>
 8011894:	ed33 7a01 	vldmdb	r3!, {s14}
 8011898:	3c01      	subs	r4, #1
 801189a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801189e:	e78f      	b.n	80117c0 <__kernel_rem_pio2f+0x3d8>
 80118a0:	eef1 6a66 	vneg.f32	s13, s13
 80118a4:	eeb1 7a47 	vneg.f32	s14, s14
 80118a8:	edc7 6a00 	vstr	s13, [r7]
 80118ac:	ed87 7a01 	vstr	s14, [r7, #4]
 80118b0:	eef1 7a67 	vneg.f32	s15, s15
 80118b4:	e790      	b.n	80117d8 <__kernel_rem_pio2f+0x3f0>
 80118b6:	bf00      	nop

080118b8 <scalbnf>:
 80118b8:	ee10 3a10 	vmov	r3, s0
 80118bc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80118c0:	d02b      	beq.n	801191a <scalbnf+0x62>
 80118c2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80118c6:	d302      	bcc.n	80118ce <scalbnf+0x16>
 80118c8:	ee30 0a00 	vadd.f32	s0, s0, s0
 80118cc:	4770      	bx	lr
 80118ce:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80118d2:	d123      	bne.n	801191c <scalbnf+0x64>
 80118d4:	4b24      	ldr	r3, [pc, #144]	@ (8011968 <scalbnf+0xb0>)
 80118d6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 801196c <scalbnf+0xb4>
 80118da:	4298      	cmp	r0, r3
 80118dc:	ee20 0a27 	vmul.f32	s0, s0, s15
 80118e0:	db17      	blt.n	8011912 <scalbnf+0x5a>
 80118e2:	ee10 3a10 	vmov	r3, s0
 80118e6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80118ea:	3a19      	subs	r2, #25
 80118ec:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80118f0:	4288      	cmp	r0, r1
 80118f2:	dd15      	ble.n	8011920 <scalbnf+0x68>
 80118f4:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8011970 <scalbnf+0xb8>
 80118f8:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8011974 <scalbnf+0xbc>
 80118fc:	ee10 3a10 	vmov	r3, s0
 8011900:	eeb0 7a67 	vmov.f32	s14, s15
 8011904:	2b00      	cmp	r3, #0
 8011906:	bfb8      	it	lt
 8011908:	eef0 7a66 	vmovlt.f32	s15, s13
 801190c:	ee27 0a87 	vmul.f32	s0, s15, s14
 8011910:	4770      	bx	lr
 8011912:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8011978 <scalbnf+0xc0>
 8011916:	ee27 0a80 	vmul.f32	s0, s15, s0
 801191a:	4770      	bx	lr
 801191c:	0dd2      	lsrs	r2, r2, #23
 801191e:	e7e5      	b.n	80118ec <scalbnf+0x34>
 8011920:	4410      	add	r0, r2
 8011922:	28fe      	cmp	r0, #254	@ 0xfe
 8011924:	dce6      	bgt.n	80118f4 <scalbnf+0x3c>
 8011926:	2800      	cmp	r0, #0
 8011928:	dd06      	ble.n	8011938 <scalbnf+0x80>
 801192a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801192e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8011932:	ee00 3a10 	vmov	s0, r3
 8011936:	4770      	bx	lr
 8011938:	f110 0f16 	cmn.w	r0, #22
 801193c:	da09      	bge.n	8011952 <scalbnf+0x9a>
 801193e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8011978 <scalbnf+0xc0>
 8011942:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 801197c <scalbnf+0xc4>
 8011946:	ee10 3a10 	vmov	r3, s0
 801194a:	eeb0 7a67 	vmov.f32	s14, s15
 801194e:	2b00      	cmp	r3, #0
 8011950:	e7d9      	b.n	8011906 <scalbnf+0x4e>
 8011952:	3019      	adds	r0, #25
 8011954:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8011958:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 801195c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8011980 <scalbnf+0xc8>
 8011960:	ee07 3a90 	vmov	s15, r3
 8011964:	e7d7      	b.n	8011916 <scalbnf+0x5e>
 8011966:	bf00      	nop
 8011968:	ffff3cb0 	.word	0xffff3cb0
 801196c:	4c000000 	.word	0x4c000000
 8011970:	7149f2ca 	.word	0x7149f2ca
 8011974:	f149f2ca 	.word	0xf149f2ca
 8011978:	0da24260 	.word	0x0da24260
 801197c:	8da24260 	.word	0x8da24260
 8011980:	33000000 	.word	0x33000000

08011984 <floorf>:
 8011984:	ee10 3a10 	vmov	r3, s0
 8011988:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801198c:	3a7f      	subs	r2, #127	@ 0x7f
 801198e:	2a16      	cmp	r2, #22
 8011990:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8011994:	dc2b      	bgt.n	80119ee <floorf+0x6a>
 8011996:	2a00      	cmp	r2, #0
 8011998:	da12      	bge.n	80119c0 <floorf+0x3c>
 801199a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8011a00 <floorf+0x7c>
 801199e:	ee30 0a27 	vadd.f32	s0, s0, s15
 80119a2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80119a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119aa:	dd06      	ble.n	80119ba <floorf+0x36>
 80119ac:	2b00      	cmp	r3, #0
 80119ae:	da24      	bge.n	80119fa <floorf+0x76>
 80119b0:	2900      	cmp	r1, #0
 80119b2:	4b14      	ldr	r3, [pc, #80]	@ (8011a04 <floorf+0x80>)
 80119b4:	bf08      	it	eq
 80119b6:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 80119ba:	ee00 3a10 	vmov	s0, r3
 80119be:	4770      	bx	lr
 80119c0:	4911      	ldr	r1, [pc, #68]	@ (8011a08 <floorf+0x84>)
 80119c2:	4111      	asrs	r1, r2
 80119c4:	420b      	tst	r3, r1
 80119c6:	d0fa      	beq.n	80119be <floorf+0x3a>
 80119c8:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8011a00 <floorf+0x7c>
 80119cc:	ee30 0a27 	vadd.f32	s0, s0, s15
 80119d0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80119d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119d8:	ddef      	ble.n	80119ba <floorf+0x36>
 80119da:	2b00      	cmp	r3, #0
 80119dc:	bfbe      	ittt	lt
 80119de:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 80119e2:	fa40 f202 	asrlt.w	r2, r0, r2
 80119e6:	189b      	addlt	r3, r3, r2
 80119e8:	ea23 0301 	bic.w	r3, r3, r1
 80119ec:	e7e5      	b.n	80119ba <floorf+0x36>
 80119ee:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80119f2:	d3e4      	bcc.n	80119be <floorf+0x3a>
 80119f4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80119f8:	4770      	bx	lr
 80119fa:	2300      	movs	r3, #0
 80119fc:	e7dd      	b.n	80119ba <floorf+0x36>
 80119fe:	bf00      	nop
 8011a00:	7149f2ca 	.word	0x7149f2ca
 8011a04:	bf800000 	.word	0xbf800000
 8011a08:	007fffff 	.word	0x007fffff

08011a0c <_init>:
 8011a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a0e:	bf00      	nop
 8011a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011a12:	bc08      	pop	{r3}
 8011a14:	469e      	mov	lr, r3
 8011a16:	4770      	bx	lr

08011a18 <_fini>:
 8011a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a1a:	bf00      	nop
 8011a1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011a1e:	bc08      	pop	{r3}
 8011a20:	469e      	mov	lr, r3
 8011a22:	4770      	bx	lr
