#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x124611cc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x124611e30 .scope module, "test_delta_sigma_dac" "test_delta_sigma_dac" 3 10;
 .timescale -9 -12;
v0x1246223d0_0 .var "clk", 0 0;
v0x124622470_0 .net "dac_out", 0 0, L_0x1246227f0;  1 drivers
v0x124622520_0 .var "data_in", 7 0;
v0x1246225f0_0 .var/i "i", 31 0;
v0x124622680_0 .var/i "ones_count", 31 0;
v0x124622760_0 .var "rst_n", 0 0;
E_0x124611fa0 .event posedge, v0x1246220b0_0;
S_0x124612550 .scope module, "dut" "delta_sigma_dac" 3 19, 4 26 0, S_0x124611e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "dac_out";
v0x1246124c0_0 .var "accumulator", 11 0;
v0x1246220b0_0 .net "clk", 0 0, v0x1246223d0_0;  1 drivers
v0x124622150_0 .net "dac_out", 0 0, L_0x1246227f0;  alias, 1 drivers
v0x124622200_0 .net "data_in", 7 0, v0x124622520_0;  1 drivers
v0x1246222b0_0 .net "rst_n", 0 0, v0x124622760_0;  1 drivers
E_0x12460e5d0/0 .event negedge, v0x1246222b0_0;
E_0x12460e5d0/1 .event posedge, v0x1246220b0_0;
E_0x12460e5d0 .event/or E_0x12460e5d0/0, E_0x12460e5d0/1;
L_0x1246227f0 .part v0x1246124c0_0, 11, 1;
    .scope S_0x124612550;
T_0 ;
    %wait E_0x12460e5d0;
    %load/vec4 v0x1246222b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x1246124c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1246124c0_0;
    %load/vec4 v0x124622200_0;
    %concati/vec4 0, 0, 4;
    %add;
    %assign/vec4 v0x1246124c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x124611e30;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1246223d0_0, 0, 1;
T_1.0 ;
    %delay 10000, 0;
    %load/vec4 v0x1246223d0_0;
    %inv;
    %store/vec4 v0x1246223d0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x124611e30;
T_2 ;
    %vpi_call/w 3 36 "$dumpfile", "delta_sigma_dac.vcd" {0 0 0};
    %vpi_call/w 3 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x124611e30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124622760_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x124622520_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124622760_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 49 "$display", "Test 1: Zero input" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x124622520_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124622680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1246225f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x1246225f0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_2.1, 5;
    %wait E_0x124611fa0;
    %load/vec4 v0x124622470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x124622680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124622680_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x1246225f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1246225f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %load/vec4 v0x124622680_0;
    %muli 100, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %div/s;
    %vpi_call/w 3 56 "$display", "  Input: 0x00, Output density: %0d%% (expected ~0%%)", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 59 "$display", "Test 2: Mid-level input" {0 0 0};
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x124622520_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124622680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1246225f0_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x1246225f0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_2.5, 5;
    %wait E_0x124611fa0;
    %load/vec4 v0x124622470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x124622680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124622680_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x1246225f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1246225f0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %load/vec4 v0x124622680_0;
    %muli 100, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %div/s;
    %vpi_call/w 3 66 "$display", "  Input: 0x80, Output density: %0d%% (expected ~50%%)", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 69 "$display", "Test 3: Full-scale input" {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x124622520_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124622680_0, 0, 32;
    %wait E_0x124611fa0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1246225f0_0, 0, 32;
T_2.8 ;
    %load/vec4 v0x1246225f0_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz T_2.9, 5;
    %wait E_0x124611fa0;
    %load/vec4 v0x124622470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x124622680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124622680_0, 0, 32;
T_2.10 ;
    %load/vec4 v0x1246225f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1246225f0_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %load/vec4 v0x124622680_0;
    %muli 100, 0, 32;
    %pushi/vec4 10000, 0, 32;
    %div/s;
    %vpi_call/w 3 77 "$display", "  Input: 0xFF, Output density: %0d%% (expected ~100%%)", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 80 "$display", "Test 4: Quarter-level input" {0 0 0};
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x124622520_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124622680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1246225f0_0, 0, 32;
T_2.12 ;
    %load/vec4 v0x1246225f0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_2.13, 5;
    %wait E_0x124611fa0;
    %load/vec4 v0x124622470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x124622680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124622680_0, 0, 32;
T_2.14 ;
    %load/vec4 v0x1246225f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1246225f0_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %load/vec4 v0x124622680_0;
    %muli 100, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %div/s;
    %vpi_call/w 3 87 "$display", "  Input: 0x40, Output density: %0d%% (expected ~25%%)", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 90 "$display", "Test 5: Three-quarter-level input" {0 0 0};
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x124622520_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124622680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1246225f0_0, 0, 32;
T_2.16 ;
    %load/vec4 v0x1246225f0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_2.17, 5;
    %wait E_0x124611fa0;
    %load/vec4 v0x124622470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %load/vec4 v0x124622680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124622680_0, 0, 32;
T_2.18 ;
    %load/vec4 v0x1246225f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1246225f0_0, 0, 32;
    %jmp T_2.16;
T_2.17 ;
    %load/vec4 v0x124622680_0;
    %muli 100, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %div/s;
    %vpi_call/w 3 97 "$display", "  Input: 0xC0, Output density: %0d%% (expected ~75%%)", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 99 "$display", "All tests completed!" {0 0 0};
    %delay 1000000, 0;
    %vpi_call/w 3 101 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x124611e30;
T_3 ;
    %delay 1000000000, 0;
    %vpi_call/w 3 107 "$display", "ERROR: Testbench timeout!" {0 0 0};
    %vpi_call/w 3 108 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "test/test_delta_sigma_dac.v";
    "src/delta_sigma_dac.v";
