Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 13 12:12:59 2018
| Host         : Centropy running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/GenerationGenerator_timing_synth.rpt
| Design       : GenerationGenerator
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             12.905ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 4.759ns (68.183%)  route 2.221ns (31.817%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=347, unset)          0.973     0.973    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
                         RAMB36E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 f  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[1]
                         net (fo=6, unplaced)         0.800     4.227    grp_GenerationGenerator_generateGeneration_fu_116/DOADO[1]
                         LUT4 (Prop_lut4_I1_O)        0.150     4.377 r  grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.377    grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry_i_4_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553     4.930 r  grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.930    grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.044    grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1/CO[3]
                         net (fo=16, unplaced)        0.972     6.130    grp_GenerationGenerator_generateGeneration_fu_116/child1_V_1_fu_576_p31_carry__1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.254 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_15/O
                         net (fo=1, unplaced)         0.449     6.703    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_15_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     6.827 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_8/O
                         net (fo=1, unplaced)         0.000     6.827    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259[3]_i_8_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.377 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.377    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.491    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.605    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.953 r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.953    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[15]_i_1_n_6
                         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=347, unset)          0.924    20.924    grp_GenerationGenerator_generateGeneration_fu_116/clk
                         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDRE (Setup_fdre_C_D)       -0.031    20.858    grp_GenerationGenerator_generateGeneration_fu_116/v_V_reg_259_reg[13]
  -------------------------------------------------------------------
                         required time                         20.858    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                 12.905    




