0.6
2018.2
Jun 14 2018
20:07:38
/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.sim/sim_1/behav/xsim/glbl.v,1741601422,verilog,,,,glbl,,,,,,,,
/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.srcs/sim_1/new/simpleBitUnpack_tb.sv,1742202737,systemVerilog,,,,simpleBitUnpack_tb,,,,,,,,
/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.srcs/sources_1/new/SimpleBitUnpack_top.sv,1739601176,systemVerilog,,/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.srcs/sources_1/new/simpleBitUnpack.sv,,top,,,,,,,,
/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.srcs/sources_1/new/simple_bit_unpack.sv,1742280724,systemVerilog,,/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.srcs/sim_1/new/simpleBitUnpack_tb.sv,,simpleBitUnpack,,,,,,,,
