Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: lau_cb.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lau_cb.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lau_cb"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : lau_cb
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/jeanw/Desktop/VHDL/vhdl-calculator/lau_cb.vhd" in Library work.
Architecture behavioral of Entity lau_cb is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <lau_cb> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <lau_cb> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/jeanw/Desktop/VHDL/vhdl-calculator/lau_cb.vhd" line 151: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <instruction>, <register_value>, <operation_value>
Entity <lau_cb> analyzed. Unit <lau_cb> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <lau_cb>.
    Related source file is "C:/Users/jeanw/Desktop/VHDL/vhdl-calculator/lau_cb.vhd".
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 20                                             |
    | Transitions        | 29                                             |
    | Inputs             | 9                                              |
    | Outputs            | 20                                             |
    | Clock              | clock                     (rising_edge)        |
    | Clock enable       | reset                     (negative)           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 3-bit latch for signal <last_register>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <start_operation>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <operation>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <first_value>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <memory_request>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <reset_operation>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <second_value>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <lau_cb> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 7
 1-bit latch                                           : 3
 2-bit latch                                           : 1
 3-bit latch                                           : 1
 8-bit latch                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <estado/FSM> on signal <estado[1:20]> with one-hot encoding.
------------------------------------------------
 State                  | Encoding
------------------------------------------------
 idle                   | 00000000000000000001
 configure              | 00000000000000000010
 request                | 00000000000000000100
 decode_first           | 00000000000000001000
 get_first_value        | 00000000000000100000
 send_first_value_mem   | 00000000000010000000
 send_first_value_inst  | 00000000000001000000
 decode_second          | 00000000000100000000
 get_second_value       | 00000000001000000000
 send_second_value_mem  | 00000000100000000000
 send_second_value_inst | 00000000010000000000
 check_op               | 00000001000000000000
 sum                    | 00000010000000000000
 subtract               | 00000100000000000000
 multiply               | 00001000000000000000
 divide                 | 00010000000000000000
 check_mult             | 01000000000000000000
 check_divide           | 10000000000000000000
 store                  | 00100000000000000000
 finish                 | 00000000000000010000
------------------------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Latches                                              : 7
 1-bit latch                                           : 3
 2-bit latch                                           : 1
 3-bit latch                                           : 1
 8-bit latch                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lau_cb> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lau_cb, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lau_cb.ngr
Top Level Output File Name         : lau_cb
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 79

Cell Usage :
# BELS                             : 66
#      INV                         : 1
#      LUT2                        : 13
#      LUT3                        : 11
#      LUT3_L                      : 1
#      LUT4                        : 40
# FlipFlops/Latches                : 44
#      FDE                         : 20
#      LD                          : 3
#      LD_1                        : 21
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 78
#      IBUF                        : 44
#      OBUF                        : 34
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                       37  out of   7680     0%  
 Number of Slice Flip Flops:             23  out of  15360     0%  
 Number of 4 input LUTs:                 66  out of  15360     0%  
 Number of IOs:                          79
 Number of bonded IOBs:                  79  out of    173    45%  
    IOB Flip Flops:                      21
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------+------------------------+-------+
Clock Signal                                | Clock buffer(FF name)  | Load  |
--------------------------------------------+------------------------+-------+
estado_FSM_FFd16                            | NONE(reset_operation)  | 5     |
estado_FSM_FFd3                             | NONE(last_register_0)  | 3     |
clock                                       | BUFGP                  | 20    |
second_value_or0000(second_value_or000016:O)| NONE(*)(second_value_0)| 8     |
first_value_or0000(first_value_or000035:O)  | NONE(*)(first_value_0) | 8     |
--------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.253ns (Maximum Frequency: 307.409MHz)
   Minimum input arrival time before clock: 4.320ns
   Maximum output required time after clock: 12.071ns
   Maximum combinational path delay: 10.580ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 3.253ns (frequency: 307.409MHz)
  Total number of paths / destination ports: 29 / 20
-------------------------------------------------------------------------
Delay:               3.253ns (Levels of Logic = 2)
  Source:            estado_FSM_FFd7 (FF)
  Destination:       estado_FSM_FFd3 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: estado_FSM_FFd7 to estado_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.720   1.102  estado_FSM_FFd7 (estado_FSM_FFd7)
     LUT3_L:I1->LO         1   0.551   0.126  estado_FSM_FFd3-In_SW0 (N11)
     LUT4:I3->O            1   0.551   0.000  estado_FSM_FFd3-In (estado_FSM_FFd3-In)
     FDE:D                     0.203          estado_FSM_FFd3
    ----------------------------------------
    Total                      3.253ns (2.025ns logic, 1.228ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'estado_FSM_FFd16'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.835ns (Levels of Logic = 2)
  Source:            instruction<21> (PAD)
  Destination:       operation_0 (LATCH)
  Destination Clock: estado_FSM_FFd16 rising

  Data Path: instruction<21> to operation_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.821   1.260  instruction_21_IBUF (instruction_21_IBUF)
     LUT2:I0->O            1   0.551   0.000  operation_mux0000<0>1 (operation_mux0000<0>)
     LD_1:D                    0.203          operation_0
    ----------------------------------------
    Total                      2.835ns (1.575ns logic, 1.260ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'estado_FSM_FFd3'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.901ns (Levels of Logic = 1)
  Source:            instruction<0> (PAD)
  Destination:       last_register_0 (LATCH)
  Destination Clock: estado_FSM_FFd3 falling

  Data Path: instruction<0> to last_register_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   0.877  instruction_0_IBUF (instruction_0_IBUF)
     LD:D                      0.203          last_register_0
    ----------------------------------------
    Total                      1.901ns (1.024ns logic, 0.877ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 41 / 34
-------------------------------------------------------------------------
Offset:              4.320ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       estado_FSM_FFd3 (FF)
  Destination Clock: clock rising

  Data Path: reset to estado_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.801  reset_IBUF (reset_IBUF)
     INV:I->O             20   0.551   1.545  estado_FSM_ClkEn_FSM_inv1_INV_0 (estado_FSM_ClkEn_FSM_inv)
     FDE:CE                    0.602          estado_FSM_FFd3
    ----------------------------------------
    Total                      4.320ns (1.974ns logic, 2.346ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'second_value_or0000'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              2.677ns (Levels of Logic = 2)
  Source:            register_value<0> (PAD)
  Destination:       second_value_0 (LATCH)
  Destination Clock: second_value_or0000 rising

  Data Path: register_value<0> to second_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.102  register_value_0_IBUF (register_value_0_IBUF)
     LUT4:I1->O            1   0.551   0.000  second_value_mux0000<0>1 (second_value_mux0000<0>)
     LD_1:D                    0.203          second_value_0
    ----------------------------------------
    Total                      2.677ns (1.575ns logic, 1.102ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'first_value_or0000'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              2.677ns (Levels of Logic = 2)
  Source:            register_value<0> (PAD)
  Destination:       first_value_0 (LATCH)
  Destination Clock: first_value_or0000 rising

  Data Path: register_value<0> to first_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.102  register_value_0_IBUF (register_value_0_IBUF)
     LUT4:I1->O            1   0.551   0.000  first_value_mux0000<0>1 (first_value_mux0000<0>)
     LD_1:D                    0.203          first_value_0
    ----------------------------------------
    Total                      2.677ns (1.575ns logic, 1.102ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'estado_FSM_FFd16'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              7.078ns (Levels of Logic = 1)
  Source:            memory_request (LATCH)
  Destination:       memory_request (PAD)
  Source Clock:      estado_FSM_FFd16 rising

  Data Path: memory_request to memory_request
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.633   0.801  memory_request (memory_request_OBUF)
     OBUF:I->O                 5.644          memory_request_OBUF (memory_request)
    ----------------------------------------
    Total                      7.078ns (6.277ns logic, 0.801ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 78 / 13
-------------------------------------------------------------------------
Offset:              12.071ns (Levels of Logic = 4)
  Source:            estado_FSM_FFd4 (FF)
  Destination:       result<7> (PAD)
  Source Clock:      clock rising

  Data Path: estado_FSM_FFd4 to result<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.720   1.256  estado_FSM_FFd4 (estado_FSM_FFd4)
     LUT4:I0->O            1   0.551   0.827  result<0>1_SW0 (N3)
     LUT4:I3->O           11   0.551   1.170  result<0>1 (N01)
     LUT4:I3->O            1   0.551   0.801  result<7>1 (result_7_OBUF)
     OBUF:I->O                 5.644          result_7_OBUF (result<7>)
    ----------------------------------------
    Total                     12.071ns (8.017ns logic, 4.054ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'estado_FSM_FFd3'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              10.147ns (Levels of Logic = 3)
  Source:            last_register_2 (LATCH)
  Destination:       register_index<2> (PAD)
  Source Clock:      estado_FSM_FFd3 falling

  Data Path: last_register_2 to register_index<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.633   0.827  last_register_2 (last_register_2)
     LUT4:I3->O            1   0.551   1.140  register_index<2>4 (register_index<2>4)
     LUT2:I0->O            1   0.551   0.801  register_index<2>10 (register_index_2_OBUF)
     OBUF:I->O                 5.644          register_index_2_OBUF (register_index<2>)
    ----------------------------------------
    Total                     10.147ns (7.379ns logic, 2.768ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'second_value_or0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.078ns (Levels of Logic = 1)
  Source:            second_value_7 (LATCH)
  Destination:       second_value<7> (PAD)
  Source Clock:      second_value_or0000 rising

  Data Path: second_value_7 to second_value<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.633   0.801  second_value_7 (second_value_7)
     OBUF:I->O                 5.644          second_value_7_OBUF (second_value<7>)
    ----------------------------------------
    Total                      7.078ns (6.277ns logic, 0.801ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'first_value_or0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.078ns (Levels of Logic = 1)
  Source:            first_value_7 (LATCH)
  Destination:       first_value<7> (PAD)
  Source Clock:      first_value_or0000 rising

  Data Path: first_value_7 to first_value<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.633   0.801  first_value_7 (first_value_7)
     OBUF:I->O                 5.644          first_value_7_OBUF (first_value<7>)
    ----------------------------------------
    Total                      7.078ns (6.277ns logic, 0.801ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 25 / 11
-------------------------------------------------------------------------
Delay:               10.580ns (Levels of Logic = 4)
  Source:            instruction<2> (PAD)
  Destination:       register_index<2> (PAD)

  Data Path: instruction<2> to register_index<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   1.072  instruction_2_IBUF (instruction_2_IBUF)
     LUT4:I1->O            1   0.551   1.140  register_index<2>4 (register_index<2>4)
     LUT2:I0->O            1   0.551   0.801  register_index<2>10 (register_index_2_OBUF)
     OBUF:I->O                 5.644          register_index_2_OBUF (register_index<2>)
    ----------------------------------------
    Total                     10.580ns (7.567ns logic, 3.013ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.44 secs
 
--> 

Total memory usage is 4536536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    7 (   0 filtered)

