

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Tue Aug 18 12:35:00 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     
    48                           ; #config settings
    49                           
    50                           	psect	cinit
    51  007FFA                     __pcinit:
    52                           	callstack 0
    53  007FFA                     start_initialization:
    54                           	callstack 0
    55  007FFA                     __initialization:
    56                           	callstack 0
    57  007FFA                     end_of_initialization:
    58                           	callstack 0
    59  007FFA                     __end_of__initialization:
    60                           	callstack 0
    61  007FFA  0100               	movlb	0
    62  007FFC  EFFB  F03F         	goto	_main	;jump to C main() function
    63                           
    64                           	psect	cstackCOMRAM
    65  000000                     __pcstackCOMRAM:
    66                           	callstack 0
    67  000000                     
    68                           ; 1 bytes @ 0x0
    69 ;;
    70 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    71 ;;
    72 ;; *************** function _main *****************
    73 ;; Defined at:
    74 ;;		line 16 in file "maincode.c"
    75 ;; Parameters:    Size  Location     Type
    76 ;;		None
    77 ;; Auto vars:     Size  Location     Type
    78 ;;		None
    79 ;; Return value:  Size  Location     Type
    80 ;;                  1    wreg      void 
    81 ;; Registers used:
    82 ;;		None
    83 ;; Tracked objects:
    84 ;;		On entry : 0/0
    85 ;;		On exit  : 0/0
    86 ;;		Unchanged: 0/0
    87 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    88 ;;      Params:         0       0       0       0       0       0       0       0       0
    89 ;;      Locals:         0       0       0       0       0       0       0       0       0
    90 ;;      Temps:          0       0       0       0       0       0       0       0       0
    91 ;;      Totals:         0       0       0       0       0       0       0       0       0
    92 ;;Total ram usage:        0 bytes
    93 ;; This function calls:
    94 ;;		Nothing
    95 ;; This function is called by:
    96 ;;		Startup code after reset
    97 ;; This function uses a non-reentrant model
    98 ;;
    99                           
   100                           	psect	text0
   101  007FF6                     __ptext0:
   102                           	callstack 0
   103  007FF6                     _main:
   104                           	callstack 31
   105  007FF6  EF00  F000         	goto	start
   106  007FFA                     __end_of_main:
   107                           	callstack 0
   108  0000                     
   109                           	psect	rparam
   110  0000                     
   111                           	psect	idloc
   112                           
   113                           ;Config register IDLOC0 @ 0x200000
   114                           ;	unspecified, using default values
   115  200000                     	org	2097152
   116  200000  FF                 	db	255
   117                           
   118                           ;Config register IDLOC1 @ 0x200001
   119                           ;	unspecified, using default values
   120  200001                     	org	2097153
   121  200001  FF                 	db	255
   122                           
   123                           ;Config register IDLOC2 @ 0x200002
   124                           ;	unspecified, using default values
   125  200002                     	org	2097154
   126  200002  FF                 	db	255
   127                           
   128                           ;Config register IDLOC3 @ 0x200003
   129                           ;	unspecified, using default values
   130  200003                     	org	2097155
   131  200003  FF                 	db	255
   132                           
   133                           ;Config register IDLOC4 @ 0x200004
   134                           ;	unspecified, using default values
   135  200004                     	org	2097156
   136  200004  FF                 	db	255
   137                           
   138                           ;Config register IDLOC5 @ 0x200005
   139                           ;	unspecified, using default values
   140  200005                     	org	2097157
   141  200005  FF                 	db	255
   142                           
   143                           ;Config register IDLOC6 @ 0x200006
   144                           ;	unspecified, using default values
   145  200006                     	org	2097158
   146  200006  FF                 	db	255
   147                           
   148                           ;Config register IDLOC7 @ 0x200007
   149                           ;	unspecified, using default values
   150  200007                     	org	2097159
   151  200007  FF                 	db	255
   152                           
   153                           	psect	config
   154                           
   155                           ;Config register CONFIG1L @ 0x300000
   156                           ;	PLL Prescaler Selection bits
   157                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   158                           ;	System Clock Postscaler Selection bits
   159                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   160                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   161                           ;	USBDIV = 0x0, unprogrammed default
   162  300000                     	org	3145728
   163  300000  00                 	db	0
   164                           
   165                           ;Config register CONFIG1H @ 0x300001
   166                           ;	Oscillator Selection bits
   167                           ;	FOSC = XTPLL_XT, XT oscillator, PLL enabled (XTPLL)
   168                           ;	Fail-Safe Clock Monitor Enable bit
   169                           ;	FCMEN = 0x0, unprogrammed default
   170                           ;	Internal/External Oscillator Switchover bit
   171                           ;	IESO = 0x0, unprogrammed default
   172  300001                     	org	3145729
   173  300001  02                 	db	2
   174                           
   175                           ;Config register CONFIG2L @ 0x300002
   176                           ;	Power-up Timer Enable bit
   177                           ;	PWRT = ON, PWRT enabled
   178                           ;	Brown-out Reset Enable bits
   179                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   180                           ;	Brown-out Reset Voltage bits
   181                           ;	BORV = 0x3, unprogrammed default
   182                           ;	USB Voltage Regulator Enable bit
   183                           ;	VREGEN = 0x0, unprogrammed default
   184  300002                     	org	3145730
   185  300002  18                 	db	24
   186                           
   187                           ;Config register CONFIG2H @ 0x300003
   188                           ;	Watchdog Timer Enable bit
   189                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   190                           ;	Watchdog Timer Postscale Select bits
   191                           ;	WDTPS = 0xF, unprogrammed default
   192  300003                     	org	3145731
   193  300003  1E                 	db	30
   194                           
   195                           ; Padding undefined space
   196  300004                     	org	3145732
   197  300004  FF                 	db	255
   198                           
   199                           ;Config register CONFIG3H @ 0x300005
   200                           ;	CCP2 MUX bit
   201                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   202                           ;	PORTB A/D Enable bit
   203                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   204                           ;	Low-Power Timer 1 Oscillator Enable bit
   205                           ;	LPT1OSC = 0x0, unprogrammed default
   206                           ;	MCLR Pin Enable bit
   207                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   208  300005                     	org	3145733
   209  300005  81                 	db	129
   210                           
   211                           ;Config register CONFIG4L @ 0x300006
   212                           ;	Stack Full/Underflow Reset Enable bit
   213                           ;	STVREN = 0x1, unprogrammed default
   214                           ;	Single-Supply ICSP Enable bit
   215                           ;	LVP = OFF, Single-Supply ICSP disabled
   216                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   217                           ;	ICPRT = 0x0, unprogrammed default
   218                           ;	Extended Instruction Set Enable bit
   219                           ;	XINST = 0x0, unprogrammed default
   220                           ;	Background Debugger Enable bit
   221                           ;	DEBUG = 0x1, unprogrammed default
   222  300006                     	org	3145734
   223  300006  81                 	db	129
   224                           
   225                           ; Padding undefined space
   226  300007                     	org	3145735
   227  300007  FF                 	db	255
   228                           
   229                           ;Config register CONFIG5L @ 0x300008
   230                           ;	unspecified, using default values
   231                           ;	Code Protection bit
   232                           ;	CP0 = 0x1, unprogrammed default
   233                           ;	Code Protection bit
   234                           ;	CP1 = 0x1, unprogrammed default
   235                           ;	Code Protection bit
   236                           ;	CP2 = 0x1, unprogrammed default
   237                           ;	Code Protection bit
   238                           ;	CP3 = 0x1, unprogrammed default
   239  300008                     	org	3145736
   240  300008  0F                 	db	15
   241                           
   242                           ;Config register CONFIG5H @ 0x300009
   243                           ;	unspecified, using default values
   244                           ;	Boot Block Code Protection bit
   245                           ;	CPB = 0x1, unprogrammed default
   246                           ;	Data EEPROM Code Protection bit
   247                           ;	CPD = 0x1, unprogrammed default
   248  300009                     	org	3145737
   249  300009  C0                 	db	192
   250                           
   251                           ;Config register CONFIG6L @ 0x30000A
   252                           ;	unspecified, using default values
   253                           ;	Write Protection bit
   254                           ;	WRT0 = 0x1, unprogrammed default
   255                           ;	Write Protection bit
   256                           ;	WRT1 = 0x1, unprogrammed default
   257                           ;	Write Protection bit
   258                           ;	WRT2 = 0x1, unprogrammed default
   259                           ;	Write Protection bit
   260                           ;	WRT3 = 0x1, unprogrammed default
   261  30000A                     	org	3145738
   262  30000A  0F                 	db	15
   263                           
   264                           ;Config register CONFIG6H @ 0x30000B
   265                           ;	unspecified, using default values
   266                           ;	Configuration Register Write Protection bit
   267                           ;	WRTC = 0x1, unprogrammed default
   268                           ;	Boot Block Write Protection bit
   269                           ;	WRTB = 0x1, unprogrammed default
   270                           ;	Data EEPROM Write Protection bit
   271                           ;	WRTD = 0x1, unprogrammed default
   272  30000B                     	org	3145739
   273  30000B  E0                 	db	224
   274                           
   275                           ;Config register CONFIG7L @ 0x30000C
   276                           ;	unspecified, using default values
   277                           ;	Table Read Protection bit
   278                           ;	EBTR0 = 0x1, unprogrammed default
   279                           ;	Table Read Protection bit
   280                           ;	EBTR1 = 0x1, unprogrammed default
   281                           ;	Table Read Protection bit
   282                           ;	EBTR2 = 0x1, unprogrammed default
   283                           ;	Table Read Protection bit
   284                           ;	EBTR3 = 0x1, unprogrammed default
   285  30000C                     	org	3145740
   286  30000C  0F                 	db	15
   287                           
   288                           ;Config register CONFIG7H @ 0x30000D
   289                           ;	unspecified, using default values
   290                           ;	Boot Block Table Read Protection bit
   291                           ;	EBTRB = 0x1, unprogrammed default
   292  30000D                     	org	3145741
   293  30000D  40                 	db	64
   294                           tosu	equ	0xFFF
   295                           tosh	equ	0xFFE
   296                           tosl	equ	0xFFD
   297                           stkptr	equ	0xFFC
   298                           pclatu	equ	0xFFB
   299                           pclath	equ	0xFFA
   300                           pcl	equ	0xFF9
   301                           tblptru	equ	0xFF8
   302                           tblptrh	equ	0xFF7
   303                           tblptrl	equ	0xFF6
   304                           tablat	equ	0xFF5
   305                           prodh	equ	0xFF4
   306                           prodl	equ	0xFF3
   307                           indf0	equ	0xFEF
   308                           postinc0	equ	0xFEE
   309                           postdec0	equ	0xFED
   310                           preinc0	equ	0xFEC
   311                           plusw0	equ	0xFEB
   312                           fsr0h	equ	0xFEA
   313                           fsr0l	equ	0xFE9
   314                           wreg	equ	0xFE8
   315                           indf1	equ	0xFE7
   316                           postinc1	equ	0xFE6
   317                           postdec1	equ	0xFE5
   318                           preinc1	equ	0xFE4
   319                           plusw1	equ	0xFE3
   320                           fsr1h	equ	0xFE2
   321                           fsr1l	equ	0xFE1
   322                           bsr	equ	0xFE0
   323                           indf2	equ	0xFDF
   324                           postinc2	equ	0xFDE
   325                           postdec2	equ	0xFDD
   326                           preinc2	equ	0xFDC
   327                           plusw2	equ	0xFDB
   328                           fsr2h	equ	0xFDA
   329                           fsr2l	equ	0xFD9
   330                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Tue Aug 18 12:35:00 2020

                      l5 7FF6                      l681 7FF6                     _main 7FF6  
                   start 0000             ___param_bank 000000                    ?_main 0000  
        __initialization 7FFA             __end_of_main 7FFA                   ??_main 0000  
          __activetblptr 000000               __accesstop 0060  __end_of__initialization 7FFA  
          ___rparam_used 000001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FFA                  __ramtop 0800  
                __ptext0 7FF6     end_of_initialization 7FFA      start_initialization 7FFA  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 0004  
