// Seed: 338213220
module module_0;
  wire id_1;
  id_2 :
  assert property (@(negedge 1) (id_1))
  else begin
    if (id_2) id_2 = id_2;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  xor (id_2, id_3, id_4, id_6);
  module_0();
  always @(1 or posedge id_6) if (id_1[1 : ""]) id_4 <= 1;
endmodule
