IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.61        Core1: 24.58        
Core2: 44.50        Core3: 52.27        
Core4: 66.11        Core5: 74.97        
Core6: 63.19        Core7: 23.88        
Core8: 20.05        Core9: 69.35        
Core10: 65.80        Core11: 76.57        
Core12: 69.68        Core13: 54.71        
Core14: 21.47        Core15: 23.93        
Core16: 60.34        Core17: 68.88        
Core18: 77.25        Core19: 70.82        
Core20: 45.72        Core21: 23.17        
Core22: 18.47        Core23: 34.44        
Core24: 59.46        Core25: 72.27        
Core26: 76.39        Core27: 61.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.99
Socket1: 53.31
DDR read Latency(ns)
Socket0: 351.36
Socket1: 326.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.61        Core1: 25.92        
Core2: 45.84        Core3: 53.08        
Core4: 66.53        Core5: 75.80        
Core6: 60.29        Core7: 24.35        
Core8: 21.87        Core9: 61.71        
Core10: 64.63        Core11: 77.26        
Core12: 70.84        Core13: 59.17        
Core14: 19.31        Core15: 29.18        
Core16: 62.66        Core17: 59.36        
Core18: 77.32        Core19: 71.73        
Core20: 47.92        Core21: 24.62        
Core22: 19.71        Core23: 33.70        
Core24: 60.59        Core25: 73.30        
Core26: 76.68        Core27: 59.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.59
Socket1: 55.08
DDR read Latency(ns)
Socket0: 351.19
Socket1: 330.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.74        Core1: 25.91        
Core2: 46.33        Core3: 40.55        
Core4: 66.60        Core5: 75.55        
Core6: 62.70        Core7: 24.39        
Core8: 20.32        Core9: 65.23        
Core10: 66.80        Core11: 77.33        
Core12: 70.73        Core13: 56.77        
Core14: 19.30        Core15: 28.83        
Core16: 60.41        Core17: 55.57        
Core18: 77.49        Core19: 71.54        
Core20: 47.90        Core21: 23.70        
Core22: 20.61        Core23: 35.82        
Core24: 57.36        Core25: 73.13        
Core26: 76.78        Core27: 61.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.88
Socket1: 54.87
DDR read Latency(ns)
Socket0: 353.43
Socket1: 329.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.53        Core1: 22.74        
Core2: 46.11        Core3: 54.14        
Core4: 66.16        Core5: 75.48        
Core6: 63.04        Core7: 25.61        
Core8: 19.88        Core9: 65.80        
Core10: 64.92        Core11: 77.24        
Core12: 70.56        Core13: 54.95        
Core14: 19.41        Core15: 26.91        
Core16: 59.90        Core17: 62.03        
Core18: 77.63        Core19: 71.06        
Core20: 48.46        Core21: 25.47        
Core22: 19.31        Core23: 33.25        
Core24: 60.55        Core25: 72.34        
Core26: 76.60        Core27: 60.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.82
Socket1: 54.24
DDR read Latency(ns)
Socket0: 351.76
Socket1: 328.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.46        Core1: 26.07        
Core2: 46.03        Core3: 53.80        
Core4: 65.93        Core5: 75.30        
Core6: 67.01        Core7: 24.16        
Core8: 20.48        Core9: 63.39        
Core10: 64.70        Core11: 76.70        
Core12: 70.16        Core13: 57.47        
Core14: 20.19        Core15: 27.18        
Core16: 62.25        Core17: 67.21        
Core18: 77.06        Core19: 71.21        
Core20: 46.64        Core21: 23.59        
Core22: 19.57        Core23: 35.60        
Core24: 60.91        Core25: 72.59        
Core26: 76.17        Core27: 57.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.98
Socket1: 54.50
DDR read Latency(ns)
Socket0: 353.12
Socket1: 331.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.60        Core1: 27.27        
Core2: 46.75        Core3: 56.35        
Core4: 66.50        Core5: 75.56        
Core6: 61.50        Core7: 24.26        
Core8: 22.00        Core9: 64.72        
Core10: 65.14        Core11: 77.18        
Core12: 70.52        Core13: 54.50        
Core14: 20.80        Core15: 24.19        
Core16: 61.75        Core17: 67.30        
Core18: 76.90        Core19: 70.67        
Core20: 48.58        Core21: 24.01        
Core22: 19.79        Core23: 32.73        
Core24: 60.95        Core25: 72.38        
Core26: 75.98        Core27: 62.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.16
Socket1: 54.31
DDR read Latency(ns)
Socket0: 351.11
Socket1: 332.39
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.04        Core1: 22.67        
Core2: 40.47        Core3: 59.62        
Core4: 69.80        Core5: 77.97        
Core6: 68.65        Core7: 23.18        
Core8: 20.84        Core9: 71.83        
Core10: 89.36        Core11: 77.18        
Core12: 69.28        Core13: 69.00        
Core14: 20.31        Core15: 28.77        
Core16: 64.06        Core17: 65.36        
Core18: 76.26        Core19: 68.67        
Core20: 57.90        Core21: 19.28        
Core22: 20.31        Core23: 42.50        
Core24: 44.17        Core25: 69.37        
Core26: 73.31        Core27: 43.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.23
Socket1: 53.49
DDR read Latency(ns)
Socket0: 334.47
Socket1: 332.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.52        Core1: 22.42        
Core2: 42.28        Core3: 53.98        
Core4: 69.19        Core5: 78.37        
Core6: 60.35        Core7: 23.29        
Core8: 22.93        Core9: 67.92        
Core10: 59.68        Core11: 77.84        
Core12: 70.02        Core13: 62.58        
Core14: 19.56        Core15: 30.12        
Core16: 32.13        Core17: 67.41        
Core18: 76.87        Core19: 69.02        
Core20: 65.45        Core21: 21.27        
Core22: 20.52        Core23: 42.75        
Core24: 44.14        Core25: 69.86        
Core26: 74.12        Core27: 43.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.63
Socket1: 54.24
DDR read Latency(ns)
Socket0: 335.36
Socket1: 333.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.49        Core1: 23.29        
Core2: 44.33        Core3: 60.22        
Core4: 70.88        Core5: 78.42        
Core6: 57.84        Core7: 23.95        
Core8: 22.51        Core9: 69.27        
Core10: 67.74        Core11: 78.09        
Core12: 70.09        Core13: 63.66        
Core14: 20.82        Core15: 29.88        
Core16: 37.00        Core17: 62.75        
Core18: 77.03        Core19: 69.22        
Core20: 53.37        Core21: 20.14        
Core22: 19.93        Core23: 42.33        
Core24: 44.28        Core25: 70.31        
Core26: 73.98        Core27: 43.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.95
Socket1: 54.48
DDR read Latency(ns)
Socket0: 334.14
Socket1: 333.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.93        Core1: 23.34        
Core2: 42.68        Core3: 57.67        
Core4: 70.34        Core5: 77.86        
Core6: 70.11        Core7: 23.61        
Core8: 21.80        Core9: 75.36        
Core10: 75.69        Core11: 77.48        
Core12: 69.09        Core13: 32.54        
Core14: 20.10        Core15: 30.13        
Core16: 61.45        Core17: 62.04        
Core18: 77.23        Core19: 69.43        
Core20: 62.22        Core21: 20.92        
Core22: 20.07        Core23: 41.52        
Core24: 44.43        Core25: 70.42        
Core26: 73.97        Core27: 44.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.54
Socket1: 54.37
DDR read Latency(ns)
Socket0: 335.84
Socket1: 333.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.01        Core1: 23.36        
Core2: 41.90        Core3: 59.84        
Core4: 70.31        Core5: 77.74        
Core6: 66.50        Core7: 22.60        
Core8: 22.61        Core9: 70.35        
Core10: 99.15        Core11: 77.50        
Core12: 69.45        Core13: 62.84        
Core14: 19.92        Core15: 29.33        
Core16: 60.03        Core17: 59.02        
Core18: 76.74        Core19: 69.00        
Core20: 68.88        Core21: 20.05        
Core22: 20.39        Core23: 38.74        
Core24: 45.20        Core25: 69.57        
Core26: 73.59        Core27: 43.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.58
Socket1: 53.88
DDR read Latency(ns)
Socket0: 335.84
Socket1: 333.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.82        Core1: 22.80        
Core2: 40.89        Core3: 59.57        
Core4: 70.49        Core5: 77.50        
Core6: 57.21        Core7: 22.34        
Core8: 22.74        Core9: 58.62        
Core10: 31.36        Core11: 77.49        
Core12: 69.35        Core13: 68.29        
Core14: 20.16        Core15: 29.65        
Core16: 61.09        Core17: 64.87        
Core18: 76.68        Core19: 68.17        
Core20: 82.79        Core21: 20.23        
Core22: 20.14        Core23: 42.91        
Core24: 45.14        Core25: 69.36        
Core26: 73.65        Core27: 43.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.71
Socket1: 53.68
DDR read Latency(ns)
Socket0: 332.69
Socket1: 330.67
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.85        Core1: 23.62        
Core2: 45.22        Core3: 48.63        
Core4: 69.85        Core5: 77.93        
Core6: 63.28        Core7: 22.04        
Core8: 22.98        Core9: 64.54        
Core10: 40.62        Core11: 76.40        
Core12: 68.87        Core13: 60.79        
Core14: 23.72        Core15: 22.83        
Core16: 64.68        Core17: 63.43        
Core18: 53.95        Core19: 67.86        
Core20: 40.48        Core21: 20.54        
Core22: 22.82        Core23: 43.48        
Core24: 58.59        Core25: 67.71        
Core26: 74.08        Core27: 51.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.67
Socket1: 52.45
DDR read Latency(ns)
Socket0: 343.01
Socket1: 330.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.25        Core1: 22.77        
Core2: 52.94        Core3: 48.36        
Core4: 69.44        Core5: 77.47        
Core6: 62.16        Core7: 21.76        
Core8: 22.31        Core9: 63.10        
Core10: 40.83        Core11: 76.44        
Core12: 68.28        Core13: 48.87        
Core14: 22.40        Core15: 23.32        
Core16: 67.01        Core17: 61.96        
Core18: 53.91        Core19: 67.78        
Core20: 39.70        Core21: 20.18        
Core22: 22.58        Core23: 44.11        
Core24: 58.58        Core25: 67.44        
Core26: 73.89        Core27: 54.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.42
Socket1: 52.01
DDR read Latency(ns)
Socket0: 346.01
Socket1: 331.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.34        Core1: 23.51        
Core2: 52.89        Core3: 48.61        
Core4: 68.92        Core5: 77.88        
Core6: 61.74        Core7: 21.37        
Core8: 21.65        Core9: 72.46        
Core10: 40.21        Core11: 76.44        
Core12: 68.26        Core13: 60.21        
Core14: 22.75        Core15: 23.32        
Core16: 67.98        Core17: 62.25        
Core18: 53.40        Core19: 67.27        
Core20: 40.02        Core21: 19.25        
Core22: 22.33        Core23: 43.80        
Core24: 57.69        Core25: 66.70        
Core26: 73.31        Core27: 56.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.79
Socket1: 52.02
DDR read Latency(ns)
Socket0: 342.98
Socket1: 334.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.49        Core1: 21.58        
Core2: 52.72        Core3: 48.32        
Core4: 68.90        Core5: 77.17        
Core6: 60.60        Core7: 22.01        
Core8: 22.35        Core9: 61.65        
Core10: 38.72        Core11: 76.20        
Core12: 68.09        Core13: 48.57        
Core14: 22.29        Core15: 24.37        
Core16: 59.94        Core17: 60.62        
Core18: 54.37        Core19: 68.22        
Core20: 39.64        Core21: 19.77        
Core22: 23.24        Core23: 43.16        
Core24: 58.03        Core25: 68.01        
Core26: 74.22        Core27: 54.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.63
Socket1: 51.85
DDR read Latency(ns)
Socket0: 341.95
Socket1: 331.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.67        Core1: 23.32        
Core2: 52.66        Core3: 48.31        
Core4: 69.16        Core5: 77.41        
Core6: 59.40        Core7: 21.71        
Core8: 22.65        Core9: 63.21        
Core10: 39.27        Core11: 76.47        
Core12: 68.42        Core13: 62.12        
Core14: 23.35        Core15: 23.54        
Core16: 64.55        Core17: 63.01        
Core18: 53.91        Core19: 67.57        
Core20: 40.29        Core21: 19.63        
Core22: 22.97        Core23: 44.00        
Core24: 41.99        Core25: 67.44        
Core26: 73.66        Core27: 52.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.47
Socket1: 52.08
DDR read Latency(ns)
Socket0: 342.99
Socket1: 330.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.72        Core1: 22.80        
Core2: 53.37        Core3: 48.07        
Core4: 69.54        Core5: 77.59        
Core6: 61.59        Core7: 22.03        
Core8: 22.50        Core9: 37.51        
Core10: 40.43        Core11: 75.37        
Core12: 68.08        Core13: 60.50        
Core14: 22.30        Core15: 24.75        
Core16: 63.65        Core17: 58.26        
Core18: 55.86        Core19: 67.86        
Core20: 39.60        Core21: 20.17        
Core22: 22.52        Core23: 43.44        
Core24: 58.57        Core25: 67.86        
Core26: 73.92        Core27: 48.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.87
Socket1: 52.11
DDR read Latency(ns)
Socket0: 344.58
Socket1: 332.02
