Analysis & Synthesis report for tron
Thu Oct 06 22:23:39 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |tron|PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver
 12. State Machine - |tron|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 13. State Machine - |tron|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 14. State Machine - |tron|controlPath:p1|player2
 15. State Machine - |tron|controlPath:p1|player1
 16. State Machine - |tron|controlPath:p1|next
 17. User-Specified and Inferred Latches
 18. Logic Cells Representing Combinational Loops
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated
 25. Source assignments for collision:col1|altsyncram:altsyncram_component|altsyncram_evo1:auto_generated
 26. Source assignments for collisionBackup:col2|altsyncram:altsyncram_component|altsyncram_tph1:auto_generated
 27. Source assignments for p1:player1win|altsyncram:altsyncram_component|altsyncram_guf1:auto_generated
 28. Source assignments for p2:player2win|altsyncram:altsyncram_component|altsyncram_iuf1:auto_generated
 29. Parameter Settings for User Entity Instance: vga_adapter:VGA
 30. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 31. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 32. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 33. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 34. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 35. Parameter Settings for User Entity Instance: directionControl:c1
 36. Parameter Settings for User Entity Instance: controlPath:p1
 37. Parameter Settings for User Entity Instance: dataPath:p2
 38. Parameter Settings for User Entity Instance: collision:col1|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: collisionBackup:col2|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: p1:player1win|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: p2:player2win|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: PS2_Demo:ps2|PS2_Controller:PS2
 43. Parameter Settings for User Entity Instance: PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 44. Parameter Settings for Inferred Entity Instance: drawWinner:draw1|lpm_divide:Div0
 45. Parameter Settings for Inferred Entity Instance: drawWinner:draw1|lpm_divide:Mod0
 46. Parameter Settings for Inferred Entity Instance: clearField:clear1|lpm_divide:Mod1
 47. Parameter Settings for Inferred Entity Instance: clearField:clear1|lpm_divide:Mod0
 48. Parameter Settings for Inferred Entity Instance: clearField:clear1|lpm_divide:Div0
 49. altsyncram Parameter Settings by Entity Instance
 50. altpll Parameter Settings by Entity Instance
 51. Port Connectivity Checks: "PS2_Demo:ps2|PS2_Controller:PS2"
 52. Port Connectivity Checks: "PS2_Demo:ps2"
 53. Port Connectivity Checks: "delayCounter3:d3"
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages
 57. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Oct 06 22:23:39 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; tron                                        ;
; Top-level Entity Name           ; tron                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 338                                         ;
; Total pins                      ; 90                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 96,512                                      ;
; Total DSP Blocks                ; 12                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; tron               ; tron               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+--------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                              ; Library ;
+--------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; PS2_Demo.v                           ; yes             ; User Verilog HDL File                  ; D:/Drive/ECE/Year 2/ECE241/project/PS2_Demo.v                             ;         ;
; PS2_Controller.v                     ; yes             ; User Verilog HDL File                  ; D:/Drive/ECE/Year 2/ECE241/project/PS2_Controller.v                       ;         ;
; Altera_UP_PS2_Data_In.v              ; yes             ; User Verilog HDL File                  ; D:/Drive/ECE/Year 2/ECE241/project/Altera_UP_PS2_Data_In.v                ;         ;
; Altera_UP_PS2_Command_Out.v          ; yes             ; User Verilog HDL File                  ; D:/Drive/ECE/Year 2/ECE241/project/Altera_UP_PS2_Command_Out.v            ;         ;
; vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File             ; D:/Drive/ECE/Year 2/ECE241/project/vga_adapter/vga_pll.v                  ;         ;
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File                  ; D:/Drive/ECE/Year 2/ECE241/project/vga_adapter/vga_controller.v           ;         ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File                  ; D:/Drive/ECE/Year 2/ECE241/project/vga_adapter/vga_address_translator.v   ;         ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File                  ; D:/Drive/ECE/Year 2/ECE241/project/vga_adapter/vga_adapter.v              ;         ;
; tron.v                               ; yes             ; User Verilog HDL File                  ; D:/Drive/ECE/Year 2/ECE241/project/tron.v                                 ;         ;
; collision.v                          ; yes             ; User Wizard-Generated File             ; D:/Drive/ECE/Year 2/ECE241/project/collision.v                            ;         ;
; collisionBackup.v                    ; yes             ; User Wizard-Generated File             ; D:/Drive/ECE/Year 2/ECE241/project/collisionBackup.v                      ;         ;
; p1.v                                 ; yes             ; User Wizard-Generated File             ; D:/Drive/ECE/Year 2/ECE241/project/p1.v                                   ;         ;
; p2.v                                 ; yes             ; User Wizard-Generated File             ; D:/Drive/ECE/Year 2/ECE241/project/p2.v                                   ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal160.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc        ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                           ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                           ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                         ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_e6n1.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/altsyncram_e6n1.tdf                 ;         ;
; troninitialize.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Drive/ECE/Year 2/ECE241/project/troninitialize.mif                     ;         ;
; db/decode_7la.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/decode_7la.tdf                      ;         ;
; db/decode_01a.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/decode_01a.tdf                      ;         ;
; db/mux_ifb.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/mux_ifb.tdf                         ;         ;
; altpll.tdf                           ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/altpll_80u.tdf                      ;         ;
; db/altsyncram_evo1.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/altsyncram_evo1.tdf                 ;         ;
; collisioninitialize.mif              ; yes             ; Auto-Found Memory Initialization File  ; D:/Drive/ECE/Year 2/ECE241/project/collisioninitialize.mif                ;         ;
; db/decode_5la.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/decode_5la.tdf                      ;         ;
; db/decode_u0a.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/decode_u0a.tdf                      ;         ;
; db/mux_efb.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/mux_efb.tdf                         ;         ;
; db/altsyncram_tph1.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/altsyncram_tph1.tdf                 ;         ;
; db/altsyncram_guf1.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/altsyncram_guf1.tdf                 ;         ;
; p11.mif                              ; yes             ; Auto-Found Memory Initialization File  ; D:/Drive/ECE/Year 2/ECE241/project/p11.mif                                ;         ;
; db/altsyncram_iuf1.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/altsyncram_iuf1.tdf                 ;         ;
; p22.mif                              ; yes             ; Auto-Found Memory Initialization File  ; D:/Drive/ECE/Year 2/ECE241/project/p22.mif                                ;         ;
; lpm_divide.tdf                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                      ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                  ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_fbm.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/lpm_divide_fbm.tdf                  ;         ;
; db/sign_div_unsign_llh.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/sign_div_unsign_llh.tdf             ;         ;
; db/alt_u_div_gve.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/alt_u_div_gve.tdf                   ;         ;
; db/lpm_divide_i3m.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/lpm_divide_i3m.tdf                  ;         ;
; db/lpm_divide_o3m.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/lpm_divide_o3m.tdf                  ;         ;
; db/sign_div_unsign_rlh.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/sign_div_unsign_rlh.tdf             ;         ;
; db/alt_u_div_sve.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/alt_u_div_sve.tdf                   ;         ;
; db/lpm_divide_p3m.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/lpm_divide_p3m.tdf                  ;         ;
; db/sign_div_unsign_slh.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/sign_div_unsign_slh.tdf             ;         ;
; db/alt_u_div_uve.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/alt_u_div_uve.tdf                   ;         ;
; db/lpm_divide_lbm.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Drive/ECE/Year 2/ECE241/project/db/lpm_divide_lbm.tdf                  ;         ;
+--------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 799            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1439           ;
;     -- 7 input functions                    ; 15             ;
;     -- 6 input functions                    ; 139            ;
;     -- 5 input functions                    ; 152            ;
;     -- 4 input functions                    ; 205            ;
;     -- <=3 input functions                  ; 928            ;
;                                             ;                ;
; Dedicated logic registers                   ; 338            ;
;                                             ;                ;
; I/O pins                                    ; 90             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 96512          ;
;                                             ;                ;
; Total DSP Blocks                            ; 12             ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 225            ;
; Total fan-out                               ; 6575           ;
; Average fan-out                             ; 3.30           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Entity Name               ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |tron                                                   ; 1439 (48)         ; 338 (0)      ; 96512             ; 12         ; 90   ; 0            ; |tron                                                                                                                   ; tron                      ; work         ;
;    |PS2_Demo:ps2|                                       ; 109 (1)           ; 98 (8)       ; 0                 ; 0          ; 0    ; 0            ; |tron|PS2_Demo:ps2                                                                                                      ; PS2_Demo                  ; work         ;
;       |PS2_Controller:PS2|                              ; 108 (6)           ; 90 (5)       ; 0                 ; 0          ; 0    ; 0            ; |tron|PS2_Demo:ps2|PS2_Controller:PS2                                                                                   ; PS2_Controller            ; work         ;
;          |Altera_UP_PS2_Command_Out:PS2_Command_Out|    ; 86 (86)           ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |tron|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out                                         ; Altera_UP_PS2_Command_Out ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|            ; 16 (16)           ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |tron|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                 ; Altera_UP_PS2_Data_In     ; work         ;
;    |clearField:clear1|                                  ; 495 (56)          ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |tron|clearField:clear1                                                                                                 ; clearField                ; work         ;
;       |lpm_divide:Div0|                                 ; 136 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|clearField:clear1|lpm_divide:Div0                                                                                 ; lpm_divide                ; work         ;
;          |lpm_divide_lbm:auto_generated|                ; 136 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|clearField:clear1|lpm_divide:Div0|lpm_divide_lbm:auto_generated                                                   ; lpm_divide_lbm            ; work         ;
;             |sign_div_unsign_rlh:divider|               ; 136 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|clearField:clear1|lpm_divide:Div0|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider                       ; sign_div_unsign_rlh       ; work         ;
;                |alt_u_div_sve:divider|                  ; 136 (136)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|clearField:clear1|lpm_divide:Div0|lpm_divide_lbm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_sve:divider ; alt_u_div_sve             ; work         ;
;       |lpm_divide:Mod0|                                 ; 155 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|clearField:clear1|lpm_divide:Mod0                                                                                 ; lpm_divide                ; work         ;
;          |lpm_divide_p3m:auto_generated|                ; 155 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|clearField:clear1|lpm_divide:Mod0|lpm_divide_p3m:auto_generated                                                   ; lpm_divide_p3m            ; work         ;
;             |sign_div_unsign_slh:divider|               ; 155 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|clearField:clear1|lpm_divide:Mod0|lpm_divide_p3m:auto_generated|sign_div_unsign_slh:divider                       ; sign_div_unsign_slh       ; work         ;
;                |alt_u_div_uve:divider|                  ; 155 (155)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|clearField:clear1|lpm_divide:Mod0|lpm_divide_p3m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_uve:divider ; alt_u_div_uve             ; work         ;
;       |lpm_divide:Mod1|                                 ; 148 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|clearField:clear1|lpm_divide:Mod1                                                                                 ; lpm_divide                ; work         ;
;          |lpm_divide_o3m:auto_generated|                ; 148 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|clearField:clear1|lpm_divide:Mod1|lpm_divide_o3m:auto_generated                                                   ; lpm_divide_o3m            ; work         ;
;             |sign_div_unsign_rlh:divider|               ; 148 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|clearField:clear1|lpm_divide:Mod1|lpm_divide_o3m:auto_generated|sign_div_unsign_rlh:divider                       ; sign_div_unsign_rlh       ; work         ;
;                |alt_u_div_sve:divider|                  ; 148 (148)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|clearField:clear1|lpm_divide:Mod1|lpm_divide_o3m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_sve:divider ; alt_u_div_sve             ; work         ;
;    |collision:col1|                                     ; 3 (0)             ; 1 (0)        ; 16384             ; 0          ; 0    ; 0            ; |tron|collision:col1                                                                                                    ; collision                 ; work         ;
;       |altsyncram:altsyncram_component|                 ; 3 (0)             ; 1 (0)        ; 16384             ; 0          ; 0    ; 0            ; |tron|collision:col1|altsyncram:altsyncram_component                                                                    ; altsyncram                ; work         ;
;          |altsyncram_evo1:auto_generated|               ; 3 (0)             ; 1 (1)        ; 16384             ; 0          ; 0    ; 0            ; |tron|collision:col1|altsyncram:altsyncram_component|altsyncram_evo1:auto_generated                                     ; altsyncram_evo1           ; work         ;
;             |decode_5la:decode3|                        ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|collision:col1|altsyncram:altsyncram_component|altsyncram_evo1:auto_generated|decode_5la:decode3                  ; decode_5la                ; work         ;
;             |mux_efb:mux2|                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|collision:col1|altsyncram:altsyncram_component|altsyncram_evo1:auto_generated|mux_efb:mux2                        ; mux_efb                   ; work         ;
;    |collisionBackup:col2|                               ; 0 (0)             ; 1 (0)        ; 16384             ; 0          ; 0    ; 0            ; |tron|collisionBackup:col2                                                                                              ; collisionBackup           ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)             ; 1 (0)        ; 16384             ; 0          ; 0    ; 0            ; |tron|collisionBackup:col2|altsyncram:altsyncram_component                                                              ; altsyncram                ; work         ;
;          |altsyncram_tph1:auto_generated|               ; 0 (0)             ; 1 (1)        ; 16384             ; 0          ; 0    ; 0            ; |tron|collisionBackup:col2|altsyncram:altsyncram_component|altsyncram_tph1:auto_generated                               ; altsyncram_tph1           ; work         ;
;    |controlPath:p1|                                     ; 58 (58)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |tron|controlPath:p1                                                                                                    ; controlPath               ; work         ;
;    |dataPath:p2|                                        ; 355 (355)         ; 67 (67)      ; 0                 ; 12         ; 0    ; 0            ; |tron|dataPath:p2                                                                                                       ; dataPath                  ; work         ;
;    |delayCounter1:d1|                                   ; 29 (29)           ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |tron|delayCounter1:d1                                                                                                  ; delayCounter1             ; work         ;
;    |delayCounter2:d2|                                   ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |tron|delayCounter2:d2                                                                                                  ; delayCounter2             ; work         ;
;    |directionControl:c1|                                ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|directionControl:c1                                                                                               ; directionControl          ; work         ;
;    |drawWinner:draw1|                                   ; 169 (20)          ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |tron|drawWinner:draw1                                                                                                  ; drawWinner                ; work         ;
;       |lpm_divide:Div0|                                 ; 72 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|drawWinner:draw1|lpm_divide:Div0                                                                                  ; lpm_divide                ; work         ;
;          |lpm_divide_fbm:auto_generated|                ; 72 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|drawWinner:draw1|lpm_divide:Div0|lpm_divide_fbm:auto_generated                                                    ; lpm_divide_fbm            ; work         ;
;             |sign_div_unsign_llh:divider|               ; 72 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|drawWinner:draw1|lpm_divide:Div0|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider                        ; sign_div_unsign_llh       ; work         ;
;                |alt_u_div_gve:divider|                  ; 72 (72)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|drawWinner:draw1|lpm_divide:Div0|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider  ; alt_u_div_gve             ; work         ;
;       |lpm_divide:Mod0|                                 ; 77 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|drawWinner:draw1|lpm_divide:Mod0                                                                                  ; lpm_divide                ; work         ;
;          |lpm_divide_i3m:auto_generated|                ; 77 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|drawWinner:draw1|lpm_divide:Mod0|lpm_divide_i3m:auto_generated                                                    ; lpm_divide_i3m            ; work         ;
;             |sign_div_unsign_llh:divider|               ; 77 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|drawWinner:draw1|lpm_divide:Mod0|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                        ; sign_div_unsign_llh       ; work         ;
;                |alt_u_div_gve:divider|                  ; 77 (77)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|drawWinner:draw1|lpm_divide:Mod0|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider  ; alt_u_div_gve             ; work         ;
;    |hexDecoder:h0|                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|hexDecoder:h0                                                                                                     ; hexDecoder                ; work         ;
;    |hexDecoder:h1|                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|hexDecoder:h1                                                                                                     ; hexDecoder                ; work         ;
;    |hexDecoder:h4|                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|hexDecoder:h4                                                                                                     ; hexDecoder                ; work         ;
;    |hexDecoder:h5|                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|hexDecoder:h5                                                                                                     ; hexDecoder                ; work         ;
;    |p1:player1win|                                      ; 0 (0)             ; 0 (0)        ; 3072              ; 0          ; 0    ; 0            ; |tron|p1:player1win                                                                                                     ; p1                        ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)             ; 0 (0)        ; 3072              ; 0          ; 0    ; 0            ; |tron|p1:player1win|altsyncram:altsyncram_component                                                                     ; altsyncram                ; work         ;
;          |altsyncram_guf1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 3072              ; 0          ; 0    ; 0            ; |tron|p1:player1win|altsyncram:altsyncram_component|altsyncram_guf1:auto_generated                                      ; altsyncram_guf1           ; work         ;
;    |p2:player2win|                                      ; 0 (0)             ; 0 (0)        ; 3072              ; 0          ; 0    ; 0            ; |tron|p2:player2win                                                                                                     ; p2                        ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)             ; 0 (0)        ; 3072              ; 0          ; 0    ; 0            ; |tron|p2:player2win|altsyncram:altsyncram_component                                                                     ; altsyncram                ; work         ;
;          |altsyncram_iuf1:auto_generated|               ; 0 (0)             ; 0 (0)        ; 3072              ; 0          ; 0    ; 0            ; |tron|p2:player2win|altsyncram:altsyncram_component|altsyncram_iuf1:auto_generated                                      ; altsyncram_iuf1           ; work         ;
;    |resetCounter1:d4|                                   ; 31 (31)           ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |tron|resetCounter1:d4                                                                                                  ; resetCounter1             ; work         ;
;    |scoreCounter:score12|                               ; 23 (23)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |tron|scoreCounter:score12                                                                                              ; scoreCounter              ; work         ;
;    |vga_adapter:VGA|                                    ; 72 (5)            ; 30 (0)       ; 57600             ; 0          ; 0    ; 0            ; |tron|vga_adapter:VGA                                                                                                   ; vga_adapter               ; work         ;
;       |altsyncram:VideoMemory|                          ; 9 (0)             ; 4 (0)        ; 57600             ; 0          ; 0    ; 0            ; |tron|vga_adapter:VGA|altsyncram:VideoMemory                                                                            ; altsyncram                ; work         ;
;          |altsyncram_e6n1:auto_generated|               ; 9 (0)             ; 4 (4)        ; 57600             ; 0          ; 0    ; 0            ; |tron|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated                                             ; altsyncram_e6n1           ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated|decode_01a:rden_decode_b                    ; decode_01a                ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated|decode_7la:decode2                          ; decode_7la                ; work         ;
;             |mux_ifb:mux3|                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated|mux_ifb:mux3                                ; mux_ifb                   ; work         ;
;       |vga_address_translator:user_input_translator|    ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|vga_adapter:VGA|vga_address_translator:user_input_translator                                                      ; vga_address_translator    ; work         ;
;       |vga_controller:controller|                       ; 42 (32)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |tron|vga_adapter:VGA|vga_controller:controller                                                                         ; vga_controller            ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                            ; vga_address_translator    ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|vga_adapter:VGA|vga_pll:mypll                                                                                     ; vga_pll                   ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                             ; altpll                    ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |tron|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                   ; altpll_80u                ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; Name                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                        ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; collision:col1|altsyncram:altsyncram_component|altsyncram_evo1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port      ; 16384        ; 1            ; --           ; --           ; 16384 ; ../collisionInitialize.mif ;
; collisionBackup:col2|altsyncram:altsyncram_component|altsyncram_tph1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 16384        ; 1            ; --           ; --           ; 16384 ; ../collisionInitialize.mif ;
; p1:player1win|altsyncram:altsyncram_component|altsyncram_guf1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 1024         ; 3            ; --           ; --           ; 3072  ; ../p11.mif                 ;
; p2:player2win|altsyncram:altsyncram_component|altsyncram_iuf1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 1024         ; 3            ; --           ; --           ; 3072  ; ../p22.mif                 ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; tronInitialize.mif         ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 12          ;
; Total number of DSP blocks      ; 12          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 12          ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+----------------------------+-------------------+
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |tron|collision:col1       ; collision.v       ;
; Altera ; ROM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |tron|collisionBackup:col2 ; collisionBackup.v ;
; Altera ; ROM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |tron|p1:player1win        ; p1.v              ;
; Altera ; ROM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |tron|p2:player2win        ; p2.v              ;
+--------+--------------+---------+--------------+--------------+----------------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tron|PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tron|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tron|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                                 ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |tron|controlPath:p1|player2                                  ;
+----------------+----------------+---------------+---------------+-------------+
; Name           ; player2.right2 ; player2.left2 ; player2.down2 ; player2.up2 ;
+----------------+----------------+---------------+---------------+-------------+
; player2.up2    ; 0              ; 0             ; 0             ; 0           ;
; player2.down2  ; 0              ; 0             ; 1             ; 1           ;
; player2.left2  ; 0              ; 1             ; 0             ; 1           ;
; player2.right2 ; 1              ; 0             ; 0             ; 1           ;
+----------------+----------------+---------------+---------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |tron|controlPath:p1|player1                                  ;
+----------------+----------------+---------------+---------------+-------------+
; Name           ; player1.right1 ; player1.left1 ; player1.down1 ; player1.up1 ;
+----------------+----------------+---------------+---------------+-------------+
; player1.right1 ; 0              ; 0             ; 0             ; 0           ;
; player1.left1  ; 1              ; 1             ; 0             ; 0           ;
; player1.down1  ; 1              ; 0             ; 1             ; 0           ;
; player1.up1    ; 1              ; 0             ; 0             ; 1           ;
+----------------+----------------+---------------+---------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tron|controlPath:p1|next                                                                                                                                                                                                                                       ;
+------------------+----------------+------------------+-----------------+----------------+-----------------+-------------+-------------+-----------------+----------+------------+------------+-------------+-------------+------------+------------+----------+-----------------+
; Name             ; next.winCheck1 ; next.winnerFound ; next.updateRam2 ; next.winCheck2 ; next.updateRam1 ; next.check2 ; next.check1 ; next.startGame1 ; next.up1 ; next.down1 ; next.left1 ; next.right2 ; next.right1 ; next.left2 ; next.down2 ; next.up2 ; next.startGame2 ;
+------------------+----------------+------------------+-----------------+----------------+-----------------+-------------+-------------+-----------------+----------+------------+------------+-------------+-------------+------------+------------+----------+-----------------+
; next.startGame2  ; 0              ; 0                ; 0               ; 0              ; 0               ; 0           ; 0           ; 0               ; 0        ; 0          ; 0          ; 0           ; 0           ; 0          ; 0          ; 0        ; 0               ;
; next.up2         ; 0              ; 0                ; 0               ; 0              ; 0               ; 0           ; 0           ; 0               ; 0        ; 0          ; 0          ; 0           ; 0           ; 0          ; 0          ; 1        ; 1               ;
; next.down2       ; 0              ; 0                ; 0               ; 0              ; 0               ; 0           ; 0           ; 0               ; 0        ; 0          ; 0          ; 0           ; 0           ; 0          ; 1          ; 0        ; 1               ;
; next.left2       ; 0              ; 0                ; 0               ; 0              ; 0               ; 0           ; 0           ; 0               ; 0        ; 0          ; 0          ; 0           ; 0           ; 1          ; 0          ; 0        ; 1               ;
; next.right1      ; 0              ; 0                ; 0               ; 0              ; 0               ; 0           ; 0           ; 0               ; 0        ; 0          ; 0          ; 0           ; 1           ; 0          ; 0          ; 0        ; 1               ;
; next.right2      ; 0              ; 0                ; 0               ; 0              ; 0               ; 0           ; 0           ; 0               ; 0        ; 0          ; 0          ; 1           ; 0           ; 0          ; 0          ; 0        ; 1               ;
; next.left1       ; 0              ; 0                ; 0               ; 0              ; 0               ; 0           ; 0           ; 0               ; 0        ; 0          ; 1          ; 0           ; 0           ; 0          ; 0          ; 0        ; 1               ;
; next.down1       ; 0              ; 0                ; 0               ; 0              ; 0               ; 0           ; 0           ; 0               ; 0        ; 1          ; 0          ; 0           ; 0           ; 0          ; 0          ; 0        ; 1               ;
; next.up1         ; 0              ; 0                ; 0               ; 0              ; 0               ; 0           ; 0           ; 0               ; 1        ; 0          ; 0          ; 0           ; 0           ; 0          ; 0          ; 0        ; 1               ;
; next.startGame1  ; 0              ; 0                ; 0               ; 0              ; 0               ; 0           ; 0           ; 1               ; 0        ; 0          ; 0          ; 0           ; 0           ; 0          ; 0          ; 0        ; 1               ;
; next.check1      ; 0              ; 0                ; 0               ; 0              ; 0               ; 0           ; 1           ; 0               ; 0        ; 0          ; 0          ; 0           ; 0           ; 0          ; 0          ; 0        ; 1               ;
; next.check2      ; 0              ; 0                ; 0               ; 0              ; 0               ; 1           ; 0           ; 0               ; 0        ; 0          ; 0          ; 0           ; 0           ; 0          ; 0          ; 0        ; 1               ;
; next.updateRam1  ; 0              ; 0                ; 0               ; 0              ; 1               ; 0           ; 0           ; 0               ; 0        ; 0          ; 0          ; 0           ; 0           ; 0          ; 0          ; 0        ; 1               ;
; next.winCheck2   ; 0              ; 0                ; 0               ; 1              ; 0               ; 0           ; 0           ; 0               ; 0        ; 0          ; 0          ; 0           ; 0           ; 0          ; 0          ; 0        ; 1               ;
; next.updateRam2  ; 0              ; 0                ; 1               ; 0              ; 0               ; 0           ; 0           ; 0               ; 0        ; 0          ; 0          ; 0           ; 0           ; 0          ; 0          ; 0        ; 1               ;
; next.winnerFound ; 0              ; 1                ; 0               ; 0              ; 0               ; 0           ; 0           ; 0               ; 0        ; 0          ; 0          ; 0           ; 0           ; 0          ; 0          ; 0        ; 1               ;
; next.winCheck1   ; 1              ; 0                ; 0               ; 0              ; 0               ; 0           ; 0           ; 0               ; 0        ; 0          ; 0          ; 0           ; 0           ; 0          ; 0          ; 0        ; 1               ;
+------------------+----------------+------------------+-----------------+----------------+-----------------+-------------+-------------+-----------------+----------+------------+------------+-------------+-------------+------------+------------+----------+-----------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; scoreCounter:score12|p1score[4]                    ; dataPath:p2|winner1 ; yes                    ;
; scoreCounter:score12|p1score[5]                    ; dataPath:p2|winner1 ; yes                    ;
; scoreCounter:score12|p1score[6]                    ; dataPath:p2|winner1 ; yes                    ;
; scoreCounter:score12|p1score[7]                    ; dataPath:p2|winner1 ; yes                    ;
; scoreCounter:score12|p1score[0]                    ; dataPath:p2|winner1 ; yes                    ;
; scoreCounter:score12|p1score[1]                    ; dataPath:p2|winner1 ; yes                    ;
; scoreCounter:score12|p1score[2]                    ; dataPath:p2|winner1 ; yes                    ;
; scoreCounter:score12|p1score[3]                    ; dataPath:p2|winner1 ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; controlPath:p1|present~1                               ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Register name                                                                                                              ; Reason for Removal                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; drawWinner:draw1|xOut[5,6]                                                                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; drawWinner:draw1|xOut[7]                                                                                                   ; Stuck at VCC due to stuck port data_in                                                               ;
; dataPath:p2|colourOut1[1]                                                                                                  ; Stuck at GND due to stuck port data_in                                                               ;
; dataPath:p2|colourOut1[0]                                                                                                  ; Stuck at VCC due to stuck port data_in                                                               ;
; dataPath:p2|colourOut2[2]                                                                                                  ; Stuck at VCC due to stuck port data_in                                                               ;
; dataPath:p2|colourOut2[0,1]                                                                                                ; Stuck at GND due to stuck port data_in                                                               ;
; dataPath:p2|colourOut1[2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Demo:ps2|PS2_Controller:PS2|idle_counter[0..7]                                                                         ; Lost fanout                                                                                          ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                ; Merged with PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                   ; Stuck at GND due to stuck port data_in                                                               ;
; dataPath:p2|colourOut[1]                                                                                                   ; Stuck at GND due to stuck port data_in                                                               ;
; controlPath:p1|next.right2                                                                                                 ; Lost fanout                                                                                          ;
; PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver~2                                                                        ; Lost fanout                                                                                          ;
; PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver~3                                                                        ; Lost fanout                                                                                          ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                              ; Lost fanout                                                                                          ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                              ; Lost fanout                                                                                          ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                              ; Lost fanout                                                                                          ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                         ; Lost fanout                                                                                          ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                         ; Lost fanout                                                                                          ;
; controlPath:p1|player2~6                                                                                                   ; Lost fanout                                                                                          ;
; controlPath:p1|player1~6                                                                                                   ; Lost fanout                                                                                          ;
; controlPath:p1|next~10                                                                                                     ; Lost fanout                                                                                          ;
; controlPath:p1|next~11                                                                                                     ; Lost fanout                                                                                          ;
; controlPath:p1|next~12                                                                                                     ; Lost fanout                                                                                          ;
; controlPath:p1|next~13                                                                                                     ; Lost fanout                                                                                          ;
; controlPath:p1|next~14                                                                                                     ; Lost fanout                                                                                          ;
; PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                  ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                  ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                 ; Lost fanout                                                                                          ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                    ; Lost fanout                                                                                          ;
; PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                 ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE               ; Stuck at GND due to stuck port data_in                                                               ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT   ; Lost fanout                                                                                          ;
; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; Lost fanout                                                                                          ;
; Total Number of Removed Registers = 50                                                                                     ;                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                        ;
+---------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                     ;
+---------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; PS2_Demo:ps2|PS2_Controller:PS2|idle_counter[3]                           ; Lost Fanouts              ; PS2_Demo:ps2|PS2_Controller:PS2|idle_counter[4],                                                                           ;
;                                                                           ;                           ; PS2_Demo:ps2|PS2_Controller:PS2|idle_counter[5],                                                                           ;
;                                                                           ;                           ; PS2_Demo:ps2|PS2_Controller:PS2|idle_counter[6],                                                                           ;
;                                                                           ;                           ; PS2_Demo:ps2|PS2_Controller:PS2|idle_counter[7]                                                                            ;
; PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver~2                       ; Lost Fanouts              ; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                ;
;                                                                           ;                           ; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                   ;
;                                                                           ;                           ; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,  ;
;                                                                           ;                           ; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
; PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; Stuck at GND              ; PS2_Demo:ps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                ;
;                                                                           ; due to stuck port data_in ; PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ;
; dataPath:p2|colourOut1[1]                                                 ; Stuck at GND              ; dataPath:p2|colourOut[1]                                                                                                   ;
;                                                                           ; due to stuck port data_in ;                                                                                                                            ;
+---------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 338   ;
; Number of registers using Synchronous Clear  ; 176   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 28    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 205   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; dataPath:p2|yOut1[5]                    ; 6       ;
; dataPath:p2|yOut2[5]                    ; 5       ;
; dataPath:p2|yOut1[4]                    ; 6       ;
; dataPath:p2|yOut2[4]                    ; 5       ;
; dataPath:p2|yOut2[3]                    ; 5       ;
; dataPath:p2|yOut1[3]                    ; 6       ;
; dataPath:p2|xOut2[6]                    ; 5       ;
; dataPath:p2|xOut1[5]                    ; 6       ;
; dataPath:p2|xOut1[3]                    ; 6       ;
; dataPath:p2|xOut2[4]                    ; 5       ;
; dataPath:p2|yOut1[2]                    ; 7       ;
; dataPath:p2|yOut2[2]                    ; 6       ;
; Total number of inverted registers = 12 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |tron|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[5]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |tron|PS2_Demo:ps2|last_data_received[1]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |tron|delayCounter2:d2|count[1]                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |tron|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[1]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |tron|drawWinner:draw1|colourOut[1]                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tron|clearField:clear1|colourOut[1]                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |tron|vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                 ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |tron|delayCounter1:d1|count[15]                                                                            ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |tron|resetCounter1:d4|count[22]                                                                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |tron|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1] ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |tron|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |tron|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |tron|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                       ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |tron|PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1]         ;
; 32:1               ; 3 bits    ; 63 LEs        ; 39 LEs               ; 24 LEs                 ; Yes        ; |tron|dataPath:p2|writeEn1                                                                                  ;
; 32:1               ; 14 bits   ; 294 LEs       ; 126 LEs              ; 168 LEs                ; Yes        ; |tron|dataPath:p2|colAddress[5]                                                                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |tron|dataPath:p2|yOut1[0]                                                                                  ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |tron|dataPath:p2|xOut1[2]                                                                                  ;
; 13:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |tron|dataPath:p2|yOut2[0]                                                                                  ;
; 13:1               ; 6 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |tron|dataPath:p2|xOut2[0]                                                                                  ;
; 16:1               ; 7 bits    ; 70 LEs        ; 28 LEs               ; 42 LEs                 ; Yes        ; |tron|dataPath:p2|yOut[6]                                                                                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |tron|dataPath:p2|xOut[2]                                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |tron|dataPath:p2|yOut1[4]                                                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |tron|dataPath:p2|xOut1[3]                                                                                  ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |tron|dataPath:p2|yOut2[5]                                                                                  ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |tron|dataPath:p2|xOut2[6]                                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |tron|dataPath:p2|Mux12                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tron|dataPath:p2|Mux2                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |tron|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated|mux_ifb:mux3|result_node[2]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |tron|xFinal[7]                                                                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |tron|xFinal[0]                                                                                             ;
; 32:1               ; 4 bits    ; 84 LEs        ; 16 LEs               ; 68 LEs                 ; No         ; |tron|controlPath:p1|Selector4                                                                              ;
; 32:1               ; 4 bits    ; 84 LEs        ; 16 LEs               ; 68 LEs                 ; No         ; |tron|controlPath:p1|Selector3                                                                              ;
; 11:1               ; 5 bits    ; 35 LEs        ; 30 LEs               ; 5 LEs                  ; No         ; |tron|controlPath:p1|present                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for collision:col1|altsyncram:altsyncram_component|altsyncram_evo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for collisionBackup:col2|altsyncram:altsyncram_component|altsyncram_tph1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for p1:player1win|altsyncram:altsyncram_component|altsyncram_guf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for p2:player2win|altsyncram:altsyncram_component|altsyncram_iuf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA  ;
+-------------------------+--------------------+----------------+
; Parameter Name          ; Value              ; Type           ;
+-------------------------+--------------------+----------------+
; BITS_PER_COLOUR_CHANNEL ; 1                  ; Signed Integer ;
; MONOCHROME              ; FALSE              ; String         ;
; RESOLUTION              ; 160x120            ; String         ;
; BACKGROUND_IMAGE        ; tronInitialize.mif ; String         ;
+-------------------------+--------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; tronInitialize.mif   ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_e6n1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: directionControl:c1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; moveUp1        ; 00001 ; Unsigned Binary                         ;
; moveDown1      ; 00010 ; Unsigned Binary                         ;
; moveLeft1      ; 00100 ; Unsigned Binary                         ;
; moveRight1     ; 01000 ; Unsigned Binary                         ;
; moveUp2        ; 00011 ; Unsigned Binary                         ;
; moveDown2      ; 00110 ; Unsigned Binary                         ;
; moveLeft2      ; 01100 ; Unsigned Binary                         ;
; moveRight2     ; 11000 ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlPath:p1 ;
+----------------+--------+-----------------------------------+
; Parameter Name ; Value  ; Type                              ;
+----------------+--------+-----------------------------------+
; moveUp1        ; 000001 ; Unsigned Binary                   ;
; moveDown1      ; 000010 ; Unsigned Binary                   ;
; moveLeft1      ; 000100 ; Unsigned Binary                   ;
; moveRight1     ; 001000 ; Unsigned Binary                   ;
; moveUp2        ; 000011 ; Unsigned Binary                   ;
; moveDown2      ; 000110 ; Unsigned Binary                   ;
; moveLeft2      ; 001100 ; Unsigned Binary                   ;
; moveRight2     ; 011000 ; Unsigned Binary                   ;
; startGame1     ; 01111  ; Unsigned Binary                   ;
; startGame2     ; 00000  ; Unsigned Binary                   ;
; up1            ; 01110  ; Unsigned Binary                   ;
; down1          ; 01101  ; Unsigned Binary                   ;
; left1          ; 01011  ; Unsigned Binary                   ;
; right1         ; 00111  ; Unsigned Binary                   ;
; up2            ; 00001  ; Unsigned Binary                   ;
; down2          ; 00010  ; Unsigned Binary                   ;
; left2          ; 00100  ; Unsigned Binary                   ;
; right2         ; 01000  ; Unsigned Binary                   ;
; check1         ; 10000  ; Unsigned Binary                   ;
; check2         ; 10001  ; Unsigned Binary                   ;
; winCheck1      ; 11111  ; Unsigned Binary                   ;
; winCheck2      ; 11000  ; Unsigned Binary                   ;
; winnerFound    ; 11110  ; Unsigned Binary                   ;
; updateRam1     ; 10101  ; Unsigned Binary                   ;
; updateRam2     ; 11010  ; Unsigned Binary                   ;
+----------------+--------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataPath:p2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; startGame1     ; 01111 ; Unsigned Binary                 ;
; startGame2     ; 00000 ; Unsigned Binary                 ;
; up1            ; 01110 ; Unsigned Binary                 ;
; down1          ; 01101 ; Unsigned Binary                 ;
; left1          ; 01011 ; Unsigned Binary                 ;
; right1         ; 00111 ; Unsigned Binary                 ;
; up2            ; 00001 ; Unsigned Binary                 ;
; down2          ; 00010 ; Unsigned Binary                 ;
; left2          ; 00100 ; Unsigned Binary                 ;
; right2         ; 01000 ; Unsigned Binary                 ;
; check1         ; 10000 ; Unsigned Binary                 ;
; check2         ; 10001 ; Unsigned Binary                 ;
; winCheck1      ; 11111 ; Unsigned Binary                 ;
; winCheck2      ; 11000 ; Unsigned Binary                 ;
; winnerFound    ; 11110 ; Unsigned Binary                 ;
; updateRam1     ; 10101 ; Unsigned Binary                 ;
; updateRam2     ; 11010 ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: collision:col1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------+
; Parameter Name                     ; Value                      ; Type                      ;
+------------------------------------+----------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                   ;
; WIDTH_A                            ; 1                          ; Signed Integer            ;
; WIDTHAD_A                          ; 14                         ; Signed Integer            ;
; NUMWORDS_A                         ; 16384                      ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                   ;
; WIDTH_B                            ; 1                          ; Untyped                   ;
; WIDTHAD_B                          ; 1                          ; Untyped                   ;
; NUMWORDS_B                         ; 1                          ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                   ;
; BYTE_SIZE                          ; 8                          ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                  ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                   ;
; INIT_FILE                          ; ../collisionInitialize.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_evo1            ; Untyped                   ;
+------------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: collisionBackup:col2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------+
; Parameter Name                     ; Value                      ; Type                            ;
+------------------------------------+----------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                         ;
; WIDTH_A                            ; 1                          ; Signed Integer                  ;
; WIDTHAD_A                          ; 14                         ; Signed Integer                  ;
; NUMWORDS_A                         ; 16384                      ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                         ;
; WIDTH_B                            ; 1                          ; Untyped                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                         ;
; INIT_FILE                          ; ../collisionInitialize.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_tph1            ; Untyped                         ;
+------------------------------------+----------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p1:player1win|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 3                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; ../p11.mif           ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_guf1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p2:player2win|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 3                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; ../p22.mif           ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_iuf1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Demo:ps2|PS2_Controller:PS2 ;
+------------------+-------+---------------------------------------------------+
; Parameter Name   ; Value ; Type                                              ;
+------------------+-------+---------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                    ;
+------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                             ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                             ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                            ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                             ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                             ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                            ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                             ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                             ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                            ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                            ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                            ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                            ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                            ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                            ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                            ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                            ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                            ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: drawWinner:draw1|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                 ;
; LPM_WIDTHD             ; 5              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_fbm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: drawWinner:draw1|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                 ;
; LPM_WIDTHD             ; 5              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: clearField:clear1|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_o3m ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: clearField:clear1|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_p3m ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: clearField:clear1|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_lbm ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 5                                                    ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 3                                                    ;
;     -- NUMWORDS_A                         ; 19200                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 3                                                    ;
;     -- NUMWORDS_B                         ; 19200                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; collision:col1|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                          ;
;     -- WIDTH_A                            ; 1                                                    ;
;     -- NUMWORDS_A                         ; 16384                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; collisionBackup:col2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 1                                                    ;
;     -- NUMWORDS_A                         ; 16384                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; p1:player1win|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 3                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; p2:player2win|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 3                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Demo:ps2|PS2_Controller:PS2"                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Demo:ps2"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; enter ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "delayCounter3:d3"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 338                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 113                         ;
;     ENA CLR           ; 8                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 74                          ;
;     SCLR              ; 82                          ;
;     plain             ; 41                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 1446                        ;
;     arith             ; 671                         ;
;         0 data inputs ; 80                          ;
;         1 data inputs ; 350                         ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 123                         ;
;         4 data inputs ; 79                          ;
;         5 data inputs ; 16                          ;
;     extend            ; 15                          ;
;         7 data inputs ; 15                          ;
;     normal            ; 714                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 164                         ;
;         3 data inputs ; 137                         ;
;         4 data inputs ; 126                         ;
;         5 data inputs ; 136                         ;
;         6 data inputs ; 139                         ;
;     shared            ; 46                          ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 1                           ;
; arriav_mac            ; 12                          ;
; boundary_port         ; 90                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 19                          ;
;                       ;                             ;
; Max LUT depth         ; 20.00                       ;
; Average LUT depth     ; 7.58                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Oct 06 22:23:23 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tron -c tron
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file ps2_demo.v
    Info (12023): Found entity 1: PS2_Demo File: D:/Drive/ECE/Year 2/ECE241/project/PS2_Demo.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: D:/Drive/ECE/Year 2/ECE241/project/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: D:/Drive/ECE/Year 2/ECE241/project/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: D:/Drive/ECE/Year 2/ECE241/project/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: D:/Drive/ECE/Year 2/ECE241/project/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: D:/Drive/ECE/Year 2/ECE241/project/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: D:/Drive/ECE/Year 2/ECE241/project/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: D:/Drive/ECE/Year 2/ECE241/project/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: D:/Drive/ECE/Year 2/ECE241/project/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 12 design units, including 12 entities, in source file tron.v
    Info (12023): Found entity 1: tron File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 1
    Info (12023): Found entity 2: directionControl File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 187
    Info (12023): Found entity 3: controlPath File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 212
    Info (12023): Found entity 4: dataPath File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 385
    Info (12023): Found entity 5: delayCounter2 File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 640
    Info (12023): Found entity 6: delayCounter1 File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 660
    Info (12023): Found entity 7: delayCounter3 File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 680
    Info (12023): Found entity 8: resetCounter1 File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 701
    Info (12023): Found entity 9: clearField File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 721
    Info (12023): Found entity 10: drawWinner File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 786
    Info (12023): Found entity 11: scoreCounter File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 817
    Info (12023): Found entity 12: hexDecoder File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 850
Info (12021): Found 1 design units, including 1 entities, in source file collision.v
    Info (12023): Found entity 1: collision File: D:/Drive/ECE/Year 2/ECE241/project/collision.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file collisionbackup.v
    Info (12023): Found entity 1: collisionBackup File: D:/Drive/ECE/Year 2/ECE241/project/collisionBackup.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file p1.v
    Info (12023): Found entity 1: p1 File: D:/Drive/ECE/Year 2/ECE241/project/p1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file p2.v
    Info (12023): Found entity 1: p2 File: D:/Drive/ECE/Year 2/ECE241/project/p2.v Line: 40
Info (12127): Elaborating entity "tron" for the top level hierarchy
Warning (10034): Output port "LEDR[4..1]" at tron.v(40) has no driver File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 40
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 141
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: D:/Drive/ECE/Year 2/ECE241/project/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: D:/Drive/ECE/Year 2/ECE241/project/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: D:/Drive/ECE/Year 2/ECE241/project/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: D:/Drive/ECE/Year 2/ECE241/project/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "tronInitialize.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e6n1.tdf
    Info (12023): Found entity 1: altsyncram_e6n1 File: D:/Drive/ECE/Year 2/ECE241/project/db/altsyncram_e6n1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_e6n1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: D:/Drive/ECE/Year 2/ECE241/project/db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated|decode_7la:decode2" File: D:/Drive/ECE/Year 2/ECE241/project/db/altsyncram_e6n1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: D:/Drive/ECE/Year 2/ECE241/project/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated|decode_01a:rden_decode_b" File: D:/Drive/ECE/Year 2/ECE241/project/db/altsyncram_e6n1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: D:/Drive/ECE/Year 2/ECE241/project/db/mux_ifb.tdf Line: 23
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_e6n1:auto_generated|mux_ifb:mux3" File: D:/Drive/ECE/Year 2/ECE241/project/db/altsyncram_e6n1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: D:/Drive/ECE/Year 2/ECE241/project/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: D:/Drive/ECE/Year 2/ECE241/project/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: D:/Drive/ECE/Year 2/ECE241/project/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: D:/Drive/ECE/Year 2/ECE241/project/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: D:/Drive/ECE/Year 2/ECE241/project/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: D:/Drive/ECE/Year 2/ECE241/project/vga_adapter/vga_adapter.v Line: 252
Info (12128): Elaborating entity "directionControl" for hierarchy "directionControl:c1" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 149
Info (12128): Elaborating entity "controlPath" for hierarchy "controlPath:p1" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 150
Warning (10036): Verilog HDL or VHDL warning at tron.v(221): object "resetCount" assigned a value but never read File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 221
Info (12128): Elaborating entity "dataPath" for hierarchy "dataPath:p2" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 151
Info (12128): Elaborating entity "delayCounter1" for hierarchy "delayCounter1:d1" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 152
Warning (10230): Verilog HDL assignment warning at tron.v(677): truncated value with size 32 to match size of target (1) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 677
Info (12128): Elaborating entity "delayCounter2" for hierarchy "delayCounter2:d2" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 153
Warning (10230): Verilog HDL assignment warning at tron.v(657): truncated value with size 32 to match size of target (1) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 657
Info (12128): Elaborating entity "delayCounter3" for hierarchy "delayCounter3:d3" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 154
Warning (10230): Verilog HDL assignment warning at tron.v(697): truncated value with size 32 to match size of target (1) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 697
Info (12128): Elaborating entity "resetCounter1" for hierarchy "resetCounter1:d4" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 155
Warning (10230): Verilog HDL assignment warning at tron.v(718): truncated value with size 32 to match size of target (1) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 718
Info (12128): Elaborating entity "collision" for hierarchy "collision:col1" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 156
Info (12128): Elaborating entity "altsyncram" for hierarchy "collision:col1|altsyncram:altsyncram_component" File: D:/Drive/ECE/Year 2/ECE241/project/collision.v Line: 86
Info (12130): Elaborated megafunction instantiation "collision:col1|altsyncram:altsyncram_component" File: D:/Drive/ECE/Year 2/ECE241/project/collision.v Line: 86
Info (12133): Instantiated megafunction "collision:col1|altsyncram:altsyncram_component" with the following parameter: File: D:/Drive/ECE/Year 2/ECE241/project/collision.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../collisionInitialize.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_evo1.tdf
    Info (12023): Found entity 1: altsyncram_evo1 File: D:/Drive/ECE/Year 2/ECE241/project/db/altsyncram_evo1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_evo1" for hierarchy "collision:col1|altsyncram:altsyncram_component|altsyncram_evo1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: D:/Drive/ECE/Year 2/ECE241/project/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "collision:col1|altsyncram:altsyncram_component|altsyncram_evo1:auto_generated|decode_5la:decode3" File: D:/Drive/ECE/Year 2/ECE241/project/db/altsyncram_evo1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: D:/Drive/ECE/Year 2/ECE241/project/db/decode_u0a.tdf Line: 23
Info (12128): Elaborating entity "decode_u0a" for hierarchy "collision:col1|altsyncram:altsyncram_component|altsyncram_evo1:auto_generated|decode_u0a:rden_decode" File: D:/Drive/ECE/Year 2/ECE241/project/db/altsyncram_evo1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_efb.tdf
    Info (12023): Found entity 1: mux_efb File: D:/Drive/ECE/Year 2/ECE241/project/db/mux_efb.tdf Line: 23
Info (12128): Elaborating entity "mux_efb" for hierarchy "collision:col1|altsyncram:altsyncram_component|altsyncram_evo1:auto_generated|mux_efb:mux2" File: D:/Drive/ECE/Year 2/ECE241/project/db/altsyncram_evo1.tdf Line: 46
Info (12128): Elaborating entity "collisionBackup" for hierarchy "collisionBackup:col2" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 157
Info (12128): Elaborating entity "altsyncram" for hierarchy "collisionBackup:col2|altsyncram:altsyncram_component" File: D:/Drive/ECE/Year 2/ECE241/project/collisionBackup.v Line: 82
Info (12130): Elaborated megafunction instantiation "collisionBackup:col2|altsyncram:altsyncram_component" File: D:/Drive/ECE/Year 2/ECE241/project/collisionBackup.v Line: 82
Info (12133): Instantiated megafunction "collisionBackup:col2|altsyncram:altsyncram_component" with the following parameter: File: D:/Drive/ECE/Year 2/ECE241/project/collisionBackup.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../collisionInitialize.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tph1.tdf
    Info (12023): Found entity 1: altsyncram_tph1 File: D:/Drive/ECE/Year 2/ECE241/project/db/altsyncram_tph1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_tph1" for hierarchy "collisionBackup:col2|altsyncram:altsyncram_component|altsyncram_tph1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "drawWinner" for hierarchy "drawWinner:draw1" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 158
Warning (10230): Verilog HDL assignment warning at tron.v(800): truncated value with size 32 to match size of target (10) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 800
Warning (10230): Verilog HDL assignment warning at tron.v(805): truncated value with size 10 to match size of target (8) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 805
Warning (10230): Verilog HDL assignment warning at tron.v(806): truncated value with size 10 to match size of target (7) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 806
Info (12128): Elaborating entity "p1" for hierarchy "p1:player1win" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 162
Info (12128): Elaborating entity "altsyncram" for hierarchy "p1:player1win|altsyncram:altsyncram_component" File: D:/Drive/ECE/Year 2/ECE241/project/p1.v Line: 82
Info (12130): Elaborated megafunction instantiation "p1:player1win|altsyncram:altsyncram_component" File: D:/Drive/ECE/Year 2/ECE241/project/p1.v Line: 82
Info (12133): Instantiated megafunction "p1:player1win|altsyncram:altsyncram_component" with the following parameter: File: D:/Drive/ECE/Year 2/ECE241/project/p1.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../p11.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_guf1.tdf
    Info (12023): Found entity 1: altsyncram_guf1 File: D:/Drive/ECE/Year 2/ECE241/project/db/altsyncram_guf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_guf1" for hierarchy "p1:player1win|altsyncram:altsyncram_component|altsyncram_guf1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "p2" for hierarchy "p2:player2win" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 166
Info (12128): Elaborating entity "altsyncram" for hierarchy "p2:player2win|altsyncram:altsyncram_component" File: D:/Drive/ECE/Year 2/ECE241/project/p2.v Line: 82
Info (12130): Elaborated megafunction instantiation "p2:player2win|altsyncram:altsyncram_component" File: D:/Drive/ECE/Year 2/ECE241/project/p2.v Line: 82
Info (12133): Instantiated megafunction "p2:player2win|altsyncram:altsyncram_component" with the following parameter: File: D:/Drive/ECE/Year 2/ECE241/project/p2.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../p22.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iuf1.tdf
    Info (12023): Found entity 1: altsyncram_iuf1 File: D:/Drive/ECE/Year 2/ECE241/project/db/altsyncram_iuf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_iuf1" for hierarchy "p2:player2win|altsyncram:altsyncram_component|altsyncram_iuf1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "clearField" for hierarchy "clearField:clear1" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 167
Warning (10230): Verilog HDL assignment warning at tron.v(744): truncated value with size 14 to match size of target (8) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 744
Warning (10230): Verilog HDL assignment warning at tron.v(745): truncated value with size 14 to match size of target (7) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 745
Warning (10230): Verilog HDL assignment warning at tron.v(751): truncated value with size 14 to match size of target (8) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 751
Warning (10230): Verilog HDL assignment warning at tron.v(752): truncated value with size 14 to match size of target (7) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 752
Warning (10230): Verilog HDL assignment warning at tron.v(758): truncated value with size 14 to match size of target (8) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 758
Warning (10230): Verilog HDL assignment warning at tron.v(759): truncated value with size 14 to match size of target (7) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 759
Warning (10230): Verilog HDL assignment warning at tron.v(765): truncated value with size 14 to match size of target (8) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 765
Warning (10230): Verilog HDL assignment warning at tron.v(766): truncated value with size 14 to match size of target (7) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 766
Warning (10230): Verilog HDL assignment warning at tron.v(772): truncated value with size 14 to match size of target (8) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 772
Warning (10230): Verilog HDL assignment warning at tron.v(773): truncated value with size 14 to match size of target (7) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 773
Warning (10230): Verilog HDL assignment warning at tron.v(779): truncated value with size 14 to match size of target (8) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 779
Warning (10230): Verilog HDL assignment warning at tron.v(780): truncated value with size 14 to match size of target (7) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 780
Info (12128): Elaborating entity "PS2_Demo" for hierarchy "PS2_Demo:ps2" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 178
Warning (10230): Verilog HDL assignment warning at PS2_Demo.v(37): truncated value with size 32 to match size of target (1) File: D:/Drive/ECE/Year 2/ECE241/project/PS2_Demo.v Line: 37
Warning (10230): Verilog HDL assignment warning at PS2_Demo.v(38): truncated value with size 32 to match size of target (1) File: D:/Drive/ECE/Year 2/ECE241/project/PS2_Demo.v Line: 38
Warning (10230): Verilog HDL assignment warning at PS2_Demo.v(39): truncated value with size 32 to match size of target (1) File: D:/Drive/ECE/Year 2/ECE241/project/PS2_Demo.v Line: 39
Warning (10230): Verilog HDL assignment warning at PS2_Demo.v(40): truncated value with size 32 to match size of target (1) File: D:/Drive/ECE/Year 2/ECE241/project/PS2_Demo.v Line: 40
Warning (10230): Verilog HDL assignment warning at PS2_Demo.v(41): truncated value with size 32 to match size of target (1) File: D:/Drive/ECE/Year 2/ECE241/project/PS2_Demo.v Line: 41
Warning (10230): Verilog HDL assignment warning at PS2_Demo.v(42): truncated value with size 32 to match size of target (1) File: D:/Drive/ECE/Year 2/ECE241/project/PS2_Demo.v Line: 42
Warning (10230): Verilog HDL assignment warning at PS2_Demo.v(43): truncated value with size 32 to match size of target (1) File: D:/Drive/ECE/Year 2/ECE241/project/PS2_Demo.v Line: 43
Warning (10230): Verilog HDL assignment warning at PS2_Demo.v(44): truncated value with size 32 to match size of target (1) File: D:/Drive/ECE/Year 2/ECE241/project/PS2_Demo.v Line: 44
Warning (10230): Verilog HDL assignment warning at PS2_Demo.v(45): truncated value with size 32 to match size of target (1) File: D:/Drive/ECE/Year 2/ECE241/project/PS2_Demo.v Line: 45
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Demo:ps2|PS2_Controller:PS2" File: D:/Drive/ECE/Year 2/ECE241/project/PS2_Demo.v Line: 102
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: D:/Drive/ECE/Year 2/ECE241/project/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Demo:ps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: D:/Drive/ECE/Year 2/ECE241/project/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "scoreCounter" for hierarchy "scoreCounter:score12" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 180
Warning (10230): Verilog HDL assignment warning at tron.v(836): truncated value with size 32 to match size of target (8) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 836
Warning (10230): Verilog HDL assignment warning at tron.v(839): truncated value with size 32 to match size of target (8) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 839
Warning (10240): Verilog HDL Always Construct warning at tron.v(825): inferring latch(es) for variable "p1score", which holds its previous value in one or more paths through the always construct File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 825
Info (10041): Inferred latch for "p1score[0]" at tron.v(835) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 835
Info (10041): Inferred latch for "p1score[1]" at tron.v(835) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 835
Info (10041): Inferred latch for "p1score[2]" at tron.v(835) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 835
Info (10041): Inferred latch for "p1score[3]" at tron.v(835) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 835
Info (10041): Inferred latch for "p1score[4]" at tron.v(835) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 835
Info (10041): Inferred latch for "p1score[5]" at tron.v(835) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 835
Info (10041): Inferred latch for "p1score[6]" at tron.v(835) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 835
Info (10041): Inferred latch for "p1score[7]" at tron.v(835) File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 835
Info (12128): Elaborating entity "hexDecoder" for hierarchy "hexDecoder:h1" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 181
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "drawWinner:draw1|Div0" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 806
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "drawWinner:draw1|Mod0" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 805
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "clearField:clear1|Mod1" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 779
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "clearField:clear1|Mod0" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 770
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "clearField:clear1|Div0" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 780
Info (12130): Elaborated megafunction instantiation "drawWinner:draw1|lpm_divide:Div0" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 806
Info (12133): Instantiated megafunction "drawWinner:draw1|lpm_divide:Div0" with the following parameter: File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 806
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf
    Info (12023): Found entity 1: lpm_divide_fbm File: D:/Drive/ECE/Year 2/ECE241/project/db/lpm_divide_fbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: D:/Drive/ECE/Year 2/ECE241/project/db/sign_div_unsign_llh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info (12023): Found entity 1: alt_u_div_gve File: D:/Drive/ECE/Year 2/ECE241/project/db/alt_u_div_gve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "drawWinner:draw1|lpm_divide:Mod0" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 805
Info (12133): Instantiated megafunction "drawWinner:draw1|lpm_divide:Mod0" with the following parameter: File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 805
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf
    Info (12023): Found entity 1: lpm_divide_i3m File: D:/Drive/ECE/Year 2/ECE241/project/db/lpm_divide_i3m.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "clearField:clear1|lpm_divide:Mod1" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 779
Info (12133): Instantiated megafunction "clearField:clear1|lpm_divide:Mod1" with the following parameter: File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 779
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_o3m.tdf
    Info (12023): Found entity 1: lpm_divide_o3m File: D:/Drive/ECE/Year 2/ECE241/project/db/lpm_divide_o3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: D:/Drive/ECE/Year 2/ECE241/project/db/sign_div_unsign_rlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf
    Info (12023): Found entity 1: alt_u_div_sve File: D:/Drive/ECE/Year 2/ECE241/project/db/alt_u_div_sve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "clearField:clear1|lpm_divide:Mod0" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 770
Info (12133): Instantiated megafunction "clearField:clear1|lpm_divide:Mod0" with the following parameter: File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 770
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_p3m.tdf
    Info (12023): Found entity 1: lpm_divide_p3m File: D:/Drive/ECE/Year 2/ECE241/project/db/lpm_divide_p3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: D:/Drive/ECE/Year 2/ECE241/project/db/sign_div_unsign_slh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info (12023): Found entity 1: alt_u_div_uve File: D:/Drive/ECE/Year 2/ECE241/project/db/alt_u_div_uve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "clearField:clear1|lpm_divide:Div0" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 780
Info (12133): Instantiated megafunction "clearField:clear1|lpm_divide:Div0" with the following parameter: File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 780
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf
    Info (12023): Found entity 1: lpm_divide_lbm File: D:/Drive/ECE/Year 2/ECE241/project/db/lpm_divide_lbm.tdf Line: 25
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 40
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 40
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 40
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 40
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 35
Info (286030): Timing-Driven Synthesis is running
Info (17049): 27 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file D:/Drive/ECE/Year 2/ECE241/project/output_files/tron.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/Drive/ECE/Year 2/ECE241/project/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 26
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 25
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 25
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 25
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 25
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 25
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 25
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 25
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 25
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 25
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/Drive/ECE/Year 2/ECE241/project/tron.v Line: 25
Info (21057): Implemented 1614 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 73 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1492 logic cells
    Info (21064): Implemented 19 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 440 warnings
    Info: Peak virtual memory: 958 megabytes
    Info: Processing ended: Thu Oct 06 22:23:39 2016
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Drive/ECE/Year 2/ECE241/project/output_files/tron.map.smsg.


