Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 24 18:55:11 2023
| Host         : LaMatrix running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (82)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (164)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (82)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: PS2CLK (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: divball/enciende_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hsyncb_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (164)
--------------------------------------------------
 There are 164 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.408        0.000                      0                  134        0.193        0.000                      0                  134        3.750        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.408        0.000                      0                  134        0.193        0.000                      0                  134        3.750        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 2.809ns (49.798%)  route 2.832ns (50.202%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.637     5.158    clkFPGA_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.518     5.676 f  hcnt_reg[5]/Q
                         net (fo=21, routed)          1.774     7.451    hcnt_reg[5]
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.124     7.575 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.575    hcnt[0]_i_17_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.125 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.125    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.396 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          1.057     9.453    ltOp
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.373     9.826 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.826    hcnt[0]_i_5_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.359 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    hcnt_reg[0]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.476 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    hcnt_reg[4]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.799 r  hcnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.799    hcnt_reg[8]_i_1_n_6
    SLICE_X2Y42          FDCE                                         r  hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.518    14.859    clkFPGA_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  hcnt_reg[9]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.109    15.207    hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 2.801ns (49.727%)  route 2.832ns (50.273%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.637     5.158    clkFPGA_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.518     5.676 f  hcnt_reg[5]/Q
                         net (fo=21, routed)          1.774     7.451    hcnt_reg[5]
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.124     7.575 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.575    hcnt[0]_i_17_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.125 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.125    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.396 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          1.057     9.453    ltOp
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.373     9.826 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.826    hcnt[0]_i_5_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.359 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    hcnt_reg[0]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.476 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    hcnt_reg[4]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.791 r  hcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.791    hcnt_reg[8]_i_1_n_4
    SLICE_X2Y42          FDCE                                         r  hcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.518    14.859    clkFPGA_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  hcnt_reg[11]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.109    15.207    hcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 2.725ns (49.039%)  route 2.832ns (50.961%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.637     5.158    clkFPGA_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.518     5.676 f  hcnt_reg[5]/Q
                         net (fo=21, routed)          1.774     7.451    hcnt_reg[5]
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.124     7.575 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.575    hcnt[0]_i_17_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.125 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.125    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.396 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          1.057     9.453    ltOp
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.373     9.826 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.826    hcnt[0]_i_5_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.359 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    hcnt_reg[0]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.476 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    hcnt_reg[4]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.715 r  hcnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.715    hcnt_reg[8]_i_1_n_5
    SLICE_X2Y42          FDCE                                         r  hcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.518    14.859    clkFPGA_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  hcnt_reg[10]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.109    15.207    hcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 2.705ns (48.855%)  route 2.832ns (51.145%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.637     5.158    clkFPGA_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.518     5.676 f  hcnt_reg[5]/Q
                         net (fo=21, routed)          1.774     7.451    hcnt_reg[5]
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.124     7.575 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.575    hcnt[0]_i_17_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.125 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.125    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.396 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          1.057     9.453    ltOp
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.373     9.826 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.826    hcnt[0]_i_5_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.359 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    hcnt_reg[0]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.476 r  hcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    hcnt_reg[4]_i_1_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.695 r  hcnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.695    hcnt_reg[8]_i_1_n_7
    SLICE_X2Y42          FDCE                                         r  hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.518    14.859    clkFPGA_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  hcnt_reg[8]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.109    15.207    hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 2.692ns (48.735%)  route 2.832ns (51.265%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.637     5.158    clkFPGA_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.518     5.676 f  hcnt_reg[5]/Q
                         net (fo=21, routed)          1.774     7.451    hcnt_reg[5]
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.124     7.575 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.575    hcnt[0]_i_17_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.125 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.125    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.396 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          1.057     9.453    ltOp
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.373     9.826 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.826    hcnt[0]_i_5_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.359 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    hcnt_reg[0]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.682 r  hcnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.682    hcnt_reg[4]_i_1_n_6
    SLICE_X2Y41          FDCE                                         r  hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.518    14.859    clkFPGA_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  hcnt_reg[5]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X2Y41          FDCE (Setup_fdce_C_D)        0.109    15.232    hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 2.684ns (48.660%)  route 2.832ns (51.340%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.637     5.158    clkFPGA_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.518     5.676 f  hcnt_reg[5]/Q
                         net (fo=21, routed)          1.774     7.451    hcnt_reg[5]
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.124     7.575 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.575    hcnt[0]_i_17_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.125 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.125    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.396 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          1.057     9.453    ltOp
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.373     9.826 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.826    hcnt[0]_i_5_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.359 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    hcnt_reg[0]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.674 r  hcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.674    hcnt_reg[4]_i_1_n_4
    SLICE_X2Y41          FDCE                                         r  hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.518    14.859    clkFPGA_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  hcnt_reg[7]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X2Y41          FDCE (Setup_fdce_C_D)        0.109    15.232    hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 2.608ns (47.943%)  route 2.832ns (52.057%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.637     5.158    clkFPGA_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.518     5.676 f  hcnt_reg[5]/Q
                         net (fo=21, routed)          1.774     7.451    hcnt_reg[5]
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.124     7.575 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.575    hcnt[0]_i_17_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.125 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.125    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.396 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          1.057     9.453    ltOp
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.373     9.826 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.826    hcnt[0]_i_5_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.359 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    hcnt_reg[0]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.598 r  hcnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.598    hcnt_reg[4]_i_1_n_5
    SLICE_X2Y41          FDCE                                         r  hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.518    14.859    clkFPGA_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  hcnt_reg[6]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X2Y41          FDCE (Setup_fdce_C_D)        0.109    15.232    hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 2.588ns (47.751%)  route 2.832ns (52.249%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.637     5.158    clkFPGA_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.518     5.676 f  hcnt_reg[5]/Q
                         net (fo=21, routed)          1.774     7.451    hcnt_reg[5]
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.124     7.575 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.575    hcnt[0]_i_17_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.125 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.125    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.396 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          1.057     9.453    ltOp
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.373     9.826 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.826    hcnt[0]_i_5_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.359 r  hcnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    hcnt_reg[0]_i_1_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.578 r  hcnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.578    hcnt_reg[4]_i_1_n_7
    SLICE_X2Y41          FDCE                                         r  hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.518    14.859    clkFPGA_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  hcnt_reg[4]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X2Y41          FDCE (Setup_fdce_C_D)        0.109    15.232    hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 bar_v_fin_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 1.653ns (31.225%)  route 3.641ns (68.775%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.552     5.073    clkFPGA_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  bar_v_fin_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     5.591 r  bar_v_fin_reg[7]/Q
                         net (fo=9, routed)           1.399     6.991    bar_v_fin_reg_n_0_[7]
    SLICE_X4Y25          LUT4 (Prop_lut4_I1_O)        0.124     7.115 r  cont[0]_i_31/O
                         net (fo=1, routed)           0.000     7.115    cont[0]_i_31_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.516 r  cont_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.516    cont_reg[0]_i_14_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.673 r  cont_reg[0]_i_4/CO[1]
                         net (fo=3, routed)           1.124     8.797    leqOp
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.329     9.126 r  cont[2]_i_2/O
                         net (fo=2, routed)           1.118    10.243    sig_estado_ball1
    SLICE_X4Y24          LUT4 (Prop_lut4_I1_O)        0.124    10.367 r  cont[1]_i_1/O
                         net (fo=1, routed)           0.000    10.367    cont[1]_i_1_n_0
    SLICE_X4Y24          FDCE                                         r  cont_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.500    14.841    clkFPGA_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  cont_reg[1]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDCE (Setup_fdce_C_D)        0.029    15.095    cont_reg[1]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 2.479ns (46.678%)  route 2.832ns (53.322%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.637     5.158    clkFPGA_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.518     5.676 f  hcnt_reg[5]/Q
                         net (fo=21, routed)          1.774     7.451    hcnt_reg[5]
    SLICE_X0Y35          LUT2 (Prop_lut2_I1_O)        0.124     7.575 r  hcnt[0]_i_17/O
                         net (fo=1, routed)           0.000     7.575    hcnt[0]_i_17_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.125 r  hcnt_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.125    hcnt_reg[0]_i_7_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.396 r  hcnt_reg[0]_i_2/CO[0]
                         net (fo=13, routed)          1.057     9.453    ltOp
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.373     9.826 r  hcnt[0]_i_5/O
                         net (fo=1, routed)           0.000     9.826    hcnt[0]_i_5_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.469 r  hcnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.469    hcnt_reg[0]_i_1_n_4
    SLICE_X2Y40          FDCE                                         r  hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000    10.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.517    14.858    clkFPGA_IBUF_BUFG
    SLICE_X2Y40          FDCE                                         r  hcnt_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y40          FDCE (Setup_fdce_C_D)        0.109    15.206    hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  4.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 cont_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_ram/RAM_reg_0_7_6_6/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.128ns (29.830%)  route 0.301ns (70.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.580     1.463    clkFPGA_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.128     1.591 r  cont_reg[2]/Q
                         net (fo=20, routed)          0.301     1.892    m_ram/RAM_reg_0_7_6_6/A2
    SLICE_X2Y24          RAMS32                                       r  m_ram/RAM_reg_0_7_6_6/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     1.977    m_ram/RAM_reg_0_7_6_6/WCLK
    SLICE_X2Y24          RAMS32                                       r  m_ram/RAM_reg_0_7_6_6/SP/CLK
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y24          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.200     1.699    m_ram/RAM_reg_0_7_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 cont_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_ram/RAM_reg_0_7_7_7/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.128ns (29.830%)  route 0.301ns (70.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.580     1.463    clkFPGA_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.128     1.591 r  cont_reg[2]/Q
                         net (fo=20, routed)          0.301     1.892    m_ram/RAM_reg_0_7_7_7/A2
    SLICE_X2Y24          RAMS32                                       r  m_ram/RAM_reg_0_7_7_7/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     1.977    m_ram/RAM_reg_0_7_7_7/WCLK
    SLICE_X2Y24          RAMS32                                       r  m_ram/RAM_reg_0_7_7_7/SP/CLK
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y24          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.200     1.699    m_ram/RAM_reg_0_7_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 cont_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_ram/RAM_reg_0_7_8_8/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.128ns (29.830%)  route 0.301ns (70.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.580     1.463    clkFPGA_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.128     1.591 r  cont_reg[2]/Q
                         net (fo=20, routed)          0.301     1.892    m_ram/RAM_reg_0_7_8_8/A2
    SLICE_X2Y24          RAMS32                                       r  m_ram/RAM_reg_0_7_8_8/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     1.977    m_ram/RAM_reg_0_7_8_8/WCLK
    SLICE_X2Y24          RAMS32                                       r  m_ram/RAM_reg_0_7_8_8/SP/CLK
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y24          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.200     1.699    m_ram/RAM_reg_0_7_8_8/SP
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 cont_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_ram/RAM_reg_0_7_9_9/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.128ns (29.830%)  route 0.301ns (70.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.580     1.463    clkFPGA_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.128     1.591 r  cont_reg[2]/Q
                         net (fo=20, routed)          0.301     1.892    m_ram/RAM_reg_0_7_9_9/A2
    SLICE_X2Y24          RAMS32                                       r  m_ram/RAM_reg_0_7_9_9/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     1.977    m_ram/RAM_reg_0_7_9_9/WCLK
    SLICE_X2Y24          RAMS32                                       r  m_ram/RAM_reg_0_7_9_9/SP/CLK
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y24          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.200     1.699    m_ram/RAM_reg_0_7_9_9/SP
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_ram/RAM_reg_0_7_2_2/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.431%)  route 0.413ns (74.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.580     1.463    clkFPGA_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  cont_reg[1]/Q
                         net (fo=21, routed)          0.413     2.018    m_ram/RAM_reg_0_7_2_2/A1
    SLICE_X2Y23          RAMS32                                       r  m_ram/RAM_reg_0_7_2_2/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.851     1.978    m_ram/RAM_reg_0_7_2_2/WCLK
    SLICE_X2Y23          RAMS32                                       r  m_ram/RAM_reg_0_7_2_2/SP/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y23          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.809    m_ram/RAM_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_ram/RAM_reg_0_7_3_3/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.431%)  route 0.413ns (74.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.580     1.463    clkFPGA_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  cont_reg[1]/Q
                         net (fo=21, routed)          0.413     2.018    m_ram/RAM_reg_0_7_3_3/A1
    SLICE_X2Y23          RAMS32                                       r  m_ram/RAM_reg_0_7_3_3/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.851     1.978    m_ram/RAM_reg_0_7_3_3/WCLK
    SLICE_X2Y23          RAMS32                                       r  m_ram/RAM_reg_0_7_3_3/SP/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y23          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.809    m_ram/RAM_reg_0_7_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_ram/RAM_reg_0_7_4_4/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.431%)  route 0.413ns (74.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.580     1.463    clkFPGA_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  cont_reg[1]/Q
                         net (fo=21, routed)          0.413     2.018    m_ram/RAM_reg_0_7_4_4/A1
    SLICE_X2Y23          RAMS32                                       r  m_ram/RAM_reg_0_7_4_4/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.851     1.978    m_ram/RAM_reg_0_7_4_4/WCLK
    SLICE_X2Y23          RAMS32                                       r  m_ram/RAM_reg_0_7_4_4/SP/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y23          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.809    m_ram/RAM_reg_0_7_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_ram/RAM_reg_0_7_5_5/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.431%)  route 0.413ns (74.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.580     1.463    clkFPGA_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  cont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  cont_reg[1]/Q
                         net (fo=21, routed)          0.413     2.018    m_ram/RAM_reg_0_7_5_5/A1
    SLICE_X2Y23          RAMS32                                       r  m_ram/RAM_reg_0_7_5_5/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.851     1.978    m_ram/RAM_reg_0_7_5_5/WCLK
    SLICE_X2Y23          RAMS32                                       r  m_ram/RAM_reg_0_7_5_5/SP/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y23          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.809    m_ram/RAM_reg_0_7_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cont_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_ram/RAM_reg_0_7_2_2/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.384%)  route 0.414ns (74.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.585     1.468    clkFPGA_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  cont_reg[0]/Q
                         net (fo=22, routed)          0.414     2.024    m_ram/RAM_reg_0_7_2_2/A0
    SLICE_X2Y23          RAMS32                                       r  m_ram/RAM_reg_0_7_2_2/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.851     1.978    m_ram/RAM_reg_0_7_2_2/WCLK
    SLICE_X2Y23          RAMS32                                       r  m_ram/RAM_reg_0_7_2_2/SP/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y23          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.810    m_ram/RAM_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cont_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_ram/RAM_reg_0_7_3_3/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.384%)  route 0.414ns (74.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.585     1.468    clkFPGA_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  cont_reg[0]/Q
                         net (fo=22, routed)          0.414     2.024    m_ram/RAM_reg_0_7_3_3/A0
    SLICE_X2Y23          RAMS32                                       r  m_ram/RAM_reg_0_7_3_3/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkFPGA (IN)
                         net (fo=0)                   0.000     0.000    clkFPGA
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkFPGA_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkFPGA_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkFPGA_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.851     1.978    m_ram/RAM_reg_0_7_3_3/WCLK
    SLICE_X2Y23          RAMS32                                       r  m_ram/RAM_reg_0_7_3_3/SP/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y23          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.810    m_ram/RAM_reg_0_7_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkFPGA }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clkFPGA_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y24    FSM_sequential_estado_bar_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y28    bar_v_fin_reg[11]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X6Y25    bar_v_fin_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X6Y25    bar_v_fin_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y26    bar_v_fin_reg[3]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X6Y29    bar_v_fin_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y27    bar_v_fin_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y26    bar_v_ini_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y26    bar_v_ini_reg[2]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    m_ram/RAM_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    m_ram/RAM_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    m_ram/RAM_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    m_ram/RAM_reg_0_7_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y23    m_ram/RAM_reg_0_7_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y23    m_ram/RAM_reg_0_7_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y23    m_ram/RAM_reg_0_7_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y23    m_ram/RAM_reg_0_7_5_5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    m_ram/RAM_reg_0_7_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    m_ram/RAM_reg_0_7_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    m_ram/RAM_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    m_ram/RAM_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    m_ram/RAM_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    m_ram/RAM_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y23    m_ram/RAM_reg_0_7_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y23    m_ram/RAM_reg_0_7_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y23    m_ram/RAM_reg_0_7_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y23    m_ram/RAM_reg_0_7_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    m_ram/RAM_reg_0_7_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    m_ram/RAM_reg_0_7_7_7/SP/CLK



