vendor_name = ModelSim
source_file = 1, D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v
source_file = 1, D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v
source_file = 1, D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart.v
source_file = 1, D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/top_module.v
source_file = 1, D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Register_MUX.v
source_file = 1, D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/reg_16bit.v
source_file = 1, D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/processor.v
source_file = 1, D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/PC.v
source_file = 1, D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/IR.v
source_file = 1, D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Instruction_Rom.v
source_file = 1, D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/DRam_out_select.v
source_file = 1, D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/DRam_in_select.v
source_file = 1, D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Data_Ram.v
source_file = 1, D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Control_Unit.v
source_file = 1, D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/clock_divider.v
source_file = 1, D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/AR.v
source_file = 1, D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v
source_file = 1, D:/SystemVerilog/Final/DE10_LITE_Golden_Top.v
source_file = 1, D:/SystemVerilog/Final/db/Quartus_version.cbx.xml
design_name = ALU
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, ALU, 1
instance = comp, \c_bus[0]~output , c_bus[0]~output, ALU, 1
instance = comp, \c_bus[1]~output , c_bus[1]~output, ALU, 1
instance = comp, \c_bus[2]~output , c_bus[2]~output, ALU, 1
instance = comp, \c_bus[3]~output , c_bus[3]~output, ALU, 1
instance = comp, \c_bus[4]~output , c_bus[4]~output, ALU, 1
instance = comp, \c_bus[5]~output , c_bus[5]~output, ALU, 1
instance = comp, \c_bus[6]~output , c_bus[6]~output, ALU, 1
instance = comp, \c_bus[7]~output , c_bus[7]~output, ALU, 1
instance = comp, \c_bus[8]~output , c_bus[8]~output, ALU, 1
instance = comp, \c_bus[9]~output , c_bus[9]~output, ALU, 1
instance = comp, \c_bus[10]~output , c_bus[10]~output, ALU, 1
instance = comp, \c_bus[11]~output , c_bus[11]~output, ALU, 1
instance = comp, \c_bus[12]~output , c_bus[12]~output, ALU, 1
instance = comp, \c_bus[13]~output , c_bus[13]~output, ALU, 1
instance = comp, \c_bus[14]~output , c_bus[14]~output, ALU, 1
instance = comp, \c_bus[15]~output , c_bus[15]~output, ALU, 1
instance = comp, \z_flag~output , z_flag~output, ALU, 1
instance = comp, \a_bus[0]~input , a_bus[0]~input, ALU, 1
instance = comp, \op_code[0]~input , op_code[0]~input, ALU, 1
instance = comp, \Add1~3 , Add1~3, ALU, 1
instance = comp, \op_code[2]~input , op_code[2]~input, ALU, 1
instance = comp, \b_bus[0]~input , b_bus[0]~input, ALU, 1
instance = comp, \Add0~0 , Add0~0, ALU, 1
instance = comp, \Add1~4 , Add1~4, ALU, 1
instance = comp, \op_code[1]~input , op_code[1]~input, ALU, 1
instance = comp, \Mux0~0 , Mux0~0, ALU, 1
instance = comp, \Add1~1 , Add1~1, ALU, 1
instance = comp, \Mux0~2 , Mux0~2, ALU, 1
instance = comp, \Mux0~3 , Mux0~3, ALU, 1
instance = comp, \Decoder0~0 , Decoder0~0, ALU, 1
instance = comp, \op_code[3]~input , op_code[3]~input, ALU, 1
instance = comp, \a_bus[4]~input , a_bus[4]~input, ALU, 1
instance = comp, \Add1~0 , Add1~0, ALU, 1
instance = comp, \Mux0~1 , Mux0~1, ALU, 1
instance = comp, \Mux16~0 , Mux16~0, ALU, 1
instance = comp, \Mux16~0clkctrl , Mux16~0clkctrl, ALU, 1
instance = comp, \c_bus[0]$latch , c_bus[0]$latch, ALU, 1
instance = comp, \b_bus[1]~input , b_bus[1]~input, ALU, 1
instance = comp, \a_bus[1]~input , a_bus[1]~input, ALU, 1
instance = comp, \Add0~2 , Add0~2, ALU, 1
instance = comp, \Add1~6 , Add1~6, ALU, 1
instance = comp, \Mux1~2 , Mux1~2, ALU, 1
instance = comp, \Mux1~7 , Mux1~7, ALU, 1
instance = comp, \Mux1~4 , Mux1~4, ALU, 1
instance = comp, \Mux1~3 , Mux1~3, ALU, 1
instance = comp, \Mux1~5 , Mux1~5, ALU, 1
instance = comp, \a_bus[5]~input , a_bus[5]~input, ALU, 1
instance = comp, \Add1~5 , Add1~5, ALU, 1
instance = comp, \Mux1~6 , Mux1~6, ALU, 1
instance = comp, \c_bus[1]$latch , c_bus[1]$latch, ALU, 1
instance = comp, \a_bus[6]~input , a_bus[6]~input, ALU, 1
instance = comp, \b_bus[2]~input , b_bus[2]~input, ALU, 1
instance = comp, \a_bus[2]~input , a_bus[2]~input, ALU, 1
instance = comp, \Add0~4 , Add0~4, ALU, 1
instance = comp, \Mux2~0 , Mux2~0, ALU, 1
instance = comp, \c_bus~0 , c_bus~0, ALU, 1
instance = comp, \Mux2~6 , Mux2~6, ALU, 1
instance = comp, \Mux2~1 , Mux2~1, ALU, 1
instance = comp, \Add1~8 , Add1~8, ALU, 1
instance = comp, \Mux2~2 , Mux2~2, ALU, 1
instance = comp, \Mux2~3 , Mux2~3, ALU, 1
instance = comp, \Mux2~4 , Mux2~4, ALU, 1
instance = comp, \Mux2~5 , Mux2~5, ALU, 1
instance = comp, \Mux2~7 , Mux2~7, ALU, 1
instance = comp, \Mux2~8 , Mux2~8, ALU, 1
instance = comp, \Mux2~9 , Mux2~9, ALU, 1
instance = comp, \c_bus[2]$latch , c_bus[2]$latch, ALU, 1
instance = comp, \a_bus[7]~input , a_bus[7]~input, ALU, 1
instance = comp, \a_bus[3]~input , a_bus[3]~input, ALU, 1
instance = comp, \b_bus[3]~input , b_bus[3]~input, ALU, 1
instance = comp, \c_bus~1 , c_bus~1, ALU, 1
instance = comp, \Add0~6 , Add0~6, ALU, 1
instance = comp, \Mux3~2 , Mux3~2, ALU, 1
instance = comp, \Add1~10 , Add1~10, ALU, 1
instance = comp, \Mux3~0 , Mux3~0, ALU, 1
instance = comp, \Mux3~1 , Mux3~1, ALU, 1
instance = comp, \Mux3~3 , Mux3~3, ALU, 1
instance = comp, \Mux3~4 , Mux3~4, ALU, 1
instance = comp, \c_bus[3]$latch , c_bus[3]$latch, ALU, 1
instance = comp, \a_bus[8]~input , a_bus[8]~input, ALU, 1
instance = comp, \b_bus[4]~input , b_bus[4]~input, ALU, 1
instance = comp, \Mux4~0 , Mux4~0, ALU, 1
instance = comp, \Add1~12 , Add1~12, ALU, 1
instance = comp, \Mux4~1 , Mux4~1, ALU, 1
instance = comp, \c_bus~2 , c_bus~2, ALU, 1
instance = comp, \Mux4~2 , Mux4~2, ALU, 1
instance = comp, \Add0~8 , Add0~8, ALU, 1
instance = comp, \Mux4~3 , Mux4~3, ALU, 1
instance = comp, \Mux4~4 , Mux4~4, ALU, 1
instance = comp, \c_bus[4]$latch , c_bus[4]$latch, ALU, 1
instance = comp, \b_bus[5]~input , b_bus[5]~input, ALU, 1
instance = comp, \Mux5~0 , Mux5~0, ALU, 1
instance = comp, \Add1~14 , Add1~14, ALU, 1
instance = comp, \Mux5~1 , Mux5~1, ALU, 1
instance = comp, \c_bus~3 , c_bus~3, ALU, 1
instance = comp, \Add0~10 , Add0~10, ALU, 1
instance = comp, \Mux5~2 , Mux5~2, ALU, 1
instance = comp, \Mux5~3 , Mux5~3, ALU, 1
instance = comp, \a_bus[9]~input , a_bus[9]~input, ALU, 1
instance = comp, \Mux5~4 , Mux5~4, ALU, 1
instance = comp, \c_bus[5]$latch , c_bus[5]$latch, ALU, 1
instance = comp, \a_bus[10]~input , a_bus[10]~input, ALU, 1
instance = comp, \Add1~16 , Add1~16, ALU, 1
instance = comp, \Mux6~0 , Mux6~0, ALU, 1
instance = comp, \b_bus[6]~input , b_bus[6]~input, ALU, 1
instance = comp, \Mux6~1 , Mux6~1, ALU, 1
instance = comp, \c_bus~4 , c_bus~4, ALU, 1
instance = comp, \Mux6~2 , Mux6~2, ALU, 1
instance = comp, \Add0~12 , Add0~12, ALU, 1
instance = comp, \Mux6~3 , Mux6~3, ALU, 1
instance = comp, \Mux6~4 , Mux6~4, ALU, 1
instance = comp, \c_bus[6]$latch , c_bus[6]$latch, ALU, 1
instance = comp, \a_bus[11]~input , a_bus[11]~input, ALU, 1
instance = comp, \b_bus[7]~input , b_bus[7]~input, ALU, 1
instance = comp, \Add0~14 , Add0~14, ALU, 1
instance = comp, \c_bus~5 , c_bus~5, ALU, 1
instance = comp, \Mux7~2 , Mux7~2, ALU, 1
instance = comp, \Add1~18 , Add1~18, ALU, 1
instance = comp, \Mux7~0 , Mux7~0, ALU, 1
instance = comp, \Mux7~1 , Mux7~1, ALU, 1
instance = comp, \Mux7~3 , Mux7~3, ALU, 1
instance = comp, \Mux7~4 , Mux7~4, ALU, 1
instance = comp, \c_bus[7]$latch , c_bus[7]$latch, ALU, 1
instance = comp, \a_bus[12]~input , a_bus[12]~input, ALU, 1
instance = comp, \b_bus[8]~input , b_bus[8]~input, ALU, 1
instance = comp, \c_bus~6 , c_bus~6, ALU, 1
instance = comp, \Add1~20 , Add1~20, ALU, 1
instance = comp, \Mux8~0 , Mux8~0, ALU, 1
instance = comp, \Mux8~1 , Mux8~1, ALU, 1
instance = comp, \Mux8~2 , Mux8~2, ALU, 1
instance = comp, \Add0~16 , Add0~16, ALU, 1
instance = comp, \Mux8~3 , Mux8~3, ALU, 1
instance = comp, \Mux8~4 , Mux8~4, ALU, 1
instance = comp, \c_bus[8]$latch , c_bus[8]$latch, ALU, 1
instance = comp, \b_bus[9]~input , b_bus[9]~input, ALU, 1
instance = comp, \c_bus~7 , c_bus~7, ALU, 1
instance = comp, \Add0~18 , Add0~18, ALU, 1
instance = comp, \Mux9~2 , Mux9~2, ALU, 1
instance = comp, \Add1~22 , Add1~22, ALU, 1
instance = comp, \Mux9~0 , Mux9~0, ALU, 1
instance = comp, \Mux9~1 , Mux9~1, ALU, 1
instance = comp, \Mux9~3 , Mux9~3, ALU, 1
instance = comp, \a_bus[13]~input , a_bus[13]~input, ALU, 1
instance = comp, \Mux9~4 , Mux9~4, ALU, 1
instance = comp, \c_bus[9]$latch , c_bus[9]$latch, ALU, 1
instance = comp, \b_bus[10]~input , b_bus[10]~input, ALU, 1
instance = comp, \c_bus~8 , c_bus~8, ALU, 1
instance = comp, \Add1~24 , Add1~24, ALU, 1
instance = comp, \Mux10~0 , Mux10~0, ALU, 1
instance = comp, \Mux10~1 , Mux10~1, ALU, 1
instance = comp, \Mux10~2 , Mux10~2, ALU, 1
instance = comp, \Mux10~3 , Mux10~3, ALU, 1
instance = comp, \Add0~20 , Add0~20, ALU, 1
instance = comp, \Mux10~4 , Mux10~4, ALU, 1
instance = comp, \a_bus[14]~input , a_bus[14]~input, ALU, 1
instance = comp, \Mux10~5 , Mux10~5, ALU, 1
instance = comp, \c_bus[10]$latch , c_bus[10]$latch, ALU, 1
instance = comp, \Add1~26 , Add1~26, ALU, 1
instance = comp, \Mux11~0 , Mux11~0, ALU, 1
instance = comp, \b_bus[11]~input , b_bus[11]~input, ALU, 1
instance = comp, \Mux11~1 , Mux11~1, ALU, 1
instance = comp, \c_bus~9 , c_bus~9, ALU, 1
instance = comp, \Add0~22 , Add0~22, ALU, 1
instance = comp, \Mux11~2 , Mux11~2, ALU, 1
instance = comp, \Mux11~3 , Mux11~3, ALU, 1
instance = comp, \a_bus[15]~input , a_bus[15]~input, ALU, 1
instance = comp, \Mux11~4 , Mux11~4, ALU, 1
instance = comp, \c_bus[11]$latch , c_bus[11]$latch, ALU, 1
instance = comp, \Add1~28 , Add1~28, ALU, 1
instance = comp, \Mux12~0 , Mux12~0, ALU, 1
instance = comp, \b_bus[12]~input , b_bus[12]~input, ALU, 1
instance = comp, \Mux12~1 , Mux12~1, ALU, 1
instance = comp, \Mux12~2 , Mux12~2, ALU, 1
instance = comp, \Mux12~3 , Mux12~3, ALU, 1
instance = comp, \Add0~24 , Add0~24, ALU, 1
instance = comp, \c_bus~10 , c_bus~10, ALU, 1
instance = comp, \Mux12~4 , Mux12~4, ALU, 1
instance = comp, \c_bus[12]$latch , c_bus[12]$latch, ALU, 1
instance = comp, \b_bus[13]~input , b_bus[13]~input, ALU, 1
instance = comp, \Add1~30 , Add1~30, ALU, 1
instance = comp, \Mux13~0 , Mux13~0, ALU, 1
instance = comp, \Mux13~1 , Mux13~1, ALU, 1
instance = comp, \Mux13~2 , Mux13~2, ALU, 1
instance = comp, \c_bus~11 , c_bus~11, ALU, 1
instance = comp, \Add0~26 , Add0~26, ALU, 1
instance = comp, \Mux13~3 , Mux13~3, ALU, 1
instance = comp, \c_bus[13]$latch , c_bus[13]$latch, ALU, 1
instance = comp, \Add1~32 , Add1~32, ALU, 1
instance = comp, \Mux14~0 , Mux14~0, ALU, 1
instance = comp, \b_bus[14]~input , b_bus[14]~input, ALU, 1
instance = comp, \Mux14~1 , Mux14~1, ALU, 1
instance = comp, \Mux14~2 , Mux14~2, ALU, 1
instance = comp, \Add0~28 , Add0~28, ALU, 1
instance = comp, \c_bus~12 , c_bus~12, ALU, 1
instance = comp, \Mux14~3 , Mux14~3, ALU, 1
instance = comp, \c_bus[14]$latch , c_bus[14]$latch, ALU, 1
instance = comp, \Add1~34 , Add1~34, ALU, 1
instance = comp, \Mux15~0 , Mux15~0, ALU, 1
instance = comp, \b_bus[15]~input , b_bus[15]~input, ALU, 1
instance = comp, \Mux15~1 , Mux15~1, ALU, 1
instance = comp, \Mux15~2 , Mux15~2, ALU, 1
instance = comp, \Add0~30 , Add0~30, ALU, 1
instance = comp, \c_bus~13 , c_bus~13, ALU, 1
instance = comp, \Mux15~3 , Mux15~3, ALU, 1
instance = comp, \c_bus[15]$latch , c_bus[15]$latch, ALU, 1
instance = comp, \Equal0~2 , Equal0~2, ALU, 1
instance = comp, \Equal0~0 , Equal0~0, ALU, 1
instance = comp, \Equal0~1 , Equal0~1, ALU, 1
instance = comp, \Equal0~3 , Equal0~3, ALU, 1
instance = comp, \Equal0~4 , Equal0~4, ALU, 1
instance = comp, \Decoder0~1 , Decoder0~1, ALU, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, ALU, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, ALU, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, ALU, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
