NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v5.sv","mvau_tb_v5.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v5.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[226,0,3,"Module","Module"],[227,0,5,"<span class=\"Qualifier\">mvau_tb_v5.</span>&#8203;sv (testbench)","mvau_tb_v5.sv"],[228,0,3,"Signals","Signals"],[229,0,6,"aresetn","aresetn"],[230,0,6,"rready","rready"],[231,0,6,"wready","wready"],[232,0,6,"out_v","out_v"],[233,0,6,"out","out"],[234,0,6,"out_packed","out_packed"],[235,0,6,"in_v","in_v"],[236,0,6,"in_mat","in_mat"],[237,0,6,"in","in"],[238,0,6,"mvau_beh","mvau_beh"],[239,0,6,"test_count","test_count"],[240,0,6,"latency","latency"],[241,0,6,"sim_start","sim_start"],[242,0,6,"do_comp","do_comp"],[243,0,3,"Initial blocks","Initial_blocks"],[244,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[245,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[246,0,0,"CLK_GEN","CLK_GEN"],[247,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[248,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[249,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[250,0,2,"CALC_LATENCY","CALC_LATENCY"],[251,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[252,0,1,"Input Ready","Input_Ready"],[253,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[254,0,0,"Counters","Counters"],[255,0,0,"INP_GEN","INP_GEN"],[256,0,3,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[257,0,2,"INP_V_GEN","INP_V_GEN"]]);