module div_tb;
parameter DATA_WIDTH = 32;
reg [DATA_WIDTH-1:0]t_a;
reg [DATA_WIDTH-1:0]t_b;
wire [DATA_WIDTH-1:0]t_m;
wire t_underflow, t_overflow;
main_div DUT(.a(t_a),.b(t_b),.m(t_m),.overflow(t_overflow),.underflow(t_underflow));
initial begin
 #0
 t_a = 32'b00111000000101000000000000000000;
 t_b = 32'b01111111100000000000000000000000;
 #50
 t_a = 32'b01001111111100000000100000000000;
 t_b = 32'b00000000000000000000000000000000;
 #50
 t_a = 32'b00000000000000000000000110000000;
 t_b = 32'b00111000000101000000000000000000;
#50
 t_a = 32'b00000000000000000000000110000000;
 t_b = 32'b00111000000101000000000000000000;
 #0
 t_a = 32'b00111000000101000000000000000000;
 t_b = 32'b01111111100000011000000000000000;
 #0
 t_a = 32'b01111111100000000000000000000000;
 t_b = 32'b00111000000101000000000000000000;
#1000 $finish;
end
endmodule
