
my12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00024494  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001b788  08024698  08024698  00034698  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0803fe20  0803fe20  00050680  2**0
                  CONTENTS
  4 .ARM          00000008  0803fe20  0803fe20  0004fe20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0803fe28  0803fe28  00050680  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0803fe28  0803fe28  0004fe28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0803fe2c  0803fe2c  0004fe2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000680  20000000  0803fe30  00050000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000374d4  20000680  080404b0  00050680  2**3
                  ALLOC
 10 ._user_heap_stack 00040004  20037b54  080404b0  00057b54  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00050680  2**0
                  CONTENTS, READONLY
 12 .debug_info   0009df15  00000000  00000000  000506ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00011fb4  00000000  00000000  000ee5c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000392f5  00000000  00000000  00100577  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000034a0  00000000  00000000  00139870  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00006b78  00000000  00000000  0013cd10  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000477b3  00000000  00000000  00143888  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00056388  00000000  00000000  0018b03b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00138dcf  00000000  00000000  001e13c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0031a192  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000c8cc  00000000  00000000  0031a210  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000680 	.word	0x20000680
 800021c:	00000000 	.word	0x00000000
 8000220:	0802467c 	.word	0x0802467c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000684 	.word	0x20000684
 800023c:	0802467c 	.word	0x0802467c

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_ldivmod>:
 8000310:	b97b      	cbnz	r3, 8000332 <__aeabi_ldivmod+0x22>
 8000312:	b972      	cbnz	r2, 8000332 <__aeabi_ldivmod+0x22>
 8000314:	2900      	cmp	r1, #0
 8000316:	bfbe      	ittt	lt
 8000318:	2000      	movlt	r0, #0
 800031a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800031e:	e006      	blt.n	800032e <__aeabi_ldivmod+0x1e>
 8000320:	bf08      	it	eq
 8000322:	2800      	cmpeq	r0, #0
 8000324:	bf1c      	itt	ne
 8000326:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800032a:	f04f 30ff 	movne.w	r0, #4294967295
 800032e:	f000 b9bd 	b.w	80006ac <__aeabi_idiv0>
 8000332:	f1ad 0c08 	sub.w	ip, sp, #8
 8000336:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800033a:	2900      	cmp	r1, #0
 800033c:	db09      	blt.n	8000352 <__aeabi_ldivmod+0x42>
 800033e:	2b00      	cmp	r3, #0
 8000340:	db1a      	blt.n	8000378 <__aeabi_ldivmod+0x68>
 8000342:	f000 f84d 	bl	80003e0 <__udivmoddi4>
 8000346:	f8dd e004 	ldr.w	lr, [sp, #4]
 800034a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034e:	b004      	add	sp, #16
 8000350:	4770      	bx	lr
 8000352:	4240      	negs	r0, r0
 8000354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000358:	2b00      	cmp	r3, #0
 800035a:	db1b      	blt.n	8000394 <__aeabi_ldivmod+0x84>
 800035c:	f000 f840 	bl	80003e0 <__udivmoddi4>
 8000360:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000364:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000368:	b004      	add	sp, #16
 800036a:	4240      	negs	r0, r0
 800036c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000370:	4252      	negs	r2, r2
 8000372:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000376:	4770      	bx	lr
 8000378:	4252      	negs	r2, r2
 800037a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800037e:	f000 f82f 	bl	80003e0 <__udivmoddi4>
 8000382:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800038a:	b004      	add	sp, #16
 800038c:	4240      	negs	r0, r0
 800038e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000392:	4770      	bx	lr
 8000394:	4252      	negs	r2, r2
 8000396:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800039a:	f000 f821 	bl	80003e0 <__udivmoddi4>
 800039e:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003a6:	b004      	add	sp, #16
 80003a8:	4252      	negs	r2, r2
 80003aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b972 	b.w	80006ac <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9e08      	ldr	r6, [sp, #32]
 80003e6:	4604      	mov	r4, r0
 80003e8:	4688      	mov	r8, r1
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d14b      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003ee:	428a      	cmp	r2, r1
 80003f0:	4615      	mov	r5, r2
 80003f2:	d967      	bls.n	80004c4 <__udivmoddi4+0xe4>
 80003f4:	fab2 f282 	clz	r2, r2
 80003f8:	b14a      	cbz	r2, 800040e <__udivmoddi4+0x2e>
 80003fa:	f1c2 0720 	rsb	r7, r2, #32
 80003fe:	fa01 f302 	lsl.w	r3, r1, r2
 8000402:	fa20 f707 	lsr.w	r7, r0, r7
 8000406:	4095      	lsls	r5, r2
 8000408:	ea47 0803 	orr.w	r8, r7, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000412:	0c23      	lsrs	r3, r4, #16
 8000414:	fbb8 f7fe 	udiv	r7, r8, lr
 8000418:	fa1f fc85 	uxth.w	ip, r5
 800041c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000420:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000424:	fb07 f10c 	mul.w	r1, r7, ip
 8000428:	4299      	cmp	r1, r3
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x60>
 800042c:	18eb      	adds	r3, r5, r3
 800042e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000432:	f080 811b 	bcs.w	800066c <__udivmoddi4+0x28c>
 8000436:	4299      	cmp	r1, r3
 8000438:	f240 8118 	bls.w	800066c <__udivmoddi4+0x28c>
 800043c:	3f02      	subs	r7, #2
 800043e:	442b      	add	r3, r5
 8000440:	1a5b      	subs	r3, r3, r1
 8000442:	b2a4      	uxth	r4, r4
 8000444:	fbb3 f0fe 	udiv	r0, r3, lr
 8000448:	fb0e 3310 	mls	r3, lr, r0, r3
 800044c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000450:	fb00 fc0c 	mul.w	ip, r0, ip
 8000454:	45a4      	cmp	ip, r4
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x8c>
 8000458:	192c      	adds	r4, r5, r4
 800045a:	f100 33ff 	add.w	r3, r0, #4294967295
 800045e:	f080 8107 	bcs.w	8000670 <__udivmoddi4+0x290>
 8000462:	45a4      	cmp	ip, r4
 8000464:	f240 8104 	bls.w	8000670 <__udivmoddi4+0x290>
 8000468:	3802      	subs	r0, #2
 800046a:	442c      	add	r4, r5
 800046c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000470:	eba4 040c 	sub.w	r4, r4, ip
 8000474:	2700      	movs	r7, #0
 8000476:	b11e      	cbz	r6, 8000480 <__udivmoddi4+0xa0>
 8000478:	40d4      	lsrs	r4, r2
 800047a:	2300      	movs	r3, #0
 800047c:	e9c6 4300 	strd	r4, r3, [r6]
 8000480:	4639      	mov	r1, r7
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d909      	bls.n	800049e <__udivmoddi4+0xbe>
 800048a:	2e00      	cmp	r6, #0
 800048c:	f000 80eb 	beq.w	8000666 <__udivmoddi4+0x286>
 8000490:	2700      	movs	r7, #0
 8000492:	e9c6 0100 	strd	r0, r1, [r6]
 8000496:	4638      	mov	r0, r7
 8000498:	4639      	mov	r1, r7
 800049a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049e:	fab3 f783 	clz	r7, r3
 80004a2:	2f00      	cmp	r7, #0
 80004a4:	d147      	bne.n	8000536 <__udivmoddi4+0x156>
 80004a6:	428b      	cmp	r3, r1
 80004a8:	d302      	bcc.n	80004b0 <__udivmoddi4+0xd0>
 80004aa:	4282      	cmp	r2, r0
 80004ac:	f200 80fa 	bhi.w	80006a4 <__udivmoddi4+0x2c4>
 80004b0:	1a84      	subs	r4, r0, r2
 80004b2:	eb61 0303 	sbc.w	r3, r1, r3
 80004b6:	2001      	movs	r0, #1
 80004b8:	4698      	mov	r8, r3
 80004ba:	2e00      	cmp	r6, #0
 80004bc:	d0e0      	beq.n	8000480 <__udivmoddi4+0xa0>
 80004be:	e9c6 4800 	strd	r4, r8, [r6]
 80004c2:	e7dd      	b.n	8000480 <__udivmoddi4+0xa0>
 80004c4:	b902      	cbnz	r2, 80004c8 <__udivmoddi4+0xe8>
 80004c6:	deff      	udf	#255	; 0xff
 80004c8:	fab2 f282 	clz	r2, r2
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	f040 808f 	bne.w	80005f0 <__udivmoddi4+0x210>
 80004d2:	1b49      	subs	r1, r1, r5
 80004d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d8:	fa1f f885 	uxth.w	r8, r5
 80004dc:	2701      	movs	r7, #1
 80004de:	fbb1 fcfe 	udiv	ip, r1, lr
 80004e2:	0c23      	lsrs	r3, r4, #16
 80004e4:	fb0e 111c 	mls	r1, lr, ip, r1
 80004e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004ec:	fb08 f10c 	mul.w	r1, r8, ip
 80004f0:	4299      	cmp	r1, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x124>
 80004f4:	18eb      	adds	r3, r5, r3
 80004f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x122>
 80004fc:	4299      	cmp	r1, r3
 80004fe:	f200 80cd 	bhi.w	800069c <__udivmoddi4+0x2bc>
 8000502:	4684      	mov	ip, r0
 8000504:	1a59      	subs	r1, r3, r1
 8000506:	b2a3      	uxth	r3, r4
 8000508:	fbb1 f0fe 	udiv	r0, r1, lr
 800050c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000510:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000514:	fb08 f800 	mul.w	r8, r8, r0
 8000518:	45a0      	cmp	r8, r4
 800051a:	d907      	bls.n	800052c <__udivmoddi4+0x14c>
 800051c:	192c      	adds	r4, r5, r4
 800051e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000522:	d202      	bcs.n	800052a <__udivmoddi4+0x14a>
 8000524:	45a0      	cmp	r8, r4
 8000526:	f200 80b6 	bhi.w	8000696 <__udivmoddi4+0x2b6>
 800052a:	4618      	mov	r0, r3
 800052c:	eba4 0408 	sub.w	r4, r4, r8
 8000530:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000534:	e79f      	b.n	8000476 <__udivmoddi4+0x96>
 8000536:	f1c7 0c20 	rsb	ip, r7, #32
 800053a:	40bb      	lsls	r3, r7
 800053c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000540:	ea4e 0e03 	orr.w	lr, lr, r3
 8000544:	fa01 f407 	lsl.w	r4, r1, r7
 8000548:	fa20 f50c 	lsr.w	r5, r0, ip
 800054c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000550:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000554:	4325      	orrs	r5, r4
 8000556:	fbb3 f9f8 	udiv	r9, r3, r8
 800055a:	0c2c      	lsrs	r4, r5, #16
 800055c:	fb08 3319 	mls	r3, r8, r9, r3
 8000560:	fa1f fa8e 	uxth.w	sl, lr
 8000564:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000568:	fb09 f40a 	mul.w	r4, r9, sl
 800056c:	429c      	cmp	r4, r3
 800056e:	fa02 f207 	lsl.w	r2, r2, r7
 8000572:	fa00 f107 	lsl.w	r1, r0, r7
 8000576:	d90b      	bls.n	8000590 <__udivmoddi4+0x1b0>
 8000578:	eb1e 0303 	adds.w	r3, lr, r3
 800057c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000580:	f080 8087 	bcs.w	8000692 <__udivmoddi4+0x2b2>
 8000584:	429c      	cmp	r4, r3
 8000586:	f240 8084 	bls.w	8000692 <__udivmoddi4+0x2b2>
 800058a:	f1a9 0902 	sub.w	r9, r9, #2
 800058e:	4473      	add	r3, lr
 8000590:	1b1b      	subs	r3, r3, r4
 8000592:	b2ad      	uxth	r5, r5
 8000594:	fbb3 f0f8 	udiv	r0, r3, r8
 8000598:	fb08 3310 	mls	r3, r8, r0, r3
 800059c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80005a0:	fb00 fa0a 	mul.w	sl, r0, sl
 80005a4:	45a2      	cmp	sl, r4
 80005a6:	d908      	bls.n	80005ba <__udivmoddi4+0x1da>
 80005a8:	eb1e 0404 	adds.w	r4, lr, r4
 80005ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80005b0:	d26b      	bcs.n	800068a <__udivmoddi4+0x2aa>
 80005b2:	45a2      	cmp	sl, r4
 80005b4:	d969      	bls.n	800068a <__udivmoddi4+0x2aa>
 80005b6:	3802      	subs	r0, #2
 80005b8:	4474      	add	r4, lr
 80005ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80005be:	fba0 8902 	umull	r8, r9, r0, r2
 80005c2:	eba4 040a 	sub.w	r4, r4, sl
 80005c6:	454c      	cmp	r4, r9
 80005c8:	46c2      	mov	sl, r8
 80005ca:	464b      	mov	r3, r9
 80005cc:	d354      	bcc.n	8000678 <__udivmoddi4+0x298>
 80005ce:	d051      	beq.n	8000674 <__udivmoddi4+0x294>
 80005d0:	2e00      	cmp	r6, #0
 80005d2:	d069      	beq.n	80006a8 <__udivmoddi4+0x2c8>
 80005d4:	ebb1 050a 	subs.w	r5, r1, sl
 80005d8:	eb64 0403 	sbc.w	r4, r4, r3
 80005dc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80005e0:	40fd      	lsrs	r5, r7
 80005e2:	40fc      	lsrs	r4, r7
 80005e4:	ea4c 0505 	orr.w	r5, ip, r5
 80005e8:	e9c6 5400 	strd	r5, r4, [r6]
 80005ec:	2700      	movs	r7, #0
 80005ee:	e747      	b.n	8000480 <__udivmoddi4+0xa0>
 80005f0:	f1c2 0320 	rsb	r3, r2, #32
 80005f4:	fa20 f703 	lsr.w	r7, r0, r3
 80005f8:	4095      	lsls	r5, r2
 80005fa:	fa01 f002 	lsl.w	r0, r1, r2
 80005fe:	fa21 f303 	lsr.w	r3, r1, r3
 8000602:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000606:	4338      	orrs	r0, r7
 8000608:	0c01      	lsrs	r1, r0, #16
 800060a:	fbb3 f7fe 	udiv	r7, r3, lr
 800060e:	fa1f f885 	uxth.w	r8, r5
 8000612:	fb0e 3317 	mls	r3, lr, r7, r3
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb07 f308 	mul.w	r3, r7, r8
 800061e:	428b      	cmp	r3, r1
 8000620:	fa04 f402 	lsl.w	r4, r4, r2
 8000624:	d907      	bls.n	8000636 <__udivmoddi4+0x256>
 8000626:	1869      	adds	r1, r5, r1
 8000628:	f107 3cff 	add.w	ip, r7, #4294967295
 800062c:	d22f      	bcs.n	800068e <__udivmoddi4+0x2ae>
 800062e:	428b      	cmp	r3, r1
 8000630:	d92d      	bls.n	800068e <__udivmoddi4+0x2ae>
 8000632:	3f02      	subs	r7, #2
 8000634:	4429      	add	r1, r5
 8000636:	1acb      	subs	r3, r1, r3
 8000638:	b281      	uxth	r1, r0
 800063a:	fbb3 f0fe 	udiv	r0, r3, lr
 800063e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000642:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000646:	fb00 f308 	mul.w	r3, r0, r8
 800064a:	428b      	cmp	r3, r1
 800064c:	d907      	bls.n	800065e <__udivmoddi4+0x27e>
 800064e:	1869      	adds	r1, r5, r1
 8000650:	f100 3cff 	add.w	ip, r0, #4294967295
 8000654:	d217      	bcs.n	8000686 <__udivmoddi4+0x2a6>
 8000656:	428b      	cmp	r3, r1
 8000658:	d915      	bls.n	8000686 <__udivmoddi4+0x2a6>
 800065a:	3802      	subs	r0, #2
 800065c:	4429      	add	r1, r5
 800065e:	1ac9      	subs	r1, r1, r3
 8000660:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000664:	e73b      	b.n	80004de <__udivmoddi4+0xfe>
 8000666:	4637      	mov	r7, r6
 8000668:	4630      	mov	r0, r6
 800066a:	e709      	b.n	8000480 <__udivmoddi4+0xa0>
 800066c:	4607      	mov	r7, r0
 800066e:	e6e7      	b.n	8000440 <__udivmoddi4+0x60>
 8000670:	4618      	mov	r0, r3
 8000672:	e6fb      	b.n	800046c <__udivmoddi4+0x8c>
 8000674:	4541      	cmp	r1, r8
 8000676:	d2ab      	bcs.n	80005d0 <__udivmoddi4+0x1f0>
 8000678:	ebb8 0a02 	subs.w	sl, r8, r2
 800067c:	eb69 020e 	sbc.w	r2, r9, lr
 8000680:	3801      	subs	r0, #1
 8000682:	4613      	mov	r3, r2
 8000684:	e7a4      	b.n	80005d0 <__udivmoddi4+0x1f0>
 8000686:	4660      	mov	r0, ip
 8000688:	e7e9      	b.n	800065e <__udivmoddi4+0x27e>
 800068a:	4618      	mov	r0, r3
 800068c:	e795      	b.n	80005ba <__udivmoddi4+0x1da>
 800068e:	4667      	mov	r7, ip
 8000690:	e7d1      	b.n	8000636 <__udivmoddi4+0x256>
 8000692:	4681      	mov	r9, r0
 8000694:	e77c      	b.n	8000590 <__udivmoddi4+0x1b0>
 8000696:	3802      	subs	r0, #2
 8000698:	442c      	add	r4, r5
 800069a:	e747      	b.n	800052c <__udivmoddi4+0x14c>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	442b      	add	r3, r5
 80006a2:	e72f      	b.n	8000504 <__udivmoddi4+0x124>
 80006a4:	4638      	mov	r0, r7
 80006a6:	e708      	b.n	80004ba <__udivmoddi4+0xda>
 80006a8:	4637      	mov	r7, r6
 80006aa:	e6e9      	b.n	8000480 <__udivmoddi4+0xa0>

080006ac <__aeabi_idiv0>:
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop

080006b0 <ADC_MultiModeDMAConvM0Cplt>:
// handle the highest priority interrupt to capture the true DMA conversion complete time (below RTOSOS level)
extern TIM_HandleTypeDef htim5;
void ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)	// adc conversion done (DMA complete)
{

	timestamp = TIM2->CNT;			// real time
 80006b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
//	HAL_TIM_Base_Start_IT(&htim5);
}

// these two are the real DMA Conversion complete interrupts
void ADC_MultiModeDMAConvM0Cplt(ADC_HandleTypeDef *hadc) {
	dmabufno = 0;
 80006b4:	4a07      	ldr	r2, [pc, #28]	; (80006d4 <ADC_MultiModeDMAConvM0Cplt+0x24>)
 80006b6:	2100      	movs	r1, #0
	timestamp = TIM2->CNT;			// real time
 80006b8:	4807      	ldr	r0, [pc, #28]	; (80006d8 <ADC_MultiModeDMAConvM0Cplt+0x28>)
void ADC_MultiModeDMAConvM0Cplt(ADC_HandleTypeDef *hadc) {
 80006ba:	b410      	push	{r4}
	dmabufno = 0;
 80006bc:	6011      	str	r1, [r2, #0]
	TIM5->DIER = 0x01;
 80006be:	2101      	movs	r1, #1
	timestamp = TIM2->CNT;			// real time
 80006c0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006c2:	2219      	movs	r2, #25
	timestamp = TIM2->CNT;			// real time
 80006c4:	6004      	str	r4, [r0, #0]
	TIM5->DIER = 0x01;
 80006c6:	f8c3 1c0c 	str.w	r1, [r3, #3084]	; 0xc0c
	ADC_ConvCpltCallback(hadc);
}
 80006ca:	f85d 4b04 	ldr.w	r4, [sp], #4
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006ce:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
}
 80006d2:	4770      	bx	lr
 80006d4:	200006a8 	.word	0x200006a8
 80006d8:	200227c8 	.word	0x200227c8

080006dc <ADC_MultiModeDMAConvM1Cplt>:
	timestamp = TIM2->CNT;			// real time
 80006dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000

void ADC_MultiModeDMAConvM1Cplt(ADC_HandleTypeDef *hadc) {

	dmabufno = 1;
 80006e0:	4907      	ldr	r1, [pc, #28]	; (8000700 <ADC_MultiModeDMAConvM1Cplt+0x24>)
 80006e2:	2201      	movs	r2, #1
	timestamp = TIM2->CNT;			// real time
 80006e4:	4807      	ldr	r0, [pc, #28]	; (8000704 <ADC_MultiModeDMAConvM1Cplt+0x28>)
void ADC_MultiModeDMAConvM1Cplt(ADC_HandleTypeDef *hadc) {
 80006e6:	b410      	push	{r4}
	timestamp = TIM2->CNT;			// real time
 80006e8:	6a5c      	ldr	r4, [r3, #36]	; 0x24
	dmabufno = 1;
 80006ea:	600a      	str	r2, [r1, #0]
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006ec:	2119      	movs	r1, #25
	timestamp = TIM2->CNT;			// real time
 80006ee:	6004      	str	r4, [r0, #0]
	TIM5->DIER = 0x01;
 80006f0:	f8c3 2c0c 	str.w	r2, [r3, #3084]	; 0xc0c
	ADC_ConvCpltCallback(hadc);
}
 80006f4:	f85d 4b04 	ldr.w	r4, [sp], #4
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006f8:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
}
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	200006a8 	.word	0x200006a8
 8000704:	200227c8 	.word	0x200227c8

08000708 <ADC_MultiModeDMAError>:
void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma) {
 8000708:	b510      	push	{r4, lr}
	hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800070a:	2340      	movs	r3, #64	; 0x40
	ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
 800070c:	6b84      	ldr	r4, [r0, #56]	; 0x38
	printf("Multi-mode DMA Error\n");
 800070e:	4806      	ldr	r0, [pc, #24]	; (8000728 <ADC_MultiModeDMAError+0x20>)
	hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8000710:	6423      	str	r3, [r4, #64]	; 0x40
	hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8000712:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000714:	f043 0304 	orr.w	r3, r3, #4
 8000718:	6463      	str	r3, [r4, #68]	; 0x44
	printf("Multi-mode DMA Error\n");
 800071a:	f020 f985 	bl	8020a28 <puts>
	HAL_ADC_ErrorCallback(hadc);
 800071e:	4620      	mov	r0, r4
}
 8000720:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_ADC_ErrorCallback(hadc);
 8000724:	f005 b90c 	b.w	8005940 <HAL_ADC_ErrorCallback>
 8000728:	0802485c 	.word	0x0802485c

0800072c <HAL_ADCEx_MultiModeStart_DBDMA>:
		uint32_t Length) {
 800072c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800072e:	4604      	mov	r4, r0
 8000730:	4616      	mov	r6, r2
 8000732:	b085      	sub	sp, #20
	__IO uint32_t counter = 0;
 8000734:	2000      	movs	r0, #0
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8000736:	69a2      	ldr	r2, [r4, #24]
		uint32_t Length) {
 8000738:	460d      	mov	r5, r1
 800073a:	461f      	mov	r7, r3
	__IO uint32_t counter = 0;
 800073c:	9003      	str	r0, [sp, #12]
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800073e:	2a01      	cmp	r2, #1
 8000740:	d903      	bls.n	800074a <HAL_ADCEx_MultiModeStart_DBDMA+0x1e>
 8000742:	2198      	movs	r1, #152	; 0x98
 8000744:	4844      	ldr	r0, [pc, #272]	; (8000858 <HAL_ADCEx_MultiModeStart_DBDMA+0x12c>)
 8000746:	f002 fb17 	bl	8002d78 <assert_failed>
	assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 800074a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800074c:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 8000750:	d17c      	bne.n	800084c <HAL_ADCEx_MultiModeStart_DBDMA+0x120>
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8000752:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8000756:	2b01      	cmp	r3, #1
 8000758:	d903      	bls.n	8000762 <HAL_ADCEx_MultiModeStart_DBDMA+0x36>
 800075a:	219a      	movs	r1, #154	; 0x9a
 800075c:	483e      	ldr	r0, [pc, #248]	; (8000858 <HAL_ADCEx_MultiModeStart_DBDMA+0x12c>)
 800075e:	f002 fb0b 	bl	8002d78 <assert_failed>
	__HAL_LOCK(hadc);
 8000762:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8000766:	2b01      	cmp	r3, #1
 8000768:	d06d      	beq.n	8000846 <HAL_ADCEx_MultiModeStart_DBDMA+0x11a>
	if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 800076a:	6822      	ldr	r2, [r4, #0]
	__HAL_LOCK(hadc);
 800076c:	2101      	movs	r1, #1
	if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 800076e:	6893      	ldr	r3, [r2, #8]
	__HAL_LOCK(hadc);
 8000770:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
	if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 8000774:	07d8      	lsls	r0, r3, #31
 8000776:	d414      	bmi.n	80007a2 <HAL_ADCEx_MultiModeStart_DBDMA+0x76>
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000778:	4b38      	ldr	r3, [pc, #224]	; (800085c <HAL_ADCEx_MultiModeStart_DBDMA+0x130>)
 800077a:	4839      	ldr	r0, [pc, #228]	; (8000860 <HAL_ADCEx_MultiModeStart_DBDMA+0x134>)
 800077c:	681b      	ldr	r3, [r3, #0]
		__HAL_ADC_ENABLE(hadc);
 800077e:	6891      	ldr	r1, [r2, #8]
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000780:	fba0 0303 	umull	r0, r3, r0, r3
		__HAL_ADC_ENABLE(hadc);
 8000784:	f041 0101 	orr.w	r1, r1, #1
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000788:	0c9b      	lsrs	r3, r3, #18
		__HAL_ADC_ENABLE(hadc);
 800078a:	6091      	str	r1, [r2, #8]
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800078c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000790:	9303      	str	r3, [sp, #12]
		while (counter != 0) {
 8000792:	9b03      	ldr	r3, [sp, #12]
 8000794:	b12b      	cbz	r3, 80007a2 <HAL_ADCEx_MultiModeStart_DBDMA+0x76>
			counter--;
 8000796:	9b03      	ldr	r3, [sp, #12]
 8000798:	3b01      	subs	r3, #1
 800079a:	9303      	str	r3, [sp, #12]
		while (counter != 0) {
 800079c:	9b03      	ldr	r3, [sp, #12]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d1f9      	bne.n	8000796 <HAL_ADCEx_MultiModeStart_DBDMA+0x6a>
	if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON)) {
 80007a2:	6893      	ldr	r3, [r2, #8]
 80007a4:	07d9      	lsls	r1, r3, #31
 80007a6:	d545      	bpl.n	8000834 <HAL_ADCEx_MultiModeStart_DBDMA+0x108>
		ADC_STATE_CLR_SET(hadc->State,
 80007a8:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80007aa:	4b2e      	ldr	r3, [pc, #184]	; (8000864 <HAL_ADCEx_MultiModeStart_DBDMA+0x138>)
 80007ac:	400b      	ands	r3, r1
 80007ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007b2:	6423      	str	r3, [r4, #64]	; 0x40
		if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET) {
 80007b4:	6853      	ldr	r3, [r2, #4]
 80007b6:	055b      	lsls	r3, r3, #21
 80007b8:	d505      	bpl.n	80007c6 <HAL_ADCEx_MultiModeStart_DBDMA+0x9a>
			ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80007ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80007bc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80007c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80007c4:	6423      	str	r3, [r4, #64]	; 0x40
		if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY)) {
 80007c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80007c8:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 80007cc:	d039      	beq.n	8000842 <HAL_ADCEx_MultiModeStart_DBDMA+0x116>
			CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80007ce:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80007d0:	f023 0306 	bic.w	r3, r3, #6
 80007d4:	6463      	str	r3, [r4, #68]	; 0x44
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 80007d6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
		__HAL_UNLOCK(hadc);
 80007d8:	2300      	movs	r3, #0
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 80007da:	f8df c098 	ldr.w	ip, [pc, #152]	; 8000874 <HAL_ADCEx_MultiModeStart_DBDMA+0x148>
		__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80007de:	f06f 0102 	mvn.w	r1, #2
		__HAL_UNLOCK(hadc);
 80007e2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
		hadc->DMA_Handle->XferM1HalfCpltCallback = NULL;
 80007e6:	6483      	str	r3, [r0, #72]	; 0x48
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 80007e8:	e9c0 c30f 	strd	ip, r3, [r0, #60]	; 0x3c
		hadc->DMA_Handle->XferErrorCallback = ADC_MultiModeDMAError;
 80007ec:	4b1e      	ldr	r3, [pc, #120]	; (8000868 <HAL_ADCEx_MultiModeStart_DBDMA+0x13c>)
		hadc->DMA_Handle->XferM1CpltCallback = ADC_MultiModeDMAConvM1Cplt;
 80007ee:	f8df c088 	ldr.w	ip, [pc, #136]	; 8000878 <HAL_ADCEx_MultiModeStart_DBDMA+0x14c>
		hadc->DMA_Handle->XferErrorCallback = ADC_MultiModeDMAError;
 80007f2:	64c3      	str	r3, [r0, #76]	; 0x4c
		hadc->DMA_Handle->XferM1CpltCallback = ADC_MultiModeDMAConvM1Cplt;
 80007f4:	f8c0 c044 	str.w	ip, [r0, #68]	; 0x44
		__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80007f8:	6011      	str	r1, [r2, #0]
		__HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80007fa:	6853      	ldr	r3, [r2, #4]
		if (hadc->Init.DMAContinuousRequests != DISABLE) {
 80007fc:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
		__HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000800:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000804:	6053      	str	r3, [r2, #4]
			ADC->CCR |= ADC_CCR_DDS;
 8000806:	4a19      	ldr	r2, [pc, #100]	; (800086c <HAL_ADCEx_MultiModeStart_DBDMA+0x140>)
 8000808:	6853      	ldr	r3, [r2, #4]
		if (hadc->Init.DMAContinuousRequests != DISABLE) {
 800080a:	b1b1      	cbz	r1, 800083a <HAL_ADCEx_MultiModeStart_DBDMA+0x10e>
			ADC->CCR |= ADC_CCR_DDS;
 800080c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000810:	6053      	str	r3, [r2, #4]
		HAL_DMAEx_MultiBufferStart_IT(hadc->DMA_Handle, (uint32_t) &ADC->CDR, (uint32_t) pData, (uint32_t) pData2,
 8000812:	4633      	mov	r3, r6
 8000814:	9700      	str	r7, [sp, #0]
 8000816:	462a      	mov	r2, r5
 8000818:	4915      	ldr	r1, [pc, #84]	; (8000870 <HAL_ADCEx_MultiModeStart_DBDMA+0x144>)
 800081a:	f006 f9a7 	bl	8006b6c <HAL_DMAEx_MultiBufferStart_IT>
		if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) {
 800081e:	6823      	ldr	r3, [r4, #0]
 8000820:	6898      	ldr	r0, [r3, #8]
 8000822:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8000826:	d105      	bne.n	8000834 <HAL_ADCEx_MultiModeStart_DBDMA+0x108>
			hadc->Instance->CR2 |= (uint32_t) ADC_CR2_SWSTART;
 8000828:	689a      	ldr	r2, [r3, #8]
 800082a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800082e:	609a      	str	r2, [r3, #8]
}
 8000830:	b005      	add	sp, #20
 8000832:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return HAL_OK;
 8000834:	2000      	movs	r0, #0
}
 8000836:	b005      	add	sp, #20
 8000838:	bdf0      	pop	{r4, r5, r6, r7, pc}
			ADC->CCR &= ~ADC_CCR_DDS;
 800083a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800083e:	6053      	str	r3, [r2, #4]
 8000840:	e7e7      	b.n	8000812 <HAL_ADCEx_MultiModeStart_DBDMA+0xe6>
			ADC_CLEAR_ERRORCODE(hadc);
 8000842:	6463      	str	r3, [r4, #68]	; 0x44
 8000844:	e7c7      	b.n	80007d6 <HAL_ADCEx_MultiModeStart_DBDMA+0xaa>
	__HAL_LOCK(hadc);
 8000846:	2002      	movs	r0, #2
}
 8000848:	b005      	add	sp, #20
 800084a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 800084c:	2199      	movs	r1, #153	; 0x99
 800084e:	4802      	ldr	r0, [pc, #8]	; (8000858 <HAL_ADCEx_MultiModeStart_DBDMA+0x12c>)
 8000850:	f002 fa92 	bl	8002d78 <assert_failed>
 8000854:	e77d      	b.n	8000752 <HAL_ADCEx_MultiModeStart_DBDMA+0x26>
 8000856:	bf00      	nop
 8000858:	08024874 	.word	0x08024874
 800085c:	20000244 	.word	0x20000244
 8000860:	431bde83 	.word	0x431bde83
 8000864:	fffff8fe 	.word	0xfffff8fe
 8000868:	08000709 	.word	0x08000709
 800086c:	40012300 	.word	0x40012300
 8000870:	40012308 	.word	0x40012308
 8000874:	080006b1 	.word	0x080006b1
 8000878:	080006dd 	.word	0x080006dd

0800087c <ADC_Conv_complete>:
	if (dmabufno == 1) {		// second buffer is ready
 800087c:	4b74      	ldr	r3, [pc, #464]	; (8000a50 <ADC_Conv_complete+0x1d4>)
	(*buf)[3] = timestamp;		// this may not get set until now
 800087e:	4975      	ldr	r1, [pc, #468]	; (8000a54 <ADC_Conv_complete+0x1d8>)
	if (dmabufno == 1) {		// second buffer is ready
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	4a75      	ldr	r2, [pc, #468]	; (8000a58 <ADC_Conv_complete+0x1dc>)
 8000884:	2b01      	cmp	r3, #1
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 8000886:	4b75      	ldr	r3, [pc, #468]	; (8000a5c <ADC_Conv_complete+0x1e0>)
 8000888:	6812      	ldr	r2, [r2, #0]
ADC_Conv_complete() {
 800088a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 800088e:	4e74      	ldr	r6, [pc, #464]	; (8000a60 <ADC_Conv_complete+0x1e4>)
ADC_Conv_complete() {
 8000890:	b087      	sub	sp, #28
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 8000892:	781b      	ldrb	r3, [r3, #0]
		buf = &((*pktbuf)[(UDPBUFSIZE / 4)]);
 8000894:	bf08      	it	eq
 8000896:	f502 62b8 	addeq.w	r2, r2, #1472	; 0x5c0
	(*buf)[3] = timestamp;		// this may not get set until now
 800089a:	680d      	ldr	r5, [r1, #0]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 800089c:	4c71      	ldr	r4, [pc, #452]	; (8000a64 <ADC_Conv_complete+0x1e8>)
 800089e:	f8b6 005c 	ldrh.w	r0, [r6, #92]	; 0x5c
 80008a2:	4971      	ldr	r1, [pc, #452]	; (8000a68 <ADC_Conv_complete+0x1ec>)
 80008a4:	9305      	str	r3, [sp, #20]
 80008a6:	021b      	lsls	r3, r3, #8
	if (sigsend) {		// oops overrun
 80008a8:	f8df b208 	ldr.w	fp, [pc, #520]	; 8000ab4 <ADC_Conv_complete+0x238>
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008ac:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80008b0:	7808      	ldrb	r0, [r1, #0]
 80008b2:	7821      	ldrb	r1, [r4, #0]
 80008b4:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
	(*buf)[3] = timestamp;		// this may not get set until now
 80008b8:	60d5      	str	r5, [r2, #12]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008ba:	f001 0003 	and.w	r0, r1, #3
 80008be:	3101      	adds	r1, #1
 80008c0:	4303      	orrs	r3, r0
 80008c2:	7021      	strb	r1, [r4, #0]
	(*buf)[2] = statuspkt.epochsecs; // statuspkt.NavPvt.iTOW;
 80008c4:	f8d6 008c 	ldr.w	r0, [r6, #140]	; 0x8c
	if (sigsend) {		// oops overrun
 80008c8:	f8db 1000 	ldr.w	r1, [fp]
	(*buf)[2] = statuspkt.epochsecs; // statuspkt.NavPvt.iTOW;
 80008cc:	e9c2 3001 	strd	r3, r0, [r2, #4]
	if (sigsend) {		// oops overrun
 80008d0:	b129      	cbz	r1, 80008de <ADC_Conv_complete+0x62>
		statuspkt.adcudpover++;		// debug adc overruning the udp railgun
 80008d2:	6fb3      	ldr	r3, [r6, #120]	; 0x78
		sigsend = 0;		// cancel previous signal
 80008d4:	2100      	movs	r1, #0
		statuspkt.adcudpover++;		// debug adc overruning the udp railgun
 80008d6:	3301      	adds	r3, #1
 80008d8:	67b3      	str	r3, [r6, #120]	; 0x78
		sigsend = 0;		// cancel previous signal
 80008da:	f8cb 1000 	str.w	r1, [fp]
 80008de:	f102 0c0e 	add.w	ip, r2, #14
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 80008e2:	4b62      	ldr	r3, [pc, #392]	; (8000a6c <ADC_Conv_complete+0x1f0>)
 80008e4:	4a62      	ldr	r2, [pc, #392]	; (8000a70 <ADC_Conv_complete+0x1f4>)
 80008e6:	2600      	movs	r6, #0
 80008e8:	881b      	ldrh	r3, [r3, #0]
 80008ea:	f8d2 e000 	ldr.w	lr, [r2]
 80008ee:	4a61      	ldr	r2, [pc, #388]	; (8000a74 <ADC_Conv_complete+0x1f8>)
 80008f0:	4961      	ldr	r1, [pc, #388]	; (8000a78 <ADC_Conv_complete+0x1fc>)
 80008f2:	6814      	ldr	r4, [r2, #0]
 80008f4:	4861      	ldr	r0, [pc, #388]	; (8000a7c <ADC_Conv_complete+0x200>)
 80008f6:	4a62      	ldr	r2, [pc, #392]	; (8000a80 <ADC_Conv_complete+0x204>)
 80008f8:	9303      	str	r3, [sp, #12]
 80008fa:	4b62      	ldr	r3, [pc, #392]	; (8000a84 <ADC_Conv_complete+0x208>)
 80008fc:	8809      	ldrh	r1, [r1, #0]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	6812      	ldr	r2, [r2, #0]
 8000902:	f9b0 0000 	ldrsh.w	r0, [r0]
 8000906:	f8df a1b0 	ldr.w	sl, [pc, #432]	; 8000ab8 <ADC_Conv_complete+0x23c>
 800090a:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 8000abc <ADC_Conv_complete+0x240>
 800090e:	9604      	str	r6, [sp, #16]
 8000910:	9102      	str	r1, [sp, #8]
 8000912:	9301      	str	r3, [sp, #4]
		wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 8000914:	f006 011f 	and.w	r1, r6, #31
		thissamp = (*adcbuf16)[i];
 8000918:	f83c 3f02 	ldrh.w	r3, [ip, #2]!
		lastmeanwindiff = abs(meanwindiff);
 800091c:	ea80 78e0 	eor.w	r8, r0, r0, asr #31
 8000920:	3601      	adds	r6, #1
		wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 8000922:	f83a 5011 	ldrh.w	r5, [sl, r1, lsl #1]
 8000926:	441c      	add	r4, r3
		lastmeanwindiff = abs(meanwindiff);
 8000928:	eba8 78e0 	sub.w	r8, r8, r0, asr #31
		wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 800092c:	f859 0021 	ldr.w	r0, [r9, r1, lsl #2]
		wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 8000930:	1b64      	subs	r4, r4, r5
		lastsamp[j] = thissamp;			// save last samples
 8000932:	f82a 3011 	strh.w	r3, [sl, r1, lsl #1]
		wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 8000936:	1a12      	subs	r2, r2, r0
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 8000938:	9803      	ldr	r0, [sp, #12]
		adcbgbaseacc += thissamp; // accumulator used to find avg level of signal over long time (for base)
 800093a:	449e      	add	lr, r3
		if (sigsend)
 800093c:	f8db 7000 	ldr.w	r7, [fp]
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 8000940:	eb08 0500 	add.w	r5, r8, r0
		thiswindiff = abs(thissamp - winmean);			// find difference from window mean
 8000944:	f344 104f 	sbfx	r0, r4, #5, #16
 8000948:	1a18      	subs	r0, r3, r0
 800094a:	2800      	cmp	r0, #0
 800094c:	bfb8      	it	lt
 800094e:	4240      	neglt	r0, r0
		wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 8000950:	4402      	add	r2, r0
		meanwindiff = wdacc >> (WINSHIFT); // sliding mean of window differences
 8000952:	f342 104f 	sbfx	r0, r2, #5, #16
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 8000956:	ea80 73e0 	eor.w	r3, r0, r0, asr #31
		windiff[j] = meanwindiff;	// store latest window mean of differences
 800095a:	f849 0021 	str.w	r0, [r9, r1, lsl #2]
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 800095e:	9902      	ldr	r1, [sp, #8]
 8000960:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
 8000964:	1859      	adds	r1, r3, r1
 8000966:	42a9      	cmp	r1, r5
 8000968:	dd04      	ble.n	8000974 <ADC_Conv_complete+0xf8>
			pretrigcnt++;
 800096a:	9901      	ldr	r1, [sp, #4]
 800096c:	3101      	adds	r1, #1
 800096e:	9101      	str	r1, [sp, #4]
 8000970:	2101      	movs	r1, #1
 8000972:	9104      	str	r1, [sp, #16]
		if (abs(meanwindiff) > (lastmeanwindiff + trigthresh)) { // if new mean diff > last mean diff +1
 8000974:	42ab      	cmp	r3, r5
 8000976:	dd03      	ble.n	8000980 <ADC_Conv_complete+0x104>
 8000978:	b917      	cbnz	r7, 8000980 <ADC_Conv_complete+0x104>
			sigsend = 1; // the real trigger
 800097a:	2301      	movs	r3, #1
 800097c:	f8cb 3000 	str.w	r3, [fp]
	for (i = 0; i < (ADCBUFSIZE >> 1); i++) {	// 2 // scan the buffer content
 8000980:	f5b6 7f36 	cmp.w	r6, #728	; 0x2d8
 8000984:	d1c6      	bne.n	8000914 <ADC_Conv_complete+0x98>
 8000986:	9b04      	ldr	r3, [sp, #16]
 8000988:	2b00      	cmp	r3, #0
 800098a:	d15c      	bne.n	8000a46 <ADC_Conv_complete+0x1ca>
 800098c:	4d39      	ldr	r5, [pc, #228]	; (8000a74 <ADC_Conv_complete+0x1f8>)
 800098e:	4938      	ldr	r1, [pc, #224]	; (8000a70 <ADC_Conv_complete+0x1f4>)
 8000990:	602c      	str	r4, [r5, #0]
 8000992:	4d3b      	ldr	r5, [pc, #236]	; (8000a80 <ADC_Conv_complete+0x204>)
 8000994:	4b3c      	ldr	r3, [pc, #240]	; (8000a88 <ADC_Conv_complete+0x20c>)
 8000996:	f8c1 e000 	str.w	lr, [r1]
 800099a:	602a      	str	r2, [r5, #0]
 800099c:	493b      	ldr	r1, [pc, #236]	; (8000a8c <ADC_Conv_complete+0x210>)
 800099e:	4a37      	ldr	r2, [pc, #220]	; (8000a7c <ADC_Conv_complete+0x200>)
	if (sigsend) {
 80009a0:	f8db 4000 	ldr.w	r4, [fp]
		lastmeanwindiff = abs(meanwindiff);
 80009a4:	f8a3 8000 	strh.w	r8, [r3]
 80009a8:	8010      	strh	r0, [r2, #0]
 80009aa:	680b      	ldr	r3, [r1, #0]
	if (sigsend) {
 80009ac:	b334      	cbz	r4, 80009fc <ADC_Conv_complete+0x180>
		if (sigprev == 0) {		// no trigger last time, so this is a new event
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d02b      	beq.n	8000a0a <ADC_Conv_complete+0x18e>
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009b2:	4c2b      	ldr	r4, [pc, #172]	; (8000a60 <ADC_Conv_complete+0x1e4>)
		sigprev = 1;	// remember this trigger for next packet
 80009b4:	2001      	movs	r0, #1
		ledhang = 15;		// 15 x 10ms in Idle proc
 80009b6:	4a36      	ldr	r2, [pc, #216]	; (8000a90 <ADC_Conv_complete+0x214>)
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009b8:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
		sigprev = 1;	// remember this trigger for next packet
 80009ba:	6008      	str	r0, [r1, #0]
		ledhang = 15;		// 15 x 10ms in Idle proc
 80009bc:	210f      	movs	r1, #15
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009be:	4403      	add	r3, r0
		ledhang = 15;		// 15 x 10ms in Idle proc
 80009c0:	6011      	str	r1, [r2, #0]
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009c2:	67e3      	str	r3, [r4, #124]	; 0x7c
	if (++samplecnt == 2048) {		// 2k adc bufffers sampled approx 0.5 sec
 80009c4:	4a33      	ldr	r2, [pc, #204]	; (8000a94 <ADC_Conv_complete+0x218>)
 80009c6:	6813      	ldr	r3, [r2, #0]
 80009c8:	3301      	adds	r3, #1
 80009ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80009ce:	6013      	str	r3, [r2, #0]
 80009d0:	d10b      	bne.n	80009ea <ADC_Conv_complete+0x16e>
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 80009d2:	4c27      	ldr	r4, [pc, #156]	; (8000a70 <ADC_Conv_complete+0x1f4>)
		adcbgbaseacc = 0;
 80009d4:	2100      	movs	r1, #0
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 80009d6:	4830      	ldr	r0, [pc, #192]	; (8000a98 <ADC_Conv_complete+0x21c>)
 80009d8:	6823      	ldr	r3, [r4, #0]
		samplecnt = 0;
 80009da:	6011      	str	r1, [r2, #0]
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 80009dc:	08db      	lsrs	r3, r3, #3
		adcbgbaseacc = 0;
 80009de:	6021      	str	r1, [r4, #0]
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 80009e0:	fba0 2303 	umull	r2, r3, r0, r3
 80009e4:	4a2d      	ldr	r2, [pc, #180]	; (8000a9c <ADC_Conv_complete+0x220>)
 80009e6:	0b9b      	lsrs	r3, r3, #14
 80009e8:	6013      	str	r3, [r2, #0]
	if (xTaskToNotify == NULL) {
 80009ea:	4b2d      	ldr	r3, [pc, #180]	; (8000aa0 <ADC_Conv_complete+0x224>)
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	b322      	cbz	r2, 8000a3a <ADC_Conv_complete+0x1be>
	} else if (sigsend) {
 80009f0:	f8db 2000 	ldr.w	r2, [fp]
 80009f4:	b972      	cbnz	r2, 8000a14 <ADC_Conv_complete+0x198>
}
 80009f6:	b007      	add	sp, #28
 80009f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (sigprev) {		// but there was a trigger the last packet
 80009fc:	b113      	cbz	r3, 8000a04 <ADC_Conv_complete+0x188>
			sendendstatus = 1;		// so tell udpstream to send the end of sequence status packet
 80009fe:	4b29      	ldr	r3, [pc, #164]	; (8000aa4 <ADC_Conv_complete+0x228>)
 8000a00:	2201      	movs	r2, #1
 8000a02:	701a      	strb	r2, [r3, #0]
		sigprev = 0;
 8000a04:	2300      	movs	r3, #0
 8000a06:	600b      	str	r3, [r1, #0]
 8000a08:	e7dc      	b.n	80009c4 <ADC_Conv_complete+0x148>
			++adcbatchid; // start a new adc batch number
 8000a0a:	9b05      	ldr	r3, [sp, #20]
 8000a0c:	4a13      	ldr	r2, [pc, #76]	; (8000a5c <ADC_Conv_complete+0x1e0>)
 8000a0e:	3301      	adds	r3, #1
 8000a10:	7013      	strb	r3, [r2, #0]
 8000a12:	e7ce      	b.n	80009b2 <ADC_Conv_complete+0x136>
		vTaskNotifyGiveFromISR(xTaskToNotify, &xHigherPriorityTaskWoken);
 8000a14:	4c24      	ldr	r4, [pc, #144]	; (8000aa8 <ADC_Conv_complete+0x22c>)
 8000a16:	6818      	ldr	r0, [r3, #0]
 8000a18:	4621      	mov	r1, r4
 8000a1a:	f011 ff4f 	bl	80128bc <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000a1e:	6823      	ldr	r3, [r4, #0]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d0e8      	beq.n	80009f6 <ADC_Conv_complete+0x17a>
 8000a24:	4b21      	ldr	r3, [pc, #132]	; (8000aac <ADC_Conv_complete+0x230>)
 8000a26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a2a:	601a      	str	r2, [r3, #0]
 8000a2c:	f3bf 8f4f 	dsb	sy
 8000a30:	f3bf 8f6f 	isb	sy
}
 8000a34:	b007      	add	sp, #28
 8000a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		printf("Notify task null\n");
 8000a3a:	481d      	ldr	r0, [pc, #116]	; (8000ab0 <ADC_Conv_complete+0x234>)
}
 8000a3c:	b007      	add	sp, #28
 8000a3e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("Notify task null\n");
 8000a42:	f01f bff1 	b.w	8020a28 <puts>
 8000a46:	4b0f      	ldr	r3, [pc, #60]	; (8000a84 <ADC_Conv_complete+0x208>)
 8000a48:	9901      	ldr	r1, [sp, #4]
 8000a4a:	6019      	str	r1, [r3, #0]
 8000a4c:	e79e      	b.n	800098c <ADC_Conv_complete+0x110>
 8000a4e:	bf00      	nop
 8000a50:	200006a8 	.word	0x200006a8
 8000a54:	200227c8 	.word	0x200227c8
 8000a58:	200227dc 	.word	0x200227dc
 8000a5c:	2000069c 	.word	0x2000069c
 8000a60:	2002272c 	.word	0x2002272c
 8000a64:	200006a4 	.word	0x200006a4
 8000a68:	20000708 	.word	0x20000708
 8000a6c:	20000002 	.word	0x20000002
 8000a70:	200006a0 	.word	0x200006a0
 8000a74:	200007a0 	.word	0x200007a0
 8000a78:	20000000 	.word	0x20000000
 8000a7c:	20000700 	.word	0x20000700
 8000a80:	2000071c 	.word	0x2000071c
 8000a84:	20000704 	.word	0x20000704
 8000a88:	200006b8 	.word	0x200006b8
 8000a8c:	20000714 	.word	0x20000714
 8000a90:	200006fc 	.word	0x200006fc
 8000a94:	2000070c 	.word	0x2000070c
 8000a98:	16816817 	.word	0x16816817
 8000a9c:	200006ac 	.word	0x200006ac
 8000aa0:	200007a8 	.word	0x200007a8
 8000aa4:	20000710 	.word	0x20000710
 8000aa8:	200007a4 	.word	0x200007a4
 8000aac:	e000ed04 	.word	0xe000ed04
 8000ab0:	08024848 	.word	0x08024848
 8000ab4:	20000718 	.word	0x20000718
 8000ab8:	200006bc 	.word	0x200006bc
 8000abc:	20000720 	.word	0x20000720

08000ac0 <startadc>:

void startadc() {
 8000ac0:	b538      	push	{r3, r4, r5, lr}
//	uint16_t *adcbufdum1, *adcbufdum2;		// debug
//	adcbufdum1 = pvPortMalloc(UDPBUFSIZE);	//  dummy buffer
//	adcbufdum2 = pvPortMalloc(UDPBUFSIZE);	//  dummy buffer

	statuspkt.clktrim = 108000000;
	statuspkt.adcpktssent = 0;
 8000ac2:	2200      	movs	r2, #0
	statuspkt.clktrim = 108000000;
 8000ac4:	4b2b      	ldr	r3, [pc, #172]	; (8000b74 <startadc+0xb4>)
 8000ac6:	492c      	ldr	r1, [pc, #176]	; (8000b78 <startadc+0xb8>)

	printf("Starting ADC DMA\n");
 8000ac8:	482c      	ldr	r0, [pc, #176]	; (8000b7c <startadc+0xbc>)
	statuspkt.clktrim = 108000000;
 8000aca:	6599      	str	r1, [r3, #88]	; 0x58
	osDelay(100);
// get some heap for the ADC stream DMA buffer 1
	pktbuf = pvPortMalloc(UDPBUFSIZE * 2);	// two buffers concatenated
 8000acc:	4c2c      	ldr	r4, [pc, #176]	; (8000b80 <startadc+0xc0>)
	statuspkt.adcpktssent = 0;
 8000ace:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	printf("Starting ADC DMA\n");
 8000ad2:	f01f ffa9 	bl	8020a28 <puts>
	osDelay(100);
 8000ad6:	2064      	movs	r0, #100	; 0x64
 8000ad8:	f010 f9b0 	bl	8010e3c <osDelay>
	pktbuf = pvPortMalloc(UDPBUFSIZE * 2);	// two buffers concatenated
 8000adc:	f44f 6038 	mov.w	r0, #2944	; 0xb80
 8000ae0:	f012 fbc8 	bl	8013274 <pvPortMalloc>
 8000ae4:	6020      	str	r0, [r4, #0]
	if (pktbuf == NULL) {
 8000ae6:	2800      	cmp	r0, #0
 8000ae8:	d03f      	beq.n	8000b6a <startadc+0xaa>
		printf("pvPortMalloc returned nil for pktbuf\n");
		for (;;)
			;
	}
	if (((uint32_t) pktbuf & 3) > 0) {
 8000aea:	0783      	lsls	r3, r0, #30
 8000aec:	d003      	beq.n	8000af6 <startadc+0x36>
		printf("******** pvPortMalloc not on word boundary *********\n");
 8000aee:	4825      	ldr	r0, [pc, #148]	; (8000b84 <startadc+0xc4>)
 8000af0:	f01f ff9a 	bl	8020a28 <puts>
 8000af4:	6820      	ldr	r0, [r4, #0]
 8000af6:	1f03      	subs	r3, r0, #4
 8000af8:	f200 51bc 	addw	r1, r0, #1468	; 0x5bc

//	printf("(&(*pktbuf)[0])=0x%x ", &((*pktbuf)[0]));
//	printf("(&(*pktbuf)[UDPBUFSIZE / 4])=0x%x\n", &((*pktbuf)[UDPBUFSIZE / 4]));

	for (i = 0; i < UDPBUFSIZE / 4; i++) {	// fill buffers, 4 bytes at a time
		(*pktbuf)[i] = 0x55555555;
 8000afc:	f04f 3255 	mov.w	r2, #1431655765	; 0x55555555
 8000b00:	f843 2f04 	str.w	r2, [r3, #4]!
	for (i = 0; i < UDPBUFSIZE / 4; i++) {	// fill buffers, 4 bytes at a time
 8000b04:	428b      	cmp	r3, r1
 8000b06:	d1fb      	bne.n	8000b00 <startadc+0x40>
 8000b08:	f600 317c 	addw	r1, r0, #2940	; 0xb7c
	}
	for (i = UDPBUFSIZE / 4; i < UDPBUFSIZE / 2; i++) {	// fill buffers, 4 bytes at a time
		(*pktbuf)[i] = 0xaaaaaaaa;
 8000b0c:	f04f 32aa 	mov.w	r2, #2863311530	; 0xaaaaaaaa
 8000b10:	f843 2f04 	str.w	r2, [r3, #4]!
	for (i = UDPBUFSIZE / 4; i < UDPBUFSIZE / 2; i++) {	// fill buffers, 4 bytes at a time
 8000b14:	4299      	cmp	r1, r3
 8000b16:	d1fb      	bne.n	8000b10 <startadc+0x50>
	}

	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
 8000b18:	f100 0210 	add.w	r2, r0, #16
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8000b1c:	f500 64ba 	add.w	r4, r0, #1488	; 0x5d0
	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
 8000b20:	4819      	ldr	r0, [pc, #100]	; (8000b88 <startadc+0xc8>)

	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b22:	f44f 7336 	mov.w	r3, #728	; 0x2d8
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8000b26:	4d19      	ldr	r5, [pc, #100]	; (8000b8c <startadc+0xcc>)
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b28:	4611      	mov	r1, r2
	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
 8000b2a:	6002      	str	r2, [r0, #0]
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b2c:	4622      	mov	r2, r4
 8000b2e:	4818      	ldr	r0, [pc, #96]	; (8000b90 <startadc+0xd0>)
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8000b30:	602c      	str	r4, [r5, #0]
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b32:	f7ff fdfb 	bl	800072c <HAL_ADCEx_MultiModeStart_DBDMA>
 8000b36:	4b17      	ldr	r3, [pc, #92]	; (8000b94 <startadc+0xd4>)
 8000b38:	7018      	strb	r0, [r3, #0]

//	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbufdum1, adcbufdum2, (ADCBUFSIZE / 4));		// DEBUG
//		printf("ADC_MM_Start returned %u\r\n", adcstat);

	if (HAL_ADC_Start(&hadc3) != HAL_OK)
 8000b3a:	4817      	ldr	r0, [pc, #92]	; (8000b98 <startadc+0xd8>)
 8000b3c:	f004 fe62 	bl	8005804 <HAL_ADC_Start>
 8000b40:	b110      	cbz	r0, 8000b48 <startadc+0x88>
		printf("ADC3 failed start\r\n");
 8000b42:	4816      	ldr	r0, [pc, #88]	; (8000b9c <startadc+0xdc>)
 8000b44:	f01f ff70 	bl	8020a28 <puts>
	if (HAL_ADC_Start(&hadc2) != HAL_OK)
 8000b48:	4815      	ldr	r0, [pc, #84]	; (8000ba0 <startadc+0xe0>)
 8000b4a:	f004 fe5b 	bl	8005804 <HAL_ADC_Start>
 8000b4e:	b110      	cbz	r0, 8000b56 <startadc+0x96>
		printf("ADC2 failed start\r\n");
 8000b50:	4814      	ldr	r0, [pc, #80]	; (8000ba4 <startadc+0xe4>)
 8000b52:	f01f ff69 	bl	8020a28 <puts>
	if (HAL_ADC_Start(&hadc1) != HAL_OK)
 8000b56:	480e      	ldr	r0, [pc, #56]	; (8000b90 <startadc+0xd0>)
 8000b58:	f004 fe54 	bl	8005804 <HAL_ADC_Start>
 8000b5c:	b900      	cbnz	r0, 8000b60 <startadc+0xa0>
//			HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);		// red led on

			//	myhexDump ("INITBUFF1---------------------------------------", *adcbuf1, ADCBUFLEN*2);
		}
#endif
}
 8000b5e:	bd38      	pop	{r3, r4, r5, pc}
		printf("ADC1 failed start\r\n");
 8000b60:	4811      	ldr	r0, [pc, #68]	; (8000ba8 <startadc+0xe8>)
}
 8000b62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		printf("ADC1 failed start\r\n");
 8000b66:	f01f bf5f 	b.w	8020a28 <puts>
		printf("pvPortMalloc returned nil for pktbuf\n");
 8000b6a:	4810      	ldr	r0, [pc, #64]	; (8000bac <startadc+0xec>)
 8000b6c:	f01f ff5c 	bl	8020a28 <puts>
 8000b70:	e7fe      	b.n	8000b70 <startadc+0xb0>
 8000b72:	bf00      	nop
 8000b74:	2002272c 	.word	0x2002272c
 8000b78:	066ff300 	.word	0x066ff300
 8000b7c:	0802488c 	.word	0x0802488c
 8000b80:	200227dc 	.word	0x200227dc
 8000b84:	080248c8 	.word	0x080248c8
 8000b88:	200227e0 	.word	0x200227e0
 8000b8c:	200227d4 	.word	0x200227d4
 8000b90:	20022d84 	.word	0x20022d84
 8000b94:	200227e4 	.word	0x200227e4
 8000b98:	20022dcc 	.word	0x20022dcc
 8000b9c:	08024900 	.word	0x08024900
 8000ba0:	20022a40 	.word	0x20022a40
 8000ba4:	08024914 	.word	0x08024914
 8000ba8:	08024928 	.word	0x08024928
 8000bac:	080248a0 	.word	0x080248a0

08000bb0 <vApplicationIdleHook>:
	 specified, or call vTaskDelay()). If the application makes use of the
	 vTaskDelete() API function (as this demo application does) then it is also
	 important that vApplicationIdleHook() is permitted to return to its calling
	 function, because it is the responsibility of the idle task to clean up
	 memory allocated by the kernel to any task that has since been deleted. */
}
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <vApplicationStackOverflowHook>:
/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName) {
	/* Run time stack overflow checking is performed if
	 configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
	 called if a stack overflow is detected. */
}
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <vApplicationMallocFailedHook>:
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000bbc:	b430      	push	{r4, r5}
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000bbe:	f44f 7380 	mov.w	r3, #256	; 0x100
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000bc2:	4d03      	ldr	r5, [pc, #12]	; (8000bd0 <vApplicationGetIdleTaskMemory+0x14>)
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000bc4:	4c03      	ldr	r4, [pc, #12]	; (8000bd4 <vApplicationGetIdleTaskMemory+0x18>)
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000bc6:	6005      	str	r5, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000bc8:	600c      	str	r4, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000bca:	6013      	str	r3, [r2, #0]
  /* place for user code */
}
 8000bcc:	bc30      	pop	{r4, r5}
 8000bce:	4770      	bx	lr
 8000bd0:	20000bac 	.word	0x20000bac
 8000bd4:	200007ac 	.word	0x200007ac

08000bd8 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000bd8:	b430      	push	{r4, r5}
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000bda:	f44f 7300 	mov.w	r3, #512	; 0x200
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000bde:	4d03      	ldr	r5, [pc, #12]	; (8000bec <vApplicationGetTimerTaskMemory+0x14>)
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000be0:	4c03      	ldr	r4, [pc, #12]	; (8000bf0 <vApplicationGetTimerTaskMemory+0x18>)
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000be2:	6005      	str	r5, [r0, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000be4:	600c      	str	r4, [r1, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000be6:	6013      	str	r3, [r2, #0]
  /* place for user code */
}
 8000be8:	bc30      	pop	{r4, r5}
 8000bea:	4770      	bx	lr
 8000bec:	20001400 	.word	0x20001400
 8000bf0:	20000c00 	.word	0x20000c00

08000bf4 <hc_sent>:
// lwip calls this function when the remote host has successfully received data (ack)
static err_t hc_sent(void *arg, struct tcp_pcb *pcb, u16_t len) {
	struct hc_state *state = arg;

	// Reset connection timeout
	state->ConnectionTimeout = 0;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	7483      	strb	r3, [r0, #18]

	return (ERR_OK);
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	4770      	bx	lr

08000bfc <hc_recv>:
	if ((err == ERR_OK) && (p != NULL)) {
 8000bfc:	fab3 f383 	clz	r3, r3
err_t hc_recv(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err) {
 8000c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if ((err == ERR_OK) && (p != NULL)) {
 8000c04:	095b      	lsrs	r3, r3, #5
err_t hc_recv(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err) {
 8000c06:	b083      	sub	sp, #12
 8000c08:	4604      	mov	r4, r0
 8000c0a:	460e      	mov	r6, r1
	if ((err == ERR_OK) && (p != NULL)) {
 8000c0c:	4617      	mov	r7, r2
 8000c0e:	b102      	cbz	r2, 8000c12 <hc_recv+0x16>
 8000c10:	bb9b      	cbnz	r3, 8000c7a <hc_recv+0x7e>
	else if ((err == ERR_OK) && (p == NULL)) {
 8000c12:	bb47      	cbnz	r7, 8000c66 <hc_recv+0x6a>
 8000c14:	b33b      	cbz	r3, 8000c66 <hc_recv+0x6a>
		for (i = 0; i < state->Len; i++) {
 8000c16:	8a23      	ldrh	r3, [r4, #16]
 8000c18:	6967      	ldr	r7, [r4, #20]
 8000c1a:	f894 8000 	ldrb.w	r8, [r4]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	f000 8095 	beq.w	8000d4e <hc_recv+0x152>
 8000c24:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8000c28:	2200      	movs	r2, #0
	hc_errormsg errormsg = GEN_ERROR;
 8000c2a:	2504      	movs	r5, #4
			if (errormsg == GEN_ERROR) {
 8000c2c:	2d04      	cmp	r5, #4
 8000c2e:	f819 0002 	ldrb.w	r0, [r9, r2]
 8000c32:	f102 0101 	add.w	r1, r2, #1
 8000c36:	d052      	beq.n	8000cde <hc_recv+0xe2>
				if ((*(state->RecvData + i) == '\r') && (*(state->RecvData + ++i) == '\n')
 8000c38:	280d      	cmp	r0, #13
 8000c3a:	d018      	beq.n	8000c6e <hc_recv+0x72>
 8000c3c:	460a      	mov	r2, r1
		for (i = 0; i < state->Len; i++) {
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	dcf4      	bgt.n	8000c2c <hc_recv+0x30>
	char *page = NULL;
 8000c42:	f04f 0a00 	mov.w	sl, #0
		if (errormsg == OK) {
 8000c46:	2d00      	cmp	r5, #0
 8000c48:	d163      	bne.n	8000d12 <hc_recv+0x116>
			(*state->ReturnPage)(state->Num, OK, page, state->Len);
 8000c4a:	4652      	mov	r2, sl
 8000c4c:	4629      	mov	r1, r5
 8000c4e:	4640      	mov	r0, r8
 8000c50:	47b8      	blx	r7
	if (pcb != NULL) {
 8000c52:	b116      	cbz	r6, 8000c5a <hc_recv+0x5e>
		tcp_close(pcb);
 8000c54:	4630      	mov	r0, r6
 8000c56:	f017 f9ed 	bl	8018034 <tcp_close>
		free(state->RecvData);
 8000c5a:	68e0      	ldr	r0, [r4, #12]
 8000c5c:	f01e fe8e 	bl	801f97c <free>
		free(state);
 8000c60:	4620      	mov	r0, r4
 8000c62:	f01e fe8b 	bl	801f97c <free>
}
 8000c66:	2000      	movs	r0, #0
 8000c68:	b003      	add	sp, #12
 8000c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if ((*(state->RecvData + i) == '\r') && (*(state->RecvData + ++i) == '\n')
 8000c6e:	f819 0001 	ldrb.w	r0, [r9, r1]
 8000c72:	280a      	cmp	r0, #10
 8000c74:	d045      	beq.n	8000d02 <hc_recv+0x106>
 8000c76:	1c4a      	adds	r2, r1, #1
 8000c78:	e7e1      	b.n	8000c3e <hc_recv+0x42>
		tcp_recved(pcb, p->tot_len);
 8000c7a:	4608      	mov	r0, r1
 8000c7c:	8911      	ldrh	r1, [r2, #8]
 8000c7e:	f016 fae7 	bl	8017250 <tcp_recved>
 8000c82:	463d      	mov	r5, r7
 8000c84:	8a21      	ldrh	r1, [r4, #16]
			state->RecvData[temp_p->len + state->Len] = '\0';
 8000c86:	2600      	movs	r6, #0
			state->RecvData = realloc(state->RecvData, temp_p->len + state->Len + 1);
 8000c88:	896b      	ldrh	r3, [r5, #10]
 8000c8a:	68e0      	ldr	r0, [r4, #12]
 8000c8c:	4419      	add	r1, r3
 8000c8e:	3101      	adds	r1, #1
 8000c90:	f01f ff06 	bl	8020aa0 <realloc>
 8000c94:	60e0      	str	r0, [r4, #12]
			if (state->RecvData == NULL) {
 8000c96:	2800      	cmp	r0, #0
 8000c98:	d04a      	beq.n	8000d30 <hc_recv+0x134>
			strncpy(state->RecvData + state->Len, temp_p->payload, temp_p->len);
 8000c9a:	8a23      	ldrh	r3, [r4, #16]
 8000c9c:	896a      	ldrh	r2, [r5, #10]
 8000c9e:	6869      	ldr	r1, [r5, #4]
 8000ca0:	4418      	add	r0, r3
 8000ca2:	f020 fdc7 	bl	8021834 <strncpy>
			state->RecvData[temp_p->len + state->Len] = '\0';
 8000ca6:	8969      	ldrh	r1, [r5, #10]
 8000ca8:	68e3      	ldr	r3, [r4, #12]
 8000caa:	8a22      	ldrh	r2, [r4, #16]
 8000cac:	440b      	add	r3, r1
 8000cae:	549e      	strb	r6, [r3, r2]
			state->Len += temp_p->len;
 8000cb0:	896b      	ldrh	r3, [r5, #10]
 8000cb2:	8a21      	ldrh	r1, [r4, #16]
			temp_p = temp_p->next;
 8000cb4:	682d      	ldr	r5, [r5, #0]
			state->Len += temp_p->len;
 8000cb6:	4419      	add	r1, r3
 8000cb8:	b289      	uxth	r1, r1
 8000cba:	8221      	strh	r1, [r4, #16]
		while (temp_p != NULL) {
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d1e3      	bne.n	8000c88 <hc_recv+0x8c>
			temp_p = p->next;
 8000cc0:	683c      	ldr	r4, [r7, #0]
			pbuf_free_callback(p);
 8000cc2:	4638      	mov	r0, r7
 8000cc4:	f012 fcee 	bl	80136a4 <pbuf_free_callback>
		while (p != NULL) {
 8000cc8:	4627      	mov	r7, r4
 8000cca:	2c00      	cmp	r4, #0
 8000ccc:	d0cb      	beq.n	8000c66 <hc_recv+0x6a>
			temp_p = p->next;
 8000cce:	683c      	ldr	r4, [r7, #0]
			pbuf_free_callback(p);
 8000cd0:	4638      	mov	r0, r7
 8000cd2:	f012 fce7 	bl	80136a4 <pbuf_free_callback>
		while (p != NULL) {
 8000cd6:	4627      	mov	r7, r4
 8000cd8:	2c00      	cmp	r4, #0
 8000cda:	d1f1      	bne.n	8000cc0 <hc_recv+0xc4>
 8000cdc:	e7c3      	b.n	8000c66 <hc_recv+0x6a>
				if ((*(state->RecvData + i) == '2') && (*(state->RecvData + ++i) == '0')
 8000cde:	2832      	cmp	r0, #50	; 0x32
 8000ce0:	d009      	beq.n	8000cf6 <hc_recv+0xfa>
				if (*(state->RecvData + i) == '\n')
 8000ce2:	280a      	cmp	r0, #10
 8000ce4:	d1aa      	bne.n	8000c3c <hc_recv+0x40>
		for (i = 0; i < state->Len; i++) {
 8000ce6:	428b      	cmp	r3, r1
 8000ce8:	dd12      	ble.n	8000d10 <hc_recv+0x114>
 8000cea:	f819 0001 	ldrb.w	r0, [r9, r1]
 8000cee:	460a      	mov	r2, r1
					errormsg = NOT_FOUND;
 8000cf0:	2503      	movs	r5, #3
		for (i = 0; i < state->Len; i++) {
 8000cf2:	3101      	adds	r1, #1
 8000cf4:	e7a0      	b.n	8000c38 <hc_recv+0x3c>
				if ((*(state->RecvData + i) == '2') && (*(state->RecvData + ++i) == '0')
 8000cf6:	f819 0001 	ldrb.w	r0, [r9, r1]
 8000cfa:	2830      	cmp	r0, #48	; 0x30
 8000cfc:	d00f      	beq.n	8000d1e <hc_recv+0x122>
 8000cfe:	1c91      	adds	r1, r2, #2
 8000d00:	e7ef      	b.n	8000ce2 <hc_recv+0xe6>
						&& (*(state->RecvData + ++i) == '\r') && (*(state->RecvData + ++i) == '\n')) {
 8000d02:	eb09 0102 	add.w	r1, r9, r2
 8000d06:	7888      	ldrb	r0, [r1, #2]
 8000d08:	280d      	cmp	r0, #13
 8000d0a:	d01b      	beq.n	8000d44 <hc_recv+0x148>
 8000d0c:	3203      	adds	r2, #3
 8000d0e:	e796      	b.n	8000c3e <hc_recv+0x42>
					errormsg = NOT_FOUND;
 8000d10:	2503      	movs	r5, #3
			(*state->ReturnPage)(state->Num, errormsg, NULL, 0);
 8000d12:	2300      	movs	r3, #0
 8000d14:	4629      	mov	r1, r5
 8000d16:	4640      	mov	r0, r8
 8000d18:	461a      	mov	r2, r3
 8000d1a:	47b8      	blx	r7
 8000d1c:	e799      	b.n	8000c52 <hc_recv+0x56>
						&& (*(state->RecvData + ++i) == '0'))
 8000d1e:	eb09 0002 	add.w	r0, r9, r2
 8000d22:	1cd1      	adds	r1, r2, #3
 8000d24:	7880      	ldrb	r0, [r0, #2]
 8000d26:	2830      	cmp	r0, #48	; 0x30
 8000d28:	d1db      	bne.n	8000ce2 <hc_recv+0xe6>
 8000d2a:	460a      	mov	r2, r1
					errormsg = OK;
 8000d2c:	2500      	movs	r5, #0
 8000d2e:	e786      	b.n	8000c3e <hc_recv+0x42>
				(*state->ReturnPage)(state->Num, OUT_MEM, NULL, 0);
 8000d30:	4603      	mov	r3, r0
 8000d32:	6965      	ldr	r5, [r4, #20]
 8000d34:	7820      	ldrb	r0, [r4, #0]
 8000d36:	2101      	movs	r1, #1
 8000d38:	461a      	mov	r2, r3
 8000d3a:	47a8      	blx	r5
}
 8000d3c:	2000      	movs	r0, #0
 8000d3e:	b003      	add	sp, #12
 8000d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						&& (*(state->RecvData + ++i) == '\r') && (*(state->RecvData + ++i) == '\n')) {
 8000d44:	78c9      	ldrb	r1, [r1, #3]
 8000d46:	290a      	cmp	r1, #10
 8000d48:	d003      	beq.n	8000d52 <hc_recv+0x156>
 8000d4a:	3204      	adds	r2, #4
 8000d4c:	e777      	b.n	8000c3e <hc_recv+0x42>
	hc_errormsg errormsg = GEN_ERROR;
 8000d4e:	2504      	movs	r5, #4
 8000d50:	e7df      	b.n	8000d12 <hc_recv+0x116>
					i++;
 8000d52:	3204      	adds	r2, #4
 8000d54:	9301      	str	r3, [sp, #4]
					page = malloc(strlen(state->RecvData + i));
 8000d56:	4491      	add	r9, r2
 8000d58:	4648      	mov	r0, r9
 8000d5a:	f7ff fa7b 	bl	8000254 <strlen>
 8000d5e:	4683      	mov	fp, r0
 8000d60:	f01e fe04 	bl	801f96c <malloc>
					strcpy(page, state->RecvData + i);
 8000d64:	4649      	mov	r1, r9
 8000d66:	f10b 0201 	add.w	r2, fp, #1
					page = malloc(strlen(state->RecvData + i));
 8000d6a:	4682      	mov	sl, r0
					strcpy(page, state->RecvData + i);
 8000d6c:	f01e fe2f 	bl	801f9ce <memcpy>
					break;
 8000d70:	9b01      	ldr	r3, [sp, #4]
		if (errormsg == OK) {
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	f43f af69 	beq.w	8000c4a <hc_recv+0x4e>
 8000d78:	e7cb      	b.n	8000d12 <hc_recv+0x116>
 8000d7a:	bf00      	nop

08000d7c <hc_error>:
	(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000d7c:	2300      	movs	r3, #0
static void hc_error(void *arg, err_t err) {
 8000d7e:	b570      	push	{r4, r5, r6, lr}
 8000d80:	4604      	mov	r4, r0
	(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000d82:	461a      	mov	r2, r3
static void hc_error(void *arg, err_t err) {
 8000d84:	460d      	mov	r5, r1
	(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000d86:	6946      	ldr	r6, [r0, #20]
 8000d88:	2104      	movs	r1, #4
 8000d8a:	7800      	ldrb	r0, [r0, #0]
 8000d8c:	47b0      	blx	r6
	free(state->RecvData);
 8000d8e:	68e0      	ldr	r0, [r4, #12]
 8000d90:	f01e fdf4 	bl	801f97c <free>
	free(state->PostVars);
 8000d94:	68a0      	ldr	r0, [r4, #8]
 8000d96:	f01e fdf1 	bl	801f97c <free>
	free(state->Page);
 8000d9a:	6860      	ldr	r0, [r4, #4]
 8000d9c:	f01e fdee 	bl	801f97c <free>
	free(state);
 8000da0:	4620      	mov	r0, r4
 8000da2:	f01e fdeb 	bl	801f97c <free>
	printf("hc_error: err=%d\n", err);
 8000da6:	4629      	mov	r1, r5
 8000da8:	4802      	ldr	r0, [pc, #8]	; (8000db4 <hc_error+0x38>)
}
 8000daa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	printf("hc_error: err=%d\n", err);
 8000dae:	f01f bdb3 	b.w	8020918 <iprintf>
 8000db2:	bf00      	nop
 8000db4:	080249b8 	.word	0x080249b8

08000db8 <hc_poll>:
static err_t hc_poll(void *arg, struct tcp_pcb *pcb) {
 8000db8:	b538      	push	{r3, r4, r5, lr}
	state->ConnectionTimeout++;
 8000dba:	7c83      	ldrb	r3, [r0, #18]
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	b2db      	uxtb	r3, r3
	if (state->ConnectionTimeout > 20) {
 8000dc0:	2b14      	cmp	r3, #20
	state->ConnectionTimeout++;
 8000dc2:	7483      	strb	r3, [r0, #18]
	if (state->ConnectionTimeout > 20) {
 8000dc4:	d909      	bls.n	8000dda <hc_poll+0x22>
 8000dc6:	4604      	mov	r4, r0
		tcp_abort(pcb);
 8000dc8:	4608      	mov	r0, r1
 8000dca:	f016 ff1d 	bl	8017c08 <tcp_abort>
		(*state->ReturnPage)(state->Num, TIMEOUT, NULL, 0);
 8000dce:	2300      	movs	r3, #0
 8000dd0:	6965      	ldr	r5, [r4, #20]
 8000dd2:	2102      	movs	r1, #2
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	7820      	ldrb	r0, [r4, #0]
 8000dd8:	47a8      	blx	r5
}
 8000dda:	2000      	movs	r0, #0
 8000ddc:	bd38      	pop	{r3, r4, r5, pc}
 8000dde:	bf00      	nop

08000de0 <hc_connected>:

// lwip calls this function when the connection is established
static err_t hc_connected(void *arg, struct tcp_pcb *pcb, err_t err) {
 8000de0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000de4:	4604      	mov	r4, r0
 8000de6:	b083      	sub	sp, #12
 8000de8:	460d      	mov	r5, r1
	struct hc_state *state = arg;
	char *headers;

	// error?
	if (err != ERR_OK) {
 8000dea:	b19a      	cbz	r2, 8000e14 <hc_connected+0x34>
	if (pcb != NULL) {
 8000dec:	b111      	cbz	r1, 8000df4 <hc_connected+0x14>
		tcp_close(pcb);
 8000dee:	4608      	mov	r0, r1
 8000df0:	f017 f920 	bl	8018034 <tcp_close>
		hc_clearpcb(pcb);

		// Call return function
		(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000df4:	2300      	movs	r3, #0
 8000df6:	2104      	movs	r1, #4
 8000df8:	7820      	ldrb	r0, [r4, #0]
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	6965      	ldr	r5, [r4, #20]
 8000dfe:	47a8      	blx	r5

		// Free wc state
		free(state->RecvData);
 8000e00:	68e0      	ldr	r0, [r4, #12]
 8000e02:	f01e fdbb 	bl	801f97c <free>
		free(state);
 8000e06:	4620      	mov	r0, r4
 8000e08:	f01e fdb8 	bl	801f97c <free>
	free(headers);
	free(state->PostVars);			// postvars are send, so we don't need them anymore
	free(state->Page);		    	        // page is requested, so we don't need it anymore

	return (ERR_OK);
}
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	b003      	add	sp, #12
 8000e10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (state->PostVars == NULL) {
 8000e14:	e9d0 8701 	ldrd	r8, r7, [r0, #4]
 8000e18:	4640      	mov	r0, r8
 8000e1a:	f7ff fa1b 	bl	8000254 <strlen>
 8000e1e:	4606      	mov	r6, r0
 8000e20:	2f00      	cmp	r7, #0
 8000e22:	d039      	beq.n	8000e98 <hc_connected+0xb8>
		headers = malloc(91 + strlen(state->PostVars) + strlen(state->Page) + 10);
 8000e24:	4638      	mov	r0, r7
 8000e26:	f7ff fa15 	bl	8000254 <strlen>
 8000e2a:	4681      	mov	r9, r0
 8000e2c:	f106 0065 	add.w	r0, r6, #101	; 0x65
 8000e30:	4448      	add	r0, r9
 8000e32:	f01e fd9b 	bl	801f96c <malloc>
		sprintf(headers,
 8000e36:	464b      	mov	r3, r9
 8000e38:	9700      	str	r7, [sp, #0]
 8000e3a:	4642      	mov	r2, r8
 8000e3c:	491b      	ldr	r1, [pc, #108]	; (8000eac <hc_connected+0xcc>)
		headers = malloc(91 + strlen(state->PostVars) + strlen(state->Page) + 10);
 8000e3e:	4606      	mov	r6, r0
		sprintf(headers,
 8000e40:	f01f fec2 	bl	8020bc8 <siprintf>
	tcp_recv(pcb, hc_recv);
 8000e44:	491a      	ldr	r1, [pc, #104]	; (8000eb0 <hc_connected+0xd0>)
 8000e46:	4628      	mov	r0, r5
 8000e48:	f016 fa94 	bl	8017374 <tcp_recv>
	tcp_err(pcb, hc_error);
 8000e4c:	4919      	ldr	r1, [pc, #100]	; (8000eb4 <hc_connected+0xd4>)
 8000e4e:	4628      	mov	r0, r5
 8000e50:	f016 fac8 	bl	80173e4 <tcp_err>
	tcp_poll(pcb, hc_poll, 10);
 8000e54:	220a      	movs	r2, #10
 8000e56:	4918      	ldr	r1, [pc, #96]	; (8000eb8 <hc_connected+0xd8>)
 8000e58:	4628      	mov	r0, r5
 8000e5a:	f016 fae5 	bl	8017428 <tcp_poll>
	tcp_sent(pcb, hc_sent);
 8000e5e:	4917      	ldr	r1, [pc, #92]	; (8000ebc <hc_connected+0xdc>)
 8000e60:	4628      	mov	r0, r5
 8000e62:	f016 faa3 	bl	80173ac <tcp_sent>
	tcp_write(pcb, headers, strlen(headers), 1);
 8000e66:	4630      	mov	r0, r6
 8000e68:	f7ff f9f4 	bl	8000254 <strlen>
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	4602      	mov	r2, r0
 8000e70:	4631      	mov	r1, r6
 8000e72:	4628      	mov	r0, r5
 8000e74:	f019 f9a4 	bl	801a1c0 <tcp_write>
	tcp_output(pcb);
 8000e78:	4628      	mov	r0, r5
 8000e7a:	f019 ffcb 	bl	801ae14 <tcp_output>
	free(headers);
 8000e7e:	4630      	mov	r0, r6
 8000e80:	f01e fd7c 	bl	801f97c <free>
	free(state->PostVars);			// postvars are send, so we don't need them anymore
 8000e84:	68a0      	ldr	r0, [r4, #8]
 8000e86:	f01e fd79 	bl	801f97c <free>
	free(state->Page);		    	        // page is requested, so we don't need it anymore
 8000e8a:	6860      	ldr	r0, [r4, #4]
 8000e8c:	f01e fd76 	bl	801f97c <free>
}
 8000e90:	2000      	movs	r0, #0
 8000e92:	b003      	add	sp, #12
 8000e94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		headers = malloc(19 + strlen(state->Page));
 8000e98:	3013      	adds	r0, #19
 8000e9a:	f01e fd67 	bl	801f96c <malloc>
		sprintf(headers, "GET /%s HTTP/1.0\r\n\r\n", state->Page);
 8000e9e:	4642      	mov	r2, r8
 8000ea0:	4907      	ldr	r1, [pc, #28]	; (8000ec0 <hc_connected+0xe0>)
		headers = malloc(19 + strlen(state->Page));
 8000ea2:	4606      	mov	r6, r0
		sprintf(headers, "GET /%s HTTP/1.0\r\n\r\n", state->Page);
 8000ea4:	f01f fe90 	bl	8020bc8 <siprintf>
 8000ea8:	e7cc      	b.n	8000e44 <hc_connected+0x64>
 8000eaa:	bf00      	nop
 8000eac:	08024954 	.word	0x08024954
 8000eb0:	08000bfd 	.word	0x08000bfd
 8000eb4:	08000d7d 	.word	0x08000d7d
 8000eb8:	08000db9 	.word	0x08000db9
 8000ebc:	08000bf5 	.word	0x08000bf5
 8000ec0:	0802493c 	.word	0x0802493c

08000ec4 <hc_open>:

// Public function for request a webpage (REMOTEIP, ...
int hc_open(ip_addr_t remoteIP, char *Page, char *PostVars, void (*returnpage)(u8_t, hc_errormsg, char*, u16_t)) {
 8000ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ec8:	b084      	sub	sp, #16
 8000eca:	460f      	mov	r7, r1
 8000ecc:	4616      	mov	r6, r2
 8000ece:	4699      	mov	r9, r3
 8000ed0:	9001      	str	r0, [sp, #4]
	// local port
	u16_t port = 8080;
	volatile err_t err;

	// Get a place for a new webclient state in the memory
	state = malloc(sizeof(struct hc_state));
 8000ed2:	2018      	movs	r0, #24
 8000ed4:	f01e fd4a 	bl	801f96c <malloc>
 8000ed8:	4604      	mov	r4, r0

	// Create a new PCB (PROTOCOL CONTROL BLOCK)
	pcb = tcp_new();
 8000eda:	f016 ffd5 	bl	8017e88 <tcp_new>
	if (pcb == NULL || state == NULL) {
 8000ede:	2800      	cmp	r0, #0
 8000ee0:	d074      	beq.n	8000fcc <hc_open+0x108>
 8000ee2:	fab4 f184 	clz	r1, r4
 8000ee6:	0949      	lsrs	r1, r1, #5
 8000ee8:	2900      	cmp	r1, #0
 8000eea:	d16f      	bne.n	8000fcc <hc_open+0x108>
			;
		return 0;
	}

	// Define webclient state vars
	num++;
 8000eec:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8000ff4 <hc_open+0x130>
 8000ef0:	4605      	mov	r5, r0
	state->Num = num;
	state->RecvData = NULL;
 8000ef2:	60e1      	str	r1, [r4, #12]
	num++;
 8000ef4:	f898 2000 	ldrb.w	r2, [r8]
	state->ConnectionTimeout = 0;
 8000ef8:	74a1      	strb	r1, [r4, #18]
	num++;
 8000efa:	3201      	adds	r2, #1
	state->Len = 0;
 8000efc:	8221      	strh	r1, [r4, #16]
	state->ReturnPage = returnpage;
 8000efe:	f8c4 9014 	str.w	r9, [r4, #20]
	num++;
 8000f02:	b2d3      	uxtb	r3, r2
 8000f04:	f888 3000 	strb.w	r3, [r8]
	state->Num = num;
 8000f08:	7023      	strb	r3, [r4, #0]

	// Make place for PostVars & Page
	if (PostVars != NULL)
 8000f0a:	2e00      	cmp	r6, #0
 8000f0c:	d05b      	beq.n	8000fc6 <hc_open+0x102>
		state->PostVars = malloc(strlen(PostVars) + 1);
 8000f0e:	4630      	mov	r0, r6
 8000f10:	f7ff f9a0 	bl	8000254 <strlen>
 8000f14:	3001      	adds	r0, #1
 8000f16:	f01e fd29 	bl	801f96c <malloc>
 8000f1a:	4681      	mov	r9, r0
 8000f1c:	60a0      	str	r0, [r4, #8]
	state->Page = malloc(strlen(Page) + 1);
 8000f1e:	4638      	mov	r0, r7
 8000f20:	f7ff f998 	bl	8000254 <strlen>
 8000f24:	f100 0a01 	add.w	sl, r0, #1
 8000f28:	4650      	mov	r0, sl
 8000f2a:	f01e fd1f 	bl	801f96c <malloc>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	6060      	str	r0, [r4, #4]

	// Check for "out of memory"
	if (state->Page == NULL || (state->PostVars == NULL && PostVars != NULL)) {
 8000f32:	2800      	cmp	r0, #0
 8000f34:	d037      	beq.n	8000fa6 <hc_open+0xe2>
 8000f36:	f1b9 0f00 	cmp.w	r9, #0
 8000f3a:	d032      	beq.n	8000fa2 <hc_open+0xde>
		printf("httpclient: no pcb memory\n");
#endif
		return 0;
	}
	// Place allocated copy data
	strcpy(state->Page, Page);
 8000f3c:	4652      	mov	r2, sl
 8000f3e:	4639      	mov	r1, r7
 8000f40:	f01e fd45 	bl	801f9ce <memcpy>
	if (PostVars != NULL)
 8000f44:	b356      	cbz	r6, 8000f9c <hc_open+0xd8>
		strcpy(state->PostVars, PostVars);
 8000f46:	4631      	mov	r1, r6
 8000f48:	4648      	mov	r0, r9
 8000f4a:	f01f fee2 	bl	8020d12 <strcpy>
int hc_open(ip_addr_t remoteIP, char *Page, char *PostVars, void (*returnpage)(u8_t, hc_errormsg, char*, u16_t)) {
 8000f4e:	f641 7690 	movw	r6, #8080	; 0x1f90
	else
		state->PostVars = NULL;

	// Bind to local IP & local port
	while (tcp_bind(pcb, IP_ADDR_ANY, port) != ERR_OK) {
 8000f52:	4f24      	ldr	r7, [pc, #144]	; (8000fe4 <hc_open+0x120>)
 8000f54:	e000      	b.n	8000f58 <hc_open+0x94>
		// Local port in use, use port+1
		port++;
 8000f56:	b2b6      	uxth	r6, r6
	while (tcp_bind(pcb, IP_ADDR_ANY, port) != ERR_OK) {
 8000f58:	4632      	mov	r2, r6
 8000f5a:	4639      	mov	r1, r7
 8000f5c:	4628      	mov	r0, r5
		port++;
 8000f5e:	3601      	adds	r6, #1
	while (tcp_bind(pcb, IP_ADDR_ANY, port) != ERR_OK) {
 8000f60:	f016 f86c 	bl	801703c <tcp_bind>
 8000f64:	2800      	cmp	r0, #0
 8000f66:	d1f6      	bne.n	8000f56 <hc_open+0x92>
	}

	// Use conn -> argument(s)
	tcp_arg(pcb, state);
 8000f68:	4621      	mov	r1, r4
 8000f6a:	4628      	mov	r0, r5
 8000f6c:	f016 f9fe 	bl	801736c <tcp_arg>

	// Open connect (SEND SYN)
	err = tcp_connect(pcb, &remoteIP, 8080, hc_connected);
 8000f70:	4b1d      	ldr	r3, [pc, #116]	; (8000fe8 <hc_open+0x124>)
 8000f72:	4628      	mov	r0, r5
 8000f74:	f641 7290 	movw	r2, #8080	; 0x1f90
 8000f78:	a901      	add	r1, sp, #4
 8000f7a:	f017 f97b 	bl	8018274 <tcp_connect>
 8000f7e:	b240      	sxtb	r0, r0
 8000f80:	f88d 000f 	strb.w	r0, [sp, #15]

	if (err != ERR_OK) {
 8000f84:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000f88:	bb23      	cbnz	r3, 8000fd4 <hc_open+0x110>
		printf("hc_open failed with %d\n", err);
	}
	return num;
 8000f8a:	f898 0000 	ldrb.w	r0, [r8]
}
 8000f8e:	b004      	add	sp, #16
 8000f90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	strcpy(state->Page, Page);
 8000f94:	4652      	mov	r2, sl
 8000f96:	4639      	mov	r1, r7
 8000f98:	f01e fd19 	bl	801f9ce <memcpy>
		state->PostVars = NULL;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	60a3      	str	r3, [r4, #8]
 8000fa0:	e7d5      	b.n	8000f4e <hc_open+0x8a>
	if (state->Page == NULL || (state->PostVars == NULL && PostVars != NULL)) {
 8000fa2:	2e00      	cmp	r6, #0
 8000fa4:	d0f6      	beq.n	8000f94 <hc_open+0xd0>
		free(state->Page);
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f01e fce8 	bl	801f97c <free>
		free(state->PostVars);
 8000fac:	4648      	mov	r0, r9
 8000fae:	f01e fce5 	bl	801f97c <free>
		free(state);
 8000fb2:	4620      	mov	r0, r4
 8000fb4:	f01e fce2 	bl	801f97c <free>
		tcp_close(pcb);
 8000fb8:	4628      	mov	r0, r5
 8000fba:	f017 f83b 	bl	8018034 <tcp_close>
		return 0;
 8000fbe:	2000      	movs	r0, #0
}
 8000fc0:	b004      	add	sp, #16
 8000fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fc6:	f8d4 9008 	ldr.w	r9, [r4, #8]
 8000fca:	e7a8      	b.n	8000f1e <hc_open+0x5a>
		printf("hc_open: Not enough memory for pcb or state\n");
 8000fcc:	4807      	ldr	r0, [pc, #28]	; (8000fec <hc_open+0x128>)
 8000fce:	f01f fd2b 	bl	8020a28 <puts>
 8000fd2:	e7fe      	b.n	8000fd2 <hc_open+0x10e>
		printf("hc_open failed with %d\n", err);
 8000fd4:	f89d 100f 	ldrb.w	r1, [sp, #15]
 8000fd8:	4805      	ldr	r0, [pc, #20]	; (8000ff0 <hc_open+0x12c>)
 8000fda:	b249      	sxtb	r1, r1
 8000fdc:	f01f fc9c 	bl	8020918 <iprintf>
 8000fe0:	e7d3      	b.n	8000f8a <hc_open+0xc6>
 8000fe2:	bf00      	nop
 8000fe4:	0803f4f0 	.word	0x0803f4f0
 8000fe8:	08000de1 	.word	0x08000de1
 8000fec:	080249cc 	.word	0x080249cc
 8000ff0:	080249f8 	.word	0x080249f8
 8000ff4:	20001454 	.word	0x20001454

08000ff8 <wait_armtx>:
}

// wait for Tx DMA to complete - timeout if error
// then re-arm the wait flag
// returns -1 on timeout, 0 on okay
int wait_armtx(void) {
 8000ff8:	b538      	push	{r3, r4, r5, lr}
 8000ffa:	2464      	movs	r4, #100	; 0x64
 8000ffc:	4d08      	ldr	r5, [pc, #32]	; (8001020 <wait_armtx+0x28>)
 8000ffe:	e003      	b.n	8001008 <wait_armtx+0x10>
	while (timeoutcnt < 100) {
		if (txdmadone == 1)		// its ready
			break;
//		printf("UART5 Waiting on Tx\n");
		timeoutcnt++;
		osDelay(0);		// give up timeslice
 8001000:	f00f ff1c 	bl	8010e3c <osDelay>
	while (timeoutcnt < 100) {
 8001004:	3c01      	subs	r4, #1
 8001006:	d005      	beq.n	8001014 <wait_armtx+0x1c>
		if (txdmadone == 1)		// its ready
 8001008:	682b      	ldr	r3, [r5, #0]
		osDelay(0);		// give up timeslice
 800100a:	2000      	movs	r0, #0
		if (txdmadone == 1)		// its ready
 800100c:	2b01      	cmp	r3, #1
 800100e:	d1f7      	bne.n	8001000 <wait_armtx+0x8>
	if (timeoutcnt >= 100) {
		printf("UART5 Tx timeout\n");
		return (-1);
	}
	txdmadone = 1;	// re-arm the flag to indicate okay to Tx
	return (0);
 8001010:	2000      	movs	r0, #0
}
 8001012:	bd38      	pop	{r3, r4, r5, pc}
		printf("UART5 Tx timeout\n");
 8001014:	4803      	ldr	r0, [pc, #12]	; (8001024 <wait_armtx+0x2c>)
 8001016:	f01f fd07 	bl	8020a28 <puts>
		return (-1);
 800101a:	f04f 30ff 	mov.w	r0, #4294967295
}
 800101e:	bd38      	pop	{r3, r4, r5, pc}
 8001020:	20001594 	.word	0x20001594
 8001024:	08024c50 	.word	0x08024c50

08001028 <uart5_rxdone>:

// UART 5 Rx DMA complete
void uart5_rxdone() {

	printf("UART5 Rx Complete\n");
 8001028:	4801      	ldr	r0, [pc, #4]	; (8001030 <uart5_rxdone+0x8>)
 800102a:	f01f bcfd 	b.w	8020a28 <puts>
 800102e:	bf00      	nop
 8001030:	08024c3c 	.word	0x08024c3c

08001034 <HAL_UART_TxCpltCallback>:
}

// Transmit completed callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {

	if (huart->Instance == UART5) {
 8001034:	6802      	ldr	r2, [r0, #0]
 8001036:	4b03      	ldr	r3, [pc, #12]	; (8001044 <HAL_UART_TxCpltCallback+0x10>)
 8001038:	429a      	cmp	r2, r3
 800103a:	d102      	bne.n	8001042 <HAL_UART_TxCpltCallback+0xe>
		txdmadone = 1;		// its finished transmission
 800103c:	4b02      	ldr	r3, [pc, #8]	; (8001048 <HAL_UART_TxCpltCallback+0x14>)
 800103e:	2201      	movs	r2, #1
 8001040:	601a      	str	r2, [r3, #0]
//		printf("UART5 Tx Complete\n");
	}
}
 8001042:	4770      	bx	lr
 8001044:	40005000 	.word	0x40005000
 8001048:	20001594 	.word	0x20001594

0800104c <lcd_rxdma>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////

// get Rx chars if available - non blocking using DMA
// copies all dma rx'd chars into the lcd rx buffer
int lcd_rxdma() {
 800104c:	b430      	push	{r4, r5}
	volatile int count = 0;
 800104e:	2300      	movs	r3, #0
int lcd_rxdma() {
 8001050:	b082      	sub	sp, #8
	volatile int dmaindex = 0;

	dmaindex = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 8001052:	4a10      	ldr	r2, [pc, #64]	; (8001094 <lcd_rxdma+0x48>)
	volatile int count = 0;
 8001054:	9300      	str	r3, [sp, #0]
	volatile int dmaindex = 0;
 8001056:	9301      	str	r3, [sp, #4]
	dmaindex = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 8001058:	6852      	ldr	r2, [r2, #4]

	while (dmaindex != lcdrxoutidx) {		// dma in index has moved on from lcd rx out index
 800105a:	480f      	ldr	r0, [pc, #60]	; (8001098 <lcd_rxdma+0x4c>)
	dmaindex = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 800105c:	f1c2 0280 	rsb	r2, r2, #128	; 0x80
	while (dmaindex != lcdrxoutidx) {		// dma in index has moved on from lcd rx out index
 8001060:	6803      	ldr	r3, [r0, #0]
	dmaindex = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 8001062:	9201      	str	r2, [sp, #4]
	while (dmaindex != lcdrxoutidx) {		// dma in index has moved on from lcd rx out index
 8001064:	9a01      	ldr	r2, [sp, #4]
 8001066:	429a      	cmp	r2, r3
 8001068:	d010      	beq.n	800108c <lcd_rxdma+0x40>
	if (++index >= limit)
 800106a:	1c5a      	adds	r2, r3, #1
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
		count++;
 800106c:	9900      	ldr	r1, [sp, #0]
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
 800106e:	4c0b      	ldr	r4, [pc, #44]	; (800109c <lcd_rxdma+0x50>)
		return (0);
 8001070:	2a80      	cmp	r2, #128	; 0x80
		count++;
 8001072:	f101 0101 	add.w	r1, r1, #1
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
 8001076:	5ce5      	ldrb	r5, [r4, r3]
		return (0);
 8001078:	bfa8      	it	ge
 800107a:	2200      	movge	r2, #0
		count++;
 800107c:	9100      	str	r1, [sp, #0]
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
 800107e:	4c08      	ldr	r4, [pc, #32]	; (80010a0 <lcd_rxdma+0x54>)
		lcdrxoutidx = cycinc(lcdrxoutidx, LCDRXBUFSIZE);	// cyclic bump lcd rx index
 8001080:	6002      	str	r2, [r0, #0]
		return (count);
 8001082:	9800      	ldr	r0, [sp, #0]
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
 8001084:	54e5      	strb	r5, [r4, r3]
	}
	return (-1);
}
 8001086:	b002      	add	sp, #8
 8001088:	bc30      	pop	{r4, r5}
 800108a:	4770      	bx	lr
	return (-1);
 800108c:	f04f 30ff 	mov.w	r0, #4294967295
 8001090:	e7f9      	b.n	8001086 <lcd_rxdma+0x3a>
 8001092:	bf00      	nop
 8001094:	40026010 	.word	0x40026010
 8001098:	20001584 	.word	0x20001584
 800109c:	20001458 	.word	0x20001458
 80010a0:	20001504 	.word	0x20001504

080010a4 <lcd_getc>:

// get the next char from the lcdrx buffer if there is one available
int lcd_getc() {
 80010a4:	b538      	push	{r3, r4, r5, lr}
	static int lastidx = 0;
	int ch;

	ch = -1;
	if (lastidx != lcdrxoutidx) {		// something there
 80010a6:	4c0c      	ldr	r4, [pc, #48]	; (80010d8 <lcd_getc+0x34>)
 80010a8:	4b0c      	ldr	r3, [pc, #48]	; (80010dc <lcd_getc+0x38>)
 80010aa:	6822      	ldr	r2, [r4, #0]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d00f      	beq.n	80010d2 <lcd_getc+0x2e>
	if (++index >= limit)
 80010b2:	1c53      	adds	r3, r2, #1
		ch = lcdrxbuffer[lastidx];
 80010b4:	4d0a      	ldr	r5, [pc, #40]	; (80010e0 <lcd_getc+0x3c>)
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
		rxtimeout = 100;
 80010b6:	490b      	ldr	r1, [pc, #44]	; (80010e4 <lcd_getc+0x40>)
 80010b8:	2064      	movs	r0, #100	; 0x64
		return (0);
 80010ba:	2b80      	cmp	r3, #128	; 0x80
		ch = lcdrxbuffer[lastidx];
 80010bc:	5cad      	ldrb	r5, [r5, r2]
		rxtimeout = 100;
 80010be:	6008      	str	r0, [r1, #0]
		return (0);
 80010c0:	bfa8      	it	ge
 80010c2:	2300      	movge	r3, #0
printf("lcd_getc() got %02x\n", ch);
 80010c4:	4629      	mov	r1, r5
 80010c6:	4808      	ldr	r0, [pc, #32]	; (80010e8 <lcd_getc+0x44>)
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 80010c8:	6023      	str	r3, [r4, #0]
printf("lcd_getc() got %02x\n", ch);
 80010ca:	f01f fc25 	bl	8020918 <iprintf>
	}

	return (ch);
}
 80010ce:	4628      	mov	r0, r5
 80010d0:	bd38      	pop	{r3, r4, r5, pc}
	ch = -1;
 80010d2:	f04f 35ff 	mov.w	r5, #4294967295
	return (ch);
 80010d6:	e7fa      	b.n	80010ce <lcd_getc+0x2a>
 80010d8:	200014fc 	.word	0x200014fc
 80010dc:	20001584 	.word	0x20001584
 80010e0:	20001504 	.word	0x20001504
 80010e4:	2000158c 	.word	0x2000158c
 80010e8:	08024ae8 	.word	0x08024ae8

080010ec <writelcdcmd>:
/////////////////////////////////////////////////////////////////////////////////////////////////////////

// send a var string to the LCD (len max 255)
// terminate with three 0xff's
int writelcdcmd(char *str) {
 80010ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010f0:	b092      	sub	sp, #72	; 0x48
	char i = 0;
	char pkt[48] __attribute__ ((aligned (16)));

	strcpy(pkt, str);
 80010f2:	4601      	mov	r1, r0
	txdmadone = 0;	// TX in progress
 80010f4:	4f15      	ldr	r7, [pc, #84]	; (800114c <writelcdcmd+0x60>)
int writelcdcmd(char *str) {
 80010f6:	f10d 0317 	add.w	r3, sp, #23
	stat = HAL_UART_Transmit_DMA(&huart5, &ch, 1);
 80010fa:	4e15      	ldr	r6, [pc, #84]	; (8001150 <writelcdcmd+0x64>)
		printf("lcd_putc: Err %d HAL_UART_Transmit_DMA uart5\n",stat);
 80010fc:	f8df 8058 	ldr.w	r8, [pc, #88]	; 8001158 <writelcdcmd+0x6c>
int writelcdcmd(char *str) {
 8001100:	f023 000f 	bic.w	r0, r3, #15
 8001104:	1e45      	subs	r5, r0, #1
	strcpy(pkt, str);
 8001106:	f01f fdee 	bl	8020ce6 <stpcpy>
	strcat(pkt, "\xff\xff\xff");
 800110a:	4a12      	ldr	r2, [pc, #72]	; (8001154 <writelcdcmd+0x68>)
	strcpy(pkt, str);
 800110c:	4603      	mov	r3, r0
	strcat(pkt, "\xff\xff\xff");
 800110e:	6810      	ldr	r0, [r2, #0]
 8001110:	6018      	str	r0, [r3, #0]
	while (str[i] != '\0') {
 8001112:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 8001116:	ac12      	add	r4, sp, #72	; 0x48
 8001118:	b1a8      	cbz	r0, 8001146 <writelcdcmd+0x5a>
 800111a:	f804 0d41 	strb.w	r0, [r4, #-65]!
	wait_armtx();
 800111e:	f7ff ff6b 	bl	8000ff8 <wait_armtx>
	txdmadone = 0;	// TX in progress
 8001122:	2300      	movs	r3, #0
	stat = HAL_UART_Transmit_DMA(&huart5, &ch, 1);
 8001124:	4621      	mov	r1, r4
 8001126:	2201      	movs	r2, #1
 8001128:	4630      	mov	r0, r6
	txdmadone = 0;	// TX in progress
 800112a:	603b      	str	r3, [r7, #0]
	stat = HAL_UART_Transmit_DMA(&huart5, &ch, 1);
 800112c:	f00c ffd6 	bl	800e0dc <HAL_UART_Transmit_DMA>
	if (stat != HAL_OK) {
 8001130:	4601      	mov	r1, r0
 8001132:	2800      	cmp	r0, #0
 8001134:	d0ed      	beq.n	8001112 <writelcdcmd+0x26>
		printf("lcd_putc: Err %d HAL_UART_Transmit_DMA uart5\n",stat);
 8001136:	4640      	mov	r0, r8
 8001138:	ac12      	add	r4, sp, #72	; 0x48
 800113a:	f01f fbed 	bl	8020918 <iprintf>
	while (str[i] != '\0') {
 800113e:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 8001142:	2800      	cmp	r0, #0
 8001144:	d1e9      	bne.n	800111a <writelcdcmd+0x2e>
	lcd_puts(pkt);
	return (0);
}
 8001146:	b012      	add	sp, #72	; 0x48
 8001148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800114c:	20001594 	.word	0x20001594
 8001150:	20022d04 	.word	0x20022d04
 8001154:	08024c64 	.word	0x08024c64
 8001158:	08024bcc 	.word	0x08024bcc

0800115c <lcd_init>:
void lcd_init() {
 800115c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	const unsigned char lcd_slow[] = { "baud=9600\xff\xff\xff" };
 8001160:	4b51      	ldr	r3, [pc, #324]	; (80012a8 <lcd_init+0x14c>)
void lcd_init() {
 8001162:	b087      	sub	sp, #28
	HAL_UART_DMAStop(&huart5);
 8001164:	4d51      	ldr	r5, [pc, #324]	; (80012ac <lcd_init+0x150>)
	lcdrxoutidx = 0;		// consumer index
 8001166:	2400      	movs	r4, #0
	const unsigned char lcd_slow[] = { "baud=9600\xff\xff\xff" };
 8001168:	ae02      	add	r6, sp, #8
 800116a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800116c:	c607      	stmia	r6!, {r0, r1, r2}
	printf("***Init LCD ***\n");
 800116e:	4850      	ldr	r0, [pc, #320]	; (80012b0 <lcd_init+0x154>)
	const unsigned char lcd_slow[] = { "baud=9600\xff\xff\xff" };
 8001170:	7033      	strb	r3, [r6, #0]
	printf("***Init LCD ***\n");
 8001172:	f01f fc59 	bl	8020a28 <puts>
	lcdrxoutidx = 0;		// consumer index
 8001176:	4b4f      	ldr	r3, [pc, #316]	; (80012b4 <lcd_init+0x158>)
	HAL_UART_DMAStop(&huart5);
 8001178:	4628      	mov	r0, r5
	lcdrxoutidx = 0;		// consumer index
 800117a:	601c      	str	r4, [r3, #0]
	HAL_UART_DMAStop(&huart5);
 800117c:	f00d f862 	bl	800e244 <HAL_UART_DMAStop>
	HAL_UART_DeInit(&huart5);
 8001180:	4628      	mov	r0, r5
 8001182:	f00c ff4f 	bl	800e024 <HAL_UART_DeInit>
	huart5.Instance = UART5;
 8001186:	494c      	ldr	r1, [pc, #304]	; (80012b8 <lcd_init+0x15c>)
	huart5.Init.BaudRate = 9600;
 8001188:	f44f 5216 	mov.w	r2, #9600	; 0x2580
	huart5.Init.Mode = UART_MODE_TX_RX;
 800118c:	230c      	movs	r3, #12
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 800118e:	4628      	mov	r0, r5
	huart5.Init.Parity = UART_PARITY_NONE;
 8001190:	612c      	str	r4, [r5, #16]
	huart5.Init.Mode = UART_MODE_TX_RX;
 8001192:	616b      	str	r3, [r5, #20]
	huart5.Init.StopBits = UART_STOPBITS_1;
 8001194:	e9c5 4402 	strd	r4, r4, [r5, #8]
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001198:	e9c5 4406 	strd	r4, r4, [r5, #24]
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800119c:	e9c5 4408 	strd	r4, r4, [r5, #32]
	huart5.Init.BaudRate = 9600;
 80011a0:	e9c5 1200 	strd	r1, r2, [r5]
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 80011a4:	f00d fda0 	bl	800ece8 <HAL_UART_Init>
 80011a8:	2800      	cmp	r0, #0
 80011aa:	d178      	bne.n	800129e <lcd_init+0x142>
	stat = HAL_UART_Receive_DMA(&huart5, dmarxbuffer, DMARXBUFSIZE);	// start Rx cyclic DMA
 80011ac:	2280      	movs	r2, #128	; 0x80
 80011ae:	4943      	ldr	r1, [pc, #268]	; (80012bc <lcd_init+0x160>)
 80011b0:	483e      	ldr	r0, [pc, #248]	; (80012ac <lcd_init+0x150>)
 80011b2:	f00c ffe5 	bl	800e180 <HAL_UART_Receive_DMA>
 80011b6:	f88d 0006 	strb.w	r0, [sp, #6]
	if (stat != HAL_OK) {
 80011ba:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d169      	bne.n	8001296 <lcd_init+0x13a>
	txdmadone = 1;	// TX is free
 80011c2:	f8df 8114 	ldr.w	r8, [pc, #276]	; 80012d8 <lcd_init+0x17c>
 80011c6:	2301      	movs	r3, #1
 80011c8:	f10d 0707 	add.w	r7, sp, #7
	txdmadone = 0;	// TX in progress
 80011cc:	f04f 0a00 	mov.w	sl, #0
	stat = HAL_UART_Transmit_DMA(&huart5, &ch, 1);
 80011d0:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 80012ac <lcd_init+0x150>
		printf("lcd_putc: Err %d HAL_UART_Transmit_DMA uart5\n",stat);
 80011d4:	f8df b104 	ldr.w	fp, [pc, #260]	; 80012dc <lcd_init+0x180>
	txdmadone = 1;	// TX is free
 80011d8:	f8c8 3000 	str.w	r3, [r8]
	while (str[i] != '\0') {
 80011dc:	f817 4f01 	ldrb.w	r4, [r7, #1]!
 80011e0:	ae06      	add	r6, sp, #24
 80011e2:	b1ac      	cbz	r4, 8001210 <lcd_init+0xb4>
 80011e4:	f806 4d11 	strb.w	r4, [r6, #-17]!
	wait_armtx();
 80011e8:	f7ff ff06 	bl	8000ff8 <wait_armtx>
	stat = HAL_UART_Transmit_DMA(&huart5, &ch, 1);
 80011ec:	4631      	mov	r1, r6
 80011ee:	2201      	movs	r2, #1
 80011f0:	4648      	mov	r0, r9
	txdmadone = 0;	// TX in progress
 80011f2:	f8c8 a000 	str.w	sl, [r8]
	stat = HAL_UART_Transmit_DMA(&huart5, &ch, 1);
 80011f6:	f00c ff71 	bl	800e0dc <HAL_UART_Transmit_DMA>
	if (stat != HAL_OK) {
 80011fa:	2800      	cmp	r0, #0
 80011fc:	d0ee      	beq.n	80011dc <lcd_init+0x80>
		printf("lcd_putc: Err %d HAL_UART_Transmit_DMA uart5\n",stat);
 80011fe:	4601      	mov	r1, r0
 8001200:	4658      	mov	r0, fp
 8001202:	f01f fb89 	bl	8020918 <iprintf>
	while (str[i] != '\0') {
 8001206:	f817 4f01 	ldrb.w	r4, [r7, #1]!
 800120a:	ae06      	add	r6, sp, #24
 800120c:	2c00      	cmp	r4, #0
 800120e:	d1e9      	bne.n	80011e4 <lcd_init+0x88>
	wait_armtx();			// wait for tx to complete
 8001210:	f7ff fef2 	bl	8000ff8 <wait_armtx>
	HAL_UART_DeInit(&huart5);
 8001214:	4825      	ldr	r0, [pc, #148]	; (80012ac <lcd_init+0x150>)
 8001216:	f00c ff05 	bl	800e024 <HAL_UART_DeInit>
	huart5.Instance = UART5;
 800121a:	4927      	ldr	r1, [pc, #156]	; (80012b8 <lcd_init+0x15c>)
	huart5.Init.BaudRate = 9600; // 230400;
 800121c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
	huart5.Init.Mode = UART_MODE_TX_RX;
 8001220:	230c      	movs	r3, #12
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 8001222:	4822      	ldr	r0, [pc, #136]	; (80012ac <lcd_init+0x150>)
	huart5.Init.Parity = UART_PARITY_NONE;
 8001224:	612c      	str	r4, [r5, #16]
	huart5.Init.Mode = UART_MODE_TX_RX;
 8001226:	616b      	str	r3, [r5, #20]
	huart5.Init.StopBits = UART_STOPBITS_1;
 8001228:	e9c5 4402 	strd	r4, r4, [r5, #8]
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800122c:	e9c5 4406 	strd	r4, r4, [r5, #24]
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001230:	e9c5 4408 	strd	r4, r4, [r5, #32]
	huart5.Init.BaudRate = 9600; // 230400;
 8001234:	e9c5 1200 	strd	r1, r2, [r5]
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 8001238:	f00d fd56 	bl	800ece8 <HAL_UART_Init>
 800123c:	bb38      	cbnz	r0, 800128e <lcd_init+0x132>
	stat = HAL_UART_Receive_DMA(&huart5, dmarxbuffer, DMARXBUFSIZE);	// start Rx cyclic DMA
 800123e:	2280      	movs	r2, #128	; 0x80
 8001240:	491e      	ldr	r1, [pc, #120]	; (80012bc <lcd_init+0x160>)
 8001242:	481a      	ldr	r0, [pc, #104]	; (80012ac <lcd_init+0x150>)
 8001244:	f00c ff9c 	bl	800e180 <HAL_UART_Receive_DMA>
 8001248:	f88d 0006 	strb.w	r0, [sp, #6]
	if (stat != HAL_OK) {
 800124c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001250:	b113      	cbz	r3, 8001258 <lcd_init+0xfc>
		printf("lcd_init: Err HAL_UART_Receive_DMA uart5\n");
 8001252:	481b      	ldr	r0, [pc, #108]	; (80012c0 <lcd_init+0x164>)
 8001254:	f01f fbe8 	bl	8020a28 <puts>
	osDelay(500);
 8001258:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800125c:	f00f fdee 	bl	8010e3c <osDelay>
	printf("Sending sendme1\n");
 8001260:	4818      	ldr	r0, [pc, #96]	; (80012c4 <lcd_init+0x168>)
 8001262:	f01f fbe1 	bl	8020a28 <puts>
	writelcdcmd("sendme"); 	// try to read page
 8001266:	4818      	ldr	r0, [pc, #96]	; (80012c8 <lcd_init+0x16c>)
 8001268:	f7ff ff40 	bl	80010ec <writelcdcmd>
	wait_armtx();
 800126c:	f7ff fec4 	bl	8000ff8 <wait_armtx>
	osDelay(500);
 8001270:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001274:	f00f fde2 	bl	8010e3c <osDelay>
	printf("Sending sendme2\n");
 8001278:	4814      	ldr	r0, [pc, #80]	; (80012cc <lcd_init+0x170>)
 800127a:	f01f fbd5 	bl	8020a28 <puts>
	writelcdcmd("sendme"); 	// try to read page
 800127e:	4812      	ldr	r0, [pc, #72]	; (80012c8 <lcd_init+0x16c>)
 8001280:	f7ff ff34 	bl	80010ec <writelcdcmd>
	wait_armtx();
 8001284:	f7ff feb8 	bl	8000ff8 <wait_armtx>
}
 8001288:	b007      	add	sp, #28
 800128a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		printf("lcd_init: Failed to change UART5 to 230400\n");
 800128e:	4810      	ldr	r0, [pc, #64]	; (80012d0 <lcd_init+0x174>)
 8001290:	f01f fbca 	bl	8020a28 <puts>
 8001294:	e7d3      	b.n	800123e <lcd_init+0xe2>
		printf("lcd_init: Err HAL_UART_Receive_DMA uart5\n");
 8001296:	480a      	ldr	r0, [pc, #40]	; (80012c0 <lcd_init+0x164>)
 8001298:	f01f fbc6 	bl	8020a28 <puts>
 800129c:	e791      	b.n	80011c2 <lcd_init+0x66>
		printf("lcd_init: Failed to change UART5 to 9600\n");
 800129e:	480d      	ldr	r0, [pc, #52]	; (80012d4 <lcd_init+0x178>)
 80012a0:	f01f fbc2 	bl	8020a28 <puts>
 80012a4:	e782      	b.n	80011ac <lcd_init+0x50>
 80012a6:	bf00      	nop
 80012a8:	08024bbc 	.word	0x08024bbc
 80012ac:	20022d04 	.word	0x20022d04
 80012b0:	08024b00 	.word	0x08024b00
 80012b4:	20001584 	.word	0x20001584
 80012b8:	40005000 	.word	0x40005000
 80012bc:	20001458 	.word	0x20001458
 80012c0:	08024b3c 	.word	0x08024b3c
 80012c4:	08024b94 	.word	0x08024b94
 80012c8:	08024ba4 	.word	0x08024ba4
 80012cc:	08024bac 	.word	0x08024bac
 80012d0:	08024b68 	.word	0x08024b68
 80012d4:	08024b10 	.word	0x08024b10
 80012d8:	20001594 	.word	0x20001594
 80012dc:	08024bcc 	.word	0x08024bcc

080012e0 <setlcdtext>:
	}
	return(result);
}

// send some text to a lcd text object
int setlcdtext(char id[], char string[]) {
 80012e0:	b510      	push	{r4, lr}
 80012e2:	b092      	sub	sp, #72	; 0x48
	char str[64];    //  __attribute__ ((aligned (16)));
	volatile int result = 0;
 80012e4:	2400      	movs	r4, #0

	sprintf(str, "%s=\"%s\"", id, string);
 80012e6:	460b      	mov	r3, r1
 80012e8:	4602      	mov	r2, r0
 80012ea:	490a      	ldr	r1, [pc, #40]	; (8001314 <setlcdtext+0x34>)
 80012ec:	a802      	add	r0, sp, #8
	volatile int result = 0;
 80012ee:	9401      	str	r4, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 80012f0:	f01f fc6a 	bl	8020bc8 <siprintf>
	result = writelcdcmd(str);
 80012f4:	a802      	add	r0, sp, #8
 80012f6:	f7ff fef9 	bl	80010ec <writelcdcmd>
 80012fa:	9001      	str	r0, [sp, #4]
	if (result == -1) {		// wait for response
 80012fc:	9b01      	ldr	r3, [sp, #4]
 80012fe:	3301      	adds	r3, #1
 8001300:	d002      	beq.n	8001308 <setlcdtext+0x28>
		printf("setlcdtext: Cmd failed\n\r");
	}
	return(result);
 8001302:	9801      	ldr	r0, [sp, #4]
}
 8001304:	b012      	add	sp, #72	; 0x48
 8001306:	bd10      	pop	{r4, pc}
		printf("setlcdtext: Cmd failed\n\r");
 8001308:	4803      	ldr	r0, [pc, #12]	; (8001318 <setlcdtext+0x38>)
 800130a:	f01f fb05 	bl	8020918 <iprintf>
	return(result);
 800130e:	9801      	ldr	r0, [sp, #4]
}
 8001310:	b012      	add	sp, #72	; 0x48
 8001312:	bd10      	pop	{r4, pc}
 8001314:	08024c18 	.word	0x08024c18
 8001318:	08024c20 	.word	0x08024c20

0800131c <isnexpkt>:
}

// Check if this is an LCD packet
// try to get a single message packet from the LCD
// returns packet and end index (or 0 or -1)
int isnexpkt(unsigned char buffer[], uint8_t size) {
 800131c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800131e:	b083      	sub	sp, #12
 8001320:	4606      	mov	r6, r0
 8001322:	460c      	mov	r4, r1
	static uint8_t termcnt = 0;
	static uint8_t i = 0;
	int index, rawchar;
	volatile unsigned char ch;

	rawchar = lcd_getc();
 8001324:	f7ff febe 	bl	80010a4 <lcd_getc>
	if (rawchar >= 0) {
 8001328:	2800      	cmp	r0, #0
 800132a:	db1a      	blt.n	8001362 <isnexpkt+0x46>
			printf("rawch=0x%02x %c\n", rawchar, rawchar);
		else
			printf("rawch=0x%02x\n", rawchar);
#endif
		ch = rawchar & 0xff;
		buffer[i++] = ch;
 800132c:	4d22      	ldr	r5, [pc, #136]	; (80013b8 <isnexpkt+0x9c>)
		ch = rawchar & 0xff;
 800132e:	b2c0      	uxtb	r0, r0
		buffer[i++] = ch;
 8001330:	782a      	ldrb	r2, [r5, #0]
		ch = rawchar & 0xff;
 8001332:	f88d 0007 	strb.w	r0, [sp, #7]
		buffer[i++] = ch;
 8001336:	1c53      	adds	r3, r2, #1
 8001338:	f89d 0007 	ldrb.w	r0, [sp, #7]
		if (ch == 0xff) {
 800133c:	f89d 1007 	ldrb.w	r1, [sp, #7]
		buffer[i++] = ch;
 8001340:	b2db      	uxtb	r3, r3
 8001342:	54b0      	strb	r0, [r6, r2]
		if (ch == 0xff) {
 8001344:	29ff      	cmp	r1, #255	; 0xff
		buffer[i++] = ch;
 8001346:	702b      	strb	r3, [r5, #0]
		if (ch == 0xff) {
 8001348:	d027      	beq.n	800139a <isnexpkt+0x7e>
				i = 0;
				termcnt = 0;
				return (index);
			}
		} else {
			retcode = ch;	// remember ch prior to 0xff 0xff 0xff
 800134a:	f89d 0007 	ldrb.w	r0, [sp, #7]
			termcnt = 0;
 800134e:	2200      	movs	r2, #0
			retcode = ch;	// remember ch prior to 0xff 0xff 0xff
 8001350:	491a      	ldr	r1, [pc, #104]	; (80013bc <isnexpkt+0xa0>)
			termcnt = 0;
 8001352:	4f1b      	ldr	r7, [pc, #108]	; (80013c0 <isnexpkt+0xa4>)
			retcode = ch;	// remember ch prior to 0xff 0xff 0xff
 8001354:	7008      	strb	r0, [r1, #0]
			termcnt = 0;
 8001356:	703a      	strb	r2, [r7, #0]
		}

		if (i == size) { // overrun
 8001358:	42a3      	cmp	r3, r4
 800135a:	d102      	bne.n	8001362 <isnexpkt+0x46>
			i = 0;
 800135c:	2300      	movs	r3, #0
 800135e:	702b      	strb	r3, [r5, #0]
			termcnt = 0;
 8001360:	703b      	strb	r3, [r7, #0]
		}
	}
	if (rxtimeout > 0)
 8001362:	4a18      	ldr	r2, [pc, #96]	; (80013c4 <isnexpkt+0xa8>)
 8001364:	6813      	ldr	r3, [r2, #0]
 8001366:	b12b      	cbz	r3, 8001374 <isnexpkt+0x58>
		rxtimeout--;
 8001368:	3b01      	subs	r3, #1
 800136a:	6013      	str	r3, [r2, #0]
	if (rxtimeout == 0) {
 800136c:	b113      	cbz	r3, 8001374 <isnexpkt+0x58>
		for (i = 0; i < size; buffer[i++] = 0)
			;
		i = 0;
		return (-1);
	}
	return (0);  // no char available
 800136e:	2000      	movs	r0, #0
}
 8001370:	b003      	add	sp, #12
 8001372:	bdf0      	pop	{r4, r5, r6, r7, pc}
		termcnt = 0;
 8001374:	2300      	movs	r3, #0
 8001376:	4a12      	ldr	r2, [pc, #72]	; (80013c0 <isnexpkt+0xa4>)
		for (i = 0; i < size; buffer[i++] = 0)
 8001378:	4d0f      	ldr	r5, [pc, #60]	; (80013b8 <isnexpkt+0x9c>)
		termcnt = 0;
 800137a:	7013      	strb	r3, [r2, #0]
		for (i = 0; i < size; buffer[i++] = 0)
 800137c:	702b      	strb	r3, [r5, #0]
 800137e:	b13c      	cbz	r4, 8001390 <isnexpkt+0x74>
 8001380:	3c01      	subs	r4, #1
 8001382:	1e72      	subs	r2, r6, #1
 8001384:	fa56 f484 	uxtab	r4, r6, r4
 8001388:	f802 3f01 	strb.w	r3, [r2, #1]!
 800138c:	4294      	cmp	r4, r2
 800138e:	d1fb      	bne.n	8001388 <isnexpkt+0x6c>
		i = 0;
 8001390:	2300      	movs	r3, #0
		return (-1);
 8001392:	f04f 30ff 	mov.w	r0, #4294967295
		i = 0;
 8001396:	702b      	strb	r3, [r5, #0]
		return (-1);
 8001398:	e7ea      	b.n	8001370 <isnexpkt+0x54>
			termcnt++;
 800139a:	4f09      	ldr	r7, [pc, #36]	; (80013c0 <isnexpkt+0xa4>)
 800139c:	783a      	ldrb	r2, [r7, #0]
 800139e:	3201      	adds	r2, #1
 80013a0:	b2d2      	uxtb	r2, r2
			if (termcnt == 3) {
 80013a2:	2a03      	cmp	r2, #3
			termcnt++;
 80013a4:	703a      	strb	r2, [r7, #0]
			if (termcnt == 3) {
 80013a6:	d1d7      	bne.n	8001358 <isnexpkt+0x3c>
				printf("isnexpkt: Found terminator\n");
 80013a8:	4807      	ldr	r0, [pc, #28]	; (80013c8 <isnexpkt+0xac>)
 80013aa:	f01f fb3d 	bl	8020a28 <puts>
				i = 0;
 80013ae:	2300      	movs	r3, #0
				index = i;
 80013b0:	7828      	ldrb	r0, [r5, #0]
				termcnt = 0;
 80013b2:	703b      	strb	r3, [r7, #0]
				i = 0;
 80013b4:	702b      	strb	r3, [r5, #0]
				return (index);
 80013b6:	e7db      	b.n	8001370 <isnexpkt+0x54>
 80013b8:	200014f8 	.word	0x200014f8
 80013bc:	2000158b 	.word	0x2000158b
 80013c0:	20001590 	.word	0x20001590
 80013c4:	2000158c 	.word	0x2000158c
 80013c8:	08024a10 	.word	0x08024a10

080013cc <lcd_event_process>:

// Try to build an LCD RX Event packet
// returns: 0 nothing found (yet), > good event decodes, -1 error
int lcd_event_process(void) {
 80013cc:	b570      	push	{r4, r5, r6, lr}
	static unsigned char eventbuffer[32];
	volatile int i, result;

	result = isnexpkt(eventbuffer, sizeof(eventbuffer));
 80013ce:	4c33      	ldr	r4, [pc, #204]	; (800149c <lcd_event_process+0xd0>)
int lcd_event_process(void) {
 80013d0:	b082      	sub	sp, #8
	result = isnexpkt(eventbuffer, sizeof(eventbuffer));
 80013d2:	2120      	movs	r1, #32
 80013d4:	4620      	mov	r0, r4
 80013d6:	f7ff ffa1 	bl	800131c <isnexpkt>
 80013da:	9000      	str	r0, [sp, #0]
	if (result <= 0) {
 80013dc:	9b00      	ldr	r3, [sp, #0]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	dd37      	ble.n	8001452 <lcd_event_process+0x86>
		return (result);		// 0 = nothing found, -1 = timeout
	} else // got a packet of something
	{

		if ((eventbuffer[0] >= NEX_SINV) && (eventbuffer[0] <= NEX_SLEN)) {	// a status code packet - eg error
 80013e2:	7821      	ldrb	r1, [r4, #0]
 80013e4:	2923      	cmp	r1, #35	; 0x23
 80013e6:	d925      	bls.n	8001434 <lcd_event_process+0x68>
			lcdstatus = eventbuffer[0];
			if (eventbuffer[0] != NEX_SOK)		// returned status from instruction was not OK
				printf("lcd_event_process: LCD Sent Error status 0x%02x\n\r", eventbuffer[0]);
		} else  // this is either a touch event or a response to a query packet
		{
			switch (eventbuffer[0]) {
 80013e8:	2965      	cmp	r1, #101	; 0x65
 80013ea:	d046      	beq.n	800147a <lcd_event_process+0xae>
 80013ec:	2966      	cmp	r1, #102	; 0x66
 80013ee:	d034      	beq.n	800145a <lcd_event_process+0x8e>
				lcdpevent = 0xff;		// notify lcd page event happened
				pagenum = eventbuffer[1];
				printf("lcd_event_process: Got Page event, Page=%d\n", pagenum);
				break;
			default:
				printf("lcd_event_process: unknown response received\n");
 80013f0:	482b      	ldr	r0, [pc, #172]	; (80014a0 <lcd_event_process+0xd4>)
 80013f2:	f01f fb19 	bl	8020a28 <puts>
				i = 0;
 80013f6:	2300      	movs	r3, #0
 80013f8:	9301      	str	r3, [sp, #4]
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 80013fa:	9b01      	ldr	r3, [sp, #4]
 80013fc:	5ce3      	ldrb	r3, [r4, r3]
 80013fe:	2bff      	cmp	r3, #255	; 0xff
 8001400:	d012      	beq.n	8001428 <lcd_event_process+0x5c>
 8001402:	9b01      	ldr	r3, [sp, #4]
 8001404:	2b1f      	cmp	r3, #31
 8001406:	d80f      	bhi.n	8001428 <lcd_event_process+0x5c>
					printf(" 0x%02x", eventbuffer[i++]);
 8001408:	4e26      	ldr	r6, [pc, #152]	; (80014a4 <lcd_event_process+0xd8>)
 800140a:	e002      	b.n	8001412 <lcd_event_process+0x46>
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 800140c:	9b01      	ldr	r3, [sp, #4]
 800140e:	2b1f      	cmp	r3, #31
 8001410:	d80a      	bhi.n	8001428 <lcd_event_process+0x5c>
					printf(" 0x%02x", eventbuffer[i++]);
 8001412:	9b01      	ldr	r3, [sp, #4]
 8001414:	4630      	mov	r0, r6
 8001416:	1c5a      	adds	r2, r3, #1
 8001418:	5ce1      	ldrb	r1, [r4, r3]
 800141a:	9201      	str	r2, [sp, #4]
 800141c:	f01f fa7c 	bl	8020918 <iprintf>
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 8001420:	9b01      	ldr	r3, [sp, #4]
 8001422:	5ce3      	ldrb	r3, [r4, r3]
 8001424:	2bff      	cmp	r3, #255	; 0xff
 8001426:	d1f1      	bne.n	800140c <lcd_event_process+0x40>
				}
				printf("\n");
 8001428:	200a      	movs	r0, #10
 800142a:	f01f fa8d 	bl	8020948 <putchar>
				break;
			} // end case
		}
	}
}
 800142e:	4628      	mov	r0, r5
 8001430:	b002      	add	sp, #8
 8001432:	bd70      	pop	{r4, r5, r6, pc}
			lcdtouched = 0;
 8001434:	2300      	movs	r3, #0
 8001436:	4c1c      	ldr	r4, [pc, #112]	; (80014a8 <lcd_event_process+0xdc>)
			lcdpevent = 0;
 8001438:	481c      	ldr	r0, [pc, #112]	; (80014ac <lcd_event_process+0xe0>)
			if (eventbuffer[0] != NEX_SOK)		// returned status from instruction was not OK
 800143a:	2901      	cmp	r1, #1
			lcdstatus = eventbuffer[0];
 800143c:	4a1c      	ldr	r2, [pc, #112]	; (80014b0 <lcd_event_process+0xe4>)
			lcdtouched = 0;
 800143e:	7023      	strb	r3, [r4, #0]
			lcdpevent = 0;
 8001440:	7003      	strb	r3, [r0, #0]
			lcdstatus = eventbuffer[0];
 8001442:	7011      	strb	r1, [r2, #0]
			if (eventbuffer[0] != NEX_SOK)		// returned status from instruction was not OK
 8001444:	d0f3      	beq.n	800142e <lcd_event_process+0x62>
				printf("lcd_event_process: LCD Sent Error status 0x%02x\n\r", eventbuffer[0]);
 8001446:	481b      	ldr	r0, [pc, #108]	; (80014b4 <lcd_event_process+0xe8>)
 8001448:	f01f fa66 	bl	8020918 <iprintf>
}
 800144c:	4628      	mov	r0, r5
 800144e:	b002      	add	sp, #8
 8001450:	bd70      	pop	{r4, r5, r6, pc}
		return (result);		// 0 = nothing found, -1 = timeout
 8001452:	9d00      	ldr	r5, [sp, #0]
}
 8001454:	4628      	mov	r0, r5
 8001456:	b002      	add	sp, #8
 8001458:	bd70      	pop	{r4, r5, r6, pc}
				pagenum = eventbuffer[1];
 800145a:	7862      	ldrb	r2, [r4, #1]
				lcdtouched = 0;
 800145c:	2600      	movs	r6, #0
				pagenum = eventbuffer[1];
 800145e:	4b16      	ldr	r3, [pc, #88]	; (80014b8 <lcd_event_process+0xec>)
				lcdpevent = 0xff;		// notify lcd page event happened
 8001460:	20ff      	movs	r0, #255	; 0xff
				lcdtouched = 0;
 8001462:	4c11      	ldr	r4, [pc, #68]	; (80014a8 <lcd_event_process+0xdc>)
				lcdpevent = 0xff;		// notify lcd page event happened
 8001464:	4911      	ldr	r1, [pc, #68]	; (80014ac <lcd_event_process+0xe0>)
				lcdtouched = 0;
 8001466:	7026      	strb	r6, [r4, #0]
				lcdpevent = 0xff;		// notify lcd page event happened
 8001468:	7008      	strb	r0, [r1, #0]
				pagenum = eventbuffer[1];
 800146a:	701a      	strb	r2, [r3, #0]
				printf("lcd_event_process: Got Page event, Page=%d\n", pagenum);
 800146c:	4813      	ldr	r0, [pc, #76]	; (80014bc <lcd_event_process+0xf0>)
 800146e:	7819      	ldrb	r1, [r3, #0]
 8001470:	f01f fa52 	bl	8020918 <iprintf>
}
 8001474:	4628      	mov	r0, r5
 8001476:	b002      	add	sp, #8
 8001478:	bd70      	pop	{r4, r5, r6, pc}
				printf("lcd_event_process: Got Touch event\n");
 800147a:	4811      	ldr	r0, [pc, #68]	; (80014c0 <lcd_event_process+0xf4>)
				lcdtouched = 0xff;		// its a touch
 800147c:	26ff      	movs	r6, #255	; 0xff
				printf("lcd_event_process: Got Touch event\n");
 800147e:	f01f fad3 	bl	8020a28 <puts>
				dimtimer = DIMTIME;
 8001482:	4910      	ldr	r1, [pc, #64]	; (80014c4 <lcd_event_process+0xf8>)
 8001484:	f64e 2060 	movw	r0, #60000	; 0xea60
				lcdtouched = 0xff;		// its a touch
 8001488:	4c07      	ldr	r4, [pc, #28]	; (80014a8 <lcd_event_process+0xdc>)
				lcdpevent = 0;
 800148a:	4b08      	ldr	r3, [pc, #32]	; (80014ac <lcd_event_process+0xe0>)
 800148c:	2200      	movs	r2, #0
				dimtimer = DIMTIME;
 800148e:	6008      	str	r0, [r1, #0]
}
 8001490:	4628      	mov	r0, r5
				lcdtouched = 0xff;		// its a touch
 8001492:	7026      	strb	r6, [r4, #0]
				lcdpevent = 0;
 8001494:	701a      	strb	r2, [r3, #0]
}
 8001496:	b002      	add	sp, #8
 8001498:	bd70      	pop	{r4, r5, r6, pc}
 800149a:	bf00      	nop
 800149c:	200014d8 	.word	0x200014d8
 80014a0:	08024ab0 	.word	0x08024ab0
 80014a4:	08024ae0 	.word	0x08024ae0
 80014a8:	20001589 	.word	0x20001589
 80014ac:	20001500 	.word	0x20001500
 80014b0:	20001588 	.word	0x20001588
 80014b4:	08024a2c 	.word	0x08024a2c
 80014b8:	2000158a 	.word	0x2000158a
 80014bc:	08024a84 	.word	0x08024a84
 80014c0:	08024a60 	.word	0x08024a60
 80014c4:	20000004 	.word	0x20000004

080014c8 <processnex>:

void processnex() {		// process Nextion - called at regular intervals
 80014c8:	b500      	push	{lr}
 80014ca:	b083      	sub	sp, #12
	volatile int result;

	lcd_rxdma();		// get any new characters received
 80014cc:	f7ff fdbe 	bl	800104c <lcd_rxdma>
	result = lcd_event_process();
 80014d0:	f7ff ff7c 	bl	80013cc <lcd_event_process>
 80014d4:	9001      	str	r0, [sp, #4]
	if (result > 0) {
 80014d6:	9b01      	ldr	r3, [sp, #4]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	dd05      	ble.n	80014e8 <processnex+0x20>
		printf("processnex: Got something\n");
 80014dc:	4804      	ldr	r0, [pc, #16]	; (80014f0 <processnex+0x28>)
	}

}
 80014de:	b003      	add	sp, #12
 80014e0:	f85d eb04 	ldr.w	lr, [sp], #4
		printf("processnex: Got something\n");
 80014e4:	f01f baa0 	b.w	8020a28 <puts>
}
 80014e8:	b003      	add	sp, #12
 80014ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80014ee:	bf00      	nop
 80014f0:	08024bfc 	.word	0x08024bfc

080014f4 <netif_status_callbk_fn>:
	}
}

void netif_status_callbk_fn(struct netif *netif) {

	printf("netif_status changed\n");
 80014f4:	4801      	ldr	r0, [pc, #4]	; (80014fc <netif_status_callbk_fn+0x8>)
 80014f6:	f01f ba97 	b.w	8020a28 <puts>
 80014fa:	bf00      	nop
 80014fc:	08025218 	.word	0x08025218

08001500 <Callback01>:

/* Callback01 function */
void Callback01(void const * argument)
{
  /* USER CODE BEGIN Callback01 */
	printf("Callback01\n");
 8001500:	4801      	ldr	r0, [pc, #4]	; (8001508 <Callback01+0x8>)
 8001502:	f01f ba91 	b.w	8020a28 <puts>
 8001506:	bf00      	nop
 8001508:	08024c68 	.word	0x08024c68

0800150c <StarLPTask>:
{
 800150c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	char str[32] = { "empty" };
 8001510:	2300      	movs	r3, #0
{
 8001512:	b0a7      	sub	sp, #156	; 0x9c
	statuspkt.adcudpover = 0;		// debug use count overruns
 8001514:	f8df 8314 	ldr.w	r8, [pc, #788]	; 800182c <StarLPTask+0x320>
	char str[32] = { "empty" };
 8001518:	4aa0      	ldr	r2, [pc, #640]	; (800179c <StarLPTask+0x290>)
	while (main_init_done == 0)	// wait from main to complete the initilisation
 800151a:	4ca1      	ldr	r4, [pc, #644]	; (80017a0 <StarLPTask+0x294>)
	statuspkt.adcudpover = 0;		// debug use count overruns
 800151c:	f8c8 3078 	str.w	r3, [r8, #120]	; 0x78
	char str[32] = { "empty" };
 8001520:	f8cd 3032 	str.w	r3, [sp, #50]	; 0x32
	statuspkt.trigcount = 0;		// debug use adc trigger count
 8001524:	f8c8 307c 	str.w	r3, [r8, #124]	; 0x7c
	char str[32] = { "empty" };
 8001528:	f8cd 3036 	str.w	r3, [sp, #54]	; 0x36
 800152c:	f8cd 303a 	str.w	r3, [sp, #58]	; 0x3a
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
 8001530:	f8c8 3080 	str.w	r3, [r8, #128]	; 0x80
	char str[32] = { "empty" };
 8001534:	f8cd 303e 	str.w	r3, [sp, #62]	; 0x3e
 8001538:	f8cd 3042 	str.w	r3, [sp, #66]	; 0x42
 800153c:	f8cd 3046 	str.w	r3, [sp, #70]	; 0x46
 8001540:	f8ad 304a 	strh.w	r3, [sp, #74]	; 0x4a
	while (main_init_done == 0)	// wait from main to complete the initilisation
 8001544:	6823      	ldr	r3, [r4, #0]
	char str[32] = { "empty" };
 8001546:	e892 0003 	ldmia.w	r2, {r0, r1}
 800154a:	900b      	str	r0, [sp, #44]	; 0x2c
 800154c:	f8ad 1030 	strh.w	r1, [sp, #48]	; 0x30
	while (main_init_done == 0)	// wait from main to complete the initilisation
 8001550:	b92b      	cbnz	r3, 800155e <StarLPTask+0x52>
		osDelay(100);
 8001552:	2064      	movs	r0, #100	; 0x64
 8001554:	f00f fc72 	bl	8010e3c <osDelay>
	while (main_init_done == 0)	// wait from main to complete the initilisation
 8001558:	6823      	ldr	r3, [r4, #0]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d0f9      	beq.n	8001552 <StarLPTask+0x46>
	lcd_init();
 800155e:	f7ff fdfd 	bl	800115c <lcd_init>
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8001562:	4d90      	ldr	r5, [pc, #576]	; (80017a4 <StarLPTask+0x298>)
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion, statuspkt.minorversion,
 8001564:	f8b8 c05c 	ldrh.w	ip, [r8, #92]	; 0x5c
	uint16_t onesectimer = 0;
 8001568:	f04f 0b00 	mov.w	fp, #0
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion, statuspkt.minorversion,
 800156c:	f898 7070 	ldrb.w	r7, [r8, #112]	; 0x70
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8001570:	488d      	ldr	r0, [pc, #564]	; (80017a8 <StarLPTask+0x29c>)
	uint16_t tenmstimer = 0;
 8001572:	465c      	mov	r4, fp
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion, statuspkt.minorversion,
 8001574:	f898 6071 	ldrb.w	r6, [r8, #113]	; 0x71
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8001578:	498c      	ldr	r1, [pc, #560]	; (80017ac <StarLPTask+0x2a0>)
 800157a:	4b8d      	ldr	r3, [pc, #564]	; (80017b0 <StarLPTask+0x2a4>)
 800157c:	4a8d      	ldr	r2, [pc, #564]	; (80017b4 <StarLPTask+0x2a8>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	6812      	ldr	r2, [r2, #0]
 8001582:	9603      	str	r6, [sp, #12]
 8001584:	e9cd c701 	strd	ip, r7, [sp, #4]
 8001588:	e9cd 0504 	strd	r0, r5, [sp, #16]
 800158c:	6808      	ldr	r0, [r1, #0]
 800158e:	498a      	ldr	r1, [pc, #552]	; (80017b8 <StarLPTask+0x2ac>)
 8001590:	9000      	str	r0, [sp, #0]
 8001592:	488a      	ldr	r0, [pc, #552]	; (80017bc <StarLPTask+0x2b0>)
 8001594:	f01f fb18 	bl	8020bc8 <siprintf>
	HAL_TIM_Base_Start(&htim7);	// start audio synth sampling interval timer
 8001598:	4889      	ldr	r0, [pc, #548]	; (80017c0 <StarLPTask+0x2b4>)
 800159a:	f00a fb8d 	bl	800bcb8 <HAL_TIM_Base_Start>
 800159e:	4d89      	ldr	r5, [pc, #548]	; (80017c4 <StarLPTask+0x2b8>)
	lptask_init_done = 1;		// this lp task has done its initialisation
 80015a0:	4b89      	ldr	r3, [pc, #548]	; (80017c8 <StarLPTask+0x2bc>)
 80015a2:	2201      	movs	r2, #1
 80015a4:	601a      	str	r2, [r3, #0]
		HAL_IWDG_Refresh(&hiwdg);							// refresh the hardware watchdog reset system timer
 80015a6:	4889      	ldr	r0, [pc, #548]	; (80017cc <StarLPTask+0x2c0>)
		tenmstimer++;
 80015a8:	3401      	adds	r4, #1
		HAL_IWDG_Refresh(&hiwdg);							// refresh the hardware watchdog reset system timer
 80015aa:	f007 fd9d 	bl	80090e8 <HAL_IWDG_Refresh>
		osDelay(10);		// 10mSec
 80015ae:	200a      	movs	r0, #10
 80015b0:	f00f fc44 	bl	8010e3c <osDelay>
		globaladcnoise = abs(meanwindiff);
 80015b4:	4b86      	ldr	r3, [pc, #536]	; (80017d0 <StarLPTask+0x2c4>)
		if (ledhang) {	// trigger led
 80015b6:	4e87      	ldr	r6, [pc, #540]	; (80017d4 <StarLPTask+0x2c8>)
		tenmstimer++;
 80015b8:	b2a4      	uxth	r4, r4
		globaladcnoise = abs(meanwindiff);
 80015ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015be:	4886      	ldr	r0, [pc, #536]	; (80017d8 <StarLPTask+0x2cc>)
 80015c0:	2b00      	cmp	r3, #0
		if (ledhang) {	// trigger led
 80015c2:	6832      	ldr	r2, [r6, #0]
		globaladcnoise = abs(meanwindiff);
 80015c4:	bfb8      	it	lt
 80015c6:	425b      	neglt	r3, r3
		pretrigthresh = 4 + (globaladcnoise >> 7);		// set the pretrigger level
 80015c8:	09d9      	lsrs	r1, r3, #7
		globaladcnoise = abs(meanwindiff);
 80015ca:	6003      	str	r3, [r0, #0]
		pretrigthresh = 4 + (globaladcnoise >> 7);		// set the pretrigger level
 80015cc:	1d0b      	adds	r3, r1, #4
 80015ce:	4983      	ldr	r1, [pc, #524]	; (80017dc <StarLPTask+0x2d0>)
 80015d0:	800b      	strh	r3, [r1, #0]
		if (ledhang) {	// trigger led
 80015d2:	2a00      	cmp	r2, #0
 80015d4:	f000 8091 	beq.w	80016fa <StarLPTask+0x1ee>
			ledhang--;
 80015d8:	1e53      	subs	r3, r2, #1
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 80015da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015de:	2201      	movs	r2, #1
 80015e0:	487f      	ldr	r0, [pc, #508]	; (80017e0 <StarLPTask+0x2d4>)
			ledhang--;
 80015e2:	6033      	str	r3, [r6, #0]
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 80015e4:	f007 f8e2 	bl	80087ac <HAL_GPIO_WritePin>
		if (trigs != statuspkt.trigcount) {		// another tigger(s) has occured
 80015e8:	4b7e      	ldr	r3, [pc, #504]	; (80017e4 <StarLPTask+0x2d8>)
 80015ea:	f8d8 207c 	ldr.w	r2, [r8, #124]	; 0x7c
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	f040 808e 	bne.w	8001712 <StarLPTask+0x206>
		processnex();		// process Nextion
 80015f6:	f7ff ff67 	bl	80014c8 <processnex>
		if ((tenmstimer+3) % 10 == 0) {
 80015fa:	1ce2      	adds	r2, r4, #3
 80015fc:	4b7a      	ldr	r3, [pc, #488]	; (80017e8 <StarLPTask+0x2dc>)
 80015fe:	fba3 1302 	umull	r1, r3, r3, r2
 8001602:	08db      	lsrs	r3, r3, #3
 8001604:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001608:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
 800160c:	d115      	bne.n	800163a <StarLPTask+0x12e>
			if (statuspkt.trigcount > (25 + jabtrigcnt)) { // spamming: > 25 packets sent in about 100mS
 800160e:	4b77      	ldr	r3, [pc, #476]	; (80017ec <StarLPTask+0x2e0>)
 8001610:	f8d8 107c 	ldr.w	r1, [r8, #124]	; 0x7c
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f103 0219 	add.w	r2, r3, #25
 800161a:	4291      	cmp	r1, r2
 800161c:	f200 8158 	bhi.w	80018d0 <StarLPTask+0x3c4>
				if (jabbertimeout) {
 8001620:	4a73      	ldr	r2, [pc, #460]	; (80017f0 <StarLPTask+0x2e4>)
 8001622:	6813      	ldr	r3, [r2, #0]
 8001624:	b10b      	cbz	r3, 800162a <StarLPTask+0x11e>
					jabbertimeout--;		// de-arm count
 8001626:	3b01      	subs	r3, #1
 8001628:	6013      	str	r3, [r2, #0]
				jabtrigcnt = statuspkt.trigcount;
 800162a:	f8d8 307c 	ldr.w	r3, [r8, #124]	; 0x7c
 800162e:	4a6f      	ldr	r2, [pc, #444]	; (80017ec <StarLPTask+0x2e0>)
 8001630:	6013      	str	r3, [r2, #0]
			if (gainchanged == 0) {		// gain not just changed
 8001632:	9b07      	ldr	r3, [sp, #28]
 8001634:	2b00      	cmp	r3, #0
 8001636:	f000 8163 	beq.w	8001900 <StarLPTask+0x3f4>
			localepochtime = epochtime + (time_t)(10 * 60 * 60);		// add ten hours
 800163a:	4b6e      	ldr	r3, [pc, #440]	; (80017f4 <StarLPTask+0x2e8>)
 800163c:	f648 46a0 	movw	r6, #36000	; 0x8ca0
 8001640:	2700      	movs	r7, #0
			timeinfo = *localtime (&localepochtime);
 8001642:	a808      	add	r0, sp, #32
			localepochtime = epochtime + (time_t)(10 * 60 * 60);		// add ten hours
 8001644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001648:	eb12 0906 	adds.w	r9, r2, r6
 800164c:	eb43 0a07 	adc.w	sl, r3, r7
			timeinfo = *localtime (&localepochtime);
 8001650:	af13      	add	r7, sp, #76	; 0x4c
			localepochtime = epochtime + (time_t)(10 * 60 * 60);		// add ten hours
 8001652:	e9cd 9a08 	strd	r9, sl, [sp, #32]
			timeinfo = *localtime (&localepochtime);
 8001656:	f01e f879 	bl	801f74c <localtime>
 800165a:	4606      	mov	r6, r0
 800165c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800165e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8001660:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001662:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8001664:	6836      	ldr	r6, [r6, #0]
			strftime (buffer,sizeof(buffer),"%H:%M:%S",&timeinfo);
 8001666:	ab13      	add	r3, sp, #76	; 0x4c
 8001668:	4a63      	ldr	r2, [pc, #396]	; (80017f8 <StarLPTask+0x2ec>)
 800166a:	2128      	movs	r1, #40	; 0x28
 800166c:	a81c      	add	r0, sp, #112	; 0x70
			timeinfo = *localtime (&localepochtime);
 800166e:	603e      	str	r6, [r7, #0]
			strftime (buffer,sizeof(buffer),"%H:%M:%S",&timeinfo);
 8001670:	f020 f8bc 	bl	80217ec <strftime>
			setlcdtext("t0.txt", buffer);
 8001674:	a91c      	add	r1, sp, #112	; 0x70
 8001676:	4861      	ldr	r0, [pc, #388]	; (80017fc <StarLPTask+0x2f0>)
 8001678:	f7ff fe32 	bl	80012e0 <setlcdtext>
		if ((tenmstimer+11) % 100 == 0) {		// every second
 800167c:	f104 020b 	add.w	r2, r4, #11
 8001680:	4b5f      	ldr	r3, [pc, #380]	; (8001800 <StarLPTask+0x2f4>)
 8001682:	2164      	movs	r1, #100	; 0x64
 8001684:	fba3 0302 	umull	r0, r3, r3, r2
 8001688:	095b      	lsrs	r3, r3, #5
 800168a:	fb01 2313 	mls	r3, r1, r3, r2
 800168e:	2b00      	cmp	r3, #0
 8001690:	f000 814b 	beq.w	800192a <StarLPTask+0x41e>
		if ((tenmstimer+27) % 1000 == 0) {		// every 10 seconds
 8001694:	f104 021b 	add.w	r2, r4, #27
 8001698:	4b5a      	ldr	r3, [pc, #360]	; (8001804 <StarLPTask+0x2f8>)
 800169a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800169e:	fba3 0302 	umull	r0, r3, r3, r2
 80016a2:	099b      	lsrs	r3, r3, #6
 80016a4:	fb01 2313 	mls	r3, r1, r3, r2
 80016a8:	b9cb      	cbnz	r3, 80016de <StarLPTask+0x1d2>
			if (agc) {
 80016aa:	4a57      	ldr	r2, [pc, #348]	; (8001808 <StarLPTask+0x2fc>)
 80016ac:	8812      	ldrh	r2, [r2, #0]
 80016ae:	2a00      	cmp	r2, #0
 80016b0:	f000 810c 	beq.w	80018cc <StarLPTask+0x3c0>
				trigsin10sec = trigs - prevtrigs;
 80016b4:	4a4b      	ldr	r2, [pc, #300]	; (80017e4 <StarLPTask+0x2d8>)
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 80016b6:	4855      	ldr	r0, [pc, #340]	; (800180c <StarLPTask+0x300>)
				trigsin10sec = trigs - prevtrigs;
 80016b8:	6811      	ldr	r1, [r2, #0]
 80016ba:	4a55      	ldr	r2, [pc, #340]	; (8001810 <StarLPTask+0x304>)
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 80016bc:	8800      	ldrh	r0, [r0, #0]
				trigsin10sec = trigs - prevtrigs;
 80016be:	6812      	ldr	r2, [r2, #0]
 80016c0:	4e54      	ldr	r6, [pc, #336]	; (8001814 <StarLPTask+0x308>)
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 80016c2:	2805      	cmp	r0, #5
				trigsin10sec = trigs - prevtrigs;
 80016c4:	eba1 0202 	sub.w	r2, r1, r2
 80016c8:	6032      	str	r2, [r6, #0]
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 80016ca:	d802      	bhi.n	80016d2 <StarLPTask+0x1c6>
					if (trigsin10sec < MINTRIGS10S)
 80016cc:	2a01      	cmp	r2, #1
 80016ce:	f240 81ff 	bls.w	8001ad0 <StarLPTask+0x5c4>
				if (trigsin10sec > MAXTRIGS10S)
 80016d2:	2a0a      	cmp	r2, #10
 80016d4:	f200 81c7 	bhi.w	8001a66 <StarLPTask+0x55a>
				prevtrigs = trigs;
 80016d8:	4a4d      	ldr	r2, [pc, #308]	; (8001810 <StarLPTask+0x304>)
			gainchanged = 0;
 80016da:	9307      	str	r3, [sp, #28]
				prevtrigs = trigs;
 80016dc:	6011      	str	r1, [r2, #0]
		if ((tenmstimer+44) > 3000) {		// reset timer after 30 seconds
 80016de:	f640 338c 	movw	r3, #2956	; 0xb8c
 80016e2:	429c      	cmp	r4, r3
 80016e4:	f200 80a4 	bhi.w	8001830 <StarLPTask+0x324>
		if (onesectimer > 900) {			// 15 mins
 80016e8:	f5bb 7f61 	cmp.w	fp, #900	; 0x384
 80016ec:	f67f af5b 	bls.w	80015a6 <StarLPTask+0x9a>
			requestapisn();	//update s/n and udp target (reboot on fail)
 80016f0:	f003 fe92 	bl	8005418 <requestapisn>
			onesectimer = 0;
 80016f4:	f04f 0b00 	mov.w	fp, #0
 80016f8:	e755      	b.n	80015a6 <StarLPTask+0x9a>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_RESET);	// Splat D5 led off
 80016fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016fe:	4838      	ldr	r0, [pc, #224]	; (80017e0 <StarLPTask+0x2d4>)
 8001700:	f007 f854 	bl	80087ac <HAL_GPIO_WritePin>
		if (trigs != statuspkt.trigcount) {		// another tigger(s) has occured
 8001704:	4b37      	ldr	r3, [pc, #220]	; (80017e4 <StarLPTask+0x2d8>)
 8001706:	f8d8 207c 	ldr.w	r2, [r8, #124]	; 0x7c
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	429a      	cmp	r2, r3
 800170e:	f43f af72 	beq.w	80015f6 <StarLPTask+0xea>
			trigs = statuspkt.trigcount;
 8001712:	f8d8 607c 	ldr.w	r6, [r8, #124]	; 0x7c
			HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 8001716:	2108      	movs	r1, #8
			trigs = statuspkt.trigcount;
 8001718:	4f32      	ldr	r7, [pc, #200]	; (80017e4 <StarLPTask+0x2d8>)
			HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 800171a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800171e:	9100      	str	r1, [sp, #0]
 8001720:	2100      	movs	r1, #0
			trigs = statuspkt.trigcount;
 8001722:	603e      	str	r6, [r7, #0]
			HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 8001724:	4a3c      	ldr	r2, [pc, #240]	; (8001818 <StarLPTask+0x30c>)
 8001726:	483d      	ldr	r0, [pc, #244]	; (800181c <StarLPTask+0x310>)
 8001728:	f004 fc86 	bl	8006038 <HAL_DAC_Start_DMA>
				printf("sem wait 1a\n");
 800172c:	4e3c      	ldr	r6, [pc, #240]	; (8001820 <StarLPTask+0x314>)
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 800172e:	e001      	b.n	8001734 <StarLPTask+0x228>
				printf("sem wait 1a\n");
 8001730:	f01f f97a 	bl	8020a28 <puts>
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 8001734:	2101      	movs	r1, #1
 8001736:	6828      	ldr	r0, [r5, #0]
 8001738:	f010 f91c 	bl	8011974 <xQueueSemaphoreTake>
 800173c:	2801      	cmp	r0, #1
				printf("sem wait 1a\n");
 800173e:	4630      	mov	r0, r6
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 8001740:	d1f6      	bne.n	8001730 <StarLPTask+0x224>
			strcpy(str, ctime(&epochtime));		// ctime
 8001742:	482c      	ldr	r0, [pc, #176]	; (80017f4 <StarLPTask+0x2e8>)
			n = 0;
 8001744:	2600      	movs	r6, #0
			strcpy(str, ctime(&epochtime));		// ctime
 8001746:	f01d ffd5 	bl	801f6f4 <ctime>
 800174a:	4601      	mov	r1, r0
 800174c:	a80b      	add	r0, sp, #44	; 0x2c
 800174e:	f01f faca 	bl	8020ce6 <stpcpy>
 8001752:	ab0b      	add	r3, sp, #44	; 0x2c
 8001754:	1ac0      	subs	r0, r0, r3
 8001756:	4619      	mov	r1, r3
			i = 0;
 8001758:	4633      	mov	r3, r6
			while (i < strlen(str)) {
 800175a:	4283      	cmp	r3, r0
				i++;
 800175c:	f103 0301 	add.w	r3, r3, #1
			while (i < strlen(str)) {
 8001760:	d20d      	bcs.n	800177e <StarLPTask+0x272>
				if ((str[i] != '\n') && (str[i] != '\r'))
 8001762:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001766:	2a0a      	cmp	r2, #10
 8001768:	d0f7      	beq.n	800175a <StarLPTask+0x24e>
 800176a:	2a0d      	cmp	r2, #13
 800176c:	d0f5      	beq.n	800175a <StarLPTask+0x24e>
					trigtimestr[n++] = str[i];
 800176e:	4f2d      	ldr	r7, [pc, #180]	; (8001824 <StarLPTask+0x318>)
			while (i < strlen(str)) {
 8001770:	4283      	cmp	r3, r0
				i++;
 8001772:	f103 0301 	add.w	r3, r3, #1
					trigtimestr[n++] = str[i];
 8001776:	55ba      	strb	r2, [r7, r6]
 8001778:	f106 0601 	add.w	r6, r6, #1
			while (i < strlen(str)) {
 800177c:	d3f1      	bcc.n	8001762 <StarLPTask+0x256>
			trigtimestr[n] = '\0';
 800177e:	2300      	movs	r3, #0
 8001780:	4928      	ldr	r1, [pc, #160]	; (8001824 <StarLPTask+0x318>)
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 8001782:	6828      	ldr	r0, [r5, #0]
			trigtimestr[n] = '\0';
 8001784:	558b      	strb	r3, [r1, r6]
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 8001786:	461a      	mov	r2, r3
 8001788:	4619      	mov	r1, r3
 800178a:	f00f fe6d 	bl	8011468 <xQueueGenericSend>
 800178e:	2801      	cmp	r0, #1
 8001790:	f43f af31 	beq.w	80015f6 <StarLPTask+0xea>
				printf("semaphore 1a release failed\n");
 8001794:	4824      	ldr	r0, [pc, #144]	; (8001828 <StarLPTask+0x31c>)
 8001796:	f01f f947 	bl	8020a28 <puts>
 800179a:	e72c      	b.n	80015f6 <StarLPTask+0xea>
 800179c:	08024698 	.word	0x08024698
 80017a0:	200015e8 	.word	0x200015e8
 80017a4:	200233d8 	.word	0x200233d8
 80017a8:	200233f0 	.word	0x200233f0
 80017ac:	1ff0f428 	.word	0x1ff0f428
 80017b0:	1ff0f424 	.word	0x1ff0f424
 80017b4:	1ff0f420 	.word	0x1ff0f420
 80017b8:	08024d04 	.word	0x08024d04
 80017bc:	2000007c 	.word	0x2000007c
 80017c0:	200231fc 	.word	0x200231fc
 80017c4:	20022f00 	.word	0x20022f00
 80017c8:	200015e4 	.word	0x200015e4
 80017cc:	20022ad8 	.word	0x20022ad8
 80017d0:	20000700 	.word	0x20000700
 80017d4:	200006fc 	.word	0x200006fc
 80017d8:	200006b0 	.word	0x200006b0
 80017dc:	20000000 	.word	0x20000000
 80017e0:	40020c00 	.word	0x40020c00
 80017e4:	200015f8 	.word	0x200015f8
 80017e8:	cccccccd 	.word	0xcccccccd
 80017ec:	200015d8 	.word	0x200015d8
 80017f0:	200006b4 	.word	0x200006b4
 80017f4:	20023320 	.word	0x20023320
 80017f8:	08024d84 	.word	0x08024d84
 80017fc:	08024d90 	.word	0x08024d90
 8001800:	51eb851f 	.word	0x51eb851f
 8001804:	10624dd3 	.word	0x10624dd3
 8001808:	20000008 	.word	0x20000008
 800180c:	20000002 	.word	0x20000002
 8001810:	200015ec 	.word	0x200015ec
 8001814:	200015fc 	.word	0x200015fc
 8001818:	08025230 	.word	0x08025230
 800181c:	20022e24 	.word	0x20022e24
 8001820:	08024d4c 	.word	0x08024d4c
 8001824:	20000210 	.word	0x20000210
 8001828:	08024d58 	.word	0x08024d58
 800182c:	2002272c 	.word	0x2002272c
		strftime (buffer,sizeof(buffer),"%a %e %h %Y ",&timeinfo);
 8001830:	ab13      	add	r3, sp, #76	; 0x4c
 8001832:	4aac      	ldr	r2, [pc, #688]	; (8001ae4 <StarLPTask+0x5d8>)
 8001834:	2128      	movs	r1, #40	; 0x28
 8001836:	a81c      	add	r0, sp, #112	; 0x70
 8001838:	f01f ffd8 	bl	80217ec <strftime>
		setlcdtext("t1.txt", buffer);
 800183c:	a91c      	add	r1, sp, #112	; 0x70
 800183e:	48aa      	ldr	r0, [pc, #680]	; (8001ae8 <StarLPTask+0x5dc>)
 8001840:	f7ff fd4e 	bl	80012e0 <setlcdtext>
			if (gpsgood == 0) {	// gps is not talking to us
 8001844:	4ba9      	ldr	r3, [pc, #676]	; (8001aec <StarLPTask+0x5e0>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	2b00      	cmp	r3, #0
 800184a:	f000 80fd 	beq.w	8001a48 <StarLPTask+0x53c>
			if (psensor == MPL115A2) {
 800184e:	4ba8      	ldr	r3, [pc, #672]	; (8001af0 <StarLPTask+0x5e4>)
			gpsgood = 0;			// reset the good flag
 8001850:	2200      	movs	r2, #0
 8001852:	49a6      	ldr	r1, [pc, #664]	; (8001aec <StarLPTask+0x5e0>)
			if (psensor == MPL115A2) {
 8001854:	681b      	ldr	r3, [r3, #0]
			gpsgood = 0;			// reset the good flag
 8001856:	600a      	str	r2, [r1, #0]
			if (psensor == MPL115A2) {
 8001858:	2b01      	cmp	r3, #1
 800185a:	f000 811c 	beq.w	8001a96 <StarLPTask+0x58a>
			} else if (psensor == MPL3115A2) {
 800185e:	2b02      	cmp	r3, #2
 8001860:	f000 812d 	beq.w	8001abe <StarLPTask+0x5b2>
			printf("ID:%lu/(%d) %d:%d:%d:%d ", statuspkt.uid, BUILDNO, myip & 0xFF, (myip & 0xFF00) >> 8,
 8001864:	4ba3      	ldr	r3, [pc, #652]	; (8001af4 <StarLPTask+0x5e8>)
 8001866:	f242 7216 	movw	r2, #10006	; 0x2716
 800186a:	f8b8 105c 	ldrh.w	r1, [r8, #92]	; 0x5c
			tenmstimer = 0;
 800186e:	2400      	movs	r4, #0
			printf("ID:%lu/(%d) %d:%d:%d:%d ", statuspkt.uid, BUILDNO, myip & 0xFF, (myip & 0xFF00) >> 8,
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	0e1f      	lsrs	r7, r3, #24
 8001874:	f3c3 4607 	ubfx	r6, r3, #16, #8
 8001878:	f3c3 2007 	ubfx	r0, r3, #8, #8
 800187c:	b2db      	uxtb	r3, r3
 800187e:	9702      	str	r7, [sp, #8]
			printf("triggers:%04d, gain:%d, noise:%03d, thresh:%02d, press:%03d.%04d, temp:%02d.%03d, time:%s\n", trigs,
 8001880:	4f9d      	ldr	r7, [pc, #628]	; (8001af8 <StarLPTask+0x5ec>)
			printf("ID:%lu/(%d) %d:%d:%d:%d ", statuspkt.uid, BUILDNO, myip & 0xFF, (myip & 0xFF00) >> 8,
 8001882:	e9cd 0600 	strd	r0, r6, [sp]
 8001886:	489d      	ldr	r0, [pc, #628]	; (8001afc <StarLPTask+0x5f0>)
 8001888:	f01f f846 	bl	8020918 <iprintf>
			printf("triggers:%04d, gain:%d, noise:%03d, thresh:%02d, press:%03d.%04d, temp:%02d.%03d, time:%s\n", trigs,
 800188c:	4b9c      	ldr	r3, [pc, #624]	; (8001b00 <StarLPTask+0x5f4>)
 800188e:	499d      	ldr	r1, [pc, #628]	; (8001b04 <StarLPTask+0x5f8>)
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	489d      	ldr	r0, [pc, #628]	; (8001b08 <StarLPTask+0x5fc>)
 8001894:	fba1 2602 	umull	r2, r6, r1, r2
 8001898:	4b9c      	ldr	r3, [pc, #624]	; (8001b0c <StarLPTask+0x600>)
 800189a:	6800      	ldr	r0, [r0, #0]
 800189c:	09b6      	lsrs	r6, r6, #6
 800189e:	4a9c      	ldr	r2, [pc, #624]	; (8001b10 <StarLPTask+0x604>)
 80018a0:	499c      	ldr	r1, [pc, #624]	; (8001b14 <StarLPTask+0x608>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	8812      	ldrh	r2, [r2, #0]
 80018a6:	6809      	ldr	r1, [r1, #0]
 80018a8:	9705      	str	r7, [sp, #20]
 80018aa:	f002 0207 	and.w	r2, r2, #7
 80018ae:	e9cd 0603 	strd	r0, r6, [sp, #12]
 80018b2:	4899      	ldr	r0, [pc, #612]	; (8001b18 <StarLPTask+0x60c>)
 80018b4:	6806      	ldr	r6, [r0, #0]
 80018b6:	4899      	ldr	r0, [pc, #612]	; (8001b1c <StarLPTask+0x610>)
 80018b8:	6800      	ldr	r0, [r0, #0]
 80018ba:	e9cd 0601 	strd	r0, r6, [sp, #4]
 80018be:	4898      	ldr	r0, [pc, #608]	; (8001b20 <StarLPTask+0x614>)
 80018c0:	8800      	ldrh	r0, [r0, #0]
 80018c2:	9000      	str	r0, [sp, #0]
 80018c4:	4897      	ldr	r0, [pc, #604]	; (8001b24 <StarLPTask+0x618>)
 80018c6:	f01f f827 	bl	8020918 <iprintf>
 80018ca:	e70d      	b.n	80016e8 <StarLPTask+0x1dc>
			gainchanged = 0;
 80018cc:	9207      	str	r2, [sp, #28]
 80018ce:	e706      	b.n	80016de <StarLPTask+0x1d2>
				statuspkt.jabcnt++;
 80018d0:	f8b8 2086 	ldrh.w	r2, [r8, #134]	; 0x86
				jabbertimeout = 1;		// 100mS seconds pause
 80018d4:	2101      	movs	r1, #1
 80018d6:	4894      	ldr	r0, [pc, #592]	; (8001b28 <StarLPTask+0x61c>)
				statuspkt.jabcnt++;
 80018d8:	440a      	add	r2, r1
				jabbertimeout = 1;		// 100mS seconds pause
 80018da:	6001      	str	r1, [r0, #0]
				statuspkt.jabcnt++;
 80018dc:	b292      	uxth	r2, r2
				printf("Jabbering: %d\n", statuspkt.trigcount - jabtrigcnt);
 80018de:	4893      	ldr	r0, [pc, #588]	; (8001b2c <StarLPTask+0x620>)
				statuspkt.jabcnt++;
 80018e0:	f8a8 2086 	strh.w	r2, [r8, #134]	; 0x86
				printf("Jabbering: %d\n", statuspkt.trigcount - jabtrigcnt);
 80018e4:	f8d8 107c 	ldr.w	r1, [r8, #124]	; 0x7c
 80018e8:	1ac9      	subs	r1, r1, r3
 80018ea:	f01f f815 	bl	8020918 <iprintf>
				if (agc) {
 80018ee:	4b90      	ldr	r3, [pc, #576]	; (8001b30 <StarLPTask+0x624>)
 80018f0:	881b      	ldrh	r3, [r3, #0]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	f040 80d8 	bne.w	8001aa8 <StarLPTask+0x59c>
				jabtrigcnt = statuspkt.trigcount;
 80018f8:	f8d8 307c 	ldr.w	r3, [r8, #124]	; 0x7c
 80018fc:	4a8d      	ldr	r2, [pc, #564]	; (8001b34 <StarLPTask+0x628>)
 80018fe:	6013      	str	r3, [r2, #0]
				n = pretrigcnt - lastpretrigcnt;		// count pretriggers
 8001900:	4b8d      	ldr	r3, [pc, #564]	; (8001b38 <StarLPTask+0x62c>)
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	4b8d      	ldr	r3, [pc, #564]	; (8001b3c <StarLPTask+0x630>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	1ad3      	subs	r3, r2, r3
				if (n > 5) {				// too many triggers in 100mS
 800190a:	2b05      	cmp	r3, #5
 800190c:	f340 8091 	ble.w	8001a32 <StarLPTask+0x526>
					if (trigthresh < 4095)
 8001910:	4883      	ldr	r0, [pc, #524]	; (8001b20 <StarLPTask+0x614>)
 8001912:	f640 71fe 	movw	r1, #4094	; 0xffe
 8001916:	8803      	ldrh	r3, [r0, #0]
 8001918:	428b      	cmp	r3, r1
 800191a:	d801      	bhi.n	8001920 <StarLPTask+0x414>
						trigthresh++;
 800191c:	3301      	adds	r3, #1
 800191e:	8003      	strh	r3, [r0, #0]
				lastpretrigcnt = pretrigcnt;	// (dont worry about 2^32 wrap)
 8001920:	2300      	movs	r3, #0
 8001922:	9307      	str	r3, [sp, #28]
 8001924:	4b85      	ldr	r3, [pc, #532]	; (8001b3c <StarLPTask+0x630>)
 8001926:	601a      	str	r2, [r3, #0]
 8001928:	e687      	b.n	800163a <StarLPTask+0x12e>
			HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 800192a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800192e:	4884      	ldr	r0, [pc, #528]	; (8001b40 <StarLPTask+0x634>)
 8001930:	f006 ff56 	bl	80087e0 <HAL_GPIO_TogglePin>
				printf("sem wait 1b\n");
 8001934:	4e83      	ldr	r6, [pc, #524]	; (8001b44 <StarLPTask+0x638>)
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 8001936:	e001      	b.n	800193c <StarLPTask+0x430>
				printf("sem wait 1b\n");
 8001938:	f01f f876 	bl	8020a28 <puts>
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 800193c:	2101      	movs	r1, #1
 800193e:	6828      	ldr	r0, [r5, #0]
 8001940:	f010 f818 	bl	8011974 <xQueueSemaphoreTake>
 8001944:	2801      	cmp	r0, #1
				printf("sem wait 1b\n");
 8001946:	4630      	mov	r0, r6
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 8001948:	d1f6      	bne.n	8001938 <StarLPTask+0x42c>
			strcpy(str, ctime(&epochtime));
 800194a:	487f      	ldr	r0, [pc, #508]	; (8001b48 <StarLPTask+0x63c>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 800194c:	2600      	movs	r6, #0
			strcpy(str, ctime(&epochtime));
 800194e:	f01d fed1 	bl	801f6f4 <ctime>
 8001952:	4601      	mov	r1, r0
 8001954:	a80b      	add	r0, sp, #44	; 0x2c
 8001956:	f01f f9c6 	bl	8020ce6 <stpcpy>
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 800195a:	ab0b      	add	r3, sp, #44	; 0x2c
			sprintf(nowtimestr, "\"%s\"", str);
 800195c:	497b      	ldr	r1, [pc, #492]	; (8001b4c <StarLPTask+0x640>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 800195e:	1ac0      	subs	r0, r0, r3
			sprintf(nowtimestr, "\"%s\"", str);
 8001960:	461a      	mov	r2, r3
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 8001962:	ab26      	add	r3, sp, #152	; 0x98
 8001964:	4403      	add	r3, r0
			sprintf(nowtimestr, "\"%s\"", str);
 8001966:	4864      	ldr	r0, [pc, #400]	; (8001af8 <StarLPTask+0x5ec>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 8001968:	f803 6c6d 	strb.w	r6, [r3, #-109]
			sprintf(nowtimestr, "\"%s\"", str);
 800196c:	f01f f92c 	bl	8020bc8 <siprintf>
			sprintf(tempstr, "%d.%d", temperature, tempfrac);
 8001970:	4b63      	ldr	r3, [pc, #396]	; (8001b00 <StarLPTask+0x5f4>)
 8001972:	4a65      	ldr	r2, [pc, #404]	; (8001b08 <StarLPTask+0x5fc>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	6812      	ldr	r2, [r2, #0]
 8001978:	4975      	ldr	r1, [pc, #468]	; (8001b50 <StarLPTask+0x644>)
 800197a:	4876      	ldr	r0, [pc, #472]	; (8001b54 <StarLPTask+0x648>)
 800197c:	f01f f924 	bl	8020bc8 <siprintf>
			sprintf(pressstr, "%d.%d", pressure, pressfrac);
 8001980:	4b65      	ldr	r3, [pc, #404]	; (8001b18 <StarLPTask+0x60c>)
 8001982:	4a66      	ldr	r2, [pc, #408]	; (8001b1c <StarLPTask+0x610>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	6812      	ldr	r2, [r2, #0]
 8001988:	4971      	ldr	r1, [pc, #452]	; (8001b50 <StarLPTask+0x644>)
 800198a:	4873      	ldr	r0, [pc, #460]	; (8001b58 <StarLPTask+0x64c>)
 800198c:	f01f f91c 	bl	8020bc8 <siprintf>
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 8001990:	4b72      	ldr	r3, [pc, #456]	; (8001b5c <StarLPTask+0x650>)
			sprintf(statstr,
 8001992:	4a73      	ldr	r2, [pc, #460]	; (8001b60 <StarLPTask+0x654>)
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 8001994:	f9b3 3000 	ldrsh.w	r3, [r3]
			sprintf(statstr,
 8001998:	6811      	ldr	r1, [r2, #0]
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 800199a:	2b00      	cmp	r3, #0
			sprintf(statstr,
 800199c:	4860      	ldr	r0, [pc, #384]	; (8001b20 <StarLPTask+0x614>)
 800199e:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
 80019a2:	f3c1 010b 	ubfx	r1, r1, #0, #12
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 80019a6:	bfb8      	it	lt
 80019a8:	425b      	neglt	r3, r3
			sprintf(statstr,
 80019aa:	8800      	ldrh	r0, [r0, #0]
 80019ac:	f8d8 607c 	ldr.w	r6, [r8, #124]	; 0x7c
 80019b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019b4:	9003      	str	r0, [sp, #12]
 80019b6:	9600      	str	r6, [sp, #0]
 80019b8:	486a      	ldr	r0, [pc, #424]	; (8001b64 <StarLPTask+0x658>)
 80019ba:	e9cd 3101 	strd	r3, r1, [sp, #4]
 80019be:	4b6a      	ldr	r3, [pc, #424]	; (8001b68 <StarLPTask+0x65c>)
 80019c0:	496a      	ldr	r1, [pc, #424]	; (8001b6c <StarLPTask+0x660>)
 80019c2:	f01f f901 	bl	8020bc8 <siprintf>
			if (gpslocked) {
 80019c6:	4b6a      	ldr	r3, [pc, #424]	; (8001b70 <StarLPTask+0x664>)
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d040      	beq.n	8001a50 <StarLPTask+0x544>
				sprintf(gpsstr, "\"Locked: %d Sats<br>Lon: %d<br>Lat: %d\"", statuspkt.NavPvt.numSV,
 80019ce:	f898 201b 	ldrb.w	r2, [r8, #27]
 80019d2:	f8d8 301c 	ldr.w	r3, [r8, #28]
 80019d6:	f8d8 0020 	ldr.w	r0, [r8, #32]
 80019da:	4966      	ldr	r1, [pc, #408]	; (8001b74 <StarLPTask+0x668>)
 80019dc:	9000      	str	r0, [sp, #0]
 80019de:	4866      	ldr	r0, [pc, #408]	; (8001b78 <StarLPTask+0x66c>)
 80019e0:	f01f f8f2 	bl	8020bc8 <siprintf>
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 80019e4:	2300      	movs	r3, #0
 80019e6:	6828      	ldr	r0, [r5, #0]
 80019e8:	461a      	mov	r2, r3
 80019ea:	4619      	mov	r1, r3
 80019ec:	f00f fd3c 	bl	8011468 <xQueueGenericSend>
 80019f0:	2801      	cmp	r0, #1
 80019f2:	d002      	beq.n	80019fa <StarLPTask+0x4ee>
				printf("semaphore 1b release failed\n");
 80019f4:	4861      	ldr	r0, [pc, #388]	; (8001b7c <StarLPTask+0x670>)
 80019f6:	f01f f817 	bl	8020a28 <puts>
			onesectimer++;
 80019fa:	f10b 0b01 	add.w	fp, fp, #1
				printf("sem wait 1c\n");
 80019fe:	4e60      	ldr	r6, [pc, #384]	; (8001b80 <StarLPTask+0x674>)
			onesectimer++;
 8001a00:	fa1f fb8b 	uxth.w	fp, fp
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 25) == pdTRUE)) {// give the ssi generation semaphore (portMAX_DELAY == infinite)
 8001a04:	e001      	b.n	8001a0a <StarLPTask+0x4fe>
				printf("sem wait 1c\n");
 8001a06:	f01f f80f 	bl	8020a28 <puts>
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 25) == pdTRUE)) {// give the ssi generation semaphore (portMAX_DELAY == infinite)
 8001a0a:	2119      	movs	r1, #25
 8001a0c:	6828      	ldr	r0, [r5, #0]
 8001a0e:	f00f ffb1 	bl	8011974 <xQueueSemaphoreTake>
 8001a12:	2801      	cmp	r0, #1
				printf("sem wait 1c\n");
 8001a14:	4630      	mov	r0, r6
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 25) == pdTRUE)) {// give the ssi generation semaphore (portMAX_DELAY == infinite)
 8001a16:	d1f6      	bne.n	8001a06 <StarLPTask+0x4fa>
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 8001a18:	2300      	movs	r3, #0
 8001a1a:	6828      	ldr	r0, [r5, #0]
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	4619      	mov	r1, r3
 8001a20:	f00f fd22 	bl	8011468 <xQueueGenericSend>
 8001a24:	2801      	cmp	r0, #1
 8001a26:	f43f ae35 	beq.w	8001694 <StarLPTask+0x188>
				printf("semaphore 1c release failed\n");
 8001a2a:	4856      	ldr	r0, [pc, #344]	; (8001b84 <StarLPTask+0x678>)
 8001a2c:	f01e fffc 	bl	8020a28 <puts>
 8001a30:	e630      	b.n	8001694 <StarLPTask+0x188>
				if (n == 0) {		// no triggers in last 100mS
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	f47f af74 	bne.w	8001920 <StarLPTask+0x414>
					if (trigthresh > MINTRIGTHRES)	// dont permit trigthresh < minimum
 8001a38:	4939      	ldr	r1, [pc, #228]	; (8001b20 <StarLPTask+0x614>)
 8001a3a:	880b      	ldrh	r3, [r1, #0]
 8001a3c:	2b03      	cmp	r3, #3
 8001a3e:	f67f af6f 	bls.w	8001920 <StarLPTask+0x414>
						trigthresh--;
 8001a42:	3b01      	subs	r3, #1
 8001a44:	800b      	strh	r3, [r1, #0]
 8001a46:	e76b      	b.n	8001920 <StarLPTask+0x414>
				printf("GPS serial comms problem?\n");
 8001a48:	484f      	ldr	r0, [pc, #316]	; (8001b88 <StarLPTask+0x67c>)
 8001a4a:	f01e ffed 	bl	8020a28 <puts>
 8001a4e:	e6fe      	b.n	800184e <StarLPTask+0x342>
				strcpy(gpsstr, "\"<font color=red>**Lost GPS**<\/font>\"");
 8001a50:	4e4e      	ldr	r6, [pc, #312]	; (8001b8c <StarLPTask+0x680>)
 8001a52:	4f49      	ldr	r7, [pc, #292]	; (8001b78 <StarLPTask+0x66c>)
 8001a54:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001a56:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8001a58:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001a5a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8001a5c:	e896 0003 	ldmia.w	r6, {r0, r1}
 8001a60:	6038      	str	r0, [r7, #0]
 8001a62:	80b9      	strh	r1, [r7, #4]
 8001a64:	e7be      	b.n	80019e4 <StarLPTask+0x4d8>
					gainchanged = bumppga(-1);
 8001a66:	f04f 30ff 	mov.w	r0, #4294967295
 8001a6a:	f001 fc31 	bl	80032d0 <bumppga>
 8001a6e:	b203      	sxth	r3, r0
 8001a70:	9307      	str	r3, [sp, #28]
				prevtrigs = trigs;
 8001a72:	4b28      	ldr	r3, [pc, #160]	; (8001b14 <StarLPTask+0x608>)
 8001a74:	4a46      	ldr	r2, [pc, #280]	; (8001b90 <StarLPTask+0x684>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	6013      	str	r3, [r2, #0]
				if (gainchanged > 0) {	// increased gain
 8001a7a:	9b07      	ldr	r3, [sp, #28]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	f77f ae2e 	ble.w	80016de <StarLPTask+0x1d2>
					if (trigthresh < (4095 - 10))
 8001a82:	4927      	ldr	r1, [pc, #156]	; (8001b20 <StarLPTask+0x614>)
 8001a84:	f640 72f4 	movw	r2, #4084	; 0xff4
 8001a88:	880b      	ldrh	r3, [r1, #0]
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	f63f ae27 	bhi.w	80016de <StarLPTask+0x1d2>
						trigthresh += 5;
 8001a90:	3305      	adds	r3, #5
 8001a92:	800b      	strh	r3, [r1, #0]
 8001a94:	e623      	b.n	80016de <StarLPTask+0x1d2>
				if (getpressure115() != HAL_OK) {
 8001a96:	f001 fc5f 	bl	8003358 <getpressure115>
 8001a9a:	2800      	cmp	r0, #0
 8001a9c:	f43f aee2 	beq.w	8001864 <StarLPTask+0x358>
					printf("MPL115A2 error\n\r");
 8001aa0:	483c      	ldr	r0, [pc, #240]	; (8001b94 <StarLPTask+0x688>)
 8001aa2:	f01e ff39 	bl	8020918 <iprintf>
 8001aa6:	e6dd      	b.n	8001864 <StarLPTask+0x358>
					gainchanged = bumppga(-1);	// decrease gain
 8001aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8001aac:	f001 fc10 	bl	80032d0 <bumppga>
				jabtrigcnt = statuspkt.trigcount;
 8001ab0:	f8d8 307c 	ldr.w	r3, [r8, #124]	; 0x7c
					gainchanged = bumppga(-1);	// decrease gain
 8001ab4:	b202      	sxth	r2, r0
 8001ab6:	9207      	str	r2, [sp, #28]
				jabtrigcnt = statuspkt.trigcount;
 8001ab8:	4a1e      	ldr	r2, [pc, #120]	; (8001b34 <StarLPTask+0x628>)
 8001aba:	6013      	str	r3, [r2, #0]
 8001abc:	e5b9      	b.n	8001632 <StarLPTask+0x126>
				if (getpressure3115() != HAL_OK) {
 8001abe:	f001 fddf 	bl	8003680 <getpressure3115>
 8001ac2:	2800      	cmp	r0, #0
 8001ac4:	f43f aece 	beq.w	8001864 <StarLPTask+0x358>
					printf("MPL3115A2 error\n\r");
 8001ac8:	4833      	ldr	r0, [pc, #204]	; (8001b98 <StarLPTask+0x68c>)
 8001aca:	f01e ff25 	bl	8020918 <iprintf>
 8001ace:	e6c9      	b.n	8001864 <StarLPTask+0x358>
						gainchanged = bumppga(1);
 8001ad0:	2001      	movs	r0, #1
 8001ad2:	f001 fbfd 	bl	80032d0 <bumppga>
				if (trigsin10sec > MAXTRIGS10S)
 8001ad6:	4b31      	ldr	r3, [pc, #196]	; (8001b9c <StarLPTask+0x690>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	2b0a      	cmp	r3, #10
 8001adc:	d8c3      	bhi.n	8001a66 <StarLPTask+0x55a>
						gainchanged = bumppga(1);
 8001ade:	b203      	sxth	r3, r0
 8001ae0:	9307      	str	r3, [sp, #28]
 8001ae2:	e7c6      	b.n	8001a72 <StarLPTask+0x566>
 8001ae4:	08024ef0 	.word	0x08024ef0
 8001ae8:	08024f00 	.word	0x08024f00
 8001aec:	20001604 	.word	0x20001604
 8001af0:	20001634 	.word	0x20001634
 8001af4:	20022b5c 	.word	0x20022b5c
 8001af8:	2000004c 	.word	0x2000004c
 8001afc:	08024f4c 	.word	0x08024f4c
 8001b00:	20023388 	.word	0x20023388
 8001b04:	10624dd3 	.word	0x10624dd3
 8001b08:	2002338c 	.word	0x2002338c
 8001b0c:	200006b0 	.word	0x200006b0
 8001b10:	2000023e 	.word	0x2000023e
 8001b14:	200015f8 	.word	0x200015f8
 8001b18:	20023394 	.word	0x20023394
 8001b1c:	20023390 	.word	0x20023390
 8001b20:	20000002 	.word	0x20000002
 8001b24:	08024f68 	.word	0x08024f68
 8001b28:	200006b4 	.word	0x200006b4
 8001b2c:	08024d74 	.word	0x08024d74
 8001b30:	20000008 	.word	0x20000008
 8001b34:	200015d8 	.word	0x200015d8
 8001b38:	20000704 	.word	0x20000704
 8001b3c:	200015e0 	.word	0x200015e0
 8001b40:	40020c00 	.word	0x40020c00
 8001b44:	08024d98 	.word	0x08024d98
 8001b48:	20023320 	.word	0x20023320
 8001b4c:	08024da4 	.word	0x08024da4
 8001b50:	08024dac 	.word	0x08024dac
 8001b54:	20000204 	.word	0x20000204
 8001b58:	2000006c 	.word	0x2000006c
 8001b5c:	20000700 	.word	0x20000700
 8001b60:	200006ac 	.word	0x200006ac
 8001b64:	200000fc 	.word	0x200000fc
 8001b68:	20000210 	.word	0x20000210
 8001b6c:	08024db4 	.word	0x08024db4
 8001b70:	20001645 	.word	0x20001645
 8001b74:	08024e5c 	.word	0x08024e5c
 8001b78:	2000000c 	.word	0x2000000c
 8001b7c:	08024eac 	.word	0x08024eac
 8001b80:	08024ec8 	.word	0x08024ec8
 8001b84:	08024ed4 	.word	0x08024ed4
 8001b88:	08024f08 	.word	0x08024f08
 8001b8c:	08024e84 	.word	0x08024e84
 8001b90:	200015ec 	.word	0x200015ec
 8001b94:	08024f24 	.word	0x08024f24
 8001b98:	08024f38 	.word	0x08024f38
 8001b9c:	200015fc 	.word	0x200015fc

08001ba0 <_write>:
	if (file == 1) {
 8001ba0:	2801      	cmp	r0, #1
int _write(int file, char *ptr, int len) {
 8001ba2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ba4:	460c      	mov	r4, r1
 8001ba6:	4617      	mov	r7, r2
	if (file == 1) {
 8001ba8:	d00e      	beq.n	8001bc8 <_write+0x28>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001baa:	2a00      	cmp	r2, #0
 8001bac:	dd0a      	ble.n	8001bc4 <_write+0x24>
 8001bae:	188e      	adds	r6, r1, r2
			HAL_UART_Transmit(&huart5, (uint8_t*) *ptr++, 1, 10);
 8001bb0:	4d0b      	ldr	r5, [pc, #44]	; (8001be0 <_write+0x40>)
 8001bb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001bb6:	230a      	movs	r3, #10
 8001bb8:	2201      	movs	r2, #1
 8001bba:	4628      	mov	r0, r5
 8001bbc:	f00c fff2 	bl	800eba4 <HAL_UART_Transmit>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001bc0:	42b4      	cmp	r4, r6
 8001bc2:	d1f6      	bne.n	8001bb2 <_write+0x12>
}
 8001bc4:	4638      	mov	r0, r7
 8001bc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001bc8:	2a00      	cmp	r2, #0
 8001bca:	ddfb      	ble.n	8001bc4 <_write+0x24>
 8001bcc:	188d      	adds	r5, r1, r2
			__io_putchar(*ptr++);
 8001bce:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001bd2:	f001 f8d3 	bl	8002d7c <__io_putchar>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001bd6:	42ac      	cmp	r4, r5
 8001bd8:	d1f9      	bne.n	8001bce <_write+0x2e>
}
 8001bda:	4638      	mov	r0, r7
 8001bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20022d04 	.word	0x20022d04

08001be4 <rebootme>:
void rebootme() {
 8001be4:	b508      	push	{r3, lr}
		osDelay(2000);
 8001be6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001bea:	f00f f927 	bl	8010e3c <osDelay>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001bee:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001bf2:	4905      	ldr	r1, [pc, #20]	; (8001c08 <rebootme+0x24>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001bf4:	4b05      	ldr	r3, [pc, #20]	; (8001c0c <rebootme+0x28>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001bf6:	68ca      	ldr	r2, [r1, #12]
 8001bf8:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	60cb      	str	r3, [r1, #12]
 8001c00:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001c04:	bf00      	nop
 8001c06:	e7fd      	b.n	8001c04 <rebootme+0x20>
 8001c08:	e000ed00 	.word	0xe000ed00
 8001c0c:	05fa0004 	.word	0x05fa0004

08001c10 <netif_link_callbk_fn>:
	if (netif->flags & NETIF_FLAG_LINK_UP) {
 8001c10:	f890 1035 	ldrb.w	r1, [r0, #53]	; 0x35
 8001c14:	074a      	lsls	r2, r1, #29
 8001c16:	d409      	bmi.n	8001c2c <netif_link_callbk_fn+0x1c>
void netif_link_callbk_fn(struct netif *netif) {
 8001c18:	b510      	push	{r4, lr}
 8001c1a:	4604      	mov	r4, r0
		printf("netif_link DOWN, flags=0x%02x\n", netif->flags);
 8001c1c:	4807      	ldr	r0, [pc, #28]	; (8001c3c <netif_link_callbk_fn+0x2c>)
 8001c1e:	f01e fe7b 	bl	8020918 <iprintf>
		if (!(netif_is_link_up(netif))) {
 8001c22:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8001c26:	075b      	lsls	r3, r3, #29
 8001c28:	d503      	bpl.n	8001c32 <netif_link_callbk_fn+0x22>
}
 8001c2a:	bd10      	pop	{r4, pc}
		printf("netif_link UP, flags=0x%02x\n", netif->flags);
 8001c2c:	4804      	ldr	r0, [pc, #16]	; (8001c40 <netif_link_callbk_fn+0x30>)
 8001c2e:	f01e be73 	b.w	8020918 <iprintf>
			printf("LAN interface appears disconnected, rebooting...\n");
 8001c32:	4804      	ldr	r0, [pc, #16]	; (8001c44 <netif_link_callbk_fn+0x34>)
 8001c34:	f01e fef8 	bl	8020a28 <puts>
			rebootme();
 8001c38:	f7ff ffd4 	bl	8001be4 <rebootme>
 8001c3c:	080251c4 	.word	0x080251c4
 8001c40:	080251a4 	.word	0x080251a4
 8001c44:	080251e4 	.word	0x080251e4

08001c48 <HAL_DAC_ConvCpltCallbackCh1>:
	HAL_DAC_Stop_DMA(hdac, DAC_CHANNEL_1);
 8001c48:	2100      	movs	r1, #0
 8001c4a:	f004 ba7d 	b.w	8006148 <HAL_DAC_Stop_DMA>
 8001c4e:	bf00      	nop

08001c50 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) { // every second 1 pps (on external signal)
 8001c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (htim->Instance == TIM2) {
 8001c52:	6803      	ldr	r3, [r0, #0]
 8001c54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c58:	d008      	beq.n	8001c6c <HAL_TIM_IC_CaptureCallback+0x1c>
	} else if (htim->Instance == TIM4) {
 8001c5a:	4a18      	ldr	r2, [pc, #96]	; (8001cbc <HAL_TIM_IC_CaptureCallback+0x6c>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d000      	beq.n	8001c62 <HAL_TIM_IC_CaptureCallback+0x12>
}
 8001c60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("Timer4 callback\n");
 8001c62:	4817      	ldr	r0, [pc, #92]	; (8001cc0 <HAL_TIM_IC_CaptureCallback+0x70>)
}
 8001c64:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		printf("Timer4 callback\n");
 8001c68:	f01e bede 	b.w	8020a28 <puts>
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8001c6c:	4c15      	ldr	r4, [pc, #84]	; (8001cc4 <HAL_TIM_IC_CaptureCallback+0x74>)
		HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8001c6e:	f44f 6100 	mov.w	r1, #2048	; 0x800
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8001c72:	4b15      	ldr	r3, [pc, #84]	; (8001cc8 <HAL_TIM_IC_CaptureCallback+0x78>)
 8001c74:	7ba2      	ldrb	r2, [r4, #14]
 8001c76:	4d15      	ldr	r5, [pc, #84]	; (8001ccc <HAL_TIM_IC_CaptureCallback+0x7c>)
 8001c78:	3201      	adds	r2, #1
		HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8001c7a:	4815      	ldr	r0, [pc, #84]	; (8001cd0 <HAL_TIM_IC_CaptureCallback+0x80>)
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8001c7c:	fba3 6302 	umull	r6, r3, r3, r2
		diff = lastcap;
 8001c80:	4e14      	ldr	r6, [pc, #80]	; (8001cd4 <HAL_TIM_IC_CaptureCallback+0x84>)
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8001c82:	095b      	lsrs	r3, r3, #5
 8001c84:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8001c88:	eba2 0383 	sub.w	r3, r2, r3, lsl #2
 8001c8c:	702b      	strb	r3, [r5, #0]
		HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8001c8e:	f006 fda7 	bl	80087e0 <HAL_GPIO_TogglePin>
 8001c92:	4d11      	ldr	r5, [pc, #68]	; (8001cd8 <HAL_TIM_IC_CaptureCallback+0x88>)
	uint32_t sum = 0;
 8001c94:	2100      	movs	r1, #0
		diff = lastcap;
 8001c96:	6837      	ldr	r7, [r6, #0]
 8001c98:	462b      	mov	r3, r5
 8001c9a:	f105 003c 	add.w	r0, r5, #60	; 0x3c
		data[i] = data[i + 1];		// old data is low index
 8001c9e:	685a      	ldr	r2, [r3, #4]
 8001ca0:	f843 2b04 	str.w	r2, [r3], #4
	for (i = 0; i < 15; i++) {
 8001ca4:	4283      	cmp	r3, r0
		sum += data[i];
 8001ca6:	4411      	add	r1, r2
	for (i = 0; i < 15; i++) {
 8001ca8:	d1f9      	bne.n	8001c9e <HAL_TIM_IC_CaptureCallback+0x4e>
	sum += new;
 8001caa:	4439      	add	r1, r7
		lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 8001cac:	4b0b      	ldr	r3, [pc, #44]	; (8001cdc <HAL_TIM_IC_CaptureCallback+0x8c>)
	data[15] = new;		// new data at the end
 8001cae:	63ef      	str	r7, [r5, #60]	; 0x3c
	return (sum >> 4);
 8001cb0:	0909      	lsrs	r1, r1, #4
		lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 8001cb2:	681b      	ldr	r3, [r3, #0]
		statuspkt.clktrim = movavg(diff);
 8001cb4:	65a1      	str	r1, [r4, #88]	; 0x58
		lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 8001cb6:	6033      	str	r3, [r6, #0]
}
 8001cb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	40000800 	.word	0x40000800
 8001cc0:	08024c8c 	.word	0x08024c8c
 8001cc4:	2002272c 	.word	0x2002272c
 8001cc8:	88888889 	.word	0x88888889
 8001ccc:	20000708 	.word	0x20000708
 8001cd0:	40020c00 	.word	0x40020c00
 8001cd4:	200015dc 	.word	0x200015dc
 8001cd8:	20001598 	.word	0x20001598
 8001cdc:	200227d8 	.word	0x200227d8

08001ce0 <HAL_TIM_PeriodElapsedCallback>:
  /* USER CODE BEGIN Callback 0 */
	static int counter = 0;

#ifdef configGENERATE_RUN_TIME_STATS

	if (htim->Instance == TIM14) {				// TIM14 used for RTOS profiling
 8001ce0:	6803      	ldr	r3, [r0, #0]
 8001ce2:	4a25      	ldr	r2, [pc, #148]	; (8001d78 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d011      	beq.n	8001d0c <HAL_TIM_PeriodElapsedCallback+0x2c>
		rtos_debug_timer++;
		return;
	}
#endif

	if (htim->Instance == TIM5) {// TIM5 interrupt is used as hook to run ADC_Conv_complete() at a lower IRQ  priority than dmacomplete
 8001ce8:	4a24      	ldr	r2, [pc, #144]	; (8001d7c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d02e      	beq.n	8001d4c <HAL_TIM_PeriodElapsedCallback+0x6c>
//		printf("T5\n");
		ADC_Conv_complete();			// It is a one-shot
		return;
	}

	if (htim->Instance == TIM2) {
 8001cee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cf2:	d02d      	beq.n	8001d50 <HAL_TIM_PeriodElapsedCallback+0x70>
		printf("T2P PeriodElapsedCallback %lu %lu\n", t2cap[0], statuspkt.clktrim);
		return;
	}
	if (htim->Instance == TIM3) {
 8001cf4:	4a22      	ldr	r2, [pc, #136]	; (8001d80 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d00d      	beq.n	8001d16 <HAL_TIM_PeriodElapsedCallback+0x36>
		printf("T3 PeriodElapsedCallback\n");
		return;
	}

	if (htim->Instance == TIM6) { // 1 second (internally timed, not compensated by GPS)
 8001cfa:	4a22      	ldr	r2, [pc, #136]	; (8001d84 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d00d      	beq.n	8001d1c <HAL_TIM_PeriodElapsedCallback+0x3c>
		}
		return;
	}

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM12) {
 8001d00:	4a21      	ldr	r2, [pc, #132]	; (8001d88 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d02b      	beq.n	8001d5e <HAL_TIM_PeriodElapsedCallback+0x7e>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */
	else {
		printf("Unknown Timer Period Elapsed callback\n");
 8001d06:	4821      	ldr	r0, [pc, #132]	; (8001d8c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001d08:	f01e be8e 	b.w	8020a28 <puts>
		rtos_debug_timer++;
 8001d0c:	4a20      	ldr	r2, [pc, #128]	; (8001d90 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001d0e:	6813      	ldr	r3, [r2, #0]
 8001d10:	3301      	adds	r3, #1
 8001d12:	6013      	str	r3, [r2, #0]
 8001d14:	4770      	bx	lr
		printf("T3 PeriodElapsedCallback\n");
 8001d16:	481f      	ldr	r0, [pc, #124]	; (8001d94 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001d18:	f01e be86 	b.w	8020a28 <puts>
{
 8001d1c:	b510      	push	{r4, lr}
		t1sec++;
 8001d1e:	491e      	ldr	r1, [pc, #120]	; (8001d98 <HAL_TIM_PeriodElapsedCallback+0xb8>)
		statuspkt.sysuptime++;
 8001d20:	4c1e      	ldr	r4, [pc, #120]	; (8001d9c <HAL_TIM_PeriodElapsedCallback+0xbc>)
		t1sec++;
 8001d22:	680a      	ldr	r2, [r1, #0]
		statuspkt.sysuptime++;
 8001d24:	6e63      	ldr	r3, [r4, #100]	; 0x64
		if (netup)
 8001d26:	481e      	ldr	r0, [pc, #120]	; (8001da0 <HAL_TIM_PeriodElapsedCallback+0xc0>)
		t1sec++;
 8001d28:	3201      	adds	r2, #1
		statuspkt.sysuptime++;
 8001d2a:	3301      	adds	r3, #1
		if (netup)
 8001d2c:	7800      	ldrb	r0, [r0, #0]
		t1sec++;
 8001d2e:	600a      	str	r2, [r1, #0]
		statuspkt.sysuptime++;
 8001d30:	6663      	str	r3, [r4, #100]	; 0x64
		if (netup)
 8001d32:	b110      	cbz	r0, 8001d3a <HAL_TIM_PeriodElapsedCallback+0x5a>
			statuspkt.netuptime++;
 8001d34:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8001d36:	3301      	adds	r3, #1
 8001d38:	66a3      	str	r3, [r4, #104]	; 0x68
		if (gpslocked) {
 8001d3a:	4b1a      	ldr	r3, [pc, #104]	; (8001da4 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	b983      	cbnz	r3, 8001d62 <HAL_TIM_PeriodElapsedCallback+0x82>
			epochvalid = 0;
 8001d40:	4a19      	ldr	r2, [pc, #100]	; (8001da8 <HAL_TIM_PeriodElapsedCallback+0xc8>)
			statuspkt.gpsuptime = 0;	// gps uptime is zero
 8001d42:	66e3      	str	r3, [r4, #108]	; 0x6c
			epochvalid = 0;
 8001d44:	7013      	strb	r3, [r2, #0]
			statuspkt.epochsecs = 0;	// make epoch time obviously wrong
 8001d46:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
	}
  /* USER CODE END Callback 1 */
}
 8001d4a:	bd10      	pop	{r4, pc}
		ADC_Conv_complete();			// It is a one-shot
 8001d4c:	f7fe bd96 	b.w	800087c <ADC_Conv_complete>
		printf("T2P PeriodElapsedCallback %lu %lu\n", t2cap[0], statuspkt.clktrim);
 8001d50:	4a12      	ldr	r2, [pc, #72]	; (8001d9c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001d52:	4b16      	ldr	r3, [pc, #88]	; (8001dac <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001d54:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001d56:	6819      	ldr	r1, [r3, #0]
 8001d58:	4815      	ldr	r0, [pc, #84]	; (8001db0 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001d5a:	f01e bddd 	b.w	8020918 <iprintf>
    HAL_IncTick();
 8001d5e:	f003 bba5 	b.w	80054ac <HAL_IncTick>
			statuspkt.gpsuptime++;
 8001d62:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8001d64:	3301      	adds	r3, #1
 8001d66:	66e3      	str	r3, [r4, #108]	; 0x6c
				statuspkt.epochsecs = calcepoch32();
 8001d68:	f001 f826 	bl	8002db8 <calcepoch32>
				epochvalid = 1;
 8001d6c:	4b0e      	ldr	r3, [pc, #56]	; (8001da8 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001d6e:	2201      	movs	r2, #1
				statuspkt.epochsecs = calcepoch32();
 8001d70:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
				epochvalid = 1;
 8001d74:	701a      	strb	r2, [r3, #0]
}
 8001d76:	bd10      	pop	{r4, pc}
 8001d78:	40002000 	.word	0x40002000
 8001d7c:	40000c00 	.word	0x40000c00
 8001d80:	40000400 	.word	0x40000400
 8001d84:	40001000 	.word	0x40001000
 8001d88:	40001800 	.word	0x40001800
 8001d8c:	08024cdc 	.word	0x08024cdc
 8001d90:	200015f0 	.word	0x200015f0
 8001d94:	08024cc0 	.word	0x08024cc0
 8001d98:	200015f4 	.word	0x200015f4
 8001d9c:	2002272c 	.word	0x2002272c
 8001da0:	20000702 	.word	0x20000702
 8001da4:	20001645 	.word	0x20001645
 8001da8:	20001644 	.word	0x20001644
 8001dac:	200227d8 	.word	0x200227d8
 8001db0:	08024c9c 	.word	0x08024c9c

08001db4 <Error_Handler>:
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
		printf("HAL error (main.c 2343)\n");
 8001db4:	4c02      	ldr	r4, [pc, #8]	; (8001dc0 <Error_Handler+0xc>)
{
 8001db6:	b508      	push	{r3, lr}
		printf("HAL error (main.c 2343)\n");
 8001db8:	4620      	mov	r0, r4
 8001dba:	f01e fe35 	bl	8020a28 <puts>
 8001dbe:	e7fb      	b.n	8001db8 <Error_Handler+0x4>
 8001dc0:	08024c74 	.word	0x08024c74

08001dc4 <SystemClock_Config>:
{
 8001dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dc6:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dc8:	2234      	movs	r2, #52	; 0x34
 8001dca:	2100      	movs	r1, #0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001dcc:	f44f 3680 	mov.w	r6, #65536	; 0x10000
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dd0:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dd2:	2402      	movs	r4, #2
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dd4:	f01d fe1f 	bl	801fa16 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dd8:	2300      	movs	r3, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001dda:	2290      	movs	r2, #144	; 0x90
 8001ddc:	a814      	add	r0, sp, #80	; 0x50
 8001dde:	4619      	mov	r1, r3
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001de0:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001de2:	2709      	movs	r7, #9
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001de4:	2501      	movs	r5, #1
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001de6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001dea:	e9cd 3304 	strd	r3, r3, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001dee:	f01d fe12 	bl	801fa16 <memset>
  HAL_PWR_EnableBkUpAccess();
 8001df2:	f007 ffb7 	bl	8009d64 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_PWR_CLK_ENABLE();
 8001df6:	4a2c      	ldr	r2, [pc, #176]	; (8001ea8 <SystemClock_Config+0xe4>)
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001df8:	4b2c      	ldr	r3, [pc, #176]	; (8001eac <SystemClock_Config+0xe8>)
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dfa:	a807      	add	r0, sp, #28
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dfc:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8001dfe:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001e02:	6411      	str	r1, [r2, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001e04:	2104      	movs	r1, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e06:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001e08:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8001e0c:	9200      	str	r2, [sp, #0]
 8001e0e:	9a00      	ldr	r2, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001e16:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001e18:	22d8      	movs	r2, #216	; 0xd8
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e1a:	681b      	ldr	r3, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e1c:	9608      	str	r6, [sp, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e1e:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e22:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001e26:	9707      	str	r7, [sp, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001e28:	950c      	str	r5, [sp, #48]	; 0x30
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e2a:	9301      	str	r3, [sp, #4]
 8001e2c:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8001e2e:	2306      	movs	r3, #6
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e30:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e32:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001e34:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8001e36:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001e38:	e9cd 610e 	strd	r6, r1, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e3c:	f007 ffd6 	bl	8009dec <HAL_RCC_OscConfig>
 8001e40:	bb78      	cbnz	r0, 8001ea2 <SystemClock_Config+0xde>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001e42:	f007 ff97 	bl	8009d74 <HAL_PWREx_EnableOverDrive>
 8001e46:	4603      	mov	r3, r0
 8001e48:	bb58      	cbnz	r0, 8001ea2 <SystemClock_Config+0xde>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e4a:	210f      	movs	r1, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e4c:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e50:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e56:	9102      	str	r1, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001e58:	a802      	add	r0, sp, #8
 8001e5a:	2107      	movs	r1, #7
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e5c:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001e62:	f008 fa9b 	bl	800a39c <HAL_RCC_ClockConfig>
 8001e66:	4603      	mov	r3, r0
 8001e68:	b9d8      	cbnz	r0, 8001ea2 <SystemClock_Config+0xde>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
 8001e6a:	4f11      	ldr	r7, [pc, #68]	; (8001eb0 <SystemClock_Config+0xec>)
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001e6c:	26c0      	movs	r6, #192	; 0xc0
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8001e6e:	2103      	movs	r1, #3
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8001e70:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e74:	a814      	add	r0, sp, #80	; 0x50
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8001e76:	951e      	str	r5, [sp, #120]	; 0x78
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001e78:	931f      	str	r3, [sp, #124]	; 0x7c
  PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8001e7a:	9330      	str	r3, [sp, #192]	; 0xc0
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
 8001e7c:	9714      	str	r7, [sp, #80]	; 0x50
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001e7e:	9619      	str	r6, [sp, #100]	; 0x64
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8001e80:	911c      	str	r1, [sp, #112]	; 0x70
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8001e82:	9233      	str	r2, [sp, #204]	; 0xcc
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8001e84:	e9cd 441a 	strd	r4, r4, [sp, #104]	; 0x68
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001e88:	e9cd 3326 	strd	r3, r3, [sp, #152]	; 0x98
  PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8001e8c:	e9cd 3328 	strd	r3, r3, [sp, #160]	; 0xa0
  PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 8001e90:	e9cd 332a 	strd	r3, r3, [sp, #168]	; 0xa8
  PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001e94:	e9cd 332d 	strd	r3, r3, [sp, #180]	; 0xb4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e98:	f008 fbe8 	bl	800a66c <HAL_RCCEx_PeriphCLKConfig>
 8001e9c:	b908      	cbnz	r0, 8001ea2 <SystemClock_Config+0xde>
}
 8001e9e:	b039      	add	sp, #228	; 0xe4
 8001ea0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    Error_Handler();
 8001ea2:	f7ff ff87 	bl	8001db4 <Error_Handler>
 8001ea6:	bf00      	nop
 8001ea8:	40023800 	.word	0x40023800
 8001eac:	40007000 	.word	0x40007000
 8001eb0:	0022df80 	.word	0x0022df80

08001eb4 <main>:
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b0dc      	sub	sp, #368	; 0x170
 8001eb8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001ebc:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001ec0:	4bb5      	ldr	r3, [pc, #724]	; (8002198 <main+0x2e4>)
 8001ec2:	2400      	movs	r4, #0
 8001ec4:	f8c3 4250 	str.w	r4, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001ec8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001ecc:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001ed0:	695a      	ldr	r2, [r3, #20]
 8001ed2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001ed6:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001ed8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001edc:	f3bf 8f6f 	isb	sy
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ee0:	4dae      	ldr	r5, [pc, #696]	; (800219c <main+0x2e8>)
  HAL_Init();
 8001ee2:	f003 fad1 	bl	8005488 <HAL_Init>
  SystemClock_Config();
 8001ee6:	f7ff ff6d 	bl	8001dc4 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eea:	9455      	str	r4, [sp, #340]	; 0x154
 8001eec:	9456      	str	r4, [sp, #344]	; 0x158
  HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 8001eee:	f44f 7100 	mov.w	r1, #512	; 0x200
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef2:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 8001ef4:	4622      	mov	r2, r4
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef6:	9458      	str	r4, [sp, #352]	; 0x160
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ef8:	2601      	movs	r6, #1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001efa:	9459      	str	r4, [sp, #356]	; 0x164
  GPIO_InitStruct.Pin = probe1_Pin;
 8001efc:	4689      	mov	r9, r1
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001efe:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f00:	f04f 0802 	mov.w	r8, #2
  HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 8001f04:	48a6      	ldr	r0, [pc, #664]	; (80021a0 <main+0x2ec>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f06:	2703      	movs	r7, #3
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f08:	f043 0310 	orr.w	r3, r3, #16
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f0c:	f8df a2b8 	ldr.w	sl, [pc, #696]	; 80021c8 <main+0x314>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f10:	632b      	str	r3, [r5, #48]	; 0x30
 8001f12:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001f14:	f003 0310 	and.w	r3, r3, #16
 8001f18:	9303      	str	r3, [sp, #12]
 8001f1a:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f1c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001f1e:	f043 0304 	orr.w	r3, r3, #4
 8001f22:	632b      	str	r3, [r5, #48]	; 0x30
 8001f24:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001f26:	f003 0304 	and.w	r3, r3, #4
 8001f2a:	9304      	str	r3, [sp, #16]
 8001f2c:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f2e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001f30:	f043 0320 	orr.w	r3, r3, #32
 8001f34:	632b      	str	r3, [r5, #48]	; 0x30
 8001f36:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001f38:	f003 0320 	and.w	r3, r3, #32
 8001f3c:	9305      	str	r3, [sp, #20]
 8001f3e:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f40:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001f42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f46:	632b      	str	r3, [r5, #48]	; 0x30
 8001f48:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001f4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f4e:	9306      	str	r3, [sp, #24]
 8001f50:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f52:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001f54:	f043 0301 	orr.w	r3, r3, #1
 8001f58:	632b      	str	r3, [r5, #48]	; 0x30
 8001f5a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001f5c:	f003 0301 	and.w	r3, r3, #1
 8001f60:	9307      	str	r3, [sp, #28]
 8001f62:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f64:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001f66:	f043 0302 	orr.w	r3, r3, #2
 8001f6a:	632b      	str	r3, [r5, #48]	; 0x30
 8001f6c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001f6e:	f003 0302 	and.w	r3, r3, #2
 8001f72:	9308      	str	r3, [sp, #32]
 8001f74:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f76:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001f78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f7c:	632b      	str	r3, [r5, #48]	; 0x30
 8001f7e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001f80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f84:	9309      	str	r3, [sp, #36]	; 0x24
 8001f86:	9b09      	ldr	r3, [sp, #36]	; 0x24
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f88:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001f8a:	f043 0308 	orr.w	r3, r3, #8
 8001f8e:	632b      	str	r3, [r5, #48]	; 0x30
 8001f90:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001f92:	f003 0308 	and.w	r3, r3, #8
 8001f96:	930a      	str	r3, [sp, #40]	; 0x28
 8001f98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 8001f9a:	f006 fc07 	bl	80087ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_11|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001f9e:	4622      	mov	r2, r4
 8001fa0:	f644 0181 	movw	r1, #18561	; 0x4881
 8001fa4:	487f      	ldr	r0, [pc, #508]	; (80021a4 <main+0x2f0>)
 8001fa6:	f006 fc01 	bl	80087ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, XBEE_DTR_Pin|GPIO_PIN_12|LP_FILT_Pin|XBEE_RST_Pin
 8001faa:	4622      	mov	r2, r4
 8001fac:	f24d 4101 	movw	r1, #54273	; 0xd401
 8001fb0:	487d      	ldr	r0, [pc, #500]	; (80021a8 <main+0x2f4>)
 8001fb2:	f006 fbfb 	bl	80087ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|LED_D4_Pin
 8001fb6:	4632      	mov	r2, r6
 8001fb8:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 8001fbc:	487b      	ldr	r0, [pc, #492]	; (80021ac <main+0x2f8>)
 8001fbe:	f006 fbf5 	bl	80087ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001fc2:	4622      	mov	r2, r4
 8001fc4:	2144      	movs	r1, #68	; 0x44
 8001fc6:	487a      	ldr	r0, [pc, #488]	; (80021b0 <main+0x2fc>)
 8001fc8:	f006 fbf0 	bl	80087ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(probe2_GPIO_Port, probe2_Pin, GPIO_PIN_RESET);
 8001fcc:	4622      	mov	r2, r4
 8001fce:	4641      	mov	r1, r8
 8001fd0:	4876      	ldr	r0, [pc, #472]	; (80021ac <main+0x2f8>)
 8001fd2:	f006 fbeb 	bl	80087ac <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11
 8001fd6:	f642 138a 	movw	r3, #10634	; 0x298a
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fda:	a955      	add	r1, sp, #340	; 0x154
 8001fdc:	4872      	ldr	r0, [pc, #456]	; (80021a8 <main+0x2f4>)
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11
 8001fde:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe0:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fe2:	9756      	str	r7, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fe4:	f006 f932 	bl	800824c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001fe8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001fec:	a955      	add	r1, sp, #340	; 0x154
 8001fee:	4871      	ldr	r0, [pc, #452]	; (80021b4 <main+0x300>)
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001ff0:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff2:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ff4:	f8cd a158 	str.w	sl, [sp, #344]	; 0x158
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001ff8:	f006 f928 	bl	800824c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001ffc:	f643 433c 	movw	r3, #15420	; 0x3c3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002000:	a955      	add	r1, sp, #340	; 0x154
 8002002:	4867      	ldr	r0, [pc, #412]	; (80021a0 <main+0x2ec>)
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8002004:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002006:	9756      	str	r7, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800200a:	f006 f91f 	bl	800824c <HAL_GPIO_Init>
  HAL_GPIO_Init(probe1_GPIO_Port, &GPIO_InitStruct);
 800200e:	a955      	add	r1, sp, #340	; 0x154
 8002010:	4863      	ldr	r0, [pc, #396]	; (80021a0 <main+0x2ec>)
  GPIO_InitStruct.Pin = probe1_Pin;
 8002012:	f8cd 9154 	str.w	r9, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002016:	9656      	str	r6, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002018:	9657      	str	r6, [sp, #348]	; 0x15c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800201a:	f8cd 8160 	str.w	r8, [sp, #352]	; 0x160
  HAL_GPIO_Init(probe1_GPIO_Port, &GPIO_InitStruct);
 800201e:	f006 f915 	bl	800824c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9;
 8002022:	f240 3301 	movw	r3, #769	; 0x301
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002026:	a955      	add	r1, sp, #340	; 0x154
 8002028:	4862      	ldr	r0, [pc, #392]	; (80021b4 <main+0x300>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9;
 800202a:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800202c:	9756      	str	r7, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202e:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002030:	f006 f90c 	bl	800824c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_11|LD3_Pin|LD2_Pin;
 8002034:	f644 0381 	movw	r3, #18561	; 0x4881
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002038:	a955      	add	r1, sp, #340	; 0x154
 800203a:	485a      	ldr	r0, [pc, #360]	; (80021a4 <main+0x2f0>)
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_11|LD3_Pin|LD2_Pin;
 800203c:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800203e:	9656      	str	r6, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002040:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002042:	9458      	str	r4, [sp, #352]	; 0x160
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002044:	f006 f902 	bl	800824c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 8002048:	2322      	movs	r3, #34	; 0x22
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800204a:	a955      	add	r1, sp, #340	; 0x154
 800204c:	4855      	ldr	r0, [pc, #340]	; (80021a4 <main+0x2f0>)
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800204e:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002050:	9756      	str	r7, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002052:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002054:	f006 f8fa 	bl	800824c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8002058:	f24d 433b 	movw	r3, #54331	; 0xd43b
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800205c:	a955      	add	r1, sp, #340	; 0x154
 800205e:	4854      	ldr	r0, [pc, #336]	; (80021b0 <main+0x2fc>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8002060:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002062:	9756      	str	r7, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002064:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002066:	f006 f8f1 	bl	800824c <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800206a:	a955      	add	r1, sp, #340	; 0x154
 800206c:	484e      	ldr	r0, [pc, #312]	; (80021a8 <main+0x2f4>)
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800206e:	f8cd 9154 	str.w	r9, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002072:	f8cd a158 	str.w	sl, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002076:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002078:	f006 f8e8 	bl	800824c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = XBEE_DTR_Pin|GPIO_PIN_12|LP_FILT_Pin|XBEE_RST_Pin
 800207c:	f24d 4301 	movw	r3, #54273	; 0xd401
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002080:	a955      	add	r1, sp, #340	; 0x154
 8002082:	4849      	ldr	r0, [pc, #292]	; (80021a8 <main+0x2f4>)
  GPIO_InitStruct.Pin = XBEE_DTR_Pin|GPIO_PIN_12|LP_FILT_Pin|XBEE_RST_Pin
 8002084:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002086:	9656      	str	r6, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002088:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800208a:	9458      	str	r4, [sp, #352]	; 0x160
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800208c:	f006 f8de 	bl	800824c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_7;
 8002090:	f240 4385 	movw	r3, #1157	; 0x485
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002094:	a955      	add	r1, sp, #340	; 0x154
 8002096:	4845      	ldr	r0, [pc, #276]	; (80021ac <main+0x2f8>)
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_7;
 8002098:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800209a:	9756      	str	r7, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209c:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800209e:	f006 f8d5 	bl	800824c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|LED_D4_Pin
 80020a2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020a6:	a955      	add	r1, sp, #340	; 0x154
 80020a8:	4840      	ldr	r0, [pc, #256]	; (80021ac <main+0x2f8>)
  GPIO_InitStruct.Pin = LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|LED_D4_Pin
 80020aa:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ac:	9656      	str	r6, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ae:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b0:	9458      	str	r4, [sp, #352]	; 0x160
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020b2:	f006 f8cb 	bl	800824c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CS_PGA_Pin|USB_PowerSwitchOn_Pin;
 80020b6:	2344      	movs	r3, #68	; 0x44
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80020b8:	a955      	add	r1, sp, #340	; 0x154
 80020ba:	483d      	ldr	r0, [pc, #244]	; (80021b0 <main+0x2fc>)
  GPIO_InitStruct.Pin = CS_PGA_Pin|USB_PowerSwitchOn_Pin;
 80020bc:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020be:	9656      	str	r6, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c0:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c2:	9458      	str	r4, [sp, #352]	; 0x160
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80020c4:	f006 f8c2 	bl	800824c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80020c8:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80020ca:	a955      	add	r1, sp, #340	; 0x154
 80020cc:	4838      	ldr	r0, [pc, #224]	; (80021b0 <main+0x2fc>)
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80020ce:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020d0:	9456      	str	r4, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d2:	9457      	str	r4, [sp, #348]	; 0x15c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80020d4:	f006 f8ba 	bl	800824c <HAL_GPIO_Init>
  HAL_GPIO_Init(probe2_GPIO_Port, &GPIO_InitStruct);
 80020d8:	a955      	add	r1, sp, #340	; 0x154
 80020da:	4834      	ldr	r0, [pc, #208]	; (80021ac <main+0x2f8>)
  GPIO_InitStruct.Pin = probe2_Pin;
 80020dc:	f8cd 8154 	str.w	r8, [sp, #340]	; 0x154
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020e0:	9656      	str	r6, [sp, #344]	; 0x158
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020e2:	9657      	str	r6, [sp, #348]	; 0x15c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020e4:	f8cd 8160 	str.w	r8, [sp, #352]	; 0x160
  HAL_GPIO_Init(probe2_GPIO_Port, &GPIO_InitStruct);
 80020e8:	f006 f8b0 	bl	800824c <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020ec:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80020ee:	4622      	mov	r2, r4
 80020f0:	4621      	mov	r1, r4
 80020f2:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80020f8:	632b      	str	r3, [r5, #48]	; 0x30
 80020fa:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80020fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002100:	9301      	str	r3, [sp, #4]
 8002102:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002104:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002106:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800210a:	632b      	str	r3, [r5, #48]	; 0x30
 800210c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800210e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002112:	9302      	str	r3, [sp, #8]
 8002114:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002116:	f003 fe35 	bl	8005d84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800211a:	200b      	movs	r0, #11
 800211c:	f003 fe78 	bl	8005e10 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 6, 0);
 8002120:	4622      	mov	r2, r4
 8002122:	2106      	movs	r1, #6
 8002124:	200c      	movs	r0, #12
 8002126:	f003 fe2d 	bl	8005d84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800212a:	200c      	movs	r0, #12
 800212c:	f003 fe70 	bl	8005e10 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 6, 0);
 8002130:	4622      	mov	r2, r4
 8002132:	2106      	movs	r1, #6
 8002134:	2010      	movs	r0, #16
 8002136:	f003 fe25 	bl	8005d84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800213a:	2010      	movs	r0, #16
 800213c:	f003 fe68 	bl	8005e10 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8002140:	4622      	mov	r2, r4
 8002142:	4621      	mov	r1, r4
 8002144:	202f      	movs	r0, #47	; 0x2f
 8002146:	f003 fe1d 	bl	8005d84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 800214a:	202f      	movs	r0, #47	; 0x2f
 800214c:	f003 fe60 	bl	8005e10 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 6, 0);
 8002150:	4622      	mov	r2, r4
 8002152:	2106      	movs	r1, #6
 8002154:	2039      	movs	r0, #57	; 0x39
 8002156:	f003 fe15 	bl	8005d84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800215a:	2039      	movs	r0, #57	; 0x39
 800215c:	f003 fe58 	bl	8005e10 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 2, 0);
 8002160:	4622      	mov	r2, r4
 8002162:	4641      	mov	r1, r8
 8002164:	203c      	movs	r0, #60	; 0x3c
 8002166:	f003 fe0d 	bl	8005d84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 800216a:	203c      	movs	r0, #60	; 0x3c
 800216c:	f003 fe50 	bl	8005e10 <HAL_NVIC_EnableIRQ>
  hmdios.Instance = MDIOS;
 8002170:	4b11      	ldr	r3, [pc, #68]	; (80021b8 <main+0x304>)
 8002172:	4a12      	ldr	r2, [pc, #72]	; (80021bc <main+0x308>)
  if (HAL_MDIOS_Init(&hmdios) != HAL_OK)
 8002174:	4618      	mov	r0, r3
  hmdios.Instance = MDIOS;
 8002176:	601a      	str	r2, [r3, #0]
  hmdios.Init.PreambleCheck = MDIOS_PREAMBLE_CHECK_ENABLE;
 8002178:	e9c3 4401 	strd	r4, r4, [r3, #4]
  if (HAL_MDIOS_Init(&hmdios) != HAL_OK)
 800217c:	f006 ffba 	bl	80090f4 <HAL_MDIOS_Init>
 8002180:	2800      	cmp	r0, #0
 8002182:	f040 8490 	bne.w	8002aa6 <main+0xbf2>
 8002186:	4603      	mov	r3, r0
  huart2.Instance = USART2;
 8002188:	4c0d      	ldr	r4, [pc, #52]	; (80021c0 <main+0x30c>)
  huart2.Init.BaudRate = 115200;
 800218a:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart2.Instance = USART2;
 800218e:	490d      	ldr	r1, [pc, #52]	; (80021c4 <main+0x310>)
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002190:	250c      	movs	r5, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002192:	60a0      	str	r0, [r4, #8]
 8002194:	e01a      	b.n	80021cc <main+0x318>
 8002196:	bf00      	nop
 8002198:	e000ed00 	.word	0xe000ed00
 800219c:	40023800 	.word	0x40023800
 80021a0:	40021400 	.word	0x40021400
 80021a4:	40020400 	.word	0x40020400
 80021a8:	40021000 	.word	0x40021000
 80021ac:	40020c00 	.word	0x40020c00
 80021b0:	40021800 	.word	0x40021800
 80021b4:	40020800 	.word	0x40020800
 80021b8:	20022e14 	.word	0x20022e14
 80021bc:	40017800 	.word	0x40017800
 80021c0:	200230dc 	.word	0x200230dc
 80021c4:	40004400 	.word	0x40004400
 80021c8:	10110000 	.word	0x10110000
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80021cc:	4620      	mov	r0, r4
  huart2.Init.Mode = UART_MODE_TX_RX;
 80021ce:	6165      	str	r5, [r4, #20]
  huart2.Init.BaudRate = 115200;
 80021d0:	e9c4 1200 	strd	r1, r2, [r4]
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80021d4:	461a      	mov	r2, r3
 80021d6:	4619      	mov	r1, r3
  huart2.Init.Parity = UART_PARITY_NONE;
 80021d8:	e9c4 3303 	strd	r3, r3, [r4, #12]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021dc:	e9c4 3306 	strd	r3, r3, [r4, #24]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021e0:	e9c4 3308 	strd	r3, r3, [r4, #32]
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80021e4:	f00c fe56 	bl	800ee94 <HAL_RS485Ex_Init>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2800      	cmp	r0, #0
 80021ec:	f040 845b 	bne.w	8002aa6 <main+0xbf2>
  hadc1.Instance = ADC1;
 80021f0:	4caf      	ldr	r4, [pc, #700]	; (80024b0 <main+0x5fc>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80021f2:	f44f 3580 	mov.w	r5, #65536	; 0x10000
  hadc1.Instance = ADC1;
 80021f6:	49af      	ldr	r1, [pc, #700]	; (80024b4 <main+0x600>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80021f8:	4aaf      	ldr	r2, [pc, #700]	; (80024b8 <main+0x604>)
  ADC_MultiModeTypeDef multimode = {0};
 80021fa:	9022      	str	r0, [sp, #136]	; 0x88
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80021fc:	4620      	mov	r0, r4
  ADC_ChannelConfTypeDef sConfig = {0};
 80021fe:	9345      	str	r3, [sp, #276]	; 0x114
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002200:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002202:	6123      	str	r3, [r4, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002204:	61a6      	str	r6, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002206:	f884 3020 	strb.w	r3, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800220a:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800220c:	60e3      	str	r3, [r4, #12]
  hadc1.Init.NbrOfConversion = 1;
 800220e:	61e6      	str	r6, [r4, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002210:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002214:	6163      	str	r3, [r4, #20]
  hadc1.Instance = ADC1;
 8002216:	6021      	str	r1, [r4, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002218:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800221a:	6065      	str	r5, [r4, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 800221c:	9346      	str	r3, [sp, #280]	; 0x118
 800221e:	9347      	str	r3, [sp, #284]	; 0x11c
 8002220:	9348      	str	r3, [sp, #288]	; 0x120
  ADC_MultiModeTypeDef multimode = {0};
 8002222:	e9cd 3323 	strd	r3, r3, [sp, #140]	; 0x8c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002226:	f003 f965 	bl	80054f4 <HAL_ADC_Init>
 800222a:	2800      	cmp	r0, #0
 800222c:	f040 843b 	bne.w	8002aa6 <main+0xbf2>
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_2;
 8002230:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  multimode.Mode = ADC_TRIPLEMODE_INTERL;
 8002234:	2217      	movs	r2, #23
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_5CYCLES;
 8002236:	9024      	str	r0, [sp, #144]	; 0x90
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002238:	a922      	add	r1, sp, #136	; 0x88
 800223a:	4620      	mov	r0, r4
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_2;
 800223c:	9323      	str	r3, [sp, #140]	; 0x8c
  multimode.Mode = ADC_TRIPLEMODE_INTERL;
 800223e:	9222      	str	r2, [sp, #136]	; 0x88
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002240:	f003 fd22 	bl	8005c88 <HAL_ADCEx_MultiModeConfigChannel>
 8002244:	4603      	mov	r3, r0
 8002246:	2800      	cmp	r0, #0
 8002248:	f040 842d 	bne.w	8002aa6 <main+0xbf2>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800224c:	4620      	mov	r0, r4
 800224e:	a945      	add	r1, sp, #276	; 0x114
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002250:	9347      	str	r3, [sp, #284]	; 0x11c
  sConfig.Channel = ADC_CHANNEL_3;
 8002252:	9745      	str	r7, [sp, #276]	; 0x114
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002254:	9646      	str	r6, [sp, #280]	; 0x118
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002256:	f003 fc2b 	bl	8005ab0 <HAL_ADC_ConfigChannel>
 800225a:	4603      	mov	r3, r0
 800225c:	2800      	cmp	r0, #0
 800225e:	f040 8422 	bne.w	8002aa6 <main+0xbf2>
  hadc2.Instance = ADC2;
 8002262:	4c96      	ldr	r4, [pc, #600]	; (80024bc <main+0x608>)
 8002264:	4a96      	ldr	r2, [pc, #600]	; (80024c0 <main+0x60c>)
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002266:	4620      	mov	r0, r4
  ADC_ChannelConfTypeDef sConfig = {0};
 8002268:	9341      	str	r3, [sp, #260]	; 0x104
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800226a:	6123      	str	r3, [r4, #16]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800226c:	f884 3020 	strb.w	r3, [r4, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002270:	60e3      	str	r3, [r4, #12]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8002272:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002276:	6163      	str	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002278:	9342      	str	r3, [sp, #264]	; 0x108
 800227a:	9343      	str	r3, [sp, #268]	; 0x10c
 800227c:	9344      	str	r3, [sp, #272]	; 0x110
  hadc2.Init.ContinuousConvMode = ENABLE;
 800227e:	61a6      	str	r6, [r4, #24]
  hadc2.Init.NbrOfConversion = 1;
 8002280:	61e6      	str	r6, [r4, #28]
  hadc2.Instance = ADC2;
 8002282:	6022      	str	r2, [r4, #0]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002284:	e9c4 5301 	strd	r5, r3, [r4, #4]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002288:	f003 f934 	bl	80054f4 <HAL_ADC_Init>
 800228c:	4603      	mov	r3, r0
 800228e:	2800      	cmp	r0, #0
 8002290:	f040 8409 	bne.w	8002aa6 <main+0xbf2>
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002294:	4620      	mov	r0, r4
 8002296:	a941      	add	r1, sp, #260	; 0x104
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002298:	9343      	str	r3, [sp, #268]	; 0x10c
  sConfig.Channel = ADC_CHANNEL_3;
 800229a:	9741      	str	r7, [sp, #260]	; 0x104
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800229c:	9642      	str	r6, [sp, #264]	; 0x108
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800229e:	f003 fc07 	bl	8005ab0 <HAL_ADC_ConfigChannel>
 80022a2:	4603      	mov	r3, r0
 80022a4:	2800      	cmp	r0, #0
 80022a6:	f040 83fe 	bne.w	8002aa6 <main+0xbf2>
  hadc3.Instance = ADC3;
 80022aa:	4c86      	ldr	r4, [pc, #536]	; (80024c4 <main+0x610>)
 80022ac:	4a86      	ldr	r2, [pc, #536]	; (80024c8 <main+0x614>)
  ADC_ChannelConfTypeDef sConfig = {0};
 80022ae:	903d      	str	r0, [sp, #244]	; 0xf4
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80022b0:	4620      	mov	r0, r4
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80022b2:	6123      	str	r3, [r4, #16]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80022b4:	f884 3020 	strb.w	r3, [r4, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80022b8:	60e3      	str	r3, [r4, #12]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80022ba:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80022be:	6163      	str	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80022c0:	9340      	str	r3, [sp, #256]	; 0x100
  hadc3.Init.ContinuousConvMode = ENABLE;
 80022c2:	61a6      	str	r6, [r4, #24]
  hadc3.Init.NbrOfConversion = 1;
 80022c4:	61e6      	str	r6, [r4, #28]
  hadc3.Instance = ADC3;
 80022c6:	6022      	str	r2, [r4, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80022c8:	e9c4 5301 	strd	r5, r3, [r4, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 80022cc:	e9cd 333e 	strd	r3, r3, [sp, #248]	; 0xf8
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80022d0:	f003 f910 	bl	80054f4 <HAL_ADC_Init>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2800      	cmp	r0, #0
 80022d8:	f040 83e5 	bne.w	8002aa6 <main+0xbf2>
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80022dc:	4620      	mov	r0, r4
 80022de:	a93d      	add	r1, sp, #244	; 0xf4
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80022e0:	933f      	str	r3, [sp, #252]	; 0xfc
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80022e2:	e9cd 763d 	strd	r7, r6, [sp, #244]	; 0xf4
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80022e6:	f003 fbe3 	bl	8005ab0 <HAL_ADC_ConfigChannel>
 80022ea:	2800      	cmp	r0, #0
 80022ec:	f040 83db 	bne.w	8002aa6 <main+0xbf2>
  hrng.Instance = RNG;
 80022f0:	4b76      	ldr	r3, [pc, #472]	; (80024cc <main+0x618>)
 80022f2:	4a77      	ldr	r2, [pc, #476]	; (80024d0 <main+0x61c>)
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80022f4:	4618      	mov	r0, r3
  hrng.Instance = RNG;
 80022f6:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80022f8:	f008 fe98 	bl	800b02c <HAL_RNG_Init>
 80022fc:	2800      	cmp	r0, #0
 80022fe:	f040 83d2 	bne.w	8002aa6 <main+0xbf2>
  htim6.Instance = TIM6;
 8002302:	4c74      	ldr	r4, [pc, #464]	; (80024d4 <main+0x620>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002304:	2300      	movs	r3, #0
  htim6.Instance = TIM6;
 8002306:	4a74      	ldr	r2, [pc, #464]	; (80024d8 <main+0x624>)
  htim6.Init.Prescaler = 10800;
 8002308:	f642 2730 	movw	r7, #10800	; 0x2a30
  htim6.Init.Period = 10000;
 800230c:	f242 7510 	movw	r5, #10000	; 0x2710
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002310:	2680      	movs	r6, #128	; 0x80
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002312:	4620      	mov	r0, r4
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002314:	60a3      	str	r3, [r4, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002316:	9321      	str	r3, [sp, #132]	; 0x84
  htim6.Init.Period = 10000;
 8002318:	60e5      	str	r5, [r4, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800231a:	61a6      	str	r6, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800231c:	e9cd 331f 	strd	r3, r3, [sp, #124]	; 0x7c
  htim6.Init.Prescaler = 10800;
 8002320:	e9c4 2700 	strd	r2, r7, [r4]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002324:	f00a fabe 	bl	800c8a4 <HAL_TIM_Base_Init>
 8002328:	4603      	mov	r3, r0
 800232a:	2800      	cmp	r0, #0
 800232c:	f040 83bb 	bne.w	8002aa6 <main+0xbf2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8002330:	2210      	movs	r2, #16
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002332:	a91f      	add	r1, sp, #124	; 0x7c
 8002334:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002336:	9321      	str	r3, [sp, #132]	; 0x84
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8002338:	921f      	str	r2, [sp, #124]	; 0x7c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800233a:	f00b fd81 	bl	800de40 <HAL_TIMEx_MasterConfigSynchronization>
 800233e:	4603      	mov	r3, r0
 8002340:	2800      	cmp	r0, #0
 8002342:	f040 83b0 	bne.w	8002aa6 <main+0xbf2>
  htim3.Instance = TIM3;
 8002346:	4c65      	ldr	r4, [pc, #404]	; (80024dc <main+0x628>)
 8002348:	4a65      	ldr	r2, [pc, #404]	; (80024e0 <main+0x62c>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800234a:	9039      	str	r0, [sp, #228]	; 0xe4
  TIM_OC_InitTypeDef sConfigOC = {0};
 800234c:	9055      	str	r0, [sp, #340]	; 0x154
 800234e:	9056      	str	r0, [sp, #344]	; 0x158
 8002350:	9057      	str	r0, [sp, #348]	; 0x15c
 8002352:	9058      	str	r0, [sp, #352]	; 0x160
 8002354:	9059      	str	r0, [sp, #356]	; 0x164
 8002356:	905a      	str	r0, [sp, #360]	; 0x168
 8002358:	905b      	str	r0, [sp, #364]	; 0x16c
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800235a:	4620      	mov	r0, r4
  htim3.Init.Prescaler = 10800;
 800235c:	6067      	str	r7, [r4, #4]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800235e:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002360:	61a6      	str	r6, [r4, #24]
  htim3.Instance = TIM3;
 8002362:	6022      	str	r2, [r4, #0]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002364:	933c      	str	r3, [sp, #240]	; 0xf0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002366:	931e      	str	r3, [sp, #120]	; 0x78
  htim3.Init.Period = 10000;
 8002368:	e9c4 3502 	strd	r3, r5, [r4, #8]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800236c:	e9cd 333a 	strd	r3, r3, [sp, #232]	; 0xe8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002370:	e9cd 331c 	strd	r3, r3, [sp, #112]	; 0x70
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002374:	f00a fa96 	bl	800c8a4 <HAL_TIM_Base_Init>
 8002378:	2800      	cmp	r0, #0
 800237a:	f040 8394 	bne.w	8002aa6 <main+0xbf2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800237e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002382:	a939      	add	r1, sp, #228	; 0xe4
 8002384:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002386:	9339      	str	r3, [sp, #228]	; 0xe4
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002388:	f009 fd9e 	bl	800bec8 <HAL_TIM_ConfigClockSource>
 800238c:	2800      	cmp	r0, #0
 800238e:	f040 838a 	bne.w	8002aa6 <main+0xbf2>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002392:	4620      	mov	r0, r4
 8002394:	f00a fc02 	bl	800cb9c <HAL_TIM_PWM_Init>
 8002398:	2800      	cmp	r0, #0
 800239a:	f040 8384 	bne.w	8002aa6 <main+0xbf2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800239e:	901c      	str	r0, [sp, #112]	; 0x70
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80023a0:	a91c      	add	r1, sp, #112	; 0x70
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023a2:	901e      	str	r0, [sp, #120]	; 0x78
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80023a4:	4620      	mov	r0, r4
 80023a6:	f00b fd4b 	bl	800de40 <HAL_TIMEx_MasterConfigSynchronization>
 80023aa:	2800      	cmp	r0, #0
 80023ac:	f040 837b 	bne.w	8002aa6 <main+0xbf2>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023b0:	2560      	movs	r5, #96	; 0x60
  sConfigOC.Pulse = 10;
 80023b2:	230a      	movs	r3, #10
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023b4:	9057      	str	r0, [sp, #348]	; 0x15c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80023b6:	2204      	movs	r2, #4
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023b8:	9059      	str	r0, [sp, #356]	; 0x164
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80023ba:	a955      	add	r1, sp, #340	; 0x154
 80023bc:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023be:	9555      	str	r5, [sp, #340]	; 0x154
  sConfigOC.Pulse = 10;
 80023c0:	9356      	str	r3, [sp, #344]	; 0x158
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80023c2:	f00a ff4d 	bl	800d260 <HAL_TIM_PWM_ConfigChannel>
 80023c6:	4605      	mov	r5, r0
 80023c8:	2800      	cmp	r0, #0
 80023ca:	f040 836c 	bne.w	8002aa6 <main+0xbf2>
  HAL_TIM_MspPostInit(&htim3);
 80023ce:	4620      	mov	r0, r4
  htim7.Instance = TIM7;
 80023d0:	4c44      	ldr	r4, [pc, #272]	; (80024e4 <main+0x630>)
  HAL_TIM_MspPostInit(&htim3);
 80023d2:	f001 fecb 	bl	800416c <HAL_TIM_MspPostInit>
  htim7.Init.Period = 9600;
 80023d6:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  htim7.Instance = TIM7;
 80023da:	4a43      	ldr	r2, [pc, #268]	; (80024e8 <main+0x634>)
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80023dc:	4620      	mov	r0, r4
  htim7.Init.Period = 9600;
 80023de:	60e3      	str	r3, [r4, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023e0:	61a6      	str	r6, [r4, #24]
  htim7.Instance = TIM7;
 80023e2:	6022      	str	r2, [r4, #0]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023e4:	951b      	str	r5, [sp, #108]	; 0x6c
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023e6:	e9c4 5501 	strd	r5, r5, [r4, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023ea:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80023ee:	f00a fa59 	bl	800c8a4 <HAL_TIM_Base_Init>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2800      	cmp	r0, #0
 80023f6:	f040 8356 	bne.w	8002aa6 <main+0xbf2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80023fa:	2220      	movs	r2, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80023fc:	4620      	mov	r0, r4
 80023fe:	a919      	add	r1, sp, #100	; 0x64
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002400:	931b      	str	r3, [sp, #108]	; 0x6c
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002402:	9219      	str	r2, [sp, #100]	; 0x64
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002404:	f00b fd1c 	bl	800de40 <HAL_TIMEx_MasterConfigSynchronization>
 8002408:	4603      	mov	r3, r0
 800240a:	2800      	cmp	r0, #0
 800240c:	f040 834b 	bne.w	8002aa6 <main+0xbf2>
  htim1.Instance = TIM1;
 8002410:	4a36      	ldr	r2, [pc, #216]	; (80024ec <main+0x638>)
  htim1.Init.Period = 65535;
 8002412:	f64f 71ff 	movw	r1, #65535	; 0xffff
  htim1.Instance = TIM1;
 8002416:	4836      	ldr	r0, [pc, #216]	; (80024f0 <main+0x63c>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002418:	9335      	str	r3, [sp, #212]	; 0xd4
  htim1.Instance = TIM1;
 800241a:	6010      	str	r0, [r2, #0]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800241c:	4610      	mov	r0, r2
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800241e:	6193      	str	r3, [r2, #24]
  htim1.Init.Period = 65535;
 8002420:	60d1      	str	r1, [r2, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002422:	9338      	str	r3, [sp, #224]	; 0xe0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002424:	9318      	str	r3, [sp, #96]	; 0x60
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002426:	e9c2 3301 	strd	r3, r3, [r2, #4]
  htim1.Init.RepetitionCounter = 0;
 800242a:	e9c2 3304 	strd	r3, r3, [r2, #16]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800242e:	e9cd 3336 	strd	r3, r3, [sp, #216]	; 0xd8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002432:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002436:	f00a fa35 	bl	800c8a4 <HAL_TIM_Base_Init>
 800243a:	2800      	cmp	r0, #0
 800243c:	f040 8333 	bne.w	8002aa6 <main+0xbf2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002440:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002444:	a935      	add	r1, sp, #212	; 0xd4
 8002446:	4829      	ldr	r0, [pc, #164]	; (80024ec <main+0x638>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002448:	9735      	str	r7, [sp, #212]	; 0xd4
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800244a:	f009 fd3d 	bl	800bec8 <HAL_TIM_ConfigClockSource>
 800244e:	2800      	cmp	r0, #0
 8002450:	f040 8329 	bne.w	8002aa6 <main+0xbf2>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002454:	9018      	str	r0, [sp, #96]	; 0x60
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002456:	a916      	add	r1, sp, #88	; 0x58
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002458:	e9cd 0016 	strd	r0, r0, [sp, #88]	; 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800245c:	4823      	ldr	r0, [pc, #140]	; (80024ec <main+0x638>)
 800245e:	f00b fcef 	bl	800de40 <HAL_TIMEx_MasterConfigSynchronization>
 8002462:	4602      	mov	r2, r0
 8002464:	2800      	cmp	r0, #0
 8002466:	f040 831e 	bne.w	8002aa6 <main+0xbf2>
  hcrc.Instance = CRC;
 800246a:	4b22      	ldr	r3, [pc, #136]	; (80024f4 <main+0x640>)
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800246c:	2501      	movs	r5, #1
  hcrc.Instance = CRC;
 800246e:	4922      	ldr	r1, [pc, #136]	; (80024f8 <main+0x644>)
 8002470:	8098      	strh	r0, [r3, #4]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8002472:	4618      	mov	r0, r3
  hcrc.Instance = CRC;
 8002474:	6019      	str	r1, [r3, #0]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8002476:	621d      	str	r5, [r3, #32]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8002478:	e9c3 2205 	strd	r2, r2, [r3, #20]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800247c:	f003 fcf6 	bl	8005e6c <HAL_CRC_Init>
 8002480:	4603      	mov	r3, r0
 8002482:	2800      	cmp	r0, #0
 8002484:	f040 830f 	bne.w	8002aa6 <main+0xbf2>
  htim2.Instance = TIM2;
 8002488:	4c1c      	ldr	r4, [pc, #112]	; (80024fc <main+0x648>)
 800248a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Init.Period = 4000000000;
 800248e:	4a1c      	ldr	r2, [pc, #112]	; (8002500 <main+0x64c>)
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002490:	ae49      	add	r6, sp, #292	; 0x124
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002492:	902d      	str	r0, [sp, #180]	; 0xb4
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002494:	9049      	str	r0, [sp, #292]	; 0x124
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002496:	4620      	mov	r0, r4
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002498:	9331      	str	r3, [sp, #196]	; 0xc4
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800249a:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800249c:	61a3      	str	r3, [r4, #24]
  htim2.Instance = TIM2;
 800249e:	6021      	str	r1, [r4, #0]
  htim2.Init.Period = 4000000000;
 80024a0:	60e2      	str	r2, [r4, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024a2:	9330      	str	r3, [sp, #192]	; 0xc0
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80024a4:	934a      	str	r3, [sp, #296]	; 0x128
 80024a6:	934b      	str	r3, [sp, #300]	; 0x12c
 80024a8:	934c      	str	r3, [sp, #304]	; 0x130
 80024aa:	934d      	str	r3, [sp, #308]	; 0x134
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024ac:	9315      	str	r3, [sp, #84]	; 0x54
 80024ae:	e029      	b.n	8002504 <main+0x650>
 80024b0:	20022d84 	.word	0x20022d84
 80024b4:	40012000 	.word	0x40012000
 80024b8:	0f000001 	.word	0x0f000001
 80024bc:	20022a40 	.word	0x20022a40
 80024c0:	40012100 	.word	0x40012100
 80024c4:	20022dcc 	.word	0x20022dcc
 80024c8:	40012200 	.word	0x40012200
 80024cc:	20022f88 	.word	0x20022f88
 80024d0:	50060800 	.word	0x50060800
 80024d4:	20022f04 	.word	0x20022f04
 80024d8:	40001000 	.word	0x40001000
 80024dc:	20022c00 	.word	0x20022c00
 80024e0:	40000400 	.word	0x40000400
 80024e4:	200231fc 	.word	0x200231fc
 80024e8:	40001400 	.word	0x40001400
 80024ec:	20022f44 	.word	0x20022f44
 80024f0:	40010000 	.word	0x40010000
 80024f4:	20022ae8 	.word	0x20022ae8
 80024f8:	40023000 	.word	0x40023000
 80024fc:	2002309c 	.word	0x2002309c
 8002500:	ee6b2800 	.word	0xee6b2800
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002504:	9334      	str	r3, [sp, #208]	; 0xd0
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002506:	e9c4 3301 	strd	r3, r3, [r4, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800250a:	e9cd 332e 	strd	r3, r3, [sp, #184]	; 0xb8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800250e:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002512:	e9cd 3332 	strd	r3, r3, [sp, #200]	; 0xc8
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002516:	f00a f9c5 	bl	800c8a4 <HAL_TIM_Base_Init>
 800251a:	2800      	cmp	r0, #0
 800251c:	f040 82c3 	bne.w	8002aa6 <main+0xbf2>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002520:	a92d      	add	r1, sp, #180	; 0xb4
 8002522:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002524:	972d      	str	r7, [sp, #180]	; 0xb4
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002526:	f009 fccf 	bl	800bec8 <HAL_TIM_ConfigClockSource>
 800252a:	2800      	cmp	r0, #0
 800252c:	f040 82bb 	bne.w	8002aa6 <main+0xbf2>
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002530:	4620      	mov	r0, r4
 8002532:	f00a fbf1 	bl	800cd18 <HAL_TIM_IC_Init>
 8002536:	2800      	cmp	r0, #0
 8002538:	f040 82b5 	bne.w	8002aa6 <main+0xbf2>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800253c:	2704      	movs	r7, #4
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800253e:	2350      	movs	r3, #80	; 0x50
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002540:	904b      	str	r0, [sp, #300]	; 0x12c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8002542:	4631      	mov	r1, r6
  sSlaveConfig.TriggerFilter = 0;
 8002544:	904d      	str	r0, [sp, #308]	; 0x134
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8002546:	4620      	mov	r0, r4
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002548:	9749      	str	r7, [sp, #292]	; 0x124
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800254a:	934a      	str	r3, [sp, #296]	; 0x128
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800254c:	f009 ff8c 	bl	800c468 <HAL_TIM_SlaveConfigSynchro>
 8002550:	2800      	cmp	r0, #0
 8002552:	f040 82a8 	bne.w	8002aa6 <main+0xbf2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002556:	9013      	str	r0, [sp, #76]	; 0x4c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002558:	a913      	add	r1, sp, #76	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800255a:	9015      	str	r0, [sp, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800255c:	4620      	mov	r0, r4
 800255e:	f00b fc6f 	bl	800de40 <HAL_TIMEx_MasterConfigSynchronization>
 8002562:	4603      	mov	r3, r0
 8002564:	2800      	cmp	r0, #0
 8002566:	f040 829e 	bne.w	8002aa6 <main+0xbf2>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800256a:	4602      	mov	r2, r0
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800256c:	9031      	str	r0, [sp, #196]	; 0xc4
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800256e:	a931      	add	r1, sp, #196	; 0xc4
 8002570:	4620      	mov	r0, r4
  sConfigIC.ICFilter = 0;
 8002572:	9334      	str	r3, [sp, #208]	; 0xd0
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002574:	e9cd 5332 	strd	r5, r3, [sp, #200]	; 0xc8
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002578:	f00b f89c 	bl	800d6b4 <HAL_TIM_IC_ConfigChannel>
 800257c:	2800      	cmp	r0, #0
 800257e:	f040 8292 	bne.w	8002aa6 <main+0xbf2>
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002582:	2302      	movs	r3, #2
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002584:	463a      	mov	r2, r7
 8002586:	4620      	mov	r0, r4
 8002588:	a931      	add	r1, sp, #196	; 0xc4
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800258a:	9332      	str	r3, [sp, #200]	; 0xc8
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800258c:	f00b f892 	bl	800d6b4 <HAL_TIM_IC_ConfigChannel>
 8002590:	2800      	cmp	r0, #0
 8002592:	f040 8288 	bne.w	8002aa6 <main+0xbf2>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8002596:	a931      	add	r1, sp, #196	; 0xc4
 8002598:	2208      	movs	r2, #8
 800259a:	4620      	mov	r0, r4
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800259c:	9532      	str	r5, [sp, #200]	; 0xc8
 800259e:	46a9      	mov	r9, r5
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80025a0:	f00b f888 	bl	800d6b4 <HAL_TIM_IC_ConfigChannel>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2800      	cmp	r0, #0
 80025a8:	f040 827d 	bne.w	8002aa6 <main+0xbf2>
  huart6.Instance = USART6;
 80025ac:	4cc4      	ldr	r4, [pc, #784]	; (80028c0 <main+0xa0c>)
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 80025ae:	2130      	movs	r1, #48	; 0x30
  huart6.Instance = USART6;
 80025b0:	48c4      	ldr	r0, [pc, #784]	; (80028c4 <main+0xa10>)
  huart6.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80025b2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  huart6.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80025b6:	f44f 5c00 	mov.w	ip, #8192	; 0x2000
  huart6.Init.BaudRate = 9600;
 80025ba:	f44f 5716 	mov.w	r7, #9600	; 0x2580
  huart6.Init.Mode = UART_MODE_TX_RX;
 80025be:	250c      	movs	r5, #12
  huart6.Instance = USART6;
 80025c0:	6020      	str	r0, [r4, #0]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 80025c2:	6261      	str	r1, [r4, #36]	; 0x24
  if (HAL_RS485Ex_Init(&huart6, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80025c4:	4620      	mov	r0, r4
  huart6.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80025c6:	63a2      	str	r2, [r4, #56]	; 0x38
  if (HAL_RS485Ex_Init(&huart6, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80025c8:	4619      	mov	r1, r3
 80025ca:	461a      	mov	r2, r3
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80025cc:	60a3      	str	r3, [r4, #8]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025ce:	6223      	str	r3, [r4, #32]
  huart6.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80025d0:	f8c4 c03c 	str.w	ip, [r4, #60]	; 0x3c
  huart6.Init.BaudRate = 9600;
 80025d4:	6067      	str	r7, [r4, #4]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80025d6:	6165      	str	r5, [r4, #20]
  huart6.Init.Parity = UART_PARITY_NONE;
 80025d8:	e9c4 3303 	strd	r3, r3, [r4, #12]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80025dc:	e9c4 3306 	strd	r3, r3, [r4, #24]
  if (HAL_RS485Ex_Init(&huart6, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80025e0:	f00c fc58 	bl	800ee94 <HAL_RS485Ex_Init>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2800      	cmp	r0, #0
 80025e8:	f040 825d 	bne.w	8002aa6 <main+0xbf2>
  hdac.Instance = DAC;
 80025ec:	4cb6      	ldr	r4, [pc, #728]	; (80028c8 <main+0xa14>)
 80025ee:	4ab7      	ldr	r2, [pc, #732]	; (80028cc <main+0xa18>)
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80025f0:	4620      	mov	r0, r4
  DAC_ChannelConfTypeDef sConfig = {0};
 80025f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80025f4:	930c      	str	r3, [sp, #48]	; 0x30
  hdac.Instance = DAC;
 80025f6:	6022      	str	r2, [r4, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80025f8:	f003 fcfa 	bl	8005ff0 <HAL_DAC_Init>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2800      	cmp	r0, #0
 8002600:	f040 8251 	bne.w	8002aa6 <main+0xbf2>
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 8002604:	f04f 0c14 	mov.w	ip, #20
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002608:	4620      	mov	r0, r4
 800260a:	461a      	mov	r2, r3
 800260c:	a90b      	add	r1, sp, #44	; 0x2c
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800260e:	930c      	str	r3, [sp, #48]	; 0x30
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 8002610:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002614:	f003 fe20 	bl	8006258 <HAL_DAC_ConfigChannel>
 8002618:	4680      	mov	r8, r0
 800261a:	2800      	cmp	r0, #0
 800261c:	f040 8243 	bne.w	8002aa6 <main+0xbf2>
  hi2c1.Instance = I2C1;
 8002620:	4cab      	ldr	r4, [pc, #684]	; (80028d0 <main+0xa1c>)
  MX_FATFS_Init();
 8002622:	f00d fa29 	bl	800fa78 <MX_FATFS_Init>
  hi2c1.Instance = I2C1;
 8002626:	4aab      	ldr	r2, [pc, #684]	; (80028d4 <main+0xa20>)
  hi2c1.Init.Timing = 0x20404768;
 8002628:	4bab      	ldr	r3, [pc, #684]	; (80028d8 <main+0xa24>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800262a:	4620      	mov	r0, r4
  hi2c1.Init.OwnAddress1 = 0;
 800262c:	f8c4 8008 	str.w	r8, [r4, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002630:	e9c4 9803 	strd	r9, r8, [r4, #12]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002634:	e9c4 8805 	strd	r8, r8, [r4, #20]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002638:	e9c4 8807 	strd	r8, r8, [r4, #28]
  hi2c1.Init.Timing = 0x20404768;
 800263c:	e9c4 2300 	strd	r2, r3, [r4]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002640:	f006 fa4c 	bl	8008adc <HAL_I2C_Init>
 8002644:	4601      	mov	r1, r0
 8002646:	2800      	cmp	r0, #0
 8002648:	f040 822d 	bne.w	8002aa6 <main+0xbf2>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800264c:	4620      	mov	r0, r4
 800264e:	f006 fca9 	bl	8008fa4 <HAL_I2CEx_ConfigAnalogFilter>
 8002652:	4601      	mov	r1, r0
 8002654:	2800      	cmp	r0, #0
 8002656:	f040 8226 	bne.w	8002aa6 <main+0xbf2>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800265a:	4620      	mov	r0, r4
 800265c:	f006 fcf4 	bl	8009048 <HAL_I2CEx_ConfigDigitalFilter>
 8002660:	2800      	cmp	r0, #0
 8002662:	f040 8220 	bne.w	8002aa6 <main+0xbf2>
  huart4.Instance = UART4;
 8002666:	4b9d      	ldr	r3, [pc, #628]	; (80028dc <main+0xa28>)
  huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8002668:	f44f 7240 	mov.w	r2, #768	; 0x300
  huart4.Instance = UART4;
 800266c:	499c      	ldr	r1, [pc, #624]	; (80028e0 <main+0xa2c>)
  huart4.Init.BaudRate = 115200;
 800266e:	f44f 38e1 	mov.w	r8, #115200	; 0x1c200
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002672:	6258      	str	r0, [r3, #36]	; 0x24
  huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8002674:	619a      	str	r2, [r3, #24]
  huart4.Instance = UART4;
 8002676:	6019      	str	r1, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002678:	f8c3 8004 	str.w	r8, [r3, #4]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800267c:	e9c3 0002 	strd	r0, r0, [r3, #8]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002680:	e9c3 0504 	strd	r0, r5, [r3, #16]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002684:	e9c3 0007 	strd	r0, r0, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002688:	4618      	mov	r0, r3
 800268a:	f00c fb2d 	bl	800ece8 <HAL_UART_Init>
 800268e:	4602      	mov	r2, r0
 8002690:	2800      	cmp	r0, #0
 8002692:	f040 8208 	bne.w	8002aa6 <main+0xbf2>
  huart5.Instance = UART5;
 8002696:	4b93      	ldr	r3, [pc, #588]	; (80028e4 <main+0xa30>)
 8002698:	4993      	ldr	r1, [pc, #588]	; (80028e8 <main+0xa34>)
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800269a:	4618      	mov	r0, r3
  huart5.Init.BaudRate = 9600;
 800269c:	605f      	str	r7, [r3, #4]
  huart5.Instance = UART5;
 800269e:	6019      	str	r1, [r3, #0]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80026a0:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80026a4:	e9c3 2504 	strd	r2, r5, [r3, #16]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80026a8:	e9c3 2206 	strd	r2, r2, [r3, #24]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80026ac:	e9c3 2208 	strd	r2, r2, [r3, #32]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80026b0:	f00c fb1a 	bl	800ece8 <HAL_UART_Init>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2800      	cmp	r0, #0
 80026b8:	f040 81f5 	bne.w	8002aa6 <main+0xbf2>
  huart7.Instance = UART7;
 80026bc:	4c8b      	ldr	r4, [pc, #556]	; (80028ec <main+0xa38>)
  if (HAL_RS485Ex_Init(&huart7, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80026be:	461a      	mov	r2, r3
  huart7.Instance = UART7;
 80026c0:	4f8b      	ldr	r7, [pc, #556]	; (80028f0 <main+0xa3c>)
  if (HAL_RS485Ex_Init(&huart7, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80026c2:	4619      	mov	r1, r3
 80026c4:	4620      	mov	r0, r4
  huart7.Init.BaudRate = 115200;
 80026c6:	f8c4 8004 	str.w	r8, [r4, #4]
  huart7.Instance = UART7;
 80026ca:	6027      	str	r7, [r4, #0]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80026cc:	e9c4 3302 	strd	r3, r3, [r4, #8]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80026d0:	e9c4 3504 	strd	r3, r5, [r4, #16]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80026d4:	e9c4 3306 	strd	r3, r3, [r4, #24]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80026d8:	e9c4 3308 	strd	r3, r3, [r4, #32]
  if (HAL_RS485Ex_Init(&huart7, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80026dc:	f00c fbda 	bl	800ee94 <HAL_RS485Ex_Init>
 80026e0:	2800      	cmp	r0, #0
 80026e2:	f040 81e0 	bne.w	8002aa6 <main+0xbf2>
  huart3.Instance = USART3;
 80026e6:	4b83      	ldr	r3, [pc, #524]	; (80028f4 <main+0xa40>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80026e8:	2400      	movs	r4, #0
  huart3.Instance = USART3;
 80026ea:	4883      	ldr	r0, [pc, #524]	; (80028f8 <main+0xa44>)
  if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 80026ec:	4622      	mov	r2, r4
 80026ee:	4621      	mov	r1, r4
  huart3.Instance = USART3;
 80026f0:	6018      	str	r0, [r3, #0]
  if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 80026f2:	4618      	mov	r0, r3
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80026f4:	609c      	str	r4, [r3, #8]
  huart3.Init.BaudRate = 115200;
 80026f6:	f8c3 8004 	str.w	r8, [r3, #4]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80026fa:	615d      	str	r5, [r3, #20]
  huart3.Init.Parity = UART_PARITY_NONE;
 80026fc:	e9c3 4403 	strd	r4, r4, [r3, #12]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002700:	e9c3 4406 	strd	r4, r4, [r3, #24]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002704:	e9c3 4408 	strd	r4, r4, [r3, #32]
  if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 8002708:	f00c fb70 	bl	800edec <HAL_MultiProcessor_Init>
 800270c:	2800      	cmp	r0, #0
 800270e:	f040 81ca 	bne.w	8002aa6 <main+0xbf2>
  hspi4.Instance = SPI4;
 8002712:	4b7a      	ldr	r3, [pc, #488]	; (80028fc <main+0xa48>)
  hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002714:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  hspi4.Instance = SPI4;
 8002718:	4979      	ldr	r1, [pc, #484]	; (8002900 <main+0xa4c>)
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800271a:	f44f 7582 	mov.w	r5, #260	; 0x104
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 800271e:	f44f 7940 	mov.w	r9, #768	; 0x300
  hspi4.Init.CRCPolynomial = 7;
 8002722:	2707      	movs	r7, #7
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002724:	2408      	movs	r4, #8
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002726:	6098      	str	r0, [r3, #8]
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002728:	6318      	str	r0, [r3, #48]	; 0x30
  hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800272a:	619a      	str	r2, [r3, #24]
  hspi4.Instance = SPI4;
 800272c:	6019      	str	r1, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800272e:	605d      	str	r5, [r3, #4]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8002730:	f8c3 900c 	str.w	r9, [r3, #12]
  hspi4.Init.CRCPolynomial = 7;
 8002734:	62df      	str	r7, [r3, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002736:	635c      	str	r4, [r3, #52]	; 0x34
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002738:	e9c3 0004 	strd	r0, r0, [r3, #16]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800273c:	e9c3 0007 	strd	r0, r0, [r3, #28]
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002740:	e9c3 0009 	strd	r0, r0, [r3, #36]	; 0x24
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002744:	4618      	mov	r0, r3
 8002746:	f008 fd17 	bl	800b178 <HAL_SPI_Init>
 800274a:	4602      	mov	r2, r0
 800274c:	2800      	cmp	r0, #0
 800274e:	f040 81aa 	bne.w	8002aa6 <main+0xbf2>
  hspi3.Instance = SPI3;
 8002752:	4b6c      	ldr	r3, [pc, #432]	; (8002904 <main+0xa50>)
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002754:	f44f 7800 	mov.w	r8, #512	; 0x200
  hspi3.Instance = SPI3;
 8002758:	496b      	ldr	r1, [pc, #428]	; (8002908 <main+0xa54>)
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 800275a:	f8c3 900c 	str.w	r9, [r3, #12]
  hspi3.Instance = SPI3;
 800275e:	6019      	str	r1, [r3, #0]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002760:	f8c3 8018 	str.w	r8, [r3, #24]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002764:	e9c3 0001 	strd	r0, r0, [r3, #4]
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002768:	4618      	mov	r0, r3
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800276a:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800276e:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hspi3.Init.CRCPolynomial = 7;
 8002772:	e9c3 270a 	strd	r2, r7, [r3, #40]	; 0x28
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002776:	e9c3 220c 	strd	r2, r2, [r3, #48]	; 0x30
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800277a:	f008 fcfd 	bl	800b178 <HAL_SPI_Init>
 800277e:	4602      	mov	r2, r0
 8002780:	2800      	cmp	r0, #0
 8002782:	f040 8190 	bne.w	8002aa6 <main+0xbf2>
  hspi2.Instance = SPI2;
 8002786:	4b61      	ldr	r3, [pc, #388]	; (800290c <main+0xa58>)
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8002788:	f44f 6c70 	mov.w	ip, #3840	; 0xf00
  hspi2.Instance = SPI2;
 800278c:	f8df e198 	ldr.w	lr, [pc, #408]	; 8002928 <main+0xa74>
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002790:	2138      	movs	r1, #56	; 0x38
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002792:	f8c3 8018 	str.w	r8, [r3, #24]
  hspi2.Instance = SPI2;
 8002796:	f8c3 e000 	str.w	lr, [r3]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 800279a:	f8c3 c00c 	str.w	ip, [r3, #12]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800279e:	61d9      	str	r1, [r3, #28]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80027a0:	e9c3 5001 	strd	r5, r0, [r3, #4]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027a4:	e9c3 0004 	strd	r0, r0, [r3, #16]
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80027a8:	4618      	mov	r0, r3
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80027aa:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hspi2.Init.CRCPolynomial = 7;
 80027ae:	e9c3 270a 	strd	r2, r7, [r3, #40]	; 0x28
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80027b2:	e9c3 240c 	strd	r2, r4, [r3, #48]	; 0x30
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80027b6:	f008 fcdf 	bl	800b178 <HAL_SPI_Init>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2800      	cmp	r0, #0
 80027be:	f040 8172 	bne.w	8002aa6 <main+0xbf2>
  hi2c4.Instance = I2C4;
 80027c2:	4c53      	ldr	r4, [pc, #332]	; (8002910 <main+0xa5c>)
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027c4:	2501      	movs	r5, #1
  hi2c4.Instance = I2C4;
 80027c6:	4a53      	ldr	r2, [pc, #332]	; (8002914 <main+0xa60>)
  hi2c4.Init.Timing = 0x20404768;
 80027c8:	4f43      	ldr	r7, [pc, #268]	; (80028d8 <main+0xa24>)
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80027ca:	4620      	mov	r0, r4
  hi2c4.Init.OwnAddress1 = 0;
 80027cc:	60a3      	str	r3, [r4, #8]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027ce:	6223      	str	r3, [r4, #32]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027d0:	60e5      	str	r5, [r4, #12]
  hi2c4.Init.OwnAddress2 = 0;
 80027d2:	e9c4 3304 	strd	r3, r3, [r4, #16]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027d6:	e9c4 3306 	strd	r3, r3, [r4, #24]
  hi2c4.Init.Timing = 0x20404768;
 80027da:	e9c4 2700 	strd	r2, r7, [r4]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80027de:	f006 f97d 	bl	8008adc <HAL_I2C_Init>
 80027e2:	4601      	mov	r1, r0
 80027e4:	2800      	cmp	r0, #0
 80027e6:	f040 815e 	bne.w	8002aa6 <main+0xbf2>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80027ea:	4620      	mov	r0, r4
 80027ec:	f006 fbda 	bl	8008fa4 <HAL_I2CEx_ConfigAnalogFilter>
 80027f0:	4601      	mov	r1, r0
 80027f2:	2800      	cmp	r0, #0
 80027f4:	f040 8157 	bne.w	8002aa6 <main+0xbf2>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80027f8:	4620      	mov	r0, r4
 80027fa:	f006 fc25 	bl	8009048 <HAL_I2CEx_ConfigDigitalFilter>
 80027fe:	4603      	mov	r3, r0
 8002800:	2800      	cmp	r0, #0
 8002802:	f040 8150 	bne.w	8002aa6 <main+0xbf2>
  hi2c2.Instance = I2C2;
 8002806:	4c44      	ldr	r4, [pc, #272]	; (8002918 <main+0xa64>)
 8002808:	4a44      	ldr	r2, [pc, #272]	; (800291c <main+0xa68>)
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800280a:	4620      	mov	r0, r4
  hi2c2.Init.Timing = 0x20404768;
 800280c:	6067      	str	r7, [r4, #4]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800280e:	6223      	str	r3, [r4, #32]
  hi2c2.Instance = I2C2;
 8002810:	6022      	str	r2, [r4, #0]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002812:	e9c4 3502 	strd	r3, r5, [r4, #8]
  hi2c2.Init.OwnAddress2 = 0;
 8002816:	e9c4 3304 	strd	r3, r3, [r4, #16]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800281a:	e9c4 3306 	strd	r3, r3, [r4, #24]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800281e:	f006 f95d 	bl	8008adc <HAL_I2C_Init>
 8002822:	4601      	mov	r1, r0
 8002824:	2800      	cmp	r0, #0
 8002826:	f040 813e 	bne.w	8002aa6 <main+0xbf2>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800282a:	4620      	mov	r0, r4
 800282c:	f006 fbba 	bl	8008fa4 <HAL_I2CEx_ConfigAnalogFilter>
 8002830:	4601      	mov	r1, r0
 8002832:	2800      	cmp	r0, #0
 8002834:	f040 8137 	bne.w	8002aa6 <main+0xbf2>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002838:	4620      	mov	r0, r4
 800283a:	f006 fc05 	bl	8009048 <HAL_I2CEx_ConfigDigitalFilter>
 800283e:	2800      	cmp	r0, #0
 8002840:	f040 8131 	bne.w	8002aa6 <main+0xbf2>
  htim4.Instance = TIM4;
 8002844:	4c36      	ldr	r4, [pc, #216]	; (8002920 <main+0xa6c>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002846:	2300      	movs	r3, #0
  htim4.Init.Period = 1100;
 8002848:	f240 424c 	movw	r2, #1100	; 0x44c
  htim4.Instance = TIM4;
 800284c:	4935      	ldr	r1, [pc, #212]	; (8002924 <main+0xa70>)
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800284e:	2780      	movs	r7, #128	; 0x80
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002850:	4620      	mov	r0, r4
  htim4.Instance = TIM4;
 8002852:	6021      	str	r1, [r4, #0]
  htim4.Init.Period = 1100;
 8002854:	60e2      	str	r2, [r4, #12]
  htim4.Init.Prescaler = 0;
 8002856:	6063      	str	r3, [r4, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002858:	9329      	str	r3, [sp, #164]	; 0xa4
  TIM_OC_InitTypeDef sConfigOC = {0};
 800285a:	934e      	str	r3, [sp, #312]	; 0x138
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800285c:	60a3      	str	r3, [r4, #8]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800285e:	6123      	str	r3, [r4, #16]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002860:	932c      	str	r3, [sp, #176]	; 0xb0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002862:	9312      	str	r3, [sp, #72]	; 0x48
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002864:	934f      	str	r3, [sp, #316]	; 0x13c
 8002866:	9350      	str	r3, [sp, #320]	; 0x140
 8002868:	9351      	str	r3, [sp, #324]	; 0x144
 800286a:	9352      	str	r3, [sp, #328]	; 0x148
 800286c:	9353      	str	r3, [sp, #332]	; 0x14c
 800286e:	9354      	str	r3, [sp, #336]	; 0x150
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002870:	61a7      	str	r7, [r4, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002872:	e9cd 332a 	strd	r3, r3, [sp, #168]	; 0xa8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002876:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800287a:	f00a f813 	bl	800c8a4 <HAL_TIM_Base_Init>
 800287e:	2800      	cmp	r0, #0
 8002880:	f040 8111 	bne.w	8002aa6 <main+0xbf2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002884:	f44f 5880 	mov.w	r8, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002888:	a929      	add	r1, sp, #164	; 0xa4
 800288a:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800288c:	f8cd 80a4 	str.w	r8, [sp, #164]	; 0xa4
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002890:	f009 fb1a 	bl	800bec8 <HAL_TIM_ConfigClockSource>
 8002894:	2800      	cmp	r0, #0
 8002896:	f040 8106 	bne.w	8002aa6 <main+0xbf2>
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 800289a:	4620      	mov	r0, r4
 800289c:	f00a f8c0 	bl	800ca20 <HAL_TIM_OC_Init>
 80028a0:	2800      	cmp	r0, #0
 80028a2:	f040 8100 	bne.w	8002aa6 <main+0xbf2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 80028a6:	2530      	movs	r5, #48	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028a8:	9012      	str	r0, [sp, #72]	; 0x48
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80028aa:	a910      	add	r1, sp, #64	; 0x40
 80028ac:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 80028ae:	9510      	str	r5, [sp, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80028b0:	f00b fac6 	bl	800de40 <HAL_TIMEx_MasterConfigSynchronization>
 80028b4:	4603      	mov	r3, r0
 80028b6:	2800      	cmp	r0, #0
 80028b8:	f040 80f5 	bne.w	8002aa6 <main+0xbf2>
 80028bc:	e036      	b.n	800292c <main+0xa78>
 80028be:	bf00      	nop
 80028c0:	20022f98 	.word	0x20022f98
 80028c4:	40011400 	.word	0x40011400
 80028c8:	20022e24 	.word	0x20022e24
 80028cc:	40007400 	.word	0x40007400
 80028d0:	20022a88 	.word	0x20022a88
 80028d4:	40005400 	.word	0x40005400
 80028d8:	20404768 	.word	0x20404768
 80028dc:	20023018 	.word	0x20023018
 80028e0:	40004c00 	.word	0x40004c00
 80028e4:	20022d04 	.word	0x20022d04
 80028e8:	40005000 	.word	0x40005000
 80028ec:	20022900 	.word	0x20022900
 80028f0:	40007800 	.word	0x40007800
 80028f4:	200229c0 	.word	0x200229c0
 80028f8:	40004800 	.word	0x40004800
 80028fc:	20022e3c 	.word	0x20022e3c
 8002900:	40013400 	.word	0x40013400
 8002904:	20022c40 	.word	0x20022c40
 8002908:	40003c00 	.word	0x40003c00
 800290c:	2002289c 	.word	0x2002289c
 8002910:	200227f0 	.word	0x200227f0
 8002914:	40006000 	.word	0x40006000
 8002918:	20022b0c 	.word	0x20022b0c
 800291c:	40005800 	.word	0x40005800
 8002920:	20022980 	.word	0x20022980
 8002924:	40000800 	.word	0x40000800
 8002928:	40003800 	.word	0x40003800
  sConfigOC.Pulse = 550;
 800292c:	f240 2c26 	movw	ip, #550	; 0x226
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002930:	9050      	str	r0, [sp, #320]	; 0x140
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002932:	2208      	movs	r2, #8
 8002934:	a94e      	add	r1, sp, #312	; 0x138
 8002936:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002938:	954e      	str	r5, [sp, #312]	; 0x138
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800293a:	9352      	str	r3, [sp, #328]	; 0x148
  sConfigOC.Pulse = 550;
 800293c:	f8cd c13c 	str.w	ip, [sp, #316]	; 0x13c
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002940:	f00a fb0e 	bl	800cf60 <HAL_TIM_OC_ConfigChannel>
 8002944:	4605      	mov	r5, r0
 8002946:	2800      	cmp	r0, #0
 8002948:	f040 80ad 	bne.w	8002aa6 <main+0xbf2>
  HAL_TIM_MspPostInit(&htim4);
 800294c:	4620      	mov	r0, r4
 800294e:	f001 fc0d 	bl	800416c <HAL_TIM_MspPostInit>
  htim14.Instance = TIM14;
 8002952:	4b56      	ldr	r3, [pc, #344]	; (8002aac <main+0xbf8>)
 8002954:	4956      	ldr	r1, [pc, #344]	; (8002ab0 <main+0xbfc>)
  htim14.Init.Period = 10800;
 8002956:	f642 2230 	movw	r2, #10800	; 0x2a30
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800295a:	4618      	mov	r0, r3
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800295c:	611d      	str	r5, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800295e:	619f      	str	r7, [r3, #24]
  htim14.Instance = TIM14;
 8002960:	6019      	str	r1, [r3, #0]
  htim14.Init.Period = 10800;
 8002962:	60da      	str	r2, [r3, #12]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002964:	e9c3 5501 	strd	r5, r5, [r3, #4]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002968:	f009 ff9c 	bl	800c8a4 <HAL_TIM_Base_Init>
 800296c:	4603      	mov	r3, r0
 800296e:	2800      	cmp	r0, #0
 8002970:	f040 8099 	bne.w	8002aa6 <main+0xbf2>
  htim5.Instance = TIM5;
 8002974:	4c4f      	ldr	r4, [pc, #316]	; (8002ab4 <main+0xc00>)
  htim5.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8002976:	2110      	movs	r1, #16
  htim5.Init.Period = 4;
 8002978:	2204      	movs	r2, #4
  htim5.Instance = TIM5;
 800297a:	4f4f      	ldr	r7, [pc, #316]	; (8002ab8 <main+0xc04>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800297c:	9025      	str	r0, [sp, #148]	; 0x94
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800297e:	4620      	mov	r0, r4
  htim5.Init.Prescaler = 0;
 8002980:	6063      	str	r3, [r4, #4]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002982:	6123      	str	r3, [r4, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002984:	61a3      	str	r3, [r4, #24]
  htim5.Instance = TIM5;
 8002986:	6027      	str	r7, [r4, #0]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002988:	9328      	str	r3, [sp, #160]	; 0xa0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800298a:	930f      	str	r3, [sp, #60]	; 0x3c
  htim5.Init.Period = 4;
 800298c:	e9c4 1202 	strd	r1, r2, [r4, #8]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002990:	e9cd 3326 	strd	r3, r3, [sp, #152]	; 0x98
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002994:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002998:	f009 ff84 	bl	800c8a4 <HAL_TIM_Base_Init>
 800299c:	2800      	cmp	r0, #0
 800299e:	f040 8082 	bne.w	8002aa6 <main+0xbf2>
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80029a2:	a925      	add	r1, sp, #148	; 0x94
 80029a4:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029a6:	f8cd 8094 	str.w	r8, [sp, #148]	; 0x94
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80029aa:	f009 fa8d 	bl	800bec8 <HAL_TIM_ConfigClockSource>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2800      	cmp	r0, #0
 80029b2:	d178      	bne.n	8002aa6 <main+0xbf2>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80029b4:	4620      	mov	r0, r4
 80029b6:	a90d      	add	r1, sp, #52	; 0x34
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029b8:	930d      	str	r3, [sp, #52]	; 0x34
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029ba:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80029bc:	f00b fa40 	bl	800de40 <HAL_TIMEx_MasterConfigSynchronization>
 80029c0:	4605      	mov	r5, r0
 80029c2:	2800      	cmp	r0, #0
 80029c4:	d16f      	bne.n	8002aa6 <main+0xbf2>
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 80029c6:	683b      	ldr	r3, [r7, #0]
  HAL_NVIC_SetPriority(USART2_IRQn, 7, 0);
 80029c8:	4602      	mov	r2, r0
 80029ca:	2107      	movs	r1, #7
 80029cc:	2026      	movs	r0, #38	; 0x26
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 80029ce:	f043 0308 	orr.w	r3, r3, #8
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 80029d2:	4c3a      	ldr	r4, [pc, #232]	; (8002abc <main+0xc08>)
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 80029d4:	603b      	str	r3, [r7, #0]
  HAL_NVIC_SetPriority(USART2_IRQn, 7, 0);
 80029d6:	f003 f9d5 	bl	8005d84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80029da:	2026      	movs	r0, #38	; 0x26
 80029dc:	f003 fa18 	bl	8005e10 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USART6_IRQn, 6, 0);
 80029e0:	462a      	mov	r2, r5
 80029e2:	2106      	movs	r1, #6
 80029e4:	2047      	movs	r0, #71	; 0x47
 80029e6:	f003 f9cd 	bl	8005d84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART6_IRQn);
 80029ea:	2047      	movs	r0, #71	; 0x47
 80029ec:	f003 fa10 	bl	8005e10 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC_IRQn, 6, 0);
 80029f0:	462a      	mov	r2, r5
 80029f2:	2106      	movs	r1, #6
 80029f4:	2012      	movs	r0, #18
 80029f6:	f003 f9c5 	bl	8005d84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 80029fa:	2012      	movs	r0, #18
 80029fc:	f003 fa08 	bl	8005e10 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 8002a00:	462a      	mov	r2, r5
 8002a02:	2106      	movs	r1, #6
 8002a04:	2028      	movs	r0, #40	; 0x28
 8002a06:	f003 f9bd 	bl	8005d84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002a0a:	2028      	movs	r0, #40	; 0x28
 8002a0c:	f003 fa00 	bl	8005e10 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 1, 0);
 8002a10:	462a      	mov	r2, r5
 8002a12:	2101      	movs	r1, #1
 8002a14:	202d      	movs	r0, #45	; 0x2d
 8002a16:	f003 f9b5 	bl	8005d84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002a1a:	202d      	movs	r0, #45	; 0x2d
 8002a1c:	f003 f9f8 	bl	8005e10 <HAL_NVIC_EnableIRQ>
  myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8002a20:	a83d      	add	r0, sp, #244	; 0xf4
  osMutexDef(myMutex01);
 8002a22:	e9cd 553d 	strd	r5, r5, [sp, #244]	; 0xf4
  myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8002a26:	f00e fa2f 	bl	8010e88 <osMutexCreate>
 8002a2a:	4b25      	ldr	r3, [pc, #148]	; (8002ac0 <main+0xc0c>)
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8002a2c:	2101      	movs	r1, #1
  osSemaphoreDef(ssicontent);
 8002a2e:	9541      	str	r5, [sp, #260]	; 0x104
  myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8002a30:	6018      	str	r0, [r3, #0]
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8002a32:	a841      	add	r0, sp, #260	; 0x104
  osSemaphoreDef(ssicontent);
 8002a34:	9542      	str	r5, [sp, #264]	; 0x108
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8002a36:	f00e fa83 	bl	8010f40 <osSemaphoreCreate>
  osTimerDef(myTimer01, Callback01);
 8002a3a:	4b22      	ldr	r3, [pc, #136]	; (8002ac4 <main+0xc10>)
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8002a3c:	462a      	mov	r2, r5
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8002a3e:	6020      	str	r0, [r4, #0]
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8002a40:	2101      	movs	r1, #1
 8002a42:	a845      	add	r0, sp, #276	; 0x114
  osMessageQDef(myQueue01, 256, uint16_t);
 8002a44:	4c20      	ldr	r4, [pc, #128]	; (8002ac8 <main+0xc14>)
  osTimerDef(myTimer01, Callback01);
 8002a46:	9345      	str	r3, [sp, #276]	; 0x114
 8002a48:	9546      	str	r5, [sp, #280]	; 0x118
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8002a4a:	f00e f9ff 	bl	8010e4c <osTimerCreate>
 8002a4e:	4b1f      	ldr	r3, [pc, #124]	; (8002acc <main+0xc18>)
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 1024);
 8002a50:	f104 0710 	add.w	r7, r4, #16
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8002a54:	6018      	str	r0, [r3, #0]
  osMessageQDef(myQueue01, 256, uint16_t);
 8002a56:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002a5a:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 8002a5e:	4630      	mov	r0, r6
 8002a60:	4629      	mov	r1, r5
 8002a62:	f00e fac5 	bl	8010ff0 <osMessageCreate>
 8002a66:	4b1a      	ldr	r3, [pc, #104]	; (8002ad0 <main+0xc1c>)
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 1024);
 8002a68:	ae4e      	add	r6, sp, #312	; 0x138
  osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 1024);
 8002a6a:	342c      	adds	r4, #44	; 0x2c
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 8002a6c:	6018      	str	r0, [r3, #0]
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 1024);
 8002a6e:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8002a70:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002a72:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8002a76:	e886 0007 	stmia.w	r6, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002a7a:	4629      	mov	r1, r5
 8002a7c:	a84e      	add	r0, sp, #312	; 0x138
 8002a7e:	f00e f9b3 	bl	8010de8 <osThreadCreate>
 8002a82:	4b14      	ldr	r3, [pc, #80]	; (8002ad4 <main+0xc20>)
  osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 1024);
 8002a84:	ae55      	add	r6, sp, #340	; 0x154
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002a86:	6018      	str	r0, [r3, #0]
  osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 1024);
 8002a88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a8a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002a8c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002a90:	e886 0007 	stmia.w	r6, {r0, r1, r2}
  LPTaskHandle = osThreadCreate(osThread(LPTask), NULL);
 8002a94:	4629      	mov	r1, r5
 8002a96:	a855      	add	r0, sp, #340	; 0x154
 8002a98:	f00e f9a6 	bl	8010de8 <osThreadCreate>
 8002a9c:	4b0e      	ldr	r3, [pc, #56]	; (8002ad8 <main+0xc24>)
 8002a9e:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8002aa0:	f00e f994 	bl	8010dcc <osKernelStart>
 8002aa4:	e7fe      	b.n	8002aa4 <main+0xbf0>
    Error_Handler();
 8002aa6:	f7ff f985 	bl	8001db4 <Error_Handler>
 8002aaa:	bf00      	nop
 8002aac:	200231bc 	.word	0x200231bc
 8002ab0:	40002000 	.word	0x40002000
 8002ab4:	20022b60 	.word	0x20022b60
 8002ab8:	40000c00 	.word	0x40000c00
 8002abc:	20022f00 	.word	0x20022f00
 8002ac0:	2002323c 	.word	0x2002323c
 8002ac4:	08001501 	.word	0x08001501
 8002ac8:	080246b8 	.word	0x080246b8
 8002acc:	20022f84 	.word	0x20022f84
 8002ad0:	20023098 	.word	0x20023098
 8002ad4:	200227ec 	.word	0x200227ec
 8002ad8:	20022ad4 	.word	0x20022ad4

08002adc <StartDefaultTask>:
{
 8002adc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ade:	b085      	sub	sp, #20
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d\n", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2],
 8002ae0:	f242 7616 	movw	r6, #10006	; 0x2716
  MX_USB_DEVICE_Init();
 8002ae4:	f01c fb88 	bl	801f1f8 <MX_USB_DEVICE_Init>
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d\n", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2],
 8002ae8:	250b      	movs	r5, #11
  MX_LWIP_Init();
 8002aea:	f00c ffe9 	bl	800fac0 <MX_LWIP_Init>
	printf("\n\n-------------------------------------------------------------------\n");
 8002aee:	487d      	ldr	r0, [pc, #500]	; (8002ce4 <StartDefaultTask+0x208>)
 8002af0:	f01d ff9a 	bl	8020a28 <puts>
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d\n", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2],
 8002af4:	2400      	movs	r4, #0
 8002af6:	4b7c      	ldr	r3, [pc, #496]	; (8002ce8 <StartDefaultTask+0x20c>)
 8002af8:	4a7c      	ldr	r2, [pc, #496]	; (8002cec <StartDefaultTask+0x210>)
 8002afa:	497d      	ldr	r1, [pc, #500]	; (8002cf0 <StartDefaultTask+0x214>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	6812      	ldr	r2, [r2, #0]
 8002b00:	6809      	ldr	r1, [r1, #0]
 8002b02:	487c      	ldr	r0, [pc, #496]	; (8002cf4 <StartDefaultTask+0x218>)
 8002b04:	9400      	str	r4, [sp, #0]
 8002b06:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8002b0a:	f01d ff05 	bl	8020918 <iprintf>
	if (!(netif_is_link_up(&gnetif))) {
 8002b0e:	4b7a      	ldr	r3, [pc, #488]	; (8002cf8 <StartDefaultTask+0x21c>)
 8002b10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b14:	075b      	lsls	r3, r3, #29
 8002b16:	d41d      	bmi.n	8002b54 <StartDefaultTask+0x78>
		printf("LAN interface appears disconnected\n\r");
 8002b18:	4878      	ldr	r0, [pc, #480]	; (8002cfc <StartDefaultTask+0x220>)
 8002b1a:	2432      	movs	r4, #50	; 0x32
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8002b1c:	4d78      	ldr	r5, [pc, #480]	; (8002d00 <StartDefaultTask+0x224>)
		printf("LAN interface appears disconnected\n\r");
 8002b1e:	f01d fefb 	bl	8020918 <iprintf>
			osDelay(50);
 8002b22:	2032      	movs	r0, #50	; 0x32
 8002b24:	f00e f98a 	bl	8010e3c <osDelay>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8002b28:	2201      	movs	r2, #1
 8002b2a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b2e:	4628      	mov	r0, r5
 8002b30:	f005 fe3c 	bl	80087ac <HAL_GPIO_WritePin>
			osDelay(50);
 8002b34:	2032      	movs	r0, #50	; 0x32
 8002b36:	f00e f981 	bl	8010e3c <osDelay>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_RESET);	// Splat D5 led off
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b40:	4628      	mov	r0, r5
 8002b42:	f005 fe33 	bl	80087ac <HAL_GPIO_WritePin>
		for (i = 0; i < 50; i++) {
 8002b46:	3c01      	subs	r4, #1
 8002b48:	d1eb      	bne.n	8002b22 <StartDefaultTask+0x46>
		printf("************* REBOOTING **************\n");
 8002b4a:	486e      	ldr	r0, [pc, #440]	; (8002d04 <StartDefaultTask+0x228>)
 8002b4c:	f01d ff6c 	bl	8020a28 <puts>
		rebootme();
 8002b50:	f7ff f848 	bl	8001be4 <rebootme>
	netif = netif_default;
 8002b54:	4b6c      	ldr	r3, [pc, #432]	; (8002d08 <StartDefaultTask+0x22c>)
	globalfreeze = 0;		// Allow UDP streaming
 8002b56:	4a6d      	ldr	r2, [pc, #436]	; (8002d0c <StartDefaultTask+0x230>)
	netif = netif_default;
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4f6d      	ldr	r7, [pc, #436]	; (8002d10 <StartDefaultTask+0x234>)
	netif_set_link_callback(netif, netif_link_callbk_fn);
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	496d      	ldr	r1, [pc, #436]	; (8002d14 <StartDefaultTask+0x238>)
	netif = netif_default;
 8002b60:	603b      	str	r3, [r7, #0]
	globalfreeze = 0;		// Allow UDP streaming
 8002b62:	6014      	str	r4, [r2, #0]
	netif_set_link_callback(netif, netif_link_callbk_fn);
 8002b64:	f013 fc96 	bl	8016494 <netif_set_link_callback>
	netif_set_status_callback(netif, netif_status_callbk_fn);
 8002b68:	6838      	ldr	r0, [r7, #0]
 8002b6a:	496b      	ldr	r1, [pc, #428]	; (8002d18 <StartDefaultTask+0x23c>)
 8002b6c:	f013 fc4e 	bl	801640c <netif_set_status_callback>
	statuspkt.uid = BUILDNO;		// 16 bits
 8002b70:	4b6a      	ldr	r3, [pc, #424]	; (8002d1c <StartDefaultTask+0x240>)
	statuspkt.adctrigoff = TRIG_THRES;
 8002b72:	2264      	movs	r2, #100	; 0x64
	t2cap[0] = 44444444;
 8002b74:	496a      	ldr	r1, [pc, #424]	; (8002d20 <StartDefaultTask+0x244>)
	statuspkt.uid = BUILDNO;		// 16 bits
 8002b76:	f8a3 605c 	strh.w	r6, [r3, #92]	; 0x5c
	statuspkt.majorversion = MAJORVERSION;
 8002b7a:	f883 4070 	strb.w	r4, [r3, #112]	; 0x70
	statuspkt.minorversion = MINORVERSION;
 8002b7e:	f883 5071 	strb.w	r5, [r3, #113]	; 0x71
	statuspkt.udppknum = 0;
 8002b82:	601c      	str	r4, [r3, #0]
	statuspkt.sysuptime = 0;
 8002b84:	665c      	str	r4, [r3, #100]	; 0x64
	statuspkt.netuptime = 0;
 8002b86:	669c      	str	r4, [r3, #104]	; 0x68
	statuspkt.gpsuptime = 0;
 8002b88:	66dc      	str	r4, [r3, #108]	; 0x6c
	statuspkt.adcpktssent = 0;
 8002b8a:	f8a3 405e 	strh.w	r4, [r3, #94]	; 0x5e
	statuspkt.adctrigoff = TRIG_THRES;
 8002b8e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	statuspkt.adcudpover = 0;		// debug use count overruns
 8002b92:	679c      	str	r4, [r3, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 8002b94:	67dc      	str	r4, [r3, #124]	; 0x7c
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
 8002b96:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
	statuspkt.bconf = 0;
 8002b9a:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
	statuspkt.bconf |= 0x01;	// splat board version 1
 8002b9e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
	t2cap[0] = 44444444;
 8002ba2:	4860      	ldr	r0, [pc, #384]	; (8002d24 <StartDefaultTask+0x248>)
	statuspkt.bconf |= 0x01;	// splat board version 1
 8002ba4:	f042 0201 	orr.w	r2, r2, #1
	t2cap[0] = 44444444;
 8002ba8:	6008      	str	r0, [r1, #0]
	statuspkt.bconf |= 0x01;	// splat board version 1
 8002baa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	stat = setupneo();
 8002bae:	f000 fa0d 	bl	8002fcc <setupneo>
	if (stat != HAL_OK) {
 8002bb2:	2800      	cmp	r0, #0
 8002bb4:	f040 8092 	bne.w	8002cdc <StartDefaultTask+0x200>
	initsplat();
 8002bb8:	f000 fe8a 	bl	80038d0 <initsplat>
	printf("Setting up timers\n");
 8002bbc:	485a      	ldr	r0, [pc, #360]	; (8002d28 <StartDefaultTask+0x24c>)
 8002bbe:	f01d ff33 	bl	8020a28 <puts>
	if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	4a59      	ldr	r2, [pc, #356]	; (8002d2c <StartDefaultTask+0x250>)
 8002bc6:	4619      	mov	r1, r3
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);		// precision uS timer
 8002bc8:	4c59      	ldr	r4, [pc, #356]	; (8002d30 <StartDefaultTask+0x254>)
	if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 8002bca:	6810      	ldr	r0, [r2, #0]
 8002bcc:	461a      	mov	r2, r3
 8002bce:	f00e fc4b 	bl	8011468 <xQueueGenericSend>
	HAL_TIM_Base_Start_IT(&htim6);		// basic packet timestamp 32 bits
 8002bd2:	4858      	ldr	r0, [pc, #352]	; (8002d34 <StartDefaultTask+0x258>)
 8002bd4:	f009 f8f2 	bl	800bdbc <HAL_TIM_Base_Start_IT>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);		// precision uS timer
 8002bd8:	2200      	movs	r2, #0
 8002bda:	6820      	ldr	r0, [r4, #0]
 8002bdc:	4611      	mov	r1, r2
 8002bde:	f00a fed9 	bl	800d994 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);		// precision uS timer
 8002be2:	6820      	ldr	r0, [r4, #0]
 8002be4:	2200      	movs	r2, #0
 8002be6:	2104      	movs	r1, #4
 8002be8:	f00a fed4 	bl	800d994 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_4, TIM_CCx_DISABLE);		// precision uS timer
 8002bec:	2200      	movs	r2, #0
 8002bee:	6820      	ldr	r0, [r4, #0]
 8002bf0:	210c      	movs	r1, #12
 8002bf2:	f00a fecf 	bl	800d994 <TIM_CCxChannelCmd>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_1);		// precision uS timer
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	4620      	mov	r0, r4
 8002bfa:	f00b f853 	bl	800dca4 <HAL_TIM_IC_Stop_DMA>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_2);		// precision uS timer
 8002bfe:	2104      	movs	r1, #4
 8002c00:	4620      	mov	r0, r4
 8002c02:	f00b f84f 	bl	800dca4 <HAL_TIM_IC_Stop_DMA>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_4);		// precision uS timer
 8002c06:	210c      	movs	r1, #12
 8002c08:	4620      	mov	r0, r4
 8002c0a:	f00b f84b 	bl	800dca4 <HAL_TIM_IC_Stop_DMA>
	if ((err = HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_3, t2cap, (sizeof(t2cap) / 4))) != HAL_OK) {
 8002c0e:	4620      	mov	r0, r4
 8002c10:	2301      	movs	r3, #1
 8002c12:	4a43      	ldr	r2, [pc, #268]	; (8002d20 <StartDefaultTask+0x244>)
 8002c14:	2108      	movs	r1, #8
 8002c16:	f00a ff1b 	bl	800da50 <HAL_TIM_IC_Start_DMA>
 8002c1a:	4605      	mov	r5, r0
 8002c1c:	2800      	cmp	r0, #0
 8002c1e:	d157      	bne.n	8002cd0 <StartDefaultTask+0x1f4>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);	// capture precision timer
 8002c20:	6820      	ldr	r0, [r4, #0]
 8002c22:	2201      	movs	r2, #1
 8002c24:	2108      	movs	r1, #8
	myip = ip.addr;
 8002c26:	4c44      	ldr	r4, [pc, #272]	; (8002d38 <StartDefaultTask+0x25c>)
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);	// capture precision timer
 8002c28:	f00a feb4 	bl	800d994 <TIM_CCxChannelCmd>
	dhcp = netif_dhcp_data(netif);		// do not call this too early
 8002c2c:	683b      	ldr	r3, [r7, #0]
	printf("*****************************************\n");
 8002c2e:	4843      	ldr	r0, [pc, #268]	; (8002d3c <StartDefaultTask+0x260>)
	ip = dhcp->offered_ip_addr;
 8002c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	uip = locateudp();
 8002c32:	4e43      	ldr	r6, [pc, #268]	; (8002d40 <StartDefaultTask+0x264>)
	myip = ip.addr;
 8002c34:	69db      	ldr	r3, [r3, #28]
 8002c36:	6023      	str	r3, [r4, #0]
	printf("*****************************************\n");
 8002c38:	f01d fef6 	bl	8020a28 <puts>
	printf("This unit's IP address is %d:%d:%d:%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 8002c3c:	6821      	ldr	r1, [r4, #0]
 8002c3e:	4841      	ldr	r0, [pc, #260]	; (8002d44 <StartDefaultTask+0x268>)
 8002c40:	0e0a      	lsrs	r2, r1, #24
 8002c42:	f3c1 4307 	ubfx	r3, r1, #16, #8
	while (lptask_init_done == 0)
 8002c46:	4c40      	ldr	r4, [pc, #256]	; (8002d48 <StartDefaultTask+0x26c>)
	printf("This unit's IP address is %d:%d:%d:%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 8002c48:	9200      	str	r2, [sp, #0]
 8002c4a:	f3c1 2207 	ubfx	r2, r1, #8, #8
 8002c4e:	b2c9      	uxtb	r1, r1
 8002c50:	f01d fe62 	bl	8020918 <iprintf>
	printf("*****************************************\n");
 8002c54:	4839      	ldr	r0, [pc, #228]	; (8002d3c <StartDefaultTask+0x260>)
 8002c56:	f01d fee7 	bl	8020a28 <puts>
	initialapisn();	// get initial s/n and UDP target; reboots if fails
 8002c5a:	f002 fbad 	bl	80053b8 <initialapisn>
	osDelay(1000);
 8002c5e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002c62:	f00e f8eb 	bl	8010e3c <osDelay>
	printf("Starting httpd web server\n");
 8002c66:	4839      	ldr	r0, [pc, #228]	; (8002d4c <StartDefaultTask+0x270>)
 8002c68:	f01d fede 	bl	8020a28 <puts>
	httpd_init();		// start the www server
 8002c6c:	f011 fe0e 	bl	801488c <httpd_init>
	init_httpd_ssi();	// set up the embedded tag handler
 8002c70:	f002 fb4e 	bl	8005310 <init_httpd_ssi>
	printf("Warming up the sonic phaser\n");
 8002c74:	4836      	ldr	r0, [pc, #216]	; (8002d50 <StartDefaultTask+0x274>)
 8002c76:	f01d fed7 	bl	8020a28 <puts>
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 8002c7a:	2208      	movs	r2, #8
 8002c7c:	4629      	mov	r1, r5
 8002c7e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002c82:	9200      	str	r2, [sp, #0]
 8002c84:	4833      	ldr	r0, [pc, #204]	; (8002d54 <StartDefaultTask+0x278>)
 8002c86:	4a34      	ldr	r2, [pc, #208]	; (8002d58 <StartDefaultTask+0x27c>)
 8002c88:	f003 f9d6 	bl	8006038 <HAL_DAC_Start_DMA>
	HAL_TIM_Base_Start(&htim7);		// fast interval DAC timer sample rate
 8002c8c:	4833      	ldr	r0, [pc, #204]	; (8002d5c <StartDefaultTask+0x280>)
 8002c8e:	f009 f813 	bl	800bcb8 <HAL_TIM_Base_Start>
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 8002c92:	f00f fca5 	bl	80125e0 <xTaskGetCurrentTaskHandle>
 8002c96:	4b32      	ldr	r3, [pc, #200]	; (8002d60 <StartDefaultTask+0x284>)
 8002c98:	6018      	str	r0, [r3, #0]
	uip = locateudp();
 8002c9a:	f001 ff8d 	bl	8004bb8 <locateudp>
	main_init_done = 1; // let lptask now main has initialised
 8002c9e:	4b31      	ldr	r3, [pc, #196]	; (8002d64 <StartDefaultTask+0x288>)
 8002ca0:	2201      	movs	r2, #1
	uip = locateudp();
 8002ca2:	6030      	str	r0, [r6, #0]
	printf("Waiting for lptask to start\n");
 8002ca4:	4830      	ldr	r0, [pc, #192]	; (8002d68 <StartDefaultTask+0x28c>)
	main_init_done = 1; // let lptask now main has initialised
 8002ca6:	601a      	str	r2, [r3, #0]
	printf("Waiting for lptask to start\n");
 8002ca8:	f01d febe 	bl	8020a28 <puts>
	while (lptask_init_done == 0)
 8002cac:	6823      	ldr	r3, [r4, #0]
 8002cae:	b92b      	cbnz	r3, 8002cbc <StartDefaultTask+0x1e0>
		osDelay(100); // hold off starting udp railgun until LPtask has initalised
 8002cb0:	2064      	movs	r0, #100	; 0x64
 8002cb2:	f00e f8c3 	bl	8010e3c <osDelay>
	while (lptask_init_done == 0)
 8002cb6:	6823      	ldr	r3, [r4, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d0f9      	beq.n	8002cb0 <StartDefaultTask+0x1d4>
	startadc();		// start the ADC DMA loop
 8002cbc:	f7fd ff00 	bl	8000ac0 <startadc>
		startudp(uip);		// should never return
 8002cc0:	6830      	ldr	r0, [r6, #0]
 8002cc2:	f001 ffad 	bl	8004c20 <startudp>
		printf("UDP stream exited!!!\n\r");
 8002cc6:	4829      	ldr	r0, [pc, #164]	; (8002d6c <StartDefaultTask+0x290>)
 8002cc8:	f01d fe26 	bl	8020918 <iprintf>
		rebootme();
 8002ccc:	f7fe ff8a 	bl	8001be4 <rebootme>
		printf("TIM_Base_Start_DMA err %i", err);
 8002cd0:	4601      	mov	r1, r0
 8002cd2:	4827      	ldr	r0, [pc, #156]	; (8002d70 <StartDefaultTask+0x294>)
 8002cd4:	f01d fe20 	bl	8020918 <iprintf>
		Error_Handler();
 8002cd8:	f7ff f86c 	bl	8001db4 <Error_Handler>
		printf("Neo7 setup returned HAL error\n\r");	// but don't reboot
 8002cdc:	4825      	ldr	r0, [pc, #148]	; (8002d74 <StartDefaultTask+0x298>)
 8002cde:	f01d fe1b 	bl	8020918 <iprintf>
 8002ce2:	e769      	b.n	8002bb8 <StartDefaultTask+0xdc>
 8002ce4:	08024fc4 	.word	0x08024fc4
 8002ce8:	1ff0f428 	.word	0x1ff0f428
 8002cec:	1ff0f424 	.word	0x1ff0f424
 8002cf0:	1ff0f420 	.word	0x1ff0f420
 8002cf4:	0802500c 	.word	0x0802500c
 8002cf8:	200238b0 	.word	0x200238b0
 8002cfc:	08025044 	.word	0x08025044
 8002d00:	40020c00 	.word	0x40020c00
 8002d04:	0802506c 	.word	0x0802506c
 8002d08:	20036114 	.word	0x20036114
 8002d0c:	200233e8 	.word	0x200233e8
 8002d10:	200227e8 	.word	0x200227e8
 8002d14:	08001c11 	.word	0x08001c11
 8002d18:	080014f5 	.word	0x080014f5
 8002d1c:	2002272c 	.word	0x2002272c
 8002d20:	200227d8 	.word	0x200227d8
 8002d24:	02a62b1c 	.word	0x02a62b1c
 8002d28:	080250b4 	.word	0x080250b4
 8002d2c:	20022f00 	.word	0x20022f00
 8002d30:	2002309c 	.word	0x2002309c
 8002d34:	20022f04 	.word	0x20022f04
 8002d38:	20022b5c 	.word	0x20022b5c
 8002d3c:	080250e4 	.word	0x080250e4
 8002d40:	20022b58 	.word	0x20022b58
 8002d44:	08025110 	.word	0x08025110
 8002d48:	200015e4 	.word	0x200015e4
 8002d4c:	08025138 	.word	0x08025138
 8002d50:	08025154 	.word	0x08025154
 8002d54:	20022e24 	.word	0x20022e24
 8002d58:	08025230 	.word	0x08025230
 8002d5c:	200231fc 	.word	0x200231fc
 8002d60:	200007a8 	.word	0x200007a8
 8002d64:	200015e8 	.word	0x200015e8
 8002d68:	08025170 	.word	0x08025170
 8002d6c:	0802518c 	.word	0x0802518c
 8002d70:	080250c8 	.word	0x080250c8
 8002d74:	08025094 	.word	0x08025094

08002d78 <assert_failed>:
{
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop

08002d7c <__io_putchar>:
/**
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE {
 8002d7c:	b500      	push	{lr}
	/* Place your implementation of fputc here */
	/* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
	{
		if (ch == '\n')
 8002d7e:	280a      	cmp	r0, #10
PUTCHAR_PROTOTYPE {
 8002d80:	b083      	sub	sp, #12
 8002d82:	9001      	str	r0, [sp, #4]
		if (ch == '\n')
 8002d84:	d009      	beq.n	8002d9a <__io_putchar+0x1e>
			HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
		else
		HAL_UART_Transmit(&huart2, &ch, 1, 10);
 8002d86:	230a      	movs	r3, #10
 8002d88:	2201      	movs	r2, #1
 8002d8a:	a901      	add	r1, sp, #4
 8002d8c:	4808      	ldr	r0, [pc, #32]	; (8002db0 <__io_putchar+0x34>)
 8002d8e:	f00b ff09 	bl	800eba4 <HAL_UART_Transmit>

	return ch;
	}
}
 8002d92:	9801      	ldr	r0, [sp, #4]
 8002d94:	b003      	add	sp, #12
 8002d96:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d9a:	4603      	mov	r3, r0
			HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
 8002d9c:	2202      	movs	r2, #2
 8002d9e:	4905      	ldr	r1, [pc, #20]	; (8002db4 <__io_putchar+0x38>)
 8002da0:	4803      	ldr	r0, [pc, #12]	; (8002db0 <__io_putchar+0x34>)
 8002da2:	f00b feff 	bl	800eba4 <HAL_UART_Transmit>
}
 8002da6:	9801      	ldr	r0, [sp, #4]
 8002da8:	b003      	add	sp, #12
 8002daa:	f85d fb04 	ldr.w	pc, [sp], #4
 8002dae:	bf00      	nop
 8002db0:	200230dc 	.word	0x200230dc
 8002db4:	08025944 	.word	0x08025944

08002db8 <calcepoch32>:
}
#endif

#if 1	// new version below
struct tm* getgpstime() {
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8002db8:	4a0f      	ldr	r2, [pc, #60]	; (8002df8 <calcepoch32+0x40>)
	return (&now);
}

// calculate epoch seconds from 1970 to now using GPS date time fields (32 bit unsigned, not 64 bit time_t as used by the library)
// the number of seconds that have elapsed since January 1, 1970 (midnight UTC/GMT), not counting leap seconds
uint32_t calcepoch32() {
 8002dba:	b538      	push	{r3, r4, r5, lr}
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8002dbc:	8914      	ldrh	r4, [r2, #8]
	now.tm_isdst = -1;        // Is DST on? 1 = yes, 0 = no, -1 = unknown
 8002dbe:	f04f 35ff 	mov.w	r5, #4294967295
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 8002dc2:	7a91      	ldrb	r1, [r2, #10]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8002dc4:	4b0d      	ldr	r3, [pc, #52]	; (8002dfc <calcepoch32+0x44>)
 8002dc6:	f2a4 746c 	subw	r4, r4, #1900	; 0x76c
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 8002dca:	4429      	add	r1, r5
	now.tm_isdst = -1;        // Is DST on? 1 = yes, 0 = no, -1 = unknown
 8002dcc:	621d      	str	r5, [r3, #32]

	epochtime = mktime(getgpstime());
 8002dce:	4618      	mov	r0, r3
	now.tm_mday = statuspkt.NavPvt.day;          // Day of the month
 8002dd0:	7ad5      	ldrb	r5, [r2, #11]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8002dd2:	615c      	str	r4, [r3, #20]
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 8002dd4:	6119      	str	r1, [r3, #16]
	now.tm_hour = statuspkt.NavPvt.hour;
 8002dd6:	7b14      	ldrb	r4, [r2, #12]
	now.tm_min = statuspkt.NavPvt.min;
 8002dd8:	7b51      	ldrb	r1, [r2, #13]
	now.tm_sec = statuspkt.NavPvt.sec;
 8002dda:	7b92      	ldrb	r2, [r2, #14]
	now.tm_hour = statuspkt.NavPvt.hour;
 8002ddc:	e9c3 4502 	strd	r4, r5, [r3, #8]
	now.tm_sec = statuspkt.NavPvt.sec;
 8002de0:	e9c3 2100 	strd	r2, r1, [r3]
	epochtime = mktime(getgpstime());
 8002de4:	f01c fefa 	bl	801fbdc <mktime>
 8002de8:	4b05      	ldr	r3, [pc, #20]	; (8002e00 <calcepoch32+0x48>)
 8002dea:	4602      	mov	r2, r0
	return (uint32_t)(epochtime + (time_t) (10 * 60 * 60));		// add ten hours
#else
    return (uint32_t)(epochtime);
#endif

}
 8002dec:	f648 40a0 	movw	r0, #36000	; 0x8ca0
	epochtime = mktime(getgpstime());
 8002df0:	e9c3 2100 	strd	r2, r1, [r3]
}
 8002df4:	4410      	add	r0, r2
 8002df6:	bd38      	pop	{r3, r4, r5, pc}
 8002df8:	2002272c 	.word	0x2002272c
 8002dfc:	200232a0 	.word	0x200232a0
 8002e00:	20023320 	.word	0x20023320

08002e04 <disableNmea>:

	sendPacket(packet, sizeof(packet));
}

// Function, sending set of packets to the receiver to disable NMEA messages
void disableNmea() {
 8002e04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	// Array of two bytes for CFG-MSG packets payload
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8002e08:	4c20      	ldr	r4, [pc, #128]	; (8002e8c <disableNmea+0x88>)
void disableNmea() {
 8002e0a:	b08e      	sub	sp, #56	; 0x38
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002e0c:	4f20      	ldr	r7, [pc, #128]	; (8002e90 <disableNmea+0x8c>)
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8002e0e:	ae04      	add	r6, sp, #16
 8002e10:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8002e14:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e16:	4635      	mov	r5, r6
 8002e18:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002e1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e1c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002e1e:	e894 0003 	ldmia.w	r4, {r0, r1}
			{ 0xF0, 0x06 }, { 0xF0, 0x02 }, { 0xF0, 0x07 }, { 0xF0, 0x03 }, { 0xF0, 0x04 }, { 0xF0, 0x0E },
			{ 0xF0, 0x0F }, { 0xF0, 0x05 }, { 0xF0, 0x08 }, { 0xF1, 0x00 }, { 0xF1, 0x01 }, { 0xF1, 0x03 },
			{ 0xF1, 0x04 }, { 0xF1, 0x05 }, { 0xF1, 0x06 }, };

	// CFG-MSG packet buffer
	byte packet[] = { 0xB5, // sync char 1
 8002e22:	f104 0208 	add.w	r2, r4, #8
 8002e26:	ab01      	add	r3, sp, #4
 8002e28:	f10d 040d 	add.w	r4, sp, #13
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8002e2c:	e886 0003 	stmia.w	r6, {r0, r1}
	byte packet[] = { 0xB5, // sync char 1
 8002e30:	ca07      	ldmia	r2, {r0, r1, r2}
 8002e32:	0c16      	lsrs	r6, r2, #16
 8002e34:	c303      	stmia	r3!, {r0, r1}
 8002e36:	f823 2b02 	strh.w	r2, [r3], #2
 8002e3a:	701e      	strb	r6, [r3, #0]
		for (byte j = 0; j < sizeof(*messages); j++) {
			packet[payloadOffset + j] = messages[i][j];
		}

		// Set checksum bytes to the null
		packet[packetSize - 2] = 0x00;
 8002e3c:	2600      	movs	r6, #0
		packet[packetSize - 1] = 0x00;
 8002e3e:	2200      	movs	r2, #0
			packet[payloadOffset + j] = messages[i][j];
 8002e40:	f895 c000 	ldrb.w	ip, [r5]
 8002e44:	7868      	ldrb	r0, [r5, #1]
 8002e46:	f10d 0106 	add.w	r1, sp, #6
		packet[packetSize - 1] = 0x00;
 8002e4a:	4613      	mov	r3, r2
		packet[packetSize - 2] = 0x00;
 8002e4c:	f88d 600d 	strb.w	r6, [sp, #13]
		packet[packetSize - 1] = 0x00;
 8002e50:	f88d 600e 	strb.w	r6, [sp, #14]
			packet[payloadOffset + j] = messages[i][j];
 8002e54:	f88d c00a 	strb.w	ip, [sp, #10]
 8002e58:	f88d 000b 	strb.w	r0, [sp, #11]

		// Calculate checksum over the packet buffer excluding sync (first two)
		// and checksum chars (last two)
		for (byte j = 0; j < packetSize - 4; j++) {
			packet[packetSize - 2] += packet[2 + j];
 8002e5c:	f811 0b01 	ldrb.w	r0, [r1], #1
 8002e60:	4403      	add	r3, r0
		for (byte j = 0; j < packetSize - 4; j++) {
 8002e62:	428c      	cmp	r4, r1
			packet[packetSize - 2] += packet[2 + j];
 8002e64:	b2db      	uxtb	r3, r3
			packet[packetSize - 1] += packet[packetSize - 2];
 8002e66:	441a      	add	r2, r3
			packet[packetSize - 2] += packet[2 + j];
 8002e68:	f88d 300d 	strb.w	r3, [sp, #13]
			packet[packetSize - 1] += packet[packetSize - 2];
 8002e6c:	b2d2      	uxtb	r2, r2
 8002e6e:	f88d 200e 	strb.w	r2, [sp, #14]
		for (byte j = 0; j < packetSize - 4; j++) {
 8002e72:	d1f3      	bne.n	8002e5c <disableNmea+0x58>
 8002e74:	3502      	adds	r5, #2
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002e76:	2364      	movs	r3, #100	; 0x64
 8002e78:	220b      	movs	r2, #11
 8002e7a:	a901      	add	r1, sp, #4
 8002e7c:	4638      	mov	r0, r7
 8002e7e:	f00b fe91 	bl	800eba4 <HAL_UART_Transmit>
	for (byte i = 0; i < sizeof(messages) / sizeof(*messages); i++) {
 8002e82:	45a8      	cmp	r8, r5
 8002e84:	d1db      	bne.n	8002e3e <disableNmea+0x3a>
		}

		sendPacket(packet, packetSize);
	}
}
 8002e86:	b00e      	add	sp, #56	; 0x38
 8002e88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e8c:	08024718 	.word	0x08024718
 8002e90:	20022f98 	.word	0x20022f98

08002e94 <changeFrequency>:
	sendPacket(packet, sizeof(packet));
}

// Function, sending packet to the receiver to change frequency to 100 ms
#define SEC 1
void changeFrequency() {
 8002e94:	b510      	push	{r4, lr}
	// CFG-RATE packet
	byte packet[] = { 0xB5, // sync char 1
 8002e96:	4b07      	ldr	r3, [pc, #28]	; (8002eb4 <changeFrequency+0x20>)
void changeFrequency() {
 8002e98:	b084      	sub	sp, #16
	byte packet[] = { 0xB5, // sync char 1
 8002e9a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e9c:	466c      	mov	r4, sp
 8002e9e:	c407      	stmia	r4!, {r0, r1, r2}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002ea0:	220e      	movs	r2, #14
	byte packet[] = { 0xB5, // sync char 1
 8002ea2:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002ea4:	4669      	mov	r1, sp
 8002ea6:	2364      	movs	r3, #100	; 0x64
 8002ea8:	4803      	ldr	r0, [pc, #12]	; (8002eb8 <changeFrequency+0x24>)
 8002eaa:	f00b fe7b 	bl	800eba4 <HAL_UART_Transmit>
			0x01, // CK_A
			0x39, // CK_B
#endif
			};
	sendPacket(packet, sizeof(packet));
}
 8002eae:	b004      	add	sp, #16
 8002eb0:	bd10      	pop	{r4, pc}
 8002eb2:	bf00      	nop
 8002eb4:	08024768 	.word	0x08024768
 8002eb8:	20022f98 	.word	0x20022f98

08002ebc <disableUnnecessaryChannels>:

// Function, sending packet to the receiver to disable unnecessary channels
void disableUnnecessaryChannels() {
 8002ebc:	b530      	push	{r4, r5, lr}
	// CFG-GNSS packet
	byte packet[] = { 0xB5, // sync char 1
 8002ebe:	4d09      	ldr	r5, [pc, #36]	; (8002ee4 <disableUnnecessaryChannels+0x28>)
void disableUnnecessaryChannels() {
 8002ec0:	b08d      	sub	sp, #52	; 0x34
	byte packet[] = { 0xB5, // sync char 1
 8002ec2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ec4:	ac01      	add	r4, sp, #4
 8002ec6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ec8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002eca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ecc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002ed0:	2364      	movs	r3, #100	; 0x64
	byte packet[] = { 0xB5, // sync char 1
 8002ed2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002ed6:	222c      	movs	r2, #44	; 0x2c
 8002ed8:	a901      	add	r1, sp, #4
 8002eda:	4803      	ldr	r0, [pc, #12]	; (8002ee8 <disableUnnecessaryChannels+0x2c>)
 8002edc:	f00b fe62 	bl	800eba4 <HAL_UART_Transmit>
			0xA4, // CK_A
			0x25, // CK_B
			};

	sendPacket(packet, sizeof(packet));
}
 8002ee0:	b00d      	add	sp, #52	; 0x34
 8002ee2:	bd30      	pop	{r4, r5, pc}
 8002ee4:	08024778 	.word	0x08024778
 8002ee8:	20022f98 	.word	0x20022f98

08002eec <enableNavPvt>:

// Function, sending packet to the receiver to enable NAV-PVT messages
void enableNavPvt() {
 8002eec:	b530      	push	{r4, r5, lr}
	// CFG-MSG packet
	byte packet[] = { 0xB5, // sync char 1
 8002eee:	4a08      	ldr	r2, [pc, #32]	; (8002f10 <enableNavPvt+0x24>)
void enableNavPvt() {
 8002ef0:	b085      	sub	sp, #20
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002ef2:	2364      	movs	r3, #100	; 0x64
	byte packet[] = { 0xB5, // sync char 1
 8002ef4:	ac01      	add	r4, sp, #4
 8002ef6:	ca07      	ldmia	r2, {r0, r1, r2}
 8002ef8:	c403      	stmia	r4!, {r0, r1}
 8002efa:	0c15      	lsrs	r5, r2, #16
 8002efc:	f824 2b02 	strh.w	r2, [r4], #2
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002f00:	a901      	add	r1, sp, #4
 8002f02:	220b      	movs	r2, #11
 8002f04:	4803      	ldr	r0, [pc, #12]	; (8002f14 <enableNavPvt+0x28>)
	byte packet[] = { 0xB5, // sync char 1
 8002f06:	7025      	strb	r5, [r4, #0]
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002f08:	f00b fe4c 	bl	800eba4 <HAL_UART_Transmit>
			0x13, // CK_A
			0x51, // CK_B
			};

	sendPacket(packet, sizeof(packet));
}
 8002f0c:	b005      	add	sp, #20
 8002f0e:	bd30      	pop	{r4, r5, pc}
 8002f10:	080247a4 	.word	0x080247a4
 8002f14:	20022f98 	.word	0x20022f98

08002f18 <enableNaTP5>:

// Function, to set time pulse2 to interval of 1pps
// pulse only running when GPS locked to UTC
void enableNaTP5() {
 8002f18:	b530      	push	{r4, r5, lr}
	// CFG-MSG packet
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 8002f1a:	4d09      	ldr	r5, [pc, #36]	; (8002f40 <enableNaTP5+0x28>)
void enableNaTP5() {
 8002f1c:	b08b      	sub	sp, #44	; 0x2c
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 8002f1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f20:	466c      	mov	r4, sp
 8002f22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f28:	e895 0003 	ldmia.w	r5, {r0, r1}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002f2c:	2364      	movs	r3, #100	; 0x64
 8002f2e:	2228      	movs	r2, #40	; 0x28
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 8002f30:	e884 0003 	stmia.w	r4, {r0, r1}
	HAL_UART_Transmit(&huart6, packet, len, 100);
 8002f34:	4669      	mov	r1, sp
 8002f36:	4803      	ldr	r0, [pc, #12]	; (8002f44 <enableNaTP5+0x2c>)
 8002f38:	f00b fe34 	bl	800eba4 <HAL_UART_Transmit>
			0x0F, 0x00, 0x40, 0x42, 0x0F, 0x00, 0x00, 0x00, 0x00, 0x00, 0xA0, 0x86, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00,
			0xF7, 0x00, 0x00, 0x00, 0xC9, 0x97 };

	sendPacket(packet, sizeof(packet));
}
 8002f3c:	b00b      	add	sp, #44	; 0x2c
 8002f3e:	bd30      	pop	{r4, r5, pc}
 8002f40:	080247b0 	.word	0x080247b0
 8002f44:	20022f98 	.word	0x20022f98

08002f48 <IsPacketReady>:
	}
	return ((CK_A == PACKETstore[90]) && (CK_B == PACKETstore[91]));
}

// start/complete filling in the current packet
int IsPacketReady(unsigned char c) {
 8002f48:	b470      	push	{r4, r5, r6}
	// get current position in packet
	unsigned char p = UbxGpsv.carriagePosition;
 8002f4a:	4d1c      	ldr	r5, [pc, #112]	; (8002fbc <IsPacketReady+0x74>)
 8002f4c:	78eb      	ldrb	r3, [r5, #3]
	if (p < 4)     // this looks for PVT messages
 8002f4e:	2b03      	cmp	r3, #3
 8002f50:	d809      	bhi.n	8002f66 <IsPacketReady+0x1e>
			{
		// are we starting a packet?
		if (c == UBXGPS_HEADER[p]) {
 8002f52:	4a1b      	ldr	r2, [pc, #108]	; (8002fc0 <IsPacketReady+0x78>)
 8002f54:	4619      	mov	r1, r3
 8002f56:	5cd2      	ldrb	r2, [r2, r3]
 8002f58:	4282      	cmp	r2, r0
 8002f5a:	d00e      	beq.n	8002f7a <IsPacketReady+0x32>
			PACKETstore[p++] = c;
		} else {
			p = 0;
 8002f5c:	2300      	movs	r3, #0
				}
			}
		}
	}
	UbxGpsv.carriagePosition = p;
	return false;
 8002f5e:	2000      	movs	r0, #0
	UbxGpsv.carriagePosition = p;
 8002f60:	70eb      	strb	r3, [r5, #3]
}
 8002f62:	bc70      	pop	{r4, r5, r6}
 8002f64:	4770      	bx	lr
		if (p < (2 + 4 + 84 + 2)) {
 8002f66:	2b5b      	cmp	r3, #91	; 0x5b
 8002f68:	d8f9      	bhi.n	8002f5e <IsPacketReady+0x16>
			PACKETstore[p++] = c;
 8002f6a:	1c5a      	adds	r2, r3, #1
 8002f6c:	4e15      	ldr	r6, [pc, #84]	; (8002fc4 <IsPacketReady+0x7c>)
 8002f6e:	b2d2      	uxtb	r2, r2
 8002f70:	54f0      	strb	r0, [r6, r3]
			if (p == (2 + 4 + 84 + 2)) {
 8002f72:	2a5c      	cmp	r2, #92	; 0x5c
 8002f74:	d006      	beq.n	8002f84 <IsPacketReady+0x3c>
 8002f76:	4613      	mov	r3, r2
 8002f78:	e7f1      	b.n	8002f5e <IsPacketReady+0x16>
			PACKETstore[p++] = c;
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	4811      	ldr	r0, [pc, #68]	; (8002fc4 <IsPacketReady+0x7c>)
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	5442      	strb	r2, [r0, r1]
 8002f82:	e7ec      	b.n	8002f5e <IsPacketReady+0x16>
				UbxGpsv.carriagePosition = p;
 8002f84:	2300      	movs	r3, #0
 8002f86:	1c71      	adds	r1, r6, #1
 8002f88:	f106 0459 	add.w	r4, r6, #89	; 0x59
	unsigned char CK_B = 0;
 8002f8c:	461a      	mov	r2, r3
				UbxGpsv.carriagePosition = p;
 8002f8e:	70eb      	strb	r3, [r5, #3]
		CK_A = CK_A + PACKETstore[i];
 8002f90:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8002f94:	4403      	add	r3, r0
	for (int i = 2; i < (2 + 4 + 84); i++)		// skip sync bytes
 8002f96:	428c      	cmp	r4, r1
		CK_A = CK_A + PACKETstore[i];
 8002f98:	b2db      	uxtb	r3, r3
		CK_B = CK_B + CK_A;
 8002f9a:	441a      	add	r2, r3
 8002f9c:	b2d2      	uxtb	r2, r2
	for (int i = 2; i < (2 + 4 + 84); i++)		// skip sync bytes
 8002f9e:	d1f7      	bne.n	8002f90 <IsPacketReady+0x48>
	return ((CK_A == PACKETstore[90]) && (CK_B == PACKETstore[91]));
 8002fa0:	f896 105a 	ldrb.w	r1, [r6, #90]	; 0x5a
 8002fa4:	4299      	cmp	r1, r3
 8002fa6:	d1d9      	bne.n	8002f5c <IsPacketReady+0x14>
 8002fa8:	f896 305b 	ldrb.w	r3, [r6, #91]	; 0x5b
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d1d5      	bne.n	8002f5c <IsPacketReady+0x14>
					gpsgood = 1;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	4a05      	ldr	r2, [pc, #20]	; (8002fc8 <IsPacketReady+0x80>)
					return true;
 8002fb4:	4618      	mov	r0, r3
					gpsgood = 1;
 8002fb6:	6013      	str	r3, [r2, #0]
					return true;
 8002fb8:	e7d3      	b.n	8002f62 <IsPacketReady+0x1a>
 8002fba:	bf00      	nop
 8002fbc:	20000230 	.word	0x20000230
 8002fc0:	08025998 	.word	0x08025998
 8002fc4:	2002332c 	.word	0x2002332c
 8002fc8:	20001604 	.word	0x20001604

08002fcc <setupneo>:
		printf("0x%02x ", data);
	}
}

// init neo7
HAL_StatusTypeDef setupneo() {
 8002fcc:	b510      	push	{r4, lr}
	HAL_StatusTypeDef stat;

	// Disabling NMEA messages by sending appropriate packets
//		printf("Disabling NMEA messages...\n\r");
	disableNmea();
 8002fce:	f7ff ff19 	bl	8002e04 <disableNmea>
	 * @param Size: amount of data to be received.
	 * @note   When the UART parity is enabled (PCE = 1), the received data contain
	 *         the parity bit (MSB position).
	 * @retval HAL status
	 */
	stat = HAL_UART_Receive_DMA(&huart6, rxdatabuf, 1);
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	4912      	ldr	r1, [pc, #72]	; (8003020 <setupneo+0x54>)
 8002fd6:	4813      	ldr	r0, [pc, #76]	; (8003024 <setupneo+0x58>)
 8002fd8:	f00b f8d2 	bl	800e180 <HAL_UART_Receive_DMA>

	if (stat != HAL_OK) {
 8002fdc:	4604      	mov	r4, r0
 8002fde:	b9d0      	cbnz	r0, 8003016 <setupneo+0x4a>
		printf("Err HAL_UART_Receive_IT usart6\n");
		return (stat);
	}

	// 	Set reporting frequency to 1 Sec
	printf("NEO: Changing receiving frequency to 1 Sec...\n\r");
 8002fe0:	4811      	ldr	r0, [pc, #68]	; (8003028 <setupneo+0x5c>)
 8002fe2:	f01d fc99 	bl	8020918 <iprintf>

	changeFrequency();
 8002fe6:	f7ff ff55 	bl	8002e94 <changeFrequency>
	//rx();		// debugging

	// Disabling unnecessary channels like SBAS or QZSS
	printf("NEO: Disabling unnecessary channels...\r\n");
 8002fea:	4810      	ldr	r0, [pc, #64]	; (800302c <setupneo+0x60>)
 8002fec:	f01d fd1c 	bl	8020a28 <puts>
	disableUnnecessaryChannels();
 8002ff0:	f7ff ff64 	bl	8002ebc <disableUnnecessaryChannels>

	// Enabling NAV-PVT messages
	printf("NEO: Enabling NAV-PVT messages...\n\r");
 8002ff4:	480e      	ldr	r0, [pc, #56]	; (8003030 <setupneo+0x64>)
 8002ff6:	f01d fc8f 	bl	8020918 <iprintf>
	enableNavPvt();
 8002ffa:	f7ff ff77 	bl	8002eec <enableNavPvt>
	osDelay(100);
 8002ffe:	2064      	movs	r0, #100	; 0x64
 8003000:	f00d ff1c 	bl	8010e3c <osDelay>
// Enable Time pulse
	enableNaTP5();
 8003004:	f7ff ff88 	bl	8002f18 <enableNaTP5>
	statuspkt.NavPvt.flags = 0;		// make sure gps not showing as locked
 8003008:	4b0a      	ldr	r3, [pc, #40]	; (8003034 <setupneo+0x68>)
	printf("NEO: Auto-configuration is complete\n\r");
 800300a:	480b      	ldr	r0, [pc, #44]	; (8003038 <setupneo+0x6c>)
	statuspkt.NavPvt.flags = 0;		// make sure gps not showing as locked
 800300c:	765c      	strb	r4, [r3, #25]
	printf("NEO: Auto-configuration is complete\n\r");
 800300e:	f01d fc83 	bl	8020918 <iprintf>

//		fastdelay_ms(100); // Little delay before flushing
	return (stat);
}
 8003012:	4620      	mov	r0, r4
 8003014:	bd10      	pop	{r4, pc}
		printf("Err HAL_UART_Receive_IT usart6\n");
 8003016:	4809      	ldr	r0, [pc, #36]	; (800303c <setupneo+0x70>)
 8003018:	f01d fd06 	bl	8020a28 <puts>
}
 800301c:	4620      	mov	r0, r4
 800301e:	bd10      	pop	{r4, pc}
 8003020:	20001608 	.word	0x20001608
 8003024:	20022f98 	.word	0x20022f98
 8003028:	080259bc 	.word	0x080259bc
 800302c:	080259ec 	.word	0x080259ec
 8003030:	08025a14 	.word	0x08025a14
 8003034:	2002272c 	.word	0x2002272c
 8003038:	08025a38 	.word	0x08025a38
 800303c:	0802599c 	.word	0x0802599c

08003040 <HAL_UART_RxCpltCallback>:
	const unsigned char offset = 6;
//	unsigned char data;
//	HAL_StatusTypeDef stat;

//	printf("UART6 RxCpl");
	if (huart->Instance == USART6) { //our UART
 8003040:	6803      	ldr	r3, [r0, #0]
 8003042:	4a18      	ldr	r2, [pc, #96]	; (80030a4 <HAL_UART_RxCpltCallback+0x64>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d007      	beq.n	8003058 <HAL_UART_RxCpltCallback+0x18>
		if (stat != HAL_OK) {
			printf("Err HAL_UART_Receive_IT usart6\n");
		}
#endif
	} else {
		if (huart->Instance == UART5) {
 8003048:	4a17      	ldr	r2, [pc, #92]	; (80030a8 <HAL_UART_RxCpltCallback+0x68>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d002      	beq.n	8003054 <HAL_UART_RxCpltCallback+0x14>
			uart5_rxdone();
		}
		else
		printf("USART unknown uart int\n");
 800304e:	4817      	ldr	r0, [pc, #92]	; (80030ac <HAL_UART_RxCpltCallback+0x6c>)
 8003050:	f01d bcea 	b.w	8020a28 <puts>
			uart5_rxdone();
 8003054:	f7fd bfe8 	b.w	8001028 <uart5_rxdone>
		data = rxdatabuf[0];
 8003058:	4b15      	ldr	r3, [pc, #84]	; (80030b0 <HAL_UART_RxCpltCallback+0x70>)
		flag = 1;
 800305a:	2101      	movs	r1, #1
 800305c:	4a15      	ldr	r2, [pc, #84]	; (80030b4 <HAL_UART_RxCpltCallback+0x74>)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800305e:	b510      	push	{r4, lr}
		data = rxdatabuf[0];
 8003060:	781b      	ldrb	r3, [r3, #0]
 8003062:	4c15      	ldr	r4, [pc, #84]	; (80030b8 <HAL_UART_RxCpltCallback+0x78>)
		if (IsPacketReady(data)) {
 8003064:	4618      	mov	r0, r3
		flag = 1;
 8003066:	6011      	str	r1, [r2, #0]
		data = rxdatabuf[0];
 8003068:	7023      	strb	r3, [r4, #0]
		if (IsPacketReady(data)) {
 800306a:	f7ff ff6d 	bl	8002f48 <IsPacketReady>
 800306e:	b180      	cbz	r0, 8003092 <HAL_UART_RxCpltCallback+0x52>
 8003070:	4b12      	ldr	r3, [pc, #72]	; (80030bc <HAL_UART_RxCpltCallback+0x7c>)
 8003072:	4a13      	ldr	r2, [pc, #76]	; (80030c0 <HAL_UART_RxCpltCallback+0x80>)
 8003074:	f103 004e 	add.w	r0, r3, #78	; 0x4e
				*((char*) (&(statuspkt.NavPvt)) + (i - offset)) = PACKETstore[i]; // copy into global struct
 8003078:	f813 1f01 	ldrb.w	r1, [r3, #1]!
			for (unsigned int i = offset; i < sizeof(statuspkt.NavPvt); i++) {
 800307c:	4283      	cmp	r3, r0
				*((char*) (&(statuspkt.NavPvt)) + (i - offset)) = PACKETstore[i]; // copy into global struct
 800307e:	f802 1f01 	strb.w	r1, [r2, #1]!
			for (unsigned int i = offset; i < sizeof(statuspkt.NavPvt); i++) {
 8003082:	d1f9      	bne.n	8003078 <HAL_UART_RxCpltCallback+0x38>
			if (statuspkt.NavPvt.flags & 1) { // locked
 8003084:	4c0f      	ldr	r4, [pc, #60]	; (80030c4 <HAL_UART_RxCpltCallback+0x84>)
 8003086:	7e63      	ldrb	r3, [r4, #25]
 8003088:	f013 0301 	ands.w	r3, r3, #1
 800308c:	d102      	bne.n	8003094 <HAL_UART_RxCpltCallback+0x54>
				gpslocked = 0;
 800308e:	4a0e      	ldr	r2, [pc, #56]	; (80030c8 <HAL_UART_RxCpltCallback+0x88>)
 8003090:	7013      	strb	r3, [r2, #0]
	}
}
 8003092:	bd10      	pop	{r4, pc}
				statuspkt.epochsecs = calcepoch32();// should not be needed if our 1 sec timer was accurate, also dbg desyncs this
 8003094:	f7ff fe90 	bl	8002db8 <calcepoch32>
				gpslocked = 1;
 8003098:	4b0b      	ldr	r3, [pc, #44]	; (80030c8 <HAL_UART_RxCpltCallback+0x88>)
 800309a:	2201      	movs	r2, #1
				statuspkt.epochsecs = calcepoch32();// should not be needed if our 1 sec timer was accurate, also dbg desyncs this
 800309c:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
				gpslocked = 1;
 80030a0:	701a      	strb	r2, [r3, #0]
}
 80030a2:	bd10      	pop	{r4, pc}
 80030a4:	40011400 	.word	0x40011400
 80030a8:	40005000 	.word	0x40005000
 80030ac:	08025980 	.word	0x08025980
 80030b0:	20001608 	.word	0x20001608
 80030b4:	20001600 	.word	0x20001600
 80030b8:	20023328 	.word	0x20023328
 80030bc:	20023331 	.word	0x20023331
 80030c0:	2002272f 	.word	0x2002272f
 80030c4:	2002272c 	.word	0x2002272c
 80030c8:	20001645 	.word	0x20001645

080030cc <HAL_UART_ErrorCallback>:


HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80030cc:	b570      	push	{r4, r5, r6, lr}
 80030ce:	4604      	mov	r4, r0
	__HAL_UART_CLEAR_FEFLAG(huart);
	__HAL_UART_CLEAR_NEFLAG(huart);
	__HAL_UART_CLEAR_OREFLAG(huart);
	__HAL_UART_CLEAR_PEFLAG(huart);

	if (huart->Instance == USART6) { 		// GPS  UART
 80030d0:	4a0e      	ldr	r2, [pc, #56]	; (800310c <HAL_UART_ErrorCallback+0x40>)
	__HAL_UART_CLEAR_FEFLAG(huart);
 80030d2:	2602      	movs	r6, #2
	__HAL_UART_CLEAR_NEFLAG(huart);
 80030d4:	2504      	movs	r5, #4
	__HAL_UART_CLEAR_FEFLAG(huart);
 80030d6:	6823      	ldr	r3, [r4, #0]
	__HAL_UART_CLEAR_OREFLAG(huart);
 80030d8:	2008      	movs	r0, #8
	__HAL_UART_CLEAR_PEFLAG(huart);
 80030da:	2101      	movs	r1, #1
	if (huart->Instance == USART6) { 		// GPS  UART
 80030dc:	4293      	cmp	r3, r2
	__HAL_UART_CLEAR_FEFLAG(huart);
 80030de:	621e      	str	r6, [r3, #32]
	__HAL_UART_CLEAR_NEFLAG(huart);
 80030e0:	621d      	str	r5, [r3, #32]
	__HAL_UART_CLEAR_OREFLAG(huart);
 80030e2:	6218      	str	r0, [r3, #32]
	__HAL_UART_CLEAR_PEFLAG(huart);
 80030e4:	6219      	str	r1, [r3, #32]
	if (huart->Instance == USART6) { 		// GPS  UART
 80030e6:	d00b      	beq.n	8003100 <HAL_UART_ErrorCallback+0x34>
	printf("GPS UART_Err Callback %0lx\n", huart->ErrorCode);
	}
	if (huart->Instance == UART5) { 			//LCD UART
 80030e8:	4a09      	ldr	r2, [pc, #36]	; (8003110 <HAL_UART_ErrorCallback+0x44>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d000      	beq.n	80030f0 <HAL_UART_ErrorCallback+0x24>
#define  HAL_UART_ERROR_NE         ((uint32_t)0x00000002U)    /*!< Noise error         */
#define  HAL_UART_ERROR_FE         ((uint32_t)0x00000004U)    /*!< frame error         */
#define  HAL_UART_ERROR_ORE        ((uint32_t)0x00000008U)    /*!< Overrun error       */
#define  HAL_UART_ERROR_DMA        ((uint32_t)0x00000010U)    /*!< DMA transfer error  */
#endif
}
 80030ee:	bd70      	pop	{r4, r5, r6, pc}
	printf("LCD UART_Err Callback %0lx\n", huart->ErrorCode);
 80030f0:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80030f2:	4808      	ldr	r0, [pc, #32]	; (8003114 <HAL_UART_ErrorCallback+0x48>)
 80030f4:	f01d fc10 	bl	8020918 <iprintf>
}
 80030f8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	lcd_init();
 80030fc:	f7fe b82e 	b.w	800115c <lcd_init>
	printf("GPS UART_Err Callback %0lx\n", huart->ErrorCode);
 8003100:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8003102:	4805      	ldr	r0, [pc, #20]	; (8003118 <HAL_UART_ErrorCallback+0x4c>)
 8003104:	f01d fc08 	bl	8020918 <iprintf>
 8003108:	6823      	ldr	r3, [r4, #0]
 800310a:	e7ed      	b.n	80030e8 <HAL_UART_ErrorCallback+0x1c>
 800310c:	40011400 	.word	0x40011400
 8003110:	40005000 	.word	0x40005000
 8003114:	08025964 	.word	0x08025964
 8003118:	08025948 	.word	0x08025948

0800311c <cycleleds>:
//////////////////////////////////////////////
//
// Initialise and test the LEDS by cycling them
//
//////////////////////////////////////////////
void cycleleds(void) {
 800311c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800311e:	b085      	sub	sp, #20
	const uint16_t pattern[] = {
 8003120:	4a1b      	ldr	r2, [pc, #108]	; (8003190 <cycleleds+0x74>)
	LED_D1_Pin | LED_D2_Pin | LED_D3_Pin | LED_D4_Pin | LED_D5_Pin };

	int i;

	for (i = 0; i < 5; i++) {
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8003122:	4c1c      	ldr	r4, [pc, #112]	; (8003194 <cycleleds+0x78>)
 8003124:	ae01      	add	r6, sp, #4
 8003126:	f10d 070e 	add.w	r7, sp, #14
	const uint16_t pattern[] = {
 800312a:	ca07      	ldmia	r2, {r0, r1, r2}
 800312c:	4633      	mov	r3, r6
 800312e:	4635      	mov	r5, r6
 8003130:	c303      	stmia	r3!, {r0, r1}
 8003132:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8003134:	f835 1b02 	ldrh.w	r1, [r5], #2
 8003138:	2200      	movs	r2, #0
 800313a:	4620      	mov	r0, r4
 800313c:	f005 fb36 	bl	80087ac <HAL_GPIO_WritePin>
		osDelay(140);
 8003140:	208c      	movs	r0, #140	; 0x8c
 8003142:	f00d fe7b 	bl	8010e3c <osDelay>
	for (i = 0; i < 5; i++) {
 8003146:	42bd      	cmp	r5, r7
 8003148:	d1f4      	bne.n	8003134 <cycleleds+0x18>
	}
	osDelay(600);
 800314a:	f44f 7016 	mov.w	r0, #600	; 0x258
 800314e:	4634      	mov	r4, r6
	for (i = 0; i < 5; i++) {
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_SET);
 8003150:	4f10      	ldr	r7, [pc, #64]	; (8003194 <cycleleds+0x78>)
	osDelay(600);
 8003152:	f00d fe73 	bl	8010e3c <osDelay>
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_SET);
 8003156:	f834 1b02 	ldrh.w	r1, [r4], #2
 800315a:	2201      	movs	r2, #1
 800315c:	4638      	mov	r0, r7
 800315e:	f005 fb25 	bl	80087ac <HAL_GPIO_WritePin>
		osDelay(140);
 8003162:	208c      	movs	r0, #140	; 0x8c
 8003164:	f00d fe6a 	bl	8010e3c <osDelay>
	for (i = 0; i < 5; i++) {
 8003168:	42ac      	cmp	r4, r5
 800316a:	d1f4      	bne.n	8003156 <cycleleds+0x3a>
	}
	osDelay(500);
 800316c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
	for (i = 0; i < 5; i++) {
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8003170:	4d08      	ldr	r5, [pc, #32]	; (8003194 <cycleleds+0x78>)
	osDelay(500);
 8003172:	f00d fe63 	bl	8010e3c <osDelay>
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8003176:	f836 1b02 	ldrh.w	r1, [r6], #2
 800317a:	2200      	movs	r2, #0
 800317c:	4628      	mov	r0, r5
 800317e:	f005 fb15 	bl	80087ac <HAL_GPIO_WritePin>
		osDelay(140);
 8003182:	208c      	movs	r0, #140	; 0x8c
 8003184:	f00d fe5a 	bl	8010e3c <osDelay>
	for (i = 0; i < 5; i++) {
 8003188:	42b4      	cmp	r4, r6
 800318a:	d1f4      	bne.n	8003176 <cycleleds+0x5a>
	}
}
 800318c:	b005      	add	sp, #20
 800318e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003190:	080247d8 	.word	0x080247d8
 8003194:	40020c00 	.word	0x40020c00

08003198 <setpgagain>:
//////////////////////////////////////////////
//
// Set the Programmable Gain Amplifier GAIN
//
//////////////////////////////////////////////
void setpgagain(int gain) {
 8003198:	b538      	push	{r3, r4, r5, lr}
 800319a:	4604      	mov	r4, r0
	osDelay(5);
 800319c:	2005      	movs	r0, #5
 800319e:	f00d fe4d 	bl	8010e3c <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 80031a2:	2201      	movs	r2, #1
 80031a4:	2104      	movs	r1, #4
 80031a6:	4814      	ldr	r0, [pc, #80]	; (80031f8 <setpgagain+0x60>)
 80031a8:	f005 fb00 	bl	80087ac <HAL_GPIO_WritePin>
	osDelay(5);
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
	osDelay(5);
	pgagain = 0x4000 | (gain & 0x07);
 80031ac:	f004 0407 	and.w	r4, r4, #7
	osDelay(5);
 80031b0:	2005      	movs	r0, #5
	pgagain = 0x4000 | (gain & 0x07);
 80031b2:	4d12      	ldr	r5, [pc, #72]	; (80031fc <setpgagain+0x64>)
	osDelay(5);
 80031b4:	f00d fe42 	bl	8010e3c <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 80031b8:	2200      	movs	r2, #0
 80031ba:	2104      	movs	r1, #4
 80031bc:	480e      	ldr	r0, [pc, #56]	; (80031f8 <setpgagain+0x60>)
 80031be:	f005 faf5 	bl	80087ac <HAL_GPIO_WritePin>
	pgagain = 0x4000 | (gain & 0x07);
 80031c2:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
	osDelay(5);
 80031c6:	2005      	movs	r0, #5
 80031c8:	f00d fe38 	bl	8010e3c <osDelay>
	if (HAL_SPI_Transmit(&hspi2, &pgagain, 1, 1000) != HAL_OK) {	// select gain
 80031cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80031d0:	2201      	movs	r2, #1
 80031d2:	4629      	mov	r1, r5
 80031d4:	480a      	ldr	r0, [pc, #40]	; (8003200 <setpgagain+0x68>)
	pgagain = 0x4000 | (gain & 0x07);
 80031d6:	802c      	strh	r4, [r5, #0]
	if (HAL_SPI_Transmit(&hspi2, &pgagain, 1, 1000) != HAL_OK) {	// select gain
 80031d8:	f008 f908 	bl	800b3ec <HAL_SPI_Transmit>
 80031dc:	b110      	cbz	r0, 80031e4 <setpgagain+0x4c>
		printf("setpgagain: SPI Error\n");
 80031de:	4809      	ldr	r0, [pc, #36]	; (8003204 <setpgagain+0x6c>)
 80031e0:	f01d fc22 	bl	8020a28 <puts>
	}
	osDelay(5);
 80031e4:	2005      	movs	r0, #5
 80031e6:	f00d fe29 	bl	8010e3c <osDelay>
//printf("PGA Gain set to %d\n",pgagain & 7);
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 80031ea:	2201      	movs	r2, #1
 80031ec:	2104      	movs	r1, #4
 80031ee:	4802      	ldr	r0, [pc, #8]	; (80031f8 <setpgagain+0x60>)
}
 80031f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 80031f4:	f005 bada 	b.w	80087ac <HAL_GPIO_WritePin>
 80031f8:	40021800 	.word	0x40021800
 80031fc:	2000023e 	.word	0x2000023e
 8003200:	2002289c 	.word	0x2002289c
 8003204:	08025cf0 	.word	0x08025cf0

08003208 <initpga>:
//////////////////////////////////////////////
//
// Initialise the Programmable Gain Amplifier MCP6S93
//
//////////////////////////////////////////////
int initpga() {
 8003208:	b510      	push	{r4, lr}
	// init spi based single ended PG Amp
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 800320a:	2201      	movs	r2, #1
int initpga() {
 800320c:	b084      	sub	sp, #16
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 800320e:	2104      	movs	r1, #4
 8003210:	482b      	ldr	r0, [pc, #172]	; (80032c0 <initpga+0xb8>)
 8003212:	f005 facb 	bl	80087ac <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// reset the PGA seq
 8003216:	2200      	movs	r2, #0
 8003218:	2104      	movs	r1, #4
 800321a:	4829      	ldr	r0, [pc, #164]	; (80032c0 <initpga+0xb8>)
 800321c:	f005 fac6 	bl	80087ac <HAL_GPIO_WritePin>
	osDelay(50);
 8003220:	2032      	movs	r0, #50	; 0x32
 8003222:	f00d fe0b 	bl	8010e3c <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 8003226:	2201      	movs	r2, #1
 8003228:	2104      	movs	r1, #4
 800322a:	4825      	ldr	r0, [pc, #148]	; (80032c0 <initpga+0xb8>)
 800322c:	f005 fabe 	bl	80087ac <HAL_GPIO_WritePin>
	osDelay(50);
 8003230:	2032      	movs	r0, #50	; 0x32
 8003232:	f00d fe03 	bl	8010e3c <osDelay>

	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 8003236:	2200      	movs	r2, #0
 8003238:	2104      	movs	r1, #4
 800323a:	4821      	ldr	r0, [pc, #132]	; (80032c0 <initpga+0xb8>)
 800323c:	f005 fab6 	bl	80087ac <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(&hspi2, (uint16_t[] ) { 0 }, 1, 1000) != HAL_OK) {	// nop cmd
 8003240:	2400      	movs	r4, #0
 8003242:	a904      	add	r1, sp, #16
 8003244:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003248:	2201      	movs	r2, #1
 800324a:	481e      	ldr	r0, [pc, #120]	; (80032c4 <initpga+0xbc>)
 800324c:	f821 4d0c 	strh.w	r4, [r1, #-12]!
 8003250:	f008 f8cc 	bl	800b3ec <HAL_SPI_Transmit>
 8003254:	bb70      	cbnz	r0, 80032b4 <initpga+0xac>
		printf("initpga: SPI error 2\n\r");
		return (1);
	}
	{
		volatile int dly;
		for (dly = 0; dly < 50; dly++)
 8003256:	9002      	str	r0, [sp, #8]
 8003258:	9b02      	ldr	r3, [sp, #8]
 800325a:	2b31      	cmp	r3, #49	; 0x31
 800325c:	dc05      	bgt.n	800326a <initpga+0x62>
 800325e:	9b02      	ldr	r3, [sp, #8]
 8003260:	3301      	adds	r3, #1
 8003262:	9302      	str	r3, [sp, #8]
 8003264:	9b02      	ldr	r3, [sp, #8]
 8003266:	2b31      	cmp	r3, #49	; 0x31
 8003268:	ddf9      	ble.n	800325e <initpga+0x56>
			;
	}
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PG
 800326a:	2201      	movs	r2, #1
 800326c:	2104      	movs	r1, #4
 800326e:	4814      	ldr	r0, [pc, #80]	; (80032c0 <initpga+0xb8>)
 8003270:	f005 fa9c 	bl	80087ac <HAL_GPIO_WritePin>
	osDelay(50);
 8003274:	2032      	movs	r0, #50	; 0x32
 8003276:	f00d fde1 	bl	8010e3c <osDelay>

	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 800327a:	2200      	movs	r2, #0
 800327c:	2104      	movs	r1, #4
 800327e:	4810      	ldr	r0, [pc, #64]	; (80032c0 <initpga+0xb8>)
 8003280:	f005 fa94 	bl	80087ac <HAL_GPIO_WritePin>
	//osDelay(5);
	if (HAL_SPI_Transmit(&hspi2, &spicmdchan[0], 1, 1000) != HAL_OK) {	// set the channel to ch1
 8003284:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003288:	2201      	movs	r2, #1
 800328a:	490f      	ldr	r1, [pc, #60]	; (80032c8 <initpga+0xc0>)
 800328c:	480d      	ldr	r0, [pc, #52]	; (80032c4 <initpga+0xbc>)
 800328e:	f008 f8ad 	bl	800b3ec <HAL_SPI_Transmit>
 8003292:	b978      	cbnz	r0, 80032b4 <initpga+0xac>
		printf("initpga: SPI error 2\n\r");
		return (1);
	}
	{
		volatile int dly;
		for (dly = 0; dly < 50; dly++)
 8003294:	9003      	str	r0, [sp, #12]
 8003296:	9b03      	ldr	r3, [sp, #12]
 8003298:	2b31      	cmp	r3, #49	; 0x31
 800329a:	dc05      	bgt.n	80032a8 <initpga+0xa0>
 800329c:	9b03      	ldr	r3, [sp, #12]
 800329e:	3301      	adds	r3, #1
 80032a0:	9303      	str	r3, [sp, #12]
 80032a2:	9b03      	ldr	r3, [sp, #12]
 80032a4:	2b31      	cmp	r3, #49	; 0x31
 80032a6:	ddf9      	ble.n	800329c <initpga+0x94>
			;
	}
	setpgagain(1);			// 1 == gain of 2x
 80032a8:	2001      	movs	r0, #1
 80032aa:	f7ff ff75 	bl	8003198 <setpgagain>
	return (0);
 80032ae:	2000      	movs	r0, #0
}
 80032b0:	b004      	add	sp, #16
 80032b2:	bd10      	pop	{r4, pc}
		printf("initpga: SPI error 2\n\r");
 80032b4:	4805      	ldr	r0, [pc, #20]	; (80032cc <initpga+0xc4>)
 80032b6:	f01d fb2f 	bl	8020918 <iprintf>
		return (1);
 80032ba:	2001      	movs	r0, #1
}
 80032bc:	b004      	add	sp, #16
 80032be:	bd10      	pop	{r4, pc}
 80032c0:	40021800 	.word	0x40021800
 80032c4:	2002289c 	.word	0x2002289c
 80032c8:	08025d08 	.word	0x08025d08
 80032cc:	08025b14 	.word	0x08025b14

080032d0 <bumppga>:

// bump the pga by one step
int bumppga(int i) {
	volatile int gain;

	gain = pgagain & 0x7;
 80032d0:	4b11      	ldr	r3, [pc, #68]	; (8003318 <bumppga+0x48>)
 80032d2:	881b      	ldrh	r3, [r3, #0]
int bumppga(int i) {
 80032d4:	b510      	push	{r4, lr}
	gain = pgagain & 0x7;
 80032d6:	f003 0307 	and.w	r3, r3, #7
int bumppga(int i) {
 80032da:	b082      	sub	sp, #8
	if (!(((gain <= 0) && (i < 0)) || ((gain >= 7) && (i > 0)))) {	// there is room to change
 80032dc:	1e04      	subs	r4, r0, #0
	gain = pgagain & 0x7;
 80032de:	9301      	str	r3, [sp, #4]
	if (!(((gain <= 0) && (i < 0)) || ((gain >= 7) && (i > 0)))) {	// there is room to change
 80032e0:	9b01      	ldr	r3, [sp, #4]
 80032e2:	da04      	bge.n	80032ee <bumppga+0x1e>
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	bfd4      	ite	le
 80032e8:	2300      	movle	r3, #0
 80032ea:	2301      	movgt	r3, #1
 80032ec:	b13b      	cbz	r3, 80032fe <bumppga+0x2e>
 80032ee:	2c00      	cmp	r4, #0
 80032f0:	9b01      	ldr	r3, [sp, #4]
 80032f2:	dd07      	ble.n	8003304 <bumppga+0x34>
 80032f4:	2b06      	cmp	r3, #6
 80032f6:	bfcc      	ite	gt
 80032f8:	2300      	movgt	r3, #0
 80032fa:	2301      	movle	r3, #1
 80032fc:	b913      	cbnz	r3, 8003304 <bumppga+0x34>
		gain = gain + i;
		setpgagain(gain);
		return(i);
	}
return(0);
 80032fe:	4618      	mov	r0, r3
}
 8003300:	b002      	add	sp, #8
 8003302:	bd10      	pop	{r4, pc}
		gain = gain + i;
 8003304:	9b01      	ldr	r3, [sp, #4]
 8003306:	4423      	add	r3, r4
 8003308:	9301      	str	r3, [sp, #4]
		setpgagain(gain);
 800330a:	9801      	ldr	r0, [sp, #4]
 800330c:	f7ff ff44 	bl	8003198 <setpgagain>
		return(i);
 8003310:	4620      	mov	r0, r4
}
 8003312:	b002      	add	sp, #8
 8003314:	bd10      	pop	{r4, pc}
 8003316:	bf00      	nop
 8003318:	2000023e 	.word	0x2000023e

0800331c <initdualmux>:
//////////////////////////////////////////////
//
// Initialise the dual mux ADG729
//
//////////////////////////////////////////////
void initdualmux(void) {
 800331c:	b500      	push	{lr}
	//HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)

	if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {	// RF dual MUX
 800331e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
void initdualmux(void) {
 8003322:	b083      	sub	sp, #12
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {	// RF dual MUX
 8003324:	2301      	movs	r3, #1
 8003326:	4a08      	ldr	r2, [pc, #32]	; (8003348 <initdualmux+0x2c>)
 8003328:	9000      	str	r0, [sp, #0]
 800332a:	2188      	movs	r1, #136	; 0x88
 800332c:	4807      	ldr	r0, [pc, #28]	; (800334c <initdualmux+0x30>)
 800332e:	f005 fcb9 	bl	8008ca4 <HAL_I2C_Master_Transmit>
 8003332:	b910      	cbnz	r0, 800333a <initdualmux+0x1e>
		printf("I2C HAL returned error 1\n\r");
	}
}
 8003334:	b003      	add	sp, #12
 8003336:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("I2C HAL returned error 1\n\r");
 800333a:	4805      	ldr	r0, [pc, #20]	; (8003350 <initdualmux+0x34>)
}
 800333c:	b003      	add	sp, #12
 800333e:	f85d eb04 	ldr.w	lr, [sp], #4
		printf("I2C HAL returned error 1\n\r");
 8003342:	f01d bae9 	b.w	8020918 <iprintf>
 8003346:	bf00      	nop
 8003348:	2000023c 	.word	0x2000023c
 800334c:	20022a88 	.word	0x20022a88
 8003350:	08025af8 	.word	0x08025af8
 8003354:	00000000 	.word	0x00000000

08003358 <getpressure115>:

// MPL115 low precision pressure sensor, uses floating point, crashes!!
HAL_StatusTypeDef getpressure115(void) {
 8003358:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800335c:	ed2d 8b02 	vpush	{d8}
 8003360:	b091      	sub	sp, #68	; 0x44
	HAL_StatusTypeDef result;
	volatile double ffrac, p, t, n;
	uint16_t pr, tr;
	uint8_t testdat[8];

	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8003362:	2112      	movs	r1, #18
 8003364:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8003368:	2302      	movs	r3, #2
 800336a:	aa10      	add	r2, sp, #64	; 0x40
 800336c:	4878      	ldr	r0, [pc, #480]	; (8003550 <getpressure115+0x1f8>)
 800336e:	f822 1d2c 	strh.w	r1, [r2, #-44]!
 8003372:	21c0      	movs	r1, #192	; 0xc0
 8003374:	9500      	str	r5, [sp, #0]
 8003376:	f005 fc95 	bl	8008ca4 <HAL_I2C_Master_Transmit>
	// CMD Start Conversion
	if (result != HAL_OK) {
 800337a:	4607      	mov	r7, r0
 800337c:	2800      	cmp	r0, #0
 800337e:	f040 80c4 	bne.w	800350a <getpressure115+0x1b2>
		return (result);
	}

	osDelay(4);		// conversion time max 3mS

	for (i = 0; i < 4; i++) {
 8003382:	4604      	mov	r4, r0
	osDelay(4);		// conversion time max 3mS
 8003384:	2004      	movs	r0, #4
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);		// rd pressure and temp regs
 8003386:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 8003550 <getpressure115+0x1f8>
		if (result != HAL_OK) {
			printf("I2C MPL115 HAL returned error %d\n\r", result);
 800338a:	f8df 91f0 	ldr.w	r9, [pc, #496]	; 800357c <getpressure115+0x224>
	osDelay(4);		// conversion time max 3mS
 800338e:	f00d fd55 	bl	8010e3c <osDelay>
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);		// rd pressure and temp regs
 8003392:	aa0e      	add	r2, sp, #56	; 0x38
 8003394:	2301      	movs	r3, #1
 8003396:	9502      	str	r5, [sp, #8]
 8003398:	4640      	mov	r0, r8
 800339a:	1911      	adds	r1, r2, r4
 800339c:	b2a2      	uxth	r2, r4
 800339e:	e9cd 1300 	strd	r1, r3, [sp]
 80033a2:	21c1      	movs	r1, #193	; 0xc1
 80033a4:	f005 fd24 	bl	8008df0 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 80033a8:	4606      	mov	r6, r0
 80033aa:	2800      	cmp	r0, #0
 80033ac:	f040 809f 	bne.w	80034ee <getpressure115+0x196>
	for (i = 0; i < 4; i++) {
 80033b0:	3401      	adds	r4, #1
 80033b2:	2c04      	cmp	r4, #4
 80033b4:	d1ed      	bne.n	8003392 <getpressure115+0x3a>
	}
	printf("\n");
#endif

	pr = (data[0] * 256 + data[1]) >> 6;
	tr = (data[2] * 256 + data[3]) >> 6;
 80033b6:	f89d 403a 	ldrb.w	r4, [sp, #58]	; 0x3a
//	printf("Comp: Press = %f\n", p);

	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
//	printf("kPA Press = %f\n", p);

	ffrac = modf(p, &n);
 80033ba:	a80c      	add	r0, sp, #48	; 0x30
	pr = (data[0] * 256 + data[1]) >> 6;
 80033bc:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
	tr = (data[2] * 256 + data[3]) >> 6;
 80033c0:	f89d 203b 	ldrb.w	r2, [sp, #59]	; 0x3b
	pr = (data[0] * 256 + data[1]) >> 6;
 80033c4:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
	tr = (data[2] * 256 + data[3]) >> 6;
 80033c8:	eb02 2204 	add.w	r2, r2, r4, lsl #8
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 80033cc:	4c61      	ldr	r4, [pc, #388]	; (8003554 <getpressure115+0x1fc>)
	pr = (data[0] * 256 + data[1]) >> 6;
 80033ce:	eb03 2301 	add.w	r3, r3, r1, lsl #8
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 80033d2:	4961      	ldr	r1, [pc, #388]	; (8003558 <getpressure115+0x200>)
	tr = (data[2] * 256 + data[3]) >> 6;
 80033d4:	1192      	asrs	r2, r2, #6
	temperature = t;
	tempfrac = (t - temperature) * 100;

//	printf("\ntemperature1 = %d.%d  ", temperature, tempfrac);
//	printf("\ntemperature2 = %f  ", t);
	tempfrac = tempfrac * 100;	// now 10,000
 80033d6:	4d61      	ldr	r5, [pc, #388]	; (800355c <getpressure115+0x204>)
	pr = (data[0] * 256 + data[1]) >> 6;
 80033d8:	099b      	lsrs	r3, r3, #6
	tr = (data[2] * 256 + data[3]) >> 6;
 80033da:	ee08 2a10 	vmov	s16, r2
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 80033de:	4a60      	ldr	r2, [pc, #384]	; (8003560 <getpressure115+0x208>)
	p = pr;
 80033e0:	ee07 3a90 	vmov	s15, r3
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 80033e4:	4b5f      	ldr	r3, [pc, #380]	; (8003564 <getpressure115+0x20c>)
	t = tr;
 80033e6:	eeb8 6b48 	vcvt.f64.u32	d6, s16
	p = pr;
 80033ea:	eeb8 7b67 	vcvt.f64.u32	d7, s15
	t = tr;
 80033ee:	ed8d 6b0a 	vstr	d6, [sp, #40]	; 0x28
	p = pr;
 80033f2:	ed8d 7b08 	vstr	d7, [sp, #32]
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 80033f6:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80033fa:	ed94 4b00 	vldr	d4, [r4]
 80033fe:	ed91 5b00 	vldr	d5, [r1]
 8003402:	ed9d 1b08 	vldr	d1, [sp, #32]
 8003406:	ed92 7b00 	vldr	d7, [r2]
 800340a:	eea4 5b06 	vfma.f64	d5, d4, d6
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 800340e:	4c56      	ldr	r4, [pc, #344]	; (8003568 <getpressure115+0x210>)
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8003410:	ed9d 3b0a 	vldr	d3, [sp, #40]	; 0x28
 8003414:	ed93 2b00 	vldr	d2, [r3]
	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
 8003418:	ed9f 4b41 	vldr	d4, [pc, #260]	; 8003520 <getpressure115+0x1c8>
 800341c:	ed9f 6b42 	vldr	d6, [pc, #264]	; 8003528 <getpressure115+0x1d0>
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8003420:	eea5 7b01 	vfma.f64	d7, d5, d1
 8003424:	eea2 7b03 	vfma.f64	d7, d2, d3
 8003428:	ed8d 7b08 	vstr	d7, [sp, #32]
	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
 800342c:	ed9d 7b08 	vldr	d7, [sp, #32]
 8003430:	eea7 6b04 	vfma.f64	d6, d7, d4
 8003434:	ed8d 6b08 	vstr	d6, [sp, #32]
	ffrac = modf(p, &n);
 8003438:	ed9d 0b08 	vldr	d0, [sp, #32]
 800343c:	f01d fb38 	bl	8020ab0 <modf>
	t = tr * -0.1706 + 112.27; //C
 8003440:	eeb8 7bc8 	vcvt.f64.s32	d7, s16

				printf("myt 0x%x, %d, t=%f, myf=%f\n\r",myt,myt,t,myf);

			}
#endif
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8003444:	eeb3 8b00 	vmov.f64	d8, #48	; 0x41800000  16.0
	tempfrac = tempfrac * 100;	// now 10,000
 8003448:	2264      	movs	r2, #100	; 0x64
	temperature = t;
 800344a:	4b48      	ldr	r3, [pc, #288]	; (800356c <getpressure115+0x214>)
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 800344c:	4848      	ldr	r0, [pc, #288]	; (8003570 <getpressure115+0x218>)
	pressure = (uint32_t) n;
 800344e:	4949      	ldr	r1, [pc, #292]	; (8003574 <getpressure115+0x21c>)
	t = tr * -0.1706 + 112.27; //C
 8003450:	ed9f 5b37 	vldr	d5, [pc, #220]	; 8003530 <getpressure115+0x1d8>
 8003454:	ed9f 6b38 	vldr	d6, [pc, #224]	; 8003538 <getpressure115+0x1e0>
	ffrac = modf(p, &n);
 8003458:	ed8d 0b06 	vstr	d0, [sp, #24]
	pressure = (uint32_t) n;
 800345c:	ed9d 3b0c 	vldr	d3, [sp, #48]	; 0x30
	t = tr * -0.1706 + 112.27; //C
 8003460:	eea7 6b05 	vfma.f64	d6, d7, d5
	pressure = (uint32_t) n;
 8003464:	eebc 3bc3 	vcvt.u32.f64	s6, d3
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 8003468:	ed9d 4b06 	vldr	d4, [sp, #24]
 800346c:	ed9f 0b34 	vldr	d0, [pc, #208]	; 8003540 <getpressure115+0x1e8>
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8003470:	ed9f 1b35 	vldr	d1, [pc, #212]	; 8003548 <getpressure115+0x1f0>
	pressure = (uint32_t) n;
 8003474:	ed81 3a00 	vstr	s6, [r1]
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 8003478:	ee24 4b00 	vmul.f64	d4, d4, d0
	t = tr * -0.1706 + 112.27; //C
 800347c:	ed8d 6b0a 	vstr	d6, [sp, #40]	; 0x28
	temperature = t;
 8003480:	ed9d 2b0a 	vldr	d2, [sp, #40]	; 0x28
	tempfrac = (t - temperature) * 100;
 8003484:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8003488:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
	temperature = t;
 800348c:	eebc 2bc2 	vcvt.u32.f64	s4, d2
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 8003490:	eebc 4bc4 	vcvt.u32.f64	s8, d4
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8003494:	ee26 6b08 	vmul.f64	d6, d6, d8
	temperature = t;
 8003498:	ed83 2a00 	vstr	s4, [r3]
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 800349c:	ed84 4a00 	vstr	s8, [r4]
	tempfrac = (t - temperature) * 100;
 80034a0:	eeb8 7b42 	vcvt.f64.u32	d7, s4
 80034a4:	ee35 5b47 	vsub.f64	d5, d5, d7
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80034a8:	feb8 6b46 	vrinta.f64	d6, d6
 80034ac:	eefc 6bc6 	vcvt.u32.f64	s13, d6
	tempfrac = (t - temperature) * 100;
 80034b0:	ee25 5b00 	vmul.f64	d5, d5, d0
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80034b4:	ee16 3a90 	vmov	r3, s13
 80034b8:	ed9d 7b08 	vldr	d7, [sp, #32]
	tempfrac = (t - temperature) * 100;
 80034bc:	eebc 5bc5 	vcvt.u32.f64	s10, d5
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80034c0:	ee27 7b01 	vmul.f64	d7, d7, d1
	tempfrac = tempfrac * 100;	// now 10,000
 80034c4:	ee15 6a10 	vmov	r6, s10
 80034c8:	fb02 f206 	mul.w	r2, r2, r6
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80034cc:	feb8 7b47 	vrinta.f64	d7, d7
 80034d0:	eebc 7bc7 	vcvt.u32.f64	s14, d7
	tempfrac = tempfrac * 100;	// now 10,000
 80034d4:	602a      	str	r2, [r5, #0]
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80034d6:	ee17 2a10 	vmov	r2, s14
 80034da:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
 80034de:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
//	printf("statuspkt.temppress temp=%f, press=%f\n\r", (float) ((statuspkt.temppress >> 20)) / 16.0,
//			(float) ((statuspkt.temppress & 0x000FFFFF) / 4000.0));
	return (HAL_OK);
}
 80034e2:	4638      	mov	r0, r7
 80034e4:	b011      	add	sp, #68	; 0x44
 80034e6:	ecbd 8b02 	vpop	{d8}
 80034ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			printf("I2C MPL115 HAL returned error %d\n\r", result);
 80034ee:	4601      	mov	r1, r0
 80034f0:	4648      	mov	r0, r9
 80034f2:	f01d fa11 	bl	8020918 <iprintf>
			if (i == 3)
 80034f6:	2c03      	cmp	r4, #3
 80034f8:	f47f af5a 	bne.w	80033b0 <getpressure115+0x58>
 80034fc:	4637      	mov	r7, r6
}
 80034fe:	4638      	mov	r0, r7
 8003500:	b011      	add	sp, #68	; 0x44
 8003502:	ecbd 8b02 	vpop	{d8}
 8003506:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		printf("I2C MPL115 HAL returned error 7\n\r");
 800350a:	481b      	ldr	r0, [pc, #108]	; (8003578 <getpressure115+0x220>)
 800350c:	f01d fa04 	bl	8020918 <iprintf>
}
 8003510:	4638      	mov	r0, r7
 8003512:	b011      	add	sp, #68	; 0x44
 8003514:	ecbd 8b02 	vpop	{d8}
 8003518:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800351c:	f3af 8000 	nop.w
 8003520:	04411044 	.word	0x04411044
 8003524:	3fb04411 	.word	0x3fb04411
 8003528:	00000000 	.word	0x00000000
 800352c:	40490000 	.word	0x40490000
 8003530:	86594af5 	.word	0x86594af5
 8003534:	bfc5d638 	.word	0xbfc5d638
 8003538:	ae147ae1 	.word	0xae147ae1
 800353c:	405c1147 	.word	0x405c1147
 8003540:	00000000 	.word	0x00000000
 8003544:	40590000 	.word	0x40590000
 8003548:	00000000 	.word	0x00000000
 800354c:	40af4000 	.word	0x40af4000
 8003550:	20022a88 	.word	0x20022a88
 8003554:	20001628 	.word	0x20001628
 8003558:	20001618 	.word	0x20001618
 800355c:	20023388 	.word	0x20023388
 8003560:	20001610 	.word	0x20001610
 8003564:	20001620 	.word	0x20001620
 8003568:	20023394 	.word	0x20023394
 800356c:	2002338c 	.word	0x2002338c
 8003570:	2002272c 	.word	0x2002272c
 8003574:	20023390 	.word	0x20023390
 8003578:	08025a60 	.word	0x08025a60
 800357c:	08025a84 	.word	0x08025a84

08003580 <initpressure115>:

// the cheap pressure sensor
HAL_StatusTypeDef initpressure115(void) {
 8003580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const uint8_t testcoef[] = {0x3E, 0xCE, 0xb3, 0xF9, 0xC5, 0x17, 0x33, 0xC8};
#endif
	int i;

	for (i = 0; i < 8; i++)
		data[i] = 0x5A;
 8003584:	f04f 335a 	mov.w	r3, #1515870810	; 0x5a5a5a5a
HAL_StatusTypeDef initpressure115(void) {
 8003588:	b086      	sub	sp, #24

//	if (HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x04 }, 1, 1000) != HAL_OK) {	// CMD Read �Coefficient data byte 1 High byte� = 0x04
//		printf("I2C 115 HAL returned error 5\n\r");
//	}

	for (i = 0; i < 8; i++) {
 800358a:	2400      	movs	r4, #0
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 800358c:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
 8003590:	2701      	movs	r7, #1
 8003592:	4e33      	ldr	r6, [pc, #204]	; (8003660 <initpressure115+0xe0>)
		data[i] = 0x5A;
 8003594:	e9cd 3304 	strd	r3, r3, [sp, #16]
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 8003598:	ab04      	add	r3, sp, #16
 800359a:	1d22      	adds	r2, r4, #4
 800359c:	21c0      	movs	r1, #192	; 0xc0
 800359e:	4630      	mov	r0, r6
 80035a0:	4423      	add	r3, r4
 80035a2:	b292      	uxth	r2, r2
 80035a4:	3401      	adds	r4, #1
 80035a6:	9300      	str	r3, [sp, #0]
 80035a8:	2301      	movs	r3, #1
 80035aa:	e9cd 7801 	strd	r7, r8, [sp, #4]
 80035ae:	f005 fc1f 	bl	8008df0 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 80035b2:	4605      	mov	r5, r0
 80035b4:	2800      	cmp	r0, #0
 80035b6:	d142      	bne.n	800363e <initpressure115+0xbe>
	for (i = 0; i < 8; i++) {
 80035b8:	2c08      	cmp	r4, #8
 80035ba:	d1ed      	bne.n	8003598 <initpressure115+0x18>
	for (i = 0; i < 8; i++) {
		printf(" %x", data[i]);
	}
#endif

	if (data[0] == 0x5a) {
 80035bc:	f89d 4010 	ldrb.w	r4, [sp, #16]
 80035c0:	2c5a      	cmp	r4, #90	; 0x5a
 80035c2:	d044      	beq.n	800364e <initpressure115+0xce>
		printf("Splat1-2 MPL115A2 I2C not present?\n\r");
		return (HAL_ERROR);		// expected a changed reading - is device present?
	}

	a0co = (data[0] << 8) | data[1];
	b1co = (data[2] << 8) | data[3];
 80035c4:	f89d 2012 	ldrb.w	r2, [sp, #18]
	b2co = (data[4] << 8) | data[5];
 80035c8:	f89d 3014 	ldrb.w	r3, [sp, #20]
	b1co = (data[2] << 8) | data[3];
 80035cc:	f89d 0013 	ldrb.w	r0, [sp, #19]
	b2co = (data[4] << 8) | data[5];
 80035d0:	f89d 1015 	ldrb.w	r1, [sp, #21]
	c12co = (data[6] << 8) | data[7];
 80035d4:	f89d 6016 	ldrb.w	r6, [sp, #22]
	b1co = (data[2] << 8) | data[3];
 80035d8:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
	b2co = (data[4] << 8) | data[5];
 80035dc:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
	c12co = (data[6] << 8) | data[7];
 80035e0:	f89d 2017 	ldrb.w	r2, [sp, #23]
	a0co = (data[0] << 8) | data[1];
 80035e4:	f89d 3011 	ldrb.w	r3, [sp, #17]
	b1co = (data[2] << 8) | data[3];
 80035e8:	b200      	sxth	r0, r0
	c12co = (data[6] << 8) | data[7];
 80035ea:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
	a0co = (data[0] << 8) | data[1];
 80035ee:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
//a0co = 0x3ECE ; b1co = 0xB3F9; b2co = 0xC517; c12co = 0x33C8;  // force fixed coeficients

//	printf("\na0co=%hx, b1co=%hx, b2co=%hx, c12co=%hx\n", a0co, b1co, b2co, c12co);

	a0 = (double) a0co / 8;
	b1 = (double) b1co / 8192;
 80035f2:	ee04 0a10 	vmov	s8, r0
 80035f6:	eeba 4be9 	vcvt.f64.s32	d4, d4, #13
	b2co = (data[4] << 8) | data[5];
 80035fa:	b209      	sxth	r1, r1
	b2 = (double) b2co / 16384;
	c12 = (double) c12co;
 80035fc:	f342 028d 	sbfx	r2, r2, #2, #14
	a0 = (double) a0co / 8;
 8003600:	b21b      	sxth	r3, r3
	b1 = (double) b1co / 8192;
 8003602:	4818      	ldr	r0, [pc, #96]	; (8003664 <initpressure115+0xe4>)
	b2 = (double) b2co / 16384;
 8003604:	ee05 1a10 	vmov	s10, r1
 8003608:	eeba 5bc9 	vcvt.f64.s32	d5, d5, #14
 800360c:	4916      	ldr	r1, [pc, #88]	; (8003668 <initpressure115+0xe8>)
	c12 /= (double) 4194304.0;
 800360e:	ee06 2a10 	vmov	s12, r2
 8003612:	eeba 6bc5 	vcvt.f64.s32	d6, d6, #22
 8003616:	4a15      	ldr	r2, [pc, #84]	; (800366c <initpressure115+0xec>)
	a0 = (double) a0co / 8;
 8003618:	ee07 3a10 	vmov	s14, r3
 800361c:	eeba 7bee 	vcvt.f64.s32	d7, d7, #3
 8003620:	4b13      	ldr	r3, [pc, #76]	; (8003670 <initpressure115+0xf0>)
	b1 = (double) b1co / 8192;
 8003622:	ed80 4b00 	vstr	d4, [r0]
	b2 = (double) b2co / 16384;
 8003626:	ed81 5b00 	vstr	d5, [r1]
	c12 /= (double) 4194304.0;
 800362a:	ed82 6b00 	vstr	d6, [r2]
	a0 = (double) a0co / 8;
 800362e:	ed83 7b00 	vstr	d7, [r3]

//	printf("a0=%f, b1=%f, b2=%f, c12=%f\n", a0, b1, b2, c12);
	getpressure115();
 8003632:	f7ff fe91 	bl	8003358 <getpressure115>
	return (HAL_OK);
}
 8003636:	4628      	mov	r0, r5
 8003638:	b006      	add	sp, #24
 800363a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			printf("Splat1-2 MPL115A2 I2C HAL returned error %d\n\r", result);
 800363e:	4601      	mov	r1, r0
 8003640:	480c      	ldr	r0, [pc, #48]	; (8003674 <initpressure115+0xf4>)
 8003642:	f01d f969 	bl	8020918 <iprintf>
}
 8003646:	4628      	mov	r0, r5
 8003648:	b006      	add	sp, #24
 800364a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return (HAL_ERROR);		// expected a changed reading - is device present?
 800364e:	2501      	movs	r5, #1
		printf("Splat1-2 MPL115A2 I2C not present?\n\r");
 8003650:	4809      	ldr	r0, [pc, #36]	; (8003678 <initpressure115+0xf8>)
 8003652:	f01d f961 	bl	8020918 <iprintf>
}
 8003656:	4628      	mov	r0, r5
 8003658:	b006      	add	sp, #24
 800365a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800365e:	bf00      	nop
 8003660:	20022a88 	.word	0x20022a88
 8003664:	20001618 	.word	0x20001618
 8003668:	20001620 	.word	0x20001620
 800366c:	20001628 	.word	0x20001628
 8003670:	20001610 	.word	0x20001610
 8003674:	08025b2c 	.word	0x08025b2c
 8003678:	08025b5c 	.word	0x08025b5c
 800367c:	00000000 	.word	0x00000000

08003680 <getpressure3115>:
//////////////////////////////////////////////
//
// get the pressure and put in globals Sensor MPL3115A2
//
//////////////////////////////////////////////
HAL_StatusTypeDef getpressure3115(void) {
 8003680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003684:	b08a      	sub	sp, #40	; 0x28
	int i, trys;
	HAL_StatusTypeDef result;
	uint32_t p, t;
	double fp, fn, ffrac;

	data[0] = 0x55;
 8003686:	2355      	movs	r3, #85	; 0x55
	for (trys = 0; trys < 4; trys++) {
 8003688:	2500      	movs	r5, #0
		osDelay(10);
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0, 1, &data[0], 1, 1000); // rd status reg pressure sense
 800368a:	4f4b      	ldr	r7, [pc, #300]	; (80037b8 <getpressure3115+0x138>)
	data[0] = 0x55;
 800368c:	ae0a      	add	r6, sp, #40	; 0x28
		if (result != HAL_OK) {
			printf("Splat1-1 I2C HAL returned error %d\n\r", result);
 800368e:	f8df 8144 	ldr.w	r8, [pc, #324]	; 80037d4 <getpressure3115+0x154>
	data[0] = 0x55;
 8003692:	f806 3d10 	strb.w	r3, [r6, #-16]!
		osDelay(10);
 8003696:	200a      	movs	r0, #10
 8003698:	f00d fbd0 	bl	8010e3c <osDelay>
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0, 1, &data[0], 1, 1000); // rd status reg pressure sense
 800369c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80036a0:	2301      	movs	r3, #1
 80036a2:	9600      	str	r6, [sp, #0]
 80036a4:	9202      	str	r2, [sp, #8]
 80036a6:	21c0      	movs	r1, #192	; 0xc0
 80036a8:	2200      	movs	r2, #0
 80036aa:	9301      	str	r3, [sp, #4]
 80036ac:	4638      	mov	r0, r7
 80036ae:	f005 fb9f 	bl	8008df0 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 80036b2:	4604      	mov	r4, r0
 80036b4:	2800      	cmp	r0, #0
 80036b6:	d165      	bne.n	8003784 <getpressure3115+0x104>
			if (trys == 3)
				return (result);
		} // no HAL error
		if (data[0] & 0x08)
 80036b8:	f89d 3018 	ldrb.w	r3, [sp, #24]
	for (trys = 0; trys < 4; trys++) {
 80036bc:	3501      	adds	r5, #1
		if (data[0] & 0x08)
 80036be:	071b      	lsls	r3, r3, #28
 80036c0:	d401      	bmi.n	80036c6 <getpressure3115+0x46>
	for (trys = 0; trys < 4; trys++) {
 80036c2:	2d04      	cmp	r5, #4
 80036c4:	d1e7      	bne.n	8003696 <getpressure3115+0x16>
 80036c6:	2501      	movs	r5, #1
 80036c8:	af08      	add	r7, sp, #32
			break;		// data is ready
	} // for
//		printf("Press stat: 0x%0x\n", data[0]);

	for (i = 1; i < 6; i++) {
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i, 1, &data[0], 1, 1000); // rd status reg pressure sense
 80036ca:	f44f 7a7a 	mov.w	sl, #1000	; 0x3e8
 80036ce:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 80037b8 <getpressure3115+0x138>
 80036d2:	46a8      	mov	r8, r5
 80036d4:	2301      	movs	r3, #1
 80036d6:	b2aa      	uxth	r2, r5
 80036d8:	f8cd a008 	str.w	sl, [sp, #8]
 80036dc:	21c0      	movs	r1, #192	; 0xc0
 80036de:	f8cd 8004 	str.w	r8, [sp, #4]
 80036e2:	4648      	mov	r0, r9
 80036e4:	9600      	str	r6, [sp, #0]
	for (i = 1; i < 6; i++) {
 80036e6:	441d      	add	r5, r3
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i, 1, &data[0], 1, 1000); // rd status reg pressure sense
 80036e8:	f005 fb82 	bl	8008df0 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 80036ec:	4604      	mov	r4, r0
 80036ee:	2800      	cmp	r0, #0
 80036f0:	d152      	bne.n	8003798 <getpressure3115+0x118>
			printf("Splat1-2 I2C HAL returned error %d\n\r", result);
			return (result);
		}
		dataout[i - 1] = data[0];
 80036f2:	f89d 3018 	ldrb.w	r3, [sp, #24]
	for (i = 1; i < 6; i++) {
 80036f6:	2d06      	cmp	r5, #6
		dataout[i - 1] = data[0];
 80036f8:	f807 3b01 	strb.w	r3, [r7], #1
	for (i = 1; i < 6; i++) {
 80036fc:	d1ea      	bne.n	80036d4 <getpressure3115+0x54>
//				printf("[0x%02x] ", data[0]);
	}  // for

	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;
 80036fe:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21

//	pressure = p >> 2;  	// these are in Pascals not KPa as required
//	pressfrac = (p & 3) * 25;		// these are in Pascals not KPa as required

	fp = p / 4000.0;
	ffrac = modf(fp, &fn);
 8003702:	a804      	add	r0, sp, #16
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;
 8003704:	f89d 1020 	ldrb.w	r1, [sp, #32]
 8003708:	0212      	lsls	r2, r2, #8
 800370a:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 800370e:	f89d 5024 	ldrb.w	r5, [sp, #36]	; 0x24
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;
 8003712:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8003716:	f89d 1023 	ldrb.w	r1, [sp, #35]	; 0x23
 800371a:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;
 800371e:	4313      	orrs	r3, r2
	statuspkt.temppress = t << 20 | p;								// update status packet
 8003720:	4a26      	ldr	r2, [pc, #152]	; (80037bc <getpressure3115+0x13c>)
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8003722:	ea45 2501 	orr.w	r5, r5, r1, lsl #8
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;
 8003726:	091b      	lsrs	r3, r3, #4
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8003728:	112d      	asrs	r5, r5, #4
	fp = p / 4000.0;
 800372a:	ee07 3a90 	vmov	s15, r3
	statuspkt.temppress = t << 20 | p;								// update status packet
 800372e:	ea43 5305 	orr.w	r3, r3, r5, lsl #20
	fp = p / 4000.0;
 8003732:	eeb8 0be7 	vcvt.f64.s32	d0, s15
	statuspkt.temppress = t << 20 | p;								// update status packet
 8003736:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	fp = p / 4000.0;
 800373a:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 80037a8 <getpressure3115+0x128>
	ffrac = modf(fp, &fn);
 800373e:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8003742:	f01d f9b5 	bl	8020ab0 <modf>
	pressure = (uint32_t) fn;
	pressfrac = (uint32_t) (ffrac * 100000);  // eg frac 101.03 = frac 3, 101.52 = 52

	temperature = t >> 4;
	tempfrac = (t & 0x0F) * 625 * 100;
 8003746:	f005 010f 	and.w	r1, r5, #15
 800374a:	f24f 4324 	movw	r3, #62500	; 0xf424
 800374e:	481c      	ldr	r0, [pc, #112]	; (80037c0 <getpressure3115+0x140>)
	pressfrac = (uint32_t) (ffrac * 100000);  // eg frac 101.03 = frac 3, 101.52 = 52
 8003750:	4a1c      	ldr	r2, [pc, #112]	; (80037c4 <getpressure3115+0x144>)
	temperature = t >> 4;
 8003752:	092d      	lsrs	r5, r5, #4
	tempfrac = (t & 0x0F) * 625 * 100;
 8003754:	fb03 f301 	mul.w	r3, r3, r1
	temperature = t >> 4;
 8003758:	491b      	ldr	r1, [pc, #108]	; (80037c8 <getpressure3115+0x148>)
	pressfrac = (uint32_t) (ffrac * 100000);  // eg frac 101.03 = frac 3, 101.52 = 52
 800375a:	ed9f 7b15 	vldr	d7, [pc, #84]	; 80037b0 <getpressure3115+0x130>
	pressure = (uint32_t) fn;
 800375e:	ed9d 6b04 	vldr	d6, [sp, #16]
	tempfrac = (t & 0x0F) * 625 * 100;
 8003762:	6003      	str	r3, [r0, #0]
			(float) ((statuspkt.temppress & 0x000FFFFF) / 4000.0));
	}
#endif

	return (result);
}
 8003764:	4620      	mov	r0, r4
	pressfrac = (uint32_t) (ffrac * 100000);  // eg frac 101.03 = frac 3, 101.52 = 52
 8003766:	ee20 0b07 	vmul.f64	d0, d0, d7
	pressure = (uint32_t) fn;
 800376a:	4b18      	ldr	r3, [pc, #96]	; (80037cc <getpressure3115+0x14c>)
	temperature = t >> 4;
 800376c:	600d      	str	r5, [r1, #0]
	pressure = (uint32_t) fn;
 800376e:	eebc 6bc6 	vcvt.u32.f64	s12, d6
	pressfrac = (uint32_t) (ffrac * 100000);  // eg frac 101.03 = frac 3, 101.52 = 52
 8003772:	eebc 0bc0 	vcvt.u32.f64	s0, d0
	pressure = (uint32_t) fn;
 8003776:	ed83 6a00 	vstr	s12, [r3]
	pressfrac = (uint32_t) (ffrac * 100000);  // eg frac 101.03 = frac 3, 101.52 = 52
 800377a:	ed82 0a00 	vstr	s0, [r2]
}
 800377e:	b00a      	add	sp, #40	; 0x28
 8003780:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-1 I2C HAL returned error %d\n\r", result);
 8003784:	4601      	mov	r1, r0
 8003786:	4640      	mov	r0, r8
 8003788:	f01d f8c6 	bl	8020918 <iprintf>
			if (trys == 3)
 800378c:	2d03      	cmp	r5, #3
 800378e:	d193      	bne.n	80036b8 <getpressure3115+0x38>
}
 8003790:	4620      	mov	r0, r4
 8003792:	b00a      	add	sp, #40	; 0x28
 8003794:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-2 I2C HAL returned error %d\n\r", result);
 8003798:	4601      	mov	r1, r0
 800379a:	480d      	ldr	r0, [pc, #52]	; (80037d0 <getpressure3115+0x150>)
 800379c:	f01d f8bc 	bl	8020918 <iprintf>
}
 80037a0:	4620      	mov	r0, r4
 80037a2:	b00a      	add	sp, #40	; 0x28
 80037a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037a8:	00000000 	.word	0x00000000
 80037ac:	40af4000 	.word	0x40af4000
 80037b0:	00000000 	.word	0x00000000
 80037b4:	40f86a00 	.word	0x40f86a00
 80037b8:	20022a88 	.word	0x20022a88
 80037bc:	2002272c 	.word	0x2002272c
 80037c0:	20023388 	.word	0x20023388
 80037c4:	20023394 	.word	0x20023394
 80037c8:	2002338c 	.word	0x2002338c
 80037cc:	20023390 	.word	0x20023390
 80037d0:	08025ad0 	.word	0x08025ad0
 80037d4:	08025aa8 	.word	0x08025aa8

080037d8 <initpressure3115>:

HAL_StatusTypeDef initpressure3115(void)	// returns 1 on bad MPL3115, 0 on good.
{
 80037d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037da:	b08b      	sub	sp, #44	; 0x2c
	int i, step;
	uint8_t data[8];
	HAL_StatusTypeDef result;

	result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0x0c, 1, &data[0], 1, 1000); // rd who am i register
 80037dc:	2501      	movs	r5, #1
 80037de:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 80037e2:	220c      	movs	r2, #12
 80037e4:	a808      	add	r0, sp, #32
 80037e6:	462b      	mov	r3, r5
 80037e8:	9602      	str	r6, [sp, #8]
 80037ea:	21c0      	movs	r1, #192	; 0xc0
 80037ec:	9000      	str	r0, [sp, #0]
 80037ee:	9501      	str	r5, [sp, #4]
 80037f0:	482f      	ldr	r0, [pc, #188]	; (80038b0 <initpressure3115+0xd8>)
 80037f2:	f005 fafd 	bl	8008df0 <HAL_I2C_Mem_Read>
	if (result != HAL_OK) {
 80037f6:	b938      	cbnz	r0, 8003808 <initpressure3115+0x30>
		printf("I2C HAL returned error 1\n\r");
		return (result);
	}
	if (data[0] != 0xc4)		// not the default MPL3115 ID
 80037f8:	f89d 3020 	ldrb.w	r3, [sp, #32]
 80037fc:	2bc4      	cmp	r3, #196	; 0xc4
 80037fe:	d00a      	beq.n	8003816 <initpressure3115+0x3e>
		return (HAL_ERROR);
 8003800:	462c      	mov	r4, r5
	if (result != HAL_OK) {
		printf("MPL3115A2 getpressure failed\n\r");
	}

	return (result);
}
 8003802:	4620      	mov	r0, r4
 8003804:	b00b      	add	sp, #44	; 0x2c
 8003806:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003808:	4604      	mov	r4, r0
		printf("I2C HAL returned error 1\n\r");
 800380a:	482a      	ldr	r0, [pc, #168]	; (80038b4 <initpressure3115+0xdc>)
 800380c:	f01d f884 	bl	8020918 <iprintf>
}
 8003810:	4620      	mov	r0, r4
 8003812:	b00b      	add	sp, #44	; 0x2c
 8003814:	bdf0      	pop	{r4, r5, r6, r7, pc}
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x26, 0x38 }, 2, 1000);
 8003816:	4f28      	ldr	r7, [pc, #160]	; (80038b8 <initpressure3115+0xe0>)
 8003818:	aa0a      	add	r2, sp, #40	; 0x28
 800381a:	9600      	str	r6, [sp, #0]
 800381c:	2302      	movs	r3, #2
 800381e:	89bc      	ldrh	r4, [r7, #12]
 8003820:	21c0      	movs	r1, #192	; 0xc0
 8003822:	4823      	ldr	r0, [pc, #140]	; (80038b0 <initpressure3115+0xd8>)
 8003824:	f822 4d14 	strh.w	r4, [r2, #-20]!
 8003828:	f005 fa3c 	bl	8008ca4 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 800382c:	4604      	mov	r4, r0
 800382e:	bb78      	cbnz	r0, 8003890 <initpressure3115+0xb8>
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x13, 0x07 }, 2, 1000); // enbl data flags pressure sense
 8003830:	8a39      	ldrh	r1, [r7, #16]
 8003832:	aa0a      	add	r2, sp, #40	; 0x28
 8003834:	9600      	str	r6, [sp, #0]
 8003836:	2302      	movs	r3, #2
 8003838:	f822 1d10 	strh.w	r1, [r2, #-16]!
 800383c:	21c0      	movs	r1, #192	; 0xc0
 800383e:	481c      	ldr	r0, [pc, #112]	; (80038b0 <initpressure3115+0xd8>)
 8003840:	f005 fa30 	bl	8008ca4 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8003844:	4604      	mov	r4, r0
 8003846:	bb38      	cbnz	r0, 8003898 <initpressure3115+0xc0>
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x26, 0x39 }, 2, 1000); // set active pressure sense
 8003848:	8ab9      	ldrh	r1, [r7, #20]
 800384a:	aa0a      	add	r2, sp, #40	; 0x28
 800384c:	9600      	str	r6, [sp, #0]
 800384e:	2302      	movs	r3, #2
 8003850:	f822 1d0c 	strh.w	r1, [r2, #-12]!
 8003854:	21c0      	movs	r1, #192	; 0xc0
 8003856:	4816      	ldr	r0, [pc, #88]	; (80038b0 <initpressure3115+0xd8>)
 8003858:	f005 fa24 	bl	8008ca4 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 800385c:	4604      	mov	r4, r0
 800385e:	b9f8      	cbnz	r0, 80038a0 <initpressure3115+0xc8>
	osDelay(100);	// allow chip to start up sampling
 8003860:	2064      	movs	r0, #100	; 0x64
 8003862:	f00d faeb 	bl	8010e3c <osDelay>
	result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 1, 1, &data[0], 1, 1000); // rd msb of press reg to clear ready flags in SR
 8003866:	aa08      	add	r2, sp, #32
 8003868:	462b      	mov	r3, r5
 800386a:	21c0      	movs	r1, #192	; 0xc0
 800386c:	9200      	str	r2, [sp, #0]
 800386e:	462a      	mov	r2, r5
 8003870:	480f      	ldr	r0, [pc, #60]	; (80038b0 <initpressure3115+0xd8>)
 8003872:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8003876:	f005 fabb 	bl	8008df0 <HAL_I2C_Mem_Read>
	if (result != HAL_OK) {
 800387a:	4604      	mov	r4, r0
 800387c:	b9a0      	cbnz	r0, 80038a8 <initpressure3115+0xd0>
	result = getpressure3115();
 800387e:	f7ff feff 	bl	8003680 <getpressure3115>
	if (result != HAL_OK) {
 8003882:	4604      	mov	r4, r0
 8003884:	2800      	cmp	r0, #0
 8003886:	d0bc      	beq.n	8003802 <initpressure3115+0x2a>
		printf("MPL3115A2 getpressure failed\n\r");
 8003888:	480c      	ldr	r0, [pc, #48]	; (80038bc <initpressure3115+0xe4>)
 800388a:	f01d f845 	bl	8020918 <iprintf>
 800388e:	e7b8      	b.n	8003802 <initpressure3115+0x2a>
		printf("I2C HAL returned error 2b\n\r");
 8003890:	480b      	ldr	r0, [pc, #44]	; (80038c0 <initpressure3115+0xe8>)
 8003892:	f01d f841 	bl	8020918 <iprintf>
		return (result);
 8003896:	e7b4      	b.n	8003802 <initpressure3115+0x2a>
		printf("I2C HAL returned error 3\n\r");
 8003898:	480a      	ldr	r0, [pc, #40]	; (80038c4 <initpressure3115+0xec>)
 800389a:	f01d f83d 	bl	8020918 <iprintf>
		return (result);
 800389e:	e7b0      	b.n	8003802 <initpressure3115+0x2a>
		printf("I2C HAL returned error 4\n\r");
 80038a0:	4809      	ldr	r0, [pc, #36]	; (80038c8 <initpressure3115+0xf0>)
 80038a2:	f01d f839 	bl	8020918 <iprintf>
		return (result);
 80038a6:	e7ac      	b.n	8003802 <initpressure3115+0x2a>
		printf("I2C HAL returned error 5\n\r");
 80038a8:	4808      	ldr	r0, [pc, #32]	; (80038cc <initpressure3115+0xf4>)
 80038aa:	f01d f835 	bl	8020918 <iprintf>
		return (result);
 80038ae:	e7a8      	b.n	8003802 <initpressure3115+0x2a>
 80038b0:	20022a88 	.word	0x20022a88
 80038b4:	08025af8 	.word	0x08025af8
 80038b8:	080247d8 	.word	0x080247d8
 80038bc:	08025bf4 	.word	0x08025bf4
 80038c0:	08025b84 	.word	0x08025b84
 80038c4:	08025ba0 	.word	0x08025ba0
 80038c8:	08025bbc 	.word	0x08025bbc
 80038cc:	08025bd8 	.word	0x08025bd8

080038d0 <initsplat>:
//////////////////////////////////////////////
//
// Initialise the splat board
//
//////////////////////////////////////////////
void initsplat(void) {
 80038d0:	b510      	push	{r4, lr}
	int i, j, k;

	cycleleds();
 80038d2:	f7ff fc23 	bl	800311c <cycleleds>
	osDelay(500);
 80038d6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80038da:	f00d faaf 	bl	8010e3c <osDelay>
	printf("Initsplat: LED cycle\n");
 80038de:	4827      	ldr	r0, [pc, #156]	; (800397c <initsplat+0xac>)
 80038e0:	f01d f8a2 	bl	8020a28 <puts>

	printf("Initsplat: Dual Mux\n\r");
 80038e4:	4826      	ldr	r0, [pc, #152]	; (8003980 <initsplat+0xb0>)
 80038e6:	f01d f817 	bl	8020918 <iprintf>
	printf("Initsplat: Programmable Gain Amp\n");
	initpga();

	osDelay(500);
	printf("initsplat: Pressure sensor\n\r");
	psensor = PNONE;
 80038ea:	4c26      	ldr	r4, [pc, #152]	; (8003984 <initsplat+0xb4>)
	initdualmux();
 80038ec:	f7ff fd16 	bl	800331c <initdualmux>
	osDelay(500);
 80038f0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80038f4:	f00d faa2 	bl	8010e3c <osDelay>
	printf("Initsplat: Programmable Gain Amp\n");
 80038f8:	4823      	ldr	r0, [pc, #140]	; (8003988 <initsplat+0xb8>)
 80038fa:	f01d f895 	bl	8020a28 <puts>
	initpga();
 80038fe:	f7ff fc83 	bl	8003208 <initpga>
	osDelay(500);
 8003902:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003906:	f00d fa99 	bl	8010e3c <osDelay>
	printf("initsplat: Pressure sensor\n\r");
 800390a:	4820      	ldr	r0, [pc, #128]	; (800398c <initsplat+0xbc>)
 800390c:	f01d f804 	bl	8020918 <iprintf>
	psensor = PNONE;
 8003910:	2300      	movs	r3, #0
 8003912:	6023      	str	r3, [r4, #0]
	if (initpressure3115() == HAL_OK) {	// non zero result means MPL3115 nogood
 8003914:	f7ff ff60 	bl	80037d8 <initpressure3115>
 8003918:	b1e8      	cbz	r0, 8003956 <initsplat+0x86>
		printf("MPL3115A2 pressure sensor present\n\r");
		psensor = MPL3115A2;
		statuspkt.bconf |= (MPL3115A2<<3);
	} else {
		if (initpressure115() == HAL_OK) {
 800391a:	f7ff fe31 	bl	8003580 <initpressure115>
 800391e:	b140      	cbz	r0, 8003932 <initsplat+0x62>
			printf("MPL115A2 pressure sensor present\n\r");
			psensor = MPL115A2;		// assume MPL115 fitted instead
			statuspkt.bconf |= (MPL115A2<<3);
		} else {
			printf("NO pressure sensor present\n\r");
 8003920:	481b      	ldr	r0, [pc, #108]	; (8003990 <initsplat+0xc0>)
 8003922:	f01c fff9 	bl	8020918 <iprintf>
		}
	}
	osDelay(500);
 8003926:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
}
 800392a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	osDelay(500);
 800392e:	f00d ba85 	b.w	8010e3c <osDelay>
			printf("MPL115A2 pressure sensor present\n\r");
 8003932:	4818      	ldr	r0, [pc, #96]	; (8003994 <initsplat+0xc4>)
 8003934:	f01c fff0 	bl	8020918 <iprintf>
			statuspkt.bconf |= (MPL115A2<<3);
 8003938:	4a17      	ldr	r2, [pc, #92]	; (8003998 <initsplat+0xc8>)
			psensor = MPL115A2;		// assume MPL115 fitted instead
 800393a:	2101      	movs	r1, #1
	osDelay(500);
 800393c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
			statuspkt.bconf |= (MPL115A2<<3);
 8003940:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
			psensor = MPL115A2;		// assume MPL115 fitted instead
 8003944:	6021      	str	r1, [r4, #0]
			statuspkt.bconf |= (MPL115A2<<3);
 8003946:	f043 0308 	orr.w	r3, r3, #8
}
 800394a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			statuspkt.bconf |= (MPL115A2<<3);
 800394e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	osDelay(500);
 8003952:	f00d ba73 	b.w	8010e3c <osDelay>
		printf("MPL3115A2 pressure sensor present\n\r");
 8003956:	4811      	ldr	r0, [pc, #68]	; (800399c <initsplat+0xcc>)
 8003958:	f01c ffde 	bl	8020918 <iprintf>
		statuspkt.bconf |= (MPL3115A2<<3);
 800395c:	4a0e      	ldr	r2, [pc, #56]	; (8003998 <initsplat+0xc8>)
		psensor = MPL3115A2;
 800395e:	2102      	movs	r1, #2
	osDelay(500);
 8003960:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
		statuspkt.bconf |= (MPL3115A2<<3);
 8003964:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
		psensor = MPL3115A2;
 8003968:	6021      	str	r1, [r4, #0]
		statuspkt.bconf |= (MPL3115A2<<3);
 800396a:	f043 0310 	orr.w	r3, r3, #16
}
 800396e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		statuspkt.bconf |= (MPL3115A2<<3);
 8003972:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	osDelay(500);
 8003976:	f00d ba61 	b.w	8010e3c <osDelay>
 800397a:	bf00      	nop
 800397c:	08025c14 	.word	0x08025c14
 8003980:	08025c2c 	.word	0x08025c2c
 8003984:	20001634 	.word	0x20001634
 8003988:	08025c44 	.word	0x08025c44
 800398c:	08025c68 	.word	0x08025c68
 8003990:	08025cd0 	.word	0x08025cd0
 8003994:	08025cac 	.word	0x08025cac
 8003998:	2002272c 	.word	0x2002272c
 800399c:	08025c88 	.word	0x08025c88

080039a0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80039a0:	4b16      	ldr	r3, [pc, #88]	; (80039fc <HAL_MspInit+0x5c>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80039a2:	2200      	movs	r2, #0
 80039a4:	210f      	movs	r1, #15
 80039a6:	f06f 0001 	mvn.w	r0, #1
{
 80039aa:	b510      	push	{r4, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 80039ac:	6c1c      	ldr	r4, [r3, #64]	; 0x40
{
 80039ae:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 80039b0:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 80039b4:	641c      	str	r4, [r3, #64]	; 0x40
 80039b6:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 80039b8:	f004 5480 	and.w	r4, r4, #268435456	; 0x10000000
 80039bc:	9400      	str	r4, [sp, #0]
 80039be:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039c0:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 80039c2:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 80039c6:	645c      	str	r4, [r3, #68]	; 0x44
 80039c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039ce:	9301      	str	r3, [sp, #4]
 80039d0:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80039d2:	f002 f9d7 	bl	8005d84 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 6, 0);
 80039d6:	2200      	movs	r2, #0
 80039d8:	2106      	movs	r1, #6
 80039da:	2005      	movs	r0, #5
 80039dc:	f002 f9d2 	bl	8005d84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80039e0:	2005      	movs	r0, #5
 80039e2:	f002 fa15 	bl	8005e10 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 6, 0);
 80039e6:	2200      	movs	r2, #0
 80039e8:	2106      	movs	r1, #6
 80039ea:	2051      	movs	r0, #81	; 0x51
 80039ec:	f002 f9ca 	bl	8005d84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 80039f0:	2051      	movs	r0, #81	; 0x51

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80039f2:	b002      	add	sp, #8
 80039f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 80039f8:	f002 ba0a 	b.w	8005e10 <HAL_NVIC_EnableIRQ>
 80039fc:	40023800 	.word	0x40023800

08003a00 <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8003a00:	4a48      	ldr	r2, [pc, #288]	; (8003b24 <HAL_ADC_MspInit+0x124>)
 8003a02:	6803      	ldr	r3, [r0, #0]
{
 8003a04:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hadc->Instance==ADC1)
 8003a06:	4293      	cmp	r3, r2
{
 8003a08:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a0a:	f04f 0400 	mov.w	r4, #0
 8003a0e:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8003a12:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8003a16:	940b      	str	r4, [sp, #44]	; 0x2c
  if(hadc->Instance==ADC1)
 8003a18:	d007      	beq.n	8003a2a <HAL_ADC_MspInit+0x2a>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8003a1a:	4a43      	ldr	r2, [pc, #268]	; (8003b28 <HAL_ADC_MspInit+0x128>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d063      	beq.n	8003ae8 <HAL_ADC_MspInit+0xe8>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 8003a20:	4a42      	ldr	r2, [pc, #264]	; (8003b2c <HAL_ADC_MspInit+0x12c>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d043      	beq.n	8003aae <HAL_ADC_MspInit+0xae>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8003a26:	b00d      	add	sp, #52	; 0x34
 8003a28:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003a2a:	4b41      	ldr	r3, [pc, #260]	; (8003b30 <HAL_ADC_MspInit+0x130>)
 8003a2c:	4606      	mov	r6, r0
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003a2e:	2008      	movs	r0, #8
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a30:	2703      	movs	r7, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003a32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a34:	a907      	add	r1, sp, #28
    hdma_adc1.Instance = DMA2_Stream4;
 8003a36:	4d3f      	ldr	r5, [pc, #252]	; (8003b34 <HAL_ADC_MspInit+0x134>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003a38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a3c:	645a      	str	r2, [r3, #68]	; 0x44
 8003a3e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a40:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8003a44:	9201      	str	r2, [sp, #4]
 8003a46:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a4a:	f042 0201 	orr.w	r2, r2, #1
 8003a4e:	631a      	str	r2, [r3, #48]	; 0x30
 8003a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003a52:	9007      	str	r0, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a54:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a58:	4837      	ldr	r0, [pc, #220]	; (8003b38 <HAL_ADC_MspInit+0x138>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a5a:	9708      	str	r7, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a5c:	9302      	str	r3, [sp, #8]
 8003a5e:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a60:	f004 fbf4 	bl	800824c <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream4;
 8003a64:	4a35      	ldr	r2, [pc, #212]	; (8003b3c <HAL_ADC_MspInit+0x13c>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003a66:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003a6a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003a6e:	f44f 6c00 	mov.w	ip, #2048	; 0x800
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003a72:	62af      	str	r7, [r5, #40]	; 0x28
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8003a74:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003a78:	f44f 7780 	mov.w	r7, #256	; 0x100
    hdma_adc1.Instance = DMA2_Stream4;
 8003a7c:	602a      	str	r2, [r5, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003a7e:	612b      	str	r3, [r5, #16]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003a80:	2204      	movs	r2, #4
    hdma_adc1.Init.MemBurst = DMA_MBURST_INC4;
 8003a82:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003a86:	606c      	str	r4, [r5, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a88:	60ac      	str	r4, [r5, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a8a:	60ec      	str	r4, [r5, #12]
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003a8c:	632c      	str	r4, [r5, #48]	; 0x30
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003a8e:	626a      	str	r2, [r5, #36]	; 0x24
    hdma_adc1.Init.MemBurst = DMA_MBURST_INC4;
 8003a90:	62eb      	str	r3, [r5, #44]	; 0x2c
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003a92:	e9c5 c005 	strd	ip, r0, [r5, #20]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003a96:	4628      	mov	r0, r5
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8003a98:	e9c5 7107 	strd	r7, r1, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003a9c:	f002 fc5e 	bl	800635c <HAL_DMA_Init>
 8003aa0:	b108      	cbz	r0, 8003aa6 <HAL_ADC_MspInit+0xa6>
      Error_Handler();
 8003aa2:	f7fe f987 	bl	8001db4 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003aa6:	63b5      	str	r5, [r6, #56]	; 0x38
 8003aa8:	63ae      	str	r6, [r5, #56]	; 0x38
}
 8003aaa:	b00d      	add	sp, #52	; 0x34
 8003aac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003aae:	4b20      	ldr	r3, [pc, #128]	; (8003b30 <HAL_ADC_MspInit+0x130>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003ab0:	2508      	movs	r5, #8
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ab2:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ab4:	a907      	add	r1, sp, #28
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003ab6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ab8:	481f      	ldr	r0, [pc, #124]	; (8003b38 <HAL_ADC_MspInit+0x138>)
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003aba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003abe:	645a      	str	r2, [r3, #68]	; 0x44
 8003ac0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ac2:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8003ac6:	9205      	str	r2, [sp, #20]
 8003ac8:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003aca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003acc:	f042 0201 	orr.w	r2, r2, #1
 8003ad0:	631a      	str	r2, [r3, #48]	; 0x30
 8003ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003ad4:	9507      	str	r5, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ad6:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ada:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003adc:	9306      	str	r3, [sp, #24]
 8003ade:	9b06      	ldr	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ae0:	f004 fbb4 	bl	800824c <HAL_GPIO_Init>
}
 8003ae4:	b00d      	add	sp, #52	; 0x34
 8003ae6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003ae8:	4b11      	ldr	r3, [pc, #68]	; (8003b30 <HAL_ADC_MspInit+0x130>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003aea:	2508      	movs	r5, #8
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003aec:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aee:	a907      	add	r1, sp, #28
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003af0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003af2:	4811      	ldr	r0, [pc, #68]	; (8003b38 <HAL_ADC_MspInit+0x138>)
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003af4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003af8:	645a      	str	r2, [r3, #68]	; 0x44
 8003afa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003afc:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8003b00:	9203      	str	r2, [sp, #12]
 8003b02:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b06:	f042 0201 	orr.w	r2, r2, #1
 8003b0a:	631a      	str	r2, [r3, #48]	; 0x30
 8003b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003b0e:	9507      	str	r5, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b10:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b14:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b16:	9304      	str	r3, [sp, #16]
 8003b18:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b1a:	f004 fb97 	bl	800824c <HAL_GPIO_Init>
}
 8003b1e:	b00d      	add	sp, #52	; 0x34
 8003b20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b22:	bf00      	nop
 8003b24:	40012000 	.word	0x40012000
 8003b28:	40012100 	.word	0x40012100
 8003b2c:	40012200 	.word	0x40012200
 8003b30:	40023800 	.word	0x40023800
 8003b34:	20022ea0 	.word	0x20022ea0
 8003b38:	40020000 	.word	0x40020000
 8003b3c:	40026470 	.word	0x40026470

08003b40 <HAL_CRC_MspInit>:
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 8003b40:	6802      	ldr	r2, [r0, #0]
 8003b42:	4b09      	ldr	r3, [pc, #36]	; (8003b68 <HAL_CRC_MspInit+0x28>)
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d000      	beq.n	8003b4a <HAL_CRC_MspInit+0xa>
 8003b48:	4770      	bx	lr
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003b4a:	f8d3 2830 	ldr.w	r2, [r3, #2096]	; 0x830
 8003b4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
{
 8003b52:	b082      	sub	sp, #8
    __HAL_RCC_CRC_CLK_ENABLE();
 8003b54:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003b58:	631a      	str	r2, [r3, #48]	; 0x30
 8003b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b60:	9301      	str	r3, [sp, #4]
 8003b62:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8003b64:	b002      	add	sp, #8
 8003b66:	4770      	bx	lr
 8003b68:	40023000 	.word	0x40023000

08003b6c <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC)
 8003b6c:	4b2b      	ldr	r3, [pc, #172]	; (8003c1c <HAL_DAC_MspInit+0xb0>)
 8003b6e:	6802      	ldr	r2, [r0, #0]
{
 8003b70:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hdac->Instance==DAC)
 8003b72:	429a      	cmp	r2, r3
{
 8003b74:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b76:	f04f 0400 	mov.w	r4, #0
 8003b7a:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003b7e:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8003b82:	9407      	str	r4, [sp, #28]
  if(hdac->Instance==DAC)
 8003b84:	d001      	beq.n	8003b8a <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8003b86:	b009      	add	sp, #36	; 0x24
 8003b88:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_DAC_CLK_ENABLE();
 8003b8a:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8003b8e:	4606      	mov	r6, r0
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003b90:	2010      	movs	r0, #16
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b92:	2503      	movs	r5, #3
    __HAL_RCC_DAC_CLK_ENABLE();
 8003b94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b96:	a903      	add	r1, sp, #12
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8003b98:	f44f 6780 	mov.w	r7, #1024	; 0x400
    __HAL_RCC_DAC_CLK_ENABLE();
 8003b9c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003ba0:	641a      	str	r2, [r3, #64]	; 0x40
 8003ba2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ba4:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8003ba8:	9201      	str	r2, [sp, #4]
 8003baa:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bae:	f042 0201 	orr.w	r2, r2, #1
 8003bb2:	631a      	str	r2, [r3, #48]	; 0x30
 8003bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003bb6:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bb8:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bbc:	4818      	ldr	r0, [pc, #96]	; (8003c20 <HAL_DAC_MspInit+0xb4>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003bbe:	9504      	str	r5, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bc0:	9302      	str	r3, [sp, #8]
    hdma_dac1.Instance = DMA1_Stream5;
 8003bc2:	4d18      	ldr	r5, [pc, #96]	; (8003c24 <HAL_DAC_MspInit+0xb8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bc4:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bc6:	f004 fb41 	bl	800824c <HAL_GPIO_Init>
    hdma_dac1.Instance = DMA1_Stream5;
 8003bca:	4b17      	ldr	r3, [pc, #92]	; (8003c28 <HAL_DAC_MspInit+0xbc>)
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003bcc:	2040      	movs	r0, #64	; 0x40
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8003bce:	f04f 6c60 	mov.w	ip, #234881024	; 0xe000000
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003bd2:	2104      	movs	r1, #4
    hdma_dac1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_3QUARTERSFULL;
 8003bd4:	2202      	movs	r2, #2
    hdma_dac1.Instance = DMA1_Stream5;
 8003bd6:	602b      	str	r3, [r5, #0]
    hdma_dac1.Init.MemBurst = DMA_MBURST_INC4;
 8003bd8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003bdc:	60ec      	str	r4, [r5, #12]
    hdma_dac1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003bde:	632c      	str	r4, [r5, #48]	; 0x30
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8003be0:	612f      	str	r7, [r5, #16]
    hdma_dac1.Init.MemBurst = DMA_MBURST_INC4;
 8003be2:	62eb      	str	r3, [r5, #44]	; 0x2c
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003be4:	e9c5 c001 	strd	ip, r0, [r5, #4]
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8003be8:	4628      	mov	r0, r5
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003bea:	e9c5 4405 	strd	r4, r4, [r5, #20]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 8003bee:	e9c5 4407 	strd	r4, r4, [r5, #28]
    hdma_dac1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_3QUARTERSFULL;
 8003bf2:	e9c5 1209 	strd	r1, r2, [r5, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8003bf6:	f002 fbb1 	bl	800635c <HAL_DMA_Init>
 8003bfa:	b958      	cbnz	r0, 8003c14 <HAL_DAC_MspInit+0xa8>
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8003bfc:	60b5      	str	r5, [r6, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8003bfe:	2200      	movs	r2, #0
 8003c00:	2106      	movs	r1, #6
 8003c02:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8003c04:	63ae      	str	r6, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8003c06:	f002 f8bd 	bl	8005d84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003c0a:	2036      	movs	r0, #54	; 0x36
 8003c0c:	f002 f900 	bl	8005e10 <HAL_NVIC_EnableIRQ>
}
 8003c10:	b009      	add	sp, #36	; 0x24
 8003c12:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 8003c14:	f7fe f8ce 	bl	8001db4 <Error_Handler>
 8003c18:	e7f0      	b.n	8003bfc <HAL_DAC_MspInit+0x90>
 8003c1a:	bf00      	nop
 8003c1c:	40007400 	.word	0x40007400
 8003c20:	40020000 	.word	0x40020000
 8003c24:	20022ca4 	.word	0x20022ca4
 8003c28:	40026088 	.word	0x40026088

08003c2c <HAL_I2C_MspInit>:
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hi2c->Instance==I2C1)
 8003c2c:	6802      	ldr	r2, [r0, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c2e:	2300      	movs	r3, #0
  if(hi2c->Instance==I2C1)
 8003c30:	493d      	ldr	r1, [pc, #244]	; (8003d28 <HAL_I2C_MspInit+0xfc>)
{
 8003c32:	b570      	push	{r4, r5, r6, lr}
  if(hi2c->Instance==I2C1)
 8003c34:	428a      	cmp	r2, r1
{
 8003c36:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c38:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003c3c:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 8003c40:	930b      	str	r3, [sp, #44]	; 0x2c
  if(hi2c->Instance==I2C1)
 8003c42:	d007      	beq.n	8003c54 <HAL_I2C_MspInit+0x28>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
  else if(hi2c->Instance==I2C2)
 8003c44:	4b39      	ldr	r3, [pc, #228]	; (8003d2c <HAL_I2C_MspInit+0x100>)
 8003c46:	429a      	cmp	r2, r3
 8003c48:	d04c      	beq.n	8003ce4 <HAL_I2C_MspInit+0xb8>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
  else if(hi2c->Instance==I2C4)
 8003c4a:	4b39      	ldr	r3, [pc, #228]	; (8003d30 <HAL_I2C_MspInit+0x104>)
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d025      	beq.n	8003c9c <HAL_I2C_MspInit+0x70>
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 8003c50:	b00c      	add	sp, #48	; 0x30
 8003c52:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c54:	4c37      	ldr	r4, [pc, #220]	; (8003d34 <HAL_I2C_MspInit+0x108>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c56:	2212      	movs	r2, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c58:	2001      	movs	r0, #1
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8003c5a:	f44f 7610 	mov.w	r6, #576	; 0x240
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c5e:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c60:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c62:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c64:	f043 0302 	orr.w	r3, r3, #2
 8003c68:	6323      	str	r3, [r4, #48]	; 0x30
 8003c6a:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c6c:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003c6e:	2204      	movs	r2, #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c70:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c74:	9009      	str	r0, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c76:	4830      	ldr	r0, [pc, #192]	; (8003d38 <HAL_I2C_MspInit+0x10c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c78:	9301      	str	r3, [sp, #4]
 8003c7a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8003c7c:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003c7e:	e9cd 520a 	strd	r5, r2, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c82:	f004 fae3 	bl	800824c <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003c86:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003c88:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003c8c:	6423      	str	r3, [r4, #64]	; 0x40
 8003c8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003c90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c94:	9302      	str	r3, [sp, #8]
 8003c96:	9b02      	ldr	r3, [sp, #8]
}
 8003c98:	b00c      	add	sp, #48	; 0x30
 8003c9a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003c9c:	4c25      	ldr	r4, [pc, #148]	; (8003d34 <HAL_I2C_MspInit+0x108>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c9e:	2212      	movs	r2, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ca0:	2001      	movs	r0, #1
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003ca2:	f44f 4640 	mov.w	r6, #49152	; 0xc000
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003ca6:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ca8:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003caa:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003cac:	f043 0320 	orr.w	r3, r3, #32
 8003cb0:	6323      	str	r3, [r4, #48]	; 0x30
 8003cb2:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003cb4:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8003cb6:	2204      	movs	r2, #4
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003cb8:	f003 0320 	and.w	r3, r3, #32
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003cbc:	9009      	str	r0, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003cbe:	481f      	ldr	r0, [pc, #124]	; (8003d3c <HAL_I2C_MspInit+0x110>)
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003cc0:	9305      	str	r3, [sp, #20]
 8003cc2:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003cc4:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8003cc6:	e9cd 520a 	strd	r5, r2, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003cca:	f004 fabf 	bl	800824c <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8003cce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003cd0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003cd4:	6423      	str	r3, [r4, #64]	; 0x40
 8003cd6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003cd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003cdc:	9306      	str	r3, [sp, #24]
 8003cde:	9b06      	ldr	r3, [sp, #24]
}
 8003ce0:	b00c      	add	sp, #48	; 0x30
 8003ce2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003ce4:	4c13      	ldr	r4, [pc, #76]	; (8003d34 <HAL_I2C_MspInit+0x108>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ce6:	2012      	movs	r0, #18
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003ce8:	2203      	movs	r2, #3
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003cea:	2601      	movs	r6, #1
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003cec:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003cee:	2504      	movs	r5, #4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003cf0:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003cf2:	f043 0320 	orr.w	r3, r3, #32
 8003cf6:	6323      	str	r3, [r4, #48]	; 0x30
 8003cf8:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003cfa:	9008      	str	r0, [sp, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003cfc:	f003 0320 	and.w	r3, r3, #32
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003d00:	480e      	ldr	r0, [pc, #56]	; (8003d3c <HAL_I2C_MspInit+0x110>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003d02:	9207      	str	r2, [sp, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003d04:	9303      	str	r3, [sp, #12]
 8003d06:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d08:	920a      	str	r2, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d0a:	9609      	str	r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003d0c:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003d0e:	f004 fa9d 	bl	800824c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003d12:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d14:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003d18:	6423      	str	r3, [r4, #64]	; 0x40
 8003d1a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d20:	9304      	str	r3, [sp, #16]
 8003d22:	9b04      	ldr	r3, [sp, #16]
}
 8003d24:	b00c      	add	sp, #48	; 0x30
 8003d26:	bd70      	pop	{r4, r5, r6, pc}
 8003d28:	40005400 	.word	0x40005400
 8003d2c:	40005800 	.word	0x40005800
 8003d30:	40006000 	.word	0x40006000
 8003d34:	40023800 	.word	0x40023800
 8003d38:	40020400 	.word	0x40020400
 8003d3c:	40021400 	.word	0x40021400

08003d40 <HAL_MDIOS_MspInit>:
* @retval None
*/
void HAL_MDIOS_MspInit(MDIOS_HandleTypeDef* hmdios)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hmdios->Instance==MDIOS)
 8003d40:	6802      	ldr	r2, [r0, #0]
 8003d42:	4b1c      	ldr	r3, [pc, #112]	; (8003db4 <HAL_MDIOS_MspInit+0x74>)
{
 8003d44:	b570      	push	{r4, r5, r6, lr}
  if(hmdios->Instance==MDIOS)
 8003d46:	429a      	cmp	r2, r3
{
 8003d48:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d4a:	f04f 0400 	mov.w	r4, #0
 8003d4e:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8003d52:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8003d56:	9407      	str	r4, [sp, #28]
  if(hmdios->Instance==MDIOS)
 8003d58:	d001      	beq.n	8003d5e <HAL_MDIOS_MspInit+0x1e>
  /* USER CODE BEGIN MDIOS_MspInit 1 */

  /* USER CODE END MDIOS_MspInit 1 */
  }

}
 8003d5a:	b008      	add	sp, #32
 8003d5c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_MDIO_CLK_ENABLE();
 8003d5e:	f503 4340 	add.w	r3, r3, #49152	; 0xc000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d62:	2002      	movs	r0, #2
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_10;
 8003d64:	f44f 6688 	mov.w	r6, #1088	; 0x440
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d68:	2503      	movs	r5, #3
    __HAL_RCC_MDIO_CLK_ENABLE();
 8003d6a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d6c:	a903      	add	r1, sp, #12
    __HAL_RCC_MDIO_CLK_ENABLE();
 8003d6e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003d72:	645a      	str	r2, [r3, #68]	; 0x44
 8003d74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d76:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003d7a:	9201      	str	r2, [sp, #4]
 8003d7c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d80:	f042 0201 	orr.w	r2, r2, #1
 8003d84:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF12_MDIOS;
 8003d86:	220c      	movs	r2, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d8a:	9004      	str	r0, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d8c:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d90:	4809      	ldr	r0, [pc, #36]	; (8003db8 <HAL_MDIOS_MspInit+0x78>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_10;
 8003d92:	9603      	str	r6, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d94:	9302      	str	r3, [sp, #8]
 8003d96:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF12_MDIOS;
 8003d98:	e9cd 5206 	strd	r5, r2, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d9c:	f004 fa56 	bl	800824c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(MDIOS_IRQn, 6, 0);
 8003da0:	4622      	mov	r2, r4
 8003da2:	2106      	movs	r1, #6
 8003da4:	206d      	movs	r0, #109	; 0x6d
 8003da6:	f001 ffed 	bl	8005d84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(MDIOS_IRQn);
 8003daa:	206d      	movs	r0, #109	; 0x6d
 8003dac:	f002 f830 	bl	8005e10 <HAL_NVIC_EnableIRQ>
}
 8003db0:	b008      	add	sp, #32
 8003db2:	bd70      	pop	{r4, r5, r6, pc}
 8003db4:	40017800 	.word	0x40017800
 8003db8:	40020000 	.word	0x40020000

08003dbc <HAL_RNG_MspInit>:
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
  if(hrng->Instance==RNG)
 8003dbc:	6802      	ldr	r2, [r0, #0]
 8003dbe:	4b08      	ldr	r3, [pc, #32]	; (8003de0 <HAL_RNG_MspInit+0x24>)
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d000      	beq.n	8003dc6 <HAL_RNG_MspInit+0xa>
 8003dc4:	4770      	bx	lr
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8003dc6:	4b07      	ldr	r3, [pc, #28]	; (8003de4 <HAL_RNG_MspInit+0x28>)
{
 8003dc8:	b082      	sub	sp, #8
    __HAL_RCC_RNG_CLK_ENABLE();
 8003dca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003dcc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003dd0:	635a      	str	r2, [r3, #52]	; 0x34
 8003dd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dd8:	9301      	str	r3, [sp, #4]
 8003dda:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8003ddc:	b002      	add	sp, #8
 8003dde:	4770      	bx	lr
 8003de0:	50060800 	.word	0x50060800
 8003de4:	40023800 	.word	0x40023800

08003de8 <HAL_SPI_MspInit>:
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI2)
 8003de8:	6803      	ldr	r3, [r0, #0]
 8003dea:	4a56      	ldr	r2, [pc, #344]	; (8003f44 <HAL_SPI_MspInit+0x15c>)
{
 8003dec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(hspi->Instance==SPI2)
 8003df0:	4293      	cmp	r3, r2
{
 8003df2:	b08e      	sub	sp, #56	; 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003df4:	f04f 0400 	mov.w	r4, #0
 8003df8:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8003dfc:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 8003e00:	940d      	str	r4, [sp, #52]	; 0x34
  if(hspi->Instance==SPI2)
 8003e02:	d008      	beq.n	8003e16 <HAL_SPI_MspInit+0x2e>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 8003e04:	4a50      	ldr	r2, [pc, #320]	; (8003f48 <HAL_SPI_MspInit+0x160>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d05c      	beq.n	8003ec4 <HAL_SPI_MspInit+0xdc>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
  else if(hspi->Instance==SPI4)
 8003e0a:	4a50      	ldr	r2, [pc, #320]	; (8003f4c <HAL_SPI_MspInit+0x164>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d037      	beq.n	8003e80 <HAL_SPI_MspInit+0x98>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8003e10:	b00e      	add	sp, #56	; 0x38
 8003e12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003e16:	4b4e      	ldr	r3, [pc, #312]	; (8003f50 <HAL_SPI_MspInit+0x168>)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003e18:	200c      	movs	r0, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e1a:	2702      	movs	r7, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003e1c:	2601      	movs	r6, #1
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003e1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003e20:	2505      	movs	r5, #5
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e22:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003e24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e28:	641a      	str	r2, [r3, #64]	; 0x40
 8003e2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e2c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003e30:	9201      	str	r2, [sp, #4]
 8003e32:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e36:	f042 0204 	orr.w	r2, r2, #4
 8003e3a:	631a      	str	r2, [r3, #48]	; 0x30
 8003e3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e3e:	f002 0204 	and.w	r2, r2, #4
 8003e42:	9202      	str	r2, [sp, #8]
 8003e44:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e48:	f042 0208 	orr.w	r2, r2, #8
 8003e4c:	631a      	str	r2, [r3, #48]	; 0x30
 8003e4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003e50:	9009      	str	r0, [sp, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e52:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e56:	483f      	ldr	r0, [pc, #252]	; (8003f54 <HAL_SPI_MspInit+0x16c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e58:	970a      	str	r7, [sp, #40]	; 0x28
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e5a:	9303      	str	r3, [sp, #12]
 8003e5c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003e5e:	e9cd 650c 	strd	r6, r5, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e62:	f004 f9f3 	bl	800824c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003e66:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e68:	a909      	add	r1, sp, #36	; 0x24
 8003e6a:	483b      	ldr	r0, [pc, #236]	; (8003f58 <HAL_SPI_MspInit+0x170>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e6c:	970a      	str	r7, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e6e:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003e70:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003e72:	e9cd 650c 	strd	r6, r5, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e76:	f004 f9e9 	bl	800824c <HAL_GPIO_Init>
}
 8003e7a:	b00e      	add	sp, #56	; 0x38
 8003e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003e80:	4b33      	ldr	r3, [pc, #204]	; (8003f50 <HAL_SPI_MspInit+0x168>)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8003e82:	2074      	movs	r0, #116	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e84:	2602      	movs	r6, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003e86:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003e88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e8a:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8003e8c:	2405      	movs	r4, #5
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003e8e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e92:	645a      	str	r2, [r3, #68]	; 0x44
 8003e94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e96:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003e9a:	9207      	str	r2, [sp, #28]
 8003e9c:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ea0:	f042 0210 	orr.w	r2, r2, #16
 8003ea4:	631a      	str	r2, [r3, #48]	; 0x30
 8003ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8003ea8:	9009      	str	r0, [sp, #36]	; 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003eaa:	f003 0310 	and.w	r3, r3, #16
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003eae:	482b      	ldr	r0, [pc, #172]	; (8003f5c <HAL_SPI_MspInit+0x174>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eb0:	960a      	str	r6, [sp, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003eb2:	9308      	str	r3, [sp, #32]
 8003eb4:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8003eb6:	e9cd 540c 	strd	r5, r4, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003eba:	f004 f9c7 	bl	800824c <HAL_GPIO_Init>
}
 8003ebe:	b00e      	add	sp, #56	; 0x38
 8003ec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003ec4:	4b22      	ldr	r3, [pc, #136]	; (8003f50 <HAL_SPI_MspInit+0x168>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ec6:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003ec8:	2004      	movs	r0, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003eca:	2503      	movs	r5, #3
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003ecc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8003ece:	2707      	movs	r7, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ed0:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003ed2:	f04f 0806 	mov.w	r8, #6
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003ed6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003eda:	641a      	str	r2, [r3, #64]	; 0x40
 8003edc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ede:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8003ee2:	9204      	str	r2, [sp, #16]
 8003ee4:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ee6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ee8:	4332      	orrs	r2, r6
 8003eea:	631a      	str	r2, [r3, #48]	; 0x30
 8003eec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003eee:	4032      	ands	r2, r6
 8003ef0:	9205      	str	r2, [sp, #20]
 8003ef2:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ef4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ef6:	4302      	orrs	r2, r0
 8003ef8:	631a      	str	r2, [r3, #48]	; 0x30
 8003efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003efc:	9009      	str	r0, [sp, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003efe:	4003      	ands	r3, r0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f00:	4817      	ldr	r0, [pc, #92]	; (8003f60 <HAL_SPI_MspInit+0x178>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f02:	960a      	str	r6, [sp, #40]	; 0x28
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f04:	9306      	str	r3, [sp, #24]
 8003f06:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f08:	950c      	str	r5, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8003f0a:	970d      	str	r7, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f0c:	f004 f99e 	bl	800824c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003f10:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f14:	a909      	add	r1, sp, #36	; 0x24
 8003f16:	480f      	ldr	r0, [pc, #60]	; (8003f54 <HAL_SPI_MspInit+0x16c>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003f18:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f1a:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003f1c:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f20:	e9cd 450b 	strd	r4, r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f24:	f004 f992 	bl	800824c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003f28:	2310      	movs	r3, #16
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f2a:	a909      	add	r1, sp, #36	; 0x24
 8003f2c:	480c      	ldr	r0, [pc, #48]	; (8003f60 <HAL_SPI_MspInit+0x178>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f2e:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f30:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003f32:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003f34:	e9cd 580c 	strd	r5, r8, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f38:	f004 f988 	bl	800824c <HAL_GPIO_Init>
}
 8003f3c:	b00e      	add	sp, #56	; 0x38
 8003f3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f42:	bf00      	nop
 8003f44:	40003800 	.word	0x40003800
 8003f48:	40003c00 	.word	0x40003c00
 8003f4c:	40013400 	.word	0x40013400
 8003f50:	40023800 	.word	0x40023800
 8003f54:	40020800 	.word	0x40020800
 8003f58:	40020c00 	.word	0x40020c00
 8003f5c:	40021000 	.word	0x40021000
 8003f60:	40020400 	.word	0x40020400

08003f64 <HAL_TIM_Base_MspInit>:
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 8003f64:	4a75      	ldr	r2, [pc, #468]	; (800413c <HAL_TIM_Base_MspInit+0x1d8>)
 8003f66:	6803      	ldr	r3, [r0, #0]
{
 8003f68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(htim_base->Instance==TIM1)
 8003f6c:	4293      	cmp	r3, r2
{
 8003f6e:	b091      	sub	sp, #68	; 0x44
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f70:	f04f 0400 	mov.w	r4, #0
 8003f74:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 8003f78:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
 8003f7c:	940f      	str	r4, [sp, #60]	; 0x3c
  if(htim_base->Instance==TIM1)
 8003f7e:	d023      	beq.n	8003fc8 <HAL_TIM_Base_MspInit+0x64>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8003f80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f84:	4605      	mov	r5, r0
 8003f86:	d044      	beq.n	8004012 <HAL_TIM_Base_MspInit+0xae>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8003f88:	4a6d      	ldr	r2, [pc, #436]	; (8004140 <HAL_TIM_Base_MspInit+0x1dc>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	f000 809d 	beq.w	80040ca <HAL_TIM_Base_MspInit+0x166>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8003f90:	4a6c      	ldr	r2, [pc, #432]	; (8004144 <HAL_TIM_Base_MspInit+0x1e0>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d025      	beq.n	8003fe2 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_base->Instance==TIM5)
 8003f96:	4a6c      	ldr	r2, [pc, #432]	; (8004148 <HAL_TIM_Base_MspInit+0x1e4>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	f000 80a9 	beq.w	80040f0 <HAL_TIM_Base_MspInit+0x18c>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8003f9e:	4a6b      	ldr	r2, [pc, #428]	; (800414c <HAL_TIM_Base_MspInit+0x1e8>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	f000 80b8 	beq.w	8004116 <HAL_TIM_Base_MspInit+0x1b2>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 8003fa6:	4a6a      	ldr	r2, [pc, #424]	; (8004150 <HAL_TIM_Base_MspInit+0x1ec>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d027      	beq.n	8003ffc <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
  else if(htim_base->Instance==TIM14)
 8003fac:	4a69      	ldr	r2, [pc, #420]	; (8004154 <HAL_TIM_Base_MspInit+0x1f0>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d114      	bne.n	8003fdc <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003fb2:	4b69      	ldr	r3, [pc, #420]	; (8004158 <HAL_TIM_Base_MspInit+0x1f4>)
 8003fb4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fb6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fba:	641a      	str	r2, [r3, #64]	; 0x40
 8003fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fc2:	930a      	str	r3, [sp, #40]	; 0x28
 8003fc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8003fc6:	e009      	b.n	8003fdc <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003fc8:	4b63      	ldr	r3, [pc, #396]	; (8004158 <HAL_TIM_Base_MspInit+0x1f4>)
 8003fca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fcc:	f042 0201 	orr.w	r2, r2, #1
 8003fd0:	645a      	str	r2, [r3, #68]	; 0x44
 8003fd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fd4:	f003 0301 	and.w	r3, r3, #1
 8003fd8:	9301      	str	r3, [sp, #4]
 8003fda:	9b01      	ldr	r3, [sp, #4]
}
 8003fdc:	b011      	add	sp, #68	; 0x44
 8003fde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003fe2:	4b5d      	ldr	r3, [pc, #372]	; (8004158 <HAL_TIM_Base_MspInit+0x1f4>)
 8003fe4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fe6:	f042 0204 	orr.w	r2, r2, #4
 8003fea:	641a      	str	r2, [r3, #64]	; 0x40
 8003fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fee:	f003 0304 	and.w	r3, r3, #4
 8003ff2:	9306      	str	r3, [sp, #24]
 8003ff4:	9b06      	ldr	r3, [sp, #24]
}
 8003ff6:	b011      	add	sp, #68	; 0x44
 8003ff8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003ffc:	4b56      	ldr	r3, [pc, #344]	; (8004158 <HAL_TIM_Base_MspInit+0x1f4>)
 8003ffe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004000:	f042 0220 	orr.w	r2, r2, #32
 8004004:	641a      	str	r2, [r3, #64]	; 0x40
 8004006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004008:	f003 0320 	and.w	r3, r3, #32
 800400c:	9309      	str	r3, [sp, #36]	; 0x24
 800400e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004010:	e7e4      	b.n	8003fdc <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004012:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004016:	2701      	movs	r7, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004018:	f04f 0802 	mov.w	r8, #2
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800401c:	2020      	movs	r0, #32
    __HAL_RCC_TIM2_CLK_ENABLE();
 800401e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004020:	a90b      	add	r1, sp, #44	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004022:	f44f 6980 	mov.w	r9, #1024	; 0x400
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 8004026:	4e4d      	ldr	r6, [pc, #308]	; (800415c <HAL_TIM_Base_MspInit+0x1f8>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004028:	433a      	orrs	r2, r7
 800402a:	641a      	str	r2, [r3, #64]	; 0x40
 800402c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800402e:	403a      	ands	r2, r7
 8004030:	9202      	str	r2, [sp, #8]
 8004032:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004034:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004036:	433a      	orrs	r2, r7
 8004038:	631a      	str	r2, [r3, #48]	; 0x30
 800403a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800403c:	403a      	ands	r2, r7
 800403e:	9203      	str	r2, [sp, #12]
 8004040:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004042:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004044:	ea42 0208 	orr.w	r2, r2, r8
 8004048:	631a      	str	r2, [r3, #48]	; 0x30
 800404a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800404c:	900b      	str	r0, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800404e:	ea03 0308 	and.w	r3, r3, r8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004052:	4843      	ldr	r0, [pc, #268]	; (8004160 <HAL_TIM_Base_MspInit+0x1fc>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004054:	970f      	str	r7, [sp, #60]	; 0x3c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004056:	9304      	str	r3, [sp, #16]
 8004058:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800405a:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800405e:	f004 f8f5 	bl	800824c <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004062:	a90b      	add	r1, sp, #44	; 0x2c
 8004064:	483f      	ldr	r0, [pc, #252]	; (8004164 <HAL_TIM_Base_MspInit+0x200>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004066:	970f      	str	r7, [sp, #60]	; 0x3c
    hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 8004068:	f04f 67c0 	mov.w	r7, #100663296	; 0x6000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800406c:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004070:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004074:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004078:	f004 f8e8 	bl	800824c <HAL_GPIO_Init>
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 800407c:	f8df c0e8 	ldr.w	ip, [pc, #232]	; 8004168 <HAL_TIM_Base_MspInit+0x204>
    hdma_tim2_up_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004080:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004084:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hdma_tim2_up_ch3.Init.Mode = DMA_CIRCULAR;
 8004088:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 800408c:	4630      	mov	r0, r6
    hdma_tim2_up_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800408e:	f8c6 9010 	str.w	r9, [r6, #16]
    hdma_tim2_up_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004092:	60b4      	str	r4, [r6, #8]
    hdma_tim2_up_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8004094:	60f4      	str	r4, [r6, #12]
    hdma_tim2_up_ch3.Init.Mode = DMA_CIRCULAR;
 8004096:	61f3      	str	r3, [r6, #28]
    hdma_tim2_up_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004098:	e9c6 4408 	strd	r4, r4, [r6, #32]
    hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 800409c:	e9c6 c700 	strd	ip, r7, [r6]
    hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80040a0:	e9c6 1205 	strd	r1, r2, [r6, #20]
    if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 80040a4:	f002 f95a 	bl	800635c <HAL_DMA_Init>
 80040a8:	b108      	cbz	r0, 80040ae <HAL_TIM_Base_MspInit+0x14a>
      Error_Handler();
 80040aa:	f7fd fe83 	bl	8001db4 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up_ch3);
 80040ae:	622e      	str	r6, [r5, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 80040b0:	2200      	movs	r2, #0
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 80040b2:	62ee      	str	r6, [r5, #44]	; 0x2c
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 80040b4:	2106      	movs	r1, #6
 80040b6:	201c      	movs	r0, #28
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 80040b8:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 80040ba:	f001 fe63 	bl	8005d84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80040be:	201c      	movs	r0, #28
 80040c0:	f001 fea6 	bl	8005e10 <HAL_NVIC_EnableIRQ>
}
 80040c4:	b011      	add	sp, #68	; 0x44
 80040c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 80040ca:	4b23      	ldr	r3, [pc, #140]	; (8004158 <HAL_TIM_Base_MspInit+0x1f4>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 80040cc:	4622      	mov	r2, r4
 80040ce:	2106      	movs	r1, #6
 80040d0:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 80040d2:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 80040d4:	f044 0402 	orr.w	r4, r4, #2
 80040d8:	641c      	str	r4, [r3, #64]	; 0x40
 80040da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040dc:	f003 0302 	and.w	r3, r3, #2
 80040e0:	9305      	str	r3, [sp, #20]
 80040e2:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 80040e4:	f001 fe4e 	bl	8005d84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80040e8:	201d      	movs	r0, #29
 80040ea:	f001 fe91 	bl	8005e10 <HAL_NVIC_EnableIRQ>
 80040ee:	e775      	b.n	8003fdc <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80040f0:	4b19      	ldr	r3, [pc, #100]	; (8004158 <HAL_TIM_Base_MspInit+0x1f4>)
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 80040f2:	4622      	mov	r2, r4
 80040f4:	2105      	movs	r1, #5
 80040f6:	2032      	movs	r0, #50	; 0x32
    __HAL_RCC_TIM5_CLK_ENABLE();
 80040f8:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 80040fa:	f044 0408 	orr.w	r4, r4, #8
 80040fe:	641c      	str	r4, [r3, #64]	; 0x40
 8004100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004102:	f003 0308 	and.w	r3, r3, #8
 8004106:	9307      	str	r3, [sp, #28]
 8004108:	9b07      	ldr	r3, [sp, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 800410a:	f001 fe3b 	bl	8005d84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800410e:	2032      	movs	r0, #50	; 0x32
 8004110:	f001 fe7e 	bl	8005e10 <HAL_NVIC_EnableIRQ>
 8004114:	e762      	b.n	8003fdc <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004116:	4b10      	ldr	r3, [pc, #64]	; (8004158 <HAL_TIM_Base_MspInit+0x1f4>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8004118:	4622      	mov	r2, r4
 800411a:	2106      	movs	r1, #6
 800411c:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 800411e:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 8004120:	f044 0410 	orr.w	r4, r4, #16
 8004124:	641c      	str	r4, [r3, #64]	; 0x40
 8004126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004128:	f003 0310 	and.w	r3, r3, #16
 800412c:	9308      	str	r3, [sp, #32]
 800412e:	9b08      	ldr	r3, [sp, #32]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8004130:	f001 fe28 	bl	8005d84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004134:	2036      	movs	r0, #54	; 0x36
 8004136:	f001 fe6b 	bl	8005e10 <HAL_NVIC_EnableIRQ>
 800413a:	e74f      	b.n	8003fdc <HAL_TIM_Base_MspInit+0x78>
 800413c:	40010000 	.word	0x40010000
 8004140:	40000400 	.word	0x40000400
 8004144:	40000800 	.word	0x40000800
 8004148:	40000c00 	.word	0x40000c00
 800414c:	40001000 	.word	0x40001000
 8004150:	40001400 	.word	0x40001400
 8004154:	40002000 	.word	0x40002000
 8004158:	40023800 	.word	0x40023800
 800415c:	20022ba0 	.word	0x20022ba0
 8004160:	40020000 	.word	0x40020000
 8004164:	40020400 	.word	0x40020400
 8004168:	40026028 	.word	0x40026028

0800416c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM3)
 800416c:	6802      	ldr	r2, [r0, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800416e:	2300      	movs	r3, #0
  if(htim->Instance==TIM3)
 8004170:	491c      	ldr	r1, [pc, #112]	; (80041e4 <HAL_TIM_MspPostInit+0x78>)
{
 8004172:	b530      	push	{r4, r5, lr}
  if(htim->Instance==TIM3)
 8004174:	428a      	cmp	r2, r1
{
 8004176:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004178:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800417c:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8004180:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM3)
 8004182:	d019      	beq.n	80041b8 <HAL_TIM_MspPostInit+0x4c>

  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }
  else if(htim->Instance==TIM4)
 8004184:	4b18      	ldr	r3, [pc, #96]	; (80041e8 <HAL_TIM_MspPostInit+0x7c>)
 8004186:	429a      	cmp	r2, r3
 8004188:	d001      	beq.n	800418e <HAL_TIM_MspPostInit+0x22>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800418a:	b009      	add	sp, #36	; 0x24
 800418c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800418e:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004192:	2402      	movs	r4, #2
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004194:	f44f 7580 	mov.w	r5, #256	; 0x100
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004198:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800419a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800419c:	4813      	ldr	r0, [pc, #76]	; (80041ec <HAL_TIM_MspPostInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800419e:	4322      	orrs	r2, r4
 80041a0:	631a      	str	r2, [r3, #48]	; 0x30
 80041a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80041a4:	9503      	str	r5, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041a6:	4023      	ands	r3, r4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041a8:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80041aa:	9407      	str	r4, [sp, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041ac:	9302      	str	r3, [sp, #8]
 80041ae:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041b0:	f004 f84c 	bl	800824c <HAL_GPIO_Init>
}
 80041b4:	b009      	add	sp, #36	; 0x24
 80041b6:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80041b8:	4b0d      	ldr	r3, [pc, #52]	; (80041f0 <HAL_TIM_MspPostInit+0x84>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041ba:	2402      	movs	r4, #2
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80041bc:	2580      	movs	r5, #128	; 0x80
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041be:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80041c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041c2:	480c      	ldr	r0, [pc, #48]	; (80041f4 <HAL_TIM_MspPostInit+0x88>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80041c4:	f042 0204 	orr.w	r2, r2, #4
 80041c8:	631a      	str	r2, [r3, #48]	; 0x30
 80041ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80041cc:	9503      	str	r5, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80041ce:	f003 0304 	and.w	r3, r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041d2:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80041d4:	9407      	str	r4, [sp, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80041d6:	9301      	str	r3, [sp, #4]
 80041d8:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041da:	f004 f837 	bl	800824c <HAL_GPIO_Init>
}
 80041de:	b009      	add	sp, #36	; 0x24
 80041e0:	bd30      	pop	{r4, r5, pc}
 80041e2:	bf00      	nop
 80041e4:	40000400 	.word	0x40000400
 80041e8:	40000800 	.word	0x40000800
 80041ec:	40020400 	.word	0x40020400
 80041f0:	40023800 	.word	0x40023800
 80041f4:	40020800 	.word	0x40020800

080041f8 <HAL_UART_MspInit>:
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==UART4)
 80041f8:	4aa8      	ldr	r2, [pc, #672]	; (800449c <HAL_UART_MspInit+0x2a4>)
 80041fa:	6803      	ldr	r3, [r0, #0]
{
 80041fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(huart->Instance==UART4)
 8004200:	4293      	cmp	r3, r2
{
 8004202:	b096      	sub	sp, #88	; 0x58
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004204:	f04f 0400 	mov.w	r4, #0
 8004208:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
 800420c:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
 8004210:	9415      	str	r4, [sp, #84]	; 0x54
  if(huart->Instance==UART4)
 8004212:	d036      	beq.n	8004282 <HAL_UART_MspInit+0x8a>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
  else if(huart->Instance==UART5)
 8004214:	4aa2      	ldr	r2, [pc, #648]	; (80044a0 <HAL_UART_MspInit+0x2a8>)
 8004216:	4605      	mov	r5, r0
 8004218:	4293      	cmp	r3, r2
 800421a:	d07b      	beq.n	8004314 <HAL_UART_MspInit+0x11c>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
  else if(huart->Instance==UART7)
 800421c:	4aa1      	ldr	r2, [pc, #644]	; (80044a4 <HAL_UART_MspInit+0x2ac>)
 800421e:	4293      	cmp	r3, r2
 8004220:	f000 80f8 	beq.w	8004414 <HAL_UART_MspInit+0x21c>

  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 8004224:	4aa0      	ldr	r2, [pc, #640]	; (80044a8 <HAL_UART_MspInit+0x2b0>)
 8004226:	4293      	cmp	r3, r2
 8004228:	f000 8117 	beq.w	800445a <HAL_UART_MspInit+0x262>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 800422c:	4a9f      	ldr	r2, [pc, #636]	; (80044ac <HAL_UART_MspInit+0x2b4>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d006      	beq.n	8004240 <HAL_UART_MspInit+0x48>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
  else if(huart->Instance==USART6)
 8004232:	4a9f      	ldr	r2, [pc, #636]	; (80044b0 <HAL_UART_MspInit+0x2b8>)
 8004234:	4293      	cmp	r3, r2
 8004236:	f000 8151 	beq.w	80044dc <HAL_UART_MspInit+0x2e4>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800423a:	b016      	add	sp, #88	; 0x58
 800423c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_RCC_USART3_CLK_ENABLE();
 8004240:	4b9c      	ldr	r3, [pc, #624]	; (80044b4 <HAL_UART_MspInit+0x2bc>)
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8004242:	f44f 7040 	mov.w	r0, #768	; 0x300
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004246:	2612      	movs	r6, #18
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004248:	2503      	movs	r5, #3
    __HAL_RCC_USART3_CLK_ENABLE();
 800424a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800424c:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800424e:	a911      	add	r1, sp, #68	; 0x44
    __HAL_RCC_USART3_CLK_ENABLE();
 8004250:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004254:	641a      	str	r2, [r3, #64]	; 0x40
 8004256:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004258:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 800425c:	920c      	str	r2, [sp, #48]	; 0x30
 800425e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004260:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004262:	f042 0208 	orr.w	r2, r2, #8
 8004266:	631a      	str	r2, [r3, #48]	; 0x30
 8004268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800426a:	9011      	str	r0, [sp, #68]	; 0x44
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800426c:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004270:	4891      	ldr	r0, [pc, #580]	; (80044b8 <HAL_UART_MspInit+0x2c0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004272:	9612      	str	r6, [sp, #72]	; 0x48
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004274:	930d      	str	r3, [sp, #52]	; 0x34
 8004276:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004278:	e9cd 5414 	strd	r5, r4, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800427c:	f003 ffe6 	bl	800824c <HAL_GPIO_Init>
 8004280:	e7db      	b.n	800423a <HAL_UART_MspInit+0x42>
    __HAL_RCC_UART4_CLK_ENABLE();
 8004282:	4b8c      	ldr	r3, [pc, #560]	; (80044b4 <HAL_UART_MspInit+0x2bc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004284:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_15;
 8004286:	f248 0001 	movw	r0, #32769	; 0x8001
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800428a:	2603      	movs	r6, #3
    __HAL_RCC_UART4_CLK_ENABLE();
 800428c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800428e:	2508      	movs	r5, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004290:	a911      	add	r1, sp, #68	; 0x44
    __HAL_RCC_UART4_CLK_ENABLE();
 8004292:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8004296:	641a      	str	r2, [r3, #64]	; 0x40
 8004298:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800429a:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 800429e:	9201      	str	r2, [sp, #4]
 80042a0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042a4:	f042 0201 	orr.w	r2, r2, #1
 80042a8:	631a      	str	r2, [r3, #48]	; 0x30
 80042aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042ac:	f002 0201 	and.w	r2, r2, #1
 80042b0:	9202      	str	r2, [sp, #8]
 80042b2:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042b6:	433a      	orrs	r2, r7
 80042b8:	631a      	str	r2, [r3, #48]	; 0x30
 80042ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042bc:	403a      	ands	r2, r7
 80042be:	9203      	str	r2, [sp, #12]
 80042c0:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042c4:	f042 0204 	orr.w	r2, r2, #4
 80042c8:	631a      	str	r2, [r3, #48]	; 0x30
 80042ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_15;
 80042cc:	9011      	str	r0, [sp, #68]	; 0x44
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042ce:	f003 0304 	and.w	r3, r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042d2:	487a      	ldr	r0, [pc, #488]	; (80044bc <HAL_UART_MspInit+0x2c4>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042d4:	9712      	str	r7, [sp, #72]	; 0x48
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042d6:	9304      	str	r3, [sp, #16]
 80042d8:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80042da:	e9cd 6514 	strd	r6, r5, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042de:	f003 ffb5 	bl	800824c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80042e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042e6:	a911      	add	r1, sp, #68	; 0x44
 80042e8:	4875      	ldr	r0, [pc, #468]	; (80044c0 <HAL_UART_MspInit+0x2c8>)
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80042ea:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042ec:	9712      	str	r7, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ee:	9413      	str	r4, [sp, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80042f0:	e9cd 6514 	strd	r6, r5, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042f4:	f003 ffaa 	bl	800824c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80042f8:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042fc:	a911      	add	r1, sp, #68	; 0x44
 80042fe:	4871      	ldr	r0, [pc, #452]	; (80044c4 <HAL_UART_MspInit+0x2cc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004300:	9712      	str	r7, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004302:	9413      	str	r4, [sp, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004304:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004306:	e9cd 6514 	strd	r6, r5, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800430a:	f003 ff9f 	bl	800824c <HAL_GPIO_Init>
}
 800430e:	b016      	add	sp, #88	; 0x58
 8004310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_RCC_UART5_CLK_ENABLE();
 8004314:	4b67      	ldr	r3, [pc, #412]	; (80044b4 <HAL_UART_MspInit+0x2bc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004316:	f04f 0902 	mov.w	r9, #2
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800431a:	2708      	movs	r7, #8
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800431c:	f44f 5a80 	mov.w	sl, #4096	; 0x1000
    __HAL_RCC_UART5_CLK_ENABLE();
 8004320:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004322:	f04f 0803 	mov.w	r8, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004326:	a911      	add	r1, sp, #68	; 0x44
 8004328:	4865      	ldr	r0, [pc, #404]	; (80044c0 <HAL_UART_MspInit+0x2c8>)
    __HAL_RCC_UART5_CLK_ENABLE();
 800432a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    hdma_uart5_rx.Instance = DMA1_Stream0;
 800432e:	4e66      	ldr	r6, [pc, #408]	; (80044c8 <HAL_UART_MspInit+0x2d0>)
    __HAL_RCC_UART5_CLK_ENABLE();
 8004330:	641a      	str	r2, [r3, #64]	; 0x40
 8004332:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004334:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004338:	9205      	str	r2, [sp, #20]
 800433a:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800433c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800433e:	ea42 0209 	orr.w	r2, r2, r9
 8004342:	631a      	str	r2, [r3, #48]	; 0x30
 8004344:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004346:	ea02 0209 	and.w	r2, r2, r9
 800434a:	9206      	str	r2, [sp, #24]
 800434c:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800434e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004350:	f042 0204 	orr.w	r2, r2, #4
 8004354:	631a      	str	r2, [r3, #48]	; 0x30
 8004356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004358:	9715      	str	r7, [sp, #84]	; 0x54
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800435a:	f003 0304 	and.w	r3, r3, #4
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800435e:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004362:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004366:	9307      	str	r3, [sp, #28]
 8004368:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800436a:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800436e:	f003 ff6d 	bl	800824c <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004372:	a911      	add	r1, sp, #68	; 0x44
 8004374:	4853      	ldr	r0, [pc, #332]	; (80044c4 <HAL_UART_MspInit+0x2cc>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004376:	9413      	str	r4, [sp, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004378:	e9cd 8714 	strd	r8, r7, [sp, #80]	; 0x50
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800437c:	e9cd a911 	strd	sl, r9, [sp, #68]	; 0x44
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8004380:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004384:	f003 ff62 	bl	800824c <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8004388:	f8df c14c 	ldr.w	ip, [pc, #332]	; 80044d8 <HAL_UART_MspInit+0x2e0>
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 800438c:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8004390:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004394:	2304      	movs	r3, #4
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8004396:	4630      	mov	r0, r6
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004398:	6234      	str	r4, [r6, #32]
    hdma_uart5_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800439a:	6334      	str	r4, [r6, #48]	; 0x30
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 800439c:	6131      	str	r1, [r6, #16]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 800439e:	61f2      	str	r2, [r6, #28]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80043a0:	6273      	str	r3, [r6, #36]	; 0x24
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80043a2:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80043a6:	e9c6 4405 	strd	r4, r4, [r6, #20]
    hdma_uart5_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 80043aa:	e9c6 440a 	strd	r4, r4, [r6, #40]	; 0x28
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 80043ae:	e9c6 c700 	strd	ip, r7, [r6]
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 80043b2:	f001 ffd3 	bl	800635c <HAL_DMA_Init>
 80043b6:	2800      	cmp	r0, #0
 80043b8:	f040 80e3 	bne.w	8004582 <HAL_UART_MspInit+0x38a>
    hdma_uart5_tx.Instance = DMA1_Stream7;
 80043bc:	4c43      	ldr	r4, [pc, #268]	; (80044cc <HAL_UART_MspInit+0x2d4>)
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 80043be:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    hdma_uart5_tx.Instance = DMA1_Stream7;
 80043c2:	4a43      	ldr	r2, [pc, #268]	; (80044d0 <HAL_UART_MspInit+0x2d8>)
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80043c4:	2040      	movs	r0, #64	; 0x40
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 80043c6:	f44f 6780 	mov.w	r7, #1024	; 0x400
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80043ca:	2104      	movs	r1, #4
    hdma_uart5_tx.Instance = DMA1_Stream7;
 80043cc:	6022      	str	r2, [r4, #0]
    hdma_uart5_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 80043ce:	2201      	movs	r2, #1
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 80043d0:	6063      	str	r3, [r4, #4]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80043d2:	2300      	movs	r3, #0
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80043d4:	60a0      	str	r0, [r4, #8]
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 80043d6:	4620      	mov	r0, r4
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 80043d8:	66ee      	str	r6, [r5, #108]	; 0x6c
 80043da:	63b5      	str	r5, [r6, #56]	; 0x38
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 80043dc:	6127      	str	r7, [r4, #16]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80043de:	60e3      	str	r3, [r4, #12]
    hdma_uart5_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 80043e0:	e9c4 1209 	strd	r1, r2, [r4, #36]	; 0x24
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80043e4:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 80043e8:	e9c4 3307 	strd	r3, r3, [r4, #28]
    hdma_uart5_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80043ec:	e9c4 330b 	strd	r3, r3, [r4, #44]	; 0x2c
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 80043f0:	f001 ffb4 	bl	800635c <HAL_DMA_Init>
 80043f4:	b108      	cbz	r0, 80043fa <HAL_UART_MspInit+0x202>
      Error_Handler();
 80043f6:	f7fd fcdd 	bl	8001db4 <Error_Handler>
    HAL_NVIC_SetPriority(UART5_IRQn, 7, 0);
 80043fa:	2200      	movs	r2, #0
 80043fc:	2107      	movs	r1, #7
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 80043fe:	66ac      	str	r4, [r5, #104]	; 0x68
    HAL_NVIC_SetPriority(UART5_IRQn, 7, 0);
 8004400:	2035      	movs	r0, #53	; 0x35
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 8004402:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 7, 0);
 8004404:	f001 fcbe 	bl	8005d84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8004408:	2035      	movs	r0, #53	; 0x35
 800440a:	f001 fd01 	bl	8005e10 <HAL_NVIC_EnableIRQ>
}
 800440e:	b016      	add	sp, #88	; 0x58
 8004410:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_RCC_UART7_CLK_ENABLE();
 8004414:	4b27      	ldr	r3, [pc, #156]	; (80044b4 <HAL_UART_MspInit+0x2bc>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8004416:	f44f 70e0 	mov.w	r0, #448	; 0x1c0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800441a:	2602      	movs	r6, #2
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800441c:	a911      	add	r1, sp, #68	; 0x44
    __HAL_RCC_UART7_CLK_ENABLE();
 800441e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004420:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8004422:	2408      	movs	r4, #8
    __HAL_RCC_UART7_CLK_ENABLE();
 8004424:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004428:	641a      	str	r2, [r3, #64]	; 0x40
 800442a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800442c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004430:	9208      	str	r2, [sp, #32]
 8004432:	9a08      	ldr	r2, [sp, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004434:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004436:	f042 0220 	orr.w	r2, r2, #32
 800443a:	631a      	str	r2, [r3, #48]	; 0x30
 800443c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 800443e:	9011      	str	r0, [sp, #68]	; 0x44
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004440:	f003 0320 	and.w	r3, r3, #32
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004444:	4823      	ldr	r0, [pc, #140]	; (80044d4 <HAL_UART_MspInit+0x2dc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004446:	9612      	str	r6, [sp, #72]	; 0x48
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004448:	9309      	str	r3, [sp, #36]	; 0x24
 800444a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 800444c:	e9cd 5414 	strd	r5, r4, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004450:	f003 fefc 	bl	800824c <HAL_GPIO_Init>
}
 8004454:	b016      	add	sp, #88	; 0x58
 8004456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 800445a:	4b16      	ldr	r3, [pc, #88]	; (80044b4 <HAL_UART_MspInit+0x2bc>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800445c:	2070      	movs	r0, #112	; 0x70
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800445e:	2602      	movs	r6, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004460:	2503      	movs	r5, #3
    __HAL_RCC_USART2_CLK_ENABLE();
 8004462:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004464:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004466:	a911      	add	r1, sp, #68	; 0x44
    __HAL_RCC_USART2_CLK_ENABLE();
 8004468:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800446c:	641a      	str	r2, [r3, #64]	; 0x40
 800446e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004470:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004474:	920a      	str	r2, [sp, #40]	; 0x28
 8004476:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004478:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800447a:	f042 0208 	orr.w	r2, r2, #8
 800447e:	631a      	str	r2, [r3, #48]	; 0x30
 8004480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8004482:	9011      	str	r0, [sp, #68]	; 0x44
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004484:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004488:	480b      	ldr	r0, [pc, #44]	; (80044b8 <HAL_UART_MspInit+0x2c0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800448a:	9612      	str	r6, [sp, #72]	; 0x48
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800448c:	930b      	str	r3, [sp, #44]	; 0x2c
 800448e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004490:	e9cd 5414 	strd	r5, r4, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004494:	f003 feda 	bl	800824c <HAL_GPIO_Init>
 8004498:	e6cf      	b.n	800423a <HAL_UART_MspInit+0x42>
 800449a:	bf00      	nop
 800449c:	40004c00 	.word	0x40004c00
 80044a0:	40005000 	.word	0x40005000
 80044a4:	40007800 	.word	0x40007800
 80044a8:	40004400 	.word	0x40004400
 80044ac:	40004800 	.word	0x40004800
 80044b0:	40011400 	.word	0x40011400
 80044b4:	40023800 	.word	0x40023800
 80044b8:	40020c00 	.word	0x40020c00
 80044bc:	40020000 	.word	0x40020000
 80044c0:	40020400 	.word	0x40020400
 80044c4:	40020800 	.word	0x40020800
 80044c8:	2002315c 	.word	0x2002315c
 80044cc:	20023240 	.word	0x20023240
 80044d0:	400260b8 	.word	0x400260b8
 80044d4:	40021400 	.word	0x40021400
 80044d8:	40026010 	.word	0x40026010
    __HAL_RCC_USART6_CLK_ENABLE();
 80044dc:	4b2c      	ldr	r3, [pc, #176]	; (8004590 <HAL_UART_MspInit+0x398>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80044de:	f44f 7040 	mov.w	r0, #768	; 0x300
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80044e2:	2708      	movs	r7, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044e4:	f04f 0902 	mov.w	r9, #2
    __HAL_RCC_USART6_CLK_ENABLE();
 80044e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044ea:	f04f 0803 	mov.w	r8, #3
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80044ee:	a911      	add	r1, sp, #68	; 0x44
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80044f0:	4e28      	ldr	r6, [pc, #160]	; (8004594 <HAL_UART_MspInit+0x39c>)
    __HAL_RCC_USART6_CLK_ENABLE();
 80044f2:	f042 0220 	orr.w	r2, r2, #32
 80044f6:	645a      	str	r2, [r3, #68]	; 0x44
 80044f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044fa:	f002 0220 	and.w	r2, r2, #32
 80044fe:	920e      	str	r2, [sp, #56]	; 0x38
 8004500:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004502:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004504:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004508:	631a      	str	r2, [r3, #48]	; 0x30
 800450a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800450c:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8004510:	920f      	str	r2, [sp, #60]	; 0x3c
 8004512:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004514:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004516:	f042 0204 	orr.w	r2, r2, #4
 800451a:	631a      	str	r2, [r3, #48]	; 0x30
 800451c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800451e:	9011      	str	r0, [sp, #68]	; 0x44
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004520:	f003 0304 	and.w	r3, r3, #4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004524:	481c      	ldr	r0, [pc, #112]	; (8004598 <HAL_UART_MspInit+0x3a0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004526:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800452a:	9310      	str	r3, [sp, #64]	; 0x40
 800452c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800452e:	e9cd 8714 	strd	r8, r7, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004532:	f003 fe8b 	bl	800824c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004536:	2340      	movs	r3, #64	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004538:	a911      	add	r1, sp, #68	; 0x44
 800453a:	4818      	ldr	r0, [pc, #96]	; (800459c <HAL_UART_MspInit+0x3a4>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800453c:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800453e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004542:	9413      	str	r4, [sp, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004544:	e9cd 8714 	strd	r8, r7, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004548:	f003 fe80 	bl	800824c <HAL_GPIO_Init>
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800454c:	f04f 6720 	mov.w	r7, #167772160	; 0xa000000
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8004550:	f8df c04c 	ldr.w	ip, [pc, #76]	; 80045a0 <HAL_UART_MspInit+0x3a8>
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004554:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8004558:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800455c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8004560:	4630      	mov	r0, r6
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004562:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004564:	6131      	str	r1, [r6, #16]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004566:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800456a:	e9c6 4405 	strd	r4, r4, [r6, #20]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800456e:	e9c6 c700 	strd	ip, r7, [r6]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004572:	e9c6 2307 	strd	r2, r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8004576:	f001 fef1 	bl	800635c <HAL_DMA_Init>
 800457a:	b928      	cbnz	r0, 8004588 <HAL_UART_MspInit+0x390>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 800457c:	66ee      	str	r6, [r5, #108]	; 0x6c
 800457e:	63b5      	str	r5, [r6, #56]	; 0x38
}
 8004580:	e65b      	b.n	800423a <HAL_UART_MspInit+0x42>
      Error_Handler();
 8004582:	f7fd fc17 	bl	8001db4 <Error_Handler>
 8004586:	e719      	b.n	80043bc <HAL_UART_MspInit+0x1c4>
      Error_Handler();
 8004588:	f7fd fc14 	bl	8001db4 <Error_Handler>
 800458c:	e7f6      	b.n	800457c <HAL_UART_MspInit+0x384>
 800458e:	bf00      	nop
 8004590:	40023800 	.word	0x40023800
 8004594:	2002283c 	.word	0x2002283c
 8004598:	40021800 	.word	0x40021800
 800459c:	40020800 	.word	0x40020800
 80045a0:	40026428 	.word	0x40026428

080045a4 <HAL_UART_MspDeInit>:
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
  if(huart->Instance==UART4)
 80045a4:	4a43      	ldr	r2, [pc, #268]	; (80046b4 <HAL_UART_MspDeInit+0x110>)
 80045a6:	6803      	ldr	r3, [r0, #0]
 80045a8:	4293      	cmp	r3, r2
{
 80045aa:	b510      	push	{r4, lr}
  if(huart->Instance==UART4)
 80045ac:	d01d      	beq.n	80045ea <HAL_UART_MspDeInit+0x46>

  /* USER CODE BEGIN UART4_MspDeInit 1 */

  /* USER CODE END UART4_MspDeInit 1 */
  }
  else if(huart->Instance==UART5)
 80045ae:	4a42      	ldr	r2, [pc, #264]	; (80046b8 <HAL_UART_MspDeInit+0x114>)
 80045b0:	4604      	mov	r4, r0
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d030      	beq.n	8004618 <HAL_UART_MspDeInit+0x74>
    HAL_NVIC_DisableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspDeInit 1 */

  /* USER CODE END UART5_MspDeInit 1 */
  }
  else if(huart->Instance==UART7)
 80045b6:	4a41      	ldr	r2, [pc, #260]	; (80046bc <HAL_UART_MspDeInit+0x118>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d048      	beq.n	800464e <HAL_UART_MspDeInit+0xaa>

  /* USER CODE BEGIN UART7_MspDeInit 1 */

  /* USER CODE END UART7_MspDeInit 1 */
  }
  else if(huart->Instance==USART2)
 80045bc:	4a40      	ldr	r2, [pc, #256]	; (80046c0 <HAL_UART_MspDeInit+0x11c>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d052      	beq.n	8004668 <HAL_UART_MspDeInit+0xc4>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
  else if(huart->Instance==USART3)
 80045c2:	4a40      	ldr	r2, [pc, #256]	; (80046c4 <HAL_UART_MspDeInit+0x120>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d003      	beq.n	80045d0 <HAL_UART_MspDeInit+0x2c>

  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
  else if(huart->Instance==USART6)
 80045c8:	4a3f      	ldr	r2, [pc, #252]	; (80046c8 <HAL_UART_MspDeInit+0x124>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d05b      	beq.n	8004686 <HAL_UART_MspDeInit+0xe2>
  /* USER CODE BEGIN USART6_MspDeInit 1 */

  /* USER CODE END USART6_MspDeInit 1 */
  }

}
 80045ce:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART3_CLK_DISABLE();
 80045d0:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
    HAL_GPIO_DeInit(GPIOD, STLK_RX_Pin|STLK_TX_Pin);
 80045d4:	f44f 7140 	mov.w	r1, #768	; 0x300
 80045d8:	483c      	ldr	r0, [pc, #240]	; (80046cc <HAL_UART_MspDeInit+0x128>)
    __HAL_RCC_USART3_CLK_DISABLE();
 80045da:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80045dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
}
 80045e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_RCC_USART3_CLK_DISABLE();
 80045e4:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOD, STLK_RX_Pin|STLK_TX_Pin);
 80045e6:	f003 bfd5 	b.w	8008594 <HAL_GPIO_DeInit>
    __HAL_RCC_UART4_CLK_DISABLE();
 80045ea:	f502 32f6 	add.w	r2, r2, #125952	; 0x1ec00
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_15);
 80045ee:	f248 0101 	movw	r1, #32769	; 0x8001
 80045f2:	4837      	ldr	r0, [pc, #220]	; (80046d0 <HAL_UART_MspDeInit+0x12c>)
    __HAL_RCC_UART4_CLK_DISABLE();
 80045f4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80045f6:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80045fa:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_15);
 80045fc:	f003 ffca 	bl	8008594 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_15);
 8004600:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004604:	4833      	ldr	r0, [pc, #204]	; (80046d4 <HAL_UART_MspDeInit+0x130>)
 8004606:	f003 ffc5 	bl	8008594 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11);
 800460a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800460e:	4832      	ldr	r0, [pc, #200]	; (80046d8 <HAL_UART_MspDeInit+0x134>)
}
 8004610:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11);
 8004614:	f003 bfbe 	b.w	8008594 <HAL_GPIO_DeInit>
    __HAL_RCC_UART5_CLK_DISABLE();
 8004618:	f502 32f4 	add.w	r2, r2, #124928	; 0x1e800
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12);
 800461c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004620:	482c      	ldr	r0, [pc, #176]	; (80046d4 <HAL_UART_MspDeInit+0x130>)
    __HAL_RCC_UART5_CLK_DISABLE();
 8004622:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004624:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004628:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12);
 800462a:	f003 ffb3 	bl	8008594 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 800462e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004632:	4829      	ldr	r0, [pc, #164]	; (80046d8 <HAL_UART_MspDeInit+0x134>)
 8004634:	f003 ffae 	bl	8008594 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8004638:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800463a:	f002 f855 	bl	80066e8 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 800463e:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8004640:	f002 f852 	bl	80066e8 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(UART5_IRQn);
 8004644:	2035      	movs	r0, #53	; 0x35
}
 8004646:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(UART5_IRQn);
 800464a:	f001 bbf5 	b.w	8005e38 <HAL_NVIC_DisableIRQ>
    __HAL_RCC_UART7_CLK_DISABLE();
 800464e:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8);
 8004652:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8004656:	4821      	ldr	r0, [pc, #132]	; (80046dc <HAL_UART_MspDeInit+0x138>)
    __HAL_RCC_UART7_CLK_DISABLE();
 8004658:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800465a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
}
 800465e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_RCC_UART7_CLK_DISABLE();
 8004662:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8);
 8004664:	f003 bf96 	b.w	8008594 <HAL_GPIO_DeInit>
    __HAL_RCC_USART2_CLK_DISABLE();
 8004668:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 800466c:	4817      	ldr	r0, [pc, #92]	; (80046cc <HAL_UART_MspDeInit+0x128>)
 800466e:	2170      	movs	r1, #112	; 0x70
    __HAL_RCC_USART2_CLK_DISABLE();
 8004670:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004672:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004676:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 8004678:	f003 ff8c 	bl	8008594 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800467c:	2026      	movs	r0, #38	; 0x26
}
 800467e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8004682:	f001 bbd9 	b.w	8005e38 <HAL_NVIC_DisableIRQ>
    __HAL_RCC_USART6_CLK_DISABLE();
 8004686:	f502 3292 	add.w	r2, r2, #74752	; 0x12400
    HAL_GPIO_DeInit(GPIOG, GPIO_PIN_8|GPIO_PIN_9);
 800468a:	f44f 7140 	mov.w	r1, #768	; 0x300
 800468e:	4814      	ldr	r0, [pc, #80]	; (80046e0 <HAL_UART_MspDeInit+0x13c>)
    __HAL_RCC_USART6_CLK_DISABLE();
 8004690:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8004692:	f023 0320 	bic.w	r3, r3, #32
 8004696:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_GPIO_DeInit(GPIOG, GPIO_PIN_8|GPIO_PIN_9);
 8004698:	f003 ff7c 	bl	8008594 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6);
 800469c:	2140      	movs	r1, #64	; 0x40
 800469e:	480e      	ldr	r0, [pc, #56]	; (80046d8 <HAL_UART_MspDeInit+0x134>)
 80046a0:	f003 ff78 	bl	8008594 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 80046a4:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80046a6:	f002 f81f 	bl	80066e8 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 80046aa:	2047      	movs	r0, #71	; 0x47
}
 80046ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 80046b0:	f001 bbc2 	b.w	8005e38 <HAL_NVIC_DisableIRQ>
 80046b4:	40004c00 	.word	0x40004c00
 80046b8:	40005000 	.word	0x40005000
 80046bc:	40007800 	.word	0x40007800
 80046c0:	40004400 	.word	0x40004400
 80046c4:	40004800 	.word	0x40004800
 80046c8:	40011400 	.word	0x40011400
 80046cc:	40020c00 	.word	0x40020c00
 80046d0:	40020000 	.word	0x40020000
 80046d4:	40020400 	.word	0x40020400
 80046d8:	40020800 	.word	0x40020800
 80046dc:	40021400 	.word	0x40021400
 80046e0:	40021800 	.word	0x40021800

080046e4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046e4:	b570      	push	{r4, r5, r6, lr}
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM12 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, TickPriority ,0);
 80046e6:	4601      	mov	r1, r0
{
 80046e8:	b088      	sub	sp, #32
  HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, TickPriority ,0);
 80046ea:	2200      	movs	r2, #0
 80046ec:	202b      	movs	r0, #43	; 0x2b
 80046ee:	f001 fb49 	bl	8005d84 <HAL_NVIC_SetPriority>

  /* Enable the TIM12 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80046f2:	202b      	movs	r0, #43	; 0x2b
 80046f4:	f001 fb8c 	bl	8005e10 <HAL_NVIC_EnableIRQ>
  /* Enable TIM12 clock */
  __HAL_RCC_TIM12_CLK_ENABLE();
 80046f8:	4b15      	ldr	r3, [pc, #84]	; (8004750 <HAL_InitTick+0x6c>)

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80046fa:	a901      	add	r1, sp, #4
 80046fc:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM12_CLK_ENABLE();
 80046fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40

  /* Compute TIM12 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();

  /* Compute the prescaler value to have TIM12 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8004700:	4e14      	ldr	r6, [pc, #80]	; (8004754 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM12_CLK_ENABLE();
 8004702:	f042 0240 	orr.w	r2, r2, #64	; 0x40

  /* Initialize TIM12 */
  htim12.Instance = TIM12;
 8004706:	4c14      	ldr	r4, [pc, #80]	; (8004758 <HAL_InitTick+0x74>)
 8004708:	4d14      	ldr	r5, [pc, #80]	; (800475c <HAL_InitTick+0x78>)
  __HAL_RCC_TIM12_CLK_ENABLE();
 800470a:	641a      	str	r2, [r3, #64]	; 0x40
 800470c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004712:	9302      	str	r3, [sp, #8]
 8004714:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004716:	f005 ff87 	bl	800a628 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800471a:	f005 ff65 	bl	800a5e8 <HAL_RCC_GetPCLK1Freq>
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim12.Init.Period = (1000000 / 1000) - 1;
  htim12.Init.Prescaler = uwPrescalerValue;
  htim12.Init.ClockDivision = 0;
 800471e:	2200      	movs	r2, #0
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004720:	0043      	lsls	r3, r0, #1
  htim12.Init.Period = (1000000 / 1000) - 1;
 8004722:	f240 31e7 	movw	r1, #999	; 0x3e7
  htim12.Instance = TIM12;
 8004726:	6025      	str	r5, [r4, #0]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8004728:	fba6 0303 	umull	r0, r3, r6, r3
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim12) == HAL_OK)
 800472c:	4620      	mov	r0, r4
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800472e:	0c9b      	lsrs	r3, r3, #18
 8004730:	3b01      	subs	r3, #1
  htim12.Init.ClockDivision = 0;
 8004732:	e9c4 1203 	strd	r1, r2, [r4, #12]
  htim12.Init.Prescaler = uwPrescalerValue;
 8004736:	e9c4 3201 	strd	r3, r2, [r4, #4]
  if(HAL_TIM_Base_Init(&htim12) == HAL_OK)
 800473a:	f008 f8b3 	bl	800c8a4 <HAL_TIM_Base_Init>
 800473e:	b110      	cbz	r0, 8004746 <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim12);
  }

  /* Return function status */
  return HAL_ERROR;
 8004740:	2001      	movs	r0, #1
}
 8004742:	b008      	add	sp, #32
 8004744:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_TIM_Base_Start_IT(&htim12);
 8004746:	4620      	mov	r0, r4
 8004748:	f007 fb38 	bl	800bdbc <HAL_TIM_Base_Start_IT>
}
 800474c:	b008      	add	sp, #32
 800474e:	bd70      	pop	{r4, r5, r6, pc}
 8004750:	40023800 	.word	0x40023800
 8004754:	431bde83 	.word	0x431bde83
 8004758:	20023398 	.word	0x20023398
 800475c:	40001800 	.word	0x40001800

08004760 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004760:	4770      	bx	lr
 8004762:	bf00      	nop

08004764 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004764:	e7fe      	b.n	8004764 <HardFault_Handler>
 8004766:	bf00      	nop

08004768 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004768:	e7fe      	b.n	8004768 <MemManage_Handler>
 800476a:	bf00      	nop

0800476c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800476c:	e7fe      	b.n	800476c <BusFault_Handler>
 800476e:	bf00      	nop

08004770 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004770:	e7fe      	b.n	8004770 <UsageFault_Handler>
 8004772:	bf00      	nop

08004774 <RCC_IRQHandler>:
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop

08004778 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8004778:	4801      	ldr	r0, [pc, #4]	; (8004780 <DMA1_Stream0_IRQHandler+0x8>)
 800477a:	f002 b91f 	b.w	80069bc <HAL_DMA_IRQHandler>
 800477e:	bf00      	nop
 8004780:	2002315c 	.word	0x2002315c

08004784 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up_ch3);
 8004784:	4801      	ldr	r0, [pc, #4]	; (800478c <DMA1_Stream1_IRQHandler+0x8>)
 8004786:	f002 b919 	b.w	80069bc <HAL_DMA_IRQHandler>
 800478a:	bf00      	nop
 800478c:	20022ba0 	.word	0x20022ba0

08004790 <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8004790:	4801      	ldr	r0, [pc, #4]	; (8004798 <DMA1_Stream5_IRQHandler+0x8>)
 8004792:	f002 b913 	b.w	80069bc <HAL_DMA_IRQHandler>
 8004796:	bf00      	nop
 8004798:	20022ca4 	.word	0x20022ca4

0800479c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800479c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800479e:	4805      	ldr	r0, [pc, #20]	; (80047b4 <ADC_IRQHandler+0x18>)
 80047a0:	f001 f8d0 	bl	8005944 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80047a4:	4804      	ldr	r0, [pc, #16]	; (80047b8 <ADC_IRQHandler+0x1c>)
 80047a6:	f001 f8cd 	bl	8005944 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 80047aa:	4804      	ldr	r0, [pc, #16]	; (80047bc <ADC_IRQHandler+0x20>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80047ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc3);
 80047b0:	f001 b8c8 	b.w	8005944 <HAL_ADC_IRQHandler>
 80047b4:	20022d84 	.word	0x20022d84
 80047b8:	20022a40 	.word	0x20022a40
 80047bc:	20022dcc 	.word	0x20022dcc

080047c0 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80047c0:	4801      	ldr	r0, [pc, #4]	; (80047c8 <TIM2_IRQHandler+0x8>)
 80047c2:	f007 bf3b 	b.w	800c63c <HAL_TIM_IRQHandler>
 80047c6:	bf00      	nop
 80047c8:	2002309c 	.word	0x2002309c

080047cc <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80047cc:	4801      	ldr	r0, [pc, #4]	; (80047d4 <TIM3_IRQHandler+0x8>)
 80047ce:	f007 bf35 	b.w	800c63c <HAL_TIM_IRQHandler>
 80047d2:	bf00      	nop
 80047d4:	20022c00 	.word	0x20022c00

080047d8 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80047d8:	4801      	ldr	r0, [pc, #4]	; (80047e0 <USART2_IRQHandler+0x8>)
 80047da:	f009 bdfd 	b.w	800e3d8 <HAL_UART_IRQHandler>
 80047de:	bf00      	nop
 80047e0:	200230dc 	.word	0x200230dc

080047e4 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80047e4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80047e8:	f004 b810 	b.w	800880c <HAL_GPIO_EXTI_IRQHandler>

080047ec <TIM8_BRK_TIM12_IRQHandler>:
void TIM8_BRK_TIM12_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 80047ec:	4801      	ldr	r0, [pc, #4]	; (80047f4 <TIM8_BRK_TIM12_IRQHandler+0x8>)
 80047ee:	f007 bf25 	b.w	800c63c <HAL_TIM_IRQHandler>
 80047f2:	bf00      	nop
 80047f4:	20023398 	.word	0x20023398

080047f8 <TIM8_TRG_COM_TIM14_IRQHandler>:
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80047f8:	4801      	ldr	r0, [pc, #4]	; (8004800 <TIM8_TRG_COM_TIM14_IRQHandler+0x8>)
 80047fa:	f007 bf1f 	b.w	800c63c <HAL_TIM_IRQHandler>
 80047fe:	bf00      	nop
 8004800:	200231bc 	.word	0x200231bc

08004804 <DMA1_Stream7_IRQHandler>:
void DMA1_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8004804:	4801      	ldr	r0, [pc, #4]	; (800480c <DMA1_Stream7_IRQHandler+0x8>)
 8004806:	f002 b8d9 	b.w	80069bc <HAL_DMA_IRQHandler>
 800480a:	bf00      	nop
 800480c:	20023240 	.word	0x20023240

08004810 <TIM5_IRQHandler>:
void TIM5_IRQHandler(void)
{
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004810:	4801      	ldr	r0, [pc, #4]	; (8004818 <TIM5_IRQHandler+0x8>)
 8004812:	f007 bf13 	b.w	800c63c <HAL_TIM_IRQHandler>
 8004816:	bf00      	nop
 8004818:	20022b60 	.word	0x20022b60

0800481c <UART5_IRQHandler>:
void UART5_IRQHandler(void)
{
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 800481c:	4801      	ldr	r0, [pc, #4]	; (8004824 <UART5_IRQHandler+0x8>)
 800481e:	f009 bddb 	b.w	800e3d8 <HAL_UART_IRQHandler>
 8004822:	bf00      	nop
 8004824:	20022d04 	.word	0x20022d04

08004828 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004828:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 800482a:	4804      	ldr	r0, [pc, #16]	; (800483c <TIM6_DAC_IRQHandler+0x14>)
 800482c:	f001 fce6 	bl	80061fc <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8004830:	4803      	ldr	r0, [pc, #12]	; (8004840 <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004832:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 8004836:	f007 bf01 	b.w	800c63c <HAL_TIM_IRQHandler>
 800483a:	bf00      	nop
 800483c:	20022e24 	.word	0x20022e24
 8004840:	20022f04 	.word	0x20022f04

08004844 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8004844:	4801      	ldr	r0, [pc, #4]	; (800484c <DMA2_Stream1_IRQHandler+0x8>)
 8004846:	f002 b8b9 	b.w	80069bc <HAL_DMA_IRQHandler>
 800484a:	bf00      	nop
 800484c:	2002283c 	.word	0x2002283c

08004850 <DMA2_Stream4_IRQHandler>:
void DMA2_Stream4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004850:	4801      	ldr	r0, [pc, #4]	; (8004858 <DMA2_Stream4_IRQHandler+0x8>)
 8004852:	f002 b8b3 	b.w	80069bc <HAL_DMA_IRQHandler>
 8004856:	bf00      	nop
 8004858:	20022ea0 	.word	0x20022ea0

0800485c <ETH_IRQHandler>:
void ETH_IRQHandler(void)
{
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 800485c:	4801      	ldr	r0, [pc, #4]	; (8004864 <ETH_IRQHandler+0x8>)
 800485e:	f003 b801 	b.w	8007864 <HAL_ETH_IRQHandler>
 8004862:	bf00      	nop
 8004864:	200251c8 	.word	0x200251c8

08004868 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004868:	4801      	ldr	r0, [pc, #4]	; (8004870 <OTG_FS_IRQHandler+0x8>)
 800486a:	f004 bdad 	b.w	80093c8 <HAL_PCD_IRQHandler>
 800486e:	bf00      	nop
 8004870:	20037750 	.word	0x20037750

08004874 <USART6_IRQHandler>:
void USART6_IRQHandler(void)
{
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004874:	4801      	ldr	r0, [pc, #4]	; (800487c <USART6_IRQHandler+0x8>)
 8004876:	f009 bdaf 	b.w	800e3d8 <HAL_UART_IRQHandler>
 800487a:	bf00      	nop
 800487c:	20022f98 	.word	0x20022f98

08004880 <FPU_IRQHandler>:
 8004880:	4770      	bx	lr
 8004882:	bf00      	nop

08004884 <MDIOS_IRQHandler>:
void MDIOS_IRQHandler(void)
{
  /* USER CODE BEGIN MDIOS_IRQn 0 */

  /* USER CODE END MDIOS_IRQn 0 */
  HAL_MDIOS_IRQHandler(&hmdios);
 8004884:	4801      	ldr	r0, [pc, #4]	; (800488c <MDIOS_IRQHandler+0x8>)
 8004886:	f004 bc89 	b.w	800919c <HAL_MDIOS_IRQHandler>
 800488a:	bf00      	nop
 800488c:	20022e14 	.word	0x20022e14

08004890 <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8004890:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004892:	1e16      	subs	r6, r2, #0
 8004894:	dd07      	ble.n	80048a6 <_read+0x16>
 8004896:	460c      	mov	r4, r1
 8004898:	198d      	adds	r5, r1, r6
		*ptr++ = __io_getchar();
 800489a:	f3af 8000 	nop.w
 800489e:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80048a2:	42a5      	cmp	r5, r4
 80048a4:	d1f9      	bne.n	800489a <_read+0xa>
	}

	return len;
}
 80048a6:	4630      	mov	r0, r6
 80048a8:	bd70      	pop	{r4, r5, r6, pc}
 80048aa:	bf00      	nop

080048ac <_close>:
	return len;
}

int _close(int file) {
	return -1;
}
 80048ac:	f04f 30ff 	mov.w	r0, #4294967295
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop

080048b4 <_fstat>:

int _fstat(int file, struct stat *st) {
	st->st_mode = S_IFCHR;
 80048b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 80048b8:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 80048ba:	604b      	str	r3, [r1, #4]
}
 80048bc:	4770      	bx	lr
 80048be:	bf00      	nop

080048c0 <_isatty>:

int _isatty(int file) {
	return 1;
}
 80048c0:	2001      	movs	r0, #1
 80048c2:	4770      	bx	lr

080048c4 <_lseek>:

int _lseek(int file, int ptr, int dir) {
	return 0;
}
 80048c4:	2000      	movs	r0, #0
 80048c6:	4770      	bx	lr

080048c8 <_sbrk>:
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
	const uint8_t *max_heap = (uint8_t*) stack_limit;
	uint8_t *prev_heap_end;

	/* Initalize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 80048c8:	490d      	ldr	r1, [pc, #52]	; (8004900 <_sbrk+0x38>)
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
 80048ca:	4a0e      	ldr	r2, [pc, #56]	; (8004904 <_sbrk+0x3c>)
	if (NULL == __sbrk_heap_end) {
 80048cc:	680b      	ldr	r3, [r1, #0]
void* _sbrk(ptrdiff_t incr) {
 80048ce:	b410      	push	{r4}
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
 80048d0:	4c0d      	ldr	r4, [pc, #52]	; (8004908 <_sbrk+0x40>)
 80048d2:	1b12      	subs	r2, r2, r4
	if (NULL == __sbrk_heap_end) {
 80048d4:	b183      	cbz	r3, 80048f8 <_sbrk+0x30>
		__sbrk_heap_end = &_end;
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 80048d6:	4418      	add	r0, r3
 80048d8:	4290      	cmp	r0, r2
 80048da:	d804      	bhi.n	80048e6 <_sbrk+0x1e>
		errno = ENOMEM;
		return (void*) -1;
	}

	prev_heap_end = __sbrk_heap_end;
	__sbrk_heap_end += incr;
 80048dc:	6008      	str	r0, [r1, #0]

	return (void*) prev_heap_end;
}
 80048de:	4618      	mov	r0, r3
 80048e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80048e4:	4770      	bx	lr
		errno = ENOMEM;
 80048e6:	4a09      	ldr	r2, [pc, #36]	; (800490c <_sbrk+0x44>)
 80048e8:	210c      	movs	r1, #12
		return (void*) -1;
 80048ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80048ee:	f85d 4b04 	ldr.w	r4, [sp], #4
		errno = ENOMEM;
 80048f2:	6011      	str	r1, [r2, #0]
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	4770      	bx	lr
		__sbrk_heap_end = &_end;
 80048f8:	4c05      	ldr	r4, [pc, #20]	; (8004910 <_sbrk+0x48>)
 80048fa:	4623      	mov	r3, r4
 80048fc:	600c      	str	r4, [r1, #0]
 80048fe:	e7ea      	b.n	80048d6 <_sbrk+0xe>
 8004900:	2000163c 	.word	0x2000163c
 8004904:	20080000 	.word	0x20080000
 8004908:	00010000 	.word	0x00010000
 800490c:	20036278 	.word	0x20036278
 8004910:	20037b58 	.word	0x20037b58

08004914 <SystemInit>:
 * @retval None
 */
void SystemInit(void) {
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004914:	4a0f      	ldr	r2, [pc, #60]	; (8004954 <SystemInit+0x40>)
  #endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set HSION bit */
	RCC->CR |= (uint32_t) 0x00000001;
 8004916:	4b10      	ldr	r3, [pc, #64]	; (8004958 <SystemInit+0x44>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004918:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;

	/* Reset HSEON, CSSON and PLLON bits */
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 800491c:	490f      	ldr	r1, [pc, #60]	; (800495c <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800491e:	f440 0070 	orr.w	r0, r0, #15728640	; 0xf00000
void SystemInit(void) {
 8004922:	b470      	push	{r4, r5, r6}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004924:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
	RCC->CFGR = 0x00000000;
 8004928:	2400      	movs	r4, #0
	RCC->CR |= (uint32_t) 0x00000001;
 800492a:	6818      	ldr	r0, [r3, #0]

	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800492c:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
	RCC->PLLCFGR = 0x24003010;
 8004930:	4e0b      	ldr	r6, [pc, #44]	; (8004960 <SystemInit+0x4c>)
	RCC->CR |= (uint32_t) 0x00000001;
 8004932:	f040 0001 	orr.w	r0, r0, #1
 8004936:	6018      	str	r0, [r3, #0]
	RCC->CFGR = 0x00000000;
 8004938:	609c      	str	r4, [r3, #8]
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 800493a:	6818      	ldr	r0, [r3, #0]
 800493c:	4001      	ands	r1, r0
 800493e:	6019      	str	r1, [r3, #0]
	RCC->PLLCFGR = 0x24003010;
 8004940:	605e      	str	r6, [r3, #4]
	RCC->CR &= (uint32_t) 0xFFFBFFFF;
 8004942:	6819      	ldr	r1, [r3, #0]
 8004944:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8004948:	6019      	str	r1, [r3, #0]
	RCC->CIR = 0x00000000;
 800494a:	60dc      	str	r4, [r3, #12]
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800494c:	6095      	str	r5, [r2, #8]
#endif
}
 800494e:	bc70      	pop	{r4, r5, r6}
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	e000ed00 	.word	0xe000ed00
 8004958:	40023800 	.word	0x40023800
 800495c:	fef6ffff 	.word	0xfef6ffff
 8004960:	24003010 	.word	0x24003010

08004964 <dnsfound>:
}

// Delayed DNS lookup result callback

void dnsfound(const char *name, const ip_addr_t *ipaddr, void *callback_arg) {
	if (ipaddr->addr == NULL) {
 8004964:	680b      	ldr	r3, [r1, #0]
 8004966:	b113      	cbz	r3, 800496e <dnsfound+0xa>
		ip_ready = -1;
	} else
		ip_ready = ipaddr->addr;
 8004968:	4a03      	ldr	r2, [pc, #12]	; (8004978 <dnsfound+0x14>)
 800496a:	6013      	str	r3, [r2, #0]
}
 800496c:	4770      	bx	lr
		ip_ready = -1;
 800496e:	4b02      	ldr	r3, [pc, #8]	; (8004978 <dnsfound+0x14>)
 8004970:	f04f 32ff 	mov.w	r2, #4294967295
 8004974:	601a      	str	r2, [r3, #0]
 8004976:	4770      	bx	lr
 8004978:	20001648 	.word	0x20001648

0800497c <myreboot>:
	printf("%s, ... rebooting\n", msg);
 800497c:	4601      	mov	r1, r0
 800497e:	480a      	ldr	r0, [pc, #40]	; (80049a8 <myreboot+0x2c>)
void myreboot(char *msg) {
 8004980:	b508      	push	{r3, lr}
	printf("%s, ... rebooting\n", msg);
 8004982:	f01b ffc9 	bl	8020918 <iprintf>
	osDelay(2000);
 8004986:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800498a:	f00c fa57 	bl	8010e3c <osDelay>
  __ASM volatile ("dsb 0xF":::"memory");
 800498e:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004992:	4906      	ldr	r1, [pc, #24]	; (80049ac <myreboot+0x30>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004994:	4b06      	ldr	r3, [pc, #24]	; (80049b0 <myreboot+0x34>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004996:	68ca      	ldr	r2, [r1, #12]
 8004998:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800499c:	4313      	orrs	r3, r2
 800499e:	60cb      	str	r3, [r1, #12]
 80049a0:	f3bf 8f4f 	dsb	sy
    __NOP();
 80049a4:	bf00      	nop
 80049a6:	e7fd      	b.n	80049a4 <myreboot+0x28>
 80049a8:	08025dc8 	.word	0x08025dc8
 80049ac:	e000ed00 	.word	0xe000ed00
 80049b0:	05fa0004 	.word	0x05fa0004

080049b4 <sendudp>:
/*inline*/err_t sendudp(struct udp_pcb *pcb, struct pbuf *ps, const ip_addr_t *dst_ip, u16_t dst_port) {
 80049b4:	b500      	push	{lr}
 80049b6:	b083      	sub	sp, #12
	err = udp_sendto(pcb, ps, &udpdestip, UDP_PORT_NO);
 80049b8:	f241 3388 	movw	r3, #5000	; 0x1388
 80049bc:	4a16      	ldr	r2, [pc, #88]	; (8004a18 <sendudp+0x64>)
 80049be:	f017 f8c7 	bl	801bb50 <udp_sendto>
 80049c2:	f88d 0007 	strb.w	r0, [sp, #7]
	if (err != ERR_OK) {
 80049c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80049ca:	b25b      	sxtb	r3, r3
 80049cc:	b93b      	cbnz	r3, 80049de <sendudp+0x2a>
		busycount = 0;
 80049ce:	4a13      	ldr	r2, [pc, #76]	; (8004a1c <sendudp+0x68>)
 80049d0:	6013      	str	r3, [r2, #0]
	return (err);
 80049d2:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 80049d6:	b240      	sxtb	r0, r0
 80049d8:	b003      	add	sp, #12
 80049da:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("sendudp: err %i\n", err);
 80049de:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80049e2:	480f      	ldr	r0, [pc, #60]	; (8004a20 <sendudp+0x6c>)
 80049e4:	b249      	sxtb	r1, r1
 80049e6:	f01b ff97 	bl	8020918 <iprintf>
		vTaskDelay(100); //some delay!
 80049ea:	2064      	movs	r0, #100	; 0x64
 80049ec:	f00d fca8 	bl	8012340 <vTaskDelay>
		if (err == ERR_MEM) {
 80049f0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80049f4:	2bff      	cmp	r3, #255	; 0xff
 80049f6:	d00c      	beq.n	8004a12 <sendudp+0x5e>
		if (err == ERR_USE) {
 80049f8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80049fc:	2bf8      	cmp	r3, #248	; 0xf8
 80049fe:	d1e8      	bne.n	80049d2 <sendudp+0x1e>
			if (busycount++ > 10)
 8004a00:	4a06      	ldr	r2, [pc, #24]	; (8004a1c <sendudp+0x68>)
 8004a02:	6813      	ldr	r3, [r2, #0]
 8004a04:	1c59      	adds	r1, r3, #1
 8004a06:	2b0a      	cmp	r3, #10
 8004a08:	6011      	str	r1, [r2, #0]
 8004a0a:	dde2      	ble.n	80049d2 <sendudp+0x1e>
				myreboot("sendudp: udp always busy");
 8004a0c:	4805      	ldr	r0, [pc, #20]	; (8004a24 <sendudp+0x70>)
 8004a0e:	f7ff ffb5 	bl	800497c <myreboot>
			myreboot("sendudp: out of mem");
 8004a12:	4805      	ldr	r0, [pc, #20]	; (8004a28 <sendudp+0x74>)
 8004a14:	f7ff ffb2 	bl	800497c <myreboot>
 8004a18:	200233ec 	.word	0x200233ec
 8004a1c:	20001640 	.word	0x20001640
 8004a20:	08025ddc 	.word	0x08025ddc
 8004a24:	08025e04 	.word	0x08025e04
 8004a28:	08025df0 	.word	0x08025df0

08004a2c <sendstatus>:
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 8004a2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8004a30:	4c25      	ldr	r4, [pc, #148]	; (8004ac8 <sendstatus+0x9c>)
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 8004a32:	4617      	mov	r7, r2
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004a34:	4a25      	ldr	r2, [pc, #148]	; (8004acc <sendstatus+0xa0>)
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 8004a36:	b082      	sub	sp, #8
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8004a38:	f9b4 4000 	ldrsh.w	r4, [r4]
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 8004a3c:	f241 3388 	movw	r3, #5000	; 0x1388
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004a40:	8815      	ldrh	r5, [r2, #0]
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8004a42:	ea84 7ee4 	eor.w	lr, r4, r4, asr #31
	statuspkt.adcbase = (globaladcavg & 0xfff);	// agc
 8004a46:	4e22      	ldr	r6, [pc, #136]	; (8004ad0 <sendstatus+0xa4>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004a48:	4a22      	ldr	r2, [pc, #136]	; (8004ad4 <sendstatus+0xa8>)
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8004a4a:	ebae 7ee4 	sub.w	lr, lr, r4, asr #31
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004a4e:	1b64      	subs	r4, r4, r5
	statuspkt.adcbase = (globaladcavg & 0xfff);	// agc
 8004a50:	f8d6 c000 	ldr.w	ip, [r6]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004a54:	2c00      	cmp	r4, #0
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8004a56:	4e20      	ldr	r6, [pc, #128]	; (8004ad8 <sendstatus+0xac>)
 8004a58:	f3ce 0e0b 	ubfx	lr, lr, #0, #12
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004a5c:	8812      	ldrh	r2, [r2, #0]
 8004a5e:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8004ae8 <sendstatus+0xbc>
 8004a62:	bfb8      	it	lt
 8004a64:	4264      	neglt	r4, r4
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004a66:	4d1d      	ldr	r5, [pc, #116]	; (8004adc <sendstatus+0xb0>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004a68:	0312      	lsls	r2, r2, #12
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8004a6a:	f8a6 e072 	strh.w	lr, [r6, #114]	; 0x72
	statuspkt.adcbase = (globaladcavg & 0xfff);	// agc
 8004a6e:	f3cc 0c0b 	ubfx	ip, ip, #0, #12
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004a72:	f8b8 e000 	ldrh.w	lr, [r8]
 8004a76:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004a7a:	682d      	ldr	r5, [r5, #0]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004a7c:	4474      	add	r4, lr
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004a7e:	f8df e06c 	ldr.w	lr, [pc, #108]	; 8004aec <sendstatus+0xc0>
 8004a82:	022d      	lsls	r5, r5, #8
	statuspkt.adcbase = (globaladcavg & 0xfff);	// agc
 8004a84:	f8a6 c062 	strh.w	ip, [r6, #98]	; 0x62
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004a88:	f89e e000 	ldrb.w	lr, [lr]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004a8c:	4314      	orrs	r4, r2
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004a8e:	f8d6 c074 	ldr.w	ip, [r6, #116]	; 0x74
 8004a92:	b2ad      	uxth	r5, r5
 8004a94:	4a12      	ldr	r2, [pc, #72]	; (8004ae0 <sendstatus+0xb4>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004a96:	b2a4      	uxth	r4, r4
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004a98:	ea45 050e 	orr.w	r5, r5, lr
 8004a9c:	ea0c 0202 	and.w	r2, ip, r2
	((uint8_t*) (ps->payload))[3] = stype; // timed status pkt type
 8004aa0:	f8d1 c004 	ldr.w	ip, [r1, #4]
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004aa4:	4315      	orrs	r5, r2
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 8004aa6:	4a0f      	ldr	r2, [pc, #60]	; (8004ae4 <sendstatus+0xb8>)
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8004aa8:	6775      	str	r5, [r6, #116]	; 0x74
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8004aaa:	f8a6 4060 	strh.w	r4, [r6, #96]	; 0x60
	((uint8_t*) (ps->payload))[3] = stype; // timed status pkt type
 8004aae:	f88c 0003 	strb.w	r0, [ip, #3]
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 8004ab2:	4638      	mov	r0, r7
 8004ab4:	f7ff ff7e 	bl	80049b4 <sendudp>
 8004ab8:	f88d 0007 	strb.w	r0, [sp, #7]
	statuspkt.udppknum++;
 8004abc:	6833      	ldr	r3, [r6, #0]
 8004abe:	3301      	adds	r3, #1
 8004ac0:	6033      	str	r3, [r6, #0]
}
 8004ac2:	b002      	add	sp, #8
 8004ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ac8:	20000700 	.word	0x20000700
 8004acc:	200006b8 	.word	0x200006b8
 8004ad0:	200006ac 	.word	0x200006ac
 8004ad4:	2000023e 	.word	0x2000023e
 8004ad8:	2002272c 	.word	0x2002272c
 8004adc:	200006b4 	.word	0x200006b4
 8004ae0:	ffff0000 	.word	0xffff0000
 8004ae4:	200233ec 	.word	0x200233ec
 8004ae8:	20000002 	.word	0x20000002
 8004aec:	2000069c 	.word	0x2000069c

08004af0 <sendtimedstatus>:
void sendtimedstatus(struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 8004af0:	b470      	push	{r4, r5, r6}
	if ((t1sec != talive) && (t1sec % STAT_TIME == 0)) { // this is a temporary mech to send timed status pkts...
 8004af2:	4b0c      	ldr	r3, [pc, #48]	; (8004b24 <sendtimedstatus+0x34>)
 8004af4:	4e0c      	ldr	r6, [pc, #48]	; (8004b28 <sendtimedstatus+0x38>)
 8004af6:	681d      	ldr	r5, [r3, #0]
 8004af8:	6834      	ldr	r4, [r6, #0]
 8004afa:	42a5      	cmp	r5, r4
 8004afc:	d008      	beq.n	8004b10 <sendtimedstatus+0x20>
 8004afe:	4c0b      	ldr	r4, [pc, #44]	; (8004b2c <sendtimedstatus+0x3c>)
 8004b00:	fba4 3405 	umull	r3, r4, r4, r5
 8004b04:	09a4      	lsrs	r4, r4, #6
 8004b06:	ebc4 1404 	rsb	r4, r4, r4, lsl #4
 8004b0a:	ebb5 0fc4 	cmp.w	r5, r4, lsl #3
 8004b0e:	d001      	beq.n	8004b14 <sendtimedstatus+0x24>
}
 8004b10:	bc70      	pop	{r4, r5, r6}
 8004b12:	4770      	bx	lr
		sendstatus(TIMED, ps, pcb, batchid);
 8004b14:	4613      	mov	r3, r2
		talive = t1sec;
 8004b16:	6035      	str	r5, [r6, #0]
		sendstatus(TIMED, ps, pcb, batchid);
 8004b18:	460a      	mov	r2, r1
 8004b1a:	4601      	mov	r1, r0
 8004b1c:	2002      	movs	r0, #2
}
 8004b1e:	bc70      	pop	{r4, r5, r6}
		sendstatus(TIMED, ps, pcb, batchid);
 8004b20:	f7ff bf84 	b.w	8004a2c <sendstatus>
 8004b24:	200015f4 	.word	0x200015f4
 8004b28:	2000164c 	.word	0x2000164c
 8004b2c:	88888889 	.word	0x88888889

08004b30 <dnslookup>:

// set destination server IP using DNS lookup
int dnslookup(char *name, struct ip4_addr *ip) {
 8004b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b32:	4605      	mov	r5, r0
 8004b34:	460f      	mov	r7, r1
	int i, err = 0;

	printf("DNS Resolving %s ", name);
//	osDelay(500);
	ip_ready = 0;
 8004b36:	2400      	movs	r4, #0
	printf("DNS Resolving %s ", name);
 8004b38:	4819      	ldr	r0, [pc, #100]	; (8004ba0 <dnslookup+0x70>)
 8004b3a:	4629      	mov	r1, r5
	ip_ready = 0;
 8004b3c:	4e19      	ldr	r6, [pc, #100]	; (8004ba4 <dnslookup+0x74>)
	printf("DNS Resolving %s ", name);
 8004b3e:	f01b feeb 	bl	8020918 <iprintf>
	err = dns_gethostbyname(name, ip, dnsfound, 0);
 8004b42:	4628      	mov	r0, r5
 8004b44:	4639      	mov	r1, r7
 8004b46:	4623      	mov	r3, r4
 8004b48:	4a17      	ldr	r2, [pc, #92]	; (8004ba8 <dnslookup+0x78>)
	ip_ready = 0;
 8004b4a:	6034      	str	r4, [r6, #0]
	err = dns_gethostbyname(name, ip, dnsfound, 0);
 8004b4c:	f010 fc50 	bl	80153f0 <dns_gethostbyname>
 8004b50:	4605      	mov	r5, r0

	switch (err) {
 8004b52:	3005      	adds	r0, #5
 8004b54:	d007      	beq.n	8004b66 <dnslookup+0x36>
 8004b56:	b90d      	cbnz	r5, 8004b5c <dnslookup+0x2c>
	default:
		printf("****** gethostbyname failed *****\n ");
		break;
	}
	return (err);
}
 8004b58:	4628      	mov	r0, r5
 8004b5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("****** gethostbyname failed *****\n ");
 8004b5c:	4813      	ldr	r0, [pc, #76]	; (8004bac <dnslookup+0x7c>)
 8004b5e:	f01b fedb 	bl	8020918 <iprintf>
}
 8004b62:	4628      	mov	r0, r5
 8004b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("gethostbyname INPROGRESS");
 8004b66:	4812      	ldr	r0, [pc, #72]	; (8004bb0 <dnslookup+0x80>)
 8004b68:	2414      	movs	r4, #20
 8004b6a:	f01b fed5 	bl	8020918 <iprintf>
 8004b6e:	e001      	b.n	8004b74 <dnslookup+0x44>
		for (i = 0; i < 20; i++) {
 8004b70:	3c01      	subs	r4, #1
 8004b72:	d0f3      	beq.n	8004b5c <dnslookup+0x2c>
			osDelay(1000);		// give it 20 seconds
 8004b74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004b78:	f00c f960 	bl	8010e3c <osDelay>
			printf(".");
 8004b7c:	202e      	movs	r0, #46	; 0x2e
 8004b7e:	f01b fee3 	bl	8020948 <putchar>
			if (ip_ready) {
 8004b82:	6833      	ldr	r3, [r6, #0]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d0f3      	beq.n	8004b70 <dnslookup+0x40>
				if (ip_ready == -1) {
 8004b88:	1c5a      	adds	r2, r3, #1
 8004b8a:	d003      	beq.n	8004b94 <dnslookup+0x64>
				return (ERR_OK);
 8004b8c:	2500      	movs	r5, #0
				ip->addr = ip_ready;
 8004b8e:	603b      	str	r3, [r7, #0]
}
 8004b90:	4628      	mov	r0, r5
 8004b92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					ip->addr = "127.0.0.1";	// safe ?
 8004b94:	4b07      	ldr	r3, [pc, #28]	; (8004bb4 <dnslookup+0x84>)
					return (ERR_TIMEOUT);	// not always timeout, but some error
 8004b96:	f06f 0502 	mvn.w	r5, #2
					ip->addr = "127.0.0.1";	// safe ?
 8004b9a:	603b      	str	r3, [r7, #0]
					return (ERR_TIMEOUT);	// not always timeout, but some error
 8004b9c:	e7dc      	b.n	8004b58 <dnslookup+0x28>
 8004b9e:	bf00      	nop
 8004ba0:	08025d24 	.word	0x08025d24
 8004ba4:	20001648 	.word	0x20001648
 8004ba8:	08004965 	.word	0x08004965
 8004bac:	08025d60 	.word	0x08025d60
 8004bb0:	08025d38 	.word	0x08025d38
 8004bb4:	08025d54 	.word	0x08025d54

08004bb8 <locateudp>:

uint32_t locateudp()		// called from LPtask every n seconds
{
 8004bb8:	b530      	push	{r4, r5, lr}
	volatile err_t err;
	uint32_t ip = 0;

	printf("Finding %s for UDP streaming\n", udp_target);
 8004bba:	4913      	ldr	r1, [pc, #76]	; (8004c08 <locateudp+0x50>)
{
 8004bbc:	b085      	sub	sp, #20
	printf("Finding %s for UDP streaming\n", udp_target);
 8004bbe:	4813      	ldr	r0, [pc, #76]	; (8004c0c <locateudp+0x54>)
 8004bc0:	f01b feaa 	bl	8020918 <iprintf>
	err = dnslookup(udp_target, &udpdestip);
 8004bc4:	4912      	ldr	r1, [pc, #72]	; (8004c10 <locateudp+0x58>)
 8004bc6:	4810      	ldr	r0, [pc, #64]	; (8004c08 <locateudp+0x50>)
 8004bc8:	f7ff ffb2 	bl	8004b30 <dnslookup>
 8004bcc:	b240      	sxtb	r0, r0
 8004bce:	f88d 000f 	strb.w	r0, [sp, #15]
	if (err)
 8004bd2:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8004bd6:	b10b      	cbz	r3, 8004bdc <locateudp+0x24>
		rebootme();
 8004bd8:	f7fd f804 	bl	8001be4 <rebootme>

	ip = udpdestip.addr;
 8004bdc:	4b0c      	ldr	r3, [pc, #48]	; (8004c10 <locateudp+0x58>)
	sprintf(udp_ips, "%lu.%lu.%lu.%lu", ip & 0xff, (ip & 0xff00) >> 8, (ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
 8004bde:	490d      	ldr	r1, [pc, #52]	; (8004c14 <locateudp+0x5c>)
	ip = udpdestip.addr;
 8004be0:	681c      	ldr	r4, [r3, #0]
	sprintf(udp_ips, "%lu.%lu.%lu.%lu", ip & 0xff, (ip & 0xff00) >> 8, (ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
 8004be2:	480d      	ldr	r0, [pc, #52]	; (8004c18 <locateudp+0x60>)
 8004be4:	0e22      	lsrs	r2, r4, #24
 8004be6:	f3c4 4507 	ubfx	r5, r4, #16, #8
 8004bea:	f3c4 2307 	ubfx	r3, r4, #8, #8
 8004bee:	9201      	str	r2, [sp, #4]
 8004bf0:	b2e2      	uxtb	r2, r4
 8004bf2:	9500      	str	r5, [sp, #0]
 8004bf4:	f01b ffe8 	bl	8020bc8 <siprintf>
	printf("\nUDP Target IP: %s\n", udp_ips);
 8004bf8:	4907      	ldr	r1, [pc, #28]	; (8004c18 <locateudp+0x60>)
 8004bfa:	4808      	ldr	r0, [pc, #32]	; (8004c1c <locateudp+0x64>)
 8004bfc:	f01b fe8c 	bl	8020918 <iprintf>
	return (ip);
}
 8004c00:	4620      	mov	r0, r4
 8004c02:	b005      	add	sp, #20
 8004c04:	bd30      	pop	{r4, r5, pc}
 8004c06:	bf00      	nop
 8004c08:	200233f0 	.word	0x200233f0
 8004c0c:	08025d84 	.word	0x08025d84
 8004c10:	200233ec 	.word	0x200233ec
 8004c14:	08025da4 	.word	0x08025da4
 8004c18:	200233d8 	.word	0x200233d8
 8004c1c:	08025db4 	.word	0x08025db4

08004c20 <startudp>:

void startudp(uint32_t ip) {
 8004c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c24:	b085      	sub	sp, #20
	volatile err_t err;
	int i;

//printf("Startudp:\n");
	/* Store the handle of the calling task. */
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 8004c26:	f00d fcdb 	bl	80125e0 <xTaskGetCurrentTaskHandle>
 8004c2a:	4b68      	ldr	r3, [pc, #416]	; (8004dcc <startudp+0x1ac>)
 8004c2c:	6018      	str	r0, [r3, #0]
	osDelay(1000);
 8004c2e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004c32:	f00c f903 	bl	8010e3c <osDelay>

	/* get new pcbs */
	pcb = udp_new();
 8004c36:	f017 f85d 	bl	801bcf4 <udp_new>
	if (pcb == NULL) {
 8004c3a:	2800      	cmp	r0, #0
 8004c3c:	f000 80b7 	beq.w	8004dae <startudp+0x18e>
			;
		return;
	}

	/* bind to any IP address on port UDP_PORT_NO */
	if (udp_bind(pcb, IP_ADDR_ANY, UDP_PORT_NO) != ERR_OK) {
 8004c40:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c44:	4962      	ldr	r1, [pc, #392]	; (8004dd0 <startudp+0x1b0>)
 8004c46:	4607      	mov	r7, r0
 8004c48:	f016 fdf2 	bl	801b830 <udp_bind>
 8004c4c:	4681      	mov	r9, r0
 8004c4e:	b118      	cbz	r0, 8004c58 <startudp+0x38>
		printf("startudp: udp_bind failed!\n");
 8004c50:	4860      	ldr	r0, [pc, #384]	; (8004dd4 <startudp+0x1b4>)
 8004c52:	f01b fee9 	bl	8020a28 <puts>
 8004c56:	e7fe      	b.n	8004c56 <startudp+0x36>
			;
	}

//	udp_recv(pcb, myudp_recv, NULL);

	p1 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8004c58:	2241      	movs	r2, #65	; 0x41
 8004c5a:	f44f 61b8 	mov.w	r1, #1472	; 0x5c0
 8004c5e:	2036      	movs	r0, #54	; 0x36
 8004c60:	f011 fd70 	bl	8016744 <pbuf_alloc>

	if (p1 == NULL) {
 8004c64:	9000      	str	r0, [sp, #0]
 8004c66:	2800      	cmp	r0, #0
 8004c68:	f000 80a5 	beq.w	8004db6 <startudp+0x196>
		printf("startudp: p1 buf_alloc failed!\n");
		return;
	}
	p1->payload = &(*pktbuf)[0];
 8004c6c:	4c5a      	ldr	r4, [pc, #360]	; (8004dd8 <startudp+0x1b8>)
//	p1->len = ADCBUFSIZE;

	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8004c6e:	2241      	movs	r2, #65	; 0x41
	p1->payload = &(*pktbuf)[0];
 8004c70:	9d00      	ldr	r5, [sp, #0]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8004c72:	f44f 61b8 	mov.w	r1, #1472	; 0x5c0
	p1->payload = &(*pktbuf)[0];
 8004c76:	6823      	ldr	r3, [r4, #0]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8004c78:	2036      	movs	r0, #54	; 0x36
	p1->payload = &(*pktbuf)[0];
 8004c7a:	606b      	str	r3, [r5, #4]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8004c7c:	f011 fd62 	bl	8016744 <pbuf_alloc>
	if (p2 == NULL) {
 8004c80:	9001      	str	r0, [sp, #4]
 8004c82:	2800      	cmp	r0, #0
 8004c84:	f000 809f 	beq.w	8004dc6 <startudp+0x1a6>
		printf("startudp: p2 buf_alloc failed!\n");
		return;
	}
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8004c88:	6823      	ldr	r3, [r4, #0]

//	p2->len = ADCBUFSIZE;

// trailing packet status packet
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 8004c8a:	2201      	movs	r2, #1
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8004c8c:	9c01      	ldr	r4, [sp, #4]
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 8004c8e:	219c      	movs	r1, #156	; 0x9c
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8004c90:	f503 63b8 	add.w	r3, r3, #1472	; 0x5c0
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 8004c94:	2036      	movs	r0, #54	; 0x36
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8004c96:	6063      	str	r3, [r4, #4]
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 8004c98:	f011 fd54 	bl	8016744 <pbuf_alloc>
	if (ps == NULL) {
 8004c9c:	4680      	mov	r8, r0
 8004c9e:	2800      	cmp	r0, #0
 8004ca0:	f000 808f 	beq.w	8004dc2 <startudp+0x1a2>
		printf("startudp: ps buf_alloc failed!\n");
		return;
	}
	ps->payload = &statuspkt;	// point at status / GPS data
 8004ca4:	4e4d      	ldr	r6, [pc, #308]	; (8004ddc <startudp+0x1bc>)

	osDelay(5000);
 8004ca6:	f241 3088 	movw	r0, #5000	; 0x1388
 8004caa:	4d4d      	ldr	r5, [pc, #308]	; (8004de0 <startudp+0x1c0>)
	ps->payload = &statuspkt;	// point at status / GPS data
 8004cac:	f8c8 6004 	str.w	r6, [r8, #4]
	osDelay(5000);
 8004cb0:	f00c f8c4 	bl	8010e3c <osDelay>

	statuspkt.auxstatus1 = 0;
 8004cb4:	4648      	mov	r0, r9
	statuspkt.adcudpover = 0;		// debug use count overruns
	statuspkt.trigcount = 0;		// debug use adc trigger count
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
	statuspkt.telltale1 = 0xDEC0EDFE; //  0xFEEDC0DE marker at the end of each status packet
 8004cb6:	4b4b      	ldr	r3, [pc, #300]	; (8004de4 <startudp+0x1c4>)

	netup = 1; // this is incomplete - it should be set by the phys layer also
 8004cb8:	2101      	movs	r1, #1
 8004cba:	4a4b      	ldr	r2, [pc, #300]	; (8004de8 <startudp+0x1c8>)
	statuspkt.auxstatus1 = 0;
 8004cbc:	f8c6 9074 	str.w	r9, [r6, #116]	; 0x74
	statuspkt.adcudpover = 0;		// debug use count overruns
 8004cc0:	67b0      	str	r0, [r6, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 8004cc2:	67f0      	str	r0, [r6, #124]	; 0x7c
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
 8004cc4:	f8c6 0080 	str.w	r0, [r6, #128]	; 0x80
	printf("Arming UDP Railgun\nSystem ready and operating....\n");
 8004cc8:	4848      	ldr	r0, [pc, #288]	; (8004dec <startudp+0x1cc>)
 8004cca:	4c49      	ldr	r4, [pc, #292]	; (8004df0 <startudp+0x1d0>)
 8004ccc:	f8df a148 	ldr.w	sl, [pc, #328]	; 8004e18 <startudp+0x1f8>
	netup = 1; // this is incomplete - it should be set by the phys layer also
 8004cd0:	7011      	strb	r1, [r2, #0]
 8004cd2:	f8df 9148 	ldr.w	r9, [pc, #328]	; 8004e1c <startudp+0x1fc>
	statuspkt.telltale1 = 0xDEC0EDFE; //  0xFEEDC0DE marker at the end of each status packet
 8004cd6:	f8c6 3098 	str.w	r3, [r6, #152]	; 0x98
	printf("Arming UDP Railgun\nSystem ready and operating....\n");
 8004cda:	f01b fea5 	bl	8020a28 <puts>
		/* Wait to be notified */
#ifdef TESTING
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET /*PB11*/);	// debug pin
#endif

		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 8004cde:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004ce2:	2001      	movs	r0, #1
 8004ce4:	f00d fdb6 	bl	8012854 <ulTaskNotifyTake>
#ifdef TESTING
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET /*PB11*/);	// debug pin
#endif

		if (ulNotificationValue > 0) {		// we were notified
 8004ce8:	2800      	cmp	r0, #0
 8004cea:	d059      	beq.n	8004da0 <startudp+0x180>
			sigsend = 0;
 8004cec:	2200      	movs	r2, #0
			/* if we have a trigger, send a sample packet */
			if ((gpslocked) && (jabbertimeout == 0) && (!(globalfreeze))) { // only send if adc threshold was exceeded and GPS is locked
 8004cee:	7823      	ldrb	r3, [r4, #0]
			sigsend = 0;
 8004cf0:	602a      	str	r2, [r5, #0]
			if ((gpslocked) && (jabbertimeout == 0) && (!(globalfreeze))) { // only send if adc threshold was exceeded and GPS is locked
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d0f3      	beq.n	8004cde <startudp+0xbe>
 8004cf6:	f8da 3000 	ldr.w	r3, [sl]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d1ef      	bne.n	8004cde <startudp+0xbe>
 8004cfe:	4b3d      	ldr	r3, [pc, #244]	; (8004df4 <startudp+0x1d4>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d1eb      	bne.n	8004cde <startudp+0xbe>

				//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET /*PB11*/);	// debug pin
				pd = (dmabufno) ? p2 : p1; // which dma buffer to send, dmabuf is last filled buffer, 0 or 1
 8004d06:	4a3c      	ldr	r2, [pc, #240]	; (8004df8 <startudp+0x1d8>)
 8004d08:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d0c:	6812      	ldr	r2, [r2, #0]
 8004d0e:	2a00      	cmp	r2, #0
 8004d10:	bf08      	it	eq
 8004d12:	4601      	moveq	r1, r0

				((uint8_t*) (pd->payload))[3] = 0;	// pkt type
 8004d14:	684a      	ldr	r2, [r1, #4]
				pd = (dmabufno) ? p2 : p1; // which dma buffer to send, dmabuf is last filled buffer, 0 or 1
 8004d16:	468b      	mov	fp, r1
				((uint8_t*) (pd->payload))[3] = 0;	// pkt type
 8004d18:	70d3      	strb	r3, [r2, #3]
				((uint8_t*) (pd->payload))[0] = statuspkt.udppknum & 0xff;
 8004d1a:	6832      	ldr	r2, [r6, #0]
 8004d1c:	684b      	ldr	r3, [r1, #4]
 8004d1e:	701a      	strb	r2, [r3, #0]
				((uint8_t*) (pd->payload))[1] = (statuspkt.udppknum & 0xff00) >> 8;
 8004d20:	6833      	ldr	r3, [r6, #0]
 8004d22:	684a      	ldr	r2, [r1, #4]
 8004d24:	0a1b      	lsrs	r3, r3, #8
 8004d26:	7053      	strb	r3, [r2, #1]
				((uint8_t*) (pd->payload))[2] = (statuspkt.udppknum & 0xff0000) >> 16;
 8004d28:	6833      	ldr	r3, [r6, #0]
 8004d2a:	684a      	ldr	r2, [r1, #4]
 8004d2c:	0c1b      	lsrs	r3, r3, #16
 8004d2e:	7093      	strb	r3, [r2, #2]

				while (pd->ref != 1) {	// old packet not finished with yet
 8004d30:	7b89      	ldrb	r1, [r1, #14]
 8004d32:	2901      	cmp	r1, #1
 8004d34:	d006      	beq.n	8004d44 <startudp+0x124>
					printf("*******send sample failed p->ref = %d *******\n", pd->ref);
 8004d36:	4831      	ldr	r0, [pc, #196]	; (8004dfc <startudp+0x1dc>)
 8004d38:	f01b fdee 	bl	8020918 <iprintf>
				while (pd->ref != 1) {	// old packet not finished with yet
 8004d3c:	f89b 100e 	ldrb.w	r1, [fp, #14]
 8004d40:	2901      	cmp	r1, #1
 8004d42:	d1f8      	bne.n	8004d36 <startudp+0x116>
				}

				err = sendudp(pcb, pd, &udpdestip, UDP_PORT_NO);		// send the sample packet
 8004d44:	f241 3388 	movw	r3, #5000	; 0x1388
 8004d48:	4a2d      	ldr	r2, [pc, #180]	; (8004e00 <startudp+0x1e0>)
 8004d4a:	4659      	mov	r1, fp
 8004d4c:	4638      	mov	r0, r7
 8004d4e:	f7ff fe31 	bl	80049b4 <sendudp>
					printf("******* end sample status: ps->ref = %d *******\n", ps->ref);
					vTaskDelay(0); // but we need wait to update the data packet next, so wait
				}
#endif
				/* send end of sequence status packet if end of batch sequence */
				if (sendendstatus > 0) {
 8004d52:	4b2c      	ldr	r3, [pc, #176]	; (8004e04 <startudp+0x1e4>)
				err = sendudp(pcb, pd, &udpdestip, UDP_PORT_NO);		// send the sample packet
 8004d54:	f88d 000f 	strb.w	r0, [sp, #15]
				if (sendendstatus > 0) {
 8004d58:	781a      	ldrb	r2, [r3, #0]
				statuspkt.udpsent++;	// debug no of sample packets set
 8004d5a:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8004d5e:	3301      	adds	r3, #1
 8004d60:	f8c6 3080 	str.w	r3, [r6, #128]	; 0x80
				statuspkt.adcpktssent++;	// UDP sample packet counter
 8004d64:	f8b6 305e 	ldrh.w	r3, [r6, #94]	; 0x5e
 8004d68:	3301      	adds	r3, #1
 8004d6a:	b29b      	uxth	r3, r3
 8004d6c:	f8a6 305e 	strh.w	r3, [r6, #94]	; 0x5e
				statuspkt.udppknum++;		// UDP packet number
 8004d70:	6833      	ldr	r3, [r6, #0]
 8004d72:	3301      	adds	r3, #1
 8004d74:	6033      	str	r3, [r6, #0]
				if (sendendstatus > 0) {
 8004d76:	2a00      	cmp	r2, #0
 8004d78:	d0b1      	beq.n	8004cde <startudp+0xbe>
//					if (jabbertimeout == 0)	// terminate curtailed sequence???
						sendstatus(ENDSEQ, ps, pcb, adcbatchid); // send end of seq status
 8004d7a:	f899 3000 	ldrb.w	r3, [r9]
 8004d7e:	463a      	mov	r2, r7
 8004d80:	4641      	mov	r1, r8
 8004d82:	2001      	movs	r0, #1
 8004d84:	f7ff fe52 	bl	8004a2c <sendstatus>
					sendendstatus = 0;	// cancel the flag
 8004d88:	2300      	movs	r3, #0
 8004d8a:	4a1e      	ldr	r2, [pc, #120]	; (8004e04 <startudp+0x1e4>)
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 8004d8c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004d90:	2001      	movs	r0, #1
					statuspkt.adcpktssent = 0;	// end of sequence so start again at 0
 8004d92:	f8a6 305e 	strh.w	r3, [r6, #94]	; 0x5e
					sendendstatus = 0;	// cancel the flag
 8004d96:	7013      	strb	r3, [r2, #0]
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 8004d98:	f00d fd5c 	bl	8012854 <ulTaskNotifyTake>
		if (ulNotificationValue > 0) {		// we were notified
 8004d9c:	2800      	cmp	r0, #0
 8004d9e:	d1a5      	bne.n	8004cec <startudp+0xcc>
		}
//			printf("ulNotificationValue = %d\n",ulNotificationValue );
		/* The transmission ended as expected. */
		else {
			/* The call to ulTaskNotifyTake() timed out. */
			sendtimedstatus(ps, pcb, adcbatchid);
 8004da0:	f899 2000 	ldrb.w	r2, [r9]
 8004da4:	4639      	mov	r1, r7
 8004da6:	4640      	mov	r0, r8
 8004da8:	f7ff fea2 	bl	8004af0 <sendtimedstatus>
 8004dac:	e797      	b.n	8004cde <startudp+0xbe>
		printf("startudp: udp_new failed!\n");
 8004dae:	4816      	ldr	r0, [pc, #88]	; (8004e08 <startudp+0x1e8>)
 8004db0:	f01b fe3a 	bl	8020a28 <puts>
 8004db4:	e7fe      	b.n	8004db4 <startudp+0x194>
		printf("startudp: p1 buf_alloc failed!\n");
 8004db6:	4815      	ldr	r0, [pc, #84]	; (8004e0c <startudp+0x1ec>)
//			printf("ulNotificationValue = %d\n",ulNotificationValue );
		}

	} // forever while
}
 8004db8:	b005      	add	sp, #20
 8004dba:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("startudp: ps buf_alloc failed!\n");
 8004dbe:	f01b be33 	b.w	8020a28 <puts>
 8004dc2:	4813      	ldr	r0, [pc, #76]	; (8004e10 <startudp+0x1f0>)
 8004dc4:	e7f8      	b.n	8004db8 <startudp+0x198>
		printf("startudp: p2 buf_alloc failed!\n");
 8004dc6:	4813      	ldr	r0, [pc, #76]	; (8004e14 <startudp+0x1f4>)
 8004dc8:	e7f6      	b.n	8004db8 <startudp+0x198>
 8004dca:	bf00      	nop
 8004dcc:	200007a8 	.word	0x200007a8
 8004dd0:	0803f4f0 	.word	0x0803f4f0
 8004dd4:	08025e3c 	.word	0x08025e3c
 8004dd8:	200227dc 	.word	0x200227dc
 8004ddc:	2002272c 	.word	0x2002272c
 8004de0:	20000718 	.word	0x20000718
 8004de4:	dec0edfe 	.word	0xdec0edfe
 8004de8:	20000702 	.word	0x20000702
 8004dec:	08025eb8 	.word	0x08025eb8
 8004df0:	20001645 	.word	0x20001645
 8004df4:	200233e8 	.word	0x200233e8
 8004df8:	200006a8 	.word	0x200006a8
 8004dfc:	08025eec 	.word	0x08025eec
 8004e00:	200233ec 	.word	0x200233ec
 8004e04:	20000710 	.word	0x20000710
 8004e08:	08025e20 	.word	0x08025e20
 8004e0c:	08025e58 	.word	0x08025e58
 8004e10:	08025e98 	.word	0x08025e98
 8004e14:	08025e78 	.word	0x08025e78
 8004e18:	200006b4 	.word	0x200006b4
 8004e1c:	2000069c 	.word	0x2000069c

08004e20 <tag_callback>:
const char *tagname[] = { "temp", "pressure", "time", "led1", "sw1A", "sw1B", "sw1C", "sw1D", "sw2A", "sw2B", "sw2C",
		"sw2D", "butt1", "PG0", "PG1", "PG2", "RF1", "devid", "detinfo", "GPS", "AGC", (void*) NULL };
int i, j;

// the tag callback handler
tSSIHandler tag_callback(int index, char *newstring, int maxlen) {
 8004e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e22:	4606      	mov	r6, r0
 8004e24:	460f      	mov	r7, r1
//  LOCK_TCPIP_CORE();

	HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 8004e26:	4854      	ldr	r0, [pc, #336]	; (8004f78 <tag_callback+0x158>)
 8004e28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004e2c:	f003 fcd8 	bl	80087e0 <HAL_GPIO_TogglePin>
 8004e30:	4c52      	ldr	r4, [pc, #328]	; (8004f7c <tag_callback+0x15c>)
	} else {
		printf("semaphore take2 failed\n");
	}
#endif
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
		printf("sem wait 2\n");
 8004e32:	4d53      	ldr	r5, [pc, #332]	; (8004f80 <tag_callback+0x160>)
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
 8004e34:	e001      	b.n	8004e3a <tag_callback+0x1a>
		printf("sem wait 2\n");
 8004e36:	f01b fdf7 	bl	8020a28 <puts>
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
 8004e3a:	2101      	movs	r1, #1
 8004e3c:	6820      	ldr	r0, [r4, #0]
 8004e3e:	f00c fd99 	bl	8011974 <xQueueSemaphoreTake>
 8004e42:	4603      	mov	r3, r0
		printf("sem wait 2\n");
 8004e44:	4628      	mov	r0, r5
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d1f5      	bne.n	8004e36 <tag_callback+0x16>
	}
	{
//		printf("sem2 wait done\n");
	}

	if ((index > 3) && (index < 12)) {		// omux array
 8004e4a:	1f32      	subs	r2, r6, #4
 8004e4c:	2a07      	cmp	r2, #7
 8004e4e:	d819      	bhi.n	8004e84 <tag_callback+0x64>
		i = index - 4;		// 0 to 7
		i = (muxdat[0] & (1 << i));
 8004e50:	494c      	ldr	r1, [pc, #304]	; (8004f84 <tag_callback+0x164>)
 8004e52:	4093      	lsls	r3, r2
 8004e54:	4a4c      	ldr	r2, [pc, #304]	; (8004f88 <tag_callback+0x168>)
 8004e56:	7809      	ldrb	r1, [r1, #0]
 8004e58:	400b      	ands	r3, r1
 8004e5a:	6013      	str	r3, [r2, #0]
		if (i == 0)		// around the houses
 8004e5c:	bb43      	cbnz	r3, 8004eb0 <tag_callback+0x90>
			strcpy(newstring, "0");
 8004e5e:	4b4b      	ldr	r3, [pc, #300]	; (8004f8c <tag_callback+0x16c>)
 8004e60:	881b      	ldrh	r3, [r3, #0]
 8004e62:	803b      	strh	r3, [r7, #0]
			break;
		}
//		sprintf(newstring,"index=%d",index);
//  UNLOCK_TCPIP_CORE();

	if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 8004e64:	2300      	movs	r3, #0
 8004e66:	6820      	ldr	r0, [r4, #0]
 8004e68:	461a      	mov	r2, r3
 8004e6a:	4619      	mov	r1, r3
 8004e6c:	f00c fafc 	bl	8011468 <xQueueGenericSend>
 8004e70:	2801      	cmp	r0, #1
 8004e72:	d002      	beq.n	8004e7a <tag_callback+0x5a>
		printf("semaphore give2 failed\n");		// expect this to fail as part of the normal setup
 8004e74:	4846      	ldr	r0, [pc, #280]	; (8004f90 <tag_callback+0x170>)
 8004e76:	f01b fdd7 	bl	8020a28 <puts>
	}
	return (strlen(newstring));
 8004e7a:	4638      	mov	r0, r7
}
 8004e7c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	return (strlen(newstring));
 8004e80:	f7fb b9e8 	b.w	8000254 <strlen>
		switch (index) {
 8004e84:	2e14      	cmp	r6, #20
 8004e86:	d871      	bhi.n	8004f6c <tag_callback+0x14c>
 8004e88:	e8df f006 	tbb	[pc, r6]
 8004e8c:	0b6b5257 	.word	0x0b6b5257
 8004e90:	70707070 	.word	0x70707070
 8004e94:	70707070 	.word	0x70707070
 8004e98:	323d5c67 	.word	0x323d5c67
 8004e9c:	161b2025 	.word	0x161b2025
 8004ea0:	48          	.byte	0x48
 8004ea1:	00          	.byte	0x00
			if (HAL_GPIO_ReadPin(GPIOD, LED_D4_Pin) == GPIO_PIN_SET)
 8004ea2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004ea6:	4834      	ldr	r0, [pc, #208]	; (8004f78 <tag_callback+0x158>)
 8004ea8:	f003 fc6e 	bl	8008788 <HAL_GPIO_ReadPin>
 8004eac:	2801      	cmp	r0, #1
 8004eae:	d1d6      	bne.n	8004e5e <tag_callback+0x3e>
			strcpy(newstring, "1");
 8004eb0:	4b38      	ldr	r3, [pc, #224]	; (8004f94 <tag_callback+0x174>)
 8004eb2:	881b      	ldrh	r3, [r3, #0]
 8004eb4:	803b      	strh	r3, [r7, #0]
 8004eb6:	e7d5      	b.n	8004e64 <tag_callback+0x44>
			strcpy(newstring, gpsstr);		// GPS Status
 8004eb8:	4937      	ldr	r1, [pc, #220]	; (8004f98 <tag_callback+0x178>)
 8004eba:	4638      	mov	r0, r7
 8004ebc:	f01b ff29 	bl	8020d12 <strcpy>
			break;
 8004ec0:	e7d0      	b.n	8004e64 <tag_callback+0x44>
			strcpy(newstring, statstr);		// Detector Status
 8004ec2:	4936      	ldr	r1, [pc, #216]	; (8004f9c <tag_callback+0x17c>)
 8004ec4:	4638      	mov	r0, r7
 8004ec6:	f01b ff24 	bl	8020d12 <strcpy>
			break;
 8004eca:	e7cb      	b.n	8004e64 <tag_callback+0x44>
			strcpy(newstring, snstr);			// Detector ID
 8004ecc:	4934      	ldr	r1, [pc, #208]	; (8004fa0 <tag_callback+0x180>)
 8004ece:	4638      	mov	r0, r7
 8004ed0:	f01b ff1f 	bl	8020d12 <strcpy>
			break;
 8004ed4:	e7c6      	b.n	8004e64 <tag_callback+0x44>
			strcpy(newstring, (HAL_GPIO_ReadPin(GPIOE, LP_FILT_Pin) ? "0" : "1"));
 8004ed6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004eda:	4832      	ldr	r0, [pc, #200]	; (8004fa4 <tag_callback+0x184>)
 8004edc:	f003 fc54 	bl	8008788 <HAL_GPIO_ReadPin>
 8004ee0:	4b2a      	ldr	r3, [pc, #168]	; (8004f8c <tag_callback+0x16c>)
 8004ee2:	4a2c      	ldr	r2, [pc, #176]	; (8004f94 <tag_callback+0x174>)
 8004ee4:	2800      	cmp	r0, #0
 8004ee6:	bf08      	it	eq
 8004ee8:	4613      	moveq	r3, r2
 8004eea:	881b      	ldrh	r3, [r3, #0]
 8004eec:	803b      	strh	r3, [r7, #0]
			break;
 8004eee:	e7b9      	b.n	8004e64 <tag_callback+0x44>
			strcpy(newstring, (pgagain & 4) ? "1" : "0");
 8004ef0:	4a2d      	ldr	r2, [pc, #180]	; (8004fa8 <tag_callback+0x188>)
 8004ef2:	4b28      	ldr	r3, [pc, #160]	; (8004f94 <tag_callback+0x174>)
 8004ef4:	8811      	ldrh	r1, [r2, #0]
 8004ef6:	4a25      	ldr	r2, [pc, #148]	; (8004f8c <tag_callback+0x16c>)
 8004ef8:	f011 0f04 	tst.w	r1, #4
 8004efc:	bf08      	it	eq
 8004efe:	4613      	moveq	r3, r2
 8004f00:	881b      	ldrh	r3, [r3, #0]
 8004f02:	803b      	strh	r3, [r7, #0]
			break;
 8004f04:	e7ae      	b.n	8004e64 <tag_callback+0x44>
			strcpy(newstring, (pgagain & 2) ? "1" : "0");
 8004f06:	4a28      	ldr	r2, [pc, #160]	; (8004fa8 <tag_callback+0x188>)
 8004f08:	4b22      	ldr	r3, [pc, #136]	; (8004f94 <tag_callback+0x174>)
 8004f0a:	8811      	ldrh	r1, [r2, #0]
 8004f0c:	4a1f      	ldr	r2, [pc, #124]	; (8004f8c <tag_callback+0x16c>)
 8004f0e:	f011 0f02 	tst.w	r1, #2
 8004f12:	bf08      	it	eq
 8004f14:	4613      	moveq	r3, r2
 8004f16:	881b      	ldrh	r3, [r3, #0]
 8004f18:	803b      	strh	r3, [r7, #0]
			break;
 8004f1a:	e7a3      	b.n	8004e64 <tag_callback+0x44>
			strcpy(newstring, (agc) ? "1" : "0");		// AGC Status
 8004f1c:	4a23      	ldr	r2, [pc, #140]	; (8004fac <tag_callback+0x18c>)
 8004f1e:	4b1d      	ldr	r3, [pc, #116]	; (8004f94 <tag_callback+0x174>)
 8004f20:	8811      	ldrh	r1, [r2, #0]
 8004f22:	4a1a      	ldr	r2, [pc, #104]	; (8004f8c <tag_callback+0x16c>)
 8004f24:	2900      	cmp	r1, #0
 8004f26:	bf08      	it	eq
 8004f28:	4613      	moveq	r3, r2
 8004f2a:	881b      	ldrh	r3, [r3, #0]
 8004f2c:	803b      	strh	r3, [r7, #0]
			break;
 8004f2e:	e799      	b.n	8004e64 <tag_callback+0x44>
			strcpy(newstring, pressstr);		// pressure
 8004f30:	491f      	ldr	r1, [pc, #124]	; (8004fb0 <tag_callback+0x190>)
 8004f32:	4638      	mov	r0, r7
 8004f34:	f01b feed 	bl	8020d12 <strcpy>
			break;
 8004f38:	e794      	b.n	8004e64 <tag_callback+0x44>
			strcpy(newstring, tempstr);		// temperature
 8004f3a:	491e      	ldr	r1, [pc, #120]	; (8004fb4 <tag_callback+0x194>)
 8004f3c:	4638      	mov	r0, r7
 8004f3e:	f01b fee8 	bl	8020d12 <strcpy>
			break;
 8004f42:	e78f      	b.n	8004e64 <tag_callback+0x44>
			strcpy(newstring, (pgagain & 1) ? "1" : "0");
 8004f44:	4a18      	ldr	r2, [pc, #96]	; (8004fa8 <tag_callback+0x188>)
 8004f46:	4b13      	ldr	r3, [pc, #76]	; (8004f94 <tag_callback+0x174>)
 8004f48:	8811      	ldrh	r1, [r2, #0]
 8004f4a:	4a10      	ldr	r2, [pc, #64]	; (8004f8c <tag_callback+0x16c>)
 8004f4c:	f011 0f01 	tst.w	r1, #1
 8004f50:	bf08      	it	eq
 8004f52:	4613      	moveq	r3, r2
 8004f54:	881b      	ldrh	r3, [r3, #0]
 8004f56:	803b      	strh	r3, [r7, #0]
			break;
 8004f58:	e784      	b.n	8004e64 <tag_callback+0x44>
			strcpy(newstring, "5");
 8004f5a:	4b17      	ldr	r3, [pc, #92]	; (8004fb8 <tag_callback+0x198>)
 8004f5c:	881b      	ldrh	r3, [r3, #0]
 8004f5e:	803b      	strh	r3, [r7, #0]
			break;
 8004f60:	e780      	b.n	8004e64 <tag_callback+0x44>
			strcpy(newstring, nowtimestr);
 8004f62:	4916      	ldr	r1, [pc, #88]	; (8004fbc <tag_callback+0x19c>)
 8004f64:	4638      	mov	r0, r7
 8004f66:	f01b fed4 	bl	8020d12 <strcpy>
			break;
 8004f6a:	e77b      	b.n	8004e64 <tag_callback+0x44>
			sprintf(newstring, "\"ssi_handler: bad tag index %d\"", index);
 8004f6c:	4632      	mov	r2, r6
 8004f6e:	4914      	ldr	r1, [pc, #80]	; (8004fc0 <tag_callback+0x1a0>)
 8004f70:	4638      	mov	r0, r7
 8004f72:	f01b fe29 	bl	8020bc8 <siprintf>
			break;
 8004f76:	e775      	b.n	8004e64 <tag_callback+0x44>
 8004f78:	40020c00 	.word	0x40020c00
 8004f7c:	20022f00 	.word	0x20022f00
 8004f80:	08026270 	.word	0x08026270
 8004f84:	2000023c 	.word	0x2000023c
 8004f88:	20023434 	.word	0x20023434
 8004f8c:	0803f0ac 	.word	0x0803f0ac
 8004f90:	0802629c 	.word	0x0802629c
 8004f94:	08025d5c 	.word	0x08025d5c
 8004f98:	2000000c 	.word	0x2000000c
 8004f9c:	200000fc 	.word	0x200000fc
 8004fa0:	2000007c 	.word	0x2000007c
 8004fa4:	40021000 	.word	0x40021000
 8004fa8:	2000023e 	.word	0x2000023e
 8004fac:	20000008 	.word	0x20000008
 8004fb0:	2000006c 	.word	0x2000006c
 8004fb4:	20000204 	.word	0x20000204
 8004fb8:	0803d3dc 	.word	0x0803d3dc
 8004fbc:	2000004c 	.word	0x2000004c
 8004fc0:	0802627c 	.word	0x0802627c

08004fc4 <returnpage>:
/* ---------------------------------------------- */
// http client
/* ---------------------------------------------- */

// callback with the page
void returnpage(volatile u8_t Num, volatile hc_errormsg errorm, volatile char *content, volatile u16_t charcount) {
 8004fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
	char *errormsg[] = { "OK", "OUT_MEM", "TIMEOUT", "NOT_FOUND", "GEN_ERROR" };
 8004fc6:	4d3b      	ldr	r5, [pc, #236]	; (80050b4 <returnpage+0xf0>)
void returnpage(volatile u8_t Num, volatile hc_errormsg errorm, volatile char *content, volatile u16_t charcount) {
 8004fc8:	b08d      	sub	sp, #52	; 0x34
 8004fca:	4616      	mov	r6, r2
 8004fcc:	f88d 000f 	strb.w	r0, [sp, #15]
	char *errormsg[] = { "OK", "OUT_MEM", "TIMEOUT", "NOT_FOUND", "GEN_ERROR" };
 8004fd0:	ac07      	add	r4, sp, #28
void returnpage(volatile u8_t Num, volatile hc_errormsg errorm, volatile char *content, volatile u16_t charcount) {
 8004fd2:	f88d 100e 	strb.w	r1, [sp, #14]
 8004fd6:	f8ad 300c 	strh.w	r3, [sp, #12]
	volatile uint32_t sn;
	int nconv;
	volatile int p1, p2;

	if (errorm == 0) {
 8004fda:	f89d 700e 	ldrb.w	r7, [sp, #14]
	char *errormsg[] = { "OK", "OUT_MEM", "TIMEOUT", "NOT_FOUND", "GEN_ERROR" };
 8004fde:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004fe0:	682d      	ldr	r5, [r5, #0]
 8004fe2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004fe4:	6025      	str	r5, [r4, #0]
	if (errorm == 0) {
 8004fe6:	b10f      	cbz	r7, 8004fec <returnpage+0x28>
			}
		} else {
			printf("returnpage: (error returned) Num=%d, errno=%d, error=%s\n", Num, errorm, errormsg[errorm]);
		}
	}
}
 8004fe8:	b00d      	add	sp, #52	; 0x34
 8004fea:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nconv = sscanf(content, "%5u%48s%u%u", &sn, udp_target, &p1, &p2);
 8004fec:	aa06      	add	r2, sp, #24
 8004fee:	a905      	add	r1, sp, #20
 8004ff0:	4b31      	ldr	r3, [pc, #196]	; (80050b8 <returnpage+0xf4>)
 8004ff2:	4630      	mov	r0, r6
 8004ff4:	9201      	str	r2, [sp, #4]
 8004ff6:	aa04      	add	r2, sp, #16
 8004ff8:	9100      	str	r1, [sp, #0]
 8004ffa:	4930      	ldr	r1, [pc, #192]	; (80050bc <returnpage+0xf8>)
 8004ffc:	f01b fe04 	bl	8020c08 <siscanf>
		if (nconv != EOF) {
 8005000:	1c43      	adds	r3, r0, #1
 8005002:	d02a      	beq.n	800505a <returnpage+0x96>
			switch (nconv) {
 8005004:	1e43      	subs	r3, r0, #1
 8005006:	2b03      	cmp	r3, #3
 8005008:	d836      	bhi.n	8005078 <returnpage+0xb4>
 800500a:	e8df f003 	tbb	[pc, r3]
 800500e:	0b15      	.short	0x0b15
 8005010:	0202      	.short	0x0202
				if (p1 == 1) {		// reboot
 8005012:	9b05      	ldr	r3, [sp, #20]
 8005014:	2b01      	cmp	r3, #1
 8005016:	d043      	beq.n	80050a0 <returnpage+0xdc>
				if (p1 == 2) {		// freeze the UDP streaming
 8005018:	9b05      	ldr	r3, [sp, #20]
 800501a:	2b02      	cmp	r3, #2
					globalfreeze = 1;
 800501c:	4b28      	ldr	r3, [pc, #160]	; (80050c0 <returnpage+0xfc>)
				if (p1 == 2) {		// freeze the UDP streaming
 800501e:	d039      	beq.n	8005094 <returnpage+0xd0>
					globalfreeze = 0;
 8005020:	2200      	movs	r2, #0
 8005022:	601a      	str	r2, [r3, #0]
				if (strlen(udp_target) < 7) {					// bad url or ip address
 8005024:	4c24      	ldr	r4, [pc, #144]	; (80050b8 <returnpage+0xf4>)
 8005026:	4620      	mov	r0, r4
 8005028:	f7fb f914 	bl	8000254 <strlen>
 800502c:	2806      	cmp	r0, #6
 800502e:	d928      	bls.n	8005082 <returnpage+0xbe>
				printf("Server -> Target UDP host: %s\n", udp_target);
 8005030:	4921      	ldr	r1, [pc, #132]	; (80050b8 <returnpage+0xf4>)
 8005032:	4824      	ldr	r0, [pc, #144]	; (80050c4 <returnpage+0x100>)
 8005034:	f01b fc70 	bl	8020918 <iprintf>
				if (statuspkt.uid != sn)
 8005038:	4b23      	ldr	r3, [pc, #140]	; (80050c8 <returnpage+0x104>)
 800503a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800503e:	9904      	ldr	r1, [sp, #16]
 8005040:	4291      	cmp	r1, r2
 8005042:	d0d1      	beq.n	8004fe8 <returnpage+0x24>
					statuspkt.uid = sn;
 8005044:	9a04      	ldr	r2, [sp, #16]
					printf("Server -> Serial Number: %lu\n", statuspkt.uid);
 8005046:	4821      	ldr	r0, [pc, #132]	; (80050cc <returnpage+0x108>)
					statuspkt.uid = sn;
 8005048:	b292      	uxth	r2, r2
 800504a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
					printf("Server -> Serial Number: %lu\n", statuspkt.uid);
 800504e:	f8b3 105c 	ldrh.w	r1, [r3, #92]	; 0x5c
 8005052:	f01b fc61 	bl	8020918 <iprintf>
}
 8005056:	b00d      	add	sp, #52	; 0x34
 8005058:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printf("returnpage: (error returned) Num=%d, errno=%d, error=%s\n", Num, errorm, errormsg[errorm]);
 800505a:	f89d 100f 	ldrb.w	r1, [sp, #15]
 800505e:	ac0c      	add	r4, sp, #48	; 0x30
 8005060:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8005064:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8005068:	4819      	ldr	r0, [pc, #100]	; (80050d0 <returnpage+0x10c>)
 800506a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800506e:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8005072:	f01b fc51 	bl	8020918 <iprintf>
}
 8005076:	e7b7      	b.n	8004fe8 <returnpage+0x24>
				printf("Wrong number of params from Server -> %d\n", nconv);
 8005078:	4601      	mov	r1, r0
 800507a:	4816      	ldr	r0, [pc, #88]	; (80050d4 <returnpage+0x110>)
 800507c:	f01b fc4c 	bl	8020918 <iprintf>
				break;
 8005080:	e7b2      	b.n	8004fe8 <returnpage+0x24>
					strcpy(udp_target, SERVER_DESTINATION);		// default it
 8005082:	4d15      	ldr	r5, [pc, #84]	; (80050d8 <returnpage+0x114>)
 8005084:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005086:	6020      	str	r0, [r4, #0]
 8005088:	6828      	ldr	r0, [r5, #0]
 800508a:	6061      	str	r1, [r4, #4]
 800508c:	6120      	str	r0, [r4, #16]
 800508e:	60a2      	str	r2, [r4, #8]
 8005090:	60e3      	str	r3, [r4, #12]
 8005092:	e7cd      	b.n	8005030 <returnpage+0x6c>
					globalfreeze = 1;
 8005094:	2201      	movs	r2, #1
					printf("Server -> commands a streaming freeze\n");
 8005096:	4811      	ldr	r0, [pc, #68]	; (80050dc <returnpage+0x118>)
					globalfreeze = 1;
 8005098:	601a      	str	r2, [r3, #0]
					printf("Server -> commands a streaming freeze\n");
 800509a:	f01b fcc5 	bl	8020a28 <puts>
 800509e:	e7c1      	b.n	8005024 <returnpage+0x60>
					printf("Server -> commands a reboot...\n");
 80050a0:	480f      	ldr	r0, [pc, #60]	; (80050e0 <returnpage+0x11c>)
 80050a2:	f01b fcc1 	bl	8020a28 <puts>
					osDelay(2000);
 80050a6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80050aa:	f00b fec7 	bl	8010e3c <osDelay>
					rebootme();
 80050ae:	f7fc fd99 	bl	8001be4 <rebootme>
 80050b2:	e7b1      	b.n	8005018 <returnpage+0x54>
 80050b4:	080247f0 	.word	0x080247f0
 80050b8:	200233f0 	.word	0x200233f0
 80050bc:	080260a8 	.word	0x080260a8
 80050c0:	200233e8 	.word	0x200233e8
 80050c4:	08026110 	.word	0x08026110
 80050c8:	2002272c 	.word	0x2002272c
 80050cc:	08026130 	.word	0x08026130
 80050d0:	0802617c 	.word	0x0802617c
 80050d4:	08026150 	.word	0x08026150
 80050d8:	080260fc 	.word	0x080260fc
 80050dc:	080260d4 	.word	0x080260d4
 80050e0:	080260b4 	.word	0x080260b4

080050e4 <httpd_cgi_handler>:
		char **http_cgi_param_vals) {
 80050e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050e8:	b085      	sub	sp, #20
 80050ea:	4616      	mov	r6, r2
 80050ec:	460c      	mov	r4, r1
	j = strtol(*http_cgi_params, &ptr, 10);		// allow two chars len for the number
 80050ee:	6818      	ldr	r0, [r3, #0]
 80050f0:	a903      	add	r1, sp, #12
 80050f2:	220a      	movs	r2, #10
		char **http_cgi_param_vals) {
 80050f4:	469a      	mov	sl, r3
 80050f6:	9f0e      	ldr	r7, [sp, #56]	; 0x38
	j = strtol(*http_cgi_params, &ptr, 10);		// allow two chars len for the number
 80050f8:	f01c fc3e 	bl	8021978 <strtol>
	printf("httpd_cgi_handler: uri=%s, count=%d j=%d\n", uri, count, j);
 80050fc:	4632      	mov	r2, r6
 80050fe:	4603      	mov	r3, r0
	j = strtol(*http_cgi_params, &ptr, 10);		// allow two chars len for the number
 8005100:	4605      	mov	r5, r0
	printf("httpd_cgi_handler: uri=%s, count=%d j=%d\n", uri, count, j);
 8005102:	4621      	mov	r1, r4
 8005104:	4869      	ldr	r0, [pc, #420]	; (80052ac <httpd_cgi_handler+0x1c8>)
 8005106:	f01b fc07 	bl	8020918 <iprintf>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 800510a:	2e00      	cmp	r6, #0
 800510c:	dd3c      	ble.n	8005188 <httpd_cgi_handler+0xa4>
 800510e:	2400      	movs	r4, #0
			printf("Unknown id in cgi handler %s\n", *http_cgi_params);
 8005110:	f8df b1c8 	ldr.w	fp, [pc, #456]	; 80052dc <httpd_cgi_handler+0x1f8>
 8005114:	f8df 91c8 	ldr.w	r9, [pc, #456]	; 80052e0 <httpd_cgi_handler+0x1fc>
 8005118:	f1a5 010c 	sub.w	r1, r5, #12
 800511c:	2201      	movs	r2, #1
		switch (j) {
 800511e:	f1a5 030a 	sub.w	r3, r5, #10
			j -= 11;	// now offset 0
 8005122:	f1a5 080b 	sub.w	r8, r5, #11
 8005126:	408a      	lsls	r2, r1
		switch (j) {
 8005128:	2b0e      	cmp	r3, #14
 800512a:	d830      	bhi.n	800518e <httpd_cgi_handler+0xaa>
 800512c:	e8df f003 	tbb	[pc, r3]
 8005130:	080894a3 	.word	0x080894a3
 8005134:	08080808 	.word	0x08080808
 8005138:	4b5d0808 	.word	0x4b5d0808
 800513c:	7f39      	.short	0x7f39
 800513e:	6f          	.byte	0x6f
 800513f:	00          	.byte	0x00
			if (((*http_cgi_param_vals)[i]) == '0') {
 8005140:	6839      	ldr	r1, [r7, #0]
 8005142:	b252      	sxtb	r2, r2
 8005144:	f999 3000 	ldrsb.w	r3, [r9]
			j -= 11;	// now offset 0
 8005148:	4645      	mov	r5, r8
			if (((*http_cgi_param_vals)[i]) == '0') {
 800514a:	5d08      	ldrb	r0, [r1, r4]
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 800514c:	ea42 0103 	orr.w	r1, r2, r3
			if (((*http_cgi_param_vals)[i]) == '0') {
 8005150:	2830      	cmp	r0, #48	; 0x30
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 8005152:	4857      	ldr	r0, [pc, #348]	; (80052b0 <httpd_cgi_handler+0x1cc>)
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 8005154:	b2c9      	uxtb	r1, r1
				muxdat[0] = muxdat[0] & ~(1 << (j - 1));
 8005156:	bf04      	itt	eq
 8005158:	ea23 0202 	biceq.w	r2, r3, r2
 800515c:	b2d1      	uxtbeq	r1, r2
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 800515e:	4a55      	ldr	r2, [pc, #340]	; (80052b4 <httpd_cgi_handler+0x1d0>)
 8005160:	f001 0302 	and.w	r3, r1, #2
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 8005164:	f889 1000 	strb.w	r1, [r9]
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 8005168:	6013      	str	r3, [r2, #0]
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 800516a:	f01b fbd5 	bl	8020918 <iprintf>
			if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {		// RF dual MUX
 800516e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005172:	2301      	movs	r3, #1
 8005174:	464a      	mov	r2, r9
 8005176:	2188      	movs	r1, #136	; 0x88
 8005178:	9000      	str	r0, [sp, #0]
 800517a:	484f      	ldr	r0, [pc, #316]	; (80052b8 <httpd_cgi_handler+0x1d4>)
 800517c:	f003 fd92 	bl	8008ca4 <HAL_I2C_Master_Transmit>
 8005180:	b958      	cbnz	r0, 800519a <httpd_cgi_handler+0xb6>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8005182:	3401      	adds	r4, #1
 8005184:	42a6      	cmp	r6, r4
 8005186:	d1c7      	bne.n	8005118 <httpd_cgi_handler+0x34>
}
 8005188:	b005      	add	sp, #20
 800518a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			printf("Unknown id in cgi handler %s\n", *http_cgi_params);
 800518e:	f8da 1000 	ldr.w	r1, [sl]
 8005192:	4658      	mov	r0, fp
 8005194:	f01b fbc0 	bl	8020918 <iprintf>
			break;
 8005198:	e7f3      	b.n	8005182 <httpd_cgi_handler+0x9e>
				printf("I2C HAL returned error 1\n\r");
 800519a:	4848      	ldr	r0, [pc, #288]	; (80052bc <httpd_cgi_handler+0x1d8>)
 800519c:	f01b fbbc 	bl	8020918 <iprintf>
 80051a0:	e7ef      	b.n	8005182 <httpd_cgi_handler+0x9e>
 80051a2:	4d47      	ldr	r5, [pc, #284]	; (80052c0 <httpd_cgi_handler+0x1dc>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~1 : pgagain | 1);
 80051a4:	683a      	ldr	r2, [r7, #0]
 80051a6:	882b      	ldrh	r3, [r5, #0]
 80051a8:	5d12      	ldrb	r2, [r2, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80051aa:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~1 : pgagain | 1);
 80051ac:	f043 0001 	orr.w	r0, r3, #1
 80051b0:	2a30      	cmp	r2, #48	; 0x30
 80051b2:	bf08      	it	eq
 80051b4:	f023 0001 	biceq.w	r0, r3, #1
			setpgagain(val);
 80051b8:	f7fd ffee 	bl	8003198 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80051bc:	42a6      	cmp	r6, r4
 80051be:	dcf1      	bgt.n	80051a4 <httpd_cgi_handler+0xc0>
}
 80051c0:	b005      	add	sp, #20
 80051c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051c6:	4d3e      	ldr	r5, [pc, #248]	; (80052c0 <httpd_cgi_handler+0x1dc>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~2 : pgagain | 2);
 80051c8:	683a      	ldr	r2, [r7, #0]
 80051ca:	882b      	ldrh	r3, [r5, #0]
 80051cc:	5d12      	ldrb	r2, [r2, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80051ce:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~2 : pgagain | 2);
 80051d0:	f043 0002 	orr.w	r0, r3, #2
 80051d4:	2a30      	cmp	r2, #48	; 0x30
 80051d6:	bf08      	it	eq
 80051d8:	f023 0002 	biceq.w	r0, r3, #2
			setpgagain(val);
 80051dc:	f7fd ffdc 	bl	8003198 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80051e0:	42a6      	cmp	r6, r4
 80051e2:	dcf1      	bgt.n	80051c8 <httpd_cgi_handler+0xe4>
}
 80051e4:	b005      	add	sp, #20
 80051e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051ea:	4d35      	ldr	r5, [pc, #212]	; (80052c0 <httpd_cgi_handler+0x1dc>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~4 : pgagain | 4);
 80051ec:	683a      	ldr	r2, [r7, #0]
 80051ee:	882b      	ldrh	r3, [r5, #0]
 80051f0:	5d12      	ldrb	r2, [r2, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80051f2:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~4 : pgagain | 4);
 80051f4:	f043 0004 	orr.w	r0, r3, #4
 80051f8:	2a30      	cmp	r2, #48	; 0x30
 80051fa:	bf08      	it	eq
 80051fc:	f023 0004 	biceq.w	r0, r3, #4
			setpgagain(val);
 8005200:	f7fd ffca 	bl	8003198 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8005204:	42a6      	cmp	r6, r4
 8005206:	dcf1      	bgt.n	80051ec <httpd_cgi_handler+0x108>
}
 8005208:	b005      	add	sp, #20
 800520a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	1e62      	subs	r2, r4, #1
 8005212:	492c      	ldr	r1, [pc, #176]	; (80052c4 <httpd_cgi_handler+0x1e0>)
 8005214:	441a      	add	r2, r3
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8005216:	f812 3f01 	ldrb.w	r3, [r2, #1]!
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 800521a:	3401      	adds	r4, #1
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 800521c:	3b30      	subs	r3, #48	; 0x30
 800521e:	bf18      	it	ne
 8005220:	2301      	movne	r3, #1
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8005222:	42a6      	cmp	r6, r4
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8005224:	800b      	strh	r3, [r1, #0]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8005226:	dcf6      	bgt.n	8005216 <httpd_cgi_handler+0x132>
}
 8005228:	b005      	add	sp, #20
 800522a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_SET);		// select RF Switches to bypass LP filter
 800522e:	4d26      	ldr	r5, [pc, #152]	; (80052c8 <httpd_cgi_handler+0x1e4>)
			if (((*http_cgi_param_vals)[i]) == '1')
 8005230:	683b      	ldr	r3, [r7, #0]
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_SET);		// select RF Switches to bypass LP filter
 8005232:	2201      	movs	r2, #1
 8005234:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005238:	4628      	mov	r0, r5
			if (((*http_cgi_param_vals)[i]) == '1')
 800523a:	5d1b      	ldrb	r3, [r3, r4]
 800523c:	4414      	add	r4, r2
 800523e:	2b31      	cmp	r3, #49	; 0x31
 8005240:	d004      	beq.n	800524c <httpd_cgi_handler+0x168>
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_SET);		// select RF Switches to bypass LP filter
 8005242:	f003 fab3 	bl	80087ac <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8005246:	42a6      	cmp	r6, r4
 8005248:	dcf2      	bgt.n	8005230 <httpd_cgi_handler+0x14c>
 800524a:	e79d      	b.n	8005188 <httpd_cgi_handler+0xa4>
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_RESET);// select RF Switches to LP filter (normal route)
 800524c:	2200      	movs	r2, #0
 800524e:	f003 faad 	bl	80087ac <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8005252:	42a6      	cmp	r6, r4
 8005254:	dcec      	bgt.n	8005230 <httpd_cgi_handler+0x14c>
 8005256:	e797      	b.n	8005188 <httpd_cgi_handler+0xa4>
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_SET);
 8005258:	4d1c      	ldr	r5, [pc, #112]	; (80052cc <httpd_cgi_handler+0x1e8>)
			if (((*http_cgi_param_vals)[i]) == '0')
 800525a:	683b      	ldr	r3, [r7, #0]
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_SET);
 800525c:	2201      	movs	r2, #1
 800525e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005262:	4628      	mov	r0, r5
			if (((*http_cgi_param_vals)[i]) == '0')
 8005264:	5d1b      	ldrb	r3, [r3, r4]
 8005266:	4414      	add	r4, r2
 8005268:	2b30      	cmp	r3, #48	; 0x30
 800526a:	d018      	beq.n	800529e <httpd_cgi_handler+0x1ba>
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_SET);
 800526c:	f003 fa9e 	bl	80087ac <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8005270:	42a6      	cmp	r6, r4
 8005272:	dcf2      	bgt.n	800525a <httpd_cgi_handler+0x176>
 8005274:	e788      	b.n	8005188 <httpd_cgi_handler+0xa4>
			printf("Reboot command from wwww\n");
 8005276:	4816      	ldr	r0, [pc, #88]	; (80052d0 <httpd_cgi_handler+0x1ec>)
 8005278:	f01b fbd6 	bl	8020a28 <puts>
			osDelay(1000);
 800527c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005280:	f00b fddc 	bl	8010e3c <osDelay>
 8005284:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005288:	4912      	ldr	r1, [pc, #72]	; (80052d4 <httpd_cgi_handler+0x1f0>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800528a:	4b13      	ldr	r3, [pc, #76]	; (80052d8 <httpd_cgi_handler+0x1f4>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800528c:	68ca      	ldr	r2, [r1, #12]
 800528e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005292:	4313      	orrs	r3, r2
 8005294:	60cb      	str	r3, [r1, #12]
 8005296:	f3bf 8f4f 	dsb	sy
    __NOP();
 800529a:	bf00      	nop
 800529c:	e7fd      	b.n	800529a <httpd_cgi_handler+0x1b6>
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_RESET);
 800529e:	2200      	movs	r2, #0
 80052a0:	f003 fa84 	bl	80087ac <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 80052a4:	42a6      	cmp	r6, r4
 80052a6:	dcd8      	bgt.n	800525a <httpd_cgi_handler+0x176>
 80052a8:	e76e      	b.n	8005188 <httpd_cgi_handler+0xa4>
 80052aa:	bf00      	nop
 80052ac:	08025f5c 	.word	0x08025f5c
 80052b0:	08025fa4 	.word	0x08025fa4
 80052b4:	20001630 	.word	0x20001630
 80052b8:	20022a88 	.word	0x20022a88
 80052bc:	08025af8 	.word	0x08025af8
 80052c0:	2000023e 	.word	0x2000023e
 80052c4:	20000008 	.word	0x20000008
 80052c8:	40021000 	.word	0x40021000
 80052cc:	40020c00 	.word	0x40020c00
 80052d0:	08025f88 	.word	0x08025f88
 80052d4:	e000ed00 	.word	0xe000ed00
 80052d8:	05fa0004 	.word	0x05fa0004
 80052dc:	08025fc0 	.word	0x08025fc0
 80052e0:	2000023c 	.word	0x2000023c

080052e4 <httpd_post_receive_data>:
err_t httpd_post_receive_data(void *connection, struct pbuf *p) {
 80052e4:	b508      	push	{r3, lr}
	printf("httpd_post_receive_data: \n");
 80052e6:	4802      	ldr	r0, [pc, #8]	; (80052f0 <httpd_post_receive_data+0xc>)
 80052e8:	f01b fb9e 	bl	8020a28 <puts>
}
 80052ec:	2000      	movs	r0, #0
 80052ee:	bd08      	pop	{r3, pc}
 80052f0:	0802600c 	.word	0x0802600c

080052f4 <httpd_post_begin>:
		int content_len, char *response_uri, u16_t response_uri_len, u8_t *post_auto_wnd) {
 80052f4:	b508      	push	{r3, lr}
	printf("httpd_post_begin: \n");
 80052f6:	4802      	ldr	r0, [pc, #8]	; (8005300 <httpd_post_begin+0xc>)
 80052f8:	f01b fb96 	bl	8020a28 <puts>
}
 80052fc:	2000      	movs	r0, #0
 80052fe:	bd08      	pop	{r3, pc}
 8005300:	08025fe0 	.word	0x08025fe0

08005304 <httpd_post_finished>:
	printf("httpd_post_finished: \n");
 8005304:	4801      	ldr	r0, [pc, #4]	; (800530c <httpd_post_finished+0x8>)
 8005306:	f01b bb8f 	b.w	8020a28 <puts>
 800530a:	bf00      	nop
 800530c:	08025ff4 	.word	0x08025ff4

08005310 <init_httpd_ssi>:
	http_set_ssi_handler(tag_callback, tagname, 21);	// was 32
 8005310:	4803      	ldr	r0, [pc, #12]	; (8005320 <init_httpd_ssi+0x10>)
 8005312:	2215      	movs	r2, #21
 8005314:	4903      	ldr	r1, [pc, #12]	; (8005324 <init_httpd_ssi+0x14>)
init_httpd_ssi() {
 8005316:	b508      	push	{r3, lr}
	http_set_ssi_handler(tag_callback, tagname, 21);	// was 32
 8005318:	f00f fb00 	bl	801491c <http_set_ssi_handler>
}
 800531c:	bd08      	pop	{r3, pc}
 800531e:	bf00      	nop
 8005320:	08004e21 	.word	0x08004e21
 8005324:	20000248 	.word	0x20000248

08005328 <httpclient>:

void httpclient(char Page[64]) {
 8005328:	b570      	push	{r4, r5, r6, lr}
	uint32_t ip;
	int err;

	static char *Postvars = NULL;

	err = dnslookup(SERVER_DESTINATION, &remoteip);		// find serial number and udp target IP address
 800532a:	4910      	ldr	r1, [pc, #64]	; (800536c <httpclient+0x44>)
void httpclient(char Page[64]) {
 800532c:	b084      	sub	sp, #16
 800532e:	4605      	mov	r5, r0
	err = dnslookup(SERVER_DESTINATION, &remoteip);		// find serial number and udp target IP address
 8005330:	480f      	ldr	r0, [pc, #60]	; (8005370 <httpclient+0x48>)
 8005332:	f7ff fbfd 	bl	8004b30 <dnslookup>
	if (err != ERR_OK)
 8005336:	b108      	cbz	r0, 800533c <httpclient+0x14>
		rebootme();
 8005338:	f7fc fc54 	bl	8001be4 <rebootme>
	ip = remoteip.addr;
 800533c:	4c0b      	ldr	r4, [pc, #44]	; (800536c <httpclient+0x44>)
	printf("\n%s Control Server IP: %lu.%lu.%lu.%lu\n", SERVER_DESTINATION, ip & 0xff, (ip & 0xff00) >> 8,
 800533e:	490c      	ldr	r1, [pc, #48]	; (8005370 <httpclient+0x48>)
	ip = remoteip.addr;
 8005340:	6822      	ldr	r2, [r4, #0]
	printf("\n%s Control Server IP: %lu.%lu.%lu.%lu\n", SERVER_DESTINATION, ip & 0xff, (ip & 0xff00) >> 8,
 8005342:	480c      	ldr	r0, [pc, #48]	; (8005374 <httpclient+0x4c>)
 8005344:	0e13      	lsrs	r3, r2, #24
 8005346:	f3c2 4607 	ubfx	r6, r2, #16, #8
 800534a:	9301      	str	r3, [sp, #4]
 800534c:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8005350:	9600      	str	r6, [sp, #0]
 8005352:	b2d2      	uxtb	r2, r2
 8005354:	f01b fae0 	bl	8020918 <iprintf>
			(ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);

	result = hc_open(remoteip, Page, Postvars, returnpage);
 8005358:	4629      	mov	r1, r5
 800535a:	4b07      	ldr	r3, [pc, #28]	; (8005378 <httpclient+0x50>)
 800535c:	2200      	movs	r2, #0
 800535e:	6820      	ldr	r0, [r4, #0]
 8005360:	f7fb fdb0 	bl	8000ec4 <hc_open>
 8005364:	9003      	str	r0, [sp, #12]
//	printf("result=%d\n", result);

}
 8005366:	b004      	add	sp, #16
 8005368:	bd70      	pop	{r4, r5, r6, pc}
 800536a:	bf00      	nop
 800536c:	20001650 	.word	0x20001650
 8005370:	080260fc 	.word	0x080260fc
 8005374:	08025f34 	.word	0x08025f34
 8005378:	08004fc5 	.word	0x08004fc5

0800537c <apisn>:

void apisn() {
	sprintf(stmuid, "api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 800537c:	4909      	ldr	r1, [pc, #36]	; (80053a4 <apisn+0x28>)
 800537e:	4b0a      	ldr	r3, [pc, #40]	; (80053a8 <apisn+0x2c>)
 8005380:	6809      	ldr	r1, [r1, #0]
 8005382:	4a0a      	ldr	r2, [pc, #40]	; (80053ac <apisn+0x30>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	6812      	ldr	r2, [r2, #0]
void apisn() {
 8005388:	b510      	push	{r4, lr}
	sprintf(stmuid, "api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 800538a:	4c09      	ldr	r4, [pc, #36]	; (80053b0 <apisn+0x34>)
void apisn() {
 800538c:	b082      	sub	sp, #8
	sprintf(stmuid, "api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 800538e:	4620      	mov	r0, r4
 8005390:	9100      	str	r1, [sp, #0]
 8005392:	4908      	ldr	r1, [pc, #32]	; (80053b4 <apisn+0x38>)
 8005394:	f01b fc18 	bl	8020bc8 <siprintf>
	httpclient(stmuid);		// get sn and targ
 8005398:	4620      	mov	r0, r4
}
 800539a:	b002      	add	sp, #8
 800539c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	httpclient(stmuid);		// get sn and targ
 80053a0:	f7ff bfc2 	b.w	8005328 <httpclient>
 80053a4:	1ff0f428 	.word	0x1ff0f428
 80053a8:	1ff0f424 	.word	0x1ff0f424
 80053ac:	1ff0f420 	.word	0x1ff0f420
 80053b0:	20001654 	.word	0x20001654
 80053b4:	08025f1c 	.word	0x08025f1c

080053b8 <initialapisn>:

// get the serial number and udp target for this device
// reboot if fails
void initialapisn() {
 80053b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int i;

	i = 1;
 80053bc:	2401      	movs	r4, #1
 80053be:	4f13      	ldr	r7, [pc, #76]	; (800540c <initialapisn+0x54>)
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 80053c0:	f242 7616 	movw	r6, #10006	; 0x2716
	{
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 80053c4:	4d12      	ldr	r5, [pc, #72]	; (8005410 <initialapisn+0x58>)
		apisn();
		osDelay(5000);

		i++;
		if (i > 10) {
			printf("************* ABORTED **************\n");
 80053c6:	f8df 804c 	ldr.w	r8, [pc, #76]	; 8005414 <initialapisn+0x5c>
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 80053ca:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 80053ce:	4621      	mov	r1, r4
 80053d0:	4628      	mov	r0, r5
		i++;
 80053d2:	3401      	adds	r4, #1
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 80053d4:	429e      	cmp	r6, r3
 80053d6:	d116      	bne.n	8005406 <initialapisn+0x4e>
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 80053d8:	f01b fa9e 	bl	8020918 <iprintf>
		apisn();
 80053dc:	f7ff ffce 	bl	800537c <apisn>
		osDelay(5000);
 80053e0:	f241 3088 	movw	r0, #5000	; 0x1388
 80053e4:	f00b fd2a 	bl	8010e3c <osDelay>
		if (i > 10) {
 80053e8:	2c0a      	cmp	r4, #10
 80053ea:	ddee      	ble.n	80053ca <initialapisn+0x12>
			printf("************* ABORTED **************\n");
 80053ec:	4640      	mov	r0, r8
 80053ee:	f01b fb1b 	bl	8020a28 <puts>
			rebootme();
 80053f2:	f7fc fbf7 	bl	8001be4 <rebootme>
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 80053f6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 80053fa:	4621      	mov	r1, r4
 80053fc:	4628      	mov	r0, r5
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 80053fe:	429e      	cmp	r6, r3
		i++;
 8005400:	f104 0401 	add.w	r4, r4, #1
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 8005404:	d0e8      	beq.n	80053d8 <initialapisn+0x20>
		}
	}
}
 8005406:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800540a:	bf00      	nop
 800540c:	2002272c 	.word	0x2002272c
 8005410:	08026028 	.word	0x08026028
 8005414:	08026058 	.word	0x08026058

08005418 <requestapisn>:

void requestapisn() {
 8005418:	b508      	push	{r3, lr}
	printf("updating S/N and UDP target using http\n");
 800541a:	4804      	ldr	r0, [pc, #16]	; (800542c <requestapisn+0x14>)
 800541c:	f01b fb04 	bl	8020a28 <puts>
	httpclient(stmuid);		// get sn and targ
 8005420:	4803      	ldr	r0, [pc, #12]	; (8005430 <requestapisn+0x18>)
}
 8005422:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	httpclient(stmuid);		// get sn and targ
 8005426:	f7ff bf7f 	b.w	8005328 <httpclient>
 800542a:	bf00      	nop
 800542c:	08026080 	.word	0x08026080
 8005430:	20001654 	.word	0x20001654

08005434 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005434:	f8df d034 	ldr.w	sp, [pc, #52]	; 800546c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005438:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800543a:	e003      	b.n	8005444 <LoopCopyDataInit>

0800543c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800543c:	4b0c      	ldr	r3, [pc, #48]	; (8005470 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800543e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005440:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005442:	3104      	adds	r1, #4

08005444 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005444:	480b      	ldr	r0, [pc, #44]	; (8005474 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005446:	4b0c      	ldr	r3, [pc, #48]	; (8005478 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005448:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800544a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800544c:	d3f6      	bcc.n	800543c <CopyDataInit>
  ldr  r2, =_sbss
 800544e:	4a0b      	ldr	r2, [pc, #44]	; (800547c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005450:	e002      	b.n	8005458 <LoopFillZerobss>

08005452 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005452:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005454:	f842 3b04 	str.w	r3, [r2], #4

08005458 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005458:	4b09      	ldr	r3, [pc, #36]	; (8005480 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800545a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800545c:	d3f9      	bcc.n	8005452 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800545e:	f7ff fa59 	bl	8004914 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005462:	f01a f94f 	bl	801f704 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005466:	f7fc fd25 	bl	8001eb4 <main>
  bx  lr    
 800546a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800546c:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8005470:	0803fe30 	.word	0x0803fe30
  ldr  r0, =_sdata
 8005474:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005478:	20000680 	.word	0x20000680
  ldr  r2, =_sbss
 800547c:	20000680 	.word	0x20000680
  ldr  r3, = _ebss
 8005480:	20037b54 	.word	0x20037b54

08005484 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005484:	e7fe      	b.n	8005484 <CAN1_RX0_IRQHandler>
	...

08005488 <HAL_Init>:
   __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005488:	4a07      	ldr	r2, [pc, #28]	; (80054a8 <HAL_Init+0x20>)
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800548a:	2003      	movs	r0, #3
{
 800548c:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800548e:	6813      	ldr	r3, [r2, #0]
 8005490:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005494:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005496:	f000 fc59 	bl	8005d4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800549a:	2000      	movs	r0, #0
 800549c:	f7ff f922 	bl	80046e4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80054a0:	f7fe fa7e 	bl	80039a0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 80054a4:	2000      	movs	r0, #0
 80054a6:	bd08      	pop	{r3, pc}
 80054a8:	40023c00 	.word	0x40023c00

080054ac <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80054ac:	4a03      	ldr	r2, [pc, #12]	; (80054bc <HAL_IncTick+0x10>)
 80054ae:	4b04      	ldr	r3, [pc, #16]	; (80054c0 <HAL_IncTick+0x14>)
 80054b0:	6811      	ldr	r1, [r2, #0]
 80054b2:	781b      	ldrb	r3, [r3, #0]
 80054b4:	440b      	add	r3, r1
 80054b6:	6013      	str	r3, [r2, #0]
}
 80054b8:	4770      	bx	lr
 80054ba:	bf00      	nop
 80054bc:	20023438 	.word	0x20023438
 80054c0:	200002a0 	.word	0x200002a0

080054c4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80054c4:	4b01      	ldr	r3, [pc, #4]	; (80054cc <HAL_GetTick+0x8>)
 80054c6:	6818      	ldr	r0, [r3, #0]
}
 80054c8:	4770      	bx	lr
 80054ca:	bf00      	nop
 80054cc:	20023438 	.word	0x20023438

080054d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80054d0:	b538      	push	{r3, r4, r5, lr}
 80054d2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80054d4:	f7ff fff6 	bl	80054c4 <HAL_GetTick>
 80054d8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80054da:	1c63      	adds	r3, r4, #1
 80054dc:	d002      	beq.n	80054e4 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80054de:	4b04      	ldr	r3, [pc, #16]	; (80054f0 <HAL_Delay+0x20>)
 80054e0:	781b      	ldrb	r3, [r3, #0]
 80054e2:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80054e4:	f7ff ffee 	bl	80054c4 <HAL_GetTick>
 80054e8:	1b40      	subs	r0, r0, r5
 80054ea:	42a0      	cmp	r0, r4
 80054ec:	d3fa      	bcc.n	80054e4 <HAL_Delay+0x14>
  {
  }
}
 80054ee:	bd38      	pop	{r3, r4, r5, pc}
 80054f0:	200002a0 	.word	0x200002a0

080054f4 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80054f4:	2800      	cmp	r0, #0
 80054f6:	f000 813f 	beq.w	8005778 <HAL_ADC_Init+0x284>
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80054fa:	49b2      	ldr	r1, [pc, #712]	; (80057c4 <HAL_ADC_Init+0x2d0>)
 80054fc:	4ab2      	ldr	r2, [pc, #712]	; (80057c8 <HAL_ADC_Init+0x2d4>)
{
 80054fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005500:	6803      	ldr	r3, [r0, #0]
 8005502:	4604      	mov	r4, r0
 8005504:	428b      	cmp	r3, r1
 8005506:	bf18      	it	ne
 8005508:	4293      	cmpne	r3, r2
 800550a:	d004      	beq.n	8005516 <HAL_ADC_Init+0x22>
 800550c:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8005510:	4293      	cmp	r3, r2
 8005512:	f040 8133 	bne.w	800577c <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8005516:	6863      	ldr	r3, [r4, #4]
 8005518:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 800551c:	f040 8138 	bne.w	8005790 <HAL_ADC_Init+0x29c>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8005520:	68a3      	ldr	r3, [r4, #8]
 8005522:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 8005526:	f040 813d 	bne.w	80057a4 <HAL_ADC_Init+0x2b0>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 800552a:	6923      	ldr	r3, [r4, #16]
 800552c:	2b01      	cmp	r3, #1
 800552e:	d861      	bhi.n	80055f4 <HAL_ADC_Init+0x100>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8005530:	69a3      	ldr	r3, [r4, #24]
 8005532:	2b01      	cmp	r3, #1
 8005534:	d858      	bhi.n	80055e8 <HAL_ADC_Init+0xf4>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8005536:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005538:	f022 7140 	bic.w	r1, r2, #50331648	; 0x3000000
 800553c:	f022 7080 	bic.w	r0, r2, #16777216	; 0x1000000
 8005540:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8005544:	bf18      	it	ne
 8005546:	2900      	cmpne	r1, #0
 8005548:	bf14      	ite	ne
 800554a:	2301      	movne	r3, #1
 800554c:	2300      	moveq	r3, #0
 800554e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 8005552:	bf0c      	ite	eq
 8005554:	2300      	moveq	r3, #0
 8005556:	f003 0301 	andne.w	r3, r3, #1
 800555a:	f1b0 6f40 	cmp.w	r0, #201326592	; 0xc000000
 800555e:	bf0c      	ite	eq
 8005560:	2300      	moveq	r3, #0
 8005562:	f003 0301 	andne.w	r3, r3, #1
 8005566:	b123      	cbz	r3, 8005572 <HAL_ADC_Init+0x7e>
 8005568:	f102 4271 	add.w	r2, r2, #4043309056	; 0xf1000000
 800556c:	2a01      	cmp	r2, #1
 800556e:	f200 8140 	bhi.w	80057f2 <HAL_ADC_Init+0x2fe>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8005572:	68e3      	ldr	r3, [r4, #12]
 8005574:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8005578:	d159      	bne.n	800562e <HAL_ADC_Init+0x13a>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 800557a:	69e3      	ldr	r3, [r4, #28]
 800557c:	3b01      	subs	r3, #1
 800557e:	2b0f      	cmp	r3, #15
 8005580:	d84b      	bhi.n	800561a <HAL_ADC_Init+0x126>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8005582:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8005586:	2b01      	cmp	r3, #1
 8005588:	d825      	bhi.n	80055d6 <HAL_ADC_Init+0xe2>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 800558a:	6963      	ldr	r3, [r4, #20]
 800558c:	2b02      	cmp	r3, #2
 800558e:	d83a      	bhi.n	8005606 <HAL_ADC_Init+0x112>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8005590:	f894 3020 	ldrb.w	r3, [r4, #32]
 8005594:	2b01      	cmp	r3, #1
 8005596:	d814      	bhi.n	80055c2 <HAL_ADC_Init+0xce>

  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005598:	4b8c      	ldr	r3, [pc, #560]	; (80057cc <HAL_ADC_Init+0x2d8>)
 800559a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800559c:	429a      	cmp	r2, r3
 800559e:	d004      	beq.n	80055aa <HAL_ADC_Init+0xb6>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 80055a0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80055a2:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 80055a6:	f040 8119 	bne.w	80057dc <HAL_ADC_Init+0x2e8>
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80055aa:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80055ac:	2d00      	cmp	r5, #0
 80055ae:	f000 80d8 	beq.w	8005762 <HAL_ADC_Init+0x26e>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80055b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80055b4:	06db      	lsls	r3, r3, #27
 80055b6:	d544      	bpl.n	8005642 <HAL_ADC_Init+0x14e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80055b8:	2300      	movs	r3, #0
    tmp_hal_status = HAL_ERROR;
 80055ba:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 80055bc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
}
 80055c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 80055c2:	f240 1157 	movw	r1, #343	; 0x157
 80055c6:	4882      	ldr	r0, [pc, #520]	; (80057d0 <HAL_ADC_Init+0x2dc>)
 80055c8:	f7fd fbd6 	bl	8002d78 <assert_failed>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80055cc:	4b7f      	ldr	r3, [pc, #508]	; (80057cc <HAL_ADC_Init+0x2d8>)
 80055ce:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d1e5      	bne.n	80055a0 <HAL_ADC_Init+0xac>
 80055d4:	e7e9      	b.n	80055aa <HAL_ADC_Init+0xb6>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 80055d6:	f240 1155 	movw	r1, #341	; 0x155
 80055da:	487d      	ldr	r0, [pc, #500]	; (80057d0 <HAL_ADC_Init+0x2dc>)
 80055dc:	f7fd fbcc 	bl	8002d78 <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 80055e0:	6963      	ldr	r3, [r4, #20]
 80055e2:	2b02      	cmp	r3, #2
 80055e4:	d9d4      	bls.n	8005590 <HAL_ADC_Init+0x9c>
 80055e6:	e00e      	b.n	8005606 <HAL_ADC_Init+0x112>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80055e8:	f240 1151 	movw	r1, #337	; 0x151
 80055ec:	4878      	ldr	r0, [pc, #480]	; (80057d0 <HAL_ADC_Init+0x2dc>)
 80055ee:	f7fd fbc3 	bl	8002d78 <assert_failed>
 80055f2:	e7a0      	b.n	8005536 <HAL_ADC_Init+0x42>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 80055f4:	f44f 71a8 	mov.w	r1, #336	; 0x150
 80055f8:	4875      	ldr	r0, [pc, #468]	; (80057d0 <HAL_ADC_Init+0x2dc>)
 80055fa:	f7fd fbbd 	bl	8002d78 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80055fe:	69a3      	ldr	r3, [r4, #24]
 8005600:	2b01      	cmp	r3, #1
 8005602:	d998      	bls.n	8005536 <HAL_ADC_Init+0x42>
 8005604:	e7f0      	b.n	80055e8 <HAL_ADC_Init+0xf4>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8005606:	f44f 71ab 	mov.w	r1, #342	; 0x156
 800560a:	4871      	ldr	r0, [pc, #452]	; (80057d0 <HAL_ADC_Init+0x2dc>)
 800560c:	f7fd fbb4 	bl	8002d78 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8005610:	f894 3020 	ldrb.w	r3, [r4, #32]
 8005614:	2b01      	cmp	r3, #1
 8005616:	d9bf      	bls.n	8005598 <HAL_ADC_Init+0xa4>
 8005618:	e7d3      	b.n	80055c2 <HAL_ADC_Init+0xce>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 800561a:	f44f 71aa 	mov.w	r1, #340	; 0x154
 800561e:	486c      	ldr	r0, [pc, #432]	; (80057d0 <HAL_ADC_Init+0x2dc>)
 8005620:	f7fd fbaa 	bl	8002d78 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8005624:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8005628:	2b01      	cmp	r3, #1
 800562a:	d9ae      	bls.n	800558a <HAL_ADC_Init+0x96>
 800562c:	e7d3      	b.n	80055d6 <HAL_ADC_Init+0xe2>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 800562e:	f240 1153 	movw	r1, #339	; 0x153
 8005632:	4867      	ldr	r0, [pc, #412]	; (80057d0 <HAL_ADC_Init+0x2dc>)
 8005634:	f7fd fba0 	bl	8002d78 <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8005638:	69e3      	ldr	r3, [r4, #28]
 800563a:	3b01      	subs	r3, #1
 800563c:	2b0f      	cmp	r3, #15
 800563e:	d9a0      	bls.n	8005582 <HAL_ADC_Init+0x8e>
 8005640:	e7eb      	b.n	800561a <HAL_ADC_Init+0x126>
    ADC_STATE_CLR_SET(hadc->State,
 8005642:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005644:	4a63      	ldr	r2, [pc, #396]	; (80057d4 <HAL_ADC_Init+0x2e0>)
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005646:	4964      	ldr	r1, [pc, #400]	; (80057d8 <HAL_ADC_Init+0x2e4>)
    ADC_STATE_CLR_SET(hadc->State,
 8005648:	401a      	ands	r2, r3
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800564a:	6823      	ldr	r3, [r4, #0]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800564c:	4d5f      	ldr	r5, [pc, #380]	; (80057cc <HAL_ADC_Init+0x2d8>)
    ADC_STATE_CLR_SET(hadc->State,
 800564e:	f042 0202 	orr.w	r2, r2, #2
 8005652:	6422      	str	r2, [r4, #64]	; 0x40
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005654:	684a      	ldr	r2, [r1, #4]
 8005656:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800565a:	604a      	str	r2, [r1, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800565c:	684a      	ldr	r2, [r1, #4]
 800565e:	6860      	ldr	r0, [r4, #4]
 8005660:	4302      	orrs	r2, r0
 8005662:	604a      	str	r2, [r1, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005664:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005666:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005668:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800566c:	f8d4 c008 	ldr.w	ip, [r4, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005670:	68e7      	ldr	r7, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005672:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005674:	6858      	ldr	r0, [r3, #4]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005676:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005678:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800567c:	42ae      	cmp	r6, r5
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800567e:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005680:	6858      	ldr	r0, [r3, #4]
 8005682:	f020 7040 	bic.w	r0, r0, #50331648	; 0x3000000
 8005686:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005688:	6859      	ldr	r1, [r3, #4]
 800568a:	ea41 010c 	orr.w	r1, r1, ip
 800568e:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005690:	6899      	ldr	r1, [r3, #8]
 8005692:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8005696:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005698:	689a      	ldr	r2, [r3, #8]
 800569a:	ea42 0207 	orr.w	r2, r2, r7
 800569e:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80056a0:	f000 8086 	beq.w	80057b0 <HAL_ADC_Init+0x2bc>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80056a4:	6899      	ldr	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80056a6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80056a8:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 80056ac:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80056ae:	689a      	ldr	r2, [r3, #8]
 80056b0:	4316      	orrs	r6, r2
 80056b2:	609e      	str	r6, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80056b4:	6899      	ldr	r1, [r3, #8]
 80056b6:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 80056ba:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80056bc:	689a      	ldr	r2, [r3, #8]
 80056be:	4302      	orrs	r2, r0
 80056c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80056c2:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80056c4:	69a5      	ldr	r5, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80056c6:	f021 0102 	bic.w	r1, r1, #2
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80056ca:	f894 0020 	ldrb.w	r0, [r4, #32]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80056ce:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80056d0:	689a      	ldr	r2, [r3, #8]
 80056d2:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
 80056d6:	609a      	str	r2, [r3, #8]
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80056d8:	2800      	cmp	r0, #0
 80056da:	f000 8085 	beq.w	80057e8 <HAL_ADC_Init+0x2f4>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 80056de:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80056e0:	3a01      	subs	r2, #1
 80056e2:	2a07      	cmp	r2, #7
 80056e4:	d907      	bls.n	80056f6 <HAL_ADC_Init+0x202>
 80056e6:	f44f 61ef 	mov.w	r1, #1912	; 0x778
 80056ea:	4839      	ldr	r0, [pc, #228]	; (80057d0 <HAL_ADC_Init+0x2dc>)
 80056ec:	f7fd fb44 	bl	8002d78 <assert_failed>
 80056f0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80056f2:	6823      	ldr	r3, [r4, #0]
 80056f4:	3a01      	subs	r2, #1
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80056f6:	6859      	ldr	r1, [r3, #4]
 80056f8:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80056fc:	6059      	str	r1, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80056fe:	6859      	ldr	r1, [r3, #4]
 8005700:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8005704:	6059      	str	r1, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005706:	6859      	ldr	r1, [r3, #4]
 8005708:	ea41 3242 	orr.w	r2, r1, r2, lsl #13
 800570c:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800570e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    ADC_CLEAR_ERRORCODE(hadc);
 8005710:	2600      	movs	r6, #0
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005712:	69e5      	ldr	r5, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005714:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005718:	f894 c030 	ldrb.w	ip, [r4, #48]	; 0x30
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800571c:	1e6a      	subs	r2, r5, #1
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800571e:	6967      	ldr	r7, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005720:	62d8      	str	r0, [r3, #44]	; 0x2c
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005722:	4630      	mov	r0, r6
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005724:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8005726:	ea45 5502 	orr.w	r5, r5, r2, lsl #20
 800572a:	62dd      	str	r5, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800572c:	689d      	ldr	r5, [r3, #8]
 800572e:	f425 7500 	bic.w	r5, r5, #512	; 0x200
 8005732:	609d      	str	r5, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005734:	6899      	ldr	r1, [r3, #8]
 8005736:	ea41 214c 	orr.w	r1, r1, ip, lsl #9
 800573a:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800573c:	6899      	ldr	r1, [r3, #8]
 800573e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8005742:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005744:	689a      	ldr	r2, [r3, #8]
 8005746:	ea42 2287 	orr.w	r2, r2, r7, lsl #10
 800574a:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800574c:	6466      	str	r6, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 800574e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005750:	f023 0303 	bic.w	r3, r3, #3
 8005754:	f043 0301 	orr.w	r3, r3, #1
 8005758:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 800575a:	2300      	movs	r3, #0
 800575c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8005760:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    HAL_ADC_MspInit(hadc);
 8005762:	4620      	mov	r0, r4
 8005764:	f7fe f94c 	bl	8003a00 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8005768:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800576a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 800576c:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005770:	06db      	lsls	r3, r3, #27
 8005772:	f53f af21 	bmi.w	80055b8 <HAL_ADC_Init+0xc4>
 8005776:	e764      	b.n	8005642 <HAL_ADC_Init+0x14e>
    return HAL_ERROR;
 8005778:	2001      	movs	r0, #1
}
 800577a:	4770      	bx	lr
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 800577c:	f240 114d 	movw	r1, #333	; 0x14d
 8005780:	4813      	ldr	r0, [pc, #76]	; (80057d0 <HAL_ADC_Init+0x2dc>)
 8005782:	f7fd faf9 	bl	8002d78 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8005786:	6863      	ldr	r3, [r4, #4]
 8005788:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 800578c:	f43f aec8 	beq.w	8005520 <HAL_ADC_Init+0x2c>
 8005790:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 8005794:	480e      	ldr	r0, [pc, #56]	; (80057d0 <HAL_ADC_Init+0x2dc>)
 8005796:	f7fd faef 	bl	8002d78 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 800579a:	68a3      	ldr	r3, [r4, #8]
 800579c:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 80057a0:	f43f aec3 	beq.w	800552a <HAL_ADC_Init+0x36>
 80057a4:	f240 114f 	movw	r1, #335	; 0x14f
 80057a8:	4809      	ldr	r0, [pc, #36]	; (80057d0 <HAL_ADC_Init+0x2dc>)
 80057aa:	f7fd fae5 	bl	8002d78 <assert_failed>
 80057ae:	e6bc      	b.n	800552a <HAL_ADC_Init+0x36>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80057b0:	689a      	ldr	r2, [r3, #8]
 80057b2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80057b6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80057b8:	689a      	ldr	r2, [r3, #8]
 80057ba:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80057be:	609a      	str	r2, [r3, #8]
 80057c0:	e77f      	b.n	80056c2 <HAL_ADC_Init+0x1ce>
 80057c2:	bf00      	nop
 80057c4:	40012000 	.word	0x40012000
 80057c8:	40012100 	.word	0x40012100
 80057cc:	0f000001 	.word	0x0f000001
 80057d0:	080262b4 	.word	0x080262b4
 80057d4:	ffffeefd 	.word	0xffffeefd
 80057d8:	40012300 	.word	0x40012300
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 80057dc:	f240 115b 	movw	r1, #347	; 0x15b
 80057e0:	4807      	ldr	r0, [pc, #28]	; (8005800 <HAL_ADC_Init+0x30c>)
 80057e2:	f7fd fac9 	bl	8002d78 <assert_failed>
 80057e6:	e6e0      	b.n	80055aa <HAL_ADC_Init+0xb6>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80057e8:	685a      	ldr	r2, [r3, #4]
 80057ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80057ee:	605a      	str	r2, [r3, #4]
 80057f0:	e78d      	b.n	800570e <HAL_ADC_Init+0x21a>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 80057f2:	f44f 71a9 	mov.w	r1, #338	; 0x152
 80057f6:	4802      	ldr	r0, [pc, #8]	; (8005800 <HAL_ADC_Init+0x30c>)
 80057f8:	f7fd fabe 	bl	8002d78 <assert_failed>
 80057fc:	e6b9      	b.n	8005572 <HAL_ADC_Init+0x7e>
 80057fe:	bf00      	nop
 8005800:	080262b4 	.word	0x080262b4

08005804 <HAL_ADC_Start>:
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8005804:	6983      	ldr	r3, [r0, #24]
  __IO uint32_t counter = 0;
 8005806:	2200      	movs	r2, #0
{
 8005808:	b510      	push	{r4, lr}
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800580a:	2b01      	cmp	r3, #1
{
 800580c:	b082      	sub	sp, #8
 800580e:	4604      	mov	r4, r0
  __IO uint32_t counter = 0;
 8005810:	9201      	str	r2, [sp, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8005812:	d904      	bls.n	800581e <HAL_ADC_Start+0x1a>
 8005814:	f240 21df 	movw	r1, #735	; 0x2df
 8005818:	4840      	ldr	r0, [pc, #256]	; (800591c <HAL_ADC_Start+0x118>)
 800581a:	f7fd faad 	bl	8002d78 <assert_failed>
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 800581e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005820:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 8005824:	d173      	bne.n	800590e <HAL_ADC_Start+0x10a>
  __HAL_LOCK(hadc);
 8005826:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800582a:	2b01      	cmp	r3, #1
 800582c:	d06c      	beq.n	8005908 <HAL_ADC_Start+0x104>
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800582e:	6822      	ldr	r2, [r4, #0]
  __HAL_LOCK(hadc);
 8005830:	2101      	movs	r1, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005832:	6893      	ldr	r3, [r2, #8]
  __HAL_LOCK(hadc);
 8005834:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005838:	07d9      	lsls	r1, r3, #31
 800583a:	d414      	bmi.n	8005866 <HAL_ADC_Start+0x62>
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800583c:	4b38      	ldr	r3, [pc, #224]	; (8005920 <HAL_ADC_Start+0x11c>)
 800583e:	4839      	ldr	r0, [pc, #228]	; (8005924 <HAL_ADC_Start+0x120>)
 8005840:	681b      	ldr	r3, [r3, #0]
    __HAL_ADC_ENABLE(hadc);
 8005842:	6891      	ldr	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8005844:	fba0 0303 	umull	r0, r3, r0, r3
    __HAL_ADC_ENABLE(hadc);
 8005848:	f041 0101 	orr.w	r1, r1, #1
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800584c:	0c9b      	lsrs	r3, r3, #18
    __HAL_ADC_ENABLE(hadc);
 800584e:	6091      	str	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8005850:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005854:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 8005856:	9b01      	ldr	r3, [sp, #4]
 8005858:	b12b      	cbz	r3, 8005866 <HAL_ADC_Start+0x62>
      counter--;
 800585a:	9b01      	ldr	r3, [sp, #4]
 800585c:	3b01      	subs	r3, #1
 800585e:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 8005860:	9b01      	ldr	r3, [sp, #4]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d1f9      	bne.n	800585a <HAL_ADC_Start+0x56>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005866:	6893      	ldr	r3, [r2, #8]
 8005868:	07db      	lsls	r3, r3, #31
 800586a:	d524      	bpl.n	80058b6 <HAL_ADC_Start+0xb2>
    ADC_STATE_CLR_SET(hadc->State,
 800586c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800586e:	4b2e      	ldr	r3, [pc, #184]	; (8005928 <HAL_ADC_Start+0x124>)
 8005870:	400b      	ands	r3, r1
 8005872:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005876:	6423      	str	r3, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005878:	6853      	ldr	r3, [r2, #4]
 800587a:	0558      	lsls	r0, r3, #21
 800587c:	d505      	bpl.n	800588a <HAL_ADC_Start+0x86>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800587e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005880:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005884:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005888:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800588a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800588c:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 8005890:	d026      	beq.n	80058e0 <HAL_ADC_Start+0xdc>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005892:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005894:	f023 0306 	bic.w	r3, r3, #6
 8005898:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800589a:	f06f 0122 	mvn.w	r1, #34	; 0x22
    __HAL_UNLOCK(hadc);
 800589e:	2000      	movs	r0, #0
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80058a0:	4b22      	ldr	r3, [pc, #136]	; (800592c <HAL_ADC_Start+0x128>)
    __HAL_UNLOCK(hadc);
 80058a2:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80058a6:	6011      	str	r1, [r2, #0]
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80058a8:	6859      	ldr	r1, [r3, #4]
 80058aa:	06c9      	lsls	r1, r1, #27
 80058ac:	d106      	bne.n	80058bc <HAL_ADC_Start+0xb8>
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80058ae:	6890      	ldr	r0, [r2, #8]
 80058b0:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80058b4:	d016      	beq.n	80058e4 <HAL_ADC_Start+0xe0>
  return HAL_OK;
 80058b6:	2000      	movs	r0, #0
}
 80058b8:	b002      	add	sp, #8
 80058ba:	bd10      	pop	{r4, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80058bc:	491c      	ldr	r1, [pc, #112]	; (8005930 <HAL_ADC_Start+0x12c>)
 80058be:	428a      	cmp	r2, r1
 80058c0:	d016      	beq.n	80058f0 <HAL_ADC_Start+0xec>
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80058c2:	685b      	ldr	r3, [r3, #4]
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80058c4:	06db      	lsls	r3, r3, #27
 80058c6:	d4f6      	bmi.n	80058b6 <HAL_ADC_Start+0xb2>
 80058c8:	491a      	ldr	r1, [pc, #104]	; (8005934 <HAL_ADC_Start+0x130>)
 80058ca:	428a      	cmp	r2, r1
 80058cc:	d1f3      	bne.n	80058b6 <HAL_ADC_Start+0xb2>
 80058ce:	6888      	ldr	r0, [r1, #8]
 80058d0:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80058d4:	d1ef      	bne.n	80058b6 <HAL_ADC_Start+0xb2>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80058d6:	688b      	ldr	r3, [r1, #8]
 80058d8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80058dc:	608b      	str	r3, [r1, #8]
 80058de:	e7eb      	b.n	80058b8 <HAL_ADC_Start+0xb4>
      ADC_CLEAR_ERRORCODE(hadc);
 80058e0:	6463      	str	r3, [r4, #68]	; 0x44
 80058e2:	e7da      	b.n	800589a <HAL_ADC_Start+0x96>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80058e4:	6893      	ldr	r3, [r2, #8]
 80058e6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80058ea:	6093      	str	r3, [r2, #8]
}
 80058ec:	b002      	add	sp, #8
 80058ee:	bd10      	pop	{r4, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80058f0:	6893      	ldr	r3, [r2, #8]
 80058f2:	f013 5f40 	tst.w	r3, #805306368	; 0x30000000
 80058f6:	d103      	bne.n	8005900 <HAL_ADC_Start+0xfc>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80058f8:	6893      	ldr	r3, [r2, #8]
 80058fa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80058fe:	6093      	str	r3, [r2, #8]
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8005900:	4b0a      	ldr	r3, [pc, #40]	; (800592c <HAL_ADC_Start+0x128>)
  return HAL_OK;
 8005902:	2000      	movs	r0, #0
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	e7d7      	b.n	80058b8 <HAL_ADC_Start+0xb4>
  __HAL_LOCK(hadc);
 8005908:	2002      	movs	r0, #2
}
 800590a:	b002      	add	sp, #8
 800590c:	bd10      	pop	{r4, pc}
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 800590e:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 8005912:	4802      	ldr	r0, [pc, #8]	; (800591c <HAL_ADC_Start+0x118>)
 8005914:	f7fd fa30 	bl	8002d78 <assert_failed>
 8005918:	e785      	b.n	8005826 <HAL_ADC_Start+0x22>
 800591a:	bf00      	nop
 800591c:	080262b4 	.word	0x080262b4
 8005920:	20000244 	.word	0x20000244
 8005924:	431bde83 	.word	0x431bde83
 8005928:	fffff8fe 	.word	0xfffff8fe
 800592c:	40012300 	.word	0x40012300
 8005930:	40012000 	.word	0x40012000
 8005934:	40012200 	.word	0x40012200

08005938 <HAL_ADC_ConvCpltCallback>:
 8005938:	4770      	bx	lr
 800593a:	bf00      	nop

0800593c <HAL_ADC_LevelOutOfWindowCallback>:
 800593c:	4770      	bx	lr
 800593e:	bf00      	nop

08005940 <HAL_ADC_ErrorCallback>:
 8005940:	4770      	bx	lr
 8005942:	bf00      	nop

08005944 <HAL_ADC_IRQHandler>:
{
 8005944:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8005946:	6983      	ldr	r3, [r0, #24]
{
 8005948:	4604      	mov	r4, r0
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800594a:	2b01      	cmp	r3, #1
 800594c:	d904      	bls.n	8005958 <HAL_ADC_IRQHandler+0x14>
 800594e:	f240 41a6 	movw	r1, #1190	; 0x4a6
 8005952:	4856      	ldr	r0, [pc, #344]	; (8005aac <HAL_ADC_IRQHandler+0x168>)
 8005954:	f7fd fa10 	bl	8002d78 <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8005958:	69e3      	ldr	r3, [r4, #28]
 800595a:	3b01      	subs	r3, #1
 800595c:	2b0f      	cmp	r3, #15
 800595e:	f200 808f 	bhi.w	8005a80 <HAL_ADC_IRQHandler+0x13c>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8005962:	6963      	ldr	r3, [r4, #20]
 8005964:	2b02      	cmp	r3, #2
 8005966:	f200 8085 	bhi.w	8005a74 <HAL_ADC_IRQHandler+0x130>
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800596a:	6823      	ldr	r3, [r4, #0]
 800596c:	681a      	ldr	r2, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800596e:	6859      	ldr	r1, [r3, #4]
  if(tmp1 && tmp2)
 8005970:	0790      	lsls	r0, r2, #30
 8005972:	d513      	bpl.n	800599c <HAL_ADC_IRQHandler+0x58>
 8005974:	068a      	lsls	r2, r1, #26
 8005976:	d511      	bpl.n	800599c <HAL_ADC_IRQHandler+0x58>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005978:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800597a:	06d5      	lsls	r5, r2, #27
 800597c:	d403      	bmi.n	8005986 <HAL_ADC_IRQHandler+0x42>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800597e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005980:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005984:	6422      	str	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005986:	689a      	ldr	r2, [r3, #8]
 8005988:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 800598c:	d058      	beq.n	8005a40 <HAL_ADC_IRQHandler+0xfc>
    HAL_ADC_ConvCpltCallback(hadc);
 800598e:	4620      	mov	r0, r4
 8005990:	f7ff ffd2 	bl	8005938 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005994:	6823      	ldr	r3, [r4, #0]
 8005996:	f06f 0212 	mvn.w	r2, #18
 800599a:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800599c:	681a      	ldr	r2, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800599e:	6859      	ldr	r1, [r3, #4]
  if(tmp1 && tmp2)
 80059a0:	0752      	lsls	r2, r2, #29
 80059a2:	d513      	bpl.n	80059cc <HAL_ADC_IRQHandler+0x88>
 80059a4:	060d      	lsls	r5, r1, #24
 80059a6:	d511      	bpl.n	80059cc <HAL_ADC_IRQHandler+0x88>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80059a8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80059aa:	06d0      	lsls	r0, r2, #27
 80059ac:	d403      	bmi.n	80059b6 <HAL_ADC_IRQHandler+0x72>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80059ae:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80059b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80059b4:	6422      	str	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80059b6:	689a      	ldr	r2, [r3, #8]
 80059b8:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 80059bc:	d022      	beq.n	8005a04 <HAL_ADC_IRQHandler+0xc0>
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80059be:	4620      	mov	r0, r4
 80059c0:	f000 f960 	bl	8005c84 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80059c4:	6823      	ldr	r3, [r4, #0]
 80059c6:	f06f 020c 	mvn.w	r2, #12
 80059ca:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80059cc:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80059ce:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 80059d0:	0650      	lsls	r0, r2, #25
 80059d2:	d504      	bpl.n	80059de <HAL_ADC_IRQHandler+0x9a>
 80059d4:	07ca      	lsls	r2, r1, #31
 80059d6:	d502      	bpl.n	80059de <HAL_ADC_IRQHandler+0x9a>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	07d5      	lsls	r5, r2, #31
 80059dc:	d456      	bmi.n	8005a8c <HAL_ADC_IRQHandler+0x148>
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80059de:	681a      	ldr	r2, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80059e0:	6859      	ldr	r1, [r3, #4]
  if(tmp1 && tmp2)
 80059e2:	0690      	lsls	r0, r2, #26
 80059e4:	d50d      	bpl.n	8005a02 <HAL_ADC_IRQHandler+0xbe>
 80059e6:	014a      	lsls	r2, r1, #5
 80059e8:	d50b      	bpl.n	8005a02 <HAL_ADC_IRQHandler+0xbe>
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80059ea:	6c62      	ldr	r2, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80059ec:	f06f 0520 	mvn.w	r5, #32
      HAL_ADC_ErrorCallback(hadc);
 80059f0:	4620      	mov	r0, r4
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80059f2:	f042 0202 	orr.w	r2, r2, #2
 80059f6:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80059f8:	601d      	str	r5, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 80059fa:	f7ff ffa1 	bl	8005940 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80059fe:	6823      	ldr	r3, [r4, #0]
 8005a00:	601d      	str	r5, [r3, #0]
}
 8005a02:	bd38      	pop	{r3, r4, r5, pc}
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8005a04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8005a06:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8005a0a:	d14b      	bne.n	8005aa4 <HAL_ADC_IRQHandler+0x160>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005a0c:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8005a0e:	0552      	lsls	r2, r2, #21
 8005a10:	d4d5      	bmi.n	80059be <HAL_ADC_IRQHandler+0x7a>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8005a12:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005a14:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8005a18:	d1d1      	bne.n	80059be <HAL_ADC_IRQHandler+0x7a>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8005a1a:	69a2      	ldr	r2, [r4, #24]
 8005a1c:	2a00      	cmp	r2, #0
 8005a1e:	d1ce      	bne.n	80059be <HAL_ADC_IRQHandler+0x7a>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8005a20:	685a      	ldr	r2, [r3, #4]
 8005a22:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a26:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8005a28:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a2e:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8005a30:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a32:	05dd      	lsls	r5, r3, #23
 8005a34:	d4c3      	bmi.n	80059be <HAL_ADC_IRQHandler+0x7a>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005a36:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a38:	f043 0301 	orr.w	r3, r3, #1
 8005a3c:	6423      	str	r3, [r4, #64]	; 0x40
 8005a3e:	e7be      	b.n	80059be <HAL_ADC_IRQHandler+0x7a>
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005a40:	69a2      	ldr	r2, [r4, #24]
 8005a42:	2a00      	cmp	r2, #0
 8005a44:	d1a3      	bne.n	800598e <HAL_ADC_IRQHandler+0x4a>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005a46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005a48:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8005a4c:	d002      	beq.n	8005a54 <HAL_ADC_IRQHandler+0x110>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005a4e:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005a50:	0550      	lsls	r0, r2, #21
 8005a52:	d49c      	bmi.n	800598e <HAL_ADC_IRQHandler+0x4a>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005a54:	685a      	ldr	r2, [r3, #4]
 8005a56:	f022 0220 	bic.w	r2, r2, #32
 8005a5a:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005a5c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a5e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a62:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005a64:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a66:	04d9      	lsls	r1, r3, #19
 8005a68:	d491      	bmi.n	800598e <HAL_ADC_IRQHandler+0x4a>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005a6a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a6c:	f043 0301 	orr.w	r3, r3, #1
 8005a70:	6423      	str	r3, [r4, #64]	; 0x40
 8005a72:	e78c      	b.n	800598e <HAL_ADC_IRQHandler+0x4a>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8005a74:	f44f 6195 	mov.w	r1, #1192	; 0x4a8
 8005a78:	480c      	ldr	r0, [pc, #48]	; (8005aac <HAL_ADC_IRQHandler+0x168>)
 8005a7a:	f7fd f97d 	bl	8002d78 <assert_failed>
 8005a7e:	e774      	b.n	800596a <HAL_ADC_IRQHandler+0x26>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8005a80:	f240 41a7 	movw	r1, #1191	; 0x4a7
 8005a84:	4809      	ldr	r0, [pc, #36]	; (8005aac <HAL_ADC_IRQHandler+0x168>)
 8005a86:	f7fd f977 	bl	8002d78 <assert_failed>
 8005a8a:	e76a      	b.n	8005962 <HAL_ADC_IRQHandler+0x1e>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005a8c:	6c23      	ldr	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005a8e:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005a90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a94:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005a96:	f7ff ff51 	bl	800593c <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8005a9a:	6823      	ldr	r3, [r4, #0]
 8005a9c:	f06f 0201 	mvn.w	r2, #1
 8005aa0:	601a      	str	r2, [r3, #0]
 8005aa2:	e79c      	b.n	80059de <HAL_ADC_IRQHandler+0x9a>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8005aa4:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8005aa6:	0551      	lsls	r1, r2, #21
 8005aa8:	d489      	bmi.n	80059be <HAL_ADC_IRQHandler+0x7a>
 8005aaa:	e7af      	b.n	8005a0c <HAL_ADC_IRQHandler+0xc8>
 8005aac:	080262b4 	.word	0x080262b4

08005ab0 <HAL_ADC_ConfigChannel>:
{
 8005ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ab2:	460d      	mov	r5, r1
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8005ab4:	4a6e      	ldr	r2, [pc, #440]	; (8005c70 <HAL_ADC_ConfigChannel+0x1c0>)
{
 8005ab6:	b083      	sub	sp, #12
  __IO uint32_t counter = 0;
 8005ab8:	2100      	movs	r1, #0
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8005aba:	682b      	ldr	r3, [r5, #0]
{
 8005abc:	4604      	mov	r4, r0
  __IO uint32_t counter = 0;
 8005abe:	9101      	str	r1, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	bf18      	it	ne
 8005ac4:	2b12      	cmpne	r3, #18
 8005ac6:	d902      	bls.n	8005ace <HAL_ADC_ConfigChannel+0x1e>
 8005ac8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005acc:	d143      	bne.n	8005b56 <HAL_ADC_ConfigChannel+0xa6>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8005ace:	686b      	ldr	r3, [r5, #4]
 8005ad0:	3b01      	subs	r3, #1
 8005ad2:	2b0f      	cmp	r3, #15
 8005ad4:	d848      	bhi.n	8005b68 <HAL_ADC_ConfigChannel+0xb8>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8005ad6:	68ab      	ldr	r3, [r5, #8]
 8005ad8:	2b07      	cmp	r3, #7
 8005ada:	d84d      	bhi.n	8005b78 <HAL_ADC_ConfigChannel+0xc8>
  __HAL_LOCK(hadc);
 8005adc:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d052      	beq.n	8005b8a <HAL_ADC_ConfigChannel+0xda>
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005ae4:	682f      	ldr	r7, [r5, #0]
  __HAL_LOCK(hadc);
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	6823      	ldr	r3, [r4, #0]
 8005aea:	fa1f fc87 	uxth.w	ip, r7
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005aee:	2f09      	cmp	r7, #9
  __HAL_LOCK(hadc);
 8005af0:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
 8005af4:	eb0c 064c 	add.w	r6, ip, ip, lsl #1
 8005af8:	68aa      	ldr	r2, [r5, #8]
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005afa:	d949      	bls.n	8005b90 <HAL_ADC_ConfigChannel+0xe0>
 8005afc:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
 8005b00:	d046      	beq.n	8005b90 <HAL_ADC_ConfigChannel+0xe0>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005b02:	3e1e      	subs	r6, #30
 8005b04:	2007      	movs	r0, #7
 8005b06:	68d9      	ldr	r1, [r3, #12]
 8005b08:	40b0      	lsls	r0, r6
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005b0a:	f8df e164 	ldr.w	lr, [pc, #356]	; 8005c70 <HAL_ADC_ConfigChannel+0x1c0>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005b0e:	ea21 0100 	bic.w	r1, r1, r0
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005b12:	4577      	cmp	r7, lr
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005b14:	60d9      	str	r1, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005b16:	f000 809c 	beq.w	8005c52 <HAL_ADC_ConfigChannel+0x1a2>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005b1a:	fa02 f606 	lsl.w	r6, r2, r6
 8005b1e:	68da      	ldr	r2, [r3, #12]
 8005b20:	4316      	orrs	r6, r2
 8005b22:	60de      	str	r6, [r3, #12]
  if (sConfig->Rank < 7)
 8005b24:	6869      	ldr	r1, [r5, #4]
 8005b26:	2906      	cmp	r1, #6
 8005b28:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8005b2c:	d841      	bhi.n	8005bb2 <HAL_ADC_ConfigChannel+0x102>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005b2e:	3a05      	subs	r2, #5
 8005b30:	201f      	movs	r0, #31
 8005b32:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005b34:	4090      	lsls	r0, r2
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005b36:	fa0c f202 	lsl.w	r2, ip, r2
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005b3a:	ea21 0100 	bic.w	r1, r1, r0
 8005b3e:	6359      	str	r1, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005b40:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005b42:	430a      	orrs	r2, r1
 8005b44:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8005b46:	4a4b      	ldr	r2, [pc, #300]	; (8005c74 <HAL_ADC_ConfigChannel+0x1c4>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d044      	beq.n	8005bd6 <HAL_ADC_ConfigChannel+0x126>
  __HAL_UNLOCK(hadc);
 8005b4c:	2000      	movs	r0, #0
 8005b4e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8005b52:	b003      	add	sp, #12
 8005b54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8005b56:	f240 615d 	movw	r1, #1629	; 0x65d
 8005b5a:	4847      	ldr	r0, [pc, #284]	; (8005c78 <HAL_ADC_ConfigChannel+0x1c8>)
 8005b5c:	f7fd f90c 	bl	8002d78 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8005b60:	686b      	ldr	r3, [r5, #4]
 8005b62:	3b01      	subs	r3, #1
 8005b64:	2b0f      	cmp	r3, #15
 8005b66:	d9b6      	bls.n	8005ad6 <HAL_ADC_ConfigChannel+0x26>
 8005b68:	f240 615e 	movw	r1, #1630	; 0x65e
 8005b6c:	4842      	ldr	r0, [pc, #264]	; (8005c78 <HAL_ADC_ConfigChannel+0x1c8>)
 8005b6e:	f7fd f903 	bl	8002d78 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8005b72:	68ab      	ldr	r3, [r5, #8]
 8005b74:	2b07      	cmp	r3, #7
 8005b76:	d9b1      	bls.n	8005adc <HAL_ADC_ConfigChannel+0x2c>
 8005b78:	f240 615f 	movw	r1, #1631	; 0x65f
 8005b7c:	483e      	ldr	r0, [pc, #248]	; (8005c78 <HAL_ADC_ConfigChannel+0x1c8>)
 8005b7e:	f7fd f8fb 	bl	8002d78 <assert_failed>
  __HAL_LOCK(hadc);
 8005b82:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d1ac      	bne.n	8005ae4 <HAL_ADC_ConfigChannel+0x34>
 8005b8a:	2002      	movs	r0, #2
}
 8005b8c:	b003      	add	sp, #12
 8005b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005b90:	2007      	movs	r0, #7
 8005b92:	6919      	ldr	r1, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005b94:	40b2      	lsls	r2, r6
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005b96:	fa00 f606 	lsl.w	r6, r0, r6
 8005b9a:	ea21 0606 	bic.w	r6, r1, r6
  if (sConfig->Rank < 7)
 8005b9e:	6869      	ldr	r1, [r5, #4]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005ba0:	611e      	str	r6, [r3, #16]
  if (sConfig->Rank < 7)
 8005ba2:	2906      	cmp	r1, #6
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005ba4:	691e      	ldr	r6, [r3, #16]
 8005ba6:	ea46 0602 	orr.w	r6, r6, r2
 8005baa:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8005bae:	611e      	str	r6, [r3, #16]
  if (sConfig->Rank < 7)
 8005bb0:	d9bd      	bls.n	8005b2e <HAL_ADC_ConfigChannel+0x7e>
  else if (sConfig->Rank < 13)
 8005bb2:	290c      	cmp	r1, #12
 8005bb4:	d838      	bhi.n	8005c28 <HAL_ADC_ConfigChannel+0x178>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005bb6:	f1a2 0023 	sub.w	r0, r2, #35	; 0x23
 8005bba:	251f      	movs	r5, #31
 8005bbc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005bbe:	4085      	lsls	r5, r0
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005bc0:	fa0c f200 	lsl.w	r2, ip, r0
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005bc4:	ea21 0105 	bic.w	r1, r1, r5
 8005bc8:	6319      	str	r1, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005bca:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005bcc:	4310      	orrs	r0, r2
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8005bce:	4a29      	ldr	r2, [pc, #164]	; (8005c74 <HAL_ADC_ConfigChannel+0x1c4>)
 8005bd0:	4293      	cmp	r3, r2
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005bd2:	6318      	str	r0, [r3, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8005bd4:	d1ba      	bne.n	8005b4c <HAL_ADC_ConfigChannel+0x9c>
 8005bd6:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
 8005bda:	d033      	beq.n	8005c44 <HAL_ADC_ConfigChannel+0x194>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005bdc:	2f12      	cmp	r7, #18
 8005bde:	d03d      	beq.n	8005c5c <HAL_ADC_ConfigChannel+0x1ac>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005be0:	4b23      	ldr	r3, [pc, #140]	; (8005c70 <HAL_ADC_ConfigChannel+0x1c0>)
 8005be2:	429f      	cmp	r7, r3
 8005be4:	d140      	bne.n	8005c68 <HAL_ADC_ConfigChannel+0x1b8>
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005be6:	4a25      	ldr	r2, [pc, #148]	; (8005c7c <HAL_ADC_ConfigChannel+0x1cc>)
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005be8:	4921      	ldr	r1, [pc, #132]	; (8005c70 <HAL_ADC_ConfigChannel+0x1c0>)
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005bea:	6853      	ldr	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005bec:	428f      	cmp	r7, r1
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005bee:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005bf2:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005bf4:	d1aa      	bne.n	8005b4c <HAL_ADC_ConfigChannel+0x9c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8005bf6:	f102 7246 	add.w	r2, r2, #51904512	; 0x3180000
 8005bfa:	4b21      	ldr	r3, [pc, #132]	; (8005c80 <HAL_ADC_ConfigChannel+0x1d0>)
 8005bfc:	f502 322e 	add.w	r2, r2, #178176	; 0x2b800
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f202 3283 	addw	r2, r2, #899	; 0x383
 8005c06:	fba2 2303 	umull	r2, r3, r2, r3
 8005c0a:	0c9b      	lsrs	r3, r3, #18
 8005c0c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005c10:	005b      	lsls	r3, r3, #1
 8005c12:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 8005c14:	9b01      	ldr	r3, [sp, #4]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d098      	beq.n	8005b4c <HAL_ADC_ConfigChannel+0x9c>
        counter--;
 8005c1a:	9b01      	ldr	r3, [sp, #4]
 8005c1c:	3b01      	subs	r3, #1
 8005c1e:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 8005c20:	9b01      	ldr	r3, [sp, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d1f9      	bne.n	8005c1a <HAL_ADC_ConfigChannel+0x16a>
 8005c26:	e791      	b.n	8005b4c <HAL_ADC_ConfigChannel+0x9c>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005c28:	f1a2 0141 	sub.w	r1, r2, #65	; 0x41
 8005c2c:	251f      	movs	r5, #31
 8005c2e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8005c30:	408d      	lsls	r5, r1
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005c32:	fa0c f201 	lsl.w	r2, ip, r1
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005c36:	ea20 0005 	bic.w	r0, r0, r5
 8005c3a:	62d8      	str	r0, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005c3c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005c3e:	430a      	orrs	r2, r1
 8005c40:	62da      	str	r2, [r3, #44]	; 0x2c
 8005c42:	e780      	b.n	8005b46 <HAL_ADC_ConfigChannel+0x96>
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8005c44:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 8005c48:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8005c4c:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
 8005c50:	e77c      	b.n	8005b4c <HAL_ADC_ConfigChannel+0x9c>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8005c52:	68de      	ldr	r6, [r3, #12]
 8005c54:	ea46 6602 	orr.w	r6, r6, r2, lsl #24
 8005c58:	60de      	str	r6, [r3, #12]
 8005c5a:	e763      	b.n	8005b24 <HAL_ADC_ConfigChannel+0x74>
    ADC->CCR |= ADC_CCR_VBATE;
 8005c5c:	4a07      	ldr	r2, [pc, #28]	; (8005c7c <HAL_ADC_ConfigChannel+0x1cc>)
 8005c5e:	6853      	ldr	r3, [r2, #4]
 8005c60:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005c64:	6053      	str	r3, [r2, #4]
 8005c66:	e771      	b.n	8005b4c <HAL_ADC_ConfigChannel+0x9c>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005c68:	2f11      	cmp	r7, #17
 8005c6a:	d0bc      	beq.n	8005be6 <HAL_ADC_ConfigChannel+0x136>
 8005c6c:	e76e      	b.n	8005b4c <HAL_ADC_ConfigChannel+0x9c>
 8005c6e:	bf00      	nop
 8005c70:	10000012 	.word	0x10000012
 8005c74:	40012000 	.word	0x40012000
 8005c78:	080262b4 	.word	0x080262b4
 8005c7c:	40012300 	.word	0x40012300
 8005c80:	20000244 	.word	0x20000244

08005c84 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8005c84:	4770      	bx	lr
 8005c86:	bf00      	nop

08005c88 <HAL_ADCEx_MultiModeConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
  /* Check the parameters */
  assert_param(IS_ADC_MODE(multimode->Mode));
 8005c88:	680a      	ldr	r2, [r1, #0]
 8005c8a:	2a19      	cmp	r2, #25
{
 8005c8c:	b570      	push	{r4, r5, r6, lr}
 8005c8e:	460c      	mov	r4, r1
 8005c90:	4605      	mov	r5, r0
  assert_param(IS_ADC_MODE(multimode->Mode));
 8005c92:	d93e      	bls.n	8005d12 <HAL_ADCEx_MultiModeConfigChannel+0x8a>
 8005c94:	f240 3193 	movw	r1, #915	; 0x393
 8005c98:	4829      	ldr	r0, [pc, #164]	; (8005d40 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8005c9a:	f7fd f86d 	bl	8002d78 <assert_failed>
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8005c9e:	6863      	ldr	r3, [r4, #4]
 8005ca0:	f433 4340 	bics.w	r3, r3, #49152	; 0xc000
 8005ca4:	d13d      	bne.n	8005d22 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 8005ca6:	68a3      	ldr	r3, [r4, #8]
 8005ca8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cb0:	bf18      	it	ne
 8005cb2:	2b00      	cmpne	r3, #0
 8005cb4:	bf14      	ite	ne
 8005cb6:	2201      	movne	r2, #1
 8005cb8:	2200      	moveq	r2, #0
 8005cba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cbe:	bf0c      	ite	eq
 8005cc0:	2200      	moveq	r2, #0
 8005cc2:	f002 0201 	andne.w	r2, r2, #1
 8005cc6:	b112      	cbz	r2, 8005cce <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8005cc8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005ccc:	d131      	bne.n	8005d32 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005cce:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d02b      	beq.n	8005d2e <HAL_ADCEx_MultiModeConfigChannel+0xa6>
  
  /* Set ADC mode */
  ADC->CCR &= ~(ADC_CCR_MULTI);
 8005cd6:	4b1b      	ldr	r3, [pc, #108]	; (8005d44 <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
  /* Set delay between two sampling phases */
  ADC->CCR &= ~(ADC_CCR_DELAY);
  ADC->CCR |= multimode->TwoSamplingDelay;
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005cd8:	2100      	movs	r1, #0
  ADC->CCR &= ~(ADC_CCR_MULTI);
 8005cda:	685a      	ldr	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8005cdc:	4608      	mov	r0, r1
  ADC->CCR &= ~(ADC_CCR_MULTI);
 8005cde:	f022 021f 	bic.w	r2, r2, #31
 8005ce2:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->Mode;
 8005ce4:	685a      	ldr	r2, [r3, #4]
 8005ce6:	6826      	ldr	r6, [r4, #0]
 8005ce8:	4332      	orrs	r2, r6
 8005cea:	605a      	str	r2, [r3, #4]
  ADC->CCR &= ~(ADC_CCR_DMA);
 8005cec:	685a      	ldr	r2, [r3, #4]
 8005cee:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8005cf2:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->DMAAccessMode;
 8005cf4:	685a      	ldr	r2, [r3, #4]
 8005cf6:	6866      	ldr	r6, [r4, #4]
 8005cf8:	4332      	orrs	r2, r6
 8005cfa:	605a      	str	r2, [r3, #4]
  ADC->CCR &= ~(ADC_CCR_DELAY);
 8005cfc:	685a      	ldr	r2, [r3, #4]
 8005cfe:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8005d02:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->TwoSamplingDelay;
 8005d04:	68a4      	ldr	r4, [r4, #8]
 8005d06:	685a      	ldr	r2, [r3, #4]
 8005d08:	4322      	orrs	r2, r4
 8005d0a:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(hadc);
 8005d0c:	f885 103c 	strb.w	r1, [r5, #60]	; 0x3c
}
 8005d10:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ADC_MODE(multimode->Mode));
 8005d12:	4b0d      	ldr	r3, [pc, #52]	; (8005d48 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 8005d14:	40d3      	lsrs	r3, r2
 8005d16:	07db      	lsls	r3, r3, #31
 8005d18:	d5bc      	bpl.n	8005c94 <HAL_ADCEx_MultiModeConfigChannel+0xc>
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8005d1a:	6863      	ldr	r3, [r4, #4]
 8005d1c:	f433 4340 	bics.w	r3, r3, #49152	; 0xc000
 8005d20:	d0c1      	beq.n	8005ca6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005d22:	f44f 7165 	mov.w	r1, #916	; 0x394
 8005d26:	4806      	ldr	r0, [pc, #24]	; (8005d40 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8005d28:	f7fd f826 	bl	8002d78 <assert_failed>
 8005d2c:	e7bb      	b.n	8005ca6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
  __HAL_LOCK(hadc);
 8005d2e:	2002      	movs	r0, #2
}
 8005d30:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 8005d32:	f240 3195 	movw	r1, #917	; 0x395
 8005d36:	4802      	ldr	r0, [pc, #8]	; (8005d40 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8005d38:	f7fd f81e 	bl	8002d78 <assert_failed>
 8005d3c:	e7c7      	b.n	8005cce <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8005d3e:	bf00      	nop
 8005d40:	080262ec 	.word	0x080262ec
 8005d44:	40012300 	.word	0x40012300
 8005d48:	02e602e7 	.word	0x02e602e7

08005d4c <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8005d4c:	1ec3      	subs	r3, r0, #3
 8005d4e:	2b04      	cmp	r3, #4
{
 8005d50:	b510      	push	{r4, lr}
 8005d52:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8005d54:	d903      	bls.n	8005d5e <HAL_NVIC_SetPriorityGrouping+0x12>
 8005d56:	2192      	movs	r1, #146	; 0x92
 8005d58:	4807      	ldr	r0, [pc, #28]	; (8005d78 <HAL_NVIC_SetPriorityGrouping+0x2c>)
 8005d5a:	f7fd f80d 	bl	8002d78 <assert_failed>
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005d5e:	4907      	ldr	r1, [pc, #28]	; (8005d7c <HAL_NVIC_SetPriorityGrouping+0x30>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005d60:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005d64:	0224      	lsls	r4, r4, #8
 8005d66:	4b06      	ldr	r3, [pc, #24]	; (8005d80 <HAL_NVIC_SetPriorityGrouping+0x34>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005d68:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005d6a:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005d6e:	4002      	ands	r2, r0
 8005d70:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005d72:	431c      	orrs	r4, r3
  SCB->AIRCR =  reg_value;
 8005d74:	60cc      	str	r4, [r1, #12]
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005d76:	bd10      	pop	{r4, pc}
 8005d78:	08026328 	.word	0x08026328
 8005d7c:	e000ed00 	.word	0xe000ed00
 8005d80:	05fa0000 	.word	0x05fa0000

08005d84 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8005d84:	2a0f      	cmp	r2, #15
{ 
 8005d86:	b570      	push	{r4, r5, r6, lr}
 8005d88:	4616      	mov	r6, r2
 8005d8a:	4605      	mov	r5, r0
 8005d8c:	460c      	mov	r4, r1
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8005d8e:	d832      	bhi.n	8005df6 <HAL_NVIC_SetPriority+0x72>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8005d90:	2c0f      	cmp	r4, #15
 8005d92:	d82b      	bhi.n	8005dec <HAL_NVIC_SetPriority+0x68>
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005d94:	4b1a      	ldr	r3, [pc, #104]	; (8005e00 <HAL_NVIC_SetPriority+0x7c>)
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d9c:	f1c3 0107 	rsb	r1, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005da0:	1d1a      	adds	r2, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005da2:	2904      	cmp	r1, #4
 8005da4:	bf28      	it	cs
 8005da6:	2104      	movcs	r1, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005da8:	2a06      	cmp	r2, #6
 8005daa:	d917      	bls.n	8005ddc <HAL_NVIC_SetPriority+0x58>
 8005dac:	3b03      	subs	r3, #3
 8005dae:	f04f 32ff 	mov.w	r2, #4294967295
 8005db2:	409a      	lsls	r2, r3
 8005db4:	ea26 0602 	bic.w	r6, r6, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005db8:	f04f 32ff 	mov.w	r2, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8005dbc:	2d00      	cmp	r5, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dbe:	fa02 f201 	lsl.w	r2, r2, r1
 8005dc2:	ea24 0202 	bic.w	r2, r4, r2
 8005dc6:	fa02 f203 	lsl.w	r2, r2, r3
 8005dca:	ea42 0206 	orr.w	r2, r2, r6
 8005dce:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8005dd2:	b2d2      	uxtb	r2, r2
  if ((int32_t)(IRQn) >= 0)
 8005dd4:	db05      	blt.n	8005de2 <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005dd6:	4b0b      	ldr	r3, [pc, #44]	; (8005e04 <HAL_NVIC_SetPriority+0x80>)
 8005dd8:	555a      	strb	r2, [r3, r5]
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8005dda:	bd70      	pop	{r4, r5, r6, pc}
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005ddc:	2600      	movs	r6, #0
 8005dde:	4633      	mov	r3, r6
 8005de0:	e7ea      	b.n	8005db8 <HAL_NVIC_SetPriority+0x34>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005de2:	f005 050f 	and.w	r5, r5, #15
 8005de6:	4b08      	ldr	r3, [pc, #32]	; (8005e08 <HAL_NVIC_SetPriority+0x84>)
 8005de8:	555a      	strb	r2, [r3, r5]
 8005dea:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8005dec:	21ab      	movs	r1, #171	; 0xab
 8005dee:	4807      	ldr	r0, [pc, #28]	; (8005e0c <HAL_NVIC_SetPriority+0x88>)
 8005df0:	f7fc ffc2 	bl	8002d78 <assert_failed>
 8005df4:	e7ce      	b.n	8005d94 <HAL_NVIC_SetPriority+0x10>
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8005df6:	21aa      	movs	r1, #170	; 0xaa
 8005df8:	4804      	ldr	r0, [pc, #16]	; (8005e0c <HAL_NVIC_SetPriority+0x88>)
 8005dfa:	f7fc ffbd 	bl	8002d78 <assert_failed>
 8005dfe:	e7c7      	b.n	8005d90 <HAL_NVIC_SetPriority+0xc>
 8005e00:	e000ed00 	.word	0xe000ed00
 8005e04:	e000e400 	.word	0xe000e400
 8005e08:	e000ed14 	.word	0xe000ed14
 8005e0c:	08026328 	.word	0x08026328

08005e10 <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8005e10:	2800      	cmp	r0, #0
 8005e12:	db08      	blt.n	8005e26 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e14:	f000 011f 	and.w	r1, r0, #31
 8005e18:	2301      	movs	r3, #1
 8005e1a:	0940      	lsrs	r0, r0, #5
 8005e1c:	4a04      	ldr	r2, [pc, #16]	; (8005e30 <HAL_NVIC_EnableIRQ+0x20>)
 8005e1e:	408b      	lsls	r3, r1
 8005e20:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005e24:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8005e26:	21be      	movs	r1, #190	; 0xbe
 8005e28:	4802      	ldr	r0, [pc, #8]	; (8005e34 <HAL_NVIC_EnableIRQ+0x24>)
 8005e2a:	f7fc bfa5 	b.w	8002d78 <assert_failed>
 8005e2e:	bf00      	nop
 8005e30:	e000e100 	.word	0xe000e100
 8005e34:	08026328 	.word	0x08026328

08005e38 <HAL_NVIC_DisableIRQ>:
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8005e38:	2800      	cmp	r0, #0
 8005e3a:	db0e      	blt.n	8005e5a <HAL_NVIC_DisableIRQ+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e3c:	0943      	lsrs	r3, r0, #5
 8005e3e:	2201      	movs	r2, #1
 8005e40:	f000 001f 	and.w	r0, r0, #31
 8005e44:	4907      	ldr	r1, [pc, #28]	; (8005e64 <HAL_NVIC_DisableIRQ+0x2c>)
 8005e46:	3320      	adds	r3, #32
 8005e48:	fa02 f000 	lsl.w	r0, r2, r0
 8005e4c:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8005e50:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005e54:	f3bf 8f6f 	isb	sy
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8005e58:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8005e5a:	21ce      	movs	r1, #206	; 0xce
 8005e5c:	4802      	ldr	r0, [pc, #8]	; (8005e68 <HAL_NVIC_DisableIRQ+0x30>)
 8005e5e:	f7fc bf8b 	b.w	8002d78 <assert_failed>
 8005e62:	bf00      	nop
 8005e64:	e000e100 	.word	0xe000e100
 8005e68:	08026328 	.word	0x08026328

08005e6c <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005e6c:	2800      	cmp	r0, #0
 8005e6e:	d077      	beq.n	8005f60 <HAL_CRC_Init+0xf4>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 8005e70:	4b3c      	ldr	r3, [pc, #240]	; (8005f64 <HAL_CRC_Init+0xf8>)
 8005e72:	6802      	ldr	r2, [r0, #0]
 8005e74:	429a      	cmp	r2, r3
{
 8005e76:	b510      	push	{r4, lr}
 8005e78:	4604      	mov	r4, r0
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 8005e7a:	d003      	beq.n	8005e84 <HAL_CRC_Init+0x18>
 8005e7c:	2170      	movs	r1, #112	; 0x70
 8005e7e:	483a      	ldr	r0, [pc, #232]	; (8005f68 <HAL_CRC_Init+0xfc>)
 8005e80:	f7fc ff7a 	bl	8002d78 <assert_failed>

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005e84:	7f63      	ldrb	r3, [r4, #29]
 8005e86:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d045      	beq.n	8005f1a <HAL_CRC_Init+0xae>

  hcrc->State = HAL_CRC_STATE_BUSY;

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8005e8e:	7923      	ldrb	r3, [r4, #4]
  hcrc->State = HAL_CRC_STATE_BUSY;
 8005e90:	2202      	movs	r2, #2
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8005e92:	2b01      	cmp	r3, #1
  hcrc->State = HAL_CRC_STATE_BUSY;
 8005e94:	7762      	strb	r2, [r4, #29]
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8005e96:	d830      	bhi.n	8005efa <HAL_CRC_Init+0x8e>
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d135      	bne.n	8005f08 <HAL_CRC_Init+0x9c>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8005e9c:	6823      	ldr	r3, [r4, #0]
 8005e9e:	4a33      	ldr	r2, [pc, #204]	; (8005f6c <HAL_CRC_Init+0x100>)
 8005ea0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8005ea2:	689a      	ldr	r2, [r3, #8]
 8005ea4:	f022 0218 	bic.w	r2, r2, #24
 8005ea8:	609a      	str	r2, [r3, #8]
    }
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
 8005eaa:	7962      	ldrb	r2, [r4, #5]
 8005eac:	2a01      	cmp	r2, #1
 8005eae:	d904      	bls.n	8005eba <HAL_CRC_Init+0x4e>
 8005eb0:	2190      	movs	r1, #144	; 0x90
 8005eb2:	482d      	ldr	r0, [pc, #180]	; (8005f68 <HAL_CRC_Init+0xfc>)
 8005eb4:	f7fc ff60 	bl	8002d78 <assert_failed>
 8005eb8:	7962      	ldrb	r2, [r4, #5]
 8005eba:	6823      	ldr	r3, [r4, #0]
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8005ebc:	2a00      	cmp	r2, #0
 8005ebe:	d136      	bne.n	8005f2e <HAL_CRC_Init+0xc2>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8005ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ec4:	611a      	str	r2, [r3, #16]
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
 8005ec6:	6962      	ldr	r2, [r4, #20]
 8005ec8:	f032 0160 	bics.w	r1, r2, #96	; 0x60
 8005ecc:	d135      	bne.n	8005f3a <HAL_CRC_Init+0xce>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005ece:	6899      	ldr	r1, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8005ed0:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005ed2:	f021 0160 	bic.w	r1, r1, #96	; 0x60
 8005ed6:	4311      	orrs	r1, r2
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8005ed8:	f030 0280 	bics.w	r2, r0, #128	; 0x80
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005edc:	6099      	str	r1, [r3, #8]
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8005ede:	d138      	bne.n	8005f52 <HAL_CRC_Init+0xe6>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005ee0:	689a      	ldr	r2, [r3, #8]

  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8005ee2:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005ee4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8005ee8:	3901      	subs	r1, #1
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005eea:	4302      	orrs	r2, r0
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8005eec:	2902      	cmp	r1, #2
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005eee:	609a      	str	r2, [r3, #8]
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8005ef0:	d82a      	bhi.n	8005f48 <HAL_CRC_Init+0xdc>

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005ef2:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 8005ef4:	2000      	movs	r0, #0
  hcrc->State = HAL_CRC_STATE_READY;
 8005ef6:	7763      	strb	r3, [r4, #29]
}
 8005ef8:	bd10      	pop	{r4, pc}
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8005efa:	217e      	movs	r1, #126	; 0x7e
 8005efc:	481a      	ldr	r0, [pc, #104]	; (8005f68 <HAL_CRC_Init+0xfc>)
 8005efe:	f7fc ff3b 	bl	8002d78 <assert_failed>
 8005f02:	7923      	ldrb	r3, [r4, #4]
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d0c9      	beq.n	8005e9c <HAL_CRC_Init+0x30>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8005f08:	68e2      	ldr	r2, [r4, #12]
 8005f0a:	4620      	mov	r0, r4
 8005f0c:	68a1      	ldr	r1, [r4, #8]
 8005f0e:	f000 f82f 	bl	8005f70 <HAL_CRCEx_Polynomial_Set>
 8005f12:	2800      	cmp	r0, #0
 8005f14:	d0c9      	beq.n	8005eaa <HAL_CRC_Init+0x3e>
    return HAL_ERROR;
 8005f16:	2001      	movs	r0, #1
}
 8005f18:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8005f1a:	7722      	strb	r2, [r4, #28]
    HAL_CRC_MspInit(hcrc);
 8005f1c:	4620      	mov	r0, r4
 8005f1e:	f7fd fe0f 	bl	8003b40 <HAL_CRC_MspInit>
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8005f22:	7923      	ldrb	r3, [r4, #4]
  hcrc->State = HAL_CRC_STATE_BUSY;
 8005f24:	2202      	movs	r2, #2
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8005f26:	2b01      	cmp	r3, #1
  hcrc->State = HAL_CRC_STATE_BUSY;
 8005f28:	7762      	strb	r2, [r4, #29]
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8005f2a:	d9b5      	bls.n	8005e98 <HAL_CRC_Init+0x2c>
 8005f2c:	e7e5      	b.n	8005efa <HAL_CRC_Init+0x8e>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8005f2e:	6922      	ldr	r2, [r4, #16]
 8005f30:	611a      	str	r2, [r3, #16]
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
 8005f32:	6962      	ldr	r2, [r4, #20]
 8005f34:	f032 0160 	bics.w	r1, r2, #96	; 0x60
 8005f38:	d0c9      	beq.n	8005ece <HAL_CRC_Init+0x62>
 8005f3a:	219c      	movs	r1, #156	; 0x9c
 8005f3c:	480a      	ldr	r0, [pc, #40]	; (8005f68 <HAL_CRC_Init+0xfc>)
 8005f3e:	f7fc ff1b 	bl	8002d78 <assert_failed>
 8005f42:	6823      	ldr	r3, [r4, #0]
 8005f44:	6962      	ldr	r2, [r4, #20]
 8005f46:	e7c2      	b.n	8005ece <HAL_CRC_Init+0x62>
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8005f48:	21a5      	movs	r1, #165	; 0xa5
 8005f4a:	4807      	ldr	r0, [pc, #28]	; (8005f68 <HAL_CRC_Init+0xfc>)
 8005f4c:	f7fc ff14 	bl	8002d78 <assert_failed>
 8005f50:	e7cf      	b.n	8005ef2 <HAL_CRC_Init+0x86>
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8005f52:	4805      	ldr	r0, [pc, #20]	; (8005f68 <HAL_CRC_Init+0xfc>)
 8005f54:	21a0      	movs	r1, #160	; 0xa0
 8005f56:	f7fc ff0f 	bl	8002d78 <assert_failed>
 8005f5a:	6823      	ldr	r3, [r4, #0]
 8005f5c:	69a0      	ldr	r0, [r4, #24]
 8005f5e:	e7bf      	b.n	8005ee0 <HAL_CRC_Init+0x74>
    return HAL_ERROR;
 8005f60:	2001      	movs	r0, #1
}
 8005f62:	4770      	bx	lr
 8005f64:	40023000 	.word	0x40023000
 8005f68:	08026364 	.word	0x08026364
 8005f6c:	04c11db7 	.word	0x04c11db7

08005f70 <HAL_CRCEx_Polynomial_Set>:
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));
 8005f70:	f032 0318 	bics.w	r3, r2, #24
{
 8005f74:	b530      	push	{r4, r5, lr}
 8005f76:	4605      	mov	r5, r0
 8005f78:	b083      	sub	sp, #12
 8005f7a:	460c      	mov	r4, r1
  assert_param(IS_CRC_POL_LENGTH(PolyLength));
 8005f7c:	d005      	beq.n	8005f8a <HAL_CRCEx_Polynomial_Set+0x1a>
 8005f7e:	215f      	movs	r1, #95	; 0x5f
 8005f80:	481a      	ldr	r0, [pc, #104]	; (8005fec <HAL_CRCEx_Polynomial_Set+0x7c>)
 8005f82:	9201      	str	r2, [sp, #4]
 8005f84:	f7fc fef8 	bl	8002d78 <assert_failed>
 8005f88:	9a01      	ldr	r2, [sp, #4]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8005f8a:	231e      	movs	r3, #30
 8005f8c:	e002      	b.n	8005f94 <HAL_CRCEx_Polynomial_Set+0x24>
 8005f8e:	f113 33ff 	adds.w	r3, r3, #4294967295
 8005f92:	d320      	bcc.n	8005fd6 <HAL_CRCEx_Polynomial_Set+0x66>
 8005f94:	fa24 f103 	lsr.w	r1, r4, r3
 8005f98:	07c9      	lsls	r1, r1, #31
 8005f9a:	d5f8      	bpl.n	8005f8e <HAL_CRCEx_Polynomial_Set+0x1e>
  {
  }

  switch (PolyLength)
 8005f9c:	2a18      	cmp	r2, #24
 8005f9e:	d81c      	bhi.n	8005fda <HAL_CRCEx_Polynomial_Set+0x6a>
 8005fa0:	e8df f002 	tbb	[pc, r2]
 8005fa4:	1b1b1b0f 	.word	0x1b1b1b0f
 8005fa8:	1b1b1b1b 	.word	0x1b1b1b1b
 8005fac:	1b1b1b21 	.word	0x1b1b1b21
 8005fb0:	1b1b1b1b 	.word	0x1b1b1b1b
 8005fb4:	1b1b1b0d 	.word	0x1b1b1b0d
 8005fb8:	1b1b1b1b 	.word	0x1b1b1b1b
 8005fbc:	1e          	.byte	0x1e
 8005fbd:	00          	.byte	0x00
      {
        status =   HAL_ERROR;
      }
      break;
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8005fbe:	2b07      	cmp	r3, #7
 8005fc0:	d80b      	bhi.n	8005fda <HAL_CRCEx_Polynomial_Set+0x6a>
      break;
  }
  if (status == HAL_OK)
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8005fc2:	6829      	ldr	r1, [r5, #0]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8005fc4:	2000      	movs	r0, #0
    WRITE_REG(hcrc->Instance->POL, Pol);
 8005fc6:	614c      	str	r4, [r1, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8005fc8:	688b      	ldr	r3, [r1, #8]
 8005fca:	f023 0318 	bic.w	r3, r3, #24
 8005fce:	431a      	orrs	r2, r3
 8005fd0:	608a      	str	r2, [r1, #8]
  }
  /* Return function status */
  return status;
}
 8005fd2:	b003      	add	sp, #12
 8005fd4:	bd30      	pop	{r4, r5, pc}
  switch (PolyLength)
 8005fd6:	2a00      	cmp	r2, #0
 8005fd8:	d0f3      	beq.n	8005fc2 <HAL_CRCEx_Polynomial_Set+0x52>
      status =  HAL_ERROR;
 8005fda:	2001      	movs	r0, #1
}
 8005fdc:	b003      	add	sp, #12
 8005fde:	bd30      	pop	{r4, r5, pc}
      if (msb >= HAL_CRC_LENGTH_7B)
 8005fe0:	2b06      	cmp	r3, #6
 8005fe2:	d9ee      	bls.n	8005fc2 <HAL_CRCEx_Polynomial_Set+0x52>
 8005fe4:	e7f9      	b.n	8005fda <HAL_CRCEx_Polynomial_Set+0x6a>
      if (msb >= HAL_CRC_LENGTH_16B)
 8005fe6:	2b0f      	cmp	r3, #15
 8005fe8:	d9eb      	bls.n	8005fc2 <HAL_CRCEx_Polynomial_Set+0x52>
 8005fea:	e7f6      	b.n	8005fda <HAL_CRCEx_Polynomial_Set+0x6a>
 8005fec:	0802639c 	.word	0x0802639c

08005ff0 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
  /* Check DAC handle */
  if(hdac == NULL)
 8005ff0:	b1d8      	cbz	r0, 800602a <HAL_DAC_Init+0x3a>
  {
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 8005ff2:	4b0f      	ldr	r3, [pc, #60]	; (8006030 <HAL_DAC_Init+0x40>)
 8005ff4:	6802      	ldr	r2, [r0, #0]
 8005ff6:	429a      	cmp	r2, r3
{ 
 8005ff8:	b510      	push	{r4, lr}
 8005ffa:	4604      	mov	r4, r0
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 8005ffc:	d004      	beq.n	8006008 <HAL_DAC_Init+0x18>
 8005ffe:	f240 1113 	movw	r1, #275	; 0x113
 8006002:	480c      	ldr	r0, [pc, #48]	; (8006034 <HAL_DAC_Init+0x44>)
 8006004:	f7fc feb8 	bl	8002d78 <assert_failed>
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8006008:	7923      	ldrb	r3, [r4, #4]
 800600a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800600e:	b13b      	cbz	r3, 8006020 <HAL_DAC_Init+0x30>
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006010:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8006012:	2102      	movs	r1, #2
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006014:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8006016:	7121      	strb	r1, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
 8006018:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800601a:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 800601c:	7122      	strb	r2, [r4, #4]
}
 800601e:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED; 
 8006020:	7162      	strb	r2, [r4, #5]
    HAL_DAC_MspInit(hdac);
 8006022:	4620      	mov	r0, r4
 8006024:	f7fd fda2 	bl	8003b6c <HAL_DAC_MspInit>
 8006028:	e7f2      	b.n	8006010 <HAL_DAC_Init+0x20>
     return HAL_ERROR;
 800602a:	2001      	movs	r0, #1
}
 800602c:	4770      	bx	lr
 800602e:	bf00      	nop
 8006030:	40007400 	.word	0x40007400
 8006034:	080263d8 	.word	0x080263d8

08006038 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 8006038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800603c:	4699      	mov	r9, r3
  uint32_t tmpreg = 0;
    
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
 800603e:	f031 0310 	bics.w	r3, r1, #16
{
 8006042:	460f      	mov	r7, r1
 8006044:	4604      	mov	r4, r0
 8006046:	4690      	mov	r8, r2
 8006048:	9e08      	ldr	r6, [sp, #32]
  assert_param(IS_DAC_CHANNEL(Channel));
 800604a:	d156      	bne.n	80060fa <HAL_DAC_Start_DMA+0xc2>
  assert_param(IS_DAC_ALIGN(Alignment));
 800604c:	f036 0304 	bics.w	r3, r6, #4
 8006050:	d001      	beq.n	8006056 <HAL_DAC_Start_DMA+0x1e>
 8006052:	2e08      	cmp	r6, #8
 8006054:	d146      	bne.n	80060e4 <HAL_DAC_Start_DMA+0xac>
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8006056:	7962      	ldrb	r2, [r4, #5]
 8006058:	2a01      	cmp	r2, #1
 800605a:	d04b      	beq.n	80060f4 <HAL_DAC_Start_DMA+0xbc>
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800605c:	2302      	movs	r3, #2
  __HAL_LOCK(hdac);
 800605e:	2201      	movs	r2, #1
 8006060:	6825      	ldr	r5, [r4, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 8006062:	7123      	strb	r3, [r4, #4]
  __HAL_LOCK(hdac);
 8006064:	7162      	strb	r2, [r4, #5]

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 8006066:	682b      	ldr	r3, [r5, #0]
  if(Channel == DAC_CHANNEL_1)
 8006068:	b9cf      	cbnz	r7, 800609e <HAL_DAC_Start_DMA+0x66>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800606a:	68a0      	ldr	r0, [r4, #8]
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 800606c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8006070:	4a2e      	ldr	r2, [pc, #184]	; (800612c <HAL_DAC_Start_DMA+0xf4>)
    
    /* Case of use of channel 1 */
    switch(Alignment)
 8006072:	2e04      	cmp	r6, #4
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8006074:	492e      	ldr	r1, [pc, #184]	; (8006130 <HAL_DAC_Start_DMA+0xf8>)
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8006076:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8006078:	4a2e      	ldr	r2, [pc, #184]	; (8006134 <HAL_DAC_Start_DMA+0xfc>)
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800607a:	6401      	str	r1, [r0, #64]	; 0x40
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800607c:	64c2      	str	r2, [r0, #76]	; 0x4c
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 800607e:	602b      	str	r3, [r5, #0]
    switch(Alignment)
 8006080:	d050      	beq.n	8006124 <HAL_DAC_Start_DMA+0xec>
 8006082:	2e08      	cmp	r6, #8
 8006084:	d04b      	beq.n	800611e <HAL_DAC_Start_DMA+0xe6>
 8006086:	2e00      	cmp	r6, #0
 8006088:	d03d      	beq.n	8006106 <HAL_DAC_Start_DMA+0xce>
        break;
    }
  }
  
  /* Enable the DMA Stream */
  if(Channel == DAC_CHANNEL_1)
 800608a:	2200      	movs	r2, #0
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800608c:	682e      	ldr	r6, [r5, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800608e:	464b      	mov	r3, r9
 8006090:	4641      	mov	r1, r8
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8006092:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
 8006096:	602e      	str	r6, [r5, #0]
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8006098:	f000 fbda 	bl	8006850 <HAL_DMA_Start_IT>
 800609c:	e017      	b.n	80060ce <HAL_DAC_Start_DMA+0x96>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800609e:	68e0      	ldr	r0, [r4, #12]
    hdac->Instance->CR |= DAC_CR_DMAEN2;
 80060a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80060a4:	4a24      	ldr	r2, [pc, #144]	; (8006138 <HAL_DAC_Start_DMA+0x100>)
    switch(Alignment)
 80060a6:	2e04      	cmp	r6, #4
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80060a8:	4924      	ldr	r1, [pc, #144]	; (800613c <HAL_DAC_Start_DMA+0x104>)
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80060aa:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80060ac:	4a24      	ldr	r2, [pc, #144]	; (8006140 <HAL_DAC_Start_DMA+0x108>)
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80060ae:	6401      	str	r1, [r0, #64]	; 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80060b0:	64c2      	str	r2, [r0, #76]	; 0x4c
    hdac->Instance->CR |= DAC_CR_DMAEN2;
 80060b2:	602b      	str	r3, [r5, #0]
    switch(Alignment)
 80060b4:	d030      	beq.n	8006118 <HAL_DAC_Start_DMA+0xe0>
 80060b6:	2e08      	cmp	r6, #8
 80060b8:	d02b      	beq.n	8006112 <HAL_DAC_Start_DMA+0xda>
 80060ba:	b33e      	cbz	r6, 800610c <HAL_DAC_Start_DMA+0xd4>
  if(Channel == DAC_CHANNEL_1)
 80060bc:	2200      	movs	r2, #0
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80060be:	682e      	ldr	r6, [r5, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80060c0:	464b      	mov	r3, r9
 80060c2:	4641      	mov	r1, r8
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80060c4:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 80060c8:	602e      	str	r6, [r5, #0]
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80060ca:	f000 fbc1 	bl	8006850 <HAL_DMA_Start_IT>
  }
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80060ce:	6822      	ldr	r2, [r4, #0]
 80060d0:	2101      	movs	r1, #1
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80060d2:	2300      	movs	r3, #0
  __HAL_DAC_ENABLE(hdac, Channel);
 80060d4:	6815      	ldr	r5, [r2, #0]
 80060d6:	40b9      	lsls	r1, r7
  
  /* Return function status */
  return HAL_OK;
 80060d8:	4618      	mov	r0, r3
  __HAL_DAC_ENABLE(hdac, Channel);
 80060da:	4329      	orrs	r1, r5
 80060dc:	6011      	str	r1, [r2, #0]
  __HAL_UNLOCK(hdac);
 80060de:	7163      	strb	r3, [r4, #5]
}
 80060e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_DAC_ALIGN(Alignment));
 80060e4:	f240 210e 	movw	r1, #526	; 0x20e
 80060e8:	4816      	ldr	r0, [pc, #88]	; (8006144 <HAL_DAC_Start_DMA+0x10c>)
 80060ea:	f7fc fe45 	bl	8002d78 <assert_failed>
  __HAL_LOCK(hdac);
 80060ee:	7962      	ldrb	r2, [r4, #5]
 80060f0:	2a01      	cmp	r2, #1
 80060f2:	d1b3      	bne.n	800605c <HAL_DAC_Start_DMA+0x24>
 80060f4:	2002      	movs	r0, #2
}
 80060f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 80060fa:	f240 210d 	movw	r1, #525	; 0x20d
 80060fe:	4811      	ldr	r0, [pc, #68]	; (8006144 <HAL_DAC_Start_DMA+0x10c>)
 8006100:	f7fc fe3a 	bl	8002d78 <assert_failed>
 8006104:	e7a2      	b.n	800604c <HAL_DAC_Start_DMA+0x14>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8006106:	f105 0208 	add.w	r2, r5, #8
        break;
 800610a:	e7bf      	b.n	800608c <HAL_DAC_Start_DMA+0x54>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800610c:	f105 0214 	add.w	r2, r5, #20
        break;
 8006110:	e7d5      	b.n	80060be <HAL_DAC_Start_DMA+0x86>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8006112:	f105 021c 	add.w	r2, r5, #28
        break;
 8006116:	e7d2      	b.n	80060be <HAL_DAC_Start_DMA+0x86>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8006118:	f105 0218 	add.w	r2, r5, #24
        break;
 800611c:	e7cf      	b.n	80060be <HAL_DAC_Start_DMA+0x86>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800611e:	f105 0210 	add.w	r2, r5, #16
        break;
 8006122:	e7b3      	b.n	800608c <HAL_DAC_Start_DMA+0x54>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8006124:	f105 020c 	add.w	r2, r5, #12
        break;
 8006128:	e7b0      	b.n	800608c <HAL_DAC_Start_DMA+0x54>
 800612a:	bf00      	nop
 800612c:	080061bd 	.word	0x080061bd
 8006130:	080061d1 	.word	0x080061d1
 8006134:	080061e1 	.word	0x080061e1
 8006138:	08006329 	.word	0x08006329
 800613c:	08006339 	.word	0x08006339
 8006140:	08006345 	.word	0x08006345
 8006144:	080263d8 	.word	0x080263d8

08006148 <HAL_DAC_Stop_DMA>:
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
 8006148:	f031 0310 	bics.w	r3, r1, #16
{
 800614c:	b570      	push	{r4, r5, r6, lr}
 800614e:	460c      	mov	r4, r1
 8006150:	4605      	mov	r5, r0
  assert_param(IS_DAC_CHANNEL(Channel));
 8006152:	d116      	bne.n	8006182 <HAL_DAC_Stop_DMA+0x3a>
  
  /* Disable the selected DAC channel DMA request */
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8006154:	6803      	ldr	r3, [r0, #0]
 8006156:	f44f 5680 	mov.w	r6, #4096	; 0x1000
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800615a:	2201      	movs	r2, #1
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 800615c:	6818      	ldr	r0, [r3, #0]
 800615e:	408e      	lsls	r6, r1
  __HAL_DAC_DISABLE(hdac, Channel);
 8006160:	fa02 f101 	lsl.w	r1, r2, r1
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8006164:	ea20 0006 	bic.w	r0, r0, r6
 8006168:	6018      	str	r0, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 800616a:	681a      	ldr	r2, [r3, #0]
 800616c:	ea22 0201 	bic.w	r2, r2, r1
 8006170:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA Channel */
  /* Channel1 is used */
  if(Channel == DAC_CHANNEL_1)
 8006172:	b9cc      	cbnz	r4, 80061a8 <HAL_DAC_Stop_DMA+0x60>
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 8006174:	68a8      	ldr	r0, [r5, #8]
 8006176:	f000 fbc5 	bl	8006904 <HAL_DMA_Abort>
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle2); 
  }

  /* Check if DMA Channel effectively disabled */
  if(status != HAL_OK)
 800617a:	b9d0      	cbnz	r0, 80061b2 <HAL_DAC_Stop_DMA+0x6a>
    hdac->State = HAL_DAC_STATE_ERROR;      
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 800617c:	2301      	movs	r3, #1
 800617e:	712b      	strb	r3, [r5, #4]
  }

  /* Return function status */
  return status;
}
 8006180:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 8006182:	f44f 7121 	mov.w	r1, #644	; 0x284
 8006186:	480c      	ldr	r0, [pc, #48]	; (80061b8 <HAL_DAC_Stop_DMA+0x70>)
 8006188:	f7fc fdf6 	bl	8002d78 <assert_failed>
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 800618c:	682b      	ldr	r3, [r5, #0]
 800618e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  __HAL_DAC_DISABLE(hdac, Channel);
 8006192:	2201      	movs	r2, #1
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8006194:	6819      	ldr	r1, [r3, #0]
 8006196:	40a0      	lsls	r0, r4
  __HAL_DAC_DISABLE(hdac, Channel);
 8006198:	40a2      	lsls	r2, r4
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 800619a:	ea21 0100 	bic.w	r1, r1, r0
 800619e:	6019      	str	r1, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 80061a0:	681c      	ldr	r4, [r3, #0]
 80061a2:	ea24 0402 	bic.w	r4, r4, r2
 80061a6:	601c      	str	r4, [r3, #0]
    status = HAL_DMA_Abort(hdac->DMA_Handle2); 
 80061a8:	68e8      	ldr	r0, [r5, #12]
 80061aa:	f000 fbab 	bl	8006904 <HAL_DMA_Abort>
  if(status != HAL_OK)
 80061ae:	2800      	cmp	r0, #0
 80061b0:	d0e4      	beq.n	800617c <HAL_DAC_Stop_DMA+0x34>
    hdac->State = HAL_DAC_STATE_ERROR;      
 80061b2:	2304      	movs	r3, #4
 80061b4:	712b      	strb	r3, [r5, #4]
}
 80061b6:	bd70      	pop	{r4, r5, r6, pc}
 80061b8:	080263d8 	.word	0x080263d8

080061bc <DAC_DMAConvCpltCh1>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 80061bc:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80061be:	6b84      	ldr	r4, [r0, #56]	; 0x38
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 80061c0:	4620      	mov	r0, r4
 80061c2:	f7fb fd41 	bl	8001c48 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 80061c6:	2301      	movs	r3, #1
 80061c8:	7123      	strb	r3, [r4, #4]
}
 80061ca:	bd10      	pop	{r4, pc}

080061cc <HAL_DAC_ConvHalfCpltCallbackCh1>:
 80061cc:	4770      	bx	lr
 80061ce:	bf00      	nop

080061d0 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 80061d0:	b508      	push	{r3, lr}
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 80061d2:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80061d4:	f7ff fffa 	bl	80061cc <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80061d8:	bd08      	pop	{r3, pc}
 80061da:	bf00      	nop

080061dc <HAL_DAC_ErrorCallbackCh1>:
 80061dc:	4770      	bx	lr
 80061de:	bf00      	nop

080061e0 <DAC_DMAErrorCh1>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 80061e0:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80061e2:	6b84      	ldr	r4, [r0, #56]	; 0x38
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80061e4:	6923      	ldr	r3, [r4, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac); 
 80061e6:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80061e8:	f043 0304 	orr.w	r3, r3, #4
 80061ec:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac); 
 80061ee:	f7ff fff5 	bl	80061dc <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 80061f2:	2301      	movs	r3, #1
 80061f4:	7123      	strb	r3, [r4, #4]
}
 80061f6:	bd10      	pop	{r4, pc}

080061f8 <HAL_DAC_DMAUnderrunCallbackCh1>:
 80061f8:	4770      	bx	lr
 80061fa:	bf00      	nop

080061fc <HAL_DAC_IRQHandler>:
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80061fc:	6803      	ldr	r3, [r0, #0]
 80061fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006200:	0491      	lsls	r1, r2, #18
{
 8006202:	b510      	push	{r4, lr}
 8006204:	4604      	mov	r4, r0
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8006206:	d415      	bmi.n	8006234 <HAL_DAC_IRQHandler+0x38>
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8006208:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800620a:	0092      	lsls	r2, r2, #2
 800620c:	d400      	bmi.n	8006210 <HAL_DAC_IRQHandler+0x14>
}
 800620e:	bd10      	pop	{r4, pc}
    hdac->State = HAL_DAC_STATE_ERROR;
 8006210:	2204      	movs	r2, #4
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8006212:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8006216:	4620      	mov	r0, r4
    hdac->State = HAL_DAC_STATE_ERROR;
 8006218:	7122      	strb	r2, [r4, #4]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 800621a:	6922      	ldr	r2, [r4, #16]
 800621c:	f042 0202 	orr.w	r2, r2, #2
 8006220:	6122      	str	r2, [r4, #16]
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8006222:	6359      	str	r1, [r3, #52]	; 0x34
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 8006224:	681a      	ldr	r2, [r3, #0]
 8006226:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 800622a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 800622e:	601a      	str	r2, [r3, #0]
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8006230:	f000 b878 	b.w	8006324 <HAL_DACEx_DMAUnderrunCallbackCh2>
    hdac->State = HAL_DAC_STATE_ERROR;
 8006234:	2204      	movs	r2, #4
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8006236:	f44f 5100 	mov.w	r1, #8192	; 0x2000
    hdac->State = HAL_DAC_STATE_ERROR;
 800623a:	7102      	strb	r2, [r0, #4]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 800623c:	6902      	ldr	r2, [r0, #16]
 800623e:	f042 0201 	orr.w	r2, r2, #1
 8006242:	6102      	str	r2, [r0, #16]
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8006244:	6359      	str	r1, [r3, #52]	; 0x34
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800624c:	601a      	str	r2, [r3, #0]
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800624e:	f7ff ffd3 	bl	80061f8 <HAL_DAC_DMAUnderrunCallbackCh1>
 8006252:	6823      	ldr	r3, [r4, #0]
 8006254:	e7d8      	b.n	8006208 <HAL_DAC_IRQHandler+0xc>
 8006256:	bf00      	nop

08006258 <HAL_DAC_ConfigChannel>:
{
 8006258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800625a:	460e      	mov	r6, r1
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 800625c:	6809      	ldr	r1, [r1, #0]
{
 800625e:	4604      	mov	r4, r0
 8006260:	4615      	mov	r5, r2
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8006262:	f031 0304 	bics.w	r3, r1, #4
 8006266:	f021 0008 	bic.w	r0, r1, #8
 800626a:	f021 0210 	bic.w	r2, r1, #16
 800626e:	bf14      	ite	ne
 8006270:	2301      	movne	r3, #1
 8006272:	2300      	moveq	r3, #0
 8006274:	2824      	cmp	r0, #36	; 0x24
 8006276:	bf0c      	ite	eq
 8006278:	2300      	moveq	r3, #0
 800627a:	f003 0301 	andne.w	r3, r3, #1
 800627e:	293c      	cmp	r1, #60	; 0x3c
 8006280:	bf0c      	ite	eq
 8006282:	2300      	moveq	r3, #0
 8006284:	f003 0301 	andne.w	r3, r3, #1
 8006288:	2a0c      	cmp	r2, #12
 800628a:	bf0c      	ite	eq
 800628c:	2300      	moveq	r3, #0
 800628e:	f003 0301 	andne.w	r3, r3, #1
 8006292:	b11b      	cbz	r3, 800629c <HAL_DAC_ConfigChannel+0x44>
 8006294:	f021 0120 	bic.w	r1, r1, #32
 8006298:	2914      	cmp	r1, #20
 800629a:	d135      	bne.n	8006308 <HAL_DAC_ConfigChannel+0xb0>
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
 800629c:	6873      	ldr	r3, [r6, #4]
 800629e:	f033 0302 	bics.w	r3, r3, #2
 80062a2:	d12b      	bne.n	80062fc <HAL_DAC_ConfigChannel+0xa4>
  assert_param(IS_DAC_CHANNEL(Channel));
 80062a4:	f035 0310 	bics.w	r3, r5, #16
 80062a8:	d11e      	bne.n	80062e8 <HAL_DAC_ConfigChannel+0x90>
  __HAL_LOCK(hdac);
 80062aa:	7963      	ldrb	r3, [r4, #5]
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d023      	beq.n	80062f8 <HAL_DAC_ConfigChannel+0xa0>
  tmpreg1 = hdac->Instance->CR;
 80062b0:	6821      	ldr	r1, [r4, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 80062b2:	2702      	movs	r7, #2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80062b4:	f640 70fe 	movw	r0, #4094	; 0xffe
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80062b8:	e9d6 3200 	ldrd	r3, r2, [r6]
  hdac->State = HAL_DAC_STATE_BUSY;
 80062bc:	7127      	strb	r7, [r4, #4]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80062be:	fa00 f605 	lsl.w	r6, r0, r5
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80062c2:	4313      	orrs	r3, r2
  tmpreg1 = hdac->Instance->CR;
 80062c4:	6808      	ldr	r0, [r1, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80062c6:	22c0      	movs	r2, #192	; 0xc0
  hdac->State = HAL_DAC_STATE_READY;
 80062c8:	2701      	movs	r7, #1
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80062ca:	ea20 0006 	bic.w	r0, r0, r6
  tmpreg1 |= tmpreg2 << Channel;
 80062ce:	40ab      	lsls	r3, r5
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80062d0:	40aa      	lsls	r2, r5
  __HAL_UNLOCK(hdac);
 80062d2:	2600      	movs	r6, #0
  tmpreg1 |= tmpreg2 << Channel;
 80062d4:	4303      	orrs	r3, r0
  return HAL_OK;
 80062d6:	4630      	mov	r0, r6
  hdac->Instance->CR = tmpreg1;
 80062d8:	600b      	str	r3, [r1, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80062da:	680d      	ldr	r5, [r1, #0]
 80062dc:	ea25 0502 	bic.w	r5, r5, r2
 80062e0:	600d      	str	r5, [r1, #0]
  hdac->State = HAL_DAC_STATE_READY;
 80062e2:	7127      	strb	r7, [r4, #4]
  __HAL_UNLOCK(hdac);
 80062e4:	7166      	strb	r6, [r4, #5]
}
 80062e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 80062e8:	f44f 7157 	mov.w	r1, #860	; 0x35c
 80062ec:	4809      	ldr	r0, [pc, #36]	; (8006314 <HAL_DAC_ConfigChannel+0xbc>)
 80062ee:	f7fc fd43 	bl	8002d78 <assert_failed>
  __HAL_LOCK(hdac);
 80062f2:	7963      	ldrb	r3, [r4, #5]
 80062f4:	2b01      	cmp	r3, #1
 80062f6:	d1db      	bne.n	80062b0 <HAL_DAC_ConfigChannel+0x58>
 80062f8:	2002      	movs	r0, #2
}
 80062fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
 80062fc:	f240 315b 	movw	r1, #859	; 0x35b
 8006300:	4804      	ldr	r0, [pc, #16]	; (8006314 <HAL_DAC_ConfigChannel+0xbc>)
 8006302:	f7fc fd39 	bl	8002d78 <assert_failed>
 8006306:	e7cd      	b.n	80062a4 <HAL_DAC_ConfigChannel+0x4c>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8006308:	f240 315a 	movw	r1, #858	; 0x35a
 800630c:	4801      	ldr	r0, [pc, #4]	; (8006314 <HAL_DAC_ConfigChannel+0xbc>)
 800630e:	f7fc fd33 	bl	8002d78 <assert_failed>
 8006312:	e7c3      	b.n	800629c <HAL_DAC_ConfigChannel+0x44>
 8006314:	080263d8 	.word	0x080263d8

08006318 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8006318:	4770      	bx	lr
 800631a:	bf00      	nop

0800631c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 800631c:	4770      	bx	lr
 800631e:	bf00      	nop

08006320 <HAL_DACEx_ErrorCallbackCh2>:
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop

08006324 <HAL_DACEx_DMAUnderrunCallbackCh2>:
 8006324:	4770      	bx	lr
 8006326:	bf00      	nop

08006328 <DAC_DMAConvCpltCh2>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8006328:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800632a:	6b84      	ldr	r4, [r0, #56]	; 0x38
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 800632c:	4620      	mov	r0, r4
 800632e:	f7ff fff3 	bl	8006318 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 8006332:	2301      	movs	r3, #1
 8006334:	7123      	strb	r3, [r4, #4]
}
 8006336:	bd10      	pop	{r4, pc}

08006338 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8006338:	b508      	push	{r3, lr}
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 800633a:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800633c:	f7ff ffee 	bl	800631c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8006340:	bd08      	pop	{r3, pc}
 8006342:	bf00      	nop

08006344 <DAC_DMAErrorCh2>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 8006344:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006346:	6b84      	ldr	r4, [r0, #56]	; 0x38
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8006348:	6923      	ldr	r3, [r4, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 800634a:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800634c:	f043 0304 	orr.w	r3, r3, #4
 8006350:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 8006352:	f7ff ffe5 	bl	8006320 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 8006356:	2301      	movs	r3, #1
 8006358:	7123      	strb	r3, [r4, #4]
}
 800635a:	bd10      	pop	{r4, pc}

0800635c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800635c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800635e:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8006360:	f7ff f8b0 	bl	80054c4 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006364:	2c00      	cmp	r4, #0
 8006366:	f000 812b 	beq.w	80065c0 <HAL_DMA_Init+0x264>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 800636a:	6822      	ldr	r2, [r4, #0]
 800636c:	4605      	mov	r5, r0
 800636e:	4bbd      	ldr	r3, [pc, #756]	; (8006664 <HAL_DMA_Init+0x308>)
 8006370:	48bd      	ldr	r0, [pc, #756]	; (8006668 <HAL_DMA_Init+0x30c>)
 8006372:	49be      	ldr	r1, [pc, #760]	; (800666c <HAL_DMA_Init+0x310>)
 8006374:	429a      	cmp	r2, r3
 8006376:	bf18      	it	ne
 8006378:	4282      	cmpne	r2, r0
 800637a:	f100 0030 	add.w	r0, r0, #48	; 0x30
 800637e:	bf14      	ite	ne
 8006380:	2301      	movne	r3, #1
 8006382:	2300      	moveq	r3, #0
 8006384:	428a      	cmp	r2, r1
 8006386:	bf0c      	ite	eq
 8006388:	2300      	moveq	r3, #0
 800638a:	f003 0301 	andne.w	r3, r3, #1
 800638e:	3130      	adds	r1, #48	; 0x30
 8006390:	4282      	cmp	r2, r0
 8006392:	bf0c      	ite	eq
 8006394:	2300      	moveq	r3, #0
 8006396:	f003 0301 	andne.w	r3, r3, #1
 800639a:	3030      	adds	r0, #48	; 0x30
 800639c:	428a      	cmp	r2, r1
 800639e:	bf0c      	ite	eq
 80063a0:	2300      	moveq	r3, #0
 80063a2:	f003 0301 	andne.w	r3, r3, #1
 80063a6:	3130      	adds	r1, #48	; 0x30
 80063a8:	4282      	cmp	r2, r0
 80063aa:	bf0c      	ite	eq
 80063ac:	2300      	moveq	r3, #0
 80063ae:	f003 0301 	andne.w	r3, r3, #1
 80063b2:	3030      	adds	r0, #48	; 0x30
 80063b4:	428a      	cmp	r2, r1
 80063b6:	bf0c      	ite	eq
 80063b8:	2300      	moveq	r3, #0
 80063ba:	f003 0301 	andne.w	r3, r3, #1
 80063be:	f501 715c 	add.w	r1, r1, #880	; 0x370
 80063c2:	4282      	cmp	r2, r0
 80063c4:	bf0c      	ite	eq
 80063c6:	2300      	moveq	r3, #0
 80063c8:	f003 0301 	andne.w	r3, r3, #1
 80063cc:	f500 705c 	add.w	r0, r0, #880	; 0x370
 80063d0:	428a      	cmp	r2, r1
 80063d2:	bf0c      	ite	eq
 80063d4:	2300      	moveq	r3, #0
 80063d6:	f003 0301 	andne.w	r3, r3, #1
 80063da:	3130      	adds	r1, #48	; 0x30
 80063dc:	4282      	cmp	r2, r0
 80063de:	bf0c      	ite	eq
 80063e0:	2300      	moveq	r3, #0
 80063e2:	f003 0301 	andne.w	r3, r3, #1
 80063e6:	3030      	adds	r0, #48	; 0x30
 80063e8:	428a      	cmp	r2, r1
 80063ea:	bf0c      	ite	eq
 80063ec:	2300      	moveq	r3, #0
 80063ee:	f003 0301 	andne.w	r3, r3, #1
 80063f2:	3130      	adds	r1, #48	; 0x30
 80063f4:	4282      	cmp	r2, r0
 80063f6:	bf0c      	ite	eq
 80063f8:	2300      	moveq	r3, #0
 80063fa:	f003 0301 	andne.w	r3, r3, #1
 80063fe:	3030      	adds	r0, #48	; 0x30
 8006400:	428a      	cmp	r2, r1
 8006402:	bf0c      	ite	eq
 8006404:	2300      	moveq	r3, #0
 8006406:	f003 0301 	andne.w	r3, r3, #1
 800640a:	3130      	adds	r1, #48	; 0x30
 800640c:	4282      	cmp	r2, r0
 800640e:	bf0c      	ite	eq
 8006410:	2300      	moveq	r3, #0
 8006412:	f003 0301 	andne.w	r3, r3, #1
 8006416:	428a      	cmp	r2, r1
 8006418:	bf0c      	ite	eq
 800641a:	2300      	moveq	r3, #0
 800641c:	f003 0301 	andne.w	r3, r3, #1
 8006420:	b11b      	cbz	r3, 800642a <HAL_DMA_Init+0xce>
 8006422:	4b93      	ldr	r3, [pc, #588]	; (8006670 <HAL_DMA_Init+0x314>)
 8006424:	429a      	cmp	r2, r3
 8006426:	f040 8140 	bne.w	80066aa <HAL_DMA_Init+0x34e>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 800642a:	6863      	ldr	r3, [r4, #4]
 800642c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006430:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006434:	bf18      	it	ne
 8006436:	2b00      	cmpne	r3, #0
 8006438:	bf14      	ite	ne
 800643a:	2201      	movne	r2, #1
 800643c:	2200      	moveq	r2, #0
 800643e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006442:	bf0c      	ite	eq
 8006444:	2200      	moveq	r2, #0
 8006446:	f002 0201 	andne.w	r2, r2, #1
 800644a:	b11a      	cbz	r2, 8006454 <HAL_DMA_Init+0xf8>
 800644c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8006450:	f040 8130 	bne.w	80066b4 <HAL_DMA_Init+0x358>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8006454:	68a3      	ldr	r3, [r4, #8]
 8006456:	f033 0240 	bics.w	r2, r3, #64	; 0x40
 800645a:	d002      	beq.n	8006462 <HAL_DMA_Init+0x106>
 800645c:	2b80      	cmp	r3, #128	; 0x80
 800645e:	f040 80b1 	bne.w	80065c4 <HAL_DMA_Init+0x268>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8006462:	68e3      	ldr	r3, [r4, #12]
 8006464:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8006468:	f040 8091 	bne.w	800658e <HAL_DMA_Init+0x232>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 800646c:	6923      	ldr	r3, [r4, #16]
 800646e:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8006472:	f040 8082 	bne.w	800657a <HAL_DMA_Init+0x21e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8006476:	6963      	ldr	r3, [r4, #20]
 8006478:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 800647c:	d003      	beq.n	8006486 <HAL_DMA_Init+0x12a>
 800647e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006482:	f040 80a9 	bne.w	80065d8 <HAL_DMA_Init+0x27c>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8006486:	69a3      	ldr	r3, [r4, #24]
 8006488:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 800648c:	d003      	beq.n	8006496 <HAL_DMA_Init+0x13a>
 800648e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006492:	f040 80ab 	bne.w	80065ec <HAL_DMA_Init+0x290>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8006496:	69e3      	ldr	r3, [r4, #28]
 8006498:	f033 0220 	bics.w	r2, r3, #32
 800649c:	d003      	beq.n	80064a6 <HAL_DMA_Init+0x14a>
 800649e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064a2:	f040 80ad 	bne.w	8006600 <HAL_DMA_Init+0x2a4>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80064a6:	6a23      	ldr	r3, [r4, #32]
 80064a8:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 80064ac:	f040 80b1 	bne.w	8006612 <HAL_DMA_Init+0x2b6>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 80064b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064b2:	f033 0204 	bics.w	r2, r3, #4
 80064b6:	d174      	bne.n	80065a2 <HAL_DMA_Init+0x246>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d14c      	bne.n	8006556 <HAL_DMA_Init+0x1fa>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80064bc:	2202      	movs	r2, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80064be:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 80064c0:	2100      	movs	r1, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 80064c2:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80064c6:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hdma);
 80064c8:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 80064cc:	f022 0201 	bic.w	r2, r2, #1
 80064d0:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80064d2:	e005      	b.n	80064e0 <HAL_DMA_Init+0x184>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80064d4:	f7fe fff6 	bl	80054c4 <HAL_GetTick>
 80064d8:	1b40      	subs	r0, r0, r5
 80064da:	2805      	cmp	r0, #5
 80064dc:	d869      	bhi.n	80065b2 <HAL_DMA_Init+0x256>
 80064de:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80064e0:	681a      	ldr	r2, [r3, #0]
 80064e2:	07d1      	lsls	r1, r2, #31
 80064e4:	d4f6      	bmi.n	80064d4 <HAL_DMA_Init+0x178>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80064e6:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 80064ea:	68e1      	ldr	r1, [r4, #12]
 80064ec:	4302      	orrs	r2, r0
  tmp = hdma->Instance->CR;
 80064ee:	681f      	ldr	r7, [r3, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064f0:	e9d4 0504 	ldrd	r0, r5, [r4, #16]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80064f4:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064f6:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;
 80064f8:	6a20      	ldr	r0, [r4, #32]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064fa:	e9d4 6106 	ldrd	r6, r1, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064fe:	432a      	orrs	r2, r5
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006500:	4d5c      	ldr	r5, [pc, #368]	; (8006674 <HAL_DMA_Init+0x318>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006502:	4332      	orrs	r2, r6
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006504:	403d      	ands	r5, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006506:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006508:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hdma->Init.Mode                | hdma->Init.Priority;
 800650a:	4302      	orrs	r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800650c:	2904      	cmp	r1, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800650e:	ea42 0205 	orr.w	r2, r2, r5
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006512:	f000 8083 	beq.w	800661c <HAL_DMA_Init+0x2c0>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006516:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006518:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800651a:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800651e:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006520:	b2da      	uxtb	r2, r3
 8006522:	4d55      	ldr	r5, [pc, #340]	; (8006678 <HAL_DMA_Init+0x31c>)
  hdma->Instance->FCR = tmp;
 8006524:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006526:	3a10      	subs	r2, #16
 8006528:	4954      	ldr	r1, [pc, #336]	; (800667c <HAL_DMA_Init+0x320>)
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800652a:	4855      	ldr	r0, [pc, #340]	; (8006680 <HAL_DMA_Init+0x324>)
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800652c:	fba5 5202 	umull	r5, r2, r5, r2
 8006530:	4019      	ands	r1, r3
  hdma->State = HAL_DMA_STATE_READY;
 8006532:	2501      	movs	r5, #1
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006534:	0913      	lsrs	r3, r2, #4
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006536:	2200      	movs	r2, #0
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006538:	5cc0      	ldrb	r0, [r0, r3]
  
  if (stream_number > 3U)
 800653a:	2b03      	cmp	r3, #3
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800653c:	f04f 033f 	mov.w	r3, #63	; 0x3f
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006540:	bf88      	it	hi
 8006542:	3104      	addhi	r1, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006544:	65e0      	str	r0, [r4, #92]	; 0x5c
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006546:	4083      	lsls	r3, r0
  return HAL_OK;
 8006548:	4610      	mov	r0, r2
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800654a:	65a1      	str	r1, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800654c:	608b      	str	r3, [r1, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800654e:	6562      	str	r2, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8006550:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
}
 8006554:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8006556:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006558:	2b03      	cmp	r3, #3
 800655a:	f200 8095 	bhi.w	8006688 <HAL_DMA_Init+0x32c>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 800655e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006560:	f033 73c0 	bics.w	r3, r3, #25165824	; 0x1800000
 8006564:	f040 8095 	bne.w	8006692 <HAL_DMA_Init+0x336>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8006568:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800656a:	f433 03c0 	bics.w	r3, r3, #6291456	; 0x600000
 800656e:	d0a5      	beq.n	80064bc <HAL_DMA_Init+0x160>
 8006570:	21c9      	movs	r1, #201	; 0xc9
 8006572:	4844      	ldr	r0, [pc, #272]	; (8006684 <HAL_DMA_Init+0x328>)
 8006574:	f7fc fc00 	bl	8002d78 <assert_failed>
 8006578:	e7a0      	b.n	80064bc <HAL_DMA_Init+0x160>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 800657a:	21bd      	movs	r1, #189	; 0xbd
 800657c:	4841      	ldr	r0, [pc, #260]	; (8006684 <HAL_DMA_Init+0x328>)
 800657e:	f7fc fbfb 	bl	8002d78 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8006582:	6963      	ldr	r3, [r4, #20]
 8006584:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8006588:	f47f af79 	bne.w	800647e <HAL_DMA_Init+0x122>
 800658c:	e77b      	b.n	8006486 <HAL_DMA_Init+0x12a>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 800658e:	21bc      	movs	r1, #188	; 0xbc
 8006590:	483c      	ldr	r0, [pc, #240]	; (8006684 <HAL_DMA_Init+0x328>)
 8006592:	f7fc fbf1 	bl	8002d78 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8006596:	6923      	ldr	r3, [r4, #16]
 8006598:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 800659c:	f43f af6b 	beq.w	8006476 <HAL_DMA_Init+0x11a>
 80065a0:	e7eb      	b.n	800657a <HAL_DMA_Init+0x21e>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 80065a2:	21c2      	movs	r1, #194	; 0xc2
 80065a4:	4837      	ldr	r0, [pc, #220]	; (8006684 <HAL_DMA_Init+0x328>)
 80065a6:	f7fc fbe7 	bl	8002d78 <assert_failed>
 80065aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d085      	beq.n	80064bc <HAL_DMA_Init+0x160>
 80065b0:	e7d1      	b.n	8006556 <HAL_DMA_Init+0x1fa>
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80065b2:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80065b4:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 80065b6:	4618      	mov	r0, r3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80065b8:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80065ba:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80065be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80065c0:	2001      	movs	r0, #1
}
 80065c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80065c4:	21bb      	movs	r1, #187	; 0xbb
 80065c6:	482f      	ldr	r0, [pc, #188]	; (8006684 <HAL_DMA_Init+0x328>)
 80065c8:	f7fc fbd6 	bl	8002d78 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80065cc:	68e3      	ldr	r3, [r4, #12]
 80065ce:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 80065d2:	f43f af4b 	beq.w	800646c <HAL_DMA_Init+0x110>
 80065d6:	e7da      	b.n	800658e <HAL_DMA_Init+0x232>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80065d8:	21be      	movs	r1, #190	; 0xbe
 80065da:	482a      	ldr	r0, [pc, #168]	; (8006684 <HAL_DMA_Init+0x328>)
 80065dc:	f7fc fbcc 	bl	8002d78 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80065e0:	69a3      	ldr	r3, [r4, #24]
 80065e2:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 80065e6:	f47f af52 	bne.w	800648e <HAL_DMA_Init+0x132>
 80065ea:	e754      	b.n	8006496 <HAL_DMA_Init+0x13a>
 80065ec:	21bf      	movs	r1, #191	; 0xbf
 80065ee:	4825      	ldr	r0, [pc, #148]	; (8006684 <HAL_DMA_Init+0x328>)
 80065f0:	f7fc fbc2 	bl	8002d78 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80065f4:	69e3      	ldr	r3, [r4, #28]
 80065f6:	f033 0220 	bics.w	r2, r3, #32
 80065fa:	f47f af50 	bne.w	800649e <HAL_DMA_Init+0x142>
 80065fe:	e752      	b.n	80064a6 <HAL_DMA_Init+0x14a>
 8006600:	21c0      	movs	r1, #192	; 0xc0
 8006602:	4820      	ldr	r0, [pc, #128]	; (8006684 <HAL_DMA_Init+0x328>)
 8006604:	f7fc fbb8 	bl	8002d78 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8006608:	6a23      	ldr	r3, [r4, #32]
 800660a:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 800660e:	f43f af4f 	beq.w	80064b0 <HAL_DMA_Init+0x154>
 8006612:	21c1      	movs	r1, #193	; 0xc1
 8006614:	481b      	ldr	r0, [pc, #108]	; (8006684 <HAL_DMA_Init+0x328>)
 8006616:	f7fc fbaf 	bl	8002d78 <assert_failed>
 800661a:	e749      	b.n	80064b0 <HAL_DMA_Init+0x154>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800661c:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8006620:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006622:	ea45 0001 	orr.w	r0, r5, r1
    tmp |= hdma->Init.FIFOThreshold;
 8006626:	f047 0104 	orr.w	r1, r7, #4
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800662a:	4302      	orrs	r2, r0
  hdma->Instance->CR = tmp;  
 800662c:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 800662e:	695a      	ldr	r2, [r3, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006630:	f022 0207 	bic.w	r2, r2, #7
    tmp |= hdma->Init.FIFOThreshold;
 8006634:	4311      	orrs	r1, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006636:	2d00      	cmp	r5, #0
 8006638:	f43f af72 	beq.w	8006520 <HAL_DMA_Init+0x1c4>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800663c:	b376      	cbz	r6, 800669c <HAL_DMA_Init+0x340>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800663e:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 8006642:	d041      	beq.n	80066c8 <HAL_DMA_Init+0x36c>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006644:	2f02      	cmp	r7, #2
 8006646:	d905      	bls.n	8006654 <HAL_DMA_Init+0x2f8>
 8006648:	2f03      	cmp	r7, #3
 800664a:	f47f af69 	bne.w	8006520 <HAL_DMA_Init+0x1c4>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800664e:	01ea      	lsls	r2, r5, #7
 8006650:	f57f af66 	bpl.w	8006520 <HAL_DMA_Init+0x1c4>
        hdma->State = HAL_DMA_STATE_READY;
 8006654:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006656:	2240      	movs	r2, #64	; 0x40
        return HAL_ERROR; 
 8006658:	4618      	mov	r0, r3
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800665a:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 800665c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8006660:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006662:	bf00      	nop
 8006664:	40026010 	.word	0x40026010
 8006668:	40026028 	.word	0x40026028
 800666c:	40026040 	.word	0x40026040
 8006670:	400264b8 	.word	0x400264b8
 8006674:	e010803f 	.word	0xe010803f
 8006678:	aaaaaaab 	.word	0xaaaaaaab
 800667c:	fffffc00 	.word	0xfffffc00
 8006680:	08026448 	.word	0x08026448
 8006684:	08026410 	.word	0x08026410
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8006688:	21c7      	movs	r1, #199	; 0xc7
 800668a:	4816      	ldr	r0, [pc, #88]	; (80066e4 <HAL_DMA_Init+0x388>)
 800668c:	f7fc fb74 	bl	8002d78 <assert_failed>
 8006690:	e765      	b.n	800655e <HAL_DMA_Init+0x202>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8006692:	21c8      	movs	r1, #200	; 0xc8
 8006694:	4813      	ldr	r0, [pc, #76]	; (80066e4 <HAL_DMA_Init+0x388>)
 8006696:	f7fc fb6f 	bl	8002d78 <assert_failed>
 800669a:	e765      	b.n	8006568 <HAL_DMA_Init+0x20c>
    switch (tmp)
 800669c:	2f01      	cmp	r7, #1
 800669e:	d00e      	beq.n	80066be <HAL_DMA_Init+0x362>
 80066a0:	d3d5      	bcc.n	800664e <HAL_DMA_Init+0x2f2>
 80066a2:	2f02      	cmp	r7, #2
 80066a4:	f47f af3c 	bne.w	8006520 <HAL_DMA_Init+0x1c4>
 80066a8:	e7d1      	b.n	800664e <HAL_DMA_Init+0x2f2>
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 80066aa:	21b9      	movs	r1, #185	; 0xb9
 80066ac:	480d      	ldr	r0, [pc, #52]	; (80066e4 <HAL_DMA_Init+0x388>)
 80066ae:	f7fc fb63 	bl	8002d78 <assert_failed>
 80066b2:	e6ba      	b.n	800642a <HAL_DMA_Init+0xce>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 80066b4:	21ba      	movs	r1, #186	; 0xba
 80066b6:	480b      	ldr	r0, [pc, #44]	; (80066e4 <HAL_DMA_Init+0x388>)
 80066b8:	f7fc fb5e 	bl	8002d78 <assert_failed>
 80066bc:	e6ca      	b.n	8006454 <HAL_DMA_Init+0xf8>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80066be:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80066c2:	f47f af2d 	bne.w	8006520 <HAL_DMA_Init+0x1c4>
 80066c6:	e7c5      	b.n	8006654 <HAL_DMA_Init+0x2f8>
    switch (tmp)
 80066c8:	2f03      	cmp	r7, #3
 80066ca:	f63f af29 	bhi.w	8006520 <HAL_DMA_Init+0x1c4>
 80066ce:	a201      	add	r2, pc, #4	; (adr r2, 80066d4 <HAL_DMA_Init+0x378>)
 80066d0:	f852 f027 	ldr.w	pc, [r2, r7, lsl #2]
 80066d4:	08006655 	.word	0x08006655
 80066d8:	0800664f 	.word	0x0800664f
 80066dc:	08006655 	.word	0x08006655
 80066e0:	080066bf 	.word	0x080066bf
 80066e4:	08026410 	.word	0x08026410

080066e8 <HAL_DMA_DeInit>:
  if(hdma == NULL)
 80066e8:	2800      	cmp	r0, #0
 80066ea:	f000 8094 	beq.w	8006816 <HAL_DMA_DeInit+0x12e>
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80066ee:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80066f2:	b2db      	uxtb	r3, r3
 80066f4:	2b02      	cmp	r3, #2
 80066f6:	f000 8090 	beq.w	800681a <HAL_DMA_DeInit+0x132>
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 80066fa:	6802      	ldr	r2, [r0, #0]
 80066fc:	4b4b      	ldr	r3, [pc, #300]	; (800682c <HAL_DMA_DeInit+0x144>)
 80066fe:	494c      	ldr	r1, [pc, #304]	; (8006830 <HAL_DMA_DeInit+0x148>)
{
 8006700:	b570      	push	{r4, r5, r6, lr}
 8006702:	4604      	mov	r4, r0
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8006704:	484b      	ldr	r0, [pc, #300]	; (8006834 <HAL_DMA_DeInit+0x14c>)
 8006706:	4d4c      	ldr	r5, [pc, #304]	; (8006838 <HAL_DMA_DeInit+0x150>)
 8006708:	429a      	cmp	r2, r3
 800670a:	bf18      	it	ne
 800670c:	4282      	cmpne	r2, r0
 800670e:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8006712:	bf14      	ite	ne
 8006714:	2301      	movne	r3, #1
 8006716:	2300      	moveq	r3, #0
 8006718:	428a      	cmp	r2, r1
 800671a:	bf0c      	ite	eq
 800671c:	2300      	moveq	r3, #0
 800671e:	f003 0301 	andne.w	r3, r3, #1
 8006722:	3148      	adds	r1, #72	; 0x48
 8006724:	42aa      	cmp	r2, r5
 8006726:	bf0c      	ite	eq
 8006728:	2300      	moveq	r3, #0
 800672a:	f003 0301 	andne.w	r3, r3, #1
 800672e:	3548      	adds	r5, #72	; 0x48
 8006730:	4282      	cmp	r2, r0
 8006732:	bf0c      	ite	eq
 8006734:	2300      	moveq	r3, #0
 8006736:	f003 0301 	andne.w	r3, r3, #1
 800673a:	3048      	adds	r0, #72	; 0x48
 800673c:	428a      	cmp	r2, r1
 800673e:	bf0c      	ite	eq
 8006740:	2300      	moveq	r3, #0
 8006742:	f003 0301 	andne.w	r3, r3, #1
 8006746:	f501 7162 	add.w	r1, r1, #904	; 0x388
 800674a:	42aa      	cmp	r2, r5
 800674c:	bf0c      	ite	eq
 800674e:	2300      	moveq	r3, #0
 8006750:	f003 0301 	andne.w	r3, r3, #1
 8006754:	f505 7562 	add.w	r5, r5, #904	; 0x388
 8006758:	4282      	cmp	r2, r0
 800675a:	bf0c      	ite	eq
 800675c:	2300      	moveq	r3, #0
 800675e:	f003 0301 	andne.w	r3, r3, #1
 8006762:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8006766:	428a      	cmp	r2, r1
 8006768:	bf0c      	ite	eq
 800676a:	2300      	moveq	r3, #0
 800676c:	f003 0301 	andne.w	r3, r3, #1
 8006770:	3148      	adds	r1, #72	; 0x48
 8006772:	42aa      	cmp	r2, r5
 8006774:	bf0c      	ite	eq
 8006776:	2300      	moveq	r3, #0
 8006778:	f003 0301 	andne.w	r3, r3, #1
 800677c:	3548      	adds	r5, #72	; 0x48
 800677e:	4282      	cmp	r2, r0
 8006780:	bf0c      	ite	eq
 8006782:	2300      	moveq	r3, #0
 8006784:	f003 0301 	andne.w	r3, r3, #1
 8006788:	3048      	adds	r0, #72	; 0x48
 800678a:	428a      	cmp	r2, r1
 800678c:	bf0c      	ite	eq
 800678e:	2300      	moveq	r3, #0
 8006790:	f003 0301 	andne.w	r3, r3, #1
 8006794:	3148      	adds	r1, #72	; 0x48
 8006796:	42aa      	cmp	r2, r5
 8006798:	bf0c      	ite	eq
 800679a:	2300      	moveq	r3, #0
 800679c:	f003 0301 	andne.w	r3, r3, #1
 80067a0:	4282      	cmp	r2, r0
 80067a2:	bf0c      	ite	eq
 80067a4:	2300      	moveq	r3, #0
 80067a6:	f003 0301 	andne.w	r3, r3, #1
 80067aa:	428a      	cmp	r2, r1
 80067ac:	bf0c      	ite	eq
 80067ae:	2300      	moveq	r3, #0
 80067b0:	f003 0301 	andne.w	r3, r3, #1
 80067b4:	b113      	cbz	r3, 80067bc <HAL_DMA_DeInit+0xd4>
 80067b6:	4b21      	ldr	r3, [pc, #132]	; (800683c <HAL_DMA_DeInit+0x154>)
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d130      	bne.n	800681e <HAL_DMA_DeInit+0x136>
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80067bc:	b2d3      	uxtb	r3, r2
  __HAL_DMA_DISABLE(hdma);
 80067be:	6811      	ldr	r1, [r2, #0]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80067c0:	4d1f      	ldr	r5, [pc, #124]	; (8006840 <HAL_DMA_DeInit+0x158>)
  hdma->Instance->CR   = 0U;
 80067c2:	2000      	movs	r0, #0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80067c4:	3b10      	subs	r3, #16
  __HAL_DMA_DISABLE(hdma);
 80067c6:	f021 0101 	bic.w	r1, r1, #1
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80067ca:	2621      	movs	r6, #33	; 0x21
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80067cc:	fba5 5303 	umull	r5, r3, r5, r3
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80067d0:	4d1c      	ldr	r5, [pc, #112]	; (8006844 <HAL_DMA_DeInit+0x15c>)
  __HAL_DMA_DISABLE(hdma);
 80067d2:	6011      	str	r1, [r2, #0]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80067d4:	091b      	lsrs	r3, r3, #4
 80067d6:	491c      	ldr	r1, [pc, #112]	; (8006848 <HAL_DMA_DeInit+0x160>)
  hdma->Instance->CR   = 0U;
 80067d8:	6010      	str	r0, [r2, #0]
 80067da:	4011      	ands	r1, r2
  hdma->Instance->NDTR = 0U;
 80067dc:	6050      	str	r0, [r2, #4]
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80067de:	5ced      	ldrb	r5, [r5, r3]
  if (stream_number > 3U)
 80067e0:	2b03      	cmp	r3, #3
  hdma->Instance->PAR  = 0U;
 80067e2:	6090      	str	r0, [r2, #8]
  hdma->XferCpltCallback = NULL;
 80067e4:	f04f 0300 	mov.w	r3, #0
  hdma->Instance->M0AR = 0U;
 80067e8:	60d0      	str	r0, [r2, #12]
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80067ea:	bf88      	it	hi
 80067ec:	3104      	addhi	r1, #4
  hdma->Instance->M1AR = 0U;
 80067ee:	6110      	str	r0, [r2, #16]
  return HAL_OK;
 80067f0:	4618      	mov	r0, r3
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80067f2:	6156      	str	r6, [r2, #20]
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80067f4:	223f      	movs	r2, #63	; 0x3f
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80067f6:	65e5      	str	r5, [r4, #92]	; 0x5c
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80067f8:	40aa      	lsls	r2, r5
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80067fa:	65a1      	str	r1, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80067fc:	608a      	str	r2, [r1, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80067fe:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hdma);
 8006800:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_RESET;
 8006804:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  hdma->XferHalfCpltCallback = NULL;
 8006808:	e9c4 330f 	strd	r3, r3, [r4, #60]	; 0x3c
  hdma->XferM1HalfCpltCallback = NULL;
 800680c:	e9c4 3311 	strd	r3, r3, [r4, #68]	; 0x44
  hdma->XferAbortCallback = NULL;  
 8006810:	e9c4 3313 	strd	r3, r3, [r4, #76]	; 0x4c
}
 8006814:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8006816:	2001      	movs	r0, #1
 8006818:	4770      	bx	lr
    return HAL_BUSY;
 800681a:	4618      	mov	r0, r3
}
 800681c:	4770      	bx	lr
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 800681e:	f240 1149 	movw	r1, #329	; 0x149
 8006822:	480a      	ldr	r0, [pc, #40]	; (800684c <HAL_DMA_DeInit+0x164>)
 8006824:	f7fc faa8 	bl	8002d78 <assert_failed>
 8006828:	6822      	ldr	r2, [r4, #0]
 800682a:	e7c7      	b.n	80067bc <HAL_DMA_DeInit+0xd4>
 800682c:	40026010 	.word	0x40026010
 8006830:	40026040 	.word	0x40026040
 8006834:	40026028 	.word	0x40026028
 8006838:	40026058 	.word	0x40026058
 800683c:	400264b8 	.word	0x400264b8
 8006840:	aaaaaaab 	.word	0xaaaaaaab
 8006844:	08026448 	.word	0x08026448
 8006848:	fffffc00 	.word	0xfffffc00
 800684c:	08026410 	.word	0x08026410

08006850 <HAL_DMA_Start_IT>:
{
 8006850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006854:	461d      	mov	r5, r3
 8006856:	460f      	mov	r7, r1
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8006858:	f64f 73fe 	movw	r3, #65534	; 0xfffe
{
 800685c:	4604      	mov	r4, r0
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800685e:	1e69      	subs	r1, r5, #1
{
 8006860:	4690      	mov	r8, r2
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006862:	6d86      	ldr	r6, [r0, #88]	; 0x58
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8006864:	4299      	cmp	r1, r3
 8006866:	d83a      	bhi.n	80068de <HAL_DMA_Start_IT+0x8e>
  __HAL_LOCK(hdma);
 8006868:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 800686c:	2b01      	cmp	r3, #1
 800686e:	d03f      	beq.n	80068f0 <HAL_DMA_Start_IT+0xa0>
 8006870:	2201      	movs	r2, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8006872:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8006876:	4293      	cmp	r3, r2
  __HAL_LOCK(hdma);
 8006878:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 800687c:	d129      	bne.n	80068d2 <HAL_DMA_Start_IT+0x82>
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800687e:	6821      	ldr	r1, [r4, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8006880:	2202      	movs	r2, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006882:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8006884:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006888:	6563      	str	r3, [r4, #84]	; 0x54
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800688a:	68a2      	ldr	r2, [r4, #8]
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800688c:	680b      	ldr	r3, [r1, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800688e:	2a40      	cmp	r2, #64	; 0x40
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006890:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006894:	600b      	str	r3, [r1, #0]
  hdma->Instance->NDTR = DataLength;
 8006896:	604d      	str	r5, [r1, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006898:	d02d      	beq.n	80068f6 <HAL_DMA_Start_IT+0xa6>
    hdma->Instance->PAR = SrcAddress;
 800689a:	608f      	str	r7, [r1, #8]
    hdma->Instance->M0AR = DstAddress;
 800689c:	f8c1 800c 	str.w	r8, [r1, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80068a0:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80068a2:	233f      	movs	r3, #63	; 0x3f
    if(hdma->XferHalfCpltCallback != NULL)
 80068a4:	6c22      	ldr	r2, [r4, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80068a6:	4083      	lsls	r3, r0
 80068a8:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80068aa:	680b      	ldr	r3, [r1, #0]
 80068ac:	f043 0316 	orr.w	r3, r3, #22
 80068b0:	600b      	str	r3, [r1, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80068b2:	694b      	ldr	r3, [r1, #20]
 80068b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068b8:	614b      	str	r3, [r1, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 80068ba:	b11a      	cbz	r2, 80068c4 <HAL_DMA_Start_IT+0x74>
      hdma->Instance->CR  |= DMA_IT_HT;
 80068bc:	680b      	ldr	r3, [r1, #0]
 80068be:	f043 0308 	orr.w	r3, r3, #8
 80068c2:	600b      	str	r3, [r1, #0]
    __HAL_DMA_ENABLE(hdma);
 80068c4:	680b      	ldr	r3, [r1, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80068c6:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80068c8:	f043 0301 	orr.w	r3, r3, #1
 80068cc:	600b      	str	r3, [r1, #0]
}
 80068ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_UNLOCK(hdma);	  
 80068d2:	2300      	movs	r3, #0
    status = HAL_BUSY;
 80068d4:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);	  
 80068d6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 80068da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80068de:	f240 11cd 	movw	r1, #461	; 0x1cd
 80068e2:	4807      	ldr	r0, [pc, #28]	; (8006900 <HAL_DMA_Start_IT+0xb0>)
 80068e4:	f7fc fa48 	bl	8002d78 <assert_failed>
  __HAL_LOCK(hdma);
 80068e8:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 80068ec:	2b01      	cmp	r3, #1
 80068ee:	d1bf      	bne.n	8006870 <HAL_DMA_Start_IT+0x20>
 80068f0:	2002      	movs	r0, #2
}
 80068f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hdma->Instance->PAR = DstAddress;
 80068f6:	f8c1 8008 	str.w	r8, [r1, #8]
    hdma->Instance->M0AR = SrcAddress;
 80068fa:	60cf      	str	r7, [r1, #12]
 80068fc:	e7d0      	b.n	80068a0 <HAL_DMA_Start_IT+0x50>
 80068fe:	bf00      	nop
 8006900:	08026410 	.word	0x08026410

08006904 <HAL_DMA_Abort>:
{
 8006904:	b570      	push	{r4, r5, r6, lr}
 8006906:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006908:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 800690a:	f7fe fddb 	bl	80054c4 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800690e:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8006912:	2b02      	cmp	r3, #2
 8006914:	d006      	beq.n	8006924 <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006916:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 8006918:	2300      	movs	r3, #0
    return HAL_ERROR;
 800691a:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800691c:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 800691e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8006922:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006924:	6823      	ldr	r3, [r4, #0]
 8006926:	4605      	mov	r5, r0
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006928:	6c21      	ldr	r1, [r4, #64]	; 0x40
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	f022 0216 	bic.w	r2, r2, #22
 8006930:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006932:	695a      	ldr	r2, [r3, #20]
 8006934:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006938:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800693a:	b339      	cbz	r1, 800698c <HAL_DMA_Abort+0x88>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800693c:	681a      	ldr	r2, [r3, #0]
 800693e:	f022 0208 	bic.w	r2, r2, #8
 8006942:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	f022 0201 	bic.w	r2, r2, #1
 800694a:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800694c:	e005      	b.n	800695a <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800694e:	f7fe fdb9 	bl	80054c4 <HAL_GetTick>
 8006952:	1b40      	subs	r0, r0, r5
 8006954:	2805      	cmp	r0, #5
 8006956:	d80f      	bhi.n	8006978 <HAL_DMA_Abort+0x74>
 8006958:	6823      	ldr	r3, [r4, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f013 0301 	ands.w	r3, r3, #1
 8006960:	d1f5      	bne.n	800694e <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006962:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8006964:	223f      	movs	r2, #63	; 0x3f
  return HAL_OK;
 8006966:	4618      	mov	r0, r3
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006968:	408a      	lsls	r2, r1
    hdma->State = HAL_DMA_STATE_READY;
 800696a:	2101      	movs	r1, #1
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800696c:	60b2      	str	r2, [r6, #8]
    __HAL_UNLOCK(hdma);
 800696e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 8006972:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
}
 8006976:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006978:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800697a:	2120      	movs	r1, #32
        __HAL_UNLOCK(hdma);
 800697c:	2200      	movs	r2, #0
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800697e:	6561      	str	r1, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8006980:	4618      	mov	r0, r3
        __HAL_UNLOCK(hdma);
 8006982:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006986:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 800698a:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800698c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800698e:	2a00      	cmp	r2, #0
 8006990:	d1d4      	bne.n	800693c <HAL_DMA_Abort+0x38>
 8006992:	e7d7      	b.n	8006944 <HAL_DMA_Abort+0x40>

08006994 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006994:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
{
 8006998:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800699a:	2a02      	cmp	r2, #2
 800699c:	d003      	beq.n	80069a6 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800699e:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 80069a0:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80069a2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80069a4:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 80069a6:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80069a8:	2105      	movs	r1, #5
  return HAL_OK;
 80069aa:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_ABORT;
 80069ac:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80069b0:	6813      	ldr	r3, [r2, #0]
 80069b2:	f023 0301 	bic.w	r3, r3, #1
 80069b6:	6013      	str	r3, [r2, #0]
}
 80069b8:	4770      	bx	lr
 80069ba:	bf00      	nop

080069bc <HAL_DMA_IRQHandler>:
{
 80069bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069be:	4604      	mov	r4, r0
 80069c0:	b083      	sub	sp, #12
  __IO uint32_t count = 0;
 80069c2:	2000      	movs	r0, #0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80069c4:	2208      	movs	r2, #8
  uint32_t timeout = SystemCoreClock / 9600;
 80069c6:	4966      	ldr	r1, [pc, #408]	; (8006b60 <HAL_DMA_IRQHandler+0x1a4>)
  __IO uint32_t count = 0;
 80069c8:	9001      	str	r0, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600;
 80069ca:	680e      	ldr	r6, [r1, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80069cc:	e9d4 7316 	ldrd	r7, r3, [r4, #88]	; 0x58
 80069d0:	409a      	lsls	r2, r3
  tmpisr = regs->ISR;
 80069d2:	683d      	ldr	r5, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80069d4:	422a      	tst	r2, r5
 80069d6:	d003      	beq.n	80069e0 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80069d8:	6821      	ldr	r1, [r4, #0]
 80069da:	6808      	ldr	r0, [r1, #0]
 80069dc:	0740      	lsls	r0, r0, #29
 80069de:	d459      	bmi.n	8006a94 <HAL_DMA_IRQHandler+0xd8>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80069e0:	2201      	movs	r2, #1
 80069e2:	409a      	lsls	r2, r3
 80069e4:	422a      	tst	r2, r5
 80069e6:	d003      	beq.n	80069f0 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80069e8:	6821      	ldr	r1, [r4, #0]
 80069ea:	6949      	ldr	r1, [r1, #20]
 80069ec:	0608      	lsls	r0, r1, #24
 80069ee:	d474      	bmi.n	8006ada <HAL_DMA_IRQHandler+0x11e>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80069f0:	2204      	movs	r2, #4
 80069f2:	409a      	lsls	r2, r3
 80069f4:	422a      	tst	r2, r5
 80069f6:	d003      	beq.n	8006a00 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80069f8:	6821      	ldr	r1, [r4, #0]
 80069fa:	6809      	ldr	r1, [r1, #0]
 80069fc:	0789      	lsls	r1, r1, #30
 80069fe:	d466      	bmi.n	8006ace <HAL_DMA_IRQHandler+0x112>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006a00:	2210      	movs	r2, #16
 8006a02:	409a      	lsls	r2, r3
 8006a04:	422a      	tst	r2, r5
 8006a06:	d003      	beq.n	8006a10 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006a08:	6821      	ldr	r1, [r4, #0]
 8006a0a:	6808      	ldr	r0, [r1, #0]
 8006a0c:	0700      	lsls	r0, r0, #28
 8006a0e:	d44b      	bmi.n	8006aa8 <HAL_DMA_IRQHandler+0xec>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006a10:	2220      	movs	r2, #32
 8006a12:	409a      	lsls	r2, r3
 8006a14:	422a      	tst	r2, r5
 8006a16:	d014      	beq.n	8006a42 <HAL_DMA_IRQHandler+0x86>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006a18:	6821      	ldr	r1, [r4, #0]
 8006a1a:	6808      	ldr	r0, [r1, #0]
 8006a1c:	06c0      	lsls	r0, r0, #27
 8006a1e:	d510      	bpl.n	8006a42 <HAL_DMA_IRQHandler+0x86>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006a20:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006a22:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8006a26:	2a05      	cmp	r2, #5
 8006a28:	d063      	beq.n	8006af2 <HAL_DMA_IRQHandler+0x136>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006a2a:	680b      	ldr	r3, [r1, #0]
 8006a2c:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006a30:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006a32:	d07e      	beq.n	8006b32 <HAL_DMA_IRQHandler+0x176>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006a34:	0319      	lsls	r1, r3, #12
 8006a36:	f140 8089 	bpl.w	8006b4c <HAL_DMA_IRQHandler+0x190>
        if(hdma->XferCpltCallback != NULL)
 8006a3a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006a3c:	b10b      	cbz	r3, 8006a42 <HAL_DMA_IRQHandler+0x86>
          hdma->XferCpltCallback(hdma);
 8006a3e:	4620      	mov	r0, r4
 8006a40:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006a42:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006a44:	b323      	cbz	r3, 8006a90 <HAL_DMA_IRQHandler+0xd4>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006a46:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006a48:	07da      	lsls	r2, r3, #31
 8006a4a:	d51a      	bpl.n	8006a82 <HAL_DMA_IRQHandler+0xc6>
      __HAL_DMA_DISABLE(hdma);
 8006a4c:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8006a4e:	2105      	movs	r1, #5
  uint32_t timeout = SystemCoreClock / 9600;
 8006a50:	4b44      	ldr	r3, [pc, #272]	; (8006b64 <HAL_DMA_IRQHandler+0x1a8>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8006a52:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
  uint32_t timeout = SystemCoreClock / 9600;
 8006a56:	fba3 3606 	umull	r3, r6, r3, r6
      __HAL_DMA_DISABLE(hdma);
 8006a5a:	6813      	ldr	r3, [r2, #0]
 8006a5c:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600;
 8006a60:	0ab6      	lsrs	r6, r6, #10
      __HAL_DMA_DISABLE(hdma);
 8006a62:	6013      	str	r3, [r2, #0]
 8006a64:	e002      	b.n	8006a6c <HAL_DMA_IRQHandler+0xb0>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006a66:	6813      	ldr	r3, [r2, #0]
 8006a68:	07db      	lsls	r3, r3, #31
 8006a6a:	d504      	bpl.n	8006a76 <HAL_DMA_IRQHandler+0xba>
        if (++count > timeout)
 8006a6c:	9b01      	ldr	r3, [sp, #4]
 8006a6e:	3301      	adds	r3, #1
 8006a70:	42b3      	cmp	r3, r6
 8006a72:	9301      	str	r3, [sp, #4]
 8006a74:	d9f7      	bls.n	8006a66 <HAL_DMA_IRQHandler+0xaa>
      __HAL_UNLOCK(hdma);
 8006a76:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 8006a78:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 8006a7a:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8006a7e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8006a82:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8006a84:	b123      	cbz	r3, 8006a90 <HAL_DMA_IRQHandler+0xd4>
      hdma->XferErrorCallback(hdma);
 8006a86:	4620      	mov	r0, r4
}
 8006a88:	b003      	add	sp, #12
 8006a8a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8006a8e:	4718      	bx	r3
}
 8006a90:	b003      	add	sp, #12
 8006a92:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006a94:	6808      	ldr	r0, [r1, #0]
 8006a96:	f020 0004 	bic.w	r0, r0, #4
 8006a9a:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006a9c:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006a9e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006aa0:	f042 0201 	orr.w	r2, r2, #1
 8006aa4:	6562      	str	r2, [r4, #84]	; 0x54
 8006aa6:	e79b      	b.n	80069e0 <HAL_DMA_IRQHandler+0x24>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006aa8:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006aaa:	680a      	ldr	r2, [r1, #0]
 8006aac:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006ab0:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006ab2:	d118      	bne.n	8006ae6 <HAL_DMA_IRQHandler+0x12a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006ab4:	05d2      	lsls	r2, r2, #23
 8006ab6:	d403      	bmi.n	8006ac0 <HAL_DMA_IRQHandler+0x104>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006ab8:	680a      	ldr	r2, [r1, #0]
 8006aba:	f022 0208 	bic.w	r2, r2, #8
 8006abe:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8006ac0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8006ac2:	2a00      	cmp	r2, #0
 8006ac4:	d0a4      	beq.n	8006a10 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 8006ac6:	4620      	mov	r0, r4
 8006ac8:	4790      	blx	r2
 8006aca:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006acc:	e7a0      	b.n	8006a10 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006ace:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006ad0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006ad2:	f042 0204 	orr.w	r2, r2, #4
 8006ad6:	6562      	str	r2, [r4, #84]	; 0x54
 8006ad8:	e792      	b.n	8006a00 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006ada:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006adc:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006ade:	f042 0202 	orr.w	r2, r2, #2
 8006ae2:	6562      	str	r2, [r4, #84]	; 0x54
 8006ae4:	e784      	b.n	80069f0 <HAL_DMA_IRQHandler+0x34>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006ae6:	0311      	lsls	r1, r2, #12
 8006ae8:	d5ea      	bpl.n	8006ac0 <HAL_DMA_IRQHandler+0x104>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006aea:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8006aec:	2a00      	cmp	r2, #0
 8006aee:	d1ea      	bne.n	8006ac6 <HAL_DMA_IRQHandler+0x10a>
 8006af0:	e78e      	b.n	8006a10 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006af2:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006af4:	6c20      	ldr	r0, [r4, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006af6:	f022 0216 	bic.w	r2, r2, #22
 8006afa:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006afc:	694a      	ldr	r2, [r1, #20]
 8006afe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006b02:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006b04:	b338      	cbz	r0, 8006b56 <HAL_DMA_IRQHandler+0x19a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006b06:	680a      	ldr	r2, [r1, #0]
 8006b08:	f022 0208 	bic.w	r2, r2, #8
 8006b0c:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006b0e:	223f      	movs	r2, #63	; 0x3f
        __HAL_UNLOCK(hdma);
 8006b10:	2000      	movs	r0, #0
        hdma->State = HAL_DMA_STATE_READY;
 8006b12:	2101      	movs	r1, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006b14:	fa02 f303 	lsl.w	r3, r2, r3
        if(hdma->XferAbortCallback != NULL)
 8006b18:	6d22      	ldr	r2, [r4, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006b1a:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 8006b1c:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8006b20:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8006b24:	2a00      	cmp	r2, #0
 8006b26:	d0b3      	beq.n	8006a90 <HAL_DMA_IRQHandler+0xd4>
          hdma->XferAbortCallback(hdma);
 8006b28:	4620      	mov	r0, r4
}
 8006b2a:	b003      	add	sp, #12
 8006b2c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferAbortCallback(hdma);
 8006b30:	4710      	bx	r2
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006b32:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8006b36:	d180      	bne.n	8006a3a <HAL_DMA_IRQHandler+0x7e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006b38:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8006b3a:	2001      	movs	r0, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006b3c:	f022 0210 	bic.w	r2, r2, #16
 8006b40:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 8006b42:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8006b46:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 8006b4a:	e776      	b.n	8006a3a <HAL_DMA_IRQHandler+0x7e>
          if(hdma->XferM1CpltCallback != NULL)
 8006b4c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	f47f af75 	bne.w	8006a3e <HAL_DMA_IRQHandler+0x82>
 8006b54:	e775      	b.n	8006a42 <HAL_DMA_IRQHandler+0x86>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006b56:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8006b58:	2a00      	cmp	r2, #0
 8006b5a:	d1d4      	bne.n	8006b06 <HAL_DMA_IRQHandler+0x14a>
 8006b5c:	e7d7      	b.n	8006b0e <HAL_DMA_IRQHandler+0x152>
 8006b5e:	bf00      	nop
 8006b60:	20000244 	.word	0x20000244
 8006b64:	1b4e81b5 	.word	0x1b4e81b5

08006b68 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8006b68:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8006b6a:	4770      	bx	lr

08006b6c <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8006b6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b70:	9d08      	ldr	r5, [sp, #32]
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8006b72:	f64f 76fe 	movw	r6, #65534	; 0xfffe
{
 8006b76:	460f      	mov	r7, r1
 8006b78:	4604      	mov	r4, r0
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8006b7a:	1e69      	subs	r1, r5, #1
{
 8006b7c:	4690      	mov	r8, r2
 8006b7e:	4699      	mov	r9, r3
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8006b80:	42b1      	cmp	r1, r6
 8006b82:	d861      	bhi.n	8006c48 <HAL_DMAEx_MultiBufferStart_IT+0xdc>
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006b84:	68a0      	ldr	r0, [r4, #8]
 8006b86:	2880      	cmp	r0, #128	; 0x80
 8006b88:	d065      	beq.n	8006c56 <HAL_DMAEx_MultiBufferStart_IT+0xea>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
    return HAL_ERROR;
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8006b8a:	f894 1034 	ldrb.w	r1, [r4, #52]	; 0x34
 8006b8e:	2901      	cmp	r1, #1
 8006b90:	d07d      	beq.n	8006c8e <HAL_DMAEx_MultiBufferStart_IT+0x122>
 8006b92:	2201      	movs	r2, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006b94:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8006b98:	4293      	cmp	r3, r2
  __HAL_LOCK(hdma);
 8006b9a:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8006b9e:	d14d      	bne.n	8006c3c <HAL_DMAEx_MultiBufferStart_IT+0xd0>
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8006ba0:	6821      	ldr	r1, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006ba2:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8006ba4:	2202      	movs	r2, #2
{
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006ba6:	2840      	cmp	r0, #64	; 0x40
    hdma->State = HAL_DMA_STATE_BUSY;
 8006ba8:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006bac:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8006bae:	680b      	ldr	r3, [r1, #0]
 8006bb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006bb4:	600b      	str	r3, [r1, #0]
    hdma->Instance->M1AR = SecondMemAddress;
 8006bb6:	f8c1 9010 	str.w	r9, [r1, #16]
  hdma->Instance->NDTR = DataLength;
 8006bba:	604d      	str	r5, [r1, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006bbc:	d051      	beq.n	8006c62 <HAL_DMAEx_MultiBufferStart_IT+0xf6>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8006bbe:	608f      	str	r7, [r1, #8]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8006bc0:	f8c1 800c 	str.w	r8, [r1, #12]
 8006bc4:	4b91      	ldr	r3, [pc, #580]	; (8006e0c <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 8006bc6:	4a92      	ldr	r2, [pc, #584]	; (8006e10 <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 8006bc8:	4d92      	ldr	r5, [pc, #584]	; (8006e14 <HAL_DMAEx_MultiBufferStart_IT+0x2a8>)
 8006bca:	4299      	cmp	r1, r3
 8006bcc:	bf18      	it	ne
 8006bce:	4291      	cmpne	r1, r2
 8006bd0:	4891      	ldr	r0, [pc, #580]	; (8006e18 <HAL_DMAEx_MultiBufferStart_IT+0x2ac>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006bd2:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 8006bd6:	bf14      	ite	ne
 8006bd8:	2301      	movne	r3, #1
 8006bda:	2300      	moveq	r3, #0
 8006bdc:	42a9      	cmp	r1, r5
 8006bde:	bf0c      	ite	eq
 8006be0:	2300      	moveq	r3, #0
 8006be2:	f003 0301 	andne.w	r3, r3, #1
 8006be6:	4281      	cmp	r1, r0
 8006be8:	bf0c      	ite	eq
 8006bea:	2300      	moveq	r3, #0
 8006bec:	f003 0301 	andne.w	r3, r3, #1
 8006bf0:	4291      	cmp	r1, r2
 8006bf2:	d93a      	bls.n	8006c6a <HAL_DMAEx_MultiBufferStart_IT+0xfe>
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d174      	bne.n	8006ce2 <HAL_DMAEx_MultiBufferStart_IT+0x176>
 8006bf8:	4b88      	ldr	r3, [pc, #544]	; (8006e1c <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 8006bfa:	2020      	movs	r0, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006bfc:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006bfe:	2508      	movs	r5, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006c00:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006c02:	2004      	movs	r0, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006c04:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006c06:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006c08:	60dd      	str	r5, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006c0a:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006c0c:	4b83      	ldr	r3, [pc, #524]	; (8006e1c <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 8006c0e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006c10:	680b      	ldr	r3, [r1, #0]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006c12:	6c22      	ldr	r2, [r4, #64]	; 0x40
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006c14:	f043 0316 	orr.w	r3, r3, #22
 8006c18:	600b      	str	r3, [r1, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8006c1a:	694b      	ldr	r3, [r1, #20]
 8006c1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c20:	614b      	str	r3, [r1, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006c22:	2a00      	cmp	r2, #0
 8006c24:	d036      	beq.n	8006c94 <HAL_DMAEx_MultiBufferStart_IT+0x128>
      hdma->Instance->CR  |= DMA_IT_HT;
 8006c26:	680b      	ldr	r3, [r1, #0]
 8006c28:	f043 0308 	orr.w	r3, r3, #8
 8006c2c:	600b      	str	r3, [r1, #0]
    __HAL_DMA_ENABLE(hdma); 
 8006c2e:	680b      	ldr	r3, [r1, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c30:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma); 
 8006c32:	f043 0301 	orr.w	r3, r3, #1
 8006c36:	600b      	str	r3, [r1, #0]
}
 8006c38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_UNLOCK(hdma);	  
 8006c3c:	2300      	movs	r3, #0
    status = HAL_BUSY;
 8006c3e:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);	  
 8006c40:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8006c44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8006c48:	4875      	ldr	r0, [pc, #468]	; (8006e20 <HAL_DMAEx_MultiBufferStart_IT+0x2b4>)
 8006c4a:	21a2      	movs	r1, #162	; 0xa2
 8006c4c:	f7fc f894 	bl	8002d78 <assert_failed>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006c50:	68a0      	ldr	r0, [r4, #8]
 8006c52:	2880      	cmp	r0, #128	; 0x80
 8006c54:	d199      	bne.n	8006b8a <HAL_DMAEx_MultiBufferStart_IT+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8006c56:	f44f 7380 	mov.w	r3, #256	; 0x100
    return HAL_ERROR;
 8006c5a:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8006c5c:	6563      	str	r3, [r4, #84]	; 0x54
}
 8006c5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    hdma->Instance->PAR = DstAddress;
 8006c62:	f8c1 8008 	str.w	r8, [r1, #8]
    hdma->Instance->M0AR = SrcAddress;
 8006c66:	60cf      	str	r7, [r1, #12]
 8006c68:	e7ac      	b.n	8006bc4 <HAL_DMAEx_MultiBufferStart_IT+0x58>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006c6a:	4a6e      	ldr	r2, [pc, #440]	; (8006e24 <HAL_DMAEx_MultiBufferStart_IT+0x2b8>)
 8006c6c:	4291      	cmp	r1, r2
 8006c6e:	d915      	bls.n	8006c9c <HAL_DMAEx_MultiBufferStart_IT+0x130>
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d15a      	bne.n	8006d2a <HAL_DMAEx_MultiBufferStart_IT+0x1be>
 8006c74:	4b69      	ldr	r3, [pc, #420]	; (8006e1c <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 8006c76:	2020      	movs	r0, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006c78:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006c7a:	2508      	movs	r5, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006c7c:	6098      	str	r0, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006c7e:	2004      	movs	r0, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006c80:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006c82:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006c84:	609d      	str	r5, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006c86:	6098      	str	r0, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006c88:	4b64      	ldr	r3, [pc, #400]	; (8006e1c <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 8006c8a:	609a      	str	r2, [r3, #8]
 8006c8c:	e7c0      	b.n	8006c10 <HAL_DMAEx_MultiBufferStart_IT+0xa4>
  __HAL_LOCK(hdma);
 8006c8e:	2002      	movs	r0, #2
}
 8006c90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006c94:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d1c5      	bne.n	8006c26 <HAL_DMAEx_MultiBufferStart_IT+0xba>
 8006c9a:	e7c8      	b.n	8006c2e <HAL_DMAEx_MultiBufferStart_IT+0xc2>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006c9c:	4a62      	ldr	r2, [pc, #392]	; (8006e28 <HAL_DMAEx_MultiBufferStart_IT+0x2bc>)
 8006c9e:	4291      	cmp	r1, r2
 8006ca0:	d90f      	bls.n	8006cc2 <HAL_DMAEx_MultiBufferStart_IT+0x156>
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	f040 8140 	bne.w	8006f28 <HAL_DMAEx_MultiBufferStart_IT+0x3bc>
 8006ca8:	4b60      	ldr	r3, [pc, #384]	; (8006e2c <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 8006caa:	2020      	movs	r0, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006cac:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006cae:	2508      	movs	r5, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006cb0:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006cb2:	2004      	movs	r0, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006cb4:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006cb6:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006cb8:	60dd      	str	r5, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006cba:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006cbc:	4b5b      	ldr	r3, [pc, #364]	; (8006e2c <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 8006cbe:	60da      	str	r2, [r3, #12]
 8006cc0:	e7a6      	b.n	8006c10 <HAL_DMAEx_MultiBufferStart_IT+0xa4>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	f040 80bc 	bne.w	8006e40 <HAL_DMAEx_MultiBufferStart_IT+0x2d4>
 8006cc8:	4b58      	ldr	r3, [pc, #352]	; (8006e2c <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 8006cca:	2020      	movs	r0, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006ccc:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006cce:	2508      	movs	r5, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006cd0:	6098      	str	r0, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006cd2:	2004      	movs	r0, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006cd4:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006cd6:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006cd8:	609d      	str	r5, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006cda:	6098      	str	r0, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006cdc:	4b53      	ldr	r3, [pc, #332]	; (8006e2c <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 8006cde:	609a      	str	r2, [r3, #8]
 8006ce0:	e796      	b.n	8006c10 <HAL_DMAEx_MultiBufferStart_IT+0xa4>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006ce2:	4b53      	ldr	r3, [pc, #332]	; (8006e30 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8006ce4:	f5a0 707a 	sub.w	r0, r0, #1000	; 0x3e8
 8006ce8:	f5a2 7274 	sub.w	r2, r2, #976	; 0x3d0
 8006cec:	4299      	cmp	r1, r3
 8006cee:	bf18      	it	ne
 8006cf0:	4281      	cmpne	r1, r0
 8006cf2:	bf14      	ite	ne
 8006cf4:	2301      	movne	r3, #1
 8006cf6:	2300      	moveq	r3, #0
 8006cf8:	4291      	cmp	r1, r2
 8006cfa:	bf0c      	ite	eq
 8006cfc:	2300      	moveq	r3, #0
 8006cfe:	f003 0301 	andne.w	r3, r3, #1
 8006d02:	b11b      	cbz	r3, 8006d0c <HAL_DMAEx_MultiBufferStart_IT+0x1a0>
 8006d04:	4b4b      	ldr	r3, [pc, #300]	; (8006e34 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 8006d06:	4299      	cmp	r1, r3
 8006d08:	f040 818a 	bne.w	8007020 <HAL_DMAEx_MultiBufferStart_IT+0x4b4>
 8006d0c:	4b43      	ldr	r3, [pc, #268]	; (8006e1c <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 8006d0e:	f44f 6000 	mov.w	r0, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006d12:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006d16:	f44f 7500 	mov.w	r5, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006d1a:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006d1c:	f44f 7080 	mov.w	r0, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006d20:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006d22:	2240      	movs	r2, #64	; 0x40
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006d24:	60dd      	str	r5, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006d26:	60d8      	str	r0, [r3, #12]
 8006d28:	e770      	b.n	8006c0c <HAL_DMAEx_MultiBufferStart_IT+0xa0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006d2a:	4b43      	ldr	r3, [pc, #268]	; (8006e38 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>)
 8006d2c:	3a30      	subs	r2, #48	; 0x30
 8006d2e:	4840      	ldr	r0, [pc, #256]	; (8006e30 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8006d30:	4299      	cmp	r1, r3
 8006d32:	bf18      	it	ne
 8006d34:	4281      	cmpne	r1, r0
 8006d36:	bf14      	ite	ne
 8006d38:	2301      	movne	r3, #1
 8006d3a:	2300      	moveq	r3, #0
 8006d3c:	4291      	cmp	r1, r2
 8006d3e:	bf0c      	ite	eq
 8006d40:	2300      	moveq	r3, #0
 8006d42:	f003 0301 	andne.w	r3, r3, #1
 8006d46:	b11b      	cbz	r3, 8006d50 <HAL_DMAEx_MultiBufferStart_IT+0x1e4>
 8006d48:	4b3a      	ldr	r3, [pc, #232]	; (8006e34 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 8006d4a:	4299      	cmp	r1, r3
 8006d4c:	f040 81e4 	bne.w	8007118 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>
 8006d50:	f44f 6500 	mov.w	r5, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006d54:	4b36      	ldr	r3, [pc, #216]	; (8006e30 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8006d56:	4a38      	ldr	r2, [pc, #224]	; (8006e38 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>)
 8006d58:	4838      	ldr	r0, [pc, #224]	; (8006e3c <HAL_DMAEx_MultiBufferStart_IT+0x2d0>)
 8006d5a:	4299      	cmp	r1, r3
 8006d5c:	bf18      	it	ne
 8006d5e:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006d60:	f8c2 53e0 	str.w	r5, [r2, #992]	; 0x3e0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006d64:	bf14      	ite	ne
 8006d66:	2301      	movne	r3, #1
 8006d68:	2300      	moveq	r3, #0
 8006d6a:	4281      	cmp	r1, r0
 8006d6c:	bf0c      	ite	eq
 8006d6e:	2300      	moveq	r3, #0
 8006d70:	f003 0301 	andne.w	r3, r3, #1
 8006d74:	b11b      	cbz	r3, 8006d7e <HAL_DMAEx_MultiBufferStart_IT+0x212>
 8006d76:	4b2f      	ldr	r3, [pc, #188]	; (8006e34 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 8006d78:	4299      	cmp	r1, r3
 8006d7a:	f040 81e6 	bne.w	800714a <HAL_DMAEx_MultiBufferStart_IT+0x5de>
 8006d7e:	f44f 6580 	mov.w	r5, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006d82:	4b2d      	ldr	r3, [pc, #180]	; (8006e38 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>)
 8006d84:	4a2a      	ldr	r2, [pc, #168]	; (8006e30 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8006d86:	482d      	ldr	r0, [pc, #180]	; (8006e3c <HAL_DMAEx_MultiBufferStart_IT+0x2d0>)
 8006d88:	4299      	cmp	r1, r3
 8006d8a:	bf18      	it	ne
 8006d8c:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006d8e:	f842 5c20 	str.w	r5, [r2, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006d92:	bf14      	ite	ne
 8006d94:	2301      	movne	r3, #1
 8006d96:	2300      	moveq	r3, #0
 8006d98:	4281      	cmp	r1, r0
 8006d9a:	bf0c      	ite	eq
 8006d9c:	2300      	moveq	r3, #0
 8006d9e:	f003 0301 	andne.w	r3, r3, #1
 8006da2:	b11b      	cbz	r3, 8006dac <HAL_DMAEx_MultiBufferStart_IT+0x240>
 8006da4:	4b23      	ldr	r3, [pc, #140]	; (8006e34 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 8006da6:	4299      	cmp	r1, r3
 8006da8:	f040 81ff 	bne.w	80071aa <HAL_DMAEx_MultiBufferStart_IT+0x63e>
 8006dac:	f44f 7500 	mov.w	r5, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006db0:	4b21      	ldr	r3, [pc, #132]	; (8006e38 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>)
 8006db2:	4a1f      	ldr	r2, [pc, #124]	; (8006e30 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8006db4:	4821      	ldr	r0, [pc, #132]	; (8006e3c <HAL_DMAEx_MultiBufferStart_IT+0x2d0>)
 8006db6:	4299      	cmp	r1, r3
 8006db8:	bf18      	it	ne
 8006dba:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006dbc:	f842 5c20 	str.w	r5, [r2, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006dc0:	bf14      	ite	ne
 8006dc2:	2301      	movne	r3, #1
 8006dc4:	2300      	moveq	r3, #0
 8006dc6:	4281      	cmp	r1, r0
 8006dc8:	bf0c      	ite	eq
 8006dca:	2300      	moveq	r3, #0
 8006dcc:	f003 0301 	andne.w	r3, r3, #1
 8006dd0:	b11b      	cbz	r3, 8006dda <HAL_DMAEx_MultiBufferStart_IT+0x26e>
 8006dd2:	4b18      	ldr	r3, [pc, #96]	; (8006e34 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 8006dd4:	4299      	cmp	r1, r3
 8006dd6:	f040 81d0 	bne.w	800717a <HAL_DMAEx_MultiBufferStart_IT+0x60e>
 8006dda:	f44f 7580 	mov.w	r5, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006dde:	4b16      	ldr	r3, [pc, #88]	; (8006e38 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>)
 8006de0:	4a13      	ldr	r2, [pc, #76]	; (8006e30 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8006de2:	4816      	ldr	r0, [pc, #88]	; (8006e3c <HAL_DMAEx_MultiBufferStart_IT+0x2d0>)
 8006de4:	4299      	cmp	r1, r3
 8006de6:	bf18      	it	ne
 8006de8:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006dea:	f842 5c20 	str.w	r5, [r2, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006dee:	bf14      	ite	ne
 8006df0:	2301      	movne	r3, #1
 8006df2:	2300      	moveq	r3, #0
 8006df4:	4281      	cmp	r1, r0
 8006df6:	bf0c      	ite	eq
 8006df8:	2300      	moveq	r3, #0
 8006dfa:	f003 0301 	andne.w	r3, r3, #1
 8006dfe:	b11b      	cbz	r3, 8006e08 <HAL_DMAEx_MultiBufferStart_IT+0x29c>
 8006e00:	4b0c      	ldr	r3, [pc, #48]	; (8006e34 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 8006e02:	4299      	cmp	r1, r3
 8006e04:	f040 81e9 	bne.w	80071da <HAL_DMAEx_MultiBufferStart_IT+0x66e>
 8006e08:	2240      	movs	r2, #64	; 0x40
 8006e0a:	e73d      	b.n	8006c88 <HAL_DMAEx_MultiBufferStart_IT+0x11c>
 8006e0c:	40026470 	.word	0x40026470
 8006e10:	40026070 	.word	0x40026070
 8006e14:	40026010 	.word	0x40026010
 8006e18:	40026410 	.word	0x40026410
 8006e1c:	40026400 	.word	0x40026400
 8006e20:	08026450 	.word	0x08026450
 8006e24:	400260b8 	.word	0x400260b8
 8006e28:	40026058 	.word	0x40026058
 8006e2c:	40026000 	.word	0x40026000
 8006e30:	40026428 	.word	0x40026428
 8006e34:	40026488 	.word	0x40026488
 8006e38:	40026028 	.word	0x40026028
 8006e3c:	40026088 	.word	0x40026088
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006e40:	4b73      	ldr	r3, [pc, #460]	; (8007010 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8006e42:	4874      	ldr	r0, [pc, #464]	; (8007014 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8006e44:	4a74      	ldr	r2, [pc, #464]	; (8007018 <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 8006e46:	4299      	cmp	r1, r3
 8006e48:	bf18      	it	ne
 8006e4a:	4281      	cmpne	r1, r0
 8006e4c:	bf14      	ite	ne
 8006e4e:	2301      	movne	r3, #1
 8006e50:	2300      	moveq	r3, #0
 8006e52:	4291      	cmp	r1, r2
 8006e54:	bf0c      	ite	eq
 8006e56:	2300      	moveq	r3, #0
 8006e58:	f003 0301 	andne.w	r3, r3, #1
 8006e5c:	b11b      	cbz	r3, 8006e66 <HAL_DMAEx_MultiBufferStart_IT+0x2fa>
 8006e5e:	4b6f      	ldr	r3, [pc, #444]	; (800701c <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 8006e60:	4299      	cmp	r1, r3
 8006e62:	f040 81d2 	bne.w	800720a <HAL_DMAEx_MultiBufferStart_IT+0x69e>
 8006e66:	f44f 6000 	mov.w	r0, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006e6a:	4b6a      	ldr	r3, [pc, #424]	; (8007014 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8006e6c:	4a68      	ldr	r2, [pc, #416]	; (8007010 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8006e6e:	4d6a      	ldr	r5, [pc, #424]	; (8007018 <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 8006e70:	4299      	cmp	r1, r3
 8006e72:	bf18      	it	ne
 8006e74:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006e76:	f5a2 6285 	sub.w	r2, r2, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006e7a:	bf14      	ite	ne
 8006e7c:	2301      	movne	r3, #1
 8006e7e:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006e80:	6090      	str	r0, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006e82:	42a9      	cmp	r1, r5
 8006e84:	bf0c      	ite	eq
 8006e86:	2300      	moveq	r3, #0
 8006e88:	f003 0301 	andne.w	r3, r3, #1
 8006e8c:	b11b      	cbz	r3, 8006e96 <HAL_DMAEx_MultiBufferStart_IT+0x32a>
 8006e8e:	4b63      	ldr	r3, [pc, #396]	; (800701c <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 8006e90:	4299      	cmp	r1, r3
 8006e92:	f040 8205 	bne.w	80072a0 <HAL_DMAEx_MultiBufferStart_IT+0x734>
 8006e96:	f44f 6080 	mov.w	r0, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006e9a:	4b5e      	ldr	r3, [pc, #376]	; (8007014 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8006e9c:	4a5c      	ldr	r2, [pc, #368]	; (8007010 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8006e9e:	4d5e      	ldr	r5, [pc, #376]	; (8007018 <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 8006ea0:	4299      	cmp	r1, r3
 8006ea2:	bf18      	it	ne
 8006ea4:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006ea6:	f5a2 6285 	sub.w	r2, r2, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006eaa:	bf14      	ite	ne
 8006eac:	2301      	movne	r3, #1
 8006eae:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006eb0:	6090      	str	r0, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006eb2:	42a9      	cmp	r1, r5
 8006eb4:	bf0c      	ite	eq
 8006eb6:	2300      	moveq	r3, #0
 8006eb8:	f003 0301 	andne.w	r3, r3, #1
 8006ebc:	b11b      	cbz	r3, 8006ec6 <HAL_DMAEx_MultiBufferStart_IT+0x35a>
 8006ebe:	4b57      	ldr	r3, [pc, #348]	; (800701c <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 8006ec0:	4299      	cmp	r1, r3
 8006ec2:	f040 8253 	bne.w	800736c <HAL_DMAEx_MultiBufferStart_IT+0x800>
 8006ec6:	f44f 7000 	mov.w	r0, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006eca:	4b51      	ldr	r3, [pc, #324]	; (8007010 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8006ecc:	4a51      	ldr	r2, [pc, #324]	; (8007014 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8006ece:	4d52      	ldr	r5, [pc, #328]	; (8007018 <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 8006ed0:	4299      	cmp	r1, r3
 8006ed2:	bf18      	it	ne
 8006ed4:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006ed6:	f842 0c20 	str.w	r0, [r2, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006eda:	bf14      	ite	ne
 8006edc:	2301      	movne	r3, #1
 8006ede:	2300      	moveq	r3, #0
 8006ee0:	42a9      	cmp	r1, r5
 8006ee2:	bf0c      	ite	eq
 8006ee4:	2300      	moveq	r3, #0
 8006ee6:	f003 0301 	andne.w	r3, r3, #1
 8006eea:	b11b      	cbz	r3, 8006ef4 <HAL_DMAEx_MultiBufferStart_IT+0x388>
 8006eec:	4b4b      	ldr	r3, [pc, #300]	; (800701c <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 8006eee:	4299      	cmp	r1, r3
 8006ef0:	f040 820e 	bne.w	8007310 <HAL_DMAEx_MultiBufferStart_IT+0x7a4>
 8006ef4:	f44f 7080 	mov.w	r0, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006ef8:	4b46      	ldr	r3, [pc, #280]	; (8007014 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8006efa:	4a45      	ldr	r2, [pc, #276]	; (8007010 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8006efc:	4d46      	ldr	r5, [pc, #280]	; (8007018 <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 8006efe:	4299      	cmp	r1, r3
 8006f00:	bf18      	it	ne
 8006f02:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006f04:	f5a2 6285 	sub.w	r2, r2, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006f08:	bf14      	ite	ne
 8006f0a:	2301      	movne	r3, #1
 8006f0c:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006f0e:	6090      	str	r0, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006f10:	42a9      	cmp	r1, r5
 8006f12:	bf0c      	ite	eq
 8006f14:	2300      	moveq	r3, #0
 8006f16:	f003 0301 	andne.w	r3, r3, #1
 8006f1a:	b11b      	cbz	r3, 8006f24 <HAL_DMAEx_MultiBufferStart_IT+0x3b8>
 8006f1c:	4b3f      	ldr	r3, [pc, #252]	; (800701c <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 8006f1e:	4299      	cmp	r1, r3
 8006f20:	f040 8250 	bne.w	80073c4 <HAL_DMAEx_MultiBufferStart_IT+0x858>
 8006f24:	2240      	movs	r2, #64	; 0x40
 8006f26:	e6d9      	b.n	8006cdc <HAL_DMAEx_MultiBufferStart_IT+0x170>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006f28:	4b3a      	ldr	r3, [pc, #232]	; (8007014 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8006f2a:	3230      	adds	r2, #48	; 0x30
 8006f2c:	4838      	ldr	r0, [pc, #224]	; (8007010 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8006f2e:	4299      	cmp	r1, r3
 8006f30:	bf18      	it	ne
 8006f32:	4281      	cmpne	r1, r0
 8006f34:	bf14      	ite	ne
 8006f36:	2301      	movne	r3, #1
 8006f38:	2300      	moveq	r3, #0
 8006f3a:	4291      	cmp	r1, r2
 8006f3c:	bf0c      	ite	eq
 8006f3e:	2300      	moveq	r3, #0
 8006f40:	f003 0301 	andne.w	r3, r3, #1
 8006f44:	b11b      	cbz	r3, 8006f4e <HAL_DMAEx_MultiBufferStart_IT+0x3e2>
 8006f46:	4b35      	ldr	r3, [pc, #212]	; (800701c <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 8006f48:	4299      	cmp	r1, r3
 8006f4a:	f040 8178 	bne.w	800723e <HAL_DMAEx_MultiBufferStart_IT+0x6d2>
 8006f4e:	f44f 6000 	mov.w	r0, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006f52:	4b2f      	ldr	r3, [pc, #188]	; (8007010 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8006f54:	4a2f      	ldr	r2, [pc, #188]	; (8007014 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8006f56:	4d30      	ldr	r5, [pc, #192]	; (8007018 <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 8006f58:	4299      	cmp	r1, r3
 8006f5a:	bf18      	it	ne
 8006f5c:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006f5e:	f842 0c1c 	str.w	r0, [r2, #-28]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006f62:	bf14      	ite	ne
 8006f64:	2301      	movne	r3, #1
 8006f66:	2300      	moveq	r3, #0
 8006f68:	42a9      	cmp	r1, r5
 8006f6a:	bf0c      	ite	eq
 8006f6c:	2300      	moveq	r3, #0
 8006f6e:	f003 0301 	andne.w	r3, r3, #1
 8006f72:	b11b      	cbz	r3, 8006f7c <HAL_DMAEx_MultiBufferStart_IT+0x410>
 8006f74:	4b29      	ldr	r3, [pc, #164]	; (800701c <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 8006f76:	4299      	cmp	r1, r3
 8006f78:	f040 817a 	bne.w	8007270 <HAL_DMAEx_MultiBufferStart_IT+0x704>
 8006f7c:	f44f 6080 	mov.w	r0, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006f80:	4b24      	ldr	r3, [pc, #144]	; (8007014 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8006f82:	4a23      	ldr	r2, [pc, #140]	; (8007010 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8006f84:	4d24      	ldr	r5, [pc, #144]	; (8007018 <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 8006f86:	4299      	cmp	r1, r3
 8006f88:	bf18      	it	ne
 8006f8a:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006f8c:	f5a2 6285 	sub.w	r2, r2, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006f90:	bf14      	ite	ne
 8006f92:	2301      	movne	r3, #1
 8006f94:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006f96:	60d0      	str	r0, [r2, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006f98:	42a9      	cmp	r1, r5
 8006f9a:	bf0c      	ite	eq
 8006f9c:	2300      	moveq	r3, #0
 8006f9e:	f003 0301 	andne.w	r3, r3, #1
 8006fa2:	b11b      	cbz	r3, 8006fac <HAL_DMAEx_MultiBufferStart_IT+0x440>
 8006fa4:	4b1d      	ldr	r3, [pc, #116]	; (800701c <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 8006fa6:	4299      	cmp	r1, r3
 8006fa8:	f040 81ca 	bne.w	8007340 <HAL_DMAEx_MultiBufferStart_IT+0x7d4>
 8006fac:	f44f 7000 	mov.w	r0, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006fb0:	4b17      	ldr	r3, [pc, #92]	; (8007010 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8006fb2:	4a18      	ldr	r2, [pc, #96]	; (8007014 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8006fb4:	4d18      	ldr	r5, [pc, #96]	; (8007018 <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 8006fb6:	4299      	cmp	r1, r3
 8006fb8:	bf18      	it	ne
 8006fba:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8006fbc:	f842 0c1c 	str.w	r0, [r2, #-28]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006fc0:	bf14      	ite	ne
 8006fc2:	2301      	movne	r3, #1
 8006fc4:	2300      	moveq	r3, #0
 8006fc6:	42a9      	cmp	r1, r5
 8006fc8:	bf0c      	ite	eq
 8006fca:	2300      	moveq	r3, #0
 8006fcc:	f003 0301 	andne.w	r3, r3, #1
 8006fd0:	b11b      	cbz	r3, 8006fda <HAL_DMAEx_MultiBufferStart_IT+0x46e>
 8006fd2:	4b12      	ldr	r3, [pc, #72]	; (800701c <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 8006fd4:	4299      	cmp	r1, r3
 8006fd6:	f040 817b 	bne.w	80072d0 <HAL_DMAEx_MultiBufferStart_IT+0x764>
 8006fda:	f44f 7080 	mov.w	r0, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006fde:	4b0d      	ldr	r3, [pc, #52]	; (8007014 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>)
 8006fe0:	4a0b      	ldr	r2, [pc, #44]	; (8007010 <HAL_DMAEx_MultiBufferStart_IT+0x4a4>)
 8006fe2:	4d0d      	ldr	r5, [pc, #52]	; (8007018 <HAL_DMAEx_MultiBufferStart_IT+0x4ac>)
 8006fe4:	4299      	cmp	r1, r3
 8006fe6:	bf18      	it	ne
 8006fe8:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006fea:	f5a2 6285 	sub.w	r2, r2, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006fee:	bf14      	ite	ne
 8006ff0:	2301      	movne	r3, #1
 8006ff2:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8006ff4:	60d0      	str	r0, [r2, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006ff6:	42a9      	cmp	r1, r5
 8006ff8:	bf0c      	ite	eq
 8006ffa:	2300      	moveq	r3, #0
 8006ffc:	f003 0301 	andne.w	r3, r3, #1
 8007000:	b11b      	cbz	r3, 800700a <HAL_DMAEx_MultiBufferStart_IT+0x49e>
 8007002:	4b06      	ldr	r3, [pc, #24]	; (800701c <HAL_DMAEx_MultiBufferStart_IT+0x4b0>)
 8007004:	4299      	cmp	r1, r3
 8007006:	f040 81c7 	bne.w	8007398 <HAL_DMAEx_MultiBufferStart_IT+0x82c>
 800700a:	2240      	movs	r2, #64	; 0x40
 800700c:	e656      	b.n	8006cbc <HAL_DMAEx_MultiBufferStart_IT+0x150>
 800700e:	bf00      	nop
 8007010:	40026428 	.word	0x40026428
 8007014:	40026028 	.word	0x40026028
 8007018:	40026088 	.word	0x40026088
 800701c:	40026488 	.word	0x40026488
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007020:	3b48      	subs	r3, #72	; 0x48
 8007022:	3018      	adds	r0, #24
 8007024:	3218      	adds	r2, #24
 8007026:	4299      	cmp	r1, r3
 8007028:	bf18      	it	ne
 800702a:	4281      	cmpne	r1, r0
 800702c:	bf14      	ite	ne
 800702e:	2301      	movne	r3, #1
 8007030:	2300      	moveq	r3, #0
 8007032:	4291      	cmp	r1, r2
 8007034:	bf0c      	ite	eq
 8007036:	2300      	moveq	r3, #0
 8007038:	f003 0301 	andne.w	r3, r3, #1
 800703c:	2b00      	cmp	r3, #0
 800703e:	f000 81e2 	beq.w	8007406 <HAL_DMAEx_MultiBufferStart_IT+0x89a>
 8007042:	4baf      	ldr	r3, [pc, #700]	; (8007300 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 8007044:	4299      	cmp	r1, r3
 8007046:	f000 81de 	beq.w	8007406 <HAL_DMAEx_MultiBufferStart_IT+0x89a>
 800704a:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800704e:	4bad      	ldr	r3, [pc, #692]	; (8007304 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 8007050:	4aad      	ldr	r2, [pc, #692]	; (8007308 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 8007052:	4dae      	ldr	r5, [pc, #696]	; (800730c <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 8007054:	4299      	cmp	r1, r3
 8007056:	bf18      	it	ne
 8007058:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800705a:	f8c2 03cc 	str.w	r0, [r2, #972]	; 0x3cc
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800705e:	bf14      	ite	ne
 8007060:	2301      	movne	r3, #1
 8007062:	2300      	moveq	r3, #0
 8007064:	42a9      	cmp	r1, r5
 8007066:	bf0c      	ite	eq
 8007068:	2300      	moveq	r3, #0
 800706a:	f003 0301 	andne.w	r3, r3, #1
 800706e:	2b00      	cmp	r3, #0
 8007070:	f000 81c6 	beq.w	8007400 <HAL_DMAEx_MultiBufferStart_IT+0x894>
 8007074:	4ba2      	ldr	r3, [pc, #648]	; (8007300 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 8007076:	4299      	cmp	r1, r3
 8007078:	f000 81c2 	beq.w	8007400 <HAL_DMAEx_MultiBufferStart_IT+0x894>
 800707c:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007080:	4ba0      	ldr	r3, [pc, #640]	; (8007304 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 8007082:	4aa1      	ldr	r2, [pc, #644]	; (8007308 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 8007084:	4da1      	ldr	r5, [pc, #644]	; (800730c <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 8007086:	4299      	cmp	r1, r3
 8007088:	bf18      	it	ne
 800708a:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800708c:	f8c2 03cc 	str.w	r0, [r2, #972]	; 0x3cc
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007090:	bf14      	ite	ne
 8007092:	2301      	movne	r3, #1
 8007094:	2300      	moveq	r3, #0
 8007096:	42a9      	cmp	r1, r5
 8007098:	bf0c      	ite	eq
 800709a:	2300      	moveq	r3, #0
 800709c:	f003 0301 	andne.w	r3, r3, #1
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	f000 81aa 	beq.w	80073fa <HAL_DMAEx_MultiBufferStart_IT+0x88e>
 80070a6:	4b96      	ldr	r3, [pc, #600]	; (8007300 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 80070a8:	4299      	cmp	r1, r3
 80070aa:	f000 81a6 	beq.w	80073fa <HAL_DMAEx_MultiBufferStart_IT+0x88e>
 80070ae:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80070b2:	4b94      	ldr	r3, [pc, #592]	; (8007304 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 80070b4:	4a94      	ldr	r2, [pc, #592]	; (8007308 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 80070b6:	4d95      	ldr	r5, [pc, #596]	; (800730c <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 80070b8:	4299      	cmp	r1, r3
 80070ba:	bf18      	it	ne
 80070bc:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80070be:	f8c2 03cc 	str.w	r0, [r2, #972]	; 0x3cc
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80070c2:	bf14      	ite	ne
 80070c4:	2301      	movne	r3, #1
 80070c6:	2300      	moveq	r3, #0
 80070c8:	42a9      	cmp	r1, r5
 80070ca:	bf0c      	ite	eq
 80070cc:	2300      	moveq	r3, #0
 80070ce:	f003 0301 	andne.w	r3, r3, #1
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	f000 818e 	beq.w	80073f4 <HAL_DMAEx_MultiBufferStart_IT+0x888>
 80070d8:	4b89      	ldr	r3, [pc, #548]	; (8007300 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 80070da:	4299      	cmp	r1, r3
 80070dc:	f000 818a 	beq.w	80073f4 <HAL_DMAEx_MultiBufferStart_IT+0x888>
 80070e0:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80070e4:	4b87      	ldr	r3, [pc, #540]	; (8007304 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 80070e6:	4a88      	ldr	r2, [pc, #544]	; (8007308 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 80070e8:	4d88      	ldr	r5, [pc, #544]	; (800730c <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 80070ea:	4299      	cmp	r1, r3
 80070ec:	bf18      	it	ne
 80070ee:	4291      	cmpne	r1, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80070f0:	f8c2 03cc 	str.w	r0, [r2, #972]	; 0x3cc
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80070f4:	bf14      	ite	ne
 80070f6:	2301      	movne	r3, #1
 80070f8:	2300      	moveq	r3, #0
 80070fa:	42a9      	cmp	r1, r5
 80070fc:	bf0c      	ite	eq
 80070fe:	2300      	moveq	r3, #0
 8007100:	f003 0301 	andne.w	r3, r3, #1
 8007104:	2b00      	cmp	r3, #0
 8007106:	f000 8172 	beq.w	80073ee <HAL_DMAEx_MultiBufferStart_IT+0x882>
 800710a:	4b7d      	ldr	r3, [pc, #500]	; (8007300 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 800710c:	4299      	cmp	r1, r3
 800710e:	f000 816e 	beq.w	80073ee <HAL_DMAEx_MultiBufferStart_IT+0x882>
 8007112:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8007116:	e579      	b.n	8006c0c <HAL_DMAEx_MultiBufferStart_IT+0xa0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007118:	3b48      	subs	r3, #72	; 0x48
 800711a:	f5a0 707a 	sub.w	r0, r0, #1000	; 0x3e8
 800711e:	3218      	adds	r2, #24
 8007120:	4299      	cmp	r1, r3
 8007122:	bf18      	it	ne
 8007124:	4281      	cmpne	r1, r0
 8007126:	bf14      	ite	ne
 8007128:	2301      	movne	r3, #1
 800712a:	2300      	moveq	r3, #0
 800712c:	4291      	cmp	r1, r2
 800712e:	bf0c      	ite	eq
 8007130:	2300      	moveq	r3, #0
 8007132:	f003 0301 	andne.w	r3, r3, #1
 8007136:	2b00      	cmp	r3, #0
 8007138:	f000 816b 	beq.w	8007412 <HAL_DMAEx_MultiBufferStart_IT+0x8a6>
 800713c:	4b70      	ldr	r3, [pc, #448]	; (8007300 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 800713e:	4299      	cmp	r1, r3
 8007140:	f000 8167 	beq.w	8007412 <HAL_DMAEx_MultiBufferStart_IT+0x8a6>
 8007144:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
 8007148:	e604      	b.n	8006d54 <HAL_DMAEx_MultiBufferStart_IT+0x1e8>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800714a:	4b6f      	ldr	r3, [pc, #444]	; (8007308 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 800714c:	486d      	ldr	r0, [pc, #436]	; (8007304 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 800714e:	4a6f      	ldr	r2, [pc, #444]	; (800730c <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 8007150:	4299      	cmp	r1, r3
 8007152:	bf18      	it	ne
 8007154:	4281      	cmpne	r1, r0
 8007156:	bf14      	ite	ne
 8007158:	2301      	movne	r3, #1
 800715a:	2300      	moveq	r3, #0
 800715c:	4291      	cmp	r1, r2
 800715e:	bf0c      	ite	eq
 8007160:	2300      	moveq	r3, #0
 8007162:	f003 0301 	andne.w	r3, r3, #1
 8007166:	2b00      	cmp	r3, #0
 8007168:	f000 8159 	beq.w	800741e <HAL_DMAEx_MultiBufferStart_IT+0x8b2>
 800716c:	4b64      	ldr	r3, [pc, #400]	; (8007300 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 800716e:	4299      	cmp	r1, r3
 8007170:	f000 8155 	beq.w	800741e <HAL_DMAEx_MultiBufferStart_IT+0x8b2>
 8007174:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8007178:	e603      	b.n	8006d82 <HAL_DMAEx_MultiBufferStart_IT+0x216>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800717a:	4b62      	ldr	r3, [pc, #392]	; (8007304 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 800717c:	4862      	ldr	r0, [pc, #392]	; (8007308 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 800717e:	4a63      	ldr	r2, [pc, #396]	; (800730c <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 8007180:	4299      	cmp	r1, r3
 8007182:	bf18      	it	ne
 8007184:	4281      	cmpne	r1, r0
 8007186:	bf14      	ite	ne
 8007188:	2301      	movne	r3, #1
 800718a:	2300      	moveq	r3, #0
 800718c:	4291      	cmp	r1, r2
 800718e:	bf0c      	ite	eq
 8007190:	2300      	moveq	r3, #0
 8007192:	f003 0301 	andne.w	r3, r3, #1
 8007196:	2b00      	cmp	r3, #0
 8007198:	f000 813e 	beq.w	8007418 <HAL_DMAEx_MultiBufferStart_IT+0x8ac>
 800719c:	4b58      	ldr	r3, [pc, #352]	; (8007300 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 800719e:	4299      	cmp	r1, r3
 80071a0:	f000 813a 	beq.w	8007418 <HAL_DMAEx_MultiBufferStart_IT+0x8ac>
 80071a4:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
 80071a8:	e619      	b.n	8006dde <HAL_DMAEx_MultiBufferStart_IT+0x272>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80071aa:	4b56      	ldr	r3, [pc, #344]	; (8007304 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 80071ac:	4856      	ldr	r0, [pc, #344]	; (8007308 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 80071ae:	4a57      	ldr	r2, [pc, #348]	; (800730c <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 80071b0:	4299      	cmp	r1, r3
 80071b2:	bf18      	it	ne
 80071b4:	4281      	cmpne	r1, r0
 80071b6:	bf14      	ite	ne
 80071b8:	2301      	movne	r3, #1
 80071ba:	2300      	moveq	r3, #0
 80071bc:	4291      	cmp	r1, r2
 80071be:	bf0c      	ite	eq
 80071c0:	2300      	moveq	r3, #0
 80071c2:	f003 0301 	andne.w	r3, r3, #1
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	f000 812c 	beq.w	8007424 <HAL_DMAEx_MultiBufferStart_IT+0x8b8>
 80071cc:	4b4c      	ldr	r3, [pc, #304]	; (8007300 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 80071ce:	4299      	cmp	r1, r3
 80071d0:	f000 8128 	beq.w	8007424 <HAL_DMAEx_MultiBufferStart_IT+0x8b8>
 80071d4:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 80071d8:	e5ea      	b.n	8006db0 <HAL_DMAEx_MultiBufferStart_IT+0x244>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80071da:	4b4a      	ldr	r3, [pc, #296]	; (8007304 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 80071dc:	484a      	ldr	r0, [pc, #296]	; (8007308 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 80071de:	4a4b      	ldr	r2, [pc, #300]	; (800730c <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 80071e0:	4299      	cmp	r1, r3
 80071e2:	bf18      	it	ne
 80071e4:	4281      	cmpne	r1, r0
 80071e6:	bf14      	ite	ne
 80071e8:	2301      	movne	r3, #1
 80071ea:	2300      	moveq	r3, #0
 80071ec:	4291      	cmp	r1, r2
 80071ee:	bf0c      	ite	eq
 80071f0:	2300      	moveq	r3, #0
 80071f2:	f003 0301 	andne.w	r3, r3, #1
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	f000 8108 	beq.w	800740c <HAL_DMAEx_MultiBufferStart_IT+0x8a0>
 80071fc:	4b40      	ldr	r3, [pc, #256]	; (8007300 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 80071fe:	4299      	cmp	r1, r3
 8007200:	f000 8104 	beq.w	800740c <HAL_DMAEx_MultiBufferStart_IT+0x8a0>
 8007204:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8007208:	e53e      	b.n	8006c88 <HAL_DMAEx_MultiBufferStart_IT+0x11c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800720a:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 800720e:	f500 6083 	add.w	r0, r0, #1048	; 0x418
 8007212:	3218      	adds	r2, #24
 8007214:	4299      	cmp	r1, r3
 8007216:	bf18      	it	ne
 8007218:	4281      	cmpne	r1, r0
 800721a:	bf14      	ite	ne
 800721c:	2301      	movne	r3, #1
 800721e:	2300      	moveq	r3, #0
 8007220:	4291      	cmp	r1, r2
 8007222:	bf0c      	ite	eq
 8007224:	2300      	moveq	r3, #0
 8007226:	f003 0301 	andne.w	r3, r3, #1
 800722a:	2b00      	cmp	r3, #0
 800722c:	f000 80fd 	beq.w	800742a <HAL_DMAEx_MultiBufferStart_IT+0x8be>
 8007230:	4b33      	ldr	r3, [pc, #204]	; (8007300 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 8007232:	4299      	cmp	r1, r3
 8007234:	f000 80f9 	beq.w	800742a <HAL_DMAEx_MultiBufferStart_IT+0x8be>
 8007238:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 800723c:	e615      	b.n	8006e6a <HAL_DMAEx_MultiBufferStart_IT+0x2fe>
 800723e:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 8007242:	3018      	adds	r0, #24
 8007244:	3218      	adds	r2, #24
 8007246:	4299      	cmp	r1, r3
 8007248:	bf18      	it	ne
 800724a:	4281      	cmpne	r1, r0
 800724c:	bf14      	ite	ne
 800724e:	2301      	movne	r3, #1
 8007250:	2300      	moveq	r3, #0
 8007252:	4291      	cmp	r1, r2
 8007254:	bf0c      	ite	eq
 8007256:	2300      	moveq	r3, #0
 8007258:	f003 0301 	andne.w	r3, r3, #1
 800725c:	2b00      	cmp	r3, #0
 800725e:	f000 80ea 	beq.w	8007436 <HAL_DMAEx_MultiBufferStart_IT+0x8ca>
 8007262:	4b27      	ldr	r3, [pc, #156]	; (8007300 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 8007264:	4299      	cmp	r1, r3
 8007266:	f000 80e6 	beq.w	8007436 <HAL_DMAEx_MultiBufferStart_IT+0x8ca>
 800726a:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 800726e:	e670      	b.n	8006f52 <HAL_DMAEx_MultiBufferStart_IT+0x3e6>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007270:	4b25      	ldr	r3, [pc, #148]	; (8007308 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 8007272:	4824      	ldr	r0, [pc, #144]	; (8007304 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 8007274:	4a25      	ldr	r2, [pc, #148]	; (800730c <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 8007276:	4299      	cmp	r1, r3
 8007278:	bf18      	it	ne
 800727a:	4281      	cmpne	r1, r0
 800727c:	bf14      	ite	ne
 800727e:	2301      	movne	r3, #1
 8007280:	2300      	moveq	r3, #0
 8007282:	4291      	cmp	r1, r2
 8007284:	bf0c      	ite	eq
 8007286:	2300      	moveq	r3, #0
 8007288:	f003 0301 	andne.w	r3, r3, #1
 800728c:	2b00      	cmp	r3, #0
 800728e:	f000 80de 	beq.w	800744e <HAL_DMAEx_MultiBufferStart_IT+0x8e2>
 8007292:	4b1b      	ldr	r3, [pc, #108]	; (8007300 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 8007294:	4299      	cmp	r1, r3
 8007296:	f000 80da 	beq.w	800744e <HAL_DMAEx_MultiBufferStart_IT+0x8e2>
 800729a:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800729e:	e66f      	b.n	8006f80 <HAL_DMAEx_MultiBufferStart_IT+0x414>
 80072a0:	4b18      	ldr	r3, [pc, #96]	; (8007304 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 80072a2:	4819      	ldr	r0, [pc, #100]	; (8007308 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 80072a4:	4a19      	ldr	r2, [pc, #100]	; (800730c <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 80072a6:	4299      	cmp	r1, r3
 80072a8:	bf18      	it	ne
 80072aa:	4281      	cmpne	r1, r0
 80072ac:	bf14      	ite	ne
 80072ae:	2301      	movne	r3, #1
 80072b0:	2300      	moveq	r3, #0
 80072b2:	4291      	cmp	r1, r2
 80072b4:	bf0c      	ite	eq
 80072b6:	2300      	moveq	r3, #0
 80072b8:	f003 0301 	andne.w	r3, r3, #1
 80072bc:	2b00      	cmp	r3, #0
 80072be:	f000 80c0 	beq.w	8007442 <HAL_DMAEx_MultiBufferStart_IT+0x8d6>
 80072c2:	4b0f      	ldr	r3, [pc, #60]	; (8007300 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 80072c4:	4299      	cmp	r1, r3
 80072c6:	f000 80bc 	beq.w	8007442 <HAL_DMAEx_MultiBufferStart_IT+0x8d6>
 80072ca:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80072ce:	e5e4      	b.n	8006e9a <HAL_DMAEx_MultiBufferStart_IT+0x32e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80072d0:	4b0d      	ldr	r3, [pc, #52]	; (8007308 <HAL_DMAEx_MultiBufferStart_IT+0x79c>)
 80072d2:	480c      	ldr	r0, [pc, #48]	; (8007304 <HAL_DMAEx_MultiBufferStart_IT+0x798>)
 80072d4:	4a0d      	ldr	r2, [pc, #52]	; (800730c <HAL_DMAEx_MultiBufferStart_IT+0x7a0>)
 80072d6:	4299      	cmp	r1, r3
 80072d8:	bf18      	it	ne
 80072da:	4281      	cmpne	r1, r0
 80072dc:	bf14      	ite	ne
 80072de:	2301      	movne	r3, #1
 80072e0:	2300      	moveq	r3, #0
 80072e2:	4291      	cmp	r1, r2
 80072e4:	bf0c      	ite	eq
 80072e6:	2300      	moveq	r3, #0
 80072e8:	f003 0301 	andne.w	r3, r3, #1
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	f000 80b4 	beq.w	800745a <HAL_DMAEx_MultiBufferStart_IT+0x8ee>
 80072f2:	4b03      	ldr	r3, [pc, #12]	; (8007300 <HAL_DMAEx_MultiBufferStart_IT+0x794>)
 80072f4:	4299      	cmp	r1, r3
 80072f6:	f000 80b0 	beq.w	800745a <HAL_DMAEx_MultiBufferStart_IT+0x8ee>
 80072fa:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80072fe:	e66e      	b.n	8006fde <HAL_DMAEx_MultiBufferStart_IT+0x472>
 8007300:	400264a0 	.word	0x400264a0
 8007304:	40026440 	.word	0x40026440
 8007308:	40026040 	.word	0x40026040
 800730c:	400260a0 	.word	0x400260a0
 8007310:	4b55      	ldr	r3, [pc, #340]	; (8007468 <HAL_DMAEx_MultiBufferStart_IT+0x8fc>)
 8007312:	4856      	ldr	r0, [pc, #344]	; (800746c <HAL_DMAEx_MultiBufferStart_IT+0x900>)
 8007314:	4a56      	ldr	r2, [pc, #344]	; (8007470 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8007316:	4299      	cmp	r1, r3
 8007318:	bf18      	it	ne
 800731a:	4281      	cmpne	r1, r0
 800731c:	bf14      	ite	ne
 800731e:	2301      	movne	r3, #1
 8007320:	2300      	moveq	r3, #0
 8007322:	4291      	cmp	r1, r2
 8007324:	bf0c      	ite	eq
 8007326:	2300      	moveq	r3, #0
 8007328:	f003 0301 	andne.w	r3, r3, #1
 800732c:	2b00      	cmp	r3, #0
 800732e:	f000 8085 	beq.w	800743c <HAL_DMAEx_MultiBufferStart_IT+0x8d0>
 8007332:	4b50      	ldr	r3, [pc, #320]	; (8007474 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8007334:	4299      	cmp	r1, r3
 8007336:	f000 8081 	beq.w	800743c <HAL_DMAEx_MultiBufferStart_IT+0x8d0>
 800733a:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800733e:	e5db      	b.n	8006ef8 <HAL_DMAEx_MultiBufferStart_IT+0x38c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007340:	4b4a      	ldr	r3, [pc, #296]	; (800746c <HAL_DMAEx_MultiBufferStart_IT+0x900>)
 8007342:	4849      	ldr	r0, [pc, #292]	; (8007468 <HAL_DMAEx_MultiBufferStart_IT+0x8fc>)
 8007344:	4a4a      	ldr	r2, [pc, #296]	; (8007470 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8007346:	4299      	cmp	r1, r3
 8007348:	bf18      	it	ne
 800734a:	4281      	cmpne	r1, r0
 800734c:	bf14      	ite	ne
 800734e:	2301      	movne	r3, #1
 8007350:	2300      	moveq	r3, #0
 8007352:	4291      	cmp	r1, r2
 8007354:	bf0c      	ite	eq
 8007356:	2300      	moveq	r3, #0
 8007358:	f003 0301 	andne.w	r3, r3, #1
 800735c:	2b00      	cmp	r3, #0
 800735e:	d079      	beq.n	8007454 <HAL_DMAEx_MultiBufferStart_IT+0x8e8>
 8007360:	4b44      	ldr	r3, [pc, #272]	; (8007474 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8007362:	4299      	cmp	r1, r3
 8007364:	d076      	beq.n	8007454 <HAL_DMAEx_MultiBufferStart_IT+0x8e8>
 8007366:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 800736a:	e621      	b.n	8006fb0 <HAL_DMAEx_MultiBufferStart_IT+0x444>
 800736c:	4b3e      	ldr	r3, [pc, #248]	; (8007468 <HAL_DMAEx_MultiBufferStart_IT+0x8fc>)
 800736e:	483f      	ldr	r0, [pc, #252]	; (800746c <HAL_DMAEx_MultiBufferStart_IT+0x900>)
 8007370:	4a3f      	ldr	r2, [pc, #252]	; (8007470 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8007372:	4299      	cmp	r1, r3
 8007374:	bf18      	it	ne
 8007376:	4281      	cmpne	r1, r0
 8007378:	bf14      	ite	ne
 800737a:	2301      	movne	r3, #1
 800737c:	2300      	moveq	r3, #0
 800737e:	4291      	cmp	r1, r2
 8007380:	bf0c      	ite	eq
 8007382:	2300      	moveq	r3, #0
 8007384:	f003 0301 	andne.w	r3, r3, #1
 8007388:	2b00      	cmp	r3, #0
 800738a:	d05d      	beq.n	8007448 <HAL_DMAEx_MultiBufferStart_IT+0x8dc>
 800738c:	4b39      	ldr	r3, [pc, #228]	; (8007474 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 800738e:	4299      	cmp	r1, r3
 8007390:	d05a      	beq.n	8007448 <HAL_DMAEx_MultiBufferStart_IT+0x8dc>
 8007392:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8007396:	e598      	b.n	8006eca <HAL_DMAEx_MultiBufferStart_IT+0x35e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8007398:	4b34      	ldr	r3, [pc, #208]	; (800746c <HAL_DMAEx_MultiBufferStart_IT+0x900>)
 800739a:	4833      	ldr	r0, [pc, #204]	; (8007468 <HAL_DMAEx_MultiBufferStart_IT+0x8fc>)
 800739c:	4a34      	ldr	r2, [pc, #208]	; (8007470 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 800739e:	4299      	cmp	r1, r3
 80073a0:	bf18      	it	ne
 80073a2:	4281      	cmpne	r1, r0
 80073a4:	bf14      	ite	ne
 80073a6:	2301      	movne	r3, #1
 80073a8:	2300      	moveq	r3, #0
 80073aa:	4291      	cmp	r1, r2
 80073ac:	bf0c      	ite	eq
 80073ae:	2300      	moveq	r3, #0
 80073b0:	f003 0301 	andne.w	r3, r3, #1
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d053      	beq.n	8007460 <HAL_DMAEx_MultiBufferStart_IT+0x8f4>
 80073b8:	4b2e      	ldr	r3, [pc, #184]	; (8007474 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 80073ba:	4299      	cmp	r1, r3
 80073bc:	d050      	beq.n	8007460 <HAL_DMAEx_MultiBufferStart_IT+0x8f4>
 80073be:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80073c2:	e47b      	b.n	8006cbc <HAL_DMAEx_MultiBufferStart_IT+0x150>
 80073c4:	4b29      	ldr	r3, [pc, #164]	; (800746c <HAL_DMAEx_MultiBufferStart_IT+0x900>)
 80073c6:	4828      	ldr	r0, [pc, #160]	; (8007468 <HAL_DMAEx_MultiBufferStart_IT+0x8fc>)
 80073c8:	4a29      	ldr	r2, [pc, #164]	; (8007470 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 80073ca:	4299      	cmp	r1, r3
 80073cc:	bf18      	it	ne
 80073ce:	4281      	cmpne	r1, r0
 80073d0:	bf14      	ite	ne
 80073d2:	2301      	movne	r3, #1
 80073d4:	2300      	moveq	r3, #0
 80073d6:	4291      	cmp	r1, r2
 80073d8:	bf0c      	ite	eq
 80073da:	2300      	moveq	r3, #0
 80073dc:	f003 0301 	andne.w	r3, r3, #1
 80073e0:	b333      	cbz	r3, 8007430 <HAL_DMAEx_MultiBufferStart_IT+0x8c4>
 80073e2:	4b24      	ldr	r3, [pc, #144]	; (8007474 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 80073e4:	4299      	cmp	r1, r3
 80073e6:	d023      	beq.n	8007430 <HAL_DMAEx_MultiBufferStart_IT+0x8c4>
 80073e8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80073ec:	e476      	b.n	8006cdc <HAL_DMAEx_MultiBufferStart_IT+0x170>
 80073ee:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80073f2:	e40b      	b.n	8006c0c <HAL_DMAEx_MultiBufferStart_IT+0xa0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80073f4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80073f8:	e674      	b.n	80070e4 <HAL_DMAEx_MultiBufferStart_IT+0x578>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80073fa:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80073fe:	e658      	b.n	80070b2 <HAL_DMAEx_MultiBufferStart_IT+0x546>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007400:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8007404:	e63c      	b.n	8007080 <HAL_DMAEx_MultiBufferStart_IT+0x514>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007406:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800740a:	e620      	b.n	800704e <HAL_DMAEx_MultiBufferStart_IT+0x4e2>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800740c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007410:	e43a      	b.n	8006c88 <HAL_DMAEx_MultiBufferStart_IT+0x11c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007412:	f44f 1500 	mov.w	r5, #2097152	; 0x200000
 8007416:	e49d      	b.n	8006d54 <HAL_DMAEx_MultiBufferStart_IT+0x1e8>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8007418:	f44f 2580 	mov.w	r5, #262144	; 0x40000
 800741c:	e4df      	b.n	8006dde <HAL_DMAEx_MultiBufferStart_IT+0x272>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800741e:	f44f 1580 	mov.w	r5, #1048576	; 0x100000
 8007422:	e4ae      	b.n	8006d82 <HAL_DMAEx_MultiBufferStart_IT+0x216>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007424:	f44f 2500 	mov.w	r5, #524288	; 0x80000
 8007428:	e4c2      	b.n	8006db0 <HAL_DMAEx_MultiBufferStart_IT+0x244>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800742a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800742e:	e51c      	b.n	8006e6a <HAL_DMAEx_MultiBufferStart_IT+0x2fe>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8007430:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007434:	e452      	b.n	8006cdc <HAL_DMAEx_MultiBufferStart_IT+0x170>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007436:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800743a:	e58a      	b.n	8006f52 <HAL_DMAEx_MultiBufferStart_IT+0x3e6>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800743c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8007440:	e55a      	b.n	8006ef8 <HAL_DMAEx_MultiBufferStart_IT+0x38c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007442:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8007446:	e528      	b.n	8006e9a <HAL_DMAEx_MultiBufferStart_IT+0x32e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007448:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800744c:	e53d      	b.n	8006eca <HAL_DMAEx_MultiBufferStart_IT+0x35e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800744e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8007452:	e595      	b.n	8006f80 <HAL_DMAEx_MultiBufferStart_IT+0x414>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8007454:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8007458:	e5aa      	b.n	8006fb0 <HAL_DMAEx_MultiBufferStart_IT+0x444>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800745a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800745e:	e5be      	b.n	8006fde <HAL_DMAEx_MultiBufferStart_IT+0x472>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8007460:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007464:	e42a      	b.n	8006cbc <HAL_DMAEx_MultiBufferStart_IT+0x150>
 8007466:	bf00      	nop
 8007468:	40026040 	.word	0x40026040
 800746c:	40026440 	.word	0x40026440
 8007470:	400260a0 	.word	0x400260a0
 8007474:	400264a0 	.word	0x400264a0

08007478 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8007478:	b530      	push	{r4, r5, lr}
 800747a:	4605      	mov	r5, r0
 800747c:	b083      	sub	sp, #12
  __IO uint32_t tmpreg = 0;
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800747e:	f241 0418 	movw	r4, #4120	; 0x1018
  __IO uint32_t tmpreg = 0;
 8007482:	2200      	movs	r2, #0
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8007484:	682b      	ldr	r3, [r5, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007486:	2001      	movs	r0, #1
  __IO uint32_t tmpreg = 0;
 8007488:	9201      	str	r2, [sp, #4]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800748a:	591a      	ldr	r2, [r3, r4]
 800748c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007490:	511a      	str	r2, [r3, r4]
  tmpreg = (heth->Instance)->DMAOMR;
 8007492:	591b      	ldr	r3, [r3, r4]
 8007494:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007496:	f7fe f81b 	bl	80054d0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800749a:	682b      	ldr	r3, [r5, #0]
 800749c:	9a01      	ldr	r2, [sp, #4]
 800749e:	511a      	str	r2, [r3, r4]
}
 80074a0:	b003      	add	sp, #12
 80074a2:	bd30      	pop	{r4, r5, pc}

080074a4 <ETH_MACDMAConfig>:
{
 80074a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074a6:	4604      	mov	r4, r0
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 80074a8:	2900      	cmp	r1, #0
 80074aa:	d164      	bne.n	8007576 <ETH_MACDMAConfig+0xd2>
 80074ac:	e9d0 3102 	ldrd	r3, r1, [r0, #8]
 80074b0:	430b      	orrs	r3, r1
 80074b2:	f443 7100 	orr.w	r1, r3, #512	; 0x200
  tmpreg = (heth->Instance)->MACCR;
 80074b6:	6822      	ldr	r2, [r4, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80074b8:	2001      	movs	r0, #1
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80074ba:	69e5      	ldr	r5, [r4, #28]
  tmpreg = (heth->Instance)->MACCR;
 80074bc:	6816      	ldr	r6, [r2, #0]
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 80074be:	4b32      	ldr	r3, [pc, #200]	; (8007588 <ETH_MACDMAConfig+0xe4>)
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80074c0:	2d00      	cmp	r5, #0
    tmpreg = (heth->Instance)->DMAOMR;
 80074c2:	f241 0518 	movw	r5, #4120	; 0x1018
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 80074c6:	ea03 0306 	and.w	r3, r3, r6
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80074ca:	f04f 0600 	mov.w	r6, #0
 80074ce:	ea43 0301 	orr.w	r3, r3, r1
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 80074d2:	bf14      	ite	ne
 80074d4:	4631      	movne	r1, r6
 80074d6:	f44f 6180 	moveq.w	r1, #1024	; 0x400
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 80074da:	430b      	orrs	r3, r1
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 80074dc:	6013      	str	r3, [r2, #0]
  tmpreg = (heth->Instance)->MACCR;
 80074de:	6817      	ldr	r7, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80074e0:	f7fd fff6 	bl	80054d0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 80074e4:	6823      	ldr	r3, [r4, #0]
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80074e6:	2240      	movs	r2, #64	; 0x40
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80074e8:	2001      	movs	r0, #1
  (heth->Instance)->MACCR = tmpreg; 
 80074ea:	601f      	str	r7, [r3, #0]
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80074ec:	605a      	str	r2, [r3, #4]
   tmpreg = (heth->Instance)->MACFFR;
 80074ee:	685f      	ldr	r7, [r3, #4]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80074f0:	f7fd ffee 	bl	80054d0 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 80074f4:	6823      	ldr	r3, [r4, #0]
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 80074f6:	f64f 7141 	movw	r1, #65345	; 0xff41
   HAL_Delay(ETH_REG_WRITE_DELAY);
 80074fa:	2001      	movs	r0, #1
   (heth->Instance)->MACFFR = tmpreg;
 80074fc:	605f      	str	r7, [r3, #4]
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80074fe:	609e      	str	r6, [r3, #8]
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8007500:	60de      	str	r6, [r3, #12]
   tmpreg = (heth->Instance)->MACFCR;
 8007502:	699a      	ldr	r2, [r3, #24]
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8007504:	400a      	ands	r2, r1
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8007506:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 800750a:	619a      	str	r2, [r3, #24]
   tmpreg = (heth->Instance)->MACFCR;
 800750c:	699f      	ldr	r7, [r3, #24]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800750e:	f7fd ffdf 	bl	80054d0 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 8007512:	6823      	ldr	r3, [r4, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8007514:	2001      	movs	r0, #1
   (heth->Instance)->MACFCR = tmpreg;
 8007516:	619f      	str	r7, [r3, #24]
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8007518:	61de      	str	r6, [r3, #28]
    tmpreg = (heth->Instance)->MACVLANTR;
 800751a:	69de      	ldr	r6, [r3, #28]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800751c:	f7fd ffd8 	bl	80054d0 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 8007520:	6823      	ldr	r3, [r4, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8007522:	2001      	movs	r0, #1
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8007524:	4919      	ldr	r1, [pc, #100]	; (800758c <ETH_MACDMAConfig+0xe8>)
    (heth->Instance)->MACVLANTR = tmpreg;
 8007526:	61de      	str	r6, [r3, #28]
    tmpreg = (heth->Instance)->DMAOMR;
 8007528:	595a      	ldr	r2, [r3, r5]
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 800752a:	4011      	ands	r1, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800752c:	4a18      	ldr	r2, [pc, #96]	; (8007590 <ETH_MACDMAConfig+0xec>)
 800752e:	430a      	orrs	r2, r1
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 8007530:	515a      	str	r2, [r3, r5]
    tmpreg = (heth->Instance)->DMAOMR;
 8007532:	595e      	ldr	r6, [r3, r5]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8007534:	f7fd ffcc 	bl	80054d0 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 8007538:	6823      	ldr	r3, [r4, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800753a:	2001      	movs	r0, #1
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800753c:	4a15      	ldr	r2, [pc, #84]	; (8007594 <ETH_MACDMAConfig+0xf0>)
    (heth->Instance)->DMAOMR = tmpreg;
 800753e:	515e      	str	r6, [r3, r5]
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8007540:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007544:	601a      	str	r2, [r3, #0]
     tmpreg = (heth->Instance)->DMABMR;
 8007546:	681d      	ldr	r5, [r3, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8007548:	f7fd ffc2 	bl	80054d0 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 800754c:	6823      	ldr	r3, [r4, #0]
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800754e:	69a2      	ldr	r2, [r4, #24]
     (heth->Instance)->DMABMR = tmpreg;
 8007550:	f503 5180 	add.w	r1, r3, #4096	; 0x1000
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8007554:	2a01      	cmp	r2, #1
     (heth->Instance)->DMABMR = tmpreg;
 8007556:	600d      	str	r5, [r1, #0]
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8007558:	d105      	bne.n	8007566 <ETH_MACDMAConfig+0xc2>
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 800755a:	f241 011c 	movw	r1, #4124	; 0x101c
 800755e:	4a0e      	ldr	r2, [pc, #56]	; (8007598 <ETH_MACDMAConfig+0xf4>)
 8007560:	5858      	ldr	r0, [r3, r1]
 8007562:	4302      	orrs	r2, r0
 8007564:	505a      	str	r2, [r3, r1]
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8007566:	6963      	ldr	r3, [r4, #20]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8007568:	490c      	ldr	r1, [pc, #48]	; (800759c <ETH_MACDMAConfig+0xf8>)
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 800756a:	8898      	ldrh	r0, [r3, #4]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 800756c:	4a0c      	ldr	r2, [pc, #48]	; (80075a0 <ETH_MACDMAConfig+0xfc>)
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 800756e:	6008      	str	r0, [r1, #0]
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 8007570:	681b      	ldr	r3, [r3, #0]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8007572:	6013      	str	r3, [r2, #0]
}
 8007574:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8007576:	f44f 6200 	mov.w	r2, #2048	; 0x800
    (heth->Init).Speed = ETH_SPEED_100M;
 800757a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800757e:	f44f 4194 	mov.w	r1, #18944	; 0x4a00
 8007582:	e9c0 3202 	strd	r3, r2, [r0, #8]
 8007586:	e796      	b.n	80074b6 <ETH_MACDMAConfig+0x12>
 8007588:	ff20810f 	.word	0xff20810f
 800758c:	f8de3f23 	.word	0xf8de3f23
 8007590:	02200004 	.word	0x02200004
 8007594:	02c12080 	.word	0x02c12080
 8007598:	00010040 	.word	0x00010040
 800759c:	40028040 	.word	0x40028040
 80075a0:	40028044 	.word	0x40028044

080075a4 <HAL_ETH_DMATxDescListInit>:
{
 80075a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(heth);
 80075a8:	f890 4045 	ldrb.w	r4, [r0, #69]	; 0x45
 80075ac:	2c01      	cmp	r4, #1
 80075ae:	d03f      	beq.n	8007630 <HAL_ETH_DMATxDescListInit+0x8c>
 80075b0:	2501      	movs	r5, #1
  heth->State = HAL_ETH_STATE_BUSY;
 80075b2:	2402      	movs	r4, #2
  heth->TxDesc = DMATxDescTab;
 80075b4:	62c1      	str	r1, [r0, #44]	; 0x2c
  __HAL_LOCK(heth);
 80075b6:	f880 5045 	strb.w	r5, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 80075ba:	f880 4044 	strb.w	r4, [r0, #68]	; 0x44
  for(i=0; i < TxBuffCount; i++)
 80075be:	b34b      	cbz	r3, 8007614 <HAL_ETH_DMATxDescListInit+0x70>
 80075c0:	f103 3eff 	add.w	lr, r3, #4294967295
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80075c4:	f8d0 801c 	ldr.w	r8, [r0, #28]
 80075c8:	eb01 1343 	add.w	r3, r1, r3, lsl #5
 80075cc:	460c      	mov	r4, r1
 80075ce:	2500      	movs	r5, #0
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 80075d0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80075d4:	e007      	b.n	80075e6 <HAL_ETH_DMATxDescListInit+0x42>
  for(i=0; i < TxBuffCount; i++)
 80075d6:	42b3      	cmp	r3, r6
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 80075d8:	60e6      	str	r6, [r4, #12]
 80075da:	f105 0501 	add.w	r5, r5, #1
 80075de:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
 80075e2:	4634      	mov	r4, r6
  for(i=0; i < TxBuffCount; i++)
 80075e4:	d016      	beq.n	8007614 <HAL_ETH_DMATxDescListInit+0x70>
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 80075e6:	f104 0620 	add.w	r6, r4, #32
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 80075ea:	f8c4 c000 	str.w	ip, [r4]
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 80075ee:	60a2      	str	r2, [r4, #8]
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80075f0:	f1b8 0f00 	cmp.w	r8, #0
 80075f4:	d103      	bne.n	80075fe <HAL_ETH_DMATxDescListInit+0x5a>
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80075f6:	6827      	ldr	r7, [r4, #0]
 80075f8:	f447 0740 	orr.w	r7, r7, #12582912	; 0xc00000
 80075fc:	6027      	str	r7, [r4, #0]
    if(i < (TxBuffCount-1))
 80075fe:	4575      	cmp	r5, lr
 8007600:	d3e9      	bcc.n	80075d6 <HAL_ETH_DMATxDescListInit+0x32>
 8007602:	f104 0620 	add.w	r6, r4, #32
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8007606:	60e1      	str	r1, [r4, #12]
 8007608:	3501      	adds	r5, #1
 800760a:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
  for(i=0; i < TxBuffCount; i++)
 800760e:	42b3      	cmp	r3, r6
 8007610:	4634      	mov	r4, r6
 8007612:	d1e8      	bne.n	80075e6 <HAL_ETH_DMATxDescListInit+0x42>
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8007614:	6805      	ldr	r5, [r0, #0]
  __HAL_UNLOCK(heth);
 8007616:	2300      	movs	r3, #0
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8007618:	f241 0210 	movw	r2, #4112	; 0x1010
  heth->State= HAL_ETH_STATE_READY;
 800761c:	2401      	movs	r4, #1
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 800761e:	50a9      	str	r1, [r5, r2]
  return HAL_OK;
 8007620:	461a      	mov	r2, r3
  heth->State= HAL_ETH_STATE_READY;
 8007622:	f880 4044 	strb.w	r4, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8007626:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
}
 800762a:	4610      	mov	r0, r2
 800762c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(heth);
 8007630:	2202      	movs	r2, #2
}
 8007632:	4610      	mov	r0, r2
 8007634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007638 <HAL_ETH_DMARxDescListInit>:
{
 8007638:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(heth);
 800763a:	f890 4045 	ldrb.w	r4, [r0, #69]	; 0x45
 800763e:	2c01      	cmp	r4, #1
 8007640:	d038      	beq.n	80076b4 <HAL_ETH_DMARxDescListInit+0x7c>
 8007642:	2501      	movs	r5, #1
  heth->State = HAL_ETH_STATE_BUSY;
 8007644:	2402      	movs	r4, #2
  heth->RxDesc = DMARxDescTab; 
 8007646:	6281      	str	r1, [r0, #40]	; 0x28
  __HAL_LOCK(heth);
 8007648:	f880 5045 	strb.w	r5, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 800764c:	f880 4044 	strb.w	r4, [r0, #68]	; 0x44
  for(i=0; i < RxBuffCount; i++)
 8007650:	b31b      	cbz	r3, 800769a <HAL_ETH_DMARxDescListInit+0x62>
 8007652:	f103 3eff 	add.w	lr, r3, #4294967295
 8007656:	460c      	mov	r4, r1
 8007658:	eb01 1343 	add.w	r3, r1, r3, lsl #5
 800765c:	2500      	movs	r5, #0
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800765e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8007662:	f244 57f4 	movw	r7, #17908	; 0x45f4
 8007666:	e007      	b.n	8007678 <HAL_ETH_DMARxDescListInit+0x40>
  for(i=0; i < RxBuffCount; i++)
 8007668:	42b3      	cmp	r3, r6
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 800766a:	60e6      	str	r6, [r4, #12]
 800766c:	f105 0501 	add.w	r5, r5, #1
 8007670:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
 8007674:	4634      	mov	r4, r6
  for(i=0; i < RxBuffCount; i++)
 8007676:	d010      	beq.n	800769a <HAL_ETH_DMARxDescListInit+0x62>
    if(i < (RxBuffCount-1))
 8007678:	4575      	cmp	r5, lr
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800767a:	f8c4 c000 	str.w	ip, [r4]
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 800767e:	f104 0620 	add.w	r6, r4, #32
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8007682:	e9c4 7201 	strd	r7, r2, [r4, #4]
    if(i < (RxBuffCount-1))
 8007686:	d3ef      	bcc.n	8007668 <HAL_ETH_DMARxDescListInit+0x30>
 8007688:	f104 0620 	add.w	r6, r4, #32
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 800768c:	60e1      	str	r1, [r4, #12]
 800768e:	3501      	adds	r5, #1
 8007690:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
  for(i=0; i < RxBuffCount; i++)
 8007694:	42b3      	cmp	r3, r6
 8007696:	4634      	mov	r4, r6
 8007698:	d1ee      	bne.n	8007678 <HAL_ETH_DMARxDescListInit+0x40>
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 800769a:	6805      	ldr	r5, [r0, #0]
  __HAL_UNLOCK(heth);
 800769c:	2300      	movs	r3, #0
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 800769e:	f241 020c 	movw	r2, #4108	; 0x100c
  heth->State= HAL_ETH_STATE_READY;
 80076a2:	2401      	movs	r4, #1
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80076a4:	50a9      	str	r1, [r5, r2]
  return HAL_OK;
 80076a6:	461a      	mov	r2, r3
  heth->State= HAL_ETH_STATE_READY;
 80076a8:	f880 4044 	strb.w	r4, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 80076ac:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
}
 80076b0:	4610      	mov	r0, r2
 80076b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(heth);
 80076b4:	2202      	movs	r2, #2
}
 80076b6:	4610      	mov	r0, r2
 80076b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076ba:	bf00      	nop

080076bc <HAL_ETH_TransmitFrame>:
  __HAL_LOCK(heth);
 80076bc:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d065      	beq.n	8007790 <HAL_ETH_TransmitFrame+0xd4>
 80076c4:	4602      	mov	r2, r0
  heth->State = HAL_ETH_STATE_BUSY;
 80076c6:	2302      	movs	r3, #2
  __HAL_LOCK(heth);
 80076c8:	2001      	movs	r0, #1
  heth->State = HAL_ETH_STATE_BUSY;
 80076ca:	f882 3044 	strb.w	r3, [r2, #68]	; 0x44
  __HAL_LOCK(heth);
 80076ce:	f882 0045 	strb.w	r0, [r2, #69]	; 0x45
  if (FrameLength == 0) 
 80076d2:	2900      	cmp	r1, #0
 80076d4:	d033      	beq.n	800773e <HAL_ETH_TransmitFrame+0x82>
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80076d6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
{
 80076d8:	b4f0      	push	{r4, r5, r6, r7}
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80076da:	681c      	ldr	r4, [r3, #0]
 80076dc:	2c00      	cmp	r4, #0
 80076de:	db59      	blt.n	8007794 <HAL_ETH_TransmitFrame+0xd8>
  if (FrameLength > ETH_TX_BUF_SIZE)
 80076e0:	f240 50f4 	movw	r0, #1524	; 0x5f4
 80076e4:	4281      	cmp	r1, r0
 80076e6:	d931      	bls.n	800774c <HAL_ETH_TransmitFrame+0x90>
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 80076e8:	4d31      	ldr	r5, [pc, #196]	; (80077b0 <HAL_ETH_TransmitFrame+0xf4>)
 80076ea:	fba5 4501 	umull	r4, r5, r5, r1
 80076ee:	0aad      	lsrs	r5, r5, #10
    if (FrameLength % ETH_TX_BUF_SIZE) 
 80076f0:	fb00 1015 	mls	r0, r0, r5, r1
 80076f4:	b340      	cbz	r0, 8007748 <HAL_ETH_TransmitFrame+0x8c>
      bufcount++;
 80076f6:	3501      	adds	r5, #1
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 80076f8:	f201 51f4 	addw	r1, r1, #1524	; 0x5f4
 80076fc:	4c2d      	ldr	r4, [pc, #180]	; (80077b4 <HAL_ETH_TransmitFrame+0xf8>)
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 80076fe:	2000      	movs	r0, #0
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8007700:	f240 56f4 	movw	r6, #1524	; 0x5f4
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 8007704:	fb04 1105 	mla	r1, r4, r5, r1
      if (i == (bufcount-1))
 8007708:	1e6f      	subs	r7, r5, #1
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 800770a:	f3c1 010c 	ubfx	r1, r1, #0, #13
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 800770e:	681c      	ldr	r4, [r3, #0]
 8007710:	f024 5440 	bic.w	r4, r4, #805306368	; 0x30000000
 8007714:	601c      	str	r4, [r3, #0]
      if (i == 0) 
 8007716:	2800      	cmp	r0, #0
 8007718:	d044      	beq.n	80077a4 <HAL_ETH_TransmitFrame+0xe8>
      if (i == (bufcount-1))
 800771a:	4287      	cmp	r7, r0
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800771c:	605e      	str	r6, [r3, #4]
      if (i == (bufcount-1))
 800771e:	d104      	bne.n	800772a <HAL_ETH_TransmitFrame+0x6e>
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8007720:	681c      	ldr	r4, [r3, #0]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8007722:	6059      	str	r1, [r3, #4]
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8007724:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
 8007728:	601c      	str	r4, [r3, #0]
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800772a:	681c      	ldr	r4, [r3, #0]
    for (i=0; i< bufcount; i++)
 800772c:	3001      	adds	r0, #1
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800772e:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
    for (i=0; i< bufcount; i++)
 8007732:	42a8      	cmp	r0, r5
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8007734:	601c      	str	r4, [r3, #0]
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8007736:	68db      	ldr	r3, [r3, #12]
    for (i=0; i< bufcount; i++)
 8007738:	d1e9      	bne.n	800770e <HAL_ETH_TransmitFrame+0x52>
 800773a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800773c:	e013      	b.n	8007766 <HAL_ETH_TransmitFrame+0xaa>
    heth->State = HAL_ETH_STATE_READY;
 800773e:	f882 0044 	strb.w	r0, [r2, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8007742:	f882 1045 	strb.w	r1, [r2, #69]	; 0x45
    return  HAL_ERROR;                                    
 8007746:	4770      	bx	lr
  if (bufcount == 1)
 8007748:	2d01      	cmp	r5, #1
 800774a:	d1d5      	bne.n	80076f8 <HAL_ETH_TransmitFrame+0x3c>
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 800774c:	6818      	ldr	r0, [r3, #0]
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 800774e:	f3c1 010c 	ubfx	r1, r1, #0, #13
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8007752:	68dc      	ldr	r4, [r3, #12]
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8007754:	f040 5040 	orr.w	r0, r0, #805306368	; 0x30000000
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8007758:	6059      	str	r1, [r3, #4]
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 800775a:	6018      	str	r0, [r3, #0]
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800775c:	6819      	ldr	r1, [r3, #0]
 800775e:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8007762:	6019      	str	r1, [r3, #0]
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8007764:	62d4      	str	r4, [r2, #44]	; 0x2c
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8007766:	6813      	ldr	r3, [r2, #0]
 8007768:	f241 0114 	movw	r1, #4116	; 0x1014
 800776c:	5858      	ldr	r0, [r3, r1]
 800776e:	0740      	lsls	r0, r0, #29
 8007770:	d505      	bpl.n	800777e <HAL_ETH_TransmitFrame+0xc2>
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8007772:	2504      	movs	r5, #4
    (heth->Instance)->DMATPDR = 0;
 8007774:	f241 0004 	movw	r0, #4100	; 0x1004
 8007778:	2400      	movs	r4, #0
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800777a:	505d      	str	r5, [r3, r1]
    (heth->Instance)->DMATPDR = 0;
 800777c:	501c      	str	r4, [r3, r0]
  __HAL_UNLOCK(heth);
 800777e:	2300      	movs	r3, #0
  heth->State = HAL_ETH_STATE_READY;
 8007780:	2101      	movs	r1, #1
  return HAL_OK;
 8007782:	4618      	mov	r0, r3
  heth->State = HAL_ETH_STATE_READY;
 8007784:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8007788:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
}
 800778c:	bcf0      	pop	{r4, r5, r6, r7}
 800778e:	4770      	bx	lr
  __HAL_LOCK(heth);
 8007790:	2002      	movs	r0, #2
}
 8007792:	4770      	bx	lr
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8007794:	2112      	movs	r1, #18
    __HAL_UNLOCK(heth);
 8007796:	2300      	movs	r3, #0
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8007798:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
    __HAL_UNLOCK(heth);
 800779c:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
}
 80077a0:	bcf0      	pop	{r4, r5, r6, r7}
 80077a2:	4770      	bx	lr
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 80077a4:	681c      	ldr	r4, [r3, #0]
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 80077a6:	605e      	str	r6, [r3, #4]
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 80077a8:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 80077ac:	601c      	str	r4, [r3, #0]
 80077ae:	e7bc      	b.n	800772a <HAL_ETH_TransmitFrame+0x6e>
 80077b0:	ac02b00b 	.word	0xac02b00b
 80077b4:	fffffa0c 	.word	0xfffffa0c

080077b8 <HAL_ETH_GetReceivedFrame_IT>:
  __HAL_LOCK(heth);
 80077b8:	f890 2045 	ldrb.w	r2, [r0, #69]	; 0x45
 80077bc:	2a01      	cmp	r2, #1
 80077be:	d032      	beq.n	8007826 <HAL_ETH_GetReceivedFrame_IT+0x6e>
 80077c0:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80077c2:	4603      	mov	r3, r0
 80077c4:	2101      	movs	r1, #1
  uint32_t descriptorscancounter = 0;
 80077c6:	2000      	movs	r0, #0
{
 80077c8:	b470      	push	{r4, r5, r6}
  heth->State = HAL_ETH_STATE_BUSY;
 80077ca:	2402      	movs	r4, #2
  __HAL_LOCK(heth);
 80077cc:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
      heth->RxFrameInfos.SegCount = 1;   
 80077d0:	460d      	mov	r5, r1
  heth->State = HAL_ETH_STATE_BUSY;
 80077d2:	f883 4044 	strb.w	r4, [r3, #68]	; 0x44
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 80077d6:	6811      	ldr	r1, [r2, #0]
 80077d8:	2900      	cmp	r1, #0
 80077da:	db17      	blt.n	800780c <HAL_ETH_GetReceivedFrame_IT+0x54>
 80077dc:	2804      	cmp	r0, #4
    descriptorscancounter++;
 80077de:	f100 0001 	add.w	r0, r0, #1
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 80077e2:	d013      	beq.n	800780c <HAL_ETH_GetReceivedFrame_IT+0x54>
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 80077e4:	6811      	ldr	r1, [r2, #0]
 80077e6:	68d4      	ldr	r4, [r2, #12]
 80077e8:	f401 7140 	and.w	r1, r1, #768	; 0x300
 80077ec:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80077f0:	d014      	beq.n	800781c <HAL_ETH_GetReceivedFrame_IT+0x64>
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 80077f2:	6816      	ldr	r6, [r2, #0]
 80077f4:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80077f6:	f416 7f40 	tst.w	r6, #768	; 0x300
 80077fa:	f101 0101 	add.w	r1, r1, #1
 80077fe:	d114      	bne.n	800782a <HAL_ETH_GetReceivedFrame_IT+0x72>
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8007800:	4622      	mov	r2, r4
      (heth->RxFrameInfos.SegCount)++;
 8007802:	6399      	str	r1, [r3, #56]	; 0x38
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8007804:	629c      	str	r4, [r3, #40]	; 0x28
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8007806:	6811      	ldr	r1, [r2, #0]
 8007808:	2900      	cmp	r1, #0
 800780a:	dae7      	bge.n	80077dc <HAL_ETH_GetReceivedFrame_IT+0x24>
  heth->State = HAL_ETH_STATE_READY;
 800780c:	2001      	movs	r0, #1
  __HAL_UNLOCK(heth);
 800780e:	2200      	movs	r2, #0
  heth->State = HAL_ETH_STATE_READY;
 8007810:	f883 0044 	strb.w	r0, [r3, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8007814:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
}
 8007818:	bc70      	pop	{r4, r5, r6}
 800781a:	4770      	bx	lr
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800781c:	631a      	str	r2, [r3, #48]	; 0x30
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800781e:	4622      	mov	r2, r4
      heth->RxFrameInfos.SegCount = 1;   
 8007820:	639d      	str	r5, [r3, #56]	; 0x38
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8007822:	629c      	str	r4, [r3, #40]	; 0x28
 8007824:	e7ef      	b.n	8007806 <HAL_ETH_GetReceivedFrame_IT+0x4e>
  __HAL_LOCK(heth);
 8007826:	2002      	movs	r0, #2
}
 8007828:	4770      	bx	lr
      if ((heth->RxFrameInfos.SegCount) == 1)
 800782a:	2901      	cmp	r1, #1
      (heth->RxFrameInfos.SegCount)++;
 800782c:	e9c3 210d 	strd	r2, r1, [r3, #52]	; 0x34
      if ((heth->RxFrameInfos.SegCount) == 1)
 8007830:	d010      	beq.n	8007854 <HAL_ETH_GetReceivedFrame_IT+0x9c>
 8007832:	6b19      	ldr	r1, [r3, #48]	; 0x30
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8007834:	6812      	ldr	r2, [r2, #0]
      heth->State = HAL_ETH_STATE_READY;
 8007836:	2501      	movs	r5, #1
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8007838:	6888      	ldr	r0, [r1, #8]
      __HAL_UNLOCK(heth);
 800783a:	2100      	movs	r1, #0
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 800783c:	f3c2 420d 	ubfx	r2, r2, #16, #14
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8007840:	629c      	str	r4, [r3, #40]	; 0x28
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8007842:	6418      	str	r0, [r3, #64]	; 0x40
      return HAL_OK;
 8007844:	4608      	mov	r0, r1
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8007846:	3a04      	subs	r2, #4
      heth->State = HAL_ETH_STATE_READY;
 8007848:	f883 5044 	strb.w	r5, [r3, #68]	; 0x44
      __HAL_UNLOCK(heth);
 800784c:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8007850:	63da      	str	r2, [r3, #60]	; 0x3c
      return HAL_OK;
 8007852:	e7e1      	b.n	8007818 <HAL_ETH_GetReceivedFrame_IT+0x60>
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8007854:	4611      	mov	r1, r2
 8007856:	631a      	str	r2, [r3, #48]	; 0x30
 8007858:	e7ec      	b.n	8007834 <HAL_ETH_GetReceivedFrame_IT+0x7c>
 800785a:	bf00      	nop

0800785c <HAL_ETH_TxCpltCallback>:
 800785c:	4770      	bx	lr
 800785e:	bf00      	nop

08007860 <HAL_ETH_ErrorCallback>:
 8007860:	4770      	bx	lr
 8007862:	bf00      	nop

08007864 <HAL_ETH_IRQHandler>:
{
 8007864:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8007866:	6803      	ldr	r3, [r0, #0]
 8007868:	f241 0614 	movw	r6, #4116	; 0x1014
{
 800786c:	4604      	mov	r4, r0
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 800786e:	599d      	ldr	r5, [r3, r6]
 8007870:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8007874:	d123      	bne.n	80078be <HAL_ETH_IRQHandler+0x5a>
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8007876:	599a      	ldr	r2, [r3, r6]
 8007878:	07d2      	lsls	r2, r2, #31
 800787a:	d416      	bmi.n	80078aa <HAL_ETH_IRQHandler+0x46>
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 800787c:	f241 0514 	movw	r5, #4116	; 0x1014
 8007880:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007884:	515a      	str	r2, [r3, r5]
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8007886:	595b      	ldr	r3, [r3, r5]
 8007888:	041b      	lsls	r3, r3, #16
 800788a:	d400      	bmi.n	800788e <HAL_ETH_IRQHandler+0x2a>
}
 800788c:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ETH_ErrorCallback(heth);
 800788e:	4620      	mov	r0, r4
 8007890:	f7ff ffe6 	bl	8007860 <HAL_ETH_ErrorCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8007894:	6821      	ldr	r1, [r4, #0]
 8007896:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    heth->State = HAL_ETH_STATE_READY;
 800789a:	2201      	movs	r2, #1
    __HAL_UNLOCK(heth);
 800789c:	2300      	movs	r3, #0
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 800789e:	5148      	str	r0, [r1, r5]
    heth->State = HAL_ETH_STATE_READY;
 80078a0:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 80078a4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 80078a8:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ETH_TxCpltCallback(heth);
 80078aa:	f7ff ffd7 	bl	800785c <HAL_ETH_TxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 80078ae:	2201      	movs	r2, #1
 80078b0:	6823      	ldr	r3, [r4, #0]
 80078b2:	519a      	str	r2, [r3, r6]
    heth->State = HAL_ETH_STATE_READY;
 80078b4:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 80078b8:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 80078bc:	e7de      	b.n	800787c <HAL_ETH_IRQHandler+0x18>
    HAL_ETH_RxCpltCallback(heth);
 80078be:	f008 fad3 	bl	800fe68 <HAL_ETH_RxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80078c2:	6823      	ldr	r3, [r4, #0]
 80078c4:	2040      	movs	r0, #64	; 0x40
    heth->State = HAL_ETH_STATE_READY;
 80078c6:	2101      	movs	r1, #1
    __HAL_UNLOCK(heth);
 80078c8:	2200      	movs	r2, #0
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80078ca:	5198      	str	r0, [r3, r6]
    heth->State = HAL_ETH_STATE_READY;
 80078cc:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 80078d0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80078d4:	e7d2      	b.n	800787c <HAL_ETH_IRQHandler+0x18>
 80078d6:	bf00      	nop

080078d8 <HAL_ETH_ReadPHYRegister>:
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 80078d8:	8a03      	ldrh	r3, [r0, #16]
 80078da:	2b20      	cmp	r3, #32
{
 80078dc:	b570      	push	{r4, r5, r6, lr}
 80078de:	4604      	mov	r4, r0
 80078e0:	460d      	mov	r5, r1
 80078e2:	4616      	mov	r6, r2
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 80078e4:	d833      	bhi.n	800794e <HAL_ETH_ReadPHYRegister+0x76>
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 80078e6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80078ea:	2b82      	cmp	r3, #130	; 0x82
 80078ec:	d038      	beq.n	8007960 <HAL_ETH_ReadPHYRegister+0x88>
  tmpreg = heth->Instance->MACMIIAR;
 80078ee:	6820      	ldr	r0, [r4, #0]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 80078f0:	01ab      	lsls	r3, r5, #6
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80078f2:	2282      	movs	r2, #130	; 0x82
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 80078f4:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80078f8:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 80078fc:	8a22      	ldrh	r2, [r4, #16]
 80078fe:	f043 0301 	orr.w	r3, r3, #1
  tmpreg = heth->Instance->MACMIIAR;
 8007902:	6901      	ldr	r1, [r0, #16]
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8007904:	02d2      	lsls	r2, r2, #11
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8007906:	f001 011c 	and.w	r1, r1, #28
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800790a:	b292      	uxth	r2, r2
 800790c:	430b      	orrs	r3, r1
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 800790e:	4313      	orrs	r3, r2
  heth->Instance->MACMIIAR = tmpreg;
 8007910:	6103      	str	r3, [r0, #16]
  tickstart = HAL_GetTick();
 8007912:	f7fd fdd7 	bl	80054c4 <HAL_GetTick>
 8007916:	4605      	mov	r5, r0
 8007918:	e004      	b.n	8007924 <HAL_ETH_ReadPHYRegister+0x4c>
    tmpreg = heth->Instance->MACMIIAR;
 800791a:	6823      	ldr	r3, [r4, #0]
 800791c:	6918      	ldr	r0, [r3, #16]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800791e:	f010 0001 	ands.w	r0, r0, #1
 8007922:	d00d      	beq.n	8007940 <HAL_ETH_ReadPHYRegister+0x68>
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8007924:	f7fd fdce 	bl	80054c4 <HAL_GetTick>
 8007928:	1b40      	subs	r0, r0, r5
 800792a:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 800792e:	d3f4      	bcc.n	800791a <HAL_ETH_ReadPHYRegister+0x42>
      heth->State= HAL_ETH_STATE_READY;
 8007930:	2201      	movs	r2, #1
      __HAL_UNLOCK(heth);
 8007932:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 8007934:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 8007936:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 800793a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 800793e:	bd70      	pop	{r4, r5, r6, pc}
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8007940:	695b      	ldr	r3, [r3, #20]
  heth->State = HAL_ETH_STATE_READY;
 8007942:	2201      	movs	r2, #1
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8007944:	b29b      	uxth	r3, r3
 8007946:	6033      	str	r3, [r6, #0]
  heth->State = HAL_ETH_STATE_READY;
 8007948:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
}
 800794c:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 800794e:	f240 5116 	movw	r1, #1302	; 0x516
 8007952:	4804      	ldr	r0, [pc, #16]	; (8007964 <HAL_ETH_ReadPHYRegister+0x8c>)
 8007954:	f7fb fa10 	bl	8002d78 <assert_failed>
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8007958:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800795c:	2b82      	cmp	r3, #130	; 0x82
 800795e:	d1c6      	bne.n	80078ee <HAL_ETH_ReadPHYRegister+0x16>
    return HAL_BUSY;
 8007960:	2002      	movs	r0, #2
}
 8007962:	bd70      	pop	{r4, r5, r6, pc}
 8007964:	0802648c 	.word	0x0802648c

08007968 <HAL_ETH_WritePHYRegister>:
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8007968:	8a03      	ldrh	r3, [r0, #16]
 800796a:	2b20      	cmp	r3, #32
{
 800796c:	b570      	push	{r4, r5, r6, lr}
 800796e:	4604      	mov	r4, r0
 8007970:	460d      	mov	r5, r1
 8007972:	4616      	mov	r6, r2
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8007974:	d832      	bhi.n	80079dc <HAL_ETH_WritePHYRegister+0x74>
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8007976:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800797a:	2b42      	cmp	r3, #66	; 0x42
 800797c:	d037      	beq.n	80079ee <HAL_ETH_WritePHYRegister+0x86>
  tmpreg = heth->Instance->MACMIIAR;
 800797e:	6821      	ldr	r1, [r4, #0]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8007980:	01ab      	lsls	r3, r5, #6
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8007982:	2242      	movs	r2, #66	; 0x42
 8007984:	b2b6      	uxth	r6, r6
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8007986:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800798a:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 800798e:	8a22      	ldrh	r2, [r4, #16]
 8007990:	f043 0303 	orr.w	r3, r3, #3
  tmpreg = heth->Instance->MACMIIAR;
 8007994:	6908      	ldr	r0, [r1, #16]
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8007996:	02d2      	lsls	r2, r2, #11
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8007998:	614e      	str	r6, [r1, #20]
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 800799a:	f000 001c 	and.w	r0, r0, #28
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 800799e:	b292      	uxth	r2, r2
 80079a0:	4303      	orrs	r3, r0
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 80079a2:	4313      	orrs	r3, r2
  heth->Instance->MACMIIAR = tmpreg;
 80079a4:	610b      	str	r3, [r1, #16]
  tickstart = HAL_GetTick();
 80079a6:	f7fd fd8d 	bl	80054c4 <HAL_GetTick>
 80079aa:	4605      	mov	r5, r0
 80079ac:	e004      	b.n	80079b8 <HAL_ETH_WritePHYRegister+0x50>
    tmpreg = heth->Instance->MACMIIAR;
 80079ae:	6823      	ldr	r3, [r4, #0]
 80079b0:	6918      	ldr	r0, [r3, #16]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80079b2:	f010 0001 	ands.w	r0, r0, #1
 80079b6:	d00d      	beq.n	80079d4 <HAL_ETH_WritePHYRegister+0x6c>
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 80079b8:	f7fd fd84 	bl	80054c4 <HAL_GetTick>
 80079bc:	1b40      	subs	r0, r0, r5
 80079be:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 80079c2:	d3f4      	bcc.n	80079ae <HAL_ETH_WritePHYRegister+0x46>
      heth->State= HAL_ETH_STATE_READY;
 80079c4:	2201      	movs	r2, #1
      __HAL_UNLOCK(heth);
 80079c6:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 80079c8:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 80079ca:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 80079ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 80079d2:	bd70      	pop	{r4, r5, r6, pc}
  heth->State = HAL_ETH_STATE_READY;
 80079d4:	2301      	movs	r3, #1
 80079d6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 80079da:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 80079dc:	f240 515e 	movw	r1, #1374	; 0x55e
 80079e0:	4804      	ldr	r0, [pc, #16]	; (80079f4 <HAL_ETH_WritePHYRegister+0x8c>)
 80079e2:	f7fb f9c9 	bl	8002d78 <assert_failed>
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 80079e6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80079ea:	2b42      	cmp	r3, #66	; 0x42
 80079ec:	d1c7      	bne.n	800797e <HAL_ETH_WritePHYRegister+0x16>
    return HAL_BUSY;
 80079ee:	2002      	movs	r0, #2
}
 80079f0:	bd70      	pop	{r4, r5, r6, pc}
 80079f2:	bf00      	nop
 80079f4:	0802648c 	.word	0x0802648c

080079f8 <HAL_ETH_Init>:
{
 80079f8:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tempreg = 0, phyreg = 0;
 80079fa:	2300      	movs	r3, #0
{
 80079fc:	b083      	sub	sp, #12
  uint32_t tempreg = 0, phyreg = 0;
 80079fe:	9300      	str	r3, [sp, #0]
  if(heth == NULL)
 8007a00:	2800      	cmp	r0, #0
 8007a02:	f000 80bb 	beq.w	8007b7c <HAL_ETH_Init+0x184>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 8007a06:	6843      	ldr	r3, [r0, #4]
 8007a08:	4604      	mov	r4, r0
 8007a0a:	2b01      	cmp	r3, #1
 8007a0c:	f200 8092 	bhi.w	8007b34 <HAL_ETH_Init+0x13c>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 8007a10:	69a3      	ldr	r3, [r4, #24]
 8007a12:	2b01      	cmp	r3, #1
 8007a14:	f200 8085 	bhi.w	8007b22 <HAL_ETH_Init+0x12a>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 8007a18:	69e3      	ldr	r3, [r4, #28]
 8007a1a:	2b01      	cmp	r3, #1
 8007a1c:	d878      	bhi.n	8007b10 <HAL_ETH_Init+0x118>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 8007a1e:	6a23      	ldr	r3, [r4, #32]
 8007a20:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 8007a24:	f040 8095 	bne.w	8007b52 <HAL_ETH_Init+0x15a>
  if(heth->State == HAL_ETH_STATE_RESET)
 8007a28:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007a2c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	f000 8088 	beq.w	8007b46 <HAL_ETH_Init+0x14e>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a36:	4b90      	ldr	r3, [pc, #576]	; (8007c78 <HAL_ETH_Init+0x280>)
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8007a38:	6821      	ldr	r1, [r4, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a3a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8007a3c:	488f      	ldr	r0, [pc, #572]	; (8007c7c <HAL_ETH_Init+0x284>)
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8007a3e:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007a46:	645a      	str	r2, [r3, #68]	; 0x44
 8007a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a4e:	9301      	str	r3, [sp, #4]
 8007a50:	9b01      	ldr	r3, [sp, #4]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8007a52:	6843      	ldr	r3, [r0, #4]
 8007a54:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007a58:	6043      	str	r3, [r0, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8007a5a:	6843      	ldr	r3, [r0, #4]
 8007a5c:	6a22      	ldr	r2, [r4, #32]
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	6043      	str	r3, [r0, #4]
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8007a62:	680b      	ldr	r3, [r1, #0]
 8007a64:	f043 0301 	orr.w	r3, r3, #1
 8007a68:	600b      	str	r3, [r1, #0]
  tickstart = HAL_GetTick();
 8007a6a:	f7fd fd2b 	bl	80054c4 <HAL_GetTick>
 8007a6e:	4605      	mov	r5, r0
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8007a70:	e005      	b.n	8007a7e <HAL_ETH_Init+0x86>
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8007a72:	f7fd fd27 	bl	80054c4 <HAL_GetTick>
 8007a76:	1b40      	subs	r0, r0, r5
 8007a78:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8007a7c:	d875      	bhi.n	8007b6a <HAL_ETH_Init+0x172>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8007a7e:	6823      	ldr	r3, [r4, #0]
 8007a80:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 8007a84:	6812      	ldr	r2, [r2, #0]
 8007a86:	07d0      	lsls	r0, r2, #31
 8007a88:	d4f3      	bmi.n	8007a72 <HAL_ETH_Init+0x7a>
  tempreg = (heth->Instance)->MACMIIAR;
 8007a8a:	691d      	ldr	r5, [r3, #16]
  hclk = HAL_RCC_GetHCLKFreq();
 8007a8c:	f002 fda6 	bl	800a5dc <HAL_RCC_GetHCLKFreq>
  if((hclk >= 20000000)&&(hclk < 35000000))
 8007a90:	4b7b      	ldr	r3, [pc, #492]	; (8007c80 <HAL_ETH_Init+0x288>)
 8007a92:	4a7c      	ldr	r2, [pc, #496]	; (8007c84 <HAL_ETH_Init+0x28c>)
  tempreg &= ETH_MACMIIAR_CR_MASK;
 8007a94:	f025 051c 	bic.w	r5, r5, #28
  if((hclk >= 20000000)&&(hclk < 35000000))
 8007a98:	4403      	add	r3, r0
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d972      	bls.n	8007b84 <HAL_ETH_Init+0x18c>
  else if((hclk >= 35000000)&&(hclk < 60000000))
 8007a9e:	4b7a      	ldr	r3, [pc, #488]	; (8007c88 <HAL_ETH_Init+0x290>)
 8007aa0:	4a7a      	ldr	r2, [pc, #488]	; (8007c8c <HAL_ETH_Init+0x294>)
 8007aa2:	4403      	add	r3, r0
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d87a      	bhi.n	8007b9e <HAL_ETH_Init+0x1a6>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8007aa8:	f045 050c 	orr.w	r5, r5, #12
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8007aac:	6823      	ldr	r3, [r4, #0]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8007aae:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007ab2:	2100      	movs	r1, #0
 8007ab4:	4620      	mov	r0, r4
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8007ab6:	611d      	str	r5, [r3, #16]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8007ab8:	f7ff ff56 	bl	8007968 <HAL_ETH_WritePHYRegister>
 8007abc:	4605      	mov	r5, r0
 8007abe:	2800      	cmp	r0, #0
 8007ac0:	d163      	bne.n	8007b8a <HAL_ETH_Init+0x192>
  HAL_Delay(PHY_RESET_DELAY);
 8007ac2:	20ff      	movs	r0, #255	; 0xff
 8007ac4:	f7fd fd04 	bl	80054d0 <HAL_Delay>
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8007ac8:	6863      	ldr	r3, [r4, #4]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d176      	bne.n	8007bbc <HAL_ETH_Init+0x1c4>
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8007ace:	68a3      	ldr	r3, [r4, #8]
 8007ad0:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8007ad4:	f040 8098 	bne.w	8007c08 <HAL_ETH_Init+0x210>
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 8007ad8:	68e3      	ldr	r3, [r4, #12]
 8007ada:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8007ade:	f040 808c 	bne.w	8007bfa <HAL_ETH_Init+0x202>
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8007ae2:	08db      	lsrs	r3, r3, #3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8007ae4:	68a2      	ldr	r2, [r4, #8]
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8007ae6:	2100      	movs	r1, #0
 8007ae8:	4620      	mov	r0, r4
 8007aea:	ea43 0252 	orr.w	r2, r3, r2, lsr #1
 8007aee:	b292      	uxth	r2, r2
 8007af0:	f7ff ff3a 	bl	8007968 <HAL_ETH_WritePHYRegister>
 8007af4:	2800      	cmp	r0, #0
 8007af6:	d148      	bne.n	8007b8a <HAL_ETH_Init+0x192>
    HAL_Delay(PHY_CONFIG_DELAY);
 8007af8:	f640 70ff 	movw	r0, #4095	; 0xfff
 8007afc:	f7fd fce8 	bl	80054d0 <HAL_Delay>
  ETH_MACDMAConfig(heth, err);
 8007b00:	2100      	movs	r1, #0
 8007b02:	4620      	mov	r0, r4
 8007b04:	f7ff fcce 	bl	80074a4 <ETH_MACDMAConfig>
  heth->State= HAL_ETH_STATE_READY;
 8007b08:	2301      	movs	r3, #1
 8007b0a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  return HAL_OK;
 8007b0e:	e032      	b.n	8007b76 <HAL_ETH_Init+0x17e>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 8007b10:	21e0      	movs	r1, #224	; 0xe0
 8007b12:	485f      	ldr	r0, [pc, #380]	; (8007c90 <HAL_ETH_Init+0x298>)
 8007b14:	f7fb f930 	bl	8002d78 <assert_failed>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 8007b18:	6a23      	ldr	r3, [r4, #32]
 8007b1a:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 8007b1e:	d083      	beq.n	8007a28 <HAL_ETH_Init+0x30>
 8007b20:	e017      	b.n	8007b52 <HAL_ETH_Init+0x15a>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 8007b22:	21df      	movs	r1, #223	; 0xdf
 8007b24:	485a      	ldr	r0, [pc, #360]	; (8007c90 <HAL_ETH_Init+0x298>)
 8007b26:	f7fb f927 	bl	8002d78 <assert_failed>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 8007b2a:	69e3      	ldr	r3, [r4, #28]
 8007b2c:	2b01      	cmp	r3, #1
 8007b2e:	f67f af76 	bls.w	8007a1e <HAL_ETH_Init+0x26>
 8007b32:	e7ed      	b.n	8007b10 <HAL_ETH_Init+0x118>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 8007b34:	21de      	movs	r1, #222	; 0xde
 8007b36:	4856      	ldr	r0, [pc, #344]	; (8007c90 <HAL_ETH_Init+0x298>)
 8007b38:	f7fb f91e 	bl	8002d78 <assert_failed>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 8007b3c:	69a3      	ldr	r3, [r4, #24]
 8007b3e:	2b01      	cmp	r3, #1
 8007b40:	f67f af6a 	bls.w	8007a18 <HAL_ETH_Init+0x20>
 8007b44:	e7ed      	b.n	8007b22 <HAL_ETH_Init+0x12a>
    heth->Lock = HAL_UNLOCKED;
 8007b46:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    HAL_ETH_MspInit(heth);
 8007b4a:	4620      	mov	r0, r4
 8007b4c:	f008 f8fe 	bl	800fd4c <HAL_ETH_MspInit>
 8007b50:	e771      	b.n	8007a36 <HAL_ETH_Init+0x3e>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 8007b52:	21e1      	movs	r1, #225	; 0xe1
 8007b54:	484e      	ldr	r0, [pc, #312]	; (8007c90 <HAL_ETH_Init+0x298>)
 8007b56:	f7fb f90f 	bl	8002d78 <assert_failed>
  if(heth->State == HAL_ETH_STATE_RESET)
 8007b5a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007b5e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	f47f af67 	bne.w	8007a36 <HAL_ETH_Init+0x3e>
 8007b68:	e7ed      	b.n	8007b46 <HAL_ETH_Init+0x14e>
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8007b6a:	2503      	movs	r5, #3
      __HAL_UNLOCK(heth);
 8007b6c:	2300      	movs	r3, #0
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8007b6e:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8007b72:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 8007b76:	4628      	mov	r0, r5
 8007b78:	b003      	add	sp, #12
 8007b7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8007b7c:	2501      	movs	r5, #1
}
 8007b7e:	4628      	mov	r0, r5
 8007b80:	b003      	add	sp, #12
 8007b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8007b84:	f045 0508 	orr.w	r5, r5, #8
 8007b88:	e790      	b.n	8007aac <HAL_ETH_Init+0xb4>
      heth->State = HAL_ETH_STATE_READY;
 8007b8a:	2501      	movs	r5, #1
      ETH_MACDMAConfig(heth, err);
 8007b8c:	4620      	mov	r0, r4
 8007b8e:	2101      	movs	r1, #1
 8007b90:	f7ff fc88 	bl	80074a4 <ETH_MACDMAConfig>
}
 8007b94:	4628      	mov	r0, r5
      heth->State = HAL_ETH_STATE_READY;
 8007b96:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
}
 8007b9a:	b003      	add	sp, #12
 8007b9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if((hclk >= 60000000)&&(hclk < 100000000))
 8007b9e:	4b3d      	ldr	r3, [pc, #244]	; (8007c94 <HAL_ETH_Init+0x29c>)
 8007ba0:	4a3d      	ldr	r2, [pc, #244]	; (8007c98 <HAL_ETH_Init+0x2a0>)
 8007ba2:	4403      	add	r3, r0
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d981      	bls.n	8007aac <HAL_ETH_Init+0xb4>
  else if((hclk >= 100000000)&&(hclk < 150000000))
 8007ba8:	4b3c      	ldr	r3, [pc, #240]	; (8007c9c <HAL_ETH_Init+0x2a4>)
 8007baa:	4a3d      	ldr	r2, [pc, #244]	; (8007ca0 <HAL_ETH_Init+0x2a8>)
 8007bac:	4403      	add	r3, r0
 8007bae:	4293      	cmp	r3, r2
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8007bb0:	bf94      	ite	ls
 8007bb2:	f045 0504 	orrls.w	r5, r5, #4
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8007bb6:	f045 0510 	orrhi.w	r5, r5, #16
 8007bba:	e777      	b.n	8007aac <HAL_ETH_Init+0xb4>
    tickstart = HAL_GetTick();
 8007bbc:	f7fd fc82 	bl	80054c4 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8007bc0:	f241 3688 	movw	r6, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8007bc4:	4607      	mov	r7, r0
 8007bc6:	e002      	b.n	8007bce <HAL_ETH_Init+0x1d6>
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8007bc8:	9b00      	ldr	r3, [sp, #0]
 8007bca:	0759      	lsls	r1, r3, #29
 8007bcc:	d422      	bmi.n	8007c14 <HAL_ETH_Init+0x21c>
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8007bce:	466a      	mov	r2, sp
 8007bd0:	2101      	movs	r1, #1
 8007bd2:	4620      	mov	r0, r4
 8007bd4:	f7ff fe80 	bl	80078d8 <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8007bd8:	f7fd fc74 	bl	80054c4 <HAL_GetTick>
 8007bdc:	1bc0      	subs	r0, r0, r7
 8007bde:	42b0      	cmp	r0, r6
 8007be0:	d9f2      	bls.n	8007bc8 <HAL_ETH_Init+0x1d0>
        ETH_MACDMAConfig(heth, err);
 8007be2:	2101      	movs	r1, #1
 8007be4:	4620      	mov	r0, r4
 8007be6:	f7ff fc5d 	bl	80074a4 <ETH_MACDMAConfig>
        heth->State= HAL_ETH_STATE_READY;
 8007bea:	2201      	movs	r2, #1
        __HAL_UNLOCK(heth);
 8007bec:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8007bee:	2503      	movs	r5, #3
        heth->State= HAL_ETH_STATE_READY;
 8007bf0:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
        __HAL_UNLOCK(heth);
 8007bf4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
        return HAL_TIMEOUT;
 8007bf8:	e7bd      	b.n	8007b76 <HAL_ETH_Init+0x17e>
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 8007bfa:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8007bfe:	4824      	ldr	r0, [pc, #144]	; (8007c90 <HAL_ETH_Init+0x298>)
 8007c00:	f7fb f8ba 	bl	8002d78 <assert_failed>
 8007c04:	68e3      	ldr	r3, [r4, #12]
 8007c06:	e76c      	b.n	8007ae2 <HAL_ETH_Init+0xea>
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8007c08:	f240 11c5 	movw	r1, #453	; 0x1c5
 8007c0c:	4820      	ldr	r0, [pc, #128]	; (8007c90 <HAL_ETH_Init+0x298>)
 8007c0e:	f7fb f8b3 	bl	8002d78 <assert_failed>
 8007c12:	e761      	b.n	8007ad8 <HAL_ETH_Init+0xe0>
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8007c14:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007c18:	2100      	movs	r1, #0
 8007c1a:	4620      	mov	r0, r4
 8007c1c:	f7ff fea4 	bl	8007968 <HAL_ETH_WritePHYRegister>
 8007c20:	2800      	cmp	r0, #0
 8007c22:	d1b2      	bne.n	8007b8a <HAL_ETH_Init+0x192>
    tickstart = HAL_GetTick();
 8007c24:	f7fd fc4e 	bl	80054c4 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8007c28:	f241 3688 	movw	r6, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8007c2c:	4607      	mov	r7, r0
 8007c2e:	e002      	b.n	8007c36 <HAL_ETH_Init+0x23e>
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8007c30:	9b00      	ldr	r3, [sp, #0]
 8007c32:	069a      	lsls	r2, r3, #26
 8007c34:	d40a      	bmi.n	8007c4c <HAL_ETH_Init+0x254>
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8007c36:	466a      	mov	r2, sp
 8007c38:	2101      	movs	r1, #1
 8007c3a:	4620      	mov	r0, r4
 8007c3c:	f7ff fe4c 	bl	80078d8 <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8007c40:	f7fd fc40 	bl	80054c4 <HAL_GetTick>
 8007c44:	1bc0      	subs	r0, r0, r7
 8007c46:	42b0      	cmp	r0, r6
 8007c48:	d9f2      	bls.n	8007c30 <HAL_ETH_Init+0x238>
 8007c4a:	e7ca      	b.n	8007be2 <HAL_ETH_Init+0x1ea>
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8007c4c:	466a      	mov	r2, sp
 8007c4e:	211f      	movs	r1, #31
 8007c50:	4620      	mov	r0, r4
 8007c52:	f7ff fe41 	bl	80078d8 <HAL_ETH_ReadPHYRegister>
 8007c56:	2800      	cmp	r0, #0
 8007c58:	d197      	bne.n	8007b8a <HAL_ETH_Init+0x192>
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8007c5a:	9b00      	ldr	r3, [sp, #0]
 8007c5c:	f013 0210 	ands.w	r2, r3, #16
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8007c60:	bf18      	it	ne
 8007c62:	f44f 6200 	movne.w	r2, #2048	; 0x800
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8007c66:	075b      	lsls	r3, r3, #29
      (heth->Init).Speed = ETH_SPEED_10M; 
 8007c68:	bf4c      	ite	mi
 8007c6a:	2300      	movmi	r3, #0
      (heth->Init).Speed = ETH_SPEED_100M;
 8007c6c:	f44f 4380 	movpl.w	r3, #16384	; 0x4000
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8007c70:	60e2      	str	r2, [r4, #12]
      (heth->Init).Speed = ETH_SPEED_100M;
 8007c72:	60a3      	str	r3, [r4, #8]
 8007c74:	e744      	b.n	8007b00 <HAL_ETH_Init+0x108>
 8007c76:	bf00      	nop
 8007c78:	40023800 	.word	0x40023800
 8007c7c:	40013800 	.word	0x40013800
 8007c80:	feced300 	.word	0xfeced300
 8007c84:	00e4e1bf 	.word	0x00e4e1bf
 8007c88:	fde9f140 	.word	0xfde9f140
 8007c8c:	017d783f 	.word	0x017d783f
 8007c90:	0802648c 	.word	0x0802648c
 8007c94:	fc6c7900 	.word	0xfc6c7900
 8007c98:	026259ff 	.word	0x026259ff
 8007c9c:	fa0a1f00 	.word	0xfa0a1f00
 8007ca0:	02faf07f 	.word	0x02faf07f

08007ca4 <HAL_ETH_Start>:
  __HAL_LOCK(heth);
 8007ca4:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	d039      	beq.n	8007d20 <HAL_ETH_Start+0x7c>
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8007cac:	6803      	ldr	r3, [r0, #0]
  heth->State = HAL_ETH_STATE_BUSY;
 8007cae:	2202      	movs	r2, #2
{  
 8007cb0:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t tmpreg = 0;
 8007cb2:	2500      	movs	r5, #0
{  
 8007cb4:	b082      	sub	sp, #8
  heth->State = HAL_ETH_STATE_BUSY;
 8007cb6:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
 8007cba:	4604      	mov	r4, r0
  __IO uint32_t tmpreg = 0;
 8007cbc:	9501      	str	r5, [sp, #4]
  __HAL_LOCK(heth);
 8007cbe:	2601      	movs	r6, #1
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8007cc0:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(heth);
 8007cc2:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007cc6:	4630      	mov	r0, r6
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8007cc8:	f042 0208 	orr.w	r2, r2, #8
 8007ccc:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007cd2:	f7fd fbfd 	bl	80054d0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8007cd6:	9a01      	ldr	r2, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007cd8:	4630      	mov	r0, r6
  (heth->Instance)->MACCR = tmpreg;
 8007cda:	6823      	ldr	r3, [r4, #0]
 8007cdc:	601a      	str	r2, [r3, #0]
  __IO uint32_t tmpreg = 0;
 8007cde:	9500      	str	r5, [sp, #0]
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8007ce0:	681a      	ldr	r2, [r3, #0]
 8007ce2:	f042 0204 	orr.w	r2, r2, #4
 8007ce6:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	9300      	str	r3, [sp, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007cec:	f7fd fbf0 	bl	80054d0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8007cf0:	6823      	ldr	r3, [r4, #0]
  ETH_FlushTransmitFIFO(heth);
 8007cf2:	4620      	mov	r0, r4
  (heth->Instance)->MACCR = tmpreg;
 8007cf4:	9a00      	ldr	r2, [sp, #0]
 8007cf6:	601a      	str	r2, [r3, #0]
  ETH_FlushTransmitFIFO(heth);
 8007cf8:	f7ff fbbe 	bl	8007478 <ETH_FlushTransmitFIFO>
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8007cfc:	6822      	ldr	r2, [r4, #0]
 8007cfe:	f241 0318 	movw	r3, #4120	; 0x1018
  return HAL_OK;
 8007d02:	4628      	mov	r0, r5
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8007d04:	58d1      	ldr	r1, [r2, r3]
 8007d06:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 8007d0a:	50d1      	str	r1, [r2, r3]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8007d0c:	58d1      	ldr	r1, [r2, r3]
 8007d0e:	f041 0102 	orr.w	r1, r1, #2
 8007d12:	50d1      	str	r1, [r2, r3]
  heth->State= HAL_ETH_STATE_READY;
 8007d14:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8007d18:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
}
 8007d1c:	b002      	add	sp, #8
 8007d1e:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(heth);
 8007d20:	2002      	movs	r0, #2
}
 8007d22:	4770      	bx	lr

08007d24 <HAL_ETH_Stop>:
  __HAL_LOCK(heth);
 8007d24:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8007d28:	2b01      	cmp	r3, #1
 8007d2a:	d039      	beq.n	8007da0 <HAL_ETH_Stop+0x7c>
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8007d2c:	6803      	ldr	r3, [r0, #0]
 8007d2e:	f241 0218 	movw	r2, #4120	; 0x1018
  heth->State = HAL_ETH_STATE_BUSY;
 8007d32:	2102      	movs	r1, #2
{  
 8007d34:	b570      	push	{r4, r5, r6, lr}
  heth->State = HAL_ETH_STATE_BUSY;
 8007d36:	f880 1044 	strb.w	r1, [r0, #68]	; 0x44
  __HAL_LOCK(heth);
 8007d3a:	2601      	movs	r6, #1
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8007d3c:	5899      	ldr	r1, [r3, r2]
{  
 8007d3e:	b082      	sub	sp, #8
  __HAL_LOCK(heth);
 8007d40:	f880 6045 	strb.w	r6, [r0, #69]	; 0x45
  __IO uint32_t tmpreg = 0;
 8007d44:	2500      	movs	r5, #0
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8007d46:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 8007d4a:	4604      	mov	r4, r0
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007d4c:	4630      	mov	r0, r6
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8007d4e:	5099      	str	r1, [r3, r2]
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8007d50:	5899      	ldr	r1, [r3, r2]
 8007d52:	f021 0102 	bic.w	r1, r1, #2
 8007d56:	5099      	str	r1, [r3, r2]
  __IO uint32_t tmpreg = 0;
 8007d58:	9501      	str	r5, [sp, #4]
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 8007d5a:	681a      	ldr	r2, [r3, #0]
 8007d5c:	f022 0204 	bic.w	r2, r2, #4
 8007d60:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007d66:	f7fd fbb3 	bl	80054d0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8007d6a:	6823      	ldr	r3, [r4, #0]
  ETH_FlushTransmitFIFO(heth);
 8007d6c:	4620      	mov	r0, r4
  (heth->Instance)->MACCR = tmpreg;
 8007d6e:	9a01      	ldr	r2, [sp, #4]
 8007d70:	601a      	str	r2, [r3, #0]
  ETH_FlushTransmitFIFO(heth);
 8007d72:	f7ff fb81 	bl	8007478 <ETH_FlushTransmitFIFO>
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8007d76:	6823      	ldr	r3, [r4, #0]
  __IO uint32_t tmpreg = 0;
 8007d78:	9500      	str	r5, [sp, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007d7a:	4630      	mov	r0, r6
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8007d7c:	681a      	ldr	r2, [r3, #0]
 8007d7e:	f022 0208 	bic.w	r2, r2, #8
 8007d82:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	9300      	str	r3, [sp, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007d88:	f7fd fba2 	bl	80054d0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8007d8c:	9a00      	ldr	r2, [sp, #0]
  return HAL_OK;
 8007d8e:	4628      	mov	r0, r5
  (heth->Instance)->MACCR = tmpreg;
 8007d90:	6823      	ldr	r3, [r4, #0]
 8007d92:	601a      	str	r2, [r3, #0]
  heth->State = HAL_ETH_STATE_READY;
 8007d94:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8007d98:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
}
 8007d9c:	b002      	add	sp, #8
 8007d9e:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(heth);
 8007da0:	2002      	movs	r0, #2
}
 8007da2:	4770      	bx	lr

08007da4 <HAL_ETH_ConfigMAC>:
{
 8007da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(heth);
 8007da6:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8007daa:	2b01      	cmp	r3, #1
 8007dac:	f000 8242 	beq.w	8008234 <HAL_ETH_ConfigMAC+0x490>
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8007db0:	6883      	ldr	r3, [r0, #8]
 8007db2:	460c      	mov	r4, r1
  heth->State= HAL_ETH_STATE_BUSY;
 8007db4:	2202      	movs	r2, #2
  __HAL_LOCK(heth);
 8007db6:	2101      	movs	r1, #1
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8007db8:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8007dbc:	4605      	mov	r5, r0
  __HAL_LOCK(heth);
 8007dbe:	f880 1045 	strb.w	r1, [r0, #69]	; 0x45
  heth->State= HAL_ETH_STATE_BUSY;
 8007dc2:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8007dc6:	f040 8207 	bne.w	80081d8 <HAL_ETH_ConfigMAC+0x434>
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
 8007dca:	68eb      	ldr	r3, [r5, #12]
 8007dcc:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8007dd0:	f040 8114 	bne.w	8007ffc <HAL_ETH_ConfigMAC+0x258>
  if (macconf != NULL)
 8007dd4:	2c00      	cmp	r4, #0
 8007dd6:	f000 8119 	beq.w	800800c <HAL_ETH_ConfigMAC+0x268>
    assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
 8007dda:	6823      	ldr	r3, [r4, #0]
 8007ddc:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 8007de0:	f040 8139 	bne.w	8008056 <HAL_ETH_ConfigMAC+0x2b2>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 8007de4:	6863      	ldr	r3, [r4, #4]
 8007de6:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 8007dea:	f040 816b 	bne.w	80080c4 <HAL_ETH_ConfigMAC+0x320>
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 8007dee:	68a3      	ldr	r3, [r4, #8]
 8007df0:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 8007df4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007df8:	d002      	beq.n	8007e00 <HAL_ETH_ConfigMAC+0x5c>
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	f040 821c 	bne.w	8008238 <HAL_ETH_ConfigMAC+0x494>
    assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
 8007e00:	68e3      	ldr	r3, [r4, #12]
 8007e02:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 8007e06:	f040 8152 	bne.w	80080ae <HAL_ETH_ConfigMAC+0x30a>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 8007e0a:	6923      	ldr	r3, [r4, #16]
 8007e0c:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8007e10:	f040 8142 	bne.w	8008098 <HAL_ETH_ConfigMAC+0x2f4>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 8007e14:	6963      	ldr	r3, [r4, #20]
 8007e16:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8007e1a:	f040 8132 	bne.w	8008082 <HAL_ETH_ConfigMAC+0x2de>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 8007e1e:	69a3      	ldr	r3, [r4, #24]
 8007e20:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8007e24:	f040 8122 	bne.w	800806c <HAL_ETH_ConfigMAC+0x2c8>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 8007e28:	69e3      	ldr	r3, [r4, #28]
 8007e2a:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8007e2e:	f040 81a3 	bne.w	8008178 <HAL_ETH_ConfigMAC+0x3d4>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 8007e32:	6a23      	ldr	r3, [r4, #32]
 8007e34:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8007e38:	f040 818e 	bne.w	8008158 <HAL_ETH_ConfigMAC+0x3b4>
    assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
 8007e3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e3e:	f033 0360 	bics.w	r3, r3, #96	; 0x60
 8007e42:	f040 8193 	bne.w	800816c <HAL_ETH_ConfigMAC+0x3c8>
    assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
 8007e46:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007e48:	f033 0310 	bics.w	r3, r3, #16
 8007e4c:	f040 8179 	bne.w	8008142 <HAL_ETH_ConfigMAC+0x39e>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 8007e50:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007e52:	f033 4300 	bics.w	r3, r3, #2147483648	; 0x80000000
 8007e56:	f040 819a 	bne.w	800818e <HAL_ETH_ConfigMAC+0x3ea>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 8007e5a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007e5c:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 8007e60:	d003      	beq.n	8007e6a <HAL_ETH_ConfigMAC+0xc6>
 8007e62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e66:	f040 81d3 	bne.w	8008210 <HAL_ETH_ConfigMAC+0x46c>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 8007e6a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007e6c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007e70:	2a40      	cmp	r2, #64	; 0x40
 8007e72:	d002      	beq.n	8007e7a <HAL_ETH_ConfigMAC+0xd6>
 8007e74:	2b80      	cmp	r3, #128	; 0x80
 8007e76:	f040 81b5 	bne.w	80081e4 <HAL_ETH_ConfigMAC+0x440>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 8007e7a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007e7c:	f033 0320 	bics.w	r3, r3, #32
 8007e80:	f040 80de 	bne.w	8008040 <HAL_ETH_ConfigMAC+0x29c>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 8007e84:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007e86:	f033 0308 	bics.w	r3, r3, #8
 8007e8a:	f040 80cf 	bne.w	800802c <HAL_ETH_ConfigMAC+0x288>
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 8007e8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007e90:	2b01      	cmp	r3, #1
 8007e92:	f200 80a5 	bhi.w	8007fe0 <HAL_ETH_ConfigMAC+0x23c>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 8007e96:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007e98:	f240 4204 	movw	r2, #1028	; 0x404
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	bf18      	it	ne
 8007ea0:	2b10      	cmpne	r3, #16
 8007ea2:	d003      	beq.n	8007eac <HAL_ETH_ConfigMAC+0x108>
 8007ea4:	f033 0304 	bics.w	r3, r3, #4
 8007ea8:	f040 81be 	bne.w	8008228 <HAL_ETH_ConfigMAC+0x484>
    assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
 8007eac:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8007eae:	f033 0202 	bics.w	r2, r3, #2
 8007eb2:	d004      	beq.n	8007ebe <HAL_ETH_ConfigMAC+0x11a>
 8007eb4:	f240 4202 	movw	r2, #1026	; 0x402
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	f040 819e 	bne.w	80081fa <HAL_ETH_ConfigMAC+0x456>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 8007ebe:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007ec0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ec4:	f080 816e 	bcs.w	80081a4 <HAL_ETH_ConfigMAC+0x400>
    assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
 8007ec8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007eca:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8007ece:	f040 8173 	bne.w	80081b8 <HAL_ETH_ConfigMAC+0x414>
    assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
 8007ed2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8007ed4:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 8007ed8:	f040 8178 	bne.w	80081cc <HAL_ETH_ConfigMAC+0x428>
    assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
 8007edc:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8007ede:	f033 0308 	bics.w	r3, r3, #8
 8007ee2:	f040 8123 	bne.w	800812c <HAL_ETH_ConfigMAC+0x388>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 8007ee6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ee8:	f033 0304 	bics.w	r3, r3, #4
 8007eec:	f040 8113 	bne.w	8008116 <HAL_ETH_ConfigMAC+0x372>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 8007ef0:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8007ef2:	f033 0302 	bics.w	r3, r3, #2
 8007ef6:	f040 8103 	bne.w	8008100 <HAL_ETH_ConfigMAC+0x35c>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 8007efa:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8007efc:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 8007f00:	f040 80f3 	bne.w	80080ea <HAL_ETH_ConfigMAC+0x346>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 8007f04:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8007f06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f0a:	f080 80e8 	bcs.w	80080de <HAL_ETH_ConfigMAC+0x33a>
                         macconf->BackOffLimit | 
 8007f0e:	6823      	ldr	r3, [r4, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8007f10:	2001      	movs	r0, #1
                         macconf->BackOffLimit | 
 8007f12:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
 8007f16:	430b      	orrs	r3, r1
 8007f18:	e9d4 6103 	ldrd	r6, r1, [r4, #12]
 8007f1c:	4313      	orrs	r3, r2
 8007f1e:	6962      	ldr	r2, [r4, #20]
 8007f20:	4333      	orrs	r3, r6
 8007f22:	69a6      	ldr	r6, [r4, #24]
 8007f24:	430b      	orrs	r3, r1
 8007f26:	69e1      	ldr	r1, [r4, #28]
 8007f28:	4313      	orrs	r3, r2
 8007f2a:	6a22      	ldr	r2, [r4, #32]
 8007f2c:	4333      	orrs	r3, r6
 8007f2e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007f30:	430b      	orrs	r3, r1
 8007f32:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8007f34:	4313      	orrs	r3, r2
 8007f36:	68aa      	ldr	r2, [r5, #8]
 8007f38:	4333      	orrs	r3, r6
    tmpreg = (heth->Instance)->MACCR;
 8007f3a:	682e      	ldr	r6, [r5, #0]
                         macconf->BackOffLimit | 
 8007f3c:	430b      	orrs	r3, r1
    tmpreg = (heth->Instance)->MACCR;
 8007f3e:	6837      	ldr	r7, [r6, #0]
                         macconf->BackOffLimit | 
 8007f40:	68e9      	ldr	r1, [r5, #12]
 8007f42:	4313      	orrs	r3, r2
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 8007f44:	4abf      	ldr	r2, [pc, #764]	; (8008244 <HAL_ETH_ConfigMAC+0x4a0>)
                         macconf->BackOffLimit | 
 8007f46:	430b      	orrs	r3, r1
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 8007f48:	403a      	ands	r2, r7
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8007f4a:	f64f 7741 	movw	r7, #65345	; 0xff41
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8007f4e:	4313      	orrs	r3, r2
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8007f50:	6033      	str	r3, [r6, #0]
    tmpreg = (heth->Instance)->MACCR;
 8007f52:	6836      	ldr	r6, [r6, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8007f54:	f7fd fabc 	bl	80054d0 <HAL_Delay>
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8007f58:	6b21      	ldr	r1, [r4, #48]	; 0x30
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8007f5a:	2001      	movs	r0, #1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8007f5c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    (heth->Instance)->MACCR = tmpreg; 
 8007f5e:	682a      	ldr	r2, [r5, #0]
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8007f60:	430b      	orrs	r3, r1
                                          macconf->SourceAddrFilter |
 8007f62:	6b61      	ldr	r1, [r4, #52]	; 0x34
    (heth->Instance)->MACCR = tmpreg; 
 8007f64:	6016      	str	r6, [r2, #0]
                                          macconf->SourceAddrFilter |
 8007f66:	430b      	orrs	r3, r1
                                          macconf->BroadcastFramesReception | 
 8007f68:	e9d4 160e 	ldrd	r1, r6, [r4, #56]	; 0x38
                                          macconf->PassControlFrames |
 8007f6c:	430b      	orrs	r3, r1
                                          macconf->DestinationAddrFilter |
 8007f6e:	6c21      	ldr	r1, [r4, #64]	; 0x40
                                          macconf->BroadcastFramesReception | 
 8007f70:	4333      	orrs	r3, r6
                                          macconf->PromiscuousMode |
 8007f72:	6c66      	ldr	r6, [r4, #68]	; 0x44
                                          macconf->DestinationAddrFilter |
 8007f74:	430b      	orrs	r3, r1
                                          macconf->MulticastFramesFilter |
 8007f76:	6ca1      	ldr	r1, [r4, #72]	; 0x48
                                          macconf->PromiscuousMode |
 8007f78:	4333      	orrs	r3, r6
                                          macconf->MulticastFramesFilter |
 8007f7a:	430b      	orrs	r3, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8007f7c:	6053      	str	r3, [r2, #4]
     tmpreg = (heth->Instance)->MACFFR;
 8007f7e:	6856      	ldr	r6, [r2, #4]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8007f80:	f7fd faa6 	bl	80054d0 <HAL_Delay>
                          macconf->ReceiveFlowControl |
 8007f84:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007f86:	6da3      	ldr	r3, [r4, #88]	; 0x58
     (heth->Instance)->MACFFR = tmpreg;
 8007f88:	682a      	ldr	r2, [r5, #0]
                          macconf->ReceiveFlowControl |
 8007f8a:	430b      	orrs	r3, r1
 8007f8c:	6e21      	ldr	r1, [r4, #96]	; 0x60
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8007f8e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
                          macconf->ReceiveFlowControl |
 8007f90:	430b      	orrs	r3, r1
 8007f92:	6e61      	ldr	r1, [r4, #100]	; 0x64
     (heth->Instance)->MACFFR = tmpreg;
 8007f94:	6056      	str	r6, [r2, #4]
                          macconf->ReceiveFlowControl |
 8007f96:	430b      	orrs	r3, r1
 8007f98:	6ea6      	ldr	r6, [r4, #104]	; 0x68
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8007f9a:	6d21      	ldr	r1, [r4, #80]	; 0x50
                          macconf->ReceiveFlowControl |
 8007f9c:	4333      	orrs	r3, r6
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8007f9e:	6090      	str	r0, [r2, #8]
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8007fa0:	6d66      	ldr	r6, [r4, #84]	; 0x54
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8007fa2:	2001      	movs	r0, #1
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8007fa4:	60d1      	str	r1, [r2, #12]
     tmpreg = (heth->Instance)->MACFCR;
 8007fa6:	6991      	ldr	r1, [r2, #24]
                          macconf->ReceiveFlowControl |
 8007fa8:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8007fac:	4039      	ands	r1, r7
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8007fae:	430b      	orrs	r3, r1
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8007fb0:	6193      	str	r3, [r2, #24]
     tmpreg = (heth->Instance)->MACFCR;
 8007fb2:	6996      	ldr	r6, [r2, #24]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8007fb4:	f7fd fa8c 	bl	80054d0 <HAL_Delay>
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8007fb8:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8007fba:	2001      	movs	r0, #1
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8007fbc:	6f21      	ldr	r1, [r4, #112]	; 0x70
     (heth->Instance)->MACFCR = tmpreg;
 8007fbe:	682b      	ldr	r3, [r5, #0]
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8007fc0:	430a      	orrs	r2, r1
     (heth->Instance)->MACFCR = tmpreg;
 8007fc2:	619e      	str	r6, [r3, #24]
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8007fc4:	61da      	str	r2, [r3, #28]
      tmpreg = (heth->Instance)->MACVLANTR;
 8007fc6:	69dc      	ldr	r4, [r3, #28]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8007fc8:	f7fd fa82 	bl	80054d0 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 8007fcc:	682b      	ldr	r3, [r5, #0]
 8007fce:	61dc      	str	r4, [r3, #28]
  __HAL_UNLOCK(heth);
 8007fd0:	2300      	movs	r3, #0
  heth->State= HAL_ETH_STATE_READY;
 8007fd2:	2201      	movs	r2, #1
  return HAL_OK;  
 8007fd4:	4618      	mov	r0, r3
  heth->State= HAL_ETH_STATE_READY;
 8007fd6:	f885 2044 	strb.w	r2, [r5, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8007fda:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
}
 8007fde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 8007fe0:	f240 6123 	movw	r1, #1571	; 0x623
 8007fe4:	4898      	ldr	r0, [pc, #608]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 8007fe6:	f7fa fec7 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 8007fea:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007fec:	f240 4204 	movw	r2, #1028	; 0x404
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	bf18      	it	ne
 8007ff4:	2b10      	cmpne	r3, #16
 8007ff6:	f47f af55 	bne.w	8007ea4 <HAL_ETH_ConfigMAC+0x100>
 8007ffa:	e757      	b.n	8007eac <HAL_ETH_ConfigMAC+0x108>
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
 8007ffc:	f240 610e 	movw	r1, #1550	; 0x60e
 8008000:	4891      	ldr	r0, [pc, #580]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 8008002:	f7fa feb9 	bl	8002d78 <assert_failed>
  if (macconf != NULL)
 8008006:	2c00      	cmp	r4, #0
 8008008:	f47f aee7 	bne.w	8007dda <HAL_ETH_ConfigMAC+0x36>
    tmpreg = (heth->Instance)->MACCR;
 800800c:	682a      	ldr	r2, [r5, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800800e:	2001      	movs	r0, #1
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8008010:	68ec      	ldr	r4, [r5, #12]
    tmpreg = (heth->Instance)->MACCR;
 8008012:	6811      	ldr	r1, [r2, #0]
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8008014:	68ab      	ldr	r3, [r5, #8]
    tmpreg &= ~((uint32_t)0x00004800);
 8008016:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800801a:	4323      	orrs	r3, r4
 800801c:	430b      	orrs	r3, r1
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800801e:	6013      	str	r3, [r2, #0]
    tmpreg = (heth->Instance)->MACCR;
 8008020:	6814      	ldr	r4, [r2, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8008022:	f7fd fa55 	bl	80054d0 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 8008026:	682b      	ldr	r3, [r5, #0]
 8008028:	601c      	str	r4, [r3, #0]
 800802a:	e7d1      	b.n	8007fd0 <HAL_ETH_ConfigMAC+0x22c>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 800802c:	f240 6122 	movw	r1, #1570	; 0x622
 8008030:	4885      	ldr	r0, [pc, #532]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 8008032:	f7fa fea1 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 8008036:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008038:	2b01      	cmp	r3, #1
 800803a:	f67f af2c 	bls.w	8007e96 <HAL_ETH_ConfigMAC+0xf2>
 800803e:	e7cf      	b.n	8007fe0 <HAL_ETH_ConfigMAC+0x23c>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 8008040:	f240 6121 	movw	r1, #1569	; 0x621
 8008044:	4880      	ldr	r0, [pc, #512]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 8008046:	f7fa fe97 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 800804a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800804c:	f033 0308 	bics.w	r3, r3, #8
 8008050:	f43f af1d 	beq.w	8007e8e <HAL_ETH_ConfigMAC+0xea>
 8008054:	e7ea      	b.n	800802c <HAL_ETH_ConfigMAC+0x288>
    assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
 8008056:	f240 6113 	movw	r1, #1555	; 0x613
 800805a:	487b      	ldr	r0, [pc, #492]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 800805c:	f7fa fe8c 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 8008060:	6863      	ldr	r3, [r4, #4]
 8008062:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 8008066:	f43f aec2 	beq.w	8007dee <HAL_ETH_ConfigMAC+0x4a>
 800806a:	e02b      	b.n	80080c4 <HAL_ETH_ConfigMAC+0x320>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 800806c:	f240 6119 	movw	r1, #1561	; 0x619
 8008070:	4875      	ldr	r0, [pc, #468]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 8008072:	f7fa fe81 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 8008076:	69e3      	ldr	r3, [r4, #28]
 8008078:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 800807c:	f43f aed9 	beq.w	8007e32 <HAL_ETH_ConfigMAC+0x8e>
 8008080:	e07a      	b.n	8008178 <HAL_ETH_ConfigMAC+0x3d4>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 8008082:	f44f 61c3 	mov.w	r1, #1560	; 0x618
 8008086:	4870      	ldr	r0, [pc, #448]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 8008088:	f7fa fe76 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 800808c:	69a3      	ldr	r3, [r4, #24]
 800808e:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8008092:	f43f aec9 	beq.w	8007e28 <HAL_ETH_ConfigMAC+0x84>
 8008096:	e7e9      	b.n	800806c <HAL_ETH_ConfigMAC+0x2c8>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 8008098:	f240 6117 	movw	r1, #1559	; 0x617
 800809c:	486a      	ldr	r0, [pc, #424]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 800809e:	f7fa fe6b 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 80080a2:	6963      	ldr	r3, [r4, #20]
 80080a4:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 80080a8:	f43f aeb9 	beq.w	8007e1e <HAL_ETH_ConfigMAC+0x7a>
 80080ac:	e7e9      	b.n	8008082 <HAL_ETH_ConfigMAC+0x2de>
    assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
 80080ae:	f240 6116 	movw	r1, #1558	; 0x616
 80080b2:	4865      	ldr	r0, [pc, #404]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 80080b4:	f7fa fe60 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 80080b8:	6923      	ldr	r3, [r4, #16]
 80080ba:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 80080be:	f43f aea9 	beq.w	8007e14 <HAL_ETH_ConfigMAC+0x70>
 80080c2:	e7e9      	b.n	8008098 <HAL_ETH_ConfigMAC+0x2f4>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 80080c4:	f240 6114 	movw	r1, #1556	; 0x614
 80080c8:	485f      	ldr	r0, [pc, #380]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 80080ca:	f7fa fe55 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 80080ce:	68a3      	ldr	r3, [r4, #8]
 80080d0:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 80080d4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80080d8:	f47f ae8f 	bne.w	8007dfa <HAL_ETH_ConfigMAC+0x56>
 80080dc:	e690      	b.n	8007e00 <HAL_ETH_ConfigMAC+0x5c>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 80080de:	f240 612d 	movw	r1, #1581	; 0x62d
 80080e2:	4859      	ldr	r0, [pc, #356]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 80080e4:	f7fa fe48 	bl	8002d78 <assert_failed>
 80080e8:	e711      	b.n	8007f0e <HAL_ETH_ConfigMAC+0x16a>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 80080ea:	f240 612c 	movw	r1, #1580	; 0x62c
 80080ee:	4856      	ldr	r0, [pc, #344]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 80080f0:	f7fa fe42 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 80080f4:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80080f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080fa:	f4ff af08 	bcc.w	8007f0e <HAL_ETH_ConfigMAC+0x16a>
 80080fe:	e7ee      	b.n	80080de <HAL_ETH_ConfigMAC+0x33a>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 8008100:	f240 612b 	movw	r1, #1579	; 0x62b
 8008104:	4850      	ldr	r0, [pc, #320]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 8008106:	f7fa fe37 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 800810a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800810c:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 8008110:	f43f aef8 	beq.w	8007f04 <HAL_ETH_ConfigMAC+0x160>
 8008114:	e7e9      	b.n	80080ea <HAL_ETH_ConfigMAC+0x346>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 8008116:	f240 612a 	movw	r1, #1578	; 0x62a
 800811a:	484b      	ldr	r0, [pc, #300]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 800811c:	f7fa fe2c 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 8008120:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8008122:	f033 0302 	bics.w	r3, r3, #2
 8008126:	f43f aee8 	beq.w	8007efa <HAL_ETH_ConfigMAC+0x156>
 800812a:	e7e9      	b.n	8008100 <HAL_ETH_ConfigMAC+0x35c>
    assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
 800812c:	f240 6129 	movw	r1, #1577	; 0x629
 8008130:	4845      	ldr	r0, [pc, #276]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 8008132:	f7fa fe21 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 8008136:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008138:	f033 0304 	bics.w	r3, r3, #4
 800813c:	f43f aed8 	beq.w	8007ef0 <HAL_ETH_ConfigMAC+0x14c>
 8008140:	e7e9      	b.n	8008116 <HAL_ETH_ConfigMAC+0x372>
    assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
 8008142:	f240 611d 	movw	r1, #1565	; 0x61d
 8008146:	4840      	ldr	r0, [pc, #256]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 8008148:	f7fa fe16 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 800814c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800814e:	f033 4300 	bics.w	r3, r3, #2147483648	; 0x80000000
 8008152:	f43f ae82 	beq.w	8007e5a <HAL_ETH_ConfigMAC+0xb6>
 8008156:	e01a      	b.n	800818e <HAL_ETH_ConfigMAC+0x3ea>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 8008158:	f240 611b 	movw	r1, #1563	; 0x61b
 800815c:	483a      	ldr	r0, [pc, #232]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 800815e:	f7fa fe0b 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
 8008162:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008164:	f033 0360 	bics.w	r3, r3, #96	; 0x60
 8008168:	f43f ae6d 	beq.w	8007e46 <HAL_ETH_ConfigMAC+0xa2>
 800816c:	f240 611c 	movw	r1, #1564	; 0x61c
 8008170:	4835      	ldr	r0, [pc, #212]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 8008172:	f7fa fe01 	bl	8002d78 <assert_failed>
 8008176:	e666      	b.n	8007e46 <HAL_ETH_ConfigMAC+0xa2>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 8008178:	f240 611a 	movw	r1, #1562	; 0x61a
 800817c:	4832      	ldr	r0, [pc, #200]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 800817e:	f7fa fdfb 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 8008182:	6a23      	ldr	r3, [r4, #32]
 8008184:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8008188:	f43f ae58 	beq.w	8007e3c <HAL_ETH_ConfigMAC+0x98>
 800818c:	e7e4      	b.n	8008158 <HAL_ETH_ConfigMAC+0x3b4>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 800818e:	f240 611e 	movw	r1, #1566	; 0x61e
 8008192:	482d      	ldr	r0, [pc, #180]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 8008194:	f7fa fdf0 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 8008198:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800819a:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 800819e:	f47f ae60 	bne.w	8007e62 <HAL_ETH_ConfigMAC+0xbe>
 80081a2:	e662      	b.n	8007e6a <HAL_ETH_ConfigMAC+0xc6>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 80081a4:	f240 6126 	movw	r1, #1574	; 0x626
 80081a8:	4827      	ldr	r0, [pc, #156]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 80081aa:	f7fa fde5 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
 80081ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80081b0:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80081b4:	f43f ae8d 	beq.w	8007ed2 <HAL_ETH_ConfigMAC+0x12e>
 80081b8:	f240 6127 	movw	r1, #1575	; 0x627
 80081bc:	4822      	ldr	r0, [pc, #136]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 80081be:	f7fa fddb 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
 80081c2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80081c4:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 80081c8:	f43f ae88 	beq.w	8007edc <HAL_ETH_ConfigMAC+0x138>
 80081cc:	f44f 61c5 	mov.w	r1, #1576	; 0x628
 80081d0:	481d      	ldr	r0, [pc, #116]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 80081d2:	f7fa fdd1 	bl	8002d78 <assert_failed>
 80081d6:	e681      	b.n	8007edc <HAL_ETH_ConfigMAC+0x138>
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 80081d8:	f240 610d 	movw	r1, #1549	; 0x60d
 80081dc:	481a      	ldr	r0, [pc, #104]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 80081de:	f7fa fdcb 	bl	8002d78 <assert_failed>
 80081e2:	e5f2      	b.n	8007dca <HAL_ETH_ConfigMAC+0x26>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 80081e4:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 80081e8:	4817      	ldr	r0, [pc, #92]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 80081ea:	f7fa fdc5 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 80081ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80081f0:	f033 0320 	bics.w	r3, r3, #32
 80081f4:	f43f ae46 	beq.w	8007e84 <HAL_ETH_ConfigMAC+0xe0>
 80081f8:	e722      	b.n	8008040 <HAL_ETH_ConfigMAC+0x29c>
    assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
 80081fa:	f240 6125 	movw	r1, #1573	; 0x625
 80081fe:	4812      	ldr	r0, [pc, #72]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 8008200:	f7fa fdba 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 8008204:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008206:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800820a:	f4ff ae5d 	bcc.w	8007ec8 <HAL_ETH_ConfigMAC+0x124>
 800820e:	e7c9      	b.n	80081a4 <HAL_ETH_ConfigMAC+0x400>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 8008210:	f240 611f 	movw	r1, #1567	; 0x61f
 8008214:	480c      	ldr	r0, [pc, #48]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 8008216:	f7fa fdaf 	bl	8002d78 <assert_failed>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 800821a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800821c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008220:	2a40      	cmp	r2, #64	; 0x40
 8008222:	f47f ae27 	bne.w	8007e74 <HAL_ETH_ConfigMAC+0xd0>
 8008226:	e628      	b.n	8007e7a <HAL_ETH_ConfigMAC+0xd6>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 8008228:	f240 6124 	movw	r1, #1572	; 0x624
 800822c:	4806      	ldr	r0, [pc, #24]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 800822e:	f7fa fda3 	bl	8002d78 <assert_failed>
 8008232:	e63b      	b.n	8007eac <HAL_ETH_ConfigMAC+0x108>
  __HAL_LOCK(heth);
 8008234:	2002      	movs	r0, #2
}
 8008236:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 8008238:	f240 6115 	movw	r1, #1557	; 0x615
 800823c:	4802      	ldr	r0, [pc, #8]	; (8008248 <HAL_ETH_ConfigMAC+0x4a4>)
 800823e:	f7fa fd9b 	bl	8002d78 <assert_failed>
 8008242:	e5dd      	b.n	8007e00 <HAL_ETH_ConfigMAC+0x5c>
 8008244:	ff20810f 	.word	0xff20810f
 8008248:	0802648c 	.word	0x0802648c

0800824c <HAL_GPIO_Init>:
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800824c:	4bbf      	ldr	r3, [pc, #764]	; (800854c <HAL_GPIO_Init+0x300>)
 800824e:	4ac0      	ldr	r2, [pc, #768]	; (8008550 <HAL_GPIO_Init+0x304>)
 8008250:	4290      	cmp	r0, r2
 8008252:	bf18      	it	ne
 8008254:	4298      	cmpne	r0, r3
{
 8008256:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800825a:	bf18      	it	ne
 800825c:	2301      	movne	r3, #1
{
 800825e:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8008260:	bf08      	it	eq
 8008262:	2300      	moveq	r3, #0
{
 8008264:	4681      	mov	r9, r0
 8008266:	468b      	mov	fp, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8008268:	9301      	str	r3, [sp, #4]
 800826a:	d026      	beq.n	80082ba <HAL_GPIO_Init+0x6e>
 800826c:	4bb9      	ldr	r3, [pc, #740]	; (8008554 <HAL_GPIO_Init+0x308>)
 800826e:	4298      	cmp	r0, r3
 8008270:	d023      	beq.n	80082ba <HAL_GPIO_Init+0x6e>
 8008272:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008276:	4298      	cmp	r0, r3
 8008278:	d01f      	beq.n	80082ba <HAL_GPIO_Init+0x6e>
 800827a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800827e:	4298      	cmp	r0, r3
 8008280:	d01b      	beq.n	80082ba <HAL_GPIO_Init+0x6e>
 8008282:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008286:	4298      	cmp	r0, r3
 8008288:	d017      	beq.n	80082ba <HAL_GPIO_Init+0x6e>
 800828a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800828e:	4298      	cmp	r0, r3
 8008290:	d013      	beq.n	80082ba <HAL_GPIO_Init+0x6e>
 8008292:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008296:	4298      	cmp	r0, r3
 8008298:	d00f      	beq.n	80082ba <HAL_GPIO_Init+0x6e>
 800829a:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 800829e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082a2:	4290      	cmp	r0, r2
 80082a4:	bf18      	it	ne
 80082a6:	4298      	cmpne	r0, r3
 80082a8:	d007      	beq.n	80082ba <HAL_GPIO_Init+0x6e>
 80082aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80082ae:	4298      	cmp	r0, r3
 80082b0:	d003      	beq.n	80082ba <HAL_GPIO_Init+0x6e>
 80082b2:	21b1      	movs	r1, #177	; 0xb1
 80082b4:	48a8      	ldr	r0, [pc, #672]	; (8008558 <HAL_GPIO_Init+0x30c>)
 80082b6:	f7fa fd5f 	bl	8002d78 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80082ba:	f8bb 3000 	ldrh.w	r3, [fp]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	f000 8116 	beq.w	80084f0 <HAL_GPIO_Init+0x2a4>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80082c4:	f8db 2004 	ldr.w	r2, [fp, #4]
 80082c8:	4ba4      	ldr	r3, [pc, #656]	; (800855c <HAL_GPIO_Init+0x310>)
 80082ca:	4ca5      	ldr	r4, [pc, #660]	; (8008560 <HAL_GPIO_Init+0x314>)
 80082cc:	f1a2 0011 	sub.w	r0, r2, #17
 80082d0:	429a      	cmp	r2, r3
 80082d2:	bf18      	it	ne
 80082d4:	2a03      	cmpne	r2, #3
 80082d6:	f422 1100 	bic.w	r1, r2, #2097152	; 0x200000
 80082da:	bf8c      	ite	hi
 80082dc:	2301      	movhi	r3, #1
 80082de:	2300      	movls	r3, #0
 80082e0:	42a2      	cmp	r2, r4
 80082e2:	bf0c      	ite	eq
 80082e4:	2300      	moveq	r3, #0
 80082e6:	f003 0301 	andne.w	r3, r3, #1
 80082ea:	4a9e      	ldr	r2, [pc, #632]	; (8008564 <HAL_GPIO_Init+0x318>)
 80082ec:	2801      	cmp	r0, #1
 80082ee:	bf94      	ite	ls
 80082f0:	2300      	movls	r3, #0
 80082f2:	f003 0301 	andhi.w	r3, r3, #1
 80082f6:	4291      	cmp	r1, r2
 80082f8:	bf0c      	ite	eq
 80082fa:	2300      	moveq	r3, #0
 80082fc:	f003 0301 	andne.w	r3, r3, #1
 8008300:	b11b      	cbz	r3, 800830a <HAL_GPIO_Init+0xbe>
 8008302:	4b99      	ldr	r3, [pc, #612]	; (8008568 <HAL_GPIO_Init+0x31c>)
 8008304:	4299      	cmp	r1, r3
 8008306:	f040 8116 	bne.w	8008536 <HAL_GPIO_Init+0x2ea>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800830a:	f8db 3008 	ldr.w	r3, [fp, #8]
 800830e:	2b02      	cmp	r3, #2
 8008310:	f200 80f3 	bhi.w	80084fa <HAL_GPIO_Init+0x2ae>
{
 8008314:	f04f 0800 	mov.w	r8, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008318:	f8df a274 	ldr.w	sl, [pc, #628]	; 8008590 <HAL_GPIO_Init+0x344>
 800831c:	e005      	b.n	800832a <HAL_GPIO_Init+0xde>
  for(position = 0; position < GPIO_NUMBER; position++)
 800831e:	f108 0801 	add.w	r8, r8, #1
 8008322:	f1b8 0f10 	cmp.w	r8, #16
 8008326:	f000 80c2 	beq.w	80084ae <HAL_GPIO_Init+0x262>
    ioposition = ((uint32_t)0x01) << position;
 800832a:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800832c:	f8db 5000 	ldr.w	r5, [fp]
    ioposition = ((uint32_t)0x01) << position;
 8008330:	fa04 f408 	lsl.w	r4, r4, r8
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008334:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 8008336:	42ac      	cmp	r4, r5
 8008338:	d1f1      	bne.n	800831e <HAL_GPIO_Init+0xd2>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800833a:	f8db 1004 	ldr.w	r1, [fp, #4]
 800833e:	ea4f 0748 	mov.w	r7, r8, lsl #1
 8008342:	2203      	movs	r2, #3
 8008344:	f021 0010 	bic.w	r0, r1, #16
 8008348:	40ba      	lsls	r2, r7
 800834a:	1e43      	subs	r3, r0, #1
 800834c:	43d6      	mvns	r6, r2
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800834e:	2b01      	cmp	r3, #1
 8008350:	d819      	bhi.n	8008386 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8008352:	f8db 300c 	ldr.w	r3, [fp, #12]
 8008356:	2b03      	cmp	r3, #3
 8008358:	f200 80ac 	bhi.w	80084b4 <HAL_GPIO_Init+0x268>
        temp = GPIOx->OSPEEDR; 
 800835c:	f8d9 2008 	ldr.w	r2, [r9, #8]
        temp |= (GPIO_Init->Speed << (position * 2));
 8008360:	fa03 fc07 	lsl.w	ip, r3, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8008364:	f3c1 1300 	ubfx	r3, r1, #4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8008368:	ea02 0e06 	and.w	lr, r2, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800836c:	fa03 f308 	lsl.w	r3, r3, r8
        temp |= (GPIO_Init->Speed << (position * 2));
 8008370:	ea4c 020e 	orr.w	r2, ip, lr
        GPIOx->OSPEEDR = temp;
 8008374:	f8c9 2008 	str.w	r2, [r9, #8]
        temp = GPIOx->OTYPER;
 8008378:	f8d9 2004 	ldr.w	r2, [r9, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800837c:	ea22 0404 	bic.w	r4, r2, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8008380:	431c      	orrs	r4, r3
        GPIOx->OTYPER = temp;
 8008382:	f8c9 4004 	str.w	r4, [r9, #4]
      temp = GPIOx->PUPDR;
 8008386:	f8d9 400c 	ldr.w	r4, [r9, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800838a:	2802      	cmp	r0, #2
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800838c:	f8db 3008 	ldr.w	r3, [fp, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8008390:	ea04 0406 	and.w	r4, r4, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8008394:	fa03 f307 	lsl.w	r3, r3, r7
 8008398:	ea43 0304 	orr.w	r3, r3, r4
      GPIOx->PUPDR = temp;
 800839c:	f8c9 300c 	str.w	r3, [r9, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80083a0:	d117      	bne.n	80083d2 <HAL_GPIO_Init+0x186>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80083a2:	f8db 3010 	ldr.w	r3, [fp, #16]
 80083a6:	2b0f      	cmp	r3, #15
 80083a8:	f200 8094 	bhi.w	80084d4 <HAL_GPIO_Init+0x288>
        temp = GPIOx->AFR[position >> 3];
 80083ac:	ea4f 00d8 	mov.w	r0, r8, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80083b0:	f008 0e07 	and.w	lr, r8, #7
 80083b4:	f04f 0c0f 	mov.w	ip, #15
 80083b8:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 80083bc:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp = GPIOx->AFR[position >> 3];
 80083c0:	6a04      	ldr	r4, [r0, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80083c2:	fa0c fc0e 	lsl.w	ip, ip, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80083c6:	fa03 f30e 	lsl.w	r3, r3, lr
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80083ca:	ea24 040c 	bic.w	r4, r4, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80083ce:	4323      	orrs	r3, r4
        GPIOx->AFR[position >> 3] = temp;
 80083d0:	6203      	str	r3, [r0, #32]
      temp = GPIOx->MODER;
 80083d2:	f8d9 2000 	ldr.w	r2, [r9]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80083d6:	f001 0303 	and.w	r3, r1, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80083da:	4032      	ands	r2, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80083dc:	40bb      	lsls	r3, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80083de:	00cf      	lsls	r7, r1, #3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80083e0:	ea43 0302 	orr.w	r3, r3, r2
      GPIOx->MODER = temp;
 80083e4:	f8c9 3000 	str.w	r3, [r9]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80083e8:	d599      	bpl.n	800831e <HAL_GPIO_Init+0xd2>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80083ea:	f8da 0044 	ldr.w	r0, [sl, #68]	; 0x44
 80083ee:	f028 0703 	bic.w	r7, r8, #3
 80083f2:	4c5e      	ldr	r4, [pc, #376]	; (800856c <HAL_GPIO_Init+0x320>)

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80083f4:	f008 0303 	and.w	r3, r8, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80083f8:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80083fc:	220f      	movs	r2, #15
 80083fe:	443c      	add	r4, r7
 8008400:	009b      	lsls	r3, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008402:	f8ca 0044 	str.w	r0, [sl, #68]	; 0x44
 8008406:	f8da 0044 	ldr.w	r0, [sl, #68]	; 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800840a:	409a      	lsls	r2, r3
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800840c:	4f50      	ldr	r7, [pc, #320]	; (8008550 <HAL_GPIO_Init+0x304>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800840e:	f400 4080 	and.w	r0, r0, #16384	; 0x4000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8008412:	45b9      	cmp	r9, r7
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008414:	9003      	str	r0, [sp, #12]
 8008416:	9803      	ldr	r0, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 8008418:	68a0      	ldr	r0, [r4, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800841a:	ea20 0202 	bic.w	r2, r0, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800841e:	d01f      	beq.n	8008460 <HAL_GPIO_Init+0x214>
 8008420:	9801      	ldr	r0, [sp, #4]
 8008422:	2800      	cmp	r0, #0
 8008424:	d051      	beq.n	80084ca <HAL_GPIO_Init+0x27e>
 8008426:	484b      	ldr	r0, [pc, #300]	; (8008554 <HAL_GPIO_Init+0x308>)
 8008428:	4581      	cmp	r9, r0
 800842a:	d05c      	beq.n	80084e6 <HAL_GPIO_Init+0x29a>
 800842c:	4850      	ldr	r0, [pc, #320]	; (8008570 <HAL_GPIO_Init+0x324>)
 800842e:	4581      	cmp	r9, r0
 8008430:	d068      	beq.n	8008504 <HAL_GPIO_Init+0x2b8>
 8008432:	4850      	ldr	r0, [pc, #320]	; (8008574 <HAL_GPIO_Init+0x328>)
 8008434:	4581      	cmp	r9, r0
 8008436:	d06a      	beq.n	800850e <HAL_GPIO_Init+0x2c2>
 8008438:	484f      	ldr	r0, [pc, #316]	; (8008578 <HAL_GPIO_Init+0x32c>)
 800843a:	4581      	cmp	r9, r0
 800843c:	d071      	beq.n	8008522 <HAL_GPIO_Init+0x2d6>
 800843e:	484f      	ldr	r0, [pc, #316]	; (800857c <HAL_GPIO_Init+0x330>)
 8008440:	4581      	cmp	r9, r0
 8008442:	d073      	beq.n	800852c <HAL_GPIO_Init+0x2e0>
 8008444:	484e      	ldr	r0, [pc, #312]	; (8008580 <HAL_GPIO_Init+0x334>)
 8008446:	4581      	cmp	r9, r0
 8008448:	d066      	beq.n	8008518 <HAL_GPIO_Init+0x2cc>
 800844a:	484e      	ldr	r0, [pc, #312]	; (8008584 <HAL_GPIO_Init+0x338>)
 800844c:	4581      	cmp	r9, r0
 800844e:	d077      	beq.n	8008540 <HAL_GPIO_Init+0x2f4>
 8008450:	484d      	ldr	r0, [pc, #308]	; (8008588 <HAL_GPIO_Init+0x33c>)
 8008452:	4581      	cmp	r9, r0
 8008454:	bf0c      	ite	eq
 8008456:	2009      	moveq	r0, #9
 8008458:	200a      	movne	r0, #10
 800845a:	fa00 f303 	lsl.w	r3, r0, r3
 800845e:	431a      	orrs	r2, r3
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008460:	4b4a      	ldr	r3, [pc, #296]	; (800858c <HAL_GPIO_Init+0x340>)
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008462:	03ce      	lsls	r6, r1, #15
        SYSCFG->EXTICR[position >> 2] = temp;
 8008464:	60a2      	str	r2, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8008466:	ea6f 0205 	mvn.w	r2, r5
        temp = EXTI->IMR;
 800846a:	681b      	ldr	r3, [r3, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800846c:	f108 0801 	add.w	r8, r8, #1
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8008470:	4846      	ldr	r0, [pc, #280]	; (800858c <HAL_GPIO_Init+0x340>)
          temp |= iocurrent;
 8008472:	bf4c      	ite	mi
 8008474:	432b      	orrmi	r3, r5
        temp &= ~((uint32_t)iocurrent);
 8008476:	4013      	andpl	r3, r2

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008478:	038c      	lsls	r4, r1, #14
        EXTI->IMR = temp;
 800847a:	6003      	str	r3, [r0, #0]
        temp = EXTI->EMR;
 800847c:	6843      	ldr	r3, [r0, #4]
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 800847e:	4843      	ldr	r0, [pc, #268]	; (800858c <HAL_GPIO_Init+0x340>)
          temp |= iocurrent;
 8008480:	bf4c      	ite	mi
 8008482:	432b      	orrmi	r3, r5
        temp &= ~((uint32_t)iocurrent);
 8008484:	4013      	andpl	r3, r2
        EXTI->EMR = temp;
 8008486:	6043      	str	r3, [r0, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008488:	6883      	ldr	r3, [r0, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800848a:	02c8      	lsls	r0, r1, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 800848c:	483f      	ldr	r0, [pc, #252]	; (800858c <HAL_GPIO_Init+0x340>)
          temp |= iocurrent;
 800848e:	bf4c      	ite	mi
 8008490:	432b      	orrmi	r3, r5
        temp &= ~((uint32_t)iocurrent);
 8008492:	4013      	andpl	r3, r2

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008494:	0289      	lsls	r1, r1, #10
        EXTI->RTSR = temp;
 8008496:	6083      	str	r3, [r0, #8]
        temp = EXTI->FTSR;
 8008498:	68c3      	ldr	r3, [r0, #12]
        temp &= ~((uint32_t)iocurrent);
 800849a:	bf54      	ite	pl
 800849c:	ea02 0503 	andpl.w	r5, r2, r3
        {
          temp |= iocurrent;
 80084a0:	431d      	orrmi	r5, r3
        }
        EXTI->FTSR = temp;
 80084a2:	4b3a      	ldr	r3, [pc, #232]	; (800858c <HAL_GPIO_Init+0x340>)
  for(position = 0; position < GPIO_NUMBER; position++)
 80084a4:	f1b8 0f10 	cmp.w	r8, #16
        EXTI->FTSR = temp;
 80084a8:	60dd      	str	r5, [r3, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80084aa:	f47f af3e 	bne.w	800832a <HAL_GPIO_Init+0xde>
      }
    }
  }
}
 80084ae:	b005      	add	sp, #20
 80084b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80084b4:	21c6      	movs	r1, #198	; 0xc6
 80084b6:	4828      	ldr	r0, [pc, #160]	; (8008558 <HAL_GPIO_Init+0x30c>)
 80084b8:	f7fa fc5e 	bl	8002d78 <assert_failed>
 80084bc:	f8db 1004 	ldr.w	r1, [fp, #4]
 80084c0:	f8db 300c 	ldr.w	r3, [fp, #12]
 80084c4:	f021 0010 	bic.w	r0, r1, #16
 80084c8:	e748      	b.n	800835c <HAL_GPIO_Init+0x110>
 80084ca:	2001      	movs	r0, #1
 80084cc:	fa00 f303 	lsl.w	r3, r0, r3
 80084d0:	431a      	orrs	r2, r3
 80084d2:	e7c5      	b.n	8008460 <HAL_GPIO_Init+0x214>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80084d4:	21de      	movs	r1, #222	; 0xde
 80084d6:	4820      	ldr	r0, [pc, #128]	; (8008558 <HAL_GPIO_Init+0x30c>)
 80084d8:	f7fa fc4e 	bl	8002d78 <assert_failed>
 80084dc:	f8db 3010 	ldr.w	r3, [fp, #16]
 80084e0:	f8db 1004 	ldr.w	r1, [fp, #4]
 80084e4:	e762      	b.n	80083ac <HAL_GPIO_Init+0x160>
 80084e6:	2002      	movs	r0, #2
 80084e8:	fa00 f303 	lsl.w	r3, r0, r3
 80084ec:	431a      	orrs	r2, r3
 80084ee:	e7b7      	b.n	8008460 <HAL_GPIO_Init+0x214>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80084f0:	21b2      	movs	r1, #178	; 0xb2
 80084f2:	4819      	ldr	r0, [pc, #100]	; (8008558 <HAL_GPIO_Init+0x30c>)
 80084f4:	f7fa fc40 	bl	8002d78 <assert_failed>
 80084f8:	e6e4      	b.n	80082c4 <HAL_GPIO_Init+0x78>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80084fa:	21b4      	movs	r1, #180	; 0xb4
 80084fc:	4816      	ldr	r0, [pc, #88]	; (8008558 <HAL_GPIO_Init+0x30c>)
 80084fe:	f7fa fc3b 	bl	8002d78 <assert_failed>
 8008502:	e707      	b.n	8008314 <HAL_GPIO_Init+0xc8>
 8008504:	2003      	movs	r0, #3
 8008506:	fa00 f303 	lsl.w	r3, r0, r3
 800850a:	431a      	orrs	r2, r3
 800850c:	e7a8      	b.n	8008460 <HAL_GPIO_Init+0x214>
 800850e:	2004      	movs	r0, #4
 8008510:	fa00 f303 	lsl.w	r3, r0, r3
 8008514:	431a      	orrs	r2, r3
 8008516:	e7a3      	b.n	8008460 <HAL_GPIO_Init+0x214>
 8008518:	2007      	movs	r0, #7
 800851a:	fa00 f303 	lsl.w	r3, r0, r3
 800851e:	431a      	orrs	r2, r3
 8008520:	e79e      	b.n	8008460 <HAL_GPIO_Init+0x214>
 8008522:	2005      	movs	r0, #5
 8008524:	fa00 f303 	lsl.w	r3, r0, r3
 8008528:	431a      	orrs	r2, r3
 800852a:	e799      	b.n	8008460 <HAL_GPIO_Init+0x214>
 800852c:	2006      	movs	r0, #6
 800852e:	fa00 f303 	lsl.w	r3, r0, r3
 8008532:	431a      	orrs	r2, r3
 8008534:	e794      	b.n	8008460 <HAL_GPIO_Init+0x214>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8008536:	21b3      	movs	r1, #179	; 0xb3
 8008538:	4807      	ldr	r0, [pc, #28]	; (8008558 <HAL_GPIO_Init+0x30c>)
 800853a:	f7fa fc1d 	bl	8002d78 <assert_failed>
 800853e:	e6e4      	b.n	800830a <HAL_GPIO_Init+0xbe>
 8008540:	2008      	movs	r0, #8
 8008542:	fa00 f303 	lsl.w	r3, r0, r3
 8008546:	431a      	orrs	r2, r3
 8008548:	e78a      	b.n	8008460 <HAL_GPIO_Init+0x214>
 800854a:	bf00      	nop
 800854c:	40020400 	.word	0x40020400
 8008550:	40020000 	.word	0x40020000
 8008554:	40020800 	.word	0x40020800
 8008558:	080264c4 	.word	0x080264c4
 800855c:	10210000 	.word	0x10210000
 8008560:	10220000 	.word	0x10220000
 8008564:	10110000 	.word	0x10110000
 8008568:	10120000 	.word	0x10120000
 800856c:	40013800 	.word	0x40013800
 8008570:	40020c00 	.word	0x40020c00
 8008574:	40021000 	.word	0x40021000
 8008578:	40021400 	.word	0x40021400
 800857c:	40021800 	.word	0x40021800
 8008580:	40021c00 	.word	0x40021c00
 8008584:	40022000 	.word	0x40022000
 8008588:	40022400 	.word	0x40022400
 800858c:	40013c00 	.word	0x40013c00
 8008590:	40023800 	.word	0x40023800

08008594 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8008594:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8008598:	4a6e      	ldr	r2, [pc, #440]	; (8008754 <HAL_GPIO_DeInit+0x1c0>)
{
 800859a:	4604      	mov	r4, r0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800859c:	4b6e      	ldr	r3, [pc, #440]	; (8008758 <HAL_GPIO_DeInit+0x1c4>)
{
 800859e:	4688      	mov	r8, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80085a0:	4290      	cmp	r0, r2
 80085a2:	bf18      	it	ne
 80085a4:	4298      	cmpne	r0, r3
 80085a6:	bf14      	ite	ne
 80085a8:	f04f 0901 	movne.w	r9, #1
 80085ac:	f04f 0900 	moveq.w	r9, #0
 80085b0:	d028      	beq.n	8008604 <HAL_GPIO_DeInit+0x70>
 80085b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80085b6:	4298      	cmp	r0, r3
 80085b8:	d024      	beq.n	8008604 <HAL_GPIO_DeInit+0x70>
 80085ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80085be:	4298      	cmp	r0, r3
 80085c0:	d020      	beq.n	8008604 <HAL_GPIO_DeInit+0x70>
 80085c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80085c6:	4298      	cmp	r0, r3
 80085c8:	d01c      	beq.n	8008604 <HAL_GPIO_DeInit+0x70>
 80085ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80085ce:	4298      	cmp	r0, r3
 80085d0:	d018      	beq.n	8008604 <HAL_GPIO_DeInit+0x70>
 80085d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80085d6:	4298      	cmp	r0, r3
 80085d8:	d014      	beq.n	8008604 <HAL_GPIO_DeInit+0x70>
 80085da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80085de:	4298      	cmp	r0, r3
 80085e0:	d010      	beq.n	8008604 <HAL_GPIO_DeInit+0x70>
 80085e2:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 80085e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085ea:	4290      	cmp	r0, r2
 80085ec:	bf18      	it	ne
 80085ee:	4298      	cmpne	r0, r3
 80085f0:	d008      	beq.n	8008604 <HAL_GPIO_DeInit+0x70>
 80085f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80085f6:	4298      	cmp	r0, r3
 80085f8:	d004      	beq.n	8008604 <HAL_GPIO_DeInit+0x70>
 80085fa:	f44f 7197 	mov.w	r1, #302	; 0x12e
 80085fe:	4857      	ldr	r0, [pc, #348]	; (800875c <HAL_GPIO_DeInit+0x1c8>)
 8008600:	f7fa fbba 	bl	8002d78 <assert_failed>
{
 8008604:	2300      	movs	r3, #0
 8008606:	f8df b178 	ldr.w	fp, [pc, #376]	; 8008780 <HAL_GPIO_DeInit+0x1ec>
    if(iocurrent == ioposition)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800860a:	f8df a148 	ldr.w	sl, [pc, #328]	; 8008754 <HAL_GPIO_DeInit+0x1c0>
 800860e:	464e      	mov	r6, r9
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8008610:	f8df e170 	ldr.w	lr, [pc, #368]	; 8008784 <HAL_GPIO_DeInit+0x1f0>
 8008614:	e002      	b.n	800861c <HAL_GPIO_DeInit+0x88>
  for(position = 0; position < GPIO_NUMBER; position++)
 8008616:	3301      	adds	r3, #1
 8008618:	2b10      	cmp	r3, #16
 800861a:	d078      	beq.n	800870e <HAL_GPIO_DeInit+0x17a>
    ioposition = ((uint32_t)0x01) << position;
 800861c:	2101      	movs	r1, #1
 800861e:	fa01 f003 	lsl.w	r0, r1, r3
    iocurrent = (GPIO_Pin) & ioposition;
 8008622:	ea00 0508 	and.w	r5, r0, r8
    if(iocurrent == ioposition)
 8008626:	42a8      	cmp	r0, r5
 8008628:	d1f5      	bne.n	8008616 <HAL_GPIO_DeInit+0x82>
 800862a:	f023 0703 	bic.w	r7, r3, #3
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800862e:	f003 0203 	and.w	r2, r3, #3
 8008632:	f04f 0c0f 	mov.w	ip, #15
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8008636:	4554      	cmp	r4, sl
 8008638:	445f      	add	r7, fp
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800863a:	ea4f 0282 	mov.w	r2, r2, lsl #2
      tmp = SYSCFG->EXTICR[position >> 2];
 800863e:	f8d7 9008 	ldr.w	r9, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8008642:	fa0c fc02 	lsl.w	ip, ip, r2
 8008646:	ea0c 0909 	and.w	r9, ip, r9
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800864a:	d01c      	beq.n	8008686 <HAL_GPIO_DeInit+0xf2>
 800864c:	b1c6      	cbz	r6, 8008680 <HAL_GPIO_DeInit+0xec>
 800864e:	4944      	ldr	r1, [pc, #272]	; (8008760 <HAL_GPIO_DeInit+0x1cc>)
 8008650:	428c      	cmp	r4, r1
 8008652:	d05e      	beq.n	8008712 <HAL_GPIO_DeInit+0x17e>
 8008654:	4943      	ldr	r1, [pc, #268]	; (8008764 <HAL_GPIO_DeInit+0x1d0>)
 8008656:	428c      	cmp	r4, r1
 8008658:	d05f      	beq.n	800871a <HAL_GPIO_DeInit+0x186>
 800865a:	4943      	ldr	r1, [pc, #268]	; (8008768 <HAL_GPIO_DeInit+0x1d4>)
 800865c:	428c      	cmp	r4, r1
 800865e:	d060      	beq.n	8008722 <HAL_GPIO_DeInit+0x18e>
 8008660:	4942      	ldr	r1, [pc, #264]	; (800876c <HAL_GPIO_DeInit+0x1d8>)
 8008662:	428c      	cmp	r4, r1
 8008664:	d061      	beq.n	800872a <HAL_GPIO_DeInit+0x196>
 8008666:	4942      	ldr	r1, [pc, #264]	; (8008770 <HAL_GPIO_DeInit+0x1dc>)
 8008668:	428c      	cmp	r4, r1
 800866a:	d062      	beq.n	8008732 <HAL_GPIO_DeInit+0x19e>
 800866c:	4941      	ldr	r1, [pc, #260]	; (8008774 <HAL_GPIO_DeInit+0x1e0>)
 800866e:	428c      	cmp	r4, r1
 8008670:	d067      	beq.n	8008742 <HAL_GPIO_DeInit+0x1ae>
 8008672:	4941      	ldr	r1, [pc, #260]	; (8008778 <HAL_GPIO_DeInit+0x1e4>)
 8008674:	428c      	cmp	r4, r1
 8008676:	d068      	beq.n	800874a <HAL_GPIO_DeInit+0x1b6>
 8008678:	4940      	ldr	r1, [pc, #256]	; (800877c <HAL_GPIO_DeInit+0x1e8>)
 800867a:	428c      	cmp	r4, r1
 800867c:	d05d      	beq.n	800873a <HAL_GPIO_DeInit+0x1a6>
 800867e:	210a      	movs	r1, #10
 8008680:	fa01 f202 	lsl.w	r2, r1, r2
 8008684:	e000      	b.n	8008688 <HAL_GPIO_DeInit+0xf4>
 8008686:	2200      	movs	r2, #0
 8008688:	4591      	cmp	r9, r2
 800868a:	d118      	bne.n	80086be <HAL_GPIO_DeInit+0x12a>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800868c:	f8de 2000 	ldr.w	r2, [lr]
 8008690:	43ed      	mvns	r5, r5
 8008692:	402a      	ands	r2, r5
 8008694:	f8ce 2000 	str.w	r2, [lr]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8008698:	f8de 2004 	ldr.w	r2, [lr, #4]
 800869c:	402a      	ands	r2, r5
 800869e:	f8ce 2004 	str.w	r2, [lr, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80086a2:	f8de 2008 	ldr.w	r2, [lr, #8]
 80086a6:	402a      	ands	r2, r5
 80086a8:	f8ce 2008 	str.w	r2, [lr, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80086ac:	f8de 200c 	ldr.w	r2, [lr, #12]
 80086b0:	4015      	ands	r5, r2
 80086b2:	f8ce 500c 	str.w	r5, [lr, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80086b6:	68ba      	ldr	r2, [r7, #8]
 80086b8:	ea22 020c 	bic.w	r2, r2, ip
 80086bc:	60ba      	str	r2, [r7, #8]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80086be:	2103      	movs	r1, #3
 80086c0:	005a      	lsls	r2, r3, #1
 80086c2:	f8d4 c000 	ldr.w	ip, [r4]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80086c6:	270f      	movs	r7, #15
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80086c8:	fa01 f202 	lsl.w	r2, r1, r2
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80086cc:	fa23 f501 	lsr.w	r5, r3, r1
 80086d0:	f003 0107 	and.w	r1, r3, #7
  for(position = 0; position < GPIO_NUMBER; position++)
 80086d4:	3301      	adds	r3, #1
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80086d6:	43d2      	mvns	r2, r2
 80086d8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80086dc:	0089      	lsls	r1, r1, #2
  for(position = 0; position < GPIO_NUMBER; position++)
 80086de:	2b10      	cmp	r3, #16
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80086e0:	ea0c 0c02 	and.w	ip, ip, r2
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80086e4:	fa07 f701 	lsl.w	r7, r7, r1
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80086e8:	f8c4 c000 	str.w	ip, [r4]
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80086ec:	6a29      	ldr	r1, [r5, #32]
 80086ee:	ea21 0107 	bic.w	r1, r1, r7
 80086f2:	6229      	str	r1, [r5, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80086f4:	68e1      	ldr	r1, [r4, #12]
 80086f6:	ea01 0102 	and.w	r1, r1, r2
 80086fa:	60e1      	str	r1, [r4, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80086fc:	6861      	ldr	r1, [r4, #4]
 80086fe:	ea21 0000 	bic.w	r0, r1, r0
 8008702:	6060      	str	r0, [r4, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8008704:	68a1      	ldr	r1, [r4, #8]
 8008706:	ea02 0201 	and.w	r2, r2, r1
 800870a:	60a2      	str	r2, [r4, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 800870c:	d186      	bne.n	800861c <HAL_GPIO_DeInit+0x88>
    }
  }
}
 800870e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008712:	2102      	movs	r1, #2
 8008714:	fa01 f202 	lsl.w	r2, r1, r2
 8008718:	e7b6      	b.n	8008688 <HAL_GPIO_DeInit+0xf4>
 800871a:	2103      	movs	r1, #3
 800871c:	fa01 f202 	lsl.w	r2, r1, r2
 8008720:	e7b2      	b.n	8008688 <HAL_GPIO_DeInit+0xf4>
 8008722:	2104      	movs	r1, #4
 8008724:	fa01 f202 	lsl.w	r2, r1, r2
 8008728:	e7ae      	b.n	8008688 <HAL_GPIO_DeInit+0xf4>
 800872a:	2105      	movs	r1, #5
 800872c:	fa01 f202 	lsl.w	r2, r1, r2
 8008730:	e7aa      	b.n	8008688 <HAL_GPIO_DeInit+0xf4>
 8008732:	2106      	movs	r1, #6
 8008734:	fa01 f202 	lsl.w	r2, r1, r2
 8008738:	e7a6      	b.n	8008688 <HAL_GPIO_DeInit+0xf4>
 800873a:	2109      	movs	r1, #9
 800873c:	fa01 f202 	lsl.w	r2, r1, r2
 8008740:	e7a2      	b.n	8008688 <HAL_GPIO_DeInit+0xf4>
 8008742:	2107      	movs	r1, #7
 8008744:	fa01 f202 	lsl.w	r2, r1, r2
 8008748:	e79e      	b.n	8008688 <HAL_GPIO_DeInit+0xf4>
 800874a:	2108      	movs	r1, #8
 800874c:	fa01 f202 	lsl.w	r2, r1, r2
 8008750:	e79a      	b.n	8008688 <HAL_GPIO_DeInit+0xf4>
 8008752:	bf00      	nop
 8008754:	40020000 	.word	0x40020000
 8008758:	40020400 	.word	0x40020400
 800875c:	080264c4 	.word	0x080264c4
 8008760:	40020800 	.word	0x40020800
 8008764:	40020c00 	.word	0x40020c00
 8008768:	40021000 	.word	0x40021000
 800876c:	40021400 	.word	0x40021400
 8008770:	40021800 	.word	0x40021800
 8008774:	40021c00 	.word	0x40021c00
 8008778:	40022000 	.word	0x40022000
 800877c:	40022400 	.word	0x40022400
 8008780:	40013800 	.word	0x40013800
 8008784:	40013c00 	.word	0x40013c00

08008788 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008788:	b538      	push	{r3, r4, r5, lr}
 800878a:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800878c:	460c      	mov	r4, r1
 800878e:	b129      	cbz	r1, 800879c <HAL_GPIO_ReadPin+0x14>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008790:	692b      	ldr	r3, [r5, #16]
 8008792:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8008794:	bf14      	ite	ne
 8008796:	2001      	movne	r0, #1
 8008798:	2000      	moveq	r0, #0
 800879a:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800879c:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 80087a0:	4801      	ldr	r0, [pc, #4]	; (80087a8 <HAL_GPIO_ReadPin+0x20>)
 80087a2:	f7fa fae9 	bl	8002d78 <assert_failed>
 80087a6:	e7f3      	b.n	8008790 <HAL_GPIO_ReadPin+0x8>
 80087a8:	080264c4 	.word	0x080264c4

080087ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80087ac:	b570      	push	{r4, r5, r6, lr}
 80087ae:	4606      	mov	r6, r0
 80087b0:	4615      	mov	r5, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80087b2:	460c      	mov	r4, r1
 80087b4:	b161      	cbz	r1, 80087d0 <HAL_GPIO_WritePin+0x24>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80087b6:	2d01      	cmp	r5, #1
 80087b8:	d803      	bhi.n	80087c2 <HAL_GPIO_WritePin+0x16>

  if(PinState != GPIO_PIN_RESET)
 80087ba:	b905      	cbnz	r5, 80087be <HAL_GPIO_WritePin+0x12>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80087bc:	0424      	lsls	r4, r4, #16
 80087be:	61b4      	str	r4, [r6, #24]
  }
}
 80087c0:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80087c2:	f240 119b 	movw	r1, #411	; 0x19b
 80087c6:	4805      	ldr	r0, [pc, #20]	; (80087dc <HAL_GPIO_WritePin+0x30>)
 80087c8:	f7fa fad6 	bl	8002d78 <assert_failed>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80087cc:	61b4      	str	r4, [r6, #24]
}
 80087ce:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80087d0:	f44f 71cd 	mov.w	r1, #410	; 0x19a
 80087d4:	4801      	ldr	r0, [pc, #4]	; (80087dc <HAL_GPIO_WritePin+0x30>)
 80087d6:	f7fa facf 	bl	8002d78 <assert_failed>
 80087da:	e7ec      	b.n	80087b6 <HAL_GPIO_WritePin+0xa>
 80087dc:	080264c4 	.word	0x080264c4

080087e0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80087e0:	b538      	push	{r3, r4, r5, lr}
 80087e2:	4605      	mov	r5, r0
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80087e4:	460c      	mov	r4, r1
 80087e6:	b129      	cbz	r1, 80087f4 <HAL_GPIO_TogglePin+0x14>

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 80087e8:	6943      	ldr	r3, [r0, #20]
 80087ea:	420b      	tst	r3, r1
 80087ec:	d008      	beq.n	8008800 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80087ee:	040c      	lsls	r4, r1, #16
 80087f0:	6184      	str	r4, [r0, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80087f2:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80087f4:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 80087f8:	4802      	ldr	r0, [pc, #8]	; (8008804 <HAL_GPIO_TogglePin+0x24>)
 80087fa:	f7fa fabd 	bl	8002d78 <assert_failed>
  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 80087fe:	696b      	ldr	r3, [r5, #20]
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008800:	61ac      	str	r4, [r5, #24]
}
 8008802:	bd38      	pop	{r3, r4, r5, pc}
 8008804:	080264c4 	.word	0x080264c4

08008808 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8008808:	4770      	bx	lr
 800880a:	bf00      	nop

0800880c <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800880c:	4a04      	ldr	r2, [pc, #16]	; (8008820 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800880e:	6951      	ldr	r1, [r2, #20]
 8008810:	4201      	tst	r1, r0
 8008812:	d100      	bne.n	8008816 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8008814:	4770      	bx	lr
{
 8008816:	b508      	push	{r3, lr}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008818:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800881a:	f7ff fff5 	bl	8008808 <HAL_GPIO_EXTI_Callback>
}
 800881e:	bd08      	pop	{r3, pc}
 8008820:	40013c00 	.word	0x40013c00

08008824 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8008824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008828:	4680      	mov	r8, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800882a:	4d25      	ldr	r5, [pc, #148]	; (80088c0 <I2C_TransferConfig+0x9c>)
 800882c:	4825      	ldr	r0, [pc, #148]	; (80088c4 <I2C_TransferConfig+0xa0>)
{
 800882e:	460e      	mov	r6, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8008830:	f8d8 1000 	ldr.w	r1, [r8]
{
 8008834:	4614      	mov	r4, r2
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8008836:	4a24      	ldr	r2, [pc, #144]	; (80088c8 <I2C_TransferConfig+0xa4>)
{
 8008838:	461f      	mov	r7, r3
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800883a:	4281      	cmp	r1, r0
 800883c:	bf18      	it	ne
 800883e:	42a9      	cmpne	r1, r5
{
 8008840:	9d06      	ldr	r5, [sp, #24]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8008842:	bf14      	ite	ne
 8008844:	2001      	movne	r0, #1
 8008846:	2000      	moveq	r0, #0
 8008848:	4291      	cmp	r1, r2
 800884a:	bf0c      	ite	eq
 800884c:	2000      	moveq	r0, #0
 800884e:	f000 0001 	andne.w	r0, r0, #1
 8008852:	b110      	cbz	r0, 800885a <I2C_TransferConfig+0x36>
 8008854:	4b1d      	ldr	r3, [pc, #116]	; (80088cc <I2C_TransferConfig+0xa8>)
 8008856:	4299      	cmp	r1, r3
 8008858:	d126      	bne.n	80088a8 <I2C_TransferConfig+0x84>
  assert_param(IS_TRANSFER_MODE(Mode));
 800885a:	f037 7380 	bics.w	r3, r7, #16777216	; 0x1000000
 800885e:	d002      	beq.n	8008866 <I2C_TransferConfig+0x42>
 8008860:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 8008864:	d126      	bne.n	80088b4 <I2C_TransferConfig+0x90>
  assert_param(IS_TRANSFER_REQUEST(Request));
 8008866:	4b1a      	ldr	r3, [pc, #104]	; (80088d0 <I2C_TransferConfig+0xac>)
 8008868:	429d      	cmp	r5, r3
 800886a:	d00a      	beq.n	8008882 <I2C_TransferConfig+0x5e>
 800886c:	f425 6380 	bic.w	r3, r5, #1024	; 0x400
 8008870:	4a18      	ldr	r2, [pc, #96]	; (80088d4 <I2C_TransferConfig+0xb0>)
 8008872:	4293      	cmp	r3, r2
 8008874:	d005      	beq.n	8008882 <I2C_TransferConfig+0x5e>
 8008876:	b125      	cbz	r5, 8008882 <I2C_TransferConfig+0x5e>
 8008878:	f641 01c2 	movw	r1, #6338	; 0x18c2
 800887c:	4816      	ldr	r0, [pc, #88]	; (80088d8 <I2C_TransferConfig+0xb4>)
 800887e:	f7fa fa7b 	bl	8002d78 <assert_failed>

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8008882:	f8d8 1000 	ldr.w	r1, [r8]
 8008886:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800888a:	f3c6 0309 	ubfx	r3, r6, #0, #10
 800888e:	4a13      	ldr	r2, [pc, #76]	; (80088dc <I2C_TransferConfig+0xb8>)
 8008890:	431c      	orrs	r4, r3
 8008892:	ea42 5255 	orr.w	r2, r2, r5, lsr #21
 8008896:	684d      	ldr	r5, [r1, #4]
 8008898:	ea44 0307 	orr.w	r3, r4, r7
 800889c:	ea25 0502 	bic.w	r5, r5, r2
 80088a0:	432b      	orrs	r3, r5
 80088a2:	604b      	str	r3, [r1, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80088a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80088a8:	f44f 51c6 	mov.w	r1, #6336	; 0x18c0
 80088ac:	480a      	ldr	r0, [pc, #40]	; (80088d8 <I2C_TransferConfig+0xb4>)
 80088ae:	f7fa fa63 	bl	8002d78 <assert_failed>
 80088b2:	e7d2      	b.n	800885a <I2C_TransferConfig+0x36>
  assert_param(IS_TRANSFER_MODE(Mode));
 80088b4:	f641 01c1 	movw	r1, #6337	; 0x18c1
 80088b8:	4807      	ldr	r0, [pc, #28]	; (80088d8 <I2C_TransferConfig+0xb4>)
 80088ba:	f7fa fa5d 	bl	8002d78 <assert_failed>
 80088be:	e7d2      	b.n	8008866 <I2C_TransferConfig+0x42>
 80088c0:	40005800 	.word	0x40005800
 80088c4:	40005400 	.word	0x40005400
 80088c8:	40005c00 	.word	0x40005c00
 80088cc:	40006000 	.word	0x40006000
 80088d0:	80004000 	.word	0x80004000
 80088d4:	80002000 	.word	0x80002000
 80088d8:	08026500 	.word	0x08026500
 80088dc:	03ff63ff 	.word	0x03ff63ff

080088e0 <I2C_IsAcknowledgeFailed.part.1>:
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
 80088e0:	b570      	push	{r4, r5, r6, lr}
 80088e2:	4605      	mov	r5, r0
 80088e4:	460c      	mov	r4, r1
 80088e6:	4616      	mov	r6, r2
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80088e8:	6828      	ldr	r0, [r5, #0]
 80088ea:	e001      	b.n	80088f0 <I2C_IsAcknowledgeFailed.part.1+0x10>
      if (Timeout != HAL_MAX_DELAY)
 80088ec:	1c63      	adds	r3, r4, #1
 80088ee:	d120      	bne.n	8008932 <I2C_IsAcknowledgeFailed.part.1+0x52>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80088f0:	6983      	ldr	r3, [r0, #24]
 80088f2:	0699      	lsls	r1, r3, #26
 80088f4:	d5fa      	bpl.n	80088ec <I2C_IsAcknowledgeFailed.part.1+0xc>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80088f6:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80088f8:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80088fa:	61c2      	str	r2, [r0, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80088fc:	61c3      	str	r3, [r0, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80088fe:	6983      	ldr	r3, [r0, #24]
 8008900:	079a      	lsls	r2, r3, #30
 8008902:	d501      	bpl.n	8008908 <I2C_IsAcknowledgeFailed.part.1+0x28>
    hi2c->Instance->TXDR = 0x00U;
 8008904:	2300      	movs	r3, #0
 8008906:	6283      	str	r3, [r0, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008908:	6983      	ldr	r3, [r0, #24]
 800890a:	07db      	lsls	r3, r3, #31
 800890c:	d524      	bpl.n	8008958 <I2C_IsAcknowledgeFailed.part.1+0x78>
    I2C_RESET_CR2(hi2c);
 800890e:	6843      	ldr	r3, [r0, #4]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008910:	2200      	movs	r2, #0
    I2C_RESET_CR2(hi2c);
 8008912:	4c14      	ldr	r4, [pc, #80]	; (8008964 <I2C_IsAcknowledgeFailed.part.1+0x84>)
    hi2c->State = HAL_I2C_STATE_READY;
 8008914:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 8008916:	4023      	ands	r3, r4
 8008918:	6043      	str	r3, [r0, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800891a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 800891c:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008920:	f043 0304 	orr.w	r3, r3, #4
 8008924:	646b      	str	r3, [r5, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008926:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800892a:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 800892e:	2001      	movs	r0, #1
 8008930:	bd70      	pop	{r4, r5, r6, pc}
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008932:	f7fc fdc7 	bl	80054c4 <HAL_GetTick>
 8008936:	1b80      	subs	r0, r0, r6
 8008938:	4284      	cmp	r4, r0
 800893a:	d301      	bcc.n	8008940 <I2C_IsAcknowledgeFailed.part.1+0x60>
 800893c:	2c00      	cmp	r4, #0
 800893e:	d1d3      	bne.n	80088e8 <I2C_IsAcknowledgeFailed.part.1+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008940:	6c6b      	ldr	r3, [r5, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008942:	2120      	movs	r1, #32
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008944:	2200      	movs	r2, #0
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008946:	430b      	orrs	r3, r1
          __HAL_UNLOCK(hi2c);
 8008948:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800894c:	646b      	str	r3, [r5, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800894e:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008952:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
 8008956:	e7ea      	b.n	800892e <I2C_IsAcknowledgeFailed.part.1+0x4e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008958:	6983      	ldr	r3, [r0, #24]
 800895a:	f043 0301 	orr.w	r3, r3, #1
 800895e:	6183      	str	r3, [r0, #24]
 8008960:	e7d5      	b.n	800890e <I2C_IsAcknowledgeFailed.part.1+0x2e>
 8008962:	bf00      	nop
 8008964:	fe00e800 	.word	0xfe00e800

08008968 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8008968:	b570      	push	{r4, r5, r6, lr}
 800896a:	4605      	mov	r5, r0
 800896c:	460c      	mov	r4, r1
 800896e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008970:	e001      	b.n	8008976 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
    if (Timeout != HAL_MAX_DELAY)
 8008972:	1c61      	adds	r1, r4, #1
 8008974:	d111      	bne.n	800899a <I2C_WaitOnTXISFlagUntilTimeout+0x32>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008976:	682b      	ldr	r3, [r5, #0]
 8008978:	699a      	ldr	r2, [r3, #24]
 800897a:	0792      	lsls	r2, r2, #30
 800897c:	d40b      	bmi.n	8008996 <I2C_WaitOnTXISFlagUntilTimeout+0x2e>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800897e:	699b      	ldr	r3, [r3, #24]
 8008980:	06d8      	lsls	r0, r3, #27
 8008982:	d5f6      	bpl.n	8008972 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
 8008984:	4632      	mov	r2, r6
 8008986:	4621      	mov	r1, r4
 8008988:	4628      	mov	r0, r5
 800898a:	f7ff ffa9 	bl	80088e0 <I2C_IsAcknowledgeFailed.part.1>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800898e:	2800      	cmp	r0, #0
 8008990:	d0ef      	beq.n	8008972 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      return HAL_ERROR;
 8008992:	2001      	movs	r0, #1
}
 8008994:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8008996:	2000      	movs	r0, #0
}
 8008998:	bd70      	pop	{r4, r5, r6, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800899a:	f7fc fd93 	bl	80054c4 <HAL_GetTick>
 800899e:	1b80      	subs	r0, r0, r6
 80089a0:	42a0      	cmp	r0, r4
 80089a2:	d801      	bhi.n	80089a8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80089a4:	2c00      	cmp	r4, #0
 80089a6:	d1e6      	bne.n	8008976 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80089a8:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80089aa:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80089ac:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 80089ae:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80089b0:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 80089b2:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80089b6:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80089b8:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80089bc:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 80089c0:	bd70      	pop	{r4, r5, r6, pc}
 80089c2:	bf00      	nop

080089c4 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80089c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089c6:	4605      	mov	r5, r0
 80089c8:	460c      	mov	r4, r1
 80089ca:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80089cc:	e00b      	b.n	80089e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80089ce:	699b      	ldr	r3, [r3, #24]
 80089d0:	06db      	lsls	r3, r3, #27
 80089d2:	d502      	bpl.n	80089da <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
 80089d4:	f7ff ff84 	bl	80088e0 <I2C_IsAcknowledgeFailed.part.1>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80089d8:	b9d8      	cbnz	r0, 8008a12 <I2C_WaitOnSTOPFlagUntilTimeout+0x4e>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089da:	f7fc fd73 	bl	80054c4 <HAL_GetTick>
 80089de:	1b80      	subs	r0, r0, r6
 80089e0:	42a0      	cmp	r0, r4
 80089e2:	d809      	bhi.n	80089f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x34>
 80089e4:	b144      	cbz	r4, 80089f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x34>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80089e6:	682b      	ldr	r3, [r5, #0]
 80089e8:	4632      	mov	r2, r6
 80089ea:	4621      	mov	r1, r4
 80089ec:	4628      	mov	r0, r5
 80089ee:	699f      	ldr	r7, [r3, #24]
 80089f0:	06bf      	lsls	r7, r7, #26
 80089f2:	d5ec      	bpl.n	80089ce <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
  return HAL_OK;
 80089f4:	2000      	movs	r0, #0
}
 80089f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80089f8:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80089fa:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80089fc:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 80089fe:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008a00:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8008a02:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008a06:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008a08:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a0c:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 8008a10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8008a12:	2001      	movs	r0, #1
}
 8008a14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a16:	bf00      	nop

08008a18 <I2C_WaitOnFlagUntilTimeout>:
{
 8008a18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a1c:	4680      	mov	r8, r0
 8008a1e:	460f      	mov	r7, r1
 8008a20:	4616      	mov	r6, r2
 8008a22:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008a24:	f8d8 4000 	ldr.w	r4, [r8]
 8008a28:	e001      	b.n	8008a2e <I2C_WaitOnFlagUntilTimeout+0x16>
    if (Timeout != HAL_MAX_DELAY)
 8008a2a:	1c6b      	adds	r3, r5, #1
 8008a2c:	d10a      	bne.n	8008a44 <I2C_WaitOnFlagUntilTimeout+0x2c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008a2e:	69a0      	ldr	r0, [r4, #24]
 8008a30:	ea37 0300 	bics.w	r3, r7, r0
 8008a34:	bf0c      	ite	eq
 8008a36:	2001      	moveq	r0, #1
 8008a38:	2000      	movne	r0, #0
 8008a3a:	42b0      	cmp	r0, r6
 8008a3c:	d0f5      	beq.n	8008a2a <I2C_WaitOnFlagUntilTimeout+0x12>
  return HAL_OK;
 8008a3e:	2000      	movs	r0, #0
}
 8008a40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a44:	f7fc fd3e 	bl	80054c4 <HAL_GetTick>
 8008a48:	9b06      	ldr	r3, [sp, #24]
 8008a4a:	1ac0      	subs	r0, r0, r3
 8008a4c:	42a8      	cmp	r0, r5
 8008a4e:	d801      	bhi.n	8008a54 <I2C_WaitOnFlagUntilTimeout+0x3c>
 8008a50:	2d00      	cmp	r5, #0
 8008a52:	d1e7      	bne.n	8008a24 <I2C_WaitOnFlagUntilTimeout+0xc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008a54:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008a58:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a5a:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 8008a5c:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008a5e:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8008a60:	f888 2040 	strb.w	r2, [r8, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008a64:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008a68:	f888 1041 	strb.w	r1, [r8, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a6c:	f888 2042 	strb.w	r2, [r8, #66]	; 0x42
 8008a70:	e7e6      	b.n	8008a40 <I2C_WaitOnFlagUntilTimeout+0x28>
 8008a72:	bf00      	nop

08008a74 <I2C_RequestMemoryRead>:
{
 8008a74:	b570      	push	{r4, r5, r6, lr}
 8008a76:	461d      	mov	r5, r3
 8008a78:	b082      	sub	sp, #8
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8008a7a:	4b17      	ldr	r3, [pc, #92]	; (8008ad8 <I2C_RequestMemoryRead+0x64>)
{
 8008a7c:	4604      	mov	r4, r0
 8008a7e:	4616      	mov	r6, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8008a80:	b2ea      	uxtb	r2, r5
 8008a82:	9300      	str	r3, [sp, #0]
 8008a84:	2300      	movs	r3, #0
 8008a86:	f7ff fecd 	bl	8008824 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008a8a:	4620      	mov	r0, r4
 8008a8c:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8008a90:	f7ff ff6a 	bl	8008968 <I2C_WaitOnTXISFlagUntilTimeout>
 8008a94:	b9c8      	cbnz	r0, 8008aca <I2C_RequestMemoryRead+0x56>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008a96:	2d01      	cmp	r5, #1
 8008a98:	6823      	ldr	r3, [r4, #0]
 8008a9a:	d10e      	bne.n	8008aba <I2C_RequestMemoryRead+0x46>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008a9c:	b2f6      	uxtb	r6, r6
 8008a9e:	629e      	str	r6, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8008aa0:	9b07      	ldr	r3, [sp, #28]
 8008aa2:	4620      	mov	r0, r4
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	2140      	movs	r1, #64	; 0x40
 8008aa8:	9300      	str	r3, [sp, #0]
 8008aaa:	9b06      	ldr	r3, [sp, #24]
 8008aac:	f7ff ffb4 	bl	8008a18 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8008ab0:	3000      	adds	r0, #0
 8008ab2:	bf18      	it	ne
 8008ab4:	2001      	movne	r0, #1
}
 8008ab6:	b002      	add	sp, #8
 8008ab8:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008aba:	0a30      	lsrs	r0, r6, #8
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008abc:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008ac0:	6298      	str	r0, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008ac2:	4620      	mov	r0, r4
 8008ac4:	f7ff ff50 	bl	8008968 <I2C_WaitOnTXISFlagUntilTimeout>
 8008ac8:	b110      	cbz	r0, 8008ad0 <I2C_RequestMemoryRead+0x5c>
    return HAL_ERROR;
 8008aca:	2001      	movs	r0, #1
}
 8008acc:	b002      	add	sp, #8
 8008ace:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008ad0:	b2f6      	uxtb	r6, r6
 8008ad2:	6823      	ldr	r3, [r4, #0]
 8008ad4:	629e      	str	r6, [r3, #40]	; 0x28
 8008ad6:	e7e3      	b.n	8008aa0 <I2C_RequestMemoryRead+0x2c>
 8008ad8:	80002000 	.word	0x80002000

08008adc <HAL_I2C_Init>:
  if (hi2c == NULL)
 8008adc:	2800      	cmp	r0, #0
 8008ade:	f000 80c8 	beq.w	8008c72 <HAL_I2C_Init+0x196>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8008ae2:	6802      	ldr	r2, [r0, #0]
 8008ae4:	4969      	ldr	r1, [pc, #420]	; (8008c8c <HAL_I2C_Init+0x1b0>)
{
 8008ae6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8008ae8:	4b69      	ldr	r3, [pc, #420]	; (8008c90 <HAL_I2C_Init+0x1b4>)
 8008aea:	4604      	mov	r4, r0
 8008aec:	4869      	ldr	r0, [pc, #420]	; (8008c94 <HAL_I2C_Init+0x1b8>)
 8008aee:	429a      	cmp	r2, r3
 8008af0:	bf18      	it	ne
 8008af2:	4282      	cmpne	r2, r0
 8008af4:	bf14      	ite	ne
 8008af6:	2301      	movne	r3, #1
 8008af8:	2300      	moveq	r3, #0
 8008afa:	428a      	cmp	r2, r1
 8008afc:	bf0c      	ite	eq
 8008afe:	2300      	moveq	r3, #0
 8008b00:	f003 0301 	andne.w	r3, r3, #1
 8008b04:	b11b      	cbz	r3, 8008b0e <HAL_I2C_Init+0x32>
 8008b06:	4b64      	ldr	r3, [pc, #400]	; (8008c98 <HAL_I2C_Init+0x1bc>)
 8008b08:	429a      	cmp	r2, r3
 8008b0a:	f040 80b4 	bne.w	8008c76 <HAL_I2C_Init+0x19a>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8008b0e:	68a3      	ldr	r3, [r4, #8]
 8008b10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b14:	d268      	bcs.n	8008be8 <HAL_I2C_Init+0x10c>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8008b16:	68e3      	ldr	r3, [r4, #12]
 8008b18:	3b01      	subs	r3, #1
 8008b1a:	2b01      	cmp	r3, #1
 8008b1c:	d856      	bhi.n	8008bcc <HAL_I2C_Init+0xf0>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8008b1e:	6923      	ldr	r3, [r4, #16]
 8008b20:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 8008b24:	f040 809b 	bne.w	8008c5e <HAL_I2C_Init+0x182>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8008b28:	6963      	ldr	r3, [r4, #20]
 8008b2a:	2bff      	cmp	r3, #255	; 0xff
 8008b2c:	f200 808d 	bhi.w	8008c4a <HAL_I2C_Init+0x16e>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 8008b30:	69a3      	ldr	r3, [r4, #24]
 8008b32:	2b07      	cmp	r3, #7
 8008b34:	d87e      	bhi.n	8008c34 <HAL_I2C_Init+0x158>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8008b36:	69e3      	ldr	r3, [r4, #28]
 8008b38:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 8008b3c:	d170      	bne.n	8008c20 <HAL_I2C_Init+0x144>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8008b3e:	6a23      	ldr	r3, [r4, #32]
 8008b40:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 8008b44:	d160      	bne.n	8008c08 <HAL_I2C_Init+0x12c>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008b46:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8008b4a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d054      	beq.n	8008bfc <HAL_I2C_Init+0x120>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8008b52:	2124      	movs	r1, #36	; 0x24
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008b54:	68e5      	ldr	r5, [r4, #12]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008b56:	e9d4 3200 	ldrd	r3, r2, [r4]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8008b5a:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008b5e:	2d01      	cmp	r5, #1
  __HAL_I2C_DISABLE(hi2c);
 8008b60:	6818      	ldr	r0, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008b62:	f022 6170 	bic.w	r1, r2, #251658240	; 0xf000000
 8008b66:	68a2      	ldr	r2, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8008b68:	f020 0001 	bic.w	r0, r0, #1
 8008b6c:	6018      	str	r0, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008b6e:	6119      	str	r1, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008b70:	6899      	ldr	r1, [r3, #8]
 8008b72:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8008b76:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008b78:	d032      	beq.n	8008be0 <HAL_I2C_Init+0x104>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008b7a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008b7e:	2d02      	cmp	r5, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008b80:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008b82:	d102      	bne.n	8008b8a <HAL_I2C_Init+0xae>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008b84:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008b88:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008b8a:	685a      	ldr	r2, [r3, #4]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008b8c:	2100      	movs	r1, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008b8e:	4843      	ldr	r0, [pc, #268]	; (8008c9c <HAL_I2C_Init+0x1c0>)
  hi2c->State = HAL_I2C_STATE_READY;
 8008b90:	2720      	movs	r7, #32
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008b92:	69a6      	ldr	r6, [r4, #24]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008b94:	4310      	orrs	r0, r2
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008b96:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008b9a:	6058      	str	r0, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008b9c:	432a      	orrs	r2, r5
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008b9e:	68d8      	ldr	r0, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008ba0:	69e5      	ldr	r5, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008ba2:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008ba6:	6a26      	ldr	r6, [r4, #32]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008ba8:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008bac:	4335      	orrs	r5, r6
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008bae:	60d8      	str	r0, [r3, #12]
  return HAL_OK;
 8008bb0:	4608      	mov	r0, r1
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8008bb2:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008bb4:	601d      	str	r5, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8008bb6:	681a      	ldr	r2, [r3, #0]
 8008bb8:	f042 0201 	orr.w	r2, r2, #1
 8008bbc:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008bbe:	6461      	str	r1, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008bc0:	f884 7041 	strb.w	r7, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008bc4:	6321      	str	r1, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008bc6:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
}
 8008bca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8008bcc:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8008bd0:	4833      	ldr	r0, [pc, #204]	; (8008ca0 <HAL_I2C_Init+0x1c4>)
 8008bd2:	f7fa f8d1 	bl	8002d78 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8008bd6:	6923      	ldr	r3, [r4, #16]
 8008bd8:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 8008bdc:	d0a4      	beq.n	8008b28 <HAL_I2C_Init+0x4c>
 8008bde:	e03e      	b.n	8008c5e <HAL_I2C_Init+0x182>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008be0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008be4:	609a      	str	r2, [r3, #8]
 8008be6:	e7d0      	b.n	8008b8a <HAL_I2C_Init+0xae>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8008be8:	f240 11df 	movw	r1, #479	; 0x1df
 8008bec:	482c      	ldr	r0, [pc, #176]	; (8008ca0 <HAL_I2C_Init+0x1c4>)
 8008bee:	f7fa f8c3 	bl	8002d78 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8008bf2:	68e3      	ldr	r3, [r4, #12]
 8008bf4:	3b01      	subs	r3, #1
 8008bf6:	2b01      	cmp	r3, #1
 8008bf8:	d991      	bls.n	8008b1e <HAL_I2C_Init+0x42>
 8008bfa:	e7e7      	b.n	8008bcc <HAL_I2C_Init+0xf0>
    hi2c->Lock = HAL_UNLOCKED;
 8008bfc:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8008c00:	4620      	mov	r0, r4
 8008c02:	f7fb f813 	bl	8003c2c <HAL_I2C_MspInit>
 8008c06:	e7a4      	b.n	8008b52 <HAL_I2C_Init+0x76>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8008c08:	f240 11e5 	movw	r1, #485	; 0x1e5
 8008c0c:	4824      	ldr	r0, [pc, #144]	; (8008ca0 <HAL_I2C_Init+0x1c4>)
 8008c0e:	f7fa f8b3 	bl	8002d78 <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008c12:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8008c16:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d199      	bne.n	8008b52 <HAL_I2C_Init+0x76>
 8008c1e:	e7ed      	b.n	8008bfc <HAL_I2C_Init+0x120>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8008c20:	f44f 71f2 	mov.w	r1, #484	; 0x1e4
 8008c24:	481e      	ldr	r0, [pc, #120]	; (8008ca0 <HAL_I2C_Init+0x1c4>)
 8008c26:	f7fa f8a7 	bl	8002d78 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8008c2a:	6a23      	ldr	r3, [r4, #32]
 8008c2c:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 8008c30:	d089      	beq.n	8008b46 <HAL_I2C_Init+0x6a>
 8008c32:	e7e9      	b.n	8008c08 <HAL_I2C_Init+0x12c>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 8008c34:	f240 11e3 	movw	r1, #483	; 0x1e3
 8008c38:	4819      	ldr	r0, [pc, #100]	; (8008ca0 <HAL_I2C_Init+0x1c4>)
 8008c3a:	f7fa f89d 	bl	8002d78 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8008c3e:	69e3      	ldr	r3, [r4, #28]
 8008c40:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 8008c44:	f43f af7b 	beq.w	8008b3e <HAL_I2C_Init+0x62>
 8008c48:	e7ea      	b.n	8008c20 <HAL_I2C_Init+0x144>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8008c4a:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 8008c4e:	4814      	ldr	r0, [pc, #80]	; (8008ca0 <HAL_I2C_Init+0x1c4>)
 8008c50:	f7fa f892 	bl	8002d78 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 8008c54:	69a3      	ldr	r3, [r4, #24]
 8008c56:	2b07      	cmp	r3, #7
 8008c58:	f67f af6d 	bls.w	8008b36 <HAL_I2C_Init+0x5a>
 8008c5c:	e7ea      	b.n	8008c34 <HAL_I2C_Init+0x158>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8008c5e:	f240 11e1 	movw	r1, #481	; 0x1e1
 8008c62:	480f      	ldr	r0, [pc, #60]	; (8008ca0 <HAL_I2C_Init+0x1c4>)
 8008c64:	f7fa f888 	bl	8002d78 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8008c68:	6963      	ldr	r3, [r4, #20]
 8008c6a:	2bff      	cmp	r3, #255	; 0xff
 8008c6c:	f67f af60 	bls.w	8008b30 <HAL_I2C_Init+0x54>
 8008c70:	e7eb      	b.n	8008c4a <HAL_I2C_Init+0x16e>
    return HAL_ERROR;
 8008c72:	2001      	movs	r0, #1
}
 8008c74:	4770      	bx	lr
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8008c76:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008c7a:	4809      	ldr	r0, [pc, #36]	; (8008ca0 <HAL_I2C_Init+0x1c4>)
 8008c7c:	f7fa f87c 	bl	8002d78 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8008c80:	68a3      	ldr	r3, [r4, #8]
 8008c82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c86:	f4ff af46 	bcc.w	8008b16 <HAL_I2C_Init+0x3a>
 8008c8a:	e7ad      	b.n	8008be8 <HAL_I2C_Init+0x10c>
 8008c8c:	40005c00 	.word	0x40005c00
 8008c90:	40005400 	.word	0x40005400
 8008c94:	40005800 	.word	0x40005800
 8008c98:	40006000 	.word	0x40006000
 8008c9c:	02008000 	.word	0x02008000
 8008ca0:	08026500 	.word	0x08026500

08008ca4 <HAL_I2C_Master_Transmit>:
{
 8008ca4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8008ca8:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
{
 8008cac:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 8008cae:	2c20      	cmp	r4, #32
 8008cb0:	d169      	bne.n	8008d86 <HAL_I2C_Master_Transmit+0xe2>
    __HAL_LOCK(hi2c);
 8008cb2:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8008cb6:	2c01      	cmp	r4, #1
 8008cb8:	d065      	beq.n	8008d86 <HAL_I2C_Master_Transmit+0xe2>
 8008cba:	f04f 0901 	mov.w	r9, #1
 8008cbe:	4604      	mov	r4, r0
 8008cc0:	4698      	mov	r8, r3
 8008cc2:	4615      	mov	r5, r2
 8008cc4:	f880 9040 	strb.w	r9, [r0, #64]	; 0x40
 8008cc8:	460f      	mov	r7, r1
    tickstart = HAL_GetTick();
 8008cca:	f7fc fbfb 	bl	80054c4 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008cce:	464a      	mov	r2, r9
    tickstart = HAL_GetTick();
 8008cd0:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008cd2:	9000      	str	r0, [sp, #0]
 8008cd4:	2319      	movs	r3, #25
 8008cd6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008cda:	4620      	mov	r0, r4
 8008cdc:	f7ff fe9c 	bl	8008a18 <I2C_WaitOnFlagUntilTimeout>
 8008ce0:	2800      	cmp	r0, #0
 8008ce2:	d154      	bne.n	8008d8e <HAL_I2C_Master_Transmit+0xea>
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008ce4:	2310      	movs	r3, #16
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008ce6:	2221      	movs	r2, #33	; 0x21
    hi2c->pBuffPtr  = pData;
 8008ce8:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008cea:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008cee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008cf2:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8008cf4:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008cf8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008cfa:	6360      	str	r0, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008cfc:	2bff      	cmp	r3, #255	; 0xff
 8008cfe:	d954      	bls.n	8008daa <HAL_I2C_Master_Transmit+0x106>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008d00:	4839      	ldr	r0, [pc, #228]	; (8008de8 <HAL_I2C_Master_Transmit+0x144>)
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008d02:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008d04:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008d08:	4639      	mov	r1, r7
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008d0a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008d0c:	9000      	str	r0, [sp, #0]
 8008d0e:	4620      	mov	r0, r4
 8008d10:	f7ff fd88 	bl	8008824 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008d14:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008d16:	4632      	mov	r2, r6
 8008d18:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008d1a:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 8008d1c:	b29b      	uxth	r3, r3
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d050      	beq.n	8008dc4 <HAL_I2C_Master_Transmit+0x120>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008d22:	f7ff fe21 	bl	8008968 <I2C_WaitOnTXISFlagUntilTimeout>
 8008d26:	2800      	cmp	r0, #0
 8008d28:	d131      	bne.n	8008d8e <HAL_I2C_Master_Transmit+0xea>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008d2a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008d2c:	6822      	ldr	r2, [r4, #0]
 8008d2e:	f811 5b01 	ldrb.w	r5, [r1], #1
      hi2c->XferSize--;
 8008d32:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008d34:	6295      	str	r5, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8008d36:	8d65      	ldrh	r5, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8008d38:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 8008d3a:	6261      	str	r1, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8008d3c:	3d01      	subs	r5, #1
      hi2c->XferSize--;
 8008d3e:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 8008d40:	b2ad      	uxth	r5, r5
      hi2c->XferSize--;
 8008d42:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8008d44:	8565      	strh	r5, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008d46:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8008d48:	b289      	uxth	r1, r1
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d1e2      	bne.n	8008d14 <HAL_I2C_Master_Transmit+0x70>
 8008d4e:	2900      	cmp	r1, #0
 8008d50:	d0e0      	beq.n	8008d14 <HAL_I2C_Master_Transmit+0x70>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008d52:	4602      	mov	r2, r0
 8008d54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d56:	2180      	movs	r1, #128	; 0x80
 8008d58:	9600      	str	r6, [sp, #0]
 8008d5a:	4620      	mov	r0, r4
 8008d5c:	f7ff fe5c 	bl	8008a18 <I2C_WaitOnFlagUntilTimeout>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008d60:	f04f 0cff 	mov.w	ip, #255	; 0xff
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008d64:	4605      	mov	r5, r0
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008d66:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008d6a:	4639      	mov	r1, r7
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008d6c:	b978      	cbnz	r0, 8008d8e <HAL_I2C_Master_Transmit+0xea>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008d6e:	f8b4 e02a 	ldrh.w	lr, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008d72:	4662      	mov	r2, ip
 8008d74:	4620      	mov	r0, r4
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008d76:	45e6      	cmp	lr, ip
 8008d78:	d90d      	bls.n	8008d96 <HAL_I2C_Master_Transmit+0xf2>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008d7a:	f8a4 c028 	strh.w	ip, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008d7e:	9500      	str	r5, [sp, #0]
 8008d80:	f7ff fd50 	bl	8008824 <I2C_TransferConfig>
 8008d84:	e7c6      	b.n	8008d14 <HAL_I2C_Master_Transmit+0x70>
    return HAL_BUSY;
 8008d86:	2002      	movs	r0, #2
}
 8008d88:	b003      	add	sp, #12
 8008d8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return HAL_ERROR;
 8008d8e:	2001      	movs	r0, #1
}
 8008d90:	b003      	add	sp, #12
 8008d92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          hi2c->XferSize = hi2c->XferCount;
 8008d96:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008d98:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008d9c:	9500      	str	r5, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8008d9e:	b292      	uxth	r2, r2
 8008da0:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008da2:	b2d2      	uxtb	r2, r2
 8008da4:	f7ff fd3e 	bl	8008824 <I2C_TransferConfig>
 8008da8:	e7b4      	b.n	8008d14 <HAL_I2C_Master_Transmit+0x70>
      hi2c->XferSize = hi2c->XferCount;
 8008daa:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8008dac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008db0:	4d0d      	ldr	r5, [pc, #52]	; (8008de8 <HAL_I2C_Master_Transmit+0x144>)
 8008db2:	4639      	mov	r1, r7
      hi2c->XferSize = hi2c->XferCount;
 8008db4:	b292      	uxth	r2, r2
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8008db6:	4620      	mov	r0, r4
 8008db8:	9500      	str	r5, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8008dba:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8008dbc:	b2d2      	uxtb	r2, r2
 8008dbe:	f7ff fd31 	bl	8008824 <I2C_TransferConfig>
 8008dc2:	e7a7      	b.n	8008d14 <HAL_I2C_Master_Transmit+0x70>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008dc4:	f7ff fdfe 	bl	80089c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008dc8:	2800      	cmp	r0, #0
 8008dca:	d1e0      	bne.n	8008d8e <HAL_I2C_Master_Transmit+0xea>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008dcc:	6823      	ldr	r3, [r4, #0]
 8008dce:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 8008dd0:	4d06      	ldr	r5, [pc, #24]	; (8008dec <HAL_I2C_Master_Transmit+0x148>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008dd2:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8008dd4:	685a      	ldr	r2, [r3, #4]
 8008dd6:	402a      	ands	r2, r5
 8008dd8:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8008dda:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8008dde:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008de2:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8008de6:	e7cf      	b.n	8008d88 <HAL_I2C_Master_Transmit+0xe4>
 8008de8:	80002000 	.word	0x80002000
 8008dec:	fe00e800 	.word	0xfe00e800

08008df0 <HAL_I2C_Mem_Read>:
{
 8008df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008df4:	4698      	mov	r8, r3
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8008df6:	3b01      	subs	r3, #1
{
 8008df8:	b083      	sub	sp, #12
 8008dfa:	4604      	mov	r4, r0
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8008dfc:	2b01      	cmp	r3, #1
{
 8008dfe:	460e      	mov	r6, r1
 8008e00:	4692      	mov	sl, r2
 8008e02:	f8bd 9034 	ldrh.w	r9, [sp, #52]	; 0x34
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8008e06:	d904      	bls.n	8008e12 <HAL_I2C_Mem_Read+0x22>
 8008e08:	f640 1174 	movw	r1, #2420	; 0x974
 8008e0c:	4862      	ldr	r0, [pc, #392]	; (8008f98 <HAL_I2C_Mem_Read+0x1a8>)
 8008e0e:	f7f9 ffb3 	bl	8002d78 <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e12:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8008e16:	2b20      	cmp	r3, #32
 8008e18:	d11c      	bne.n	8008e54 <HAL_I2C_Mem_Read+0x64>
    if ((pData == NULL) || (Size == 0U))
 8008e1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e1c:	b1f3      	cbz	r3, 8008e5c <HAL_I2C_Mem_Read+0x6c>
 8008e1e:	f1b9 0f00 	cmp.w	r9, #0
 8008e22:	d01b      	beq.n	8008e5c <HAL_I2C_Mem_Read+0x6c>
    __HAL_LOCK(hi2c);
 8008e24:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8008e28:	2b01      	cmp	r3, #1
 8008e2a:	d013      	beq.n	8008e54 <HAL_I2C_Mem_Read+0x64>
 8008e2c:	2501      	movs	r5, #1
 8008e2e:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    tickstart = HAL_GetTick();
 8008e32:	f7fc fb47 	bl	80054c4 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008e36:	462a      	mov	r2, r5
 8008e38:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8008e3a:	4607      	mov	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008e3c:	2319      	movs	r3, #25
 8008e3e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008e42:	4620      	mov	r0, r4
 8008e44:	f7ff fde8 	bl	8008a18 <I2C_WaitOnFlagUntilTimeout>
 8008e48:	4683      	mov	fp, r0
 8008e4a:	b170      	cbz	r0, 8008e6a <HAL_I2C_Mem_Read+0x7a>
      return HAL_ERROR;
 8008e4c:	2001      	movs	r0, #1
}
 8008e4e:	b003      	add	sp, #12
 8008e50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return HAL_BUSY;
 8008e54:	2002      	movs	r0, #2
}
 8008e56:	b003      	add	sp, #12
 8008e58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008e5c:	f44f 7300 	mov.w	r3, #512	; 0x200
      return  HAL_ERROR;
 8008e60:	2001      	movs	r0, #1
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008e62:	6463      	str	r3, [r4, #68]	; 0x44
}
 8008e64:	b003      	add	sp, #12
 8008e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008e6a:	2040      	movs	r0, #64	; 0x40
    hi2c->pBuffPtr  = pData;
 8008e6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008e6e:	990e      	ldr	r1, [sp, #56]	; 0x38
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008e70:	f04f 0c22 	mov.w	ip, #34	; 0x22
    hi2c->pBuffPtr  = pData;
 8008e74:	6263      	str	r3, [r4, #36]	; 0x24
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008e76:	4652      	mov	r2, sl
    hi2c->XferISR   = NULL;
 8008e78:	f8c4 b034 	str.w	fp, [r4, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008e7c:	4643      	mov	r3, r8
 8008e7e:	9100      	str	r1, [sp, #0]
 8008e80:	4631      	mov	r1, r6
 8008e82:	9701      	str	r7, [sp, #4]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008e84:	f884 c041 	strb.w	ip, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008e88:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008e8c:	4620      	mov	r0, r4
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e8e:	f8c4 b044 	str.w	fp, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8008e92:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008e96:	f7ff fded 	bl	8008a74 <I2C_RequestMemoryRead>
 8008e9a:	2800      	cmp	r0, #0
 8008e9c:	d14a      	bne.n	8008f34 <HAL_I2C_Mem_Read+0x144>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e9e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8008ea0:	2bff      	cmp	r3, #255	; 0xff
 8008ea2:	d955      	bls.n	8008f50 <HAL_I2C_Mem_Read+0x160>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008ea4:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8008ea6:	483d      	ldr	r0, [pc, #244]	; (8008f9c <HAL_I2C_Mem_Read+0x1ac>)
 8008ea8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008eac:	4631      	mov	r1, r6
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008eae:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8008eb0:	9000      	str	r0, [sp, #0]
 8008eb2:	4620      	mov	r0, r4
 8008eb4:	f7ff fcb6 	bl	8008824 <I2C_TransferConfig>
 8008eb8:	e003      	b.n	8008ec2 <HAL_I2C_Mem_Read+0xd2>
    while (hi2c->XferCount > 0U);
 8008eba:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8008ebc:	b29b      	uxth	r3, r3
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d053      	beq.n	8008f6a <HAL_I2C_Mem_Read+0x17a>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008ec2:	9700      	str	r7, [sp, #0]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ec8:	2104      	movs	r1, #4
 8008eca:	4620      	mov	r0, r4
 8008ecc:	f7ff fda4 	bl	8008a18 <I2C_WaitOnFlagUntilTimeout>
 8008ed0:	2800      	cmp	r0, #0
 8008ed2:	d1bb      	bne.n	8008e4c <HAL_I2C_Mem_Read+0x5c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008ed4:	6822      	ldr	r2, [r4, #0]
 8008ed6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ed8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008eda:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8008edc:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8008ede:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8008ee0:	3901      	subs	r1, #1
      hi2c->pBuffPtr++;
 8008ee2:	6a65      	ldr	r5, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8008ee4:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 8008ee6:	b289      	uxth	r1, r1
      hi2c->pBuffPtr++;
 8008ee8:	3501      	adds	r5, #1
      hi2c->XferSize--;
 8008eea:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 8008eec:	8561      	strh	r1, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008eee:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8008ef0:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008ef2:	b289      	uxth	r1, r1
      hi2c->pBuffPtr++;
 8008ef4:	6265      	str	r5, [r4, #36]	; 0x24
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d1df      	bne.n	8008eba <HAL_I2C_Mem_Read+0xca>
 8008efa:	2900      	cmp	r1, #0
 8008efc:	d0dd      	beq.n	8008eba <HAL_I2C_Mem_Read+0xca>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008efe:	4602      	mov	r2, r0
 8008f00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f02:	2180      	movs	r1, #128	; 0x80
 8008f04:	9700      	str	r7, [sp, #0]
 8008f06:	4620      	mov	r0, r4
 8008f08:	f7ff fd86 	bl	8008a18 <I2C_WaitOnFlagUntilTimeout>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008f10:	4605      	mov	r5, r0
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008f12:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008f16:	4631      	mov	r1, r6
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008f18:	2800      	cmp	r0, #0
 8008f1a:	d197      	bne.n	8008e4c <HAL_I2C_Mem_Read+0x5c>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f1c:	f8b4 e02a 	ldrh.w	lr, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008f20:	4662      	mov	r2, ip
 8008f22:	4620      	mov	r0, r4
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f24:	45e6      	cmp	lr, ip
 8008f26:	d909      	bls.n	8008f3c <HAL_I2C_Mem_Read+0x14c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f28:	f8a4 c028 	strh.w	ip, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008f2c:	9500      	str	r5, [sp, #0]
 8008f2e:	f7ff fc79 	bl	8008824 <I2C_TransferConfig>
 8008f32:	e7c2      	b.n	8008eba <HAL_I2C_Mem_Read+0xca>
      __HAL_UNLOCK(hi2c);
 8008f34:	f884 b040 	strb.w	fp, [r4, #64]	; 0x40
      return HAL_ERROR;
 8008f38:	4628      	mov	r0, r5
 8008f3a:	e78c      	b.n	8008e56 <HAL_I2C_Mem_Read+0x66>
          hi2c->XferSize = hi2c->XferCount;
 8008f3c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008f3e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008f42:	9500      	str	r5, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8008f44:	b292      	uxth	r2, r2
 8008f46:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008f48:	b2d2      	uxtb	r2, r2
 8008f4a:	f7ff fc6b 	bl	8008824 <I2C_TransferConfig>
 8008f4e:	e7b4      	b.n	8008eba <HAL_I2C_Mem_Read+0xca>
      hi2c->XferSize = hi2c->XferCount;
 8008f50:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8008f52:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008f56:	4d11      	ldr	r5, [pc, #68]	; (8008f9c <HAL_I2C_Mem_Read+0x1ac>)
 8008f58:	4631      	mov	r1, r6
      hi2c->XferSize = hi2c->XferCount;
 8008f5a:	b292      	uxth	r2, r2
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8008f5c:	4620      	mov	r0, r4
 8008f5e:	9500      	str	r5, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8008f60:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8008f62:	b2d2      	uxtb	r2, r2
 8008f64:	f7ff fc5e 	bl	8008824 <I2C_TransferConfig>
 8008f68:	e7ab      	b.n	8008ec2 <HAL_I2C_Mem_Read+0xd2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f6a:	463a      	mov	r2, r7
 8008f6c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008f6e:	4620      	mov	r0, r4
 8008f70:	f7ff fd28 	bl	80089c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008f74:	2800      	cmp	r0, #0
 8008f76:	f47f af69 	bne.w	8008e4c <HAL_I2C_Mem_Read+0x5c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f7a:	6823      	ldr	r3, [r4, #0]
 8008f7c:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 8008f7e:	4d08      	ldr	r5, [pc, #32]	; (8008fa0 <HAL_I2C_Mem_Read+0x1b0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f80:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8008f82:	685a      	ldr	r2, [r3, #4]
 8008f84:	402a      	ands	r2, r5
 8008f86:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8008f88:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8008f8c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008f90:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8008f94:	e75f      	b.n	8008e56 <HAL_I2C_Mem_Read+0x66>
 8008f96:	bf00      	nop
 8008f98:	08026500 	.word	0x08026500
 8008f9c:	80002400 	.word	0x80002400
 8008fa0:	fe00e800 	.word	0xfe00e800

08008fa4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008fa4:	b570      	push	{r4, r5, r6, lr}
 8008fa6:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8008fa8:	4b22      	ldr	r3, [pc, #136]	; (8009034 <HAL_I2CEx_ConfigAnalogFilter+0x90>)
 8008faa:	4823      	ldr	r0, [pc, #140]	; (8009038 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
{
 8008fac:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8008fae:	6822      	ldr	r2, [r4, #0]
 8008fb0:	4922      	ldr	r1, [pc, #136]	; (800903c <HAL_I2CEx_ConfigAnalogFilter+0x98>)
 8008fb2:	429a      	cmp	r2, r3
 8008fb4:	bf18      	it	ne
 8008fb6:	4282      	cmpne	r2, r0
 8008fb8:	bf14      	ite	ne
 8008fba:	2301      	movne	r3, #1
 8008fbc:	2300      	moveq	r3, #0
 8008fbe:	428a      	cmp	r2, r1
 8008fc0:	bf0c      	ite	eq
 8008fc2:	2300      	moveq	r3, #0
 8008fc4:	f003 0301 	andne.w	r3, r3, #1
 8008fc8:	b113      	cbz	r3, 8008fd0 <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 8008fca:	4b1d      	ldr	r3, [pc, #116]	; (8009040 <HAL_I2CEx_ConfigAnalogFilter+0x9c>)
 8008fcc:	429a      	cmp	r2, r3
 8008fce:	d12c      	bne.n	800902a <HAL_I2CEx_ConfigAnalogFilter+0x86>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 8008fd0:	f435 5380 	bics.w	r3, r5, #4096	; 0x1000
 8008fd4:	d124      	bne.n	8009020 <HAL_I2CEx_ConfigAnalogFilter+0x7c>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008fd6:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8008fda:	b2db      	uxtb	r3, r3
 8008fdc:	2b20      	cmp	r3, #32
 8008fde:	d11d      	bne.n	800901c <HAL_I2CEx_ConfigAnalogFilter+0x78>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008fe0:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 8008fe4:	2a01      	cmp	r2, #1
 8008fe6:	d019      	beq.n	800901c <HAL_I2CEx_ConfigAnalogFilter+0x78>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008fe8:	6822      	ldr	r2, [r4, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8008fea:	2124      	movs	r1, #36	; 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008fec:	2600      	movs	r6, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 8008fee:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8008ff2:	6811      	ldr	r1, [r2, #0]

    return HAL_OK;
 8008ff4:	4630      	mov	r0, r6
    __HAL_I2C_DISABLE(hi2c);
 8008ff6:	f021 0101 	bic.w	r1, r1, #1
 8008ffa:	6011      	str	r1, [r2, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008ffc:	6811      	ldr	r1, [r2, #0]
 8008ffe:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8009002:	6011      	str	r1, [r2, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8009004:	6811      	ldr	r1, [r2, #0]
 8009006:	430d      	orrs	r5, r1
 8009008:	6015      	str	r5, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 800900a:	6811      	ldr	r1, [r2, #0]
 800900c:	f041 0101 	orr.w	r1, r1, #1
 8009010:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8009012:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8009016:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 800901a:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 800901c:	2002      	movs	r0, #2
}
 800901e:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 8009020:	2160      	movs	r1, #96	; 0x60
 8009022:	4808      	ldr	r0, [pc, #32]	; (8009044 <HAL_I2CEx_ConfigAnalogFilter+0xa0>)
 8009024:	f7f9 fea8 	bl	8002d78 <assert_failed>
 8009028:	e7d5      	b.n	8008fd6 <HAL_I2CEx_ConfigAnalogFilter+0x32>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800902a:	215f      	movs	r1, #95	; 0x5f
 800902c:	4805      	ldr	r0, [pc, #20]	; (8009044 <HAL_I2CEx_ConfigAnalogFilter+0xa0>)
 800902e:	f7f9 fea3 	bl	8002d78 <assert_failed>
 8009032:	e7cd      	b.n	8008fd0 <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 8009034:	40005400 	.word	0x40005400
 8009038:	40005800 	.word	0x40005800
 800903c:	40005c00 	.word	0x40005c00
 8009040:	40006000 	.word	0x40006000
 8009044:	08026538 	.word	0x08026538

08009048 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009048:	b570      	push	{r4, r5, r6, lr}
 800904a:	4604      	mov	r4, r0
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800904c:	4b21      	ldr	r3, [pc, #132]	; (80090d4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>)
 800904e:	4822      	ldr	r0, [pc, #136]	; (80090d8 <HAL_I2CEx_ConfigDigitalFilter+0x90>)
{
 8009050:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8009052:	6822      	ldr	r2, [r4, #0]
 8009054:	4921      	ldr	r1, [pc, #132]	; (80090dc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8009056:	429a      	cmp	r2, r3
 8009058:	bf18      	it	ne
 800905a:	4282      	cmpne	r2, r0
 800905c:	bf14      	ite	ne
 800905e:	2301      	movne	r3, #1
 8009060:	2300      	moveq	r3, #0
 8009062:	428a      	cmp	r2, r1
 8009064:	bf0c      	ite	eq
 8009066:	2300      	moveq	r3, #0
 8009068:	f003 0301 	andne.w	r3, r3, #1
 800906c:	b113      	cbz	r3, 8009074 <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 800906e:	4b1c      	ldr	r3, [pc, #112]	; (80090e0 <HAL_I2CEx_ConfigDigitalFilter+0x98>)
 8009070:	429a      	cmp	r2, r3
 8009072:	d12a      	bne.n	80090ca <HAL_I2CEx_ConfigDigitalFilter+0x82>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 8009074:	2d0f      	cmp	r5, #15
 8009076:	d823      	bhi.n	80090c0 <HAL_I2CEx_ConfigDigitalFilter+0x78>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009078:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800907c:	b2db      	uxtb	r3, r3
 800907e:	2b20      	cmp	r3, #32
 8009080:	d11c      	bne.n	80090bc <HAL_I2CEx_ConfigDigitalFilter+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009082:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 8009086:	2a01      	cmp	r2, #1
 8009088:	d018      	beq.n	80090bc <HAL_I2CEx_ConfigDigitalFilter+0x74>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800908a:	6822      	ldr	r2, [r4, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 800908c:	2124      	movs	r1, #36	; 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800908e:	2600      	movs	r6, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 8009090:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8009094:	6811      	ldr	r1, [r2, #0]

    return HAL_OK;
 8009096:	4630      	mov	r0, r6
    __HAL_I2C_DISABLE(hi2c);
 8009098:	f021 0101 	bic.w	r1, r1, #1
 800909c:	6011      	str	r1, [r2, #0]
    tmpreg = hi2c->Instance->CR1;
 800909e:	6811      	ldr	r1, [r2, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 80090a0:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00
    tmpreg |= DigitalFilter << 8U;
 80090a4:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
    hi2c->Instance->CR1 = tmpreg;
 80090a8:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 80090aa:	6811      	ldr	r1, [r2, #0]
 80090ac:	f041 0101 	orr.w	r1, r1, #1
 80090b0:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80090b2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80090b6:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 80090ba:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 80090bc:	2002      	movs	r0, #2
}
 80090be:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 80090c0:	218e      	movs	r1, #142	; 0x8e
 80090c2:	4808      	ldr	r0, [pc, #32]	; (80090e4 <HAL_I2CEx_ConfigDigitalFilter+0x9c>)
 80090c4:	f7f9 fe58 	bl	8002d78 <assert_failed>
 80090c8:	e7d6      	b.n	8009078 <HAL_I2CEx_ConfigDigitalFilter+0x30>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80090ca:	218d      	movs	r1, #141	; 0x8d
 80090cc:	4805      	ldr	r0, [pc, #20]	; (80090e4 <HAL_I2CEx_ConfigDigitalFilter+0x9c>)
 80090ce:	f7f9 fe53 	bl	8002d78 <assert_failed>
 80090d2:	e7cf      	b.n	8009074 <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 80090d4:	40005400 	.word	0x40005400
 80090d8:	40005800 	.word	0x40005800
 80090dc:	40005c00 	.word	0x40005c00
 80090e0:	40006000 	.word	0x40006000
 80090e4:	08026538 	.word	0x08026538

080090e8 <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80090e8:	6803      	ldr	r3, [r0, #0]
 80090ea:	f64a 22aa 	movw	r2, #43690	; 0xaaaa

  /* Return function status */
  return HAL_OK;
}
 80090ee:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80090f0:	601a      	str	r2, [r3, #0]
}
 80090f2:	4770      	bx	lr

080090f4 <HAL_MDIOS_Init>:
HAL_StatusTypeDef HAL_MDIOS_Init(MDIOS_HandleTypeDef *hmdios)
{
  uint32_t tmpcr = 0;

  /* Check the MDIOS handle allocation */
  if(hmdios == NULL)
 80090f4:	2800      	cmp	r0, #0
 80090f6:	d03c      	beq.n	8009172 <HAL_MDIOS_Init+0x7e>
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_MDIOS_ALL_INSTANCE(hmdios->Instance));
 80090f8:	4b21      	ldr	r3, [pc, #132]	; (8009180 <HAL_MDIOS_Init+0x8c>)
 80090fa:	6802      	ldr	r2, [r0, #0]
 80090fc:	429a      	cmp	r2, r3
{
 80090fe:	b570      	push	{r4, r5, r6, lr}
 8009100:	4604      	mov	r4, r0
  assert_param(IS_MDIOS_ALL_INSTANCE(hmdios->Instance));
 8009102:	d003      	beq.n	800910c <HAL_MDIOS_Init+0x18>
 8009104:	21c7      	movs	r1, #199	; 0xc7
 8009106:	481f      	ldr	r0, [pc, #124]	; (8009184 <HAL_MDIOS_Init+0x90>)
 8009108:	f7f9 fe36 	bl	8002d78 <assert_failed>
  assert_param(IS_MDIOS_PORTADDRESS(hmdios->Init.PortAddress));
 800910c:	6863      	ldr	r3, [r4, #4]
 800910e:	2b1f      	cmp	r3, #31
 8009110:	d826      	bhi.n	8009160 <HAL_MDIOS_Init+0x6c>
  assert_param(IS_MDIOS_PREAMBLECHECK(hmdios->Init.PreambleCheck));
 8009112:	68a3      	ldr	r3, [r4, #8]
 8009114:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8009118:	d119      	bne.n	800914e <HAL_MDIOS_Init+0x5a>
  
  /* Process Locked */
  __HAL_LOCK(hmdios);
 800911a:	7b63      	ldrb	r3, [r4, #13]
 800911c:	2b01      	cmp	r3, #1
 800911e:	d01d      	beq.n	800915c <HAL_MDIOS_Init+0x68>
 8009120:	2201      	movs	r2, #1
  
  if(hmdios->State == HAL_MDIOS_STATE_RESET)
 8009122:	7b23      	ldrb	r3, [r4, #12]
  __HAL_LOCK(hmdios);
 8009124:	7362      	strb	r2, [r4, #13]
  if(hmdios->State == HAL_MDIOS_STATE_RESET)
 8009126:	b333      	cbz	r3, 8009176 <HAL_MDIOS_Init+0x82>
  
  /* Change the MDIOS state */
  hmdios->State = HAL_MDIOS_STATE_BUSY;
  
  /* Get the MDIOS CR value */
  tmpcr = hmdios->Instance->CR;
 8009128:	6825      	ldr	r5, [r4, #0]
  
  /* Write the MDIOS CR */
  hmdios->Instance->CR = tmpcr;
  
  /* Change the MDIOS state */
  hmdios->State = HAL_MDIOS_STATE_READY;
 800912a:	2601      	movs	r6, #1
  tmpcr |=  (uint32_t)(((hmdios->Init.PortAddress) << MDIOS_PORT_ADDRESS_SHIFT)    |\
 800912c:	68a3      	ldr	r3, [r4, #8]
  hmdios->State = HAL_MDIOS_STATE_BUSY;
 800912e:	2202      	movs	r2, #2
  tmpcr |=  (uint32_t)(((hmdios->Init.PortAddress) << MDIOS_PORT_ADDRESS_SHIFT)    |\
 8009130:	6861      	ldr	r1, [r4, #4]
  hmdios->State = HAL_MDIOS_STATE_BUSY;
 8009132:	7322      	strb	r2, [r4, #12]
  tmpcr |=  (uint32_t)(((hmdios->Init.PortAddress) << MDIOS_PORT_ADDRESS_SHIFT)    |\
 8009134:	4333      	orrs	r3, r6
  tmpcr = hmdios->Instance->CR;
 8009136:	6828      	ldr	r0, [r5, #0]
  tmpcr &= ((uint32_t)~(MDIOS_CR_EN | MDIOS_CR_DPC | MDIOS_CR_PORT_ADDRESS));
 8009138:	4a13      	ldr	r2, [pc, #76]	; (8009188 <HAL_MDIOS_Init+0x94>)
  tmpcr |=  (uint32_t)(((hmdios->Init.PortAddress) << MDIOS_PORT_ADDRESS_SHIFT)    |\
 800913a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  
  /* Release Lock */
  __HAL_UNLOCK(hmdios);
 800913e:	2100      	movs	r1, #0
  tmpcr &= ((uint32_t)~(MDIOS_CR_EN | MDIOS_CR_DPC | MDIOS_CR_PORT_ADDRESS));
 8009140:	4002      	ands	r2, r0
  
  /* Return function status */
  return HAL_OK;
 8009142:	4608      	mov	r0, r1
  tmpcr |=  (uint32_t)(((hmdios->Init.PortAddress) << MDIOS_PORT_ADDRESS_SHIFT)    |\
 8009144:	4313      	orrs	r3, r2
  hmdios->Instance->CR = tmpcr;
 8009146:	602b      	str	r3, [r5, #0]
  hmdios->State = HAL_MDIOS_STATE_READY;
 8009148:	7326      	strb	r6, [r4, #12]
  __HAL_UNLOCK(hmdios);
 800914a:	7361      	strb	r1, [r4, #13]

}
 800914c:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_MDIOS_PREAMBLECHECK(hmdios->Init.PreambleCheck));
 800914e:	21c9      	movs	r1, #201	; 0xc9
 8009150:	480c      	ldr	r0, [pc, #48]	; (8009184 <HAL_MDIOS_Init+0x90>)
 8009152:	f7f9 fe11 	bl	8002d78 <assert_failed>
  __HAL_LOCK(hmdios);
 8009156:	7b63      	ldrb	r3, [r4, #13]
 8009158:	2b01      	cmp	r3, #1
 800915a:	d1e1      	bne.n	8009120 <HAL_MDIOS_Init+0x2c>
 800915c:	2002      	movs	r0, #2
}
 800915e:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_MDIOS_PORTADDRESS(hmdios->Init.PortAddress));
 8009160:	21c8      	movs	r1, #200	; 0xc8
 8009162:	4808      	ldr	r0, [pc, #32]	; (8009184 <HAL_MDIOS_Init+0x90>)
 8009164:	f7f9 fe08 	bl	8002d78 <assert_failed>
  assert_param(IS_MDIOS_PREAMBLECHECK(hmdios->Init.PreambleCheck));
 8009168:	68a3      	ldr	r3, [r4, #8]
 800916a:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800916e:	d0d4      	beq.n	800911a <HAL_MDIOS_Init+0x26>
 8009170:	e7ed      	b.n	800914e <HAL_MDIOS_Init+0x5a>
    return HAL_ERROR;
 8009172:	2001      	movs	r0, #1
}
 8009174:	4770      	bx	lr
    HAL_MDIOS_MspInit(hmdios);
 8009176:	4620      	mov	r0, r4
 8009178:	f7fa fde2 	bl	8003d40 <HAL_MDIOS_MspInit>
 800917c:	e7d4      	b.n	8009128 <HAL_MDIOS_Init+0x34>
 800917e:	bf00      	nop
 8009180:	40017800 	.word	0x40017800
 8009184:	08026574 	.word	0x08026574
 8009188:	ffffe07e 	.word	0xffffe07e

0800918c <HAL_MDIOS_WriteCpltCallback>:
 800918c:	4770      	bx	lr
 800918e:	bf00      	nop

08009190 <HAL_MDIOS_ReadCpltCallback>:
 8009190:	4770      	bx	lr
 8009192:	bf00      	nop

08009194 <HAL_MDIOS_ErrorCallback>:
 8009194:	4770      	bx	lr
 8009196:	bf00      	nop

08009198 <HAL_MDIOS_WakeUpCallback>:
 8009198:	4770      	bx	lr
 800919a:	bf00      	nop

0800919c <HAL_MDIOS_IRQHandler>:
  * @brief This function handles MDIOS interrupt request.
  * @param hmdios MDIOS handle
  * @retval None
  */
void HAL_MDIOS_IRQHandler(MDIOS_HandleTypeDef *hmdios)
{
 800919c:	b538      	push	{r3, r4, r5, lr}
  /* Write Register Interrupt enabled ? */
  if(__HAL_MDIOS_GET_IT_SOURCE(hmdios, MDIOS_IT_WRITE) != RESET)
 800919e:	6803      	ldr	r3, [r0, #0]
{
 80091a0:	4604      	mov	r4, r0
  if(__HAL_MDIOS_GET_IT_SOURCE(hmdios, MDIOS_IT_WRITE) != RESET)
 80091a2:	681a      	ldr	r2, [r3, #0]
 80091a4:	0795      	lsls	r5, r2, #30
 80091a6:	d501      	bpl.n	80091ac <HAL_MDIOS_IRQHandler+0x10>
  return hmdios->Instance->WRFR;   
 80091a8:	685a      	ldr	r2, [r3, #4]
  {
    /* Write register flag */
    if(HAL_MDIOS_GetWrittenRegAddress(hmdios) != RESET)
 80091aa:	bb22      	cbnz	r2, 80091f6 <HAL_MDIOS_IRQHandler+0x5a>
      HAL_MDIOS_ClearWriteRegAddress(hmdios, MDIOS_ALL_REG_FLAG);
    }
  }
  
  /* Read Register Interrupt enabled ? */
  if(__HAL_MDIOS_GET_IT_SOURCE(hmdios, MDIOS_IT_READ) != RESET)
 80091ac:	681a      	ldr	r2, [r3, #0]
 80091ae:	0750      	lsls	r0, r2, #29
 80091b0:	d502      	bpl.n	80091b8 <HAL_MDIOS_IRQHandler+0x1c>
  return hmdios->Instance->RDFR;   
 80091b2:	68da      	ldr	r2, [r3, #12]
  {
    /* Read register flag */
    if(HAL_MDIOS_GetReadRegAddress(hmdios) != RESET)
 80091b4:	2a00      	cmp	r2, #0
 80091b6:	d130      	bne.n	800921a <HAL_MDIOS_IRQHandler+0x7e>
      HAL_MDIOS_ClearReadRegAddress(hmdios, MDIOS_ALL_REG_FLAG);
    }
  }
  
  /* Error Interrupt enabled ? */
  if(__HAL_MDIOS_GET_IT_SOURCE(hmdios, MDIOS_IT_ERROR) != RESET)
 80091b8:	681a      	ldr	r2, [r3, #0]
 80091ba:	0711      	lsls	r1, r2, #28
 80091bc:	d502      	bpl.n	80091c4 <HAL_MDIOS_IRQHandler+0x28>
  {
    /* All Errors Flag */
    if(__HAL_MDIOS_GET_ERROR_FLAG(hmdios, MDIOS_ALL_ERRORS_FLAG) !=RESET)
 80091be:	695b      	ldr	r3, [r3, #20]
 80091c0:	075a      	lsls	r2, r3, #29
 80091c2:	d10b      	bne.n	80091dc <HAL_MDIOS_IRQHandler+0x40>
      __HAL_MDIOS_CLEAR_ERROR_FLAG(hmdios, MDIOS_ALL_ERRORS_FLAG);
    }
  }
   
  /* check MDIOS WAKEUP exti flag */
  if(__HAL_MDIOS_WAKEUP_EXTI_GET_FLAG() != RESET)
 80091c4:	4d1e      	ldr	r5, [pc, #120]	; (8009240 <HAL_MDIOS_IRQHandler+0xa4>)
 80091c6:	696b      	ldr	r3, [r5, #20]
 80091c8:	01db      	lsls	r3, r3, #7
 80091ca:	d400      	bmi.n	80091ce <HAL_MDIOS_IRQHandler+0x32>
#endif /* USE_HAL_MDIOS_REGISTER_CALLBACKS */

    /* Clear MDIOS WAKEUP Exti pending bit */
    __HAL_MDIOS_WAKEUP_EXTI_CLEAR_FLAG();
  }
}
 80091cc:	bd38      	pop	{r3, r4, r5, pc}
    HAL_MDIOS_WakeUpCallback(hmdios);
 80091ce:	4620      	mov	r0, r4
 80091d0:	f7ff ffe2 	bl	8009198 <HAL_MDIOS_WakeUpCallback>
    __HAL_MDIOS_WAKEUP_EXTI_CLEAR_FLAG();
 80091d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80091d8:	616b      	str	r3, [r5, #20]
}
 80091da:	bd38      	pop	{r3, r4, r5, pc}
      HAL_MDIOS_ErrorCallback(hmdios);
 80091dc:	4620      	mov	r0, r4
  if(__HAL_MDIOS_WAKEUP_EXTI_GET_FLAG() != RESET)
 80091de:	4d18      	ldr	r5, [pc, #96]	; (8009240 <HAL_MDIOS_IRQHandler+0xa4>)
      HAL_MDIOS_ErrorCallback(hmdios);
 80091e0:	f7ff ffd8 	bl	8009194 <HAL_MDIOS_ErrorCallback>
      __HAL_MDIOS_CLEAR_ERROR_FLAG(hmdios, MDIOS_ALL_ERRORS_FLAG);
 80091e4:	6822      	ldr	r2, [r4, #0]
 80091e6:	6993      	ldr	r3, [r2, #24]
 80091e8:	f043 0307 	orr.w	r3, r3, #7
 80091ec:	6193      	str	r3, [r2, #24]
  if(__HAL_MDIOS_WAKEUP_EXTI_GET_FLAG() != RESET)
 80091ee:	696b      	ldr	r3, [r5, #20]
 80091f0:	01db      	lsls	r3, r3, #7
 80091f2:	d5eb      	bpl.n	80091cc <HAL_MDIOS_IRQHandler+0x30>
 80091f4:	e7eb      	b.n	80091ce <HAL_MDIOS_IRQHandler+0x32>
      HAL_MDIOS_WriteCpltCallback(hmdios);
 80091f6:	f7ff ffc9 	bl	800918c <HAL_MDIOS_WriteCpltCallback>
  assert_param(IS_MDIOS_REGISTER(RegNum));
 80091fa:	f44f 7121 	mov.w	r1, #644	; 0x284
 80091fe:	4811      	ldr	r0, [pc, #68]	; (8009244 <HAL_MDIOS_IRQHandler+0xa8>)
 8009200:	f7f9 fdba 	bl	8002d78 <assert_failed>
  __HAL_LOCK(hmdios);
 8009204:	7b63      	ldrb	r3, [r4, #13]
 8009206:	2b01      	cmp	r3, #1
 8009208:	6823      	ldr	r3, [r4, #0]
 800920a:	d0cf      	beq.n	80091ac <HAL_MDIOS_IRQHandler+0x10>
  hmdios->Instance->CWRFR |= (RegNum);
 800920c:	f04f 31ff 	mov.w	r1, #4294967295
  __HAL_UNLOCK(hmdios);
 8009210:	2200      	movs	r2, #0
  hmdios->Instance->CWRFR |= (RegNum);
 8009212:	6898      	ldr	r0, [r3, #8]
 8009214:	6099      	str	r1, [r3, #8]
  __HAL_UNLOCK(hmdios);
 8009216:	7362      	strb	r2, [r4, #13]
 8009218:	e7c8      	b.n	80091ac <HAL_MDIOS_IRQHandler+0x10>
      HAL_MDIOS_ReadCpltCallback(hmdios);
 800921a:	4620      	mov	r0, r4
 800921c:	f7ff ffb8 	bl	8009190 <HAL_MDIOS_ReadCpltCallback>
  assert_param(IS_MDIOS_REGISTER(RegNum));
 8009220:	f240 219b 	movw	r1, #667	; 0x29b
 8009224:	4807      	ldr	r0, [pc, #28]	; (8009244 <HAL_MDIOS_IRQHandler+0xa8>)
 8009226:	f7f9 fda7 	bl	8002d78 <assert_failed>
  __HAL_LOCK(hmdios);
 800922a:	7b63      	ldrb	r3, [r4, #13]
 800922c:	2b01      	cmp	r3, #1
 800922e:	6823      	ldr	r3, [r4, #0]
 8009230:	d0c2      	beq.n	80091b8 <HAL_MDIOS_IRQHandler+0x1c>
  hmdios->Instance->CRDFR |= (RegNum); 
 8009232:	f04f 31ff 	mov.w	r1, #4294967295
  __HAL_UNLOCK(hmdios);
 8009236:	2200      	movs	r2, #0
  hmdios->Instance->CRDFR |= (RegNum); 
 8009238:	6918      	ldr	r0, [r3, #16]
 800923a:	6119      	str	r1, [r3, #16]
  __HAL_UNLOCK(hmdios);
 800923c:	7362      	strb	r2, [r4, #13]
 800923e:	e7bb      	b.n	80091b8 <HAL_MDIOS_IRQHandler+0x1c>
 8009240:	40013c00 	.word	0x40013c00
 8009244:	08026574 	.word	0x08026574

08009248 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800924a:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800924c:	2800      	cmp	r0, #0
 800924e:	f000 8098 	beq.w	8009382 <HAL_PCD_Init+0x13a>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 8009252:	6805      	ldr	r5, [r0, #0]
 8009254:	4604      	mov	r4, r0
 8009256:	f1b5 4fa0 	cmp.w	r5, #1342177280	; 0x50000000
 800925a:	d007      	beq.n	800926c <HAL_PCD_Init+0x24>
 800925c:	4b4d      	ldr	r3, [pc, #308]	; (8009394 <HAL_PCD_Init+0x14c>)
 800925e:	429d      	cmp	r5, r3
 8009260:	d004      	beq.n	800926c <HAL_PCD_Init+0x24>
 8009262:	2187      	movs	r1, #135	; 0x87
 8009264:	484c      	ldr	r0, [pc, #304]	; (8009398 <HAL_PCD_Init+0x150>)
 8009266:	f7f9 fd87 	bl	8002d78 <assert_failed>
 800926a:	6825      	ldr	r5, [r4, #0]

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800926c:	f894 33bd 	ldrb.w	r3, [r4, #957]	; 0x3bd
 8009270:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009274:	b343      	cbz	r3, 80092c8 <HAL_PCD_Init+0x80>
 8009276:	4628      	mov	r0, r5
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009278:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800927a:	466f      	mov	r7, sp
 800927c:	1d26      	adds	r6, r4, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 800927e:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8009282:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009284:	4625      	mov	r5, r4
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8009286:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 800928a:	bf08      	it	eq
 800928c:	6123      	streq	r3, [r4, #16]
  __HAL_PCD_DISABLE(hpcd);
 800928e:	f005 ff87 	bl	800f1a0 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009292:	f855 eb10 	ldr.w	lr, [r5], #16
 8009296:	46ac      	mov	ip, r5
 8009298:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800929c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800929e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80092a2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80092a4:	e89c 0003 	ldmia.w	ip, {r0, r1}
 80092a8:	e887 0003 	stmia.w	r7, {r0, r1}
 80092ac:	4670      	mov	r0, lr
 80092ae:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80092b2:	f005 feaf 	bl	800f014 <USB_CoreInit>
 80092b6:	4607      	mov	r7, r0
 80092b8:	b168      	cbz	r0, 80092d6 <HAL_PCD_Init+0x8e>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 80092ba:	2501      	movs	r5, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 80092bc:	2302      	movs	r3, #2
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 80092be:	4628      	mov	r0, r5
    hpcd->State = HAL_PCD_STATE_ERROR;
 80092c0:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
}
 80092c4:	b00b      	add	sp, #44	; 0x2c
 80092c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    HAL_PCD_MspInit(hpcd);
 80092c8:	4620      	mov	r0, r4
    hpcd->Lock = HAL_UNLOCKED;
 80092ca:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 80092ce:	f016 f86f 	bl	801f3b0 <HAL_PCD_MspInit>
 80092d2:	6820      	ldr	r0, [r4, #0]
 80092d4:	e7d0      	b.n	8009278 <HAL_PCD_Init+0x30>
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80092d6:	4601      	mov	r1, r0
 80092d8:	6820      	ldr	r0, [r4, #0]
 80092da:	f005 ff69 	bl	800f1b0 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80092de:	f8d4 c004 	ldr.w	ip, [r4, #4]
 80092e2:	f1bc 0f00 	cmp.w	ip, #0
 80092e6:	d02b      	beq.n	8009340 <HAL_PCD_Init+0xf8>
 80092e8:	4638      	mov	r0, r7
    hpcd->IN_ep[i].is_in = 1U;
 80092ea:	2701      	movs	r7, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80092ec:	4602      	mov	r2, r0
    hpcd->IN_ep[i].is_in = 1U;
 80092ee:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80092f2:	1c41      	adds	r1, r0, #1
    hpcd->IN_ep[i].is_in = 1U;
 80092f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 80092f8:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 80092fc:	f8a3 0042 	strh.w	r0, [r3, #66]	; 0x42
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009300:	b2c8      	uxtb	r0, r1
    hpcd->IN_ep[i].is_in = 1U;
 8009302:	f883 703d 	strb.w	r7, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009306:	4560      	cmp	r0, ip
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009308:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].xfer_len = 0U;
 800930c:	651a      	str	r2, [r3, #80]	; 0x50
    hpcd->IN_ep[i].xfer_buff = 0U;
 800930e:	e9c3 2211 	strd	r2, r2, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009312:	d3ec      	bcc.n	80092ee <HAL_PCD_Init+0xa6>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009314:	2200      	movs	r2, #0
    hpcd->OUT_ep[i].is_in = 0U;
 8009316:	4611      	mov	r1, r2
 8009318:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800931c:	1c50      	adds	r0, r2, #1
    hpcd->OUT_ep[i].is_in = 0U;
 800931e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 8009322:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009326:	b2c2      	uxtb	r2, r0
    hpcd->OUT_ep[i].is_in = 0U;
 8009328:	f883 11fd 	strb.w	r1, [r3, #509]	; 0x1fd
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800932c:	4562      	cmp	r2, ip
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800932e:	f883 11ff 	strb.w	r1, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 8009332:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8009336:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 800933a:	f8c3 1210 	str.w	r1, [r3, #528]	; 0x210
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800933e:	d3eb      	bcc.n	8009318 <HAL_PCD_Init+0xd0>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009340:	466f      	mov	r7, sp
 8009342:	f8d4 c000 	ldr.w	ip, [r4]
 8009346:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009348:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800934a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800934c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800934e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8009352:	e887 0003 	stmia.w	r7, {r0, r1}
 8009356:	4660      	mov	r0, ip
 8009358:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800935c:	f005 ff40 	bl	800f1e0 <USB_DevInit>
 8009360:	4605      	mov	r5, r0
 8009362:	2800      	cmp	r0, #0
 8009364:	d1a9      	bne.n	80092ba <HAL_PCD_Init+0x72>
  hpcd->State = HAL_PCD_STATE_READY;
 8009366:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 8009368:	6a63      	ldr	r3, [r4, #36]	; 0x24
  hpcd->USB_Address = 0U;
 800936a:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 800936e:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 8009370:	f884 23bd 	strb.w	r2, [r4, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
 8009374:	d009      	beq.n	800938a <HAL_PCD_Init+0x142>
  (void)USB_DevDisconnect(hpcd->Instance);
 8009376:	6820      	ldr	r0, [r4, #0]
 8009378:	f006 fafe 	bl	800f978 <USB_DevDisconnect>
}
 800937c:	4628      	mov	r0, r5
 800937e:	b00b      	add	sp, #44	; 0x2c
 8009380:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8009382:	2501      	movs	r5, #1
}
 8009384:	4628      	mov	r0, r5
 8009386:	b00b      	add	sp, #44	; 0x2c
 8009388:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800938a:	4620      	mov	r0, r4
 800938c:	f000 fcd4 	bl	8009d38 <HAL_PCDEx_ActivateLPM>
 8009390:	e7f1      	b.n	8009376 <HAL_PCD_Init+0x12e>
 8009392:	bf00      	nop
 8009394:	40040000 	.word	0x40040000
 8009398:	080265b0 	.word	0x080265b0

0800939c <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 800939c:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 80093a0:	2b01      	cmp	r3, #1
 80093a2:	d00e      	beq.n	80093c2 <HAL_PCD_Start+0x26>
 80093a4:	2301      	movs	r3, #1
{
 80093a6:	b510      	push	{r4, lr}
 80093a8:	4604      	mov	r4, r0
  (void)USB_DevConnect(hpcd->Instance);
 80093aa:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 80093ac:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DevConnect(hpcd->Instance);
 80093b0:	f006 fad6 	bl	800f960 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80093b4:	6820      	ldr	r0, [r4, #0]
 80093b6:	f005 feeb 	bl	800f190 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80093ba:	2000      	movs	r0, #0
 80093bc:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
  return HAL_OK;
}
 80093c0:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80093c2:	2002      	movs	r0, #2
}
 80093c4:	4770      	bx	lr
 80093c6:	bf00      	nop

080093c8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80093c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80093cc:	6806      	ldr	r6, [r0, #0]
{
 80093ce:	b089      	sub	sp, #36	; 0x24
 80093d0:	4604      	mov	r4, r0
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80093d2:	4630      	mov	r0, r6
 80093d4:	f006 fb0e 	bl	800f9f4 <USB_GetMode>
 80093d8:	b110      	cbz	r0, 80093e0 <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
    }
  }
}
 80093da:	b009      	add	sp, #36	; 0x24
 80093dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093e0:	4605      	mov	r5, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80093e2:	6820      	ldr	r0, [r4, #0]
 80093e4:	f006 fad4 	bl	800f990 <USB_ReadInterrupts>
 80093e8:	2800      	cmp	r0, #0
 80093ea:	d0f6      	beq.n	80093da <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80093ec:	6820      	ldr	r0, [r4, #0]
 80093ee:	f006 facf 	bl	800f990 <USB_ReadInterrupts>
 80093f2:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80093f6:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80093f8:	d003      	beq.n	8009402 <HAL_PCD_IRQHandler+0x3a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80093fa:	6943      	ldr	r3, [r0, #20]
 80093fc:	f003 0302 	and.w	r3, r3, #2
 8009400:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8009402:	f006 fac5 	bl	800f990 <USB_ReadInterrupts>
 8009406:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800940a:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800940c:	d011      	beq.n	8009432 <HAL_PCD_IRQHandler+0x6a>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800940e:	6983      	ldr	r3, [r0, #24]
 8009410:	f023 0310 	bic.w	r3, r3, #16
 8009414:	6183      	str	r3, [r0, #24]
      temp = USBx->GRXSTSP;
 8009416:	6a37      	ldr	r7, [r6, #32]
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8009418:	f3c7 4343 	ubfx	r3, r7, #17, #4
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800941c:	f007 080f 	and.w	r8, r7, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8009420:	2b02      	cmp	r3, #2
 8009422:	d07d      	beq.n	8009520 <HAL_PCD_IRQHandler+0x158>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8009424:	2b06      	cmp	r3, #6
 8009426:	f000 82ae 	beq.w	8009986 <HAL_PCD_IRQHandler+0x5be>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800942a:	6983      	ldr	r3, [r0, #24]
 800942c:	f043 0310 	orr.w	r3, r3, #16
 8009430:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8009432:	f006 faad 	bl	800f990 <USB_ReadInterrupts>
 8009436:	f410 2f00 	tst.w	r0, #524288	; 0x80000
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800943a:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800943c:	f040 8169 	bne.w	8009712 <HAL_PCD_IRQHandler+0x34a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009440:	f006 faa6 	bl	800f990 <USB_ReadInterrupts>
 8009444:	0347      	lsls	r7, r0, #13
 8009446:	f100 80a8 	bmi.w	800959a <HAL_PCD_IRQHandler+0x1d2>
 800944a:	f8d4 b000 	ldr.w	fp, [r4]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800944e:	4658      	mov	r0, fp
 8009450:	f006 fa9e 	bl	800f990 <USB_ReadInterrupts>
 8009454:	2800      	cmp	r0, #0
 8009456:	f2c0 8083 	blt.w	8009560 <HAL_PCD_IRQHandler+0x198>
 800945a:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800945c:	f006 fa98 	bl	800f990 <USB_ReadInterrupts>
 8009460:	0500      	lsls	r0, r0, #20
 8009462:	d44a      	bmi.n	80094fa <HAL_PCD_IRQHandler+0x132>
 8009464:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8009466:	f006 fa93 	bl	800f990 <USB_ReadInterrupts>
 800946a:	0102      	lsls	r2, r0, #4
 800946c:	d513      	bpl.n	8009496 <HAL_PCD_IRQHandler+0xce>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800946e:	6822      	ldr	r2, [r4, #0]
      if (hpcd->LPM_State == LPM_L0)
 8009470:	f894 13f4 	ldrb.w	r1, [r4, #1012]	; 0x3f4
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8009474:	6953      	ldr	r3, [r2, #20]
 8009476:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800947a:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 800947c:	2900      	cmp	r1, #0
 800947e:	d146      	bne.n	800950e <HAL_PCD_IRQHandler+0x146>
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8009480:	6d53      	ldr	r3, [r2, #84]	; 0x54
        hpcd->LPM_State = LPM_L1;
 8009482:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8009484:	4620      	mov	r0, r4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8009486:	f3c3 0383 	ubfx	r3, r3, #2, #4
        hpcd->LPM_State = LPM_L1;
 800948a:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800948e:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8009492:	f016 f8fb 	bl	801f68c <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8009496:	6820      	ldr	r0, [r4, #0]
 8009498:	f006 fa7a 	bl	800f990 <USB_ReadInterrupts>
 800949c:	04c3      	lsls	r3, r0, #19
 800949e:	f100 8191 	bmi.w	80097c4 <HAL_PCD_IRQHandler+0x3fc>
 80094a2:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80094a4:	f006 fa74 	bl	800f990 <USB_ReadInterrupts>
 80094a8:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 80094ac:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80094ae:	f040 8172 	bne.w	8009796 <HAL_PCD_IRQHandler+0x3ce>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80094b2:	f006 fa6d 	bl	800f990 <USB_ReadInterrupts>
 80094b6:	0707      	lsls	r7, r0, #28
 80094b8:	f100 8164 	bmi.w	8009784 <HAL_PCD_IRQHandler+0x3bc>
 80094bc:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80094be:	f006 fa67 	bl	800f990 <USB_ReadInterrupts>
 80094c2:	02c6      	lsls	r6, r0, #11
 80094c4:	f100 81d9 	bmi.w	800987a <HAL_PCD_IRQHandler+0x4b2>
 80094c8:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80094ca:	f006 fa61 	bl	800f990 <USB_ReadInterrupts>
 80094ce:	0285      	lsls	r5, r0, #10
 80094d0:	f100 81c9 	bmi.w	8009866 <HAL_PCD_IRQHandler+0x49e>
 80094d4:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80094d6:	f006 fa5b 	bl	800f990 <USB_ReadInterrupts>
 80094da:	0040      	lsls	r0, r0, #1
 80094dc:	d454      	bmi.n	8009588 <HAL_PCD_IRQHandler+0x1c0>
 80094de:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80094e0:	f006 fa56 	bl	800f990 <USB_ReadInterrupts>
 80094e4:	0741      	lsls	r1, r0, #29
 80094e6:	f57f af78 	bpl.w	80093da <HAL_PCD_IRQHandler+0x12>
      temp = hpcd->Instance->GOTGINT;
 80094ea:	6823      	ldr	r3, [r4, #0]
 80094ec:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80094ee:	076a      	lsls	r2, r5, #29
 80094f0:	d411      	bmi.n	8009516 <HAL_PCD_IRQHandler+0x14e>
      hpcd->Instance->GOTGINT |= temp;
 80094f2:	685a      	ldr	r2, [r3, #4]
 80094f4:	432a      	orrs	r2, r5
 80094f6:	605a      	str	r2, [r3, #4]
 80094f8:	e76f      	b.n	80093da <HAL_PCD_IRQHandler+0x12>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80094fa:	f8d6 3808 	ldr.w	r3, [r6, #2056]	; 0x808
 80094fe:	07d9      	lsls	r1, r3, #31
 8009500:	d42a      	bmi.n	8009558 <HAL_PCD_IRQHandler+0x190>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009502:	6820      	ldr	r0, [r4, #0]
 8009504:	6943      	ldr	r3, [r0, #20]
 8009506:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800950a:	6143      	str	r3, [r0, #20]
 800950c:	e7ab      	b.n	8009466 <HAL_PCD_IRQHandler+0x9e>
        HAL_PCD_SuspendCallback(hpcd);
 800950e:	4620      	mov	r0, r4
 8009510:	f015 ffd2 	bl	801f4b8 <HAL_PCD_SuspendCallback>
 8009514:	e7bf      	b.n	8009496 <HAL_PCD_IRQHandler+0xce>
        HAL_PCD_DisconnectCallback(hpcd);
 8009516:	4620      	mov	r0, r4
 8009518:	f015 fff6 	bl	801f508 <HAL_PCD_DisconnectCallback>
 800951c:	6823      	ldr	r3, [r4, #0]
 800951e:	e7e8      	b.n	80094f2 <HAL_PCD_IRQHandler+0x12a>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8009520:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8009524:	421f      	tst	r7, r3
 8009526:	d080      	beq.n	800942a <HAL_PCD_IRQHandler+0x62>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009528:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
 800952c:	f3c7 170a 	ubfx	r7, r7, #4, #11
 8009530:	4630      	mov	r0, r6
 8009532:	eb04 0888 	add.w	r8, r4, r8, lsl #2
 8009536:	463a      	mov	r2, r7
 8009538:	f8d8 1208 	ldr.w	r1, [r8, #520]	; 0x208
 800953c:	f006 f990 	bl	800f860 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009540:	f8d8 2208 	ldr.w	r2, [r8, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009544:	f8d8 3214 	ldr.w	r3, [r8, #532]	; 0x214
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009548:	443a      	add	r2, r7
 800954a:	6820      	ldr	r0, [r4, #0]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800954c:	441f      	add	r7, r3
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800954e:	f8c8 2208 	str.w	r2, [r8, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009552:	f8c8 7214 	str.w	r7, [r8, #532]	; 0x214
 8009556:	e768      	b.n	800942a <HAL_PCD_IRQHandler+0x62>
        HAL_PCD_SuspendCallback(hpcd);
 8009558:	4620      	mov	r0, r4
 800955a:	f015 ffad 	bl	801f4b8 <HAL_PCD_SuspendCallback>
 800955e:	e7d0      	b.n	8009502 <HAL_PCD_IRQHandler+0x13a>
      if (hpcd->LPM_State == LPM_L1)
 8009560:	f894 13f4 	ldrb.w	r1, [r4, #1012]	; 0x3f4
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009564:	f8d6 2804 	ldr.w	r2, [r6, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 8009568:	2901      	cmp	r1, #1
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800956a:	f022 0201 	bic.w	r2, r2, #1
 800956e:	f8c6 2804 	str.w	r2, [r6, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 8009572:	f000 81dc 	beq.w	800992e <HAL_PCD_IRQHandler+0x566>
        HAL_PCD_ResumeCallback(hpcd);
 8009576:	4620      	mov	r0, r4
 8009578:	f015 ffb6 	bl	801f4e8 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800957c:	6820      	ldr	r0, [r4, #0]
 800957e:	6943      	ldr	r3, [r0, #20]
 8009580:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009584:	6143      	str	r3, [r0, #20]
 8009586:	e769      	b.n	800945c <HAL_PCD_IRQHandler+0x94>
      HAL_PCD_ConnectCallback(hpcd);
 8009588:	4620      	mov	r0, r4
 800958a:	f015 ffb9 	bl	801f500 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800958e:	6820      	ldr	r0, [r4, #0]
 8009590:	6943      	ldr	r3, [r0, #20]
 8009592:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009596:	6143      	str	r3, [r0, #20]
 8009598:	e7a2      	b.n	80094e0 <HAL_PCD_IRQHandler+0x118>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800959a:	6820      	ldr	r0, [r4, #0]
 800959c:	f006 fa04 	bl	800f9a8 <USB_ReadDevAllInEpInterrupt>
 80095a0:	f8d4 b000 	ldr.w	fp, [r4]
      while (ep_intr != 0U)
 80095a4:	4681      	mov	r9, r0
 80095a6:	2800      	cmp	r0, #0
 80095a8:	f43f af51 	beq.w	800944e <HAL_PCD_IRQHandler+0x86>
 80095ac:	f506 6310 	add.w	r3, r6, #2304	; 0x900
 80095b0:	46a0      	mov	r8, r4
      epnum = 0U;
 80095b2:	f04f 0a00 	mov.w	sl, #0
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80095b6:	9505      	str	r5, [sp, #20]
 80095b8:	e9cd 3603 	strd	r3, r6, [sp, #12]
 80095bc:	e007      	b.n	80095ce <HAL_PCD_IRQHandler+0x206>
      while (ep_intr != 0U)
 80095be:	ea5f 0959 	movs.w	r9, r9, lsr #1
        epnum++;
 80095c2:	f10a 0a01 	add.w	sl, sl, #1
 80095c6:	f108 081c 	add.w	r8, r8, #28
      while (ep_intr != 0U)
 80095ca:	f000 8160 	beq.w	800988e <HAL_PCD_IRQHandler+0x4c6>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80095ce:	f019 0f01 	tst.w	r9, #1
 80095d2:	d0f4      	beq.n	80095be <HAL_PCD_IRQHandler+0x1f6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80095d4:	fa5f f68a 	uxtb.w	r6, sl
 80095d8:	4658      	mov	r0, fp
 80095da:	4631      	mov	r1, r6
 80095dc:	f006 f9f6 	bl	800f9cc <USB_ReadDevInEPInterrupt>
 80095e0:	4605      	mov	r5, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80095e2:	07e8      	lsls	r0, r5, #31
 80095e4:	d518      	bpl.n	8009618 <HAL_PCD_IRQHandler+0x250>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80095e6:	9b04      	ldr	r3, [sp, #16]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80095e8:	2701      	movs	r7, #1
 80095ea:	f00a 010f 	and.w	r1, sl, #15
 80095ee:	9a03      	ldr	r2, [sp, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80095f0:	f8d3 0834 	ldr.w	r0, [r3, #2100]	; 0x834
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80095f4:	fa07 f101 	lsl.w	r1, r7, r1
 80095f8:	eb02 124a 	add.w	r2, r2, sl, lsl #5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80095fc:	ea20 0001 	bic.w	r0, r0, r1
            if (hpcd->Init.dma_enable == 1U)
 8009600:	6921      	ldr	r1, [r4, #16]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009602:	f8c3 0834 	str.w	r0, [r3, #2100]	; 0x834
            if (hpcd->Init.dma_enable == 1U)
 8009606:	42b9      	cmp	r1, r7
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8009608:	4613      	mov	r3, r2
 800960a:	609f      	str	r7, [r3, #8]
            if (hpcd->Init.dma_enable == 1U)
 800960c:	f000 8196 	beq.w	800993c <HAL_PCD_IRQHandler+0x574>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8009610:	4631      	mov	r1, r6
 8009612:	4620      	mov	r0, r4
 8009614:	f015 ff2c 	bl	801f470 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009618:	0729      	lsls	r1, r5, #28
 800961a:	d504      	bpl.n	8009626 <HAL_PCD_IRQHandler+0x25e>
 800961c:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800961e:	2208      	movs	r2, #8
 8009620:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8009624:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8009626:	06ea      	lsls	r2, r5, #27
 8009628:	d504      	bpl.n	8009634 <HAL_PCD_IRQHandler+0x26c>
 800962a:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800962c:	2210      	movs	r2, #16
 800962e:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8009632:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8009634:	066b      	lsls	r3, r5, #25
 8009636:	d504      	bpl.n	8009642 <HAL_PCD_IRQHandler+0x27a>
 8009638:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800963a:	2240      	movs	r2, #64	; 0x40
 800963c:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8009640:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8009642:	07af      	lsls	r7, r5, #30
 8009644:	d504      	bpl.n	8009650 <HAL_PCD_IRQHandler+0x288>
 8009646:	9b03      	ldr	r3, [sp, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8009648:	2202      	movs	r2, #2
 800964a:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 800964e:	609a      	str	r2, [r3, #8]
 8009650:	6827      	ldr	r7, [r4, #0]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8009652:	062d      	lsls	r5, r5, #24
 8009654:	46bb      	mov	fp, r7
 8009656:	d5b2      	bpl.n	80095be <HAL_PCD_IRQHandler+0x1f6>
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 8009658:	e9d8 2314 	ldrd	r2, r3, [r8, #80]	; 0x50
 800965c:	4293      	cmp	r3, r2
 800965e:	d8ae      	bhi.n	80095be <HAL_PCD_IRQHandler+0x1f6>
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 8009660:	1ad5      	subs	r5, r2, r3

  if (len > ep->maxpacket)
 8009662:	f8d8 0044 	ldr.w	r0, [r8, #68]	; 0x44
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009666:	f507 6110 	add.w	r1, r7, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 800966a:	4285      	cmp	r5, r0
 800966c:	46ac      	mov	ip, r5
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800966e:	eb01 114a 	add.w	r1, r1, sl, lsl #5
  len32b = (len + 3U) / 4U;
 8009672:	bf28      	it	cs
 8009674:	4684      	movcs	ip, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009676:	9106      	str	r1, [sp, #24]
 8009678:	6989      	ldr	r1, [r1, #24]
  len32b = (len + 3U) / 4U;
 800967a:	f10c 0c03 	add.w	ip, ip, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800967e:	b289      	uxth	r1, r1
 8009680:	ebb1 0f9c 	cmp.w	r1, ip, lsr #2
 8009684:	d335      	bcc.n	80096f2 <HAL_PCD_IRQHandler+0x32a>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009686:	b3a2      	cbz	r2, 80096f2 <HAL_PCD_IRQHandler+0x32a>
 8009688:	4293      	cmp	r3, r2
 800968a:	d232      	bcs.n	80096f2 <HAL_PCD_IRQHandler+0x32a>
 800968c:	f8cd a01c 	str.w	sl, [sp, #28]
 8009690:	f8d8 1048 	ldr.w	r1, [r8, #72]	; 0x48
 8009694:	f8dd a018 	ldr.w	sl, [sp, #24]
 8009698:	e00b      	b.n	80096b2 <HAL_PCD_IRQHandler+0x2ea>
 800969a:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 800969e:	429a      	cmp	r2, r3
 80096a0:	eba2 0503 	sub.w	r5, r2, r3
 80096a4:	f240 8182 	bls.w	80099ac <HAL_PCD_IRQHandler+0x5e4>
 80096a8:	2a00      	cmp	r2, #0
 80096aa:	f000 817f 	beq.w	80099ac <HAL_PCD_IRQHandler+0x5e4>
 80096ae:	f8d8 0044 	ldr.w	r0, [r8, #68]	; 0x44
 80096b2:	4285      	cmp	r5, r0
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80096b4:	4632      	mov	r2, r6
 80096b6:	bf28      	it	cs
 80096b8:	4605      	movcs	r5, r0
 80096ba:	7c20      	ldrb	r0, [r4, #16]
 80096bc:	b2ab      	uxth	r3, r5
 80096be:	9000      	str	r0, [sp, #0]
 80096c0:	4638      	mov	r0, r7
 80096c2:	f006 f8b7 	bl	800f834 <USB_WritePacket>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80096c6:	f8da 2018 	ldr.w	r2, [sl, #24]
                          (uint8_t)hpcd->Init.dma_enable);

    ep->xfer_buff  += len;
 80096ca:	f8d8 1048 	ldr.w	r1, [r8, #72]	; 0x48
    len32b = (len + 3U) / 4U;
 80096ce:	1ce8      	adds	r0, r5, #3
    ep->xfer_count += len;
 80096d0:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80096d4:	b292      	uxth	r2, r2
    ep->xfer_buff  += len;
 80096d6:	4429      	add	r1, r5
    ep->xfer_count += len;
 80096d8:	442b      	add	r3, r5
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80096da:	ebb2 0f90 	cmp.w	r2, r0, lsr #2
    ep->xfer_buff  += len;
 80096de:	f8c8 1048 	str.w	r1, [r8, #72]	; 0x48
    ep->xfer_count += len;
 80096e2:	f8c8 3054 	str.w	r3, [r8, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80096e6:	d2d8      	bcs.n	800969a <HAL_PCD_IRQHandler+0x2d2>
 80096e8:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80096ec:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 80096f0:	6827      	ldr	r7, [r4, #0]
  }

  if (ep->xfer_len <= ep->xfer_count)
 80096f2:	4293      	cmp	r3, r2
 80096f4:	f0c0 815e 	bcc.w	80099b4 <HAL_PCD_IRQHandler+0x5ec>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80096f8:	f50b 6100 	add.w	r1, fp, #2048	; 0x800
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80096fc:	f00a 020f 	and.w	r2, sl, #15
 8009700:	2001      	movs	r0, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009702:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8009704:	46bb      	mov	fp, r7
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009706:	fa00 f202 	lsl.w	r2, r0, r2
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800970a:	ea23 0302 	bic.w	r3, r3, r2
 800970e:	634b      	str	r3, [r1, #52]	; 0x34
 8009710:	e755      	b.n	80095be <HAL_PCD_IRQHandler+0x1f6>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8009712:	f006 f941 	bl	800f998 <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 8009716:	4607      	mov	r7, r0
 8009718:	6820      	ldr	r0, [r4, #0]
 800971a:	2f00      	cmp	r7, #0
 800971c:	f43f ae90 	beq.w	8009440 <HAL_PCD_IRQHandler+0x78>
      epnum = 0U;
 8009720:	f04f 0800 	mov.w	r8, #0
 8009724:	f506 6a30 	add.w	sl, r6, #2816	; 0xb00
 8009728:	e004      	b.n	8009734 <HAL_PCD_IRQHandler+0x36c>
      while (ep_intr != 0U)
 800972a:	087f      	lsrs	r7, r7, #1
        epnum++;
 800972c:	f108 0801 	add.w	r8, r8, #1
      while (ep_intr != 0U)
 8009730:	f43f ae86 	beq.w	8009440 <HAL_PCD_IRQHandler+0x78>
        if ((ep_intr & 0x1U) != 0U)
 8009734:	07f9      	lsls	r1, r7, #31
 8009736:	d5f8      	bpl.n	800972a <HAL_PCD_IRQHandler+0x362>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009738:	fa5f fb88 	uxtb.w	fp, r8
 800973c:	4659      	mov	r1, fp
 800973e:	f006 f93b 	bl	800f9b8 <USB_ReadDevOutEPInterrupt>
 8009742:	4681      	mov	r9, r0
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009744:	6820      	ldr	r0, [r4, #0]
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8009746:	f019 0f01 	tst.w	r9, #1
 800974a:	f040 80a3 	bne.w	8009894 <HAL_PCD_IRQHandler+0x4cc>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800974e:	f019 0f08 	tst.w	r9, #8
 8009752:	f040 80c4 	bne.w	80098de <HAL_PCD_IRQHandler+0x516>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8009756:	f019 0f10 	tst.w	r9, #16
 800975a:	d003      	beq.n	8009764 <HAL_PCD_IRQHandler+0x39c>
 800975c:	eb0a 1348 	add.w	r3, sl, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8009760:	2210      	movs	r2, #16
 8009762:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009764:	f019 0f20 	tst.w	r9, #32
 8009768:	d003      	beq.n	8009772 <HAL_PCD_IRQHandler+0x3aa>
 800976a:	eb0a 1348 	add.w	r3, sl, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800976e:	2220      	movs	r2, #32
 8009770:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8009772:	f419 5f00 	tst.w	r9, #8192	; 0x2000
 8009776:	d0d8      	beq.n	800972a <HAL_PCD_IRQHandler+0x362>
 8009778:	eb0a 1348 	add.w	r3, sl, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800977c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009780:	609a      	str	r2, [r3, #8]
 8009782:	e7d2      	b.n	800972a <HAL_PCD_IRQHandler+0x362>
      HAL_PCD_SOFCallback(hpcd);
 8009784:	4620      	mov	r0, r4
 8009786:	f015 fe7d 	bl	801f484 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800978a:	6820      	ldr	r0, [r4, #0]
 800978c:	6943      	ldr	r3, [r0, #20]
 800978e:	f003 0308 	and.w	r3, r3, #8
 8009792:	6143      	str	r3, [r0, #20]
 8009794:	e693      	b.n	80094be <HAL_PCD_IRQHandler+0xf6>
      (void)USB_ActivateSetup(hpcd->Instance);
 8009796:	f006 f931 	bl	800f9fc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800979a:	6820      	ldr	r0, [r4, #0]
 800979c:	f005 fe00 	bl	800f3a0 <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80097a0:	6825      	ldr	r5, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80097a2:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80097a4:	f000 ff1a 	bl	800a5dc <HAL_RCC_GetHCLKFreq>
 80097a8:	7b22      	ldrb	r2, [r4, #12]
 80097aa:	4601      	mov	r1, r0
 80097ac:	4628      	mov	r0, r5
 80097ae:	f005 fc6f 	bl	800f090 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 80097b2:	4620      	mov	r0, r4
 80097b4:	f015 fe6a 	bl	801f48c <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80097b8:	6820      	ldr	r0, [r4, #0]
 80097ba:	6943      	ldr	r3, [r0, #20]
 80097bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80097c0:	6143      	str	r3, [r0, #20]
 80097c2:	e676      	b.n	80094b2 <HAL_PCD_IRQHandler+0xea>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80097c4:	f506 6700 	add.w	r7, r6, #2048	; 0x800
 80097c8:	687b      	ldr	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80097ca:	6820      	ldr	r0, [r4, #0]
 80097cc:	2110      	movs	r1, #16
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80097ce:	f023 0301 	bic.w	r3, r3, #1
 80097d2:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80097d4:	f005 fdd2 	bl	800f37c <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80097d8:	6860      	ldr	r0, [r4, #4]
 80097da:	b308      	cbz	r0, 8009820 <HAL_PCD_IRQHandler+0x458>
 80097dc:	f506 6310 	add.w	r3, r6, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80097e0:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 80097e4:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80097e6:	3501      	adds	r5, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80097e8:	681a      	ldr	r2, [r3, #0]
 80097ea:	3320      	adds	r3, #32
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80097ec:	4285      	cmp	r5, r0
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80097ee:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80097f2:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80097f6:	f853 2c20 	ldr.w	r2, [r3, #-32]
 80097fa:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80097fe:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8009802:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009806:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 800980a:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800980e:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009812:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 8009816:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800981a:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800981e:	d1e1      	bne.n	80097e4 <HAL_PCD_IRQHandler+0x41c>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009820:	69fb      	ldr	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8009822:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009824:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8009828:	61fb      	str	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800982a:	2a00      	cmp	r2, #0
 800982c:	d075      	beq.n	800991a <HAL_PCD_IRQHandler+0x552>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800982e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009832:	f043 030b 	orr.w	r3, r3, #11
 8009836:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800983a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800983c:	f043 030b 	orr.w	r3, r3, #11
 8009840:	647b      	str	r3, [r7, #68]	; 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009842:	f8d6 3800 	ldr.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009846:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800984a:	7c21      	ldrb	r1, [r4, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800984c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009850:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009852:	f8c6 3800 	str.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009856:	f006 f8e7 	bl	800fa28 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800985a:	6820      	ldr	r0, [r4, #0]
 800985c:	6943      	ldr	r3, [r0, #20]
 800985e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009862:	6143      	str	r3, [r0, #20]
 8009864:	e61e      	b.n	80094a4 <HAL_PCD_IRQHandler+0xdc>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009866:	4620      	mov	r0, r4
 8009868:	2100      	movs	r1, #0
 800986a:	f015 fe41 	bl	801f4f0 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800986e:	6820      	ldr	r0, [r4, #0]
 8009870:	6943      	ldr	r3, [r0, #20]
 8009872:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009876:	6143      	str	r3, [r0, #20]
 8009878:	e62d      	b.n	80094d6 <HAL_PCD_IRQHandler+0x10e>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800987a:	4620      	mov	r0, r4
 800987c:	2100      	movs	r1, #0
 800987e:	f015 fe3b 	bl	801f4f8 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009882:	6820      	ldr	r0, [r4, #0]
 8009884:	6943      	ldr	r3, [r0, #20]
 8009886:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800988a:	6143      	str	r3, [r0, #20]
 800988c:	e61d      	b.n	80094ca <HAL_PCD_IRQHandler+0x102>
 800988e:	e9dd 6504 	ldrd	r6, r5, [sp, #16]
 8009892:	e5dc      	b.n	800944e <HAL_PCD_IRQHandler+0x86>
 8009894:	ea4f 1348 	mov.w	r3, r8, lsl #5
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;

  if (hpcd->Init.dma_enable == 1U)
 8009898:	6922      	ldr	r2, [r4, #16]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800989a:	f500 6e30 	add.w	lr, r0, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800989e:	f04f 0c01 	mov.w	ip, #1
 80098a2:	eb0a 0103 	add.w	r1, sl, r3
  if (hpcd->Init.dma_enable == 1U)
 80098a6:	2a01      	cmp	r2, #1
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80098a8:	4473      	add	r3, lr
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80098aa:	f8c1 c008 	str.w	ip, [r1, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80098ae:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80098b2:	6899      	ldr	r1, [r3, #8]
  if (hpcd->Init.dma_enable == 1U)
 80098b4:	d05a      	beq.n	800996c <HAL_PCD_IRQHandler+0x5a4>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80098b6:	4a5e      	ldr	r2, [pc, #376]	; (8009a30 <HAL_PCD_IRQHandler+0x668>)
 80098b8:	4594      	cmp	ip, r2
 80098ba:	d07d      	beq.n	80099b8 <HAL_PCD_IRQHandler+0x5f0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80098bc:	f1b8 0f00 	cmp.w	r8, #0
 80098c0:	d107      	bne.n	80098d2 <HAL_PCD_IRQHandler+0x50a>
 80098c2:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 80098c6:	b923      	cbnz	r3, 80098d2 <HAL_PCD_IRQHandler+0x50a>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80098c8:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80098cc:	4641      	mov	r1, r8
 80098ce:	f006 f8ab 	bl	800fa28 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80098d2:	4620      	mov	r0, r4
 80098d4:	4659      	mov	r1, fp
 80098d6:	f015 fdc1 	bl	801f45c <HAL_PCD_DataOutStageCallback>
 80098da:	6820      	ldr	r0, [r4, #0]
 80098dc:	e737      	b.n	800974e <HAL_PCD_IRQHandler+0x386>
 80098de:	ea4f 1348 	mov.w	r3, r8, lsl #5
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80098e2:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80098e6:	f04f 0c08 	mov.w	ip, #8
 80098ea:	eb0a 0103 	add.w	r1, sl, r3
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80098ee:	4413      	add	r3, r2
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80098f0:	f8c1 c008 	str.w	ip, [r1, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80098f4:	6c02      	ldr	r2, [r0, #64]	; 0x40

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80098f6:	484f      	ldr	r0, [pc, #316]	; (8009a34 <HAL_PCD_IRQHandler+0x66c>)
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80098f8:	6899      	ldr	r1, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80098fa:	4282      	cmp	r2, r0
 80098fc:	d931      	bls.n	8009962 <HAL_PCD_IRQHandler+0x59a>
 80098fe:	040a      	lsls	r2, r1, #16
 8009900:	d502      	bpl.n	8009908 <HAL_PCD_IRQHandler+0x540>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009902:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009906:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009908:	4620      	mov	r0, r4
 800990a:	f015 fda1 	bl	801f450 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800990e:	6921      	ldr	r1, [r4, #16]
 8009910:	2901      	cmp	r1, #1
 8009912:	f000 8084 	beq.w	8009a1e <HAL_PCD_IRQHandler+0x656>
 8009916:	6820      	ldr	r0, [r4, #0]
 8009918:	e71d      	b.n	8009756 <HAL_PCD_IRQHandler+0x38e>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800991a:	697a      	ldr	r2, [r7, #20]
 800991c:	f242 032b 	movw	r3, #8235	; 0x202b
 8009920:	4313      	orrs	r3, r2
 8009922:	617b      	str	r3, [r7, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8009924:	693b      	ldr	r3, [r7, #16]
 8009926:	f043 030b 	orr.w	r3, r3, #11
 800992a:	613b      	str	r3, [r7, #16]
 800992c:	e789      	b.n	8009842 <HAL_PCD_IRQHandler+0x47a>
        hpcd->LPM_State = LPM_L0;
 800992e:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009930:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 8009932:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009936:	f015 fea9 	bl	801f68c <HAL_PCDEx_LPM_Callback>
 800993a:	e61f      	b.n	800957c <HAL_PCD_IRQHandler+0x1b4>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800993c:	e9d8 2311 	ldrd	r2, r3, [r8, #68]	; 0x44
 8009940:	4413      	add	r3, r2
 8009942:	f8c8 3048 	str.w	r3, [r8, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8009946:	f1ba 0f00 	cmp.w	sl, #0
 800994a:	f47f ae61 	bne.w	8009610 <HAL_PCD_IRQHandler+0x248>
 800994e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8009950:	2b00      	cmp	r3, #0
 8009952:	f47f ae5d 	bne.w	8009610 <HAL_PCD_IRQHandler+0x248>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009956:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800995a:	6820      	ldr	r0, [r4, #0]
 800995c:	f006 f864 	bl	800fa28 <USB_EP0_OutStart>
 8009960:	e656      	b.n	8009610 <HAL_PCD_IRQHandler+0x248>
  HAL_PCD_SetupStageCallback(hpcd);
 8009962:	4620      	mov	r0, r4
 8009964:	f015 fd74 	bl	801f450 <HAL_PCD_SetupStageCallback>
 8009968:	6820      	ldr	r0, [r4, #0]
 800996a:	e6f4      	b.n	8009756 <HAL_PCD_IRQHandler+0x38e>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800996c:	070a      	lsls	r2, r1, #28
 800996e:	d52a      	bpl.n	80099c6 <HAL_PCD_IRQHandler+0x5fe>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009970:	4a30      	ldr	r2, [pc, #192]	; (8009a34 <HAL_PCD_IRQHandler+0x66c>)
 8009972:	4594      	cmp	ip, r2
 8009974:	f67f aeeb 	bls.w	800974e <HAL_PCD_IRQHandler+0x386>
 8009978:	0409      	lsls	r1, r1, #16
 800997a:	f57f aee8 	bpl.w	800974e <HAL_PCD_IRQHandler+0x386>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800997e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009982:	609a      	str	r2, [r3, #8]
 8009984:	e6e3      	b.n	800974e <HAL_PCD_IRQHandler+0x386>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009986:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800998a:	2208      	movs	r2, #8
 800998c:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 8009990:	4630      	mov	r0, r6
 8009992:	f005 ff65 	bl	800f860 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009996:	f3c7 130a 	ubfx	r3, r7, #4, #11
 800999a:	eb04 0288 	add.w	r2, r4, r8, lsl #2
 800999e:	6820      	ldr	r0, [r4, #0]
 80099a0:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 80099a4:	440b      	add	r3, r1
 80099a6:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 80099aa:	e53e      	b.n	800942a <HAL_PCD_IRQHandler+0x62>
 80099ac:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80099b0:	6827      	ldr	r7, [r4, #0]
 80099b2:	e69e      	b.n	80096f2 <HAL_PCD_IRQHandler+0x32a>
 80099b4:	46bb      	mov	fp, r7
 80099b6:	e602      	b.n	80095be <HAL_PCD_IRQHandler+0x1f6>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80099b8:	040a      	lsls	r2, r1, #16
 80099ba:	d4e0      	bmi.n	800997e <HAL_PCD_IRQHandler+0x5b6>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80099bc:	0689      	lsls	r1, r1, #26
 80099be:	d588      	bpl.n	80098d2 <HAL_PCD_IRQHandler+0x50a>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80099c0:	2220      	movs	r2, #32
 80099c2:	609a      	str	r2, [r3, #8]
 80099c4:	e785      	b.n	80098d2 <HAL_PCD_IRQHandler+0x50a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80099c6:	068a      	lsls	r2, r1, #26
 80099c8:	d42f      	bmi.n	8009a2a <HAL_PCD_IRQHandler+0x662>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80099ca:	f011 0f28 	tst.w	r1, #40	; 0x28
 80099ce:	f47f aebe 	bne.w	800974e <HAL_PCD_IRQHandler+0x386>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80099d2:	4a18      	ldr	r2, [pc, #96]	; (8009a34 <HAL_PCD_IRQHandler+0x66c>)
 80099d4:	4594      	cmp	ip, r2
 80099d6:	d901      	bls.n	80099dc <HAL_PCD_IRQHandler+0x614>
 80099d8:	0409      	lsls	r1, r1, #16
 80099da:	d4d0      	bmi.n	800997e <HAL_PCD_IRQHandler+0x5b6>
 80099dc:	ebc8 02c8 	rsb	r2, r8, r8, lsl #3
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80099e0:	6919      	ldr	r1, [r3, #16]
 80099e2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80099e6:	f3c1 0112 	ubfx	r1, r1, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80099ea:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80099ee:	eba2 0c01 	sub.w	ip, r2, r1
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80099f2:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 80099f6:	440a      	add	r2, r1
        hpcd->OUT_ep[epnum].xfer_count =
 80099f8:	f8c3 c214 	str.w	ip, [r3, #532]	; 0x214
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80099fc:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009a00:	f1b8 0f00 	cmp.w	r8, #0
 8009a04:	f47f af65 	bne.w	80098d2 <HAL_PCD_IRQHandler+0x50a>
 8009a08:	f8d4 3210 	ldr.w	r3, [r4, #528]	; 0x210
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	f47f af60 	bne.w	80098d2 <HAL_PCD_IRQHandler+0x50a>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009a12:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8009a16:	2101      	movs	r1, #1
 8009a18:	f006 f806 	bl	800fa28 <USB_EP0_OutStart>
 8009a1c:	e759      	b.n	80098d2 <HAL_PCD_IRQHandler+0x50a>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009a1e:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8009a22:	6820      	ldr	r0, [r4, #0]
 8009a24:	f006 f800 	bl	800fa28 <USB_EP0_OutStart>
 8009a28:	e775      	b.n	8009916 <HAL_PCD_IRQHandler+0x54e>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009a2a:	2220      	movs	r2, #32
 8009a2c:	609a      	str	r2, [r3, #8]
 8009a2e:	e68e      	b.n	800974e <HAL_PCD_IRQHandler+0x386>
 8009a30:	4f54310a 	.word	0x4f54310a
 8009a34:	4f54300a 	.word	0x4f54300a

08009a38 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8009a38:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 8009a3c:	2a01      	cmp	r2, #1
 8009a3e:	d00d      	beq.n	8009a5c <HAL_PCD_SetAddress+0x24>
 8009a40:	2201      	movs	r2, #1
{
 8009a42:	b510      	push	{r4, lr}
 8009a44:	4604      	mov	r4, r0
  hpcd->USB_Address = address;
 8009a46:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009a4a:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8009a4c:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009a50:	f005 ff74 	bl	800f93c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009a54:	2000      	movs	r0, #0
 8009a56:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8009a5a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8009a5c:	2002      	movs	r0, #2
}
 8009a5e:	4770      	bx	lr

08009a60 <HAL_PCD_EP_Open>:
{
 8009a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a62:	f001 040f 	and.w	r4, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 8009a66:	0609      	lsls	r1, r1, #24
 8009a68:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 8009a6c:	ea4f 0585 	mov.w	r5, r5, lsl #2
 8009a70:	d422      	bmi.n	8009ab8 <HAL_PCD_EP_Open+0x58>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009a72:	f505 71fe 	add.w	r1, r5, #508	; 0x1fc
    ep->is_in = 0U;
 8009a76:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 8009a7a:	2600      	movs	r6, #0
 8009a7c:	eb00 0585 	add.w	r5, r0, r5, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009a80:	4401      	add	r1, r0
    ep->is_in = 0U;
 8009a82:	f885 61fd 	strb.w	r6, [r5, #509]	; 0x1fd
  if (ep->is_in != 0U)
 8009a86:	784d      	ldrb	r5, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009a88:	700c      	strb	r4, [r1, #0]
  ep->maxpacket = ep_mps;
 8009a8a:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 8009a8c:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 8009a8e:	b105      	cbz	r5, 8009a92 <HAL_PCD_EP_Open+0x32>
    ep->tx_fifo_num = ep->num;
 8009a90:	80cc      	strh	r4, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 8009a92:	2b02      	cmp	r3, #2
 8009a94:	d101      	bne.n	8009a9a <HAL_PCD_EP_Open+0x3a>
    ep->data_pid_start = 0U;
 8009a96:	2300      	movs	r3, #0
 8009a98:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 8009a9a:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8009a9e:	2b01      	cmp	r3, #1
 8009aa0:	d015      	beq.n	8009ace <HAL_PCD_EP_Open+0x6e>
 8009aa2:	4604      	mov	r4, r0
 8009aa4:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009aa6:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8009aa8:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009aac:	f005 fc84 	bl	800f3b8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009ab0:	2000      	movs	r0, #0
 8009ab2:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8009ab6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ep->is_in = 1U;
 8009ab8:	ebc4 06c4 	rsb	r6, r4, r4, lsl #3
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009abc:	f105 013c 	add.w	r1, r5, #60	; 0x3c
    ep->is_in = 1U;
 8009ac0:	2701      	movs	r7, #1
 8009ac2:	eb00 0586 	add.w	r5, r0, r6, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009ac6:	4401      	add	r1, r0
    ep->is_in = 1U;
 8009ac8:	f885 703d 	strb.w	r7, [r5, #61]	; 0x3d
 8009acc:	e7db      	b.n	8009a86 <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 8009ace:	2002      	movs	r0, #2
}
 8009ad0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ad2:	bf00      	nop

08009ad4 <HAL_PCD_EP_Close>:
{
 8009ad4:	f001 020f 	and.w	r2, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 8009ad8:	0609      	lsls	r1, r1, #24
{
 8009ada:	b538      	push	{r3, r4, r5, lr}
 8009adc:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
 8009ae0:	ea4f 0383 	mov.w	r3, r3, lsl #2
  if ((ep_addr & 0x80U) == 0x80U)
 8009ae4:	d419      	bmi.n	8009b1a <HAL_PCD_EP_Close+0x46>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009ae6:	f503 71fe 	add.w	r1, r3, #508	; 0x1fc
    ep->is_in = 0U;
 8009aea:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
 8009aee:	2400      	movs	r4, #0
 8009af0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009af4:	4401      	add	r1, r0
    ep->is_in = 0U;
 8009af6:	f883 41fd 	strb.w	r4, [r3, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 8009afa:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8009afc:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8009b00:	2b01      	cmp	r3, #1
 8009b02:	d019      	beq.n	8009b38 <HAL_PCD_EP_Close+0x64>
 8009b04:	4604      	mov	r4, r0
 8009b06:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009b08:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8009b0a:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009b0e:	f005 fc95 	bl	800f43c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009b12:	2000      	movs	r0, #0
 8009b14:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8009b18:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009b1a:	f103 013c 	add.w	r1, r3, #60	; 0x3c
    ep->is_in = 1U;
 8009b1e:	ebc2 04c2 	rsb	r4, r2, r2, lsl #3
 8009b22:	2501      	movs	r5, #1
 8009b24:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009b28:	4401      	add	r1, r0
    ep->is_in = 1U;
 8009b2a:	f883 503d 	strb.w	r5, [r3, #61]	; 0x3d
  ep->num   = ep_addr & EP_ADDR_MSK;
 8009b2e:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8009b30:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8009b34:	2b01      	cmp	r3, #1
 8009b36:	d1e5      	bne.n	8009b04 <HAL_PCD_EP_Close+0x30>
 8009b38:	2002      	movs	r0, #2
}
 8009b3a:	bd38      	pop	{r3, r4, r5, pc}

08009b3c <HAL_PCD_EP_Receive>:
{
 8009b3c:	b570      	push	{r4, r5, r6, lr}
 8009b3e:	f001 050f 	and.w	r5, r1, #15
  ep->xfer_count = 0U;
 8009b42:	2600      	movs	r6, #0
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009b44:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 8009b46:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009b4a:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 8009b4e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009b52:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
  ep->xfer_buff = pBuf;
 8009b56:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
  ep->xfer_len = len;
 8009b5a:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->num = ep_addr & EP_ADDR_MSK;
 8009b5e:	f884 51fc 	strb.w	r5, [r4, #508]	; 0x1fc
  ep->xfer_count = 0U;
 8009b62:	f8c4 6214 	str.w	r6, [r4, #532]	; 0x214
  ep->is_in = 0U;
 8009b66:	f884 61fd 	strb.w	r6, [r4, #509]	; 0x1fd
  if (hpcd->Init.dma_enable == 1U)
 8009b6a:	6903      	ldr	r3, [r0, #16]
 8009b6c:	6800      	ldr	r0, [r0, #0]
 8009b6e:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 8009b70:	bf08      	it	eq
 8009b72:	f8c4 220c 	streq.w	r2, [r4, #524]	; 0x20c
 8009b76:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009b78:	b11d      	cbz	r5, 8009b82 <HAL_PCD_EP_Receive+0x46>
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009b7a:	f005 fcbf 	bl	800f4fc <USB_EPStartXfer>
}
 8009b7e:	2000      	movs	r0, #0
 8009b80:	bd70      	pop	{r4, r5, r6, pc}
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009b82:	f005 fdcf 	bl	800f724 <USB_EP0StartXfer>
}
 8009b86:	2000      	movs	r0, #0
 8009b88:	bd70      	pop	{r4, r5, r6, pc}
 8009b8a:	bf00      	nop

08009b8c <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009b8c:	f001 010f 	and.w	r1, r1, #15
 8009b90:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8009b94:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 8009b98:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 8009b9c:	4770      	bx	lr
 8009b9e:	bf00      	nop

08009ba0 <HAL_PCD_EP_Transmit>:
{
 8009ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ba2:	f001 050f 	and.w	r5, r1, #15
  ep->is_in = 1U;
 8009ba6:	2601      	movs	r6, #1
  ep->xfer_count = 0U;
 8009ba8:	2700      	movs	r7, #0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009baa:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 8009bac:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009bb0:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 8009bb4:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009bb8:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_buff = pBuf;
 8009bba:	64a2      	str	r2, [r4, #72]	; 0x48
  ep->xfer_len = len;
 8009bbc:	6523      	str	r3, [r4, #80]	; 0x50
  ep->num = ep_addr & EP_ADDR_MSK;
 8009bbe:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  ep->xfer_count = 0U;
 8009bc2:	6567      	str	r7, [r4, #84]	; 0x54
  ep->is_in = 1U;
 8009bc4:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 8009bc8:	6903      	ldr	r3, [r0, #16]
 8009bca:	6800      	ldr	r0, [r0, #0]
 8009bcc:	42b3      	cmp	r3, r6
    ep->dma_addr = (uint32_t)pBuf;
 8009bce:	bf08      	it	eq
 8009bd0:	64e2      	streq	r2, [r4, #76]	; 0x4c
 8009bd2:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009bd4:	b11d      	cbz	r5, 8009bde <HAL_PCD_EP_Transmit+0x3e>
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009bd6:	f005 fc91 	bl	800f4fc <USB_EPStartXfer>
}
 8009bda:	2000      	movs	r0, #0
 8009bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009bde:	f005 fda1 	bl	800f724 <USB_EP0StartXfer>
}
 8009be2:	2000      	movs	r0, #0
 8009be4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009be6:	bf00      	nop

08009be8 <HAL_PCD_EP_SetStall>:
{
 8009be8:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009bea:	6843      	ldr	r3, [r0, #4]
 8009bec:	f001 050f 	and.w	r5, r1, #15
 8009bf0:	429d      	cmp	r5, r3
 8009bf2:	d81f      	bhi.n	8009c34 <HAL_PCD_EP_SetStall+0x4c>
  if ((0x80U & ep_addr) == 0x80U)
 8009bf4:	060b      	lsls	r3, r1, #24
 8009bf6:	d41f      	bmi.n	8009c38 <HAL_PCD_EP_SetStall+0x50>
    ep->is_in = 0U;
 8009bf8:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 8009bfc:	241c      	movs	r4, #28
    ep->is_in = 0U;
 8009bfe:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 8009c00:	fb04 0101 	mla	r1, r4, r1, r0
    ep->is_in = 0U;
 8009c04:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->OUT_ep[ep_addr];
 8009c08:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 8009c0c:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 8009c10:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8009c12:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 8009c14:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 8009c16:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 8009c1a:	429a      	cmp	r2, r3
 8009c1c:	d01e      	beq.n	8009c5c <HAL_PCD_EP_SetStall+0x74>
 8009c1e:	4604      	mov	r4, r0
 8009c20:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009c24:	6800      	ldr	r0, [r0, #0]
 8009c26:	f005 fe2d 	bl	800f884 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009c2a:	b1cd      	cbz	r5, 8009c60 <HAL_PCD_EP_SetStall+0x78>
  __HAL_UNLOCK(hpcd);
 8009c2c:	2000      	movs	r0, #0
 8009c2e:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8009c32:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8009c34:	2001      	movs	r0, #1
}
 8009c36:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009c38:	211c      	movs	r1, #28
    ep->is_in = 1U;
 8009c3a:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 8009c3e:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009c40:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 8009c44:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009c48:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 8009c4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 8009c4e:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8009c50:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 8009c52:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 8009c54:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 8009c58:	429a      	cmp	r2, r3
 8009c5a:	d1e0      	bne.n	8009c1e <HAL_PCD_EP_SetStall+0x36>
 8009c5c:	2002      	movs	r0, #2
}
 8009c5e:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8009c60:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8009c64:	7c21      	ldrb	r1, [r4, #16]
 8009c66:	6820      	ldr	r0, [r4, #0]
 8009c68:	f005 fede 	bl	800fa28 <USB_EP0_OutStart>
 8009c6c:	e7de      	b.n	8009c2c <HAL_PCD_EP_SetStall+0x44>
 8009c6e:	bf00      	nop

08009c70 <HAL_PCD_EP_ClrStall>:
{
 8009c70:	b538      	push	{r3, r4, r5, lr}
 8009c72:	f001 020f 	and.w	r2, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009c76:	6843      	ldr	r3, [r0, #4]
 8009c78:	429a      	cmp	r2, r3
 8009c7a:	d821      	bhi.n	8009cc0 <HAL_PCD_EP_ClrStall+0x50>
 8009c7c:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 8009c80:	0609      	lsls	r1, r1, #24
 8009c82:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009c86:	d41d      	bmi.n	8009cc4 <HAL_PCD_EP_ClrStall+0x54>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009c88:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
    ep->is_in = 0U;
 8009c8c:	ebc2 04c2 	rsb	r4, r2, r2, lsl #3
 8009c90:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009c92:	18c1      	adds	r1, r0, r3
    ep->is_in = 0U;
 8009c94:	eb00 0384 	add.w	r3, r0, r4, lsl #2
 8009c98:	f883 51fd 	strb.w	r5, [r3, #509]	; 0x1fd
  ep->is_stall = 0U;
 8009c9c:	2500      	movs	r5, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 8009c9e:	700a      	strb	r2, [r1, #0]
  ep->is_stall = 0U;
 8009ca0:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 8009ca2:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8009ca6:	2b01      	cmp	r3, #1
 8009ca8:	d01c      	beq.n	8009ce4 <HAL_PCD_EP_ClrStall+0x74>
 8009caa:	4604      	mov	r4, r0
 8009cac:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009cae:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8009cb0:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009cb4:	f005 fe16 	bl	800f8e4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009cb8:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc
  return HAL_OK;
 8009cbc:	4628      	mov	r0, r5
}
 8009cbe:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8009cc0:	2001      	movs	r0, #1
}
 8009cc2:	bd38      	pop	{r3, r4, r5, pc}
    ep->is_in = 1U;
 8009cc4:	ebc2 04c2 	rsb	r4, r2, r2, lsl #3
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009cc8:	333c      	adds	r3, #60	; 0x3c
    ep->is_in = 1U;
 8009cca:	2501      	movs	r5, #1
 8009ccc:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009cd0:	18c1      	adds	r1, r0, r3
    ep->is_in = 1U;
 8009cd2:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  ep->is_stall = 0U;
 8009cd6:	2500      	movs	r5, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 8009cd8:	700a      	strb	r2, [r1, #0]
  ep->is_stall = 0U;
 8009cda:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 8009cdc:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8009ce0:	2b01      	cmp	r3, #1
 8009ce2:	d1e2      	bne.n	8009caa <HAL_PCD_EP_ClrStall+0x3a>
 8009ce4:	2002      	movs	r0, #2
}
 8009ce6:	bd38      	pop	{r3, r4, r5, pc}

08009ce8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009ce8:	b430      	push	{r4, r5}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009cea:	6805      	ldr	r5, [r0, #0]
 8009cec:	0412      	lsls	r2, r2, #16
 8009cee:	6a6c      	ldr	r4, [r5, #36]	; 0x24

  if (fifo == 0U)
 8009cf0:	b1c1      	cbz	r1, 8009d24 <HAL_PCDEx_SetTxFiFo+0x3c>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009cf2:	6aab      	ldr	r3, [r5, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 8009cf4:	3901      	subs	r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009cf6:	eb04 4413 	add.w	r4, r4, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8009cfa:	d00b      	beq.n	8009d14 <HAL_PCDEx_SetTxFiFo+0x2c>
 8009cfc:	2300      	movs	r3, #0
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009cfe:	f103 0040 	add.w	r0, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 8009d02:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009d04:	eb05 0080 	add.w	r0, r5, r0, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 8009d08:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009d0a:	6840      	ldr	r0, [r0, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 8009d0c:	428b      	cmp	r3, r1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009d0e:	eb04 4410 	add.w	r4, r4, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8009d12:	d3f4      	bcc.n	8009cfe <HAL_PCDEx_SetTxFiFo+0x16>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009d14:	3140      	adds	r1, #64	; 0x40
 8009d16:	4314      	orrs	r4, r2
  }

  return HAL_OK;
}
 8009d18:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009d1a:	eb05 0181 	add.w	r1, r5, r1, lsl #2
 8009d1e:	604c      	str	r4, [r1, #4]
}
 8009d20:	bc30      	pop	{r4, r5}
 8009d22:	4770      	bx	lr
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009d24:	4314      	orrs	r4, r2
}
 8009d26:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009d28:	62ac      	str	r4, [r5, #40]	; 0x28
}
 8009d2a:	bc30      	pop	{r4, r5}
 8009d2c:	4770      	bx	lr
 8009d2e:	bf00      	nop

08009d30 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8009d30:	6803      	ldr	r3, [r0, #0]

  return HAL_OK;
}
 8009d32:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 8009d34:	6259      	str	r1, [r3, #36]	; 0x24
}
 8009d36:	4770      	bx	lr

08009d38 <HAL_PCDEx_ActivateLPM>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009d38:	6803      	ldr	r3, [r0, #0]

  hpcd->lpm_active = 1U;
 8009d3a:	2101      	movs	r1, #1
  hpcd->LPM_State = LPM_L0;
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8009d3c:	4a08      	ldr	r2, [pc, #32]	; (8009d60 <HAL_PCDEx_ActivateLPM+0x28>)
{
 8009d3e:	b430      	push	{r4, r5}
  hpcd->lpm_active = 1U;
 8009d40:	f8c0 13fc 	str.w	r1, [r0, #1020]	; 0x3fc
{
 8009d44:	4604      	mov	r4, r0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8009d46:	6999      	ldr	r1, [r3, #24]
  hpcd->LPM_State = LPM_L0;
 8009d48:	2500      	movs	r5, #0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8009d4a:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
  hpcd->LPM_State = LPM_L0;
 8009d4e:	f884 53f4 	strb.w	r5, [r4, #1012]	; 0x3f4

  return HAL_OK;
}
 8009d52:	4628      	mov	r0, r5
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8009d54:	6199      	str	r1, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8009d56:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009d58:	430a      	orrs	r2, r1
}
 8009d5a:	bc30      	pop	{r4, r5}
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8009d5c:	655a      	str	r2, [r3, #84]	; 0x54
}
 8009d5e:	4770      	bx	lr
 8009d60:	10000003 	.word	0x10000003

08009d64 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009d64:	4a02      	ldr	r2, [pc, #8]	; (8009d70 <HAL_PWR_EnableBkUpAccess+0xc>)
 8009d66:	6813      	ldr	r3, [r2, #0]
 8009d68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d6c:	6013      	str	r3, [r2, #0]
}
 8009d6e:	4770      	bx	lr
 8009d70:	40007000 	.word	0x40007000

08009d74 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8009d74:	4a1b      	ldr	r2, [pc, #108]	; (8009de4 <HAL_PWREx_EnableOverDrive+0x70>)
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8009d76:	4b1c      	ldr	r3, [pc, #112]	; (8009de8 <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8009d78:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8009d7a:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
{
 8009d7e:	b530      	push	{r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8009d80:	6411      	str	r1, [r2, #64]	; 0x40
{
 8009d82:	b083      	sub	sp, #12
  __HAL_RCC_PWR_CLK_ENABLE();
 8009d84:	6c12      	ldr	r2, [r2, #64]	; 0x40

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009d86:	461c      	mov	r4, r3
  __HAL_RCC_PWR_CLK_ENABLE();
 8009d88:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8009d8c:	9201      	str	r2, [sp, #4]
 8009d8e:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8009d90:	681a      	ldr	r2, [r3, #0]
 8009d92:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8009d96:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8009d98:	f7fb fb94 	bl	80054c4 <HAL_GetTick>
 8009d9c:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009d9e:	e005      	b.n	8009dac <HAL_PWREx_EnableOverDrive+0x38>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009da0:	f7fb fb90 	bl	80054c4 <HAL_GetTick>
 8009da4:	1b40      	subs	r0, r0, r5
 8009da6:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8009daa:	d817      	bhi.n	8009ddc <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009dac:	6863      	ldr	r3, [r4, #4]
 8009dae:	03da      	lsls	r2, r3, #15
 8009db0:	d5f6      	bpl.n	8009da0 <HAL_PWREx_EnableOverDrive+0x2c>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8009db2:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009db4:	4d0c      	ldr	r5, [pc, #48]	; (8009de8 <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8009db6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009dba:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8009dbc:	f7fb fb82 	bl	80054c4 <HAL_GetTick>
 8009dc0:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009dc2:	e005      	b.n	8009dd0 <HAL_PWREx_EnableOverDrive+0x5c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009dc4:	f7fb fb7e 	bl	80054c4 <HAL_GetTick>
 8009dc8:	1b00      	subs	r0, r0, r4
 8009dca:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8009dce:	d805      	bhi.n	8009ddc <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009dd0:	686b      	ldr	r3, [r5, #4]
 8009dd2:	039b      	lsls	r3, r3, #14
 8009dd4:	d5f6      	bpl.n	8009dc4 <HAL_PWREx_EnableOverDrive+0x50>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8009dd6:	2000      	movs	r0, #0
}
 8009dd8:	b003      	add	sp, #12
 8009dda:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 8009ddc:	2003      	movs	r0, #3
}
 8009dde:	b003      	add	sp, #12
 8009de0:	bd30      	pop	{r4, r5, pc}
 8009de2:	bf00      	nop
 8009de4:	40023800 	.word	0x40023800
 8009de8:	40007000 	.word	0x40007000

08009dec <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009dec:	2800      	cmp	r0, #0
 8009dee:	f000 81f0 	beq.w	800a1d2 <HAL_RCC_OscConfig+0x3e6>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8009df2:	6803      	ldr	r3, [r0, #0]
 8009df4:	2b0f      	cmp	r3, #15
{
 8009df6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009dfa:	4604      	mov	r4, r0
 8009dfc:	b082      	sub	sp, #8
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8009dfe:	f200 80be 	bhi.w	8009f7e <HAL_RCC_OscConfig+0x192>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009e02:	07dd      	lsls	r5, r3, #31
 8009e04:	d534      	bpl.n	8009e70 <HAL_RCC_OscConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8009e06:	6863      	ldr	r3, [r4, #4]
 8009e08:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 8009e0c:	d003      	beq.n	8009e16 <HAL_RCC_OscConfig+0x2a>
 8009e0e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009e12:	f040 817f 	bne.w	800a114 <HAL_RCC_OscConfig+0x328>
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009e16:	4ab3      	ldr	r2, [pc, #716]	; (800a0e4 <HAL_RCC_OscConfig+0x2f8>)
 8009e18:	6893      	ldr	r3, [r2, #8]
 8009e1a:	f003 030c 	and.w	r3, r3, #12
 8009e1e:	2b04      	cmp	r3, #4
 8009e20:	d01d      	beq.n	8009e5e <HAL_RCC_OscConfig+0x72>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009e22:	6893      	ldr	r3, [r2, #8]
 8009e24:	f003 030c 	and.w	r3, r3, #12
 8009e28:	2b08      	cmp	r3, #8
 8009e2a:	d015      	beq.n	8009e58 <HAL_RCC_OscConfig+0x6c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009e2c:	6863      	ldr	r3, [r4, #4]
 8009e2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009e32:	f000 817f 	beq.w	800a134 <HAL_RCC_OscConfig+0x348>
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	f000 81ae 	beq.w	800a198 <HAL_RCC_OscConfig+0x3ac>
 8009e3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009e40:	4ba8      	ldr	r3, [pc, #672]	; (800a0e4 <HAL_RCC_OscConfig+0x2f8>)
 8009e42:	681a      	ldr	r2, [r3, #0]
 8009e44:	f000 820b 	beq.w	800a25e <HAL_RCC_OscConfig+0x472>
 8009e48:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009e4c:	601a      	str	r2, [r3, #0]
 8009e4e:	681a      	ldr	r2, [r3, #0]
 8009e50:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009e54:	601a      	str	r2, [r3, #0]
 8009e56:	e172      	b.n	800a13e <HAL_RCC_OscConfig+0x352>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009e58:	6853      	ldr	r3, [r2, #4]
 8009e5a:	0258      	lsls	r0, r3, #9
 8009e5c:	d5e6      	bpl.n	8009e2c <HAL_RCC_OscConfig+0x40>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009e5e:	4ba1      	ldr	r3, [pc, #644]	; (800a0e4 <HAL_RCC_OscConfig+0x2f8>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	0399      	lsls	r1, r3, #14
 8009e64:	d503      	bpl.n	8009e6e <HAL_RCC_OscConfig+0x82>
 8009e66:	6863      	ldr	r3, [r4, #4]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	f000 8126 	beq.w	800a0ba <HAL_RCC_OscConfig+0x2ce>
 8009e6e:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009e70:	079f      	lsls	r7, r3, #30
 8009e72:	d450      	bmi.n	8009f16 <HAL_RCC_OscConfig+0x12a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009e74:	071a      	lsls	r2, r3, #28
 8009e76:	d51a      	bpl.n	8009eae <HAL_RCC_OscConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8009e78:	6963      	ldr	r3, [r4, #20]
 8009e7a:	2b01      	cmp	r3, #1
 8009e7c:	f200 8141 	bhi.w	800a102 <HAL_RCC_OscConfig+0x316>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	f000 8124 	beq.w	800a0ce <HAL_RCC_OscConfig+0x2e2>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009e86:	4b97      	ldr	r3, [pc, #604]	; (800a0e4 <HAL_RCC_OscConfig+0x2f8>)
 8009e88:	6f5a      	ldr	r2, [r3, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009e8a:	461d      	mov	r5, r3
      __HAL_RCC_LSI_ENABLE();
 8009e8c:	f042 0201 	orr.w	r2, r2, #1
 8009e90:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8009e92:	f7fb fb17 	bl	80054c4 <HAL_GetTick>
 8009e96:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009e98:	e005      	b.n	8009ea6 <HAL_RCC_OscConfig+0xba>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009e9a:	f7fb fb13 	bl	80054c4 <HAL_GetTick>
 8009e9e:	1b80      	subs	r0, r0, r6
 8009ea0:	2802      	cmp	r0, #2
 8009ea2:	f200 816b 	bhi.w	800a17c <HAL_RCC_OscConfig+0x390>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009ea6:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8009ea8:	079b      	lsls	r3, r3, #30
 8009eaa:	d5f6      	bpl.n	8009e9a <HAL_RCC_OscConfig+0xae>
 8009eac:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009eae:	075e      	lsls	r6, r3, #29
 8009eb0:	f140 808b 	bpl.w	8009fca <HAL_RCC_OscConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8009eb4:	68a3      	ldr	r3, [r4, #8]
 8009eb6:	2b01      	cmp	r3, #1
 8009eb8:	d906      	bls.n	8009ec8 <HAL_RCC_OscConfig+0xdc>
 8009eba:	2b05      	cmp	r3, #5
 8009ebc:	d004      	beq.n	8009ec8 <HAL_RCC_OscConfig+0xdc>
 8009ebe:	f44f 7102 	mov.w	r1, #520	; 0x208
 8009ec2:	4889      	ldr	r0, [pc, #548]	; (800a0e8 <HAL_RCC_OscConfig+0x2fc>)
 8009ec4:	f7f8 ff58 	bl	8002d78 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009ec8:	4b86      	ldr	r3, [pc, #536]	; (800a0e4 <HAL_RCC_OscConfig+0x2f8>)
 8009eca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009ecc:	00d5      	lsls	r5, r2, #3
 8009ece:	f100 8182 	bmi.w	800a1d6 <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8009ed2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 8009ed4:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8009ed6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8009eda:	641a      	str	r2, [r3, #64]	; 0x40
 8009edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ede:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ee2:	9301      	str	r3, [sp, #4]
 8009ee4:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009ee6:	4b81      	ldr	r3, [pc, #516]	; (800a0ec <HAL_RCC_OscConfig+0x300>)
 8009ee8:	681a      	ldr	r2, [r3, #0]
 8009eea:	05d0      	lsls	r0, r2, #23
 8009eec:	f140 8135 	bpl.w	800a15a <HAL_RCC_OscConfig+0x36e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009ef0:	68a3      	ldr	r3, [r4, #8]
 8009ef2:	2b01      	cmp	r3, #1
 8009ef4:	d04d      	beq.n	8009f92 <HAL_RCC_OscConfig+0x1a6>
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	f000 816f 	beq.w	800a1da <HAL_RCC_OscConfig+0x3ee>
 8009efc:	2b05      	cmp	r3, #5
 8009efe:	4b79      	ldr	r3, [pc, #484]	; (800a0e4 <HAL_RCC_OscConfig+0x2f8>)
 8009f00:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009f02:	f000 81b4 	beq.w	800a26e <HAL_RCC_OscConfig+0x482>
 8009f06:	f022 0201 	bic.w	r2, r2, #1
 8009f0a:	671a      	str	r2, [r3, #112]	; 0x70
 8009f0c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009f0e:	f022 0204 	bic.w	r2, r2, #4
 8009f12:	671a      	str	r2, [r3, #112]	; 0x70
 8009f14:	e042      	b.n	8009f9c <HAL_RCC_OscConfig+0x1b0>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8009f16:	68e3      	ldr	r3, [r4, #12]
 8009f18:	2b01      	cmp	r3, #1
 8009f1a:	f200 80d2 	bhi.w	800a0c2 <HAL_RCC_OscConfig+0x2d6>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8009f1e:	6923      	ldr	r3, [r4, #16]
 8009f20:	2b1f      	cmp	r3, #31
 8009f22:	f200 8150 	bhi.w	800a1c6 <HAL_RCC_OscConfig+0x3da>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009f26:	4b6f      	ldr	r3, [pc, #444]	; (800a0e4 <HAL_RCC_OscConfig+0x2f8>)
 8009f28:	689a      	ldr	r2, [r3, #8]
 8009f2a:	f012 0f0c 	tst.w	r2, #12
 8009f2e:	f000 80bd 	beq.w	800a0ac <HAL_RCC_OscConfig+0x2c0>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009f32:	689a      	ldr	r2, [r3, #8]
 8009f34:	f002 020c 	and.w	r2, r2, #12
 8009f38:	2a08      	cmp	r2, #8
 8009f3a:	f000 80b3 	beq.w	800a0a4 <HAL_RCC_OscConfig+0x2b8>
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009f3e:	68e3      	ldr	r3, [r4, #12]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	f000 8166 	beq.w	800a212 <HAL_RCC_OscConfig+0x426>
        __HAL_RCC_HSI_ENABLE();
 8009f46:	4b67      	ldr	r3, [pc, #412]	; (800a0e4 <HAL_RCC_OscConfig+0x2f8>)
 8009f48:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009f4a:	461d      	mov	r5, r3
        __HAL_RCC_HSI_ENABLE();
 8009f4c:	f042 0201 	orr.w	r2, r2, #1
 8009f50:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8009f52:	f7fb fab7 	bl	80054c4 <HAL_GetTick>
 8009f56:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009f58:	e005      	b.n	8009f66 <HAL_RCC_OscConfig+0x17a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009f5a:	f7fb fab3 	bl	80054c4 <HAL_GetTick>
 8009f5e:	1b80      	subs	r0, r0, r6
 8009f60:	2802      	cmp	r0, #2
 8009f62:	f200 810b 	bhi.w	800a17c <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009f66:	682b      	ldr	r3, [r5, #0]
 8009f68:	0798      	lsls	r0, r3, #30
 8009f6a:	d5f6      	bpl.n	8009f5a <HAL_RCC_OscConfig+0x16e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009f6c:	682b      	ldr	r3, [r5, #0]
 8009f6e:	6922      	ldr	r2, [r4, #16]
 8009f70:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8009f74:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8009f78:	602b      	str	r3, [r5, #0]
 8009f7a:	6823      	ldr	r3, [r4, #0]
 8009f7c:	e77a      	b.n	8009e74 <HAL_RCC_OscConfig+0x88>
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8009f7e:	f240 1165 	movw	r1, #357	; 0x165
 8009f82:	4859      	ldr	r0, [pc, #356]	; (800a0e8 <HAL_RCC_OscConfig+0x2fc>)
 8009f84:	f7f8 fef8 	bl	8002d78 <assert_failed>
 8009f88:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009f8a:	07dd      	lsls	r5, r3, #31
 8009f8c:	f57f af70 	bpl.w	8009e70 <HAL_RCC_OscConfig+0x84>
 8009f90:	e739      	b.n	8009e06 <HAL_RCC_OscConfig+0x1a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009f92:	4a54      	ldr	r2, [pc, #336]	; (800a0e4 <HAL_RCC_OscConfig+0x2f8>)
 8009f94:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8009f96:	f043 0301 	orr.w	r3, r3, #1
 8009f9a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f9c:	f7fb fa92 	bl	80054c4 <HAL_GetTick>

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009fa0:	4e50      	ldr	r6, [pc, #320]	; (800a0e4 <HAL_RCC_OscConfig+0x2f8>)
      tickstart = HAL_GetTick();
 8009fa2:	4680      	mov	r8, r0
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009fa4:	f241 3788 	movw	r7, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009fa8:	e006      	b.n	8009fb8 <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009faa:	f7fb fa8b 	bl	80054c4 <HAL_GetTick>
 8009fae:	eba0 0008 	sub.w	r0, r0, r8
 8009fb2:	42b8      	cmp	r0, r7
 8009fb4:	f200 80e2 	bhi.w	800a17c <HAL_RCC_OscConfig+0x390>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009fb8:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8009fba:	079a      	lsls	r2, r3, #30
 8009fbc:	d5f5      	bpl.n	8009faa <HAL_RCC_OscConfig+0x1be>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009fbe:	b125      	cbz	r5, 8009fca <HAL_RCC_OscConfig+0x1de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009fc0:	4a48      	ldr	r2, [pc, #288]	; (800a0e4 <HAL_RCC_OscConfig+0x2f8>)
 8009fc2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8009fc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009fc8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8009fca:	69a0      	ldr	r0, [r4, #24]
 8009fcc:	2802      	cmp	r0, #2
 8009fce:	f200 80a7 	bhi.w	800a120 <HAL_RCC_OscConfig+0x334>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009fd2:	2800      	cmp	r0, #0
 8009fd4:	d062      	beq.n	800a09c <HAL_RCC_OscConfig+0x2b0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009fd6:	4a43      	ldr	r2, [pc, #268]	; (800a0e4 <HAL_RCC_OscConfig+0x2f8>)
 8009fd8:	6893      	ldr	r3, [r2, #8]
 8009fda:	f003 030c 	and.w	r3, r3, #12
 8009fde:	2b08      	cmp	r3, #8
 8009fe0:	f000 814d 	beq.w	800a27e <HAL_RCC_OscConfig+0x492>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009fe4:	2802      	cmp	r0, #2
 8009fe6:	f040 8128 	bne.w	800a23a <HAL_RCC_OscConfig+0x44e>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8009fea:	69e3      	ldr	r3, [r4, #28]
 8009fec:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 8009ff0:	f040 8195 	bne.w	800a31e <HAL_RCC_OscConfig+0x532>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8009ff4:	6a23      	ldr	r3, [r4, #32]
 8009ff6:	3b02      	subs	r3, #2
 8009ff8:	2b3d      	cmp	r3, #61	; 0x3d
 8009ffa:	f200 818a 	bhi.w	800a312 <HAL_RCC_OscConfig+0x526>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8009ffe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a000:	3b32      	subs	r3, #50	; 0x32
 800a002:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800a006:	f200 8172 	bhi.w	800a2ee <HAL_RCC_OscConfig+0x502>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800a00a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800a00c:	2a08      	cmp	r2, #8
 800a00e:	f240 8167 	bls.w	800a2e0 <HAL_RCC_OscConfig+0x4f4>
 800a012:	f44f 7116 	mov.w	r1, #600	; 0x258
 800a016:	4834      	ldr	r0, [pc, #208]	; (800a0e8 <HAL_RCC_OscConfig+0x2fc>)
 800a018:	f7f8 feae 	bl	8002d78 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800a01c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a01e:	3b02      	subs	r3, #2
 800a020:	2b0d      	cmp	r3, #13
 800a022:	f200 8170 	bhi.w	800a306 <HAL_RCC_OscConfig+0x51a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800a026:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a028:	3b02      	subs	r3, #2
 800a02a:	2b05      	cmp	r3, #5
 800a02c:	f200 8165 	bhi.w	800a2fa <HAL_RCC_OscConfig+0x50e>
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a030:	4b2c      	ldr	r3, [pc, #176]	; (800a0e4 <HAL_RCC_OscConfig+0x2f8>)
 800a032:	681a      	ldr	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a034:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 800a036:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800a03a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800a03c:	f7fb fa42 	bl	80054c4 <HAL_GetTick>
 800a040:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a042:	e005      	b.n	800a050 <HAL_RCC_OscConfig+0x264>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a044:	f7fb fa3e 	bl	80054c4 <HAL_GetTick>
 800a048:	1b80      	subs	r0, r0, r6
 800a04a:	2802      	cmp	r0, #2
 800a04c:	f200 8096 	bhi.w	800a17c <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a050:	682b      	ldr	r3, [r5, #0]
 800a052:	0199      	lsls	r1, r3, #6
 800a054:	d4f6      	bmi.n	800a044 <HAL_RCC_OscConfig+0x258>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a056:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 800a05a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a05c:	4313      	orrs	r3, r2
 800a05e:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	; 0x28
 800a062:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800a066:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a068:	0852      	lsrs	r2, r2, #1

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a06a:	4c1e      	ldr	r4, [pc, #120]	; (800a0e4 <HAL_RCC_OscConfig+0x2f8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a06c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800a070:	3a01      	subs	r2, #1
 800a072:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800a076:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a07a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800a07c:	682b      	ldr	r3, [r5, #0]
 800a07e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a082:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a084:	f7fb fa1e 	bl	80054c4 <HAL_GetTick>
 800a088:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a08a:	e004      	b.n	800a096 <HAL_RCC_OscConfig+0x2aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a08c:	f7fb fa1a 	bl	80054c4 <HAL_GetTick>
 800a090:	1b40      	subs	r0, r0, r5
 800a092:	2802      	cmp	r0, #2
 800a094:	d872      	bhi.n	800a17c <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a096:	6823      	ldr	r3, [r4, #0]
 800a098:	019a      	lsls	r2, r3, #6
 800a09a:	d5f7      	bpl.n	800a08c <HAL_RCC_OscConfig+0x2a0>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 800a09c:	2000      	movs	r0, #0
}
 800a09e:	b002      	add	sp, #8
 800a0a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a0a4:	685b      	ldr	r3, [r3, #4]
 800a0a6:	025e      	lsls	r6, r3, #9
 800a0a8:	f53f af49 	bmi.w	8009f3e <HAL_RCC_OscConfig+0x152>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a0ac:	4b0d      	ldr	r3, [pc, #52]	; (800a0e4 <HAL_RCC_OscConfig+0x2f8>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	079d      	lsls	r5, r3, #30
 800a0b2:	d567      	bpl.n	800a184 <HAL_RCC_OscConfig+0x398>
 800a0b4:	68e3      	ldr	r3, [r4, #12]
 800a0b6:	2b01      	cmp	r3, #1
 800a0b8:	d064      	beq.n	800a184 <HAL_RCC_OscConfig+0x398>
        return HAL_ERROR;
 800a0ba:	2001      	movs	r0, #1
}
 800a0bc:	b002      	add	sp, #8
 800a0be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800a0c2:	f240 119d 	movw	r1, #413	; 0x19d
 800a0c6:	4808      	ldr	r0, [pc, #32]	; (800a0e8 <HAL_RCC_OscConfig+0x2fc>)
 800a0c8:	f7f8 fe56 	bl	8002d78 <assert_failed>
 800a0cc:	e727      	b.n	8009f1e <HAL_RCC_OscConfig+0x132>
      __HAL_RCC_LSI_DISABLE();
 800a0ce:	4b05      	ldr	r3, [pc, #20]	; (800a0e4 <HAL_RCC_OscConfig+0x2f8>)
 800a0d0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a0d2:	461d      	mov	r5, r3
      __HAL_RCC_LSI_DISABLE();
 800a0d4:	f022 0201 	bic.w	r2, r2, #1
 800a0d8:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 800a0da:	f7fb f9f3 	bl	80054c4 <HAL_GetTick>
 800a0de:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a0e0:	e00b      	b.n	800a0fa <HAL_RCC_OscConfig+0x30e>
 800a0e2:	bf00      	nop
 800a0e4:	40023800 	.word	0x40023800
 800a0e8:	080265e8 	.word	0x080265e8
 800a0ec:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a0f0:	f7fb f9e8 	bl	80054c4 <HAL_GetTick>
 800a0f4:	1b80      	subs	r0, r0, r6
 800a0f6:	2802      	cmp	r0, #2
 800a0f8:	d840      	bhi.n	800a17c <HAL_RCC_OscConfig+0x390>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a0fa:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800a0fc:	079f      	lsls	r7, r3, #30
 800a0fe:	d4f7      	bmi.n	800a0f0 <HAL_RCC_OscConfig+0x304>
 800a100:	e6d4      	b.n	8009eac <HAL_RCC_OscConfig+0xc0>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800a102:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a106:	4889      	ldr	r0, [pc, #548]	; (800a32c <HAL_RCC_OscConfig+0x540>)
 800a108:	f7f8 fe36 	bl	8002d78 <assert_failed>
 800a10c:	6963      	ldr	r3, [r4, #20]
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d0dd      	beq.n	800a0ce <HAL_RCC_OscConfig+0x2e2>
 800a112:	e6b8      	b.n	8009e86 <HAL_RCC_OscConfig+0x9a>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800a114:	f240 116b 	movw	r1, #363	; 0x16b
 800a118:	4884      	ldr	r0, [pc, #528]	; (800a32c <HAL_RCC_OscConfig+0x540>)
 800a11a:	f7f8 fe2d 	bl	8002d78 <assert_failed>
 800a11e:	e67a      	b.n	8009e16 <HAL_RCC_OscConfig+0x2a>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800a120:	4882      	ldr	r0, [pc, #520]	; (800a32c <HAL_RCC_OscConfig+0x540>)
 800a122:	f44f 7113 	mov.w	r1, #588	; 0x24c
 800a126:	f7f8 fe27 	bl	8002d78 <assert_failed>
 800a12a:	69a0      	ldr	r0, [r4, #24]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a12c:	2800      	cmp	r0, #0
 800a12e:	f47f af52 	bne.w	8009fd6 <HAL_RCC_OscConfig+0x1ea>
 800a132:	e7b3      	b.n	800a09c <HAL_RCC_OscConfig+0x2b0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a134:	4a7e      	ldr	r2, [pc, #504]	; (800a330 <HAL_RCC_OscConfig+0x544>)
 800a136:	6813      	ldr	r3, [r2, #0]
 800a138:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a13c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800a13e:	f7fb f9c1 	bl	80054c4 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a142:	4d7b      	ldr	r5, [pc, #492]	; (800a330 <HAL_RCC_OscConfig+0x544>)
        tickstart = HAL_GetTick();
 800a144:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a146:	e004      	b.n	800a152 <HAL_RCC_OscConfig+0x366>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a148:	f7fb f9bc 	bl	80054c4 <HAL_GetTick>
 800a14c:	1b80      	subs	r0, r0, r6
 800a14e:	2864      	cmp	r0, #100	; 0x64
 800a150:	d814      	bhi.n	800a17c <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a152:	682b      	ldr	r3, [r5, #0]
 800a154:	039a      	lsls	r2, r3, #14
 800a156:	d5f7      	bpl.n	800a148 <HAL_RCC_OscConfig+0x35c>
 800a158:	e689      	b.n	8009e6e <HAL_RCC_OscConfig+0x82>
      PWR->CR1 |= PWR_CR1_DBP;
 800a15a:	681a      	ldr	r2, [r3, #0]
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a15c:	461e      	mov	r6, r3
      PWR->CR1 |= PWR_CR1_DBP;
 800a15e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a162:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800a164:	f7fb f9ae 	bl	80054c4 <HAL_GetTick>
 800a168:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a16a:	6833      	ldr	r3, [r6, #0]
 800a16c:	05d9      	lsls	r1, r3, #23
 800a16e:	f53f aebf 	bmi.w	8009ef0 <HAL_RCC_OscConfig+0x104>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a172:	f7fb f9a7 	bl	80054c4 <HAL_GetTick>
 800a176:	1bc0      	subs	r0, r0, r7
 800a178:	2864      	cmp	r0, #100	; 0x64
 800a17a:	d9f6      	bls.n	800a16a <HAL_RCC_OscConfig+0x37e>
            return HAL_TIMEOUT;
 800a17c:	2003      	movs	r0, #3
}
 800a17e:	b002      	add	sp, #8
 800a180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a184:	4a6a      	ldr	r2, [pc, #424]	; (800a330 <HAL_RCC_OscConfig+0x544>)
 800a186:	6921      	ldr	r1, [r4, #16]
 800a188:	6813      	ldr	r3, [r2, #0]
 800a18a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800a18e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800a192:	6013      	str	r3, [r2, #0]
 800a194:	6823      	ldr	r3, [r4, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a196:	e66d      	b.n	8009e74 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a198:	4b65      	ldr	r3, [pc, #404]	; (800a330 <HAL_RCC_OscConfig+0x544>)
 800a19a:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a19c:	461d      	mov	r5, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a19e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a1a2:	601a      	str	r2, [r3, #0]
 800a1a4:	681a      	ldr	r2, [r3, #0]
 800a1a6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a1aa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800a1ac:	f7fb f98a 	bl	80054c4 <HAL_GetTick>
 800a1b0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a1b2:	e004      	b.n	800a1be <HAL_RCC_OscConfig+0x3d2>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a1b4:	f7fb f986 	bl	80054c4 <HAL_GetTick>
 800a1b8:	1b80      	subs	r0, r0, r6
 800a1ba:	2864      	cmp	r0, #100	; 0x64
 800a1bc:	d8de      	bhi.n	800a17c <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a1be:	682b      	ldr	r3, [r5, #0]
 800a1c0:	039b      	lsls	r3, r3, #14
 800a1c2:	d4f7      	bmi.n	800a1b4 <HAL_RCC_OscConfig+0x3c8>
 800a1c4:	e653      	b.n	8009e6e <HAL_RCC_OscConfig+0x82>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800a1c6:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 800a1ca:	4858      	ldr	r0, [pc, #352]	; (800a32c <HAL_RCC_OscConfig+0x540>)
 800a1cc:	f7f8 fdd4 	bl	8002d78 <assert_failed>
 800a1d0:	e6a9      	b.n	8009f26 <HAL_RCC_OscConfig+0x13a>
    return HAL_ERROR;
 800a1d2:	2001      	movs	r0, #1
}
 800a1d4:	4770      	bx	lr
  FlagStatus pwrclkchanged = RESET;
 800a1d6:	2500      	movs	r5, #0
 800a1d8:	e685      	b.n	8009ee6 <HAL_RCC_OscConfig+0xfa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a1da:	4b55      	ldr	r3, [pc, #340]	; (800a330 <HAL_RCC_OscConfig+0x544>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a1dc:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a1e0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a1e2:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a1e4:	f022 0201 	bic.w	r2, r2, #1
 800a1e8:	671a      	str	r2, [r3, #112]	; 0x70
 800a1ea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a1ec:	f022 0204 	bic.w	r2, r2, #4
 800a1f0:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 800a1f2:	f7fb f967 	bl	80054c4 <HAL_GetTick>
 800a1f6:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a1f8:	e004      	b.n	800a204 <HAL_RCC_OscConfig+0x418>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a1fa:	f7fb f963 	bl	80054c4 <HAL_GetTick>
 800a1fe:	1bc0      	subs	r0, r0, r7
 800a200:	4540      	cmp	r0, r8
 800a202:	d8bb      	bhi.n	800a17c <HAL_RCC_OscConfig+0x390>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a204:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800a206:	079b      	lsls	r3, r3, #30
 800a208:	d4f7      	bmi.n	800a1fa <HAL_RCC_OscConfig+0x40e>
    if (pwrclkchanged == SET)
 800a20a:	2d00      	cmp	r5, #0
 800a20c:	f43f aedd 	beq.w	8009fca <HAL_RCC_OscConfig+0x1de>
 800a210:	e6d6      	b.n	8009fc0 <HAL_RCC_OscConfig+0x1d4>
        __HAL_RCC_HSI_DISABLE();
 800a212:	4b47      	ldr	r3, [pc, #284]	; (800a330 <HAL_RCC_OscConfig+0x544>)
 800a214:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a216:	461d      	mov	r5, r3
        __HAL_RCC_HSI_DISABLE();
 800a218:	f022 0201 	bic.w	r2, r2, #1
 800a21c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800a21e:	f7fb f951 	bl	80054c4 <HAL_GetTick>
 800a222:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a224:	e004      	b.n	800a230 <HAL_RCC_OscConfig+0x444>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a226:	f7fb f94d 	bl	80054c4 <HAL_GetTick>
 800a22a:	1b80      	subs	r0, r0, r6
 800a22c:	2802      	cmp	r0, #2
 800a22e:	d8a5      	bhi.n	800a17c <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a230:	682b      	ldr	r3, [r5, #0]
 800a232:	0799      	lsls	r1, r3, #30
 800a234:	d4f7      	bmi.n	800a226 <HAL_RCC_OscConfig+0x43a>
 800a236:	6823      	ldr	r3, [r4, #0]
 800a238:	e61c      	b.n	8009e74 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_PLL_DISABLE();
 800a23a:	6813      	ldr	r3, [r2, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a23c:	4614      	mov	r4, r2
        __HAL_RCC_PLL_DISABLE();
 800a23e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a242:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800a244:	f7fb f93e 	bl	80054c4 <HAL_GetTick>
 800a248:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a24a:	e004      	b.n	800a256 <HAL_RCC_OscConfig+0x46a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a24c:	f7fb f93a 	bl	80054c4 <HAL_GetTick>
 800a250:	1b40      	subs	r0, r0, r5
 800a252:	2802      	cmp	r0, #2
 800a254:	d892      	bhi.n	800a17c <HAL_RCC_OscConfig+0x390>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a256:	6823      	ldr	r3, [r4, #0]
 800a258:	019b      	lsls	r3, r3, #6
 800a25a:	d4f7      	bmi.n	800a24c <HAL_RCC_OscConfig+0x460>
 800a25c:	e71e      	b.n	800a09c <HAL_RCC_OscConfig+0x2b0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a25e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800a262:	601a      	str	r2, [r3, #0]
 800a264:	681a      	ldr	r2, [r3, #0]
 800a266:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800a26a:	601a      	str	r2, [r3, #0]
 800a26c:	e767      	b.n	800a13e <HAL_RCC_OscConfig+0x352>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a26e:	f042 0204 	orr.w	r2, r2, #4
 800a272:	671a      	str	r2, [r3, #112]	; 0x70
 800a274:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a276:	f042 0201 	orr.w	r2, r2, #1
 800a27a:	671a      	str	r2, [r3, #112]	; 0x70
 800a27c:	e68e      	b.n	8009f9c <HAL_RCC_OscConfig+0x1b0>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a27e:	2801      	cmp	r0, #1
      pll_config = RCC->PLLCFGR;
 800a280:	6852      	ldr	r2, [r2, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a282:	f43f af1b 	beq.w	800a0bc <HAL_RCC_OscConfig+0x2d0>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a286:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a28a:	69e1      	ldr	r1, [r4, #28]
 800a28c:	428b      	cmp	r3, r1
 800a28e:	f47f af14 	bne.w	800a0ba <HAL_RCC_OscConfig+0x2ce>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a292:	f002 033f 	and.w	r3, r2, #63	; 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a296:	6a21      	ldr	r1, [r4, #32]
 800a298:	428b      	cmp	r3, r1
 800a29a:	f47f af0e 	bne.w	800a0ba <HAL_RCC_OscConfig+0x2ce>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a29e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a2a2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a2a4:	4013      	ands	r3, r2
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a2a6:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 800a2aa:	f47f af06 	bne.w	800a0ba <HAL_RCC_OscConfig+0x2ce>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800a2ae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a2b0:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 800a2b4:	085b      	lsrs	r3, r3, #1
 800a2b6:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a2b8:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 800a2bc:	f47f aefd 	bne.w	800a0ba <HAL_RCC_OscConfig+0x2ce>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a2c0:	f002 6370 	and.w	r3, r2, #251658240	; 0xf000000
 800a2c4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800a2c6:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 800a2ca:	f47f aef6 	bne.w	800a0ba <HAL_RCC_OscConfig+0x2ce>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800a2ce:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a2d0:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a2d4:	ebb2 7f03 	cmp.w	r2, r3, lsl #28
    return HAL_ERROR;
 800a2d8:	bf14      	ite	ne
 800a2da:	2001      	movne	r0, #1
 800a2dc:	2000      	moveq	r0, #0
 800a2de:	e6ed      	b.n	800a0bc <HAL_RCC_OscConfig+0x2d0>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800a2e0:	f44f 73aa 	mov.w	r3, #340	; 0x154
 800a2e4:	40d3      	lsrs	r3, r2
 800a2e6:	07d8      	lsls	r0, r3, #31
 800a2e8:	f53f ae98 	bmi.w	800a01c <HAL_RCC_OscConfig+0x230>
 800a2ec:	e691      	b.n	800a012 <HAL_RCC_OscConfig+0x226>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800a2ee:	f240 2157 	movw	r1, #599	; 0x257
 800a2f2:	480e      	ldr	r0, [pc, #56]	; (800a32c <HAL_RCC_OscConfig+0x540>)
 800a2f4:	f7f8 fd40 	bl	8002d78 <assert_failed>
 800a2f8:	e687      	b.n	800a00a <HAL_RCC_OscConfig+0x21e>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800a2fa:	f240 215b 	movw	r1, #603	; 0x25b
 800a2fe:	480b      	ldr	r0, [pc, #44]	; (800a32c <HAL_RCC_OscConfig+0x540>)
 800a300:	f7f8 fd3a 	bl	8002d78 <assert_failed>
 800a304:	e694      	b.n	800a030 <HAL_RCC_OscConfig+0x244>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800a306:	f240 2159 	movw	r1, #601	; 0x259
 800a30a:	4808      	ldr	r0, [pc, #32]	; (800a32c <HAL_RCC_OscConfig+0x540>)
 800a30c:	f7f8 fd34 	bl	8002d78 <assert_failed>
 800a310:	e689      	b.n	800a026 <HAL_RCC_OscConfig+0x23a>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800a312:	f240 2156 	movw	r1, #598	; 0x256
 800a316:	4805      	ldr	r0, [pc, #20]	; (800a32c <HAL_RCC_OscConfig+0x540>)
 800a318:	f7f8 fd2e 	bl	8002d78 <assert_failed>
 800a31c:	e66f      	b.n	8009ffe <HAL_RCC_OscConfig+0x212>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800a31e:	f240 2155 	movw	r1, #597	; 0x255
 800a322:	4802      	ldr	r0, [pc, #8]	; (800a32c <HAL_RCC_OscConfig+0x540>)
 800a324:	f7f8 fd28 	bl	8002d78 <assert_failed>
 800a328:	e664      	b.n	8009ff4 <HAL_RCC_OscConfig+0x208>
 800a32a:	bf00      	nop
 800a32c:	080265e8 	.word	0x080265e8
 800a330:	40023800 	.word	0x40023800

0800a334 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a334:	4916      	ldr	r1, [pc, #88]	; (800a390 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 800a336:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a338:	688b      	ldr	r3, [r1, #8]
 800a33a:	f003 030c 	and.w	r3, r3, #12
 800a33e:	2b04      	cmp	r3, #4
 800a340:	d01b      	beq.n	800a37a <HAL_RCC_GetSysClockFreq+0x46>
 800a342:	2b08      	cmp	r3, #8
 800a344:	d117      	bne.n	800a376 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a346:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800a348:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a34a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a34e:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800a350:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
 800a354:	d113      	bne.n	800a37e <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a356:	480f      	ldr	r0, [pc, #60]	; (800a394 <HAL_RCC_GetSysClockFreq+0x60>)
 800a358:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800a35c:	fba1 0100 	umull	r0, r1, r1, r0
 800a360:	f7f6 f826 	bl	80003b0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800a364:	4b0a      	ldr	r3, [pc, #40]	; (800a390 <HAL_RCC_GetSysClockFreq+0x5c>)
 800a366:	685b      	ldr	r3, [r3, #4]
 800a368:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800a36c:	3301      	adds	r3, #1
 800a36e:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 800a370:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800a374:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 800a376:	4807      	ldr	r0, [pc, #28]	; (800a394 <HAL_RCC_GetSysClockFreq+0x60>)
}
 800a378:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 800a37a:	4807      	ldr	r0, [pc, #28]	; (800a398 <HAL_RCC_GetSysClockFreq+0x64>)
}
 800a37c:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a37e:	4806      	ldr	r0, [pc, #24]	; (800a398 <HAL_RCC_GetSysClockFreq+0x64>)
 800a380:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800a384:	2300      	movs	r3, #0
 800a386:	fba1 0100 	umull	r0, r1, r1, r0
 800a38a:	f7f6 f811 	bl	80003b0 <__aeabi_uldivmod>
 800a38e:	e7e9      	b.n	800a364 <HAL_RCC_GetSysClockFreq+0x30>
 800a390:	40023800 	.word	0x40023800
 800a394:	00f42400 	.word	0x00f42400
 800a398:	007a1200 	.word	0x007a1200

0800a39c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800a39c:	2800      	cmp	r0, #0
 800a39e:	f000 80e6 	beq.w	800a56e <HAL_RCC_ClockConfig+0x1d2>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800a3a2:	6803      	ldr	r3, [r0, #0]
 800a3a4:	3b01      	subs	r3, #1
 800a3a6:	2b0e      	cmp	r3, #14
{
 800a3a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3ac:	4604      	mov	r4, r0
 800a3ae:	460d      	mov	r5, r1
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800a3b0:	f200 80c9 	bhi.w	800a546 <HAL_RCC_ClockConfig+0x1aa>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800a3b4:	2d0f      	cmp	r5, #15
 800a3b6:	f200 80b6 	bhi.w	800a526 <HAL_RCC_ClockConfig+0x18a>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a3ba:	4a82      	ldr	r2, [pc, #520]	; (800a5c4 <HAL_RCC_ClockConfig+0x228>)
 800a3bc:	6813      	ldr	r3, [r2, #0]
 800a3be:	f003 030f 	and.w	r3, r3, #15
 800a3c2:	42ab      	cmp	r3, r5
 800a3c4:	f0c0 80d5 	bcc.w	800a572 <HAL_RCC_ClockConfig+0x1d6>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a3c8:	6823      	ldr	r3, [r4, #0]
 800a3ca:	0798      	lsls	r0, r3, #30
 800a3cc:	d532      	bpl.n	800a434 <HAL_RCC_ClockConfig+0x98>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a3ce:	0759      	lsls	r1, r3, #29
 800a3d0:	d504      	bpl.n	800a3dc <HAL_RCC_ClockConfig+0x40>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a3d2:	497d      	ldr	r1, [pc, #500]	; (800a5c8 <HAL_RCC_ClockConfig+0x22c>)
 800a3d4:	688a      	ldr	r2, [r1, #8]
 800a3d6:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 800a3da:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a3dc:	071a      	lsls	r2, r3, #28
 800a3de:	d504      	bpl.n	800a3ea <HAL_RCC_ClockConfig+0x4e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a3e0:	4979      	ldr	r1, [pc, #484]	; (800a5c8 <HAL_RCC_ClockConfig+0x22c>)
 800a3e2:	688a      	ldr	r2, [r1, #8]
 800a3e4:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 800a3e8:	608a      	str	r2, [r1, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800a3ea:	68a1      	ldr	r1, [r4, #8]
 800a3ec:	f031 0280 	bics.w	r2, r1, #128	; 0x80
 800a3f0:	f021 0620 	bic.w	r6, r1, #32
 800a3f4:	f021 0040 	bic.w	r0, r1, #64	; 0x40
 800a3f8:	bf14      	ite	ne
 800a3fa:	2201      	movne	r2, #1
 800a3fc:	2200      	moveq	r2, #0
 800a3fe:	2e90      	cmp	r6, #144	; 0x90
 800a400:	bf0c      	ite	eq
 800a402:	2200      	moveq	r2, #0
 800a404:	f002 0201 	andne.w	r2, r2, #1
 800a408:	29f0      	cmp	r1, #240	; 0xf0
 800a40a:	bf0c      	ite	eq
 800a40c:	2200      	moveq	r2, #0
 800a40e:	f002 0201 	andne.w	r2, r2, #1
 800a412:	28a0      	cmp	r0, #160	; 0xa0
 800a414:	bf0c      	ite	eq
 800a416:	2200      	moveq	r2, #0
 800a418:	f002 0201 	andne.w	r2, r2, #1
 800a41c:	b122      	cbz	r2, 800a428 <HAL_RCC_ClockConfig+0x8c>
 800a41e:	f021 0210 	bic.w	r2, r1, #16
 800a422:	2ac0      	cmp	r2, #192	; 0xc0
 800a424:	f040 80c6 	bne.w	800a5b4 <HAL_RCC_ClockConfig+0x218>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a428:	4867      	ldr	r0, [pc, #412]	; (800a5c8 <HAL_RCC_ClockConfig+0x22c>)
 800a42a:	6882      	ldr	r2, [r0, #8]
 800a42c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800a430:	4311      	orrs	r1, r2
 800a432:	6081      	str	r1, [r0, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a434:	07df      	lsls	r7, r3, #31
 800a436:	d527      	bpl.n	800a488 <HAL_RCC_ClockConfig+0xec>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800a438:	6863      	ldr	r3, [r4, #4]
 800a43a:	2b02      	cmp	r3, #2
 800a43c:	f200 8090 	bhi.w	800a560 <HAL_RCC_ClockConfig+0x1c4>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a440:	4a61      	ldr	r2, [pc, #388]	; (800a5c8 <HAL_RCC_ClockConfig+0x22c>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a442:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a444:	6812      	ldr	r2, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a446:	f000 8087 	beq.w	800a558 <HAL_RCC_ClockConfig+0x1bc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a44a:	2b02      	cmp	r3, #2
 800a44c:	f000 809f 	beq.w	800a58e <HAL_RCC_ClockConfig+0x1f2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a450:	0791      	lsls	r1, r2, #30
 800a452:	d575      	bpl.n	800a540 <HAL_RCC_ClockConfig+0x1a4>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a454:	495c      	ldr	r1, [pc, #368]	; (800a5c8 <HAL_RCC_ClockConfig+0x22c>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a456:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a45a:	688a      	ldr	r2, [r1, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a45c:	460e      	mov	r6, r1
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a45e:	f022 0203 	bic.w	r2, r2, #3
 800a462:	4313      	orrs	r3, r2
 800a464:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800a466:	f7fb f82d 	bl	80054c4 <HAL_GetTick>
 800a46a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a46c:	e005      	b.n	800a47a <HAL_RCC_ClockConfig+0xde>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a46e:	f7fb f829 	bl	80054c4 <HAL_GetTick>
 800a472:	1bc0      	subs	r0, r0, r7
 800a474:	4540      	cmp	r0, r8
 800a476:	f200 8088 	bhi.w	800a58a <HAL_RCC_ClockConfig+0x1ee>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a47a:	68b3      	ldr	r3, [r6, #8]
 800a47c:	6862      	ldr	r2, [r4, #4]
 800a47e:	f003 030c 	and.w	r3, r3, #12
 800a482:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800a486:	d1f2      	bne.n	800a46e <HAL_RCC_ClockConfig+0xd2>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a488:	4a4e      	ldr	r2, [pc, #312]	; (800a5c4 <HAL_RCC_ClockConfig+0x228>)
 800a48a:	6813      	ldr	r3, [r2, #0]
 800a48c:	f003 030f 	and.w	r3, r3, #15
 800a490:	42ab      	cmp	r3, r5
 800a492:	d909      	bls.n	800a4a8 <HAL_RCC_ClockConfig+0x10c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a494:	6813      	ldr	r3, [r2, #0]
 800a496:	f023 030f 	bic.w	r3, r3, #15
 800a49a:	432b      	orrs	r3, r5
 800a49c:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a49e:	6813      	ldr	r3, [r2, #0]
 800a4a0:	f003 030f 	and.w	r3, r3, #15
 800a4a4:	42ab      	cmp	r3, r5
 800a4a6:	d14b      	bne.n	800a540 <HAL_RCC_ClockConfig+0x1a4>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a4a8:	6823      	ldr	r3, [r4, #0]
 800a4aa:	075a      	lsls	r2, r3, #29
 800a4ac:	d512      	bpl.n	800a4d4 <HAL_RCC_ClockConfig+0x138>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800a4ae:	68e1      	ldr	r1, [r4, #12]
 800a4b0:	f421 6000 	bic.w	r0, r1, #2048	; 0x800
 800a4b4:	f421 5280 	bic.w	r2, r1, #4096	; 0x1000
 800a4b8:	f5b0 5fa0 	cmp.w	r0, #5120	; 0x1400
 800a4bc:	bf18      	it	ne
 800a4be:	2a00      	cmpne	r2, #0
 800a4c0:	d002      	beq.n	800a4c8 <HAL_RCC_ClockConfig+0x12c>
 800a4c2:	f5b1 5fc0 	cmp.w	r1, #6144	; 0x1800
 800a4c6:	d16d      	bne.n	800a5a4 <HAL_RCC_ClockConfig+0x208>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a4c8:	483f      	ldr	r0, [pc, #252]	; (800a5c8 <HAL_RCC_ClockConfig+0x22c>)
 800a4ca:	6882      	ldr	r2, [r0, #8]
 800a4cc:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 800a4d0:	430a      	orrs	r2, r1
 800a4d2:	6082      	str	r2, [r0, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a4d4:	071b      	lsls	r3, r3, #28
 800a4d6:	d513      	bpl.n	800a500 <HAL_RCC_ClockConfig+0x164>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800a4d8:	6922      	ldr	r2, [r4, #16]
 800a4da:	f422 6100 	bic.w	r1, r2, #2048	; 0x800
 800a4de:	f422 5380 	bic.w	r3, r2, #4096	; 0x1000
 800a4e2:	f5b1 5fa0 	cmp.w	r1, #5120	; 0x1400
 800a4e6:	bf18      	it	ne
 800a4e8:	2b00      	cmpne	r3, #0
 800a4ea:	d002      	beq.n	800a4f2 <HAL_RCC_ClockConfig+0x156>
 800a4ec:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 800a4f0:	d151      	bne.n	800a596 <HAL_RCC_ClockConfig+0x1fa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800a4f2:	4935      	ldr	r1, [pc, #212]	; (800a5c8 <HAL_RCC_ClockConfig+0x22c>)
 800a4f4:	688b      	ldr	r3, [r1, #8]
 800a4f6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800a4fa:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800a4fe:	608b      	str	r3, [r1, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a500:	f7ff ff18 	bl	800a334 <HAL_RCC_GetSysClockFreq>
 800a504:	4b30      	ldr	r3, [pc, #192]	; (800a5c8 <HAL_RCC_ClockConfig+0x22c>)
 800a506:	4c31      	ldr	r4, [pc, #196]	; (800a5cc <HAL_RCC_ClockConfig+0x230>)
 800a508:	689b      	ldr	r3, [r3, #8]
  HAL_InitTick(uwTickPrio);
 800a50a:	4931      	ldr	r1, [pc, #196]	; (800a5d0 <HAL_RCC_ClockConfig+0x234>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a50c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800a510:	4a30      	ldr	r2, [pc, #192]	; (800a5d4 <HAL_RCC_ClockConfig+0x238>)
 800a512:	5ce3      	ldrb	r3, [r4, r3]
 800a514:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick(uwTickPrio);
 800a518:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a51a:	6013      	str	r3, [r2, #0]
  HAL_InitTick(uwTickPrio);
 800a51c:	f7fa f8e2 	bl	80046e4 <HAL_InitTick>
  return HAL_OK;
 800a520:	2000      	movs	r0, #0
}
 800a522:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_FLASH_LATENCY(FLatency));
 800a526:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 800a52a:	482b      	ldr	r0, [pc, #172]	; (800a5d8 <HAL_RCC_ClockConfig+0x23c>)
 800a52c:	f7f8 fc24 	bl	8002d78 <assert_failed>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a530:	4b24      	ldr	r3, [pc, #144]	; (800a5c4 <HAL_RCC_ClockConfig+0x228>)
 800a532:	681a      	ldr	r2, [r3, #0]
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a534:	6819      	ldr	r1, [r3, #0]
 800a536:	f021 010f 	bic.w	r1, r1, #15
 800a53a:	430d      	orrs	r5, r1
 800a53c:	601d      	str	r5, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a53e:	681b      	ldr	r3, [r3, #0]
    return HAL_ERROR;
 800a540:	2001      	movs	r0, #1
}
 800a542:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800a546:	f240 21df 	movw	r1, #735	; 0x2df
 800a54a:	4823      	ldr	r0, [pc, #140]	; (800a5d8 <HAL_RCC_ClockConfig+0x23c>)
 800a54c:	f7f8 fc14 	bl	8002d78 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800a550:	2d0f      	cmp	r5, #15
 800a552:	f67f af32 	bls.w	800a3ba <HAL_RCC_ClockConfig+0x1e>
 800a556:	e7e6      	b.n	800a526 <HAL_RCC_ClockConfig+0x18a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a558:	0396      	lsls	r6, r2, #14
 800a55a:	f53f af7b 	bmi.w	800a454 <HAL_RCC_ClockConfig+0xb8>
 800a55e:	e7ef      	b.n	800a540 <HAL_RCC_ClockConfig+0x1a4>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800a560:	f240 310b 	movw	r1, #779	; 0x30b
 800a564:	481c      	ldr	r0, [pc, #112]	; (800a5d8 <HAL_RCC_ClockConfig+0x23c>)
 800a566:	f7f8 fc07 	bl	8002d78 <assert_failed>
 800a56a:	6863      	ldr	r3, [r4, #4]
 800a56c:	e768      	b.n	800a440 <HAL_RCC_ClockConfig+0xa4>
    return HAL_ERROR;
 800a56e:	2001      	movs	r0, #1
}
 800a570:	4770      	bx	lr
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a572:	6813      	ldr	r3, [r2, #0]
 800a574:	f023 030f 	bic.w	r3, r3, #15
 800a578:	432b      	orrs	r3, r5
 800a57a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a57c:	6813      	ldr	r3, [r2, #0]
 800a57e:	f003 030f 	and.w	r3, r3, #15
 800a582:	42ab      	cmp	r3, r5
 800a584:	f43f af20 	beq.w	800a3c8 <HAL_RCC_ClockConfig+0x2c>
 800a588:	e7da      	b.n	800a540 <HAL_RCC_ClockConfig+0x1a4>
        return HAL_TIMEOUT;
 800a58a:	2003      	movs	r0, #3
 800a58c:	e7d9      	b.n	800a542 <HAL_RCC_ClockConfig+0x1a6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a58e:	0190      	lsls	r0, r2, #6
 800a590:	f53f af60 	bmi.w	800a454 <HAL_RCC_ClockConfig+0xb8>
 800a594:	e7d4      	b.n	800a540 <HAL_RCC_ClockConfig+0x1a4>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800a596:	f240 314f 	movw	r1, #847	; 0x34f
 800a59a:	480f      	ldr	r0, [pc, #60]	; (800a5d8 <HAL_RCC_ClockConfig+0x23c>)
 800a59c:	f7f8 fbec 	bl	8002d78 <assert_failed>
 800a5a0:	6922      	ldr	r2, [r4, #16]
 800a5a2:	e7a6      	b.n	800a4f2 <HAL_RCC_ClockConfig+0x156>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800a5a4:	f44f 7152 	mov.w	r1, #840	; 0x348
 800a5a8:	480b      	ldr	r0, [pc, #44]	; (800a5d8 <HAL_RCC_ClockConfig+0x23c>)
 800a5aa:	f7f8 fbe5 	bl	8002d78 <assert_failed>
 800a5ae:	68e1      	ldr	r1, [r4, #12]
 800a5b0:	6823      	ldr	r3, [r4, #0]
 800a5b2:	e789      	b.n	800a4c8 <HAL_RCC_ClockConfig+0x12c>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800a5b4:	f44f 7141 	mov.w	r1, #772	; 0x304
 800a5b8:	4807      	ldr	r0, [pc, #28]	; (800a5d8 <HAL_RCC_ClockConfig+0x23c>)
 800a5ba:	f7f8 fbdd 	bl	8002d78 <assert_failed>
 800a5be:	68a1      	ldr	r1, [r4, #8]
 800a5c0:	6823      	ldr	r3, [r4, #0]
 800a5c2:	e731      	b.n	800a428 <HAL_RCC_ClockConfig+0x8c>
 800a5c4:	40023c00 	.word	0x40023c00
 800a5c8:	40023800 	.word	0x40023800
 800a5cc:	08025d0c 	.word	0x08025d0c
 800a5d0:	200002a4 	.word	0x200002a4
 800a5d4:	20000244 	.word	0x20000244
 800a5d8:	080265e8 	.word	0x080265e8

0800a5dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 800a5dc:	4b01      	ldr	r3, [pc, #4]	; (800a5e4 <HAL_RCC_GetHCLKFreq+0x8>)
}
 800a5de:	6818      	ldr	r0, [r3, #0]
 800a5e0:	4770      	bx	lr
 800a5e2:	bf00      	nop
 800a5e4:	20000244 	.word	0x20000244

0800a5e8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800a5e8:	4b04      	ldr	r3, [pc, #16]	; (800a5fc <HAL_RCC_GetPCLK1Freq+0x14>)
 800a5ea:	4a05      	ldr	r2, [pc, #20]	; (800a600 <HAL_RCC_GetPCLK1Freq+0x18>)
 800a5ec:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800a5ee:	4905      	ldr	r1, [pc, #20]	; (800a604 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800a5f0:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800a5f4:	6808      	ldr	r0, [r1, #0]
 800a5f6:	5cd3      	ldrb	r3, [r2, r3]
}
 800a5f8:	40d8      	lsrs	r0, r3
 800a5fa:	4770      	bx	lr
 800a5fc:	40023800 	.word	0x40023800
 800a600:	08025d1c 	.word	0x08025d1c
 800a604:	20000244 	.word	0x20000244

0800a608 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800a608:	4b04      	ldr	r3, [pc, #16]	; (800a61c <HAL_RCC_GetPCLK2Freq+0x14>)
 800a60a:	4a05      	ldr	r2, [pc, #20]	; (800a620 <HAL_RCC_GetPCLK2Freq+0x18>)
 800a60c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800a60e:	4905      	ldr	r1, [pc, #20]	; (800a624 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800a610:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800a614:	6808      	ldr	r0, [r1, #0]
 800a616:	5cd3      	ldrb	r3, [r2, r3]
}
 800a618:	40d8      	lsrs	r0, r3
 800a61a:	4770      	bx	lr
 800a61c:	40023800 	.word	0x40023800
 800a620:	08025d1c 	.word	0x08025d1c
 800a624:	20000244 	.word	0x20000244

0800a628 <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a628:	4b0e      	ldr	r3, [pc, #56]	; (800a664 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a62a:	220f      	movs	r2, #15
 800a62c:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a62e:	689a      	ldr	r2, [r3, #8]
 800a630:	f002 0203 	and.w	r2, r2, #3
 800a634:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a636:	689a      	ldr	r2, [r3, #8]
 800a638:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800a63c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800a63e:	689a      	ldr	r2, [r3, #8]
 800a640:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 800a644:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800a646:	689b      	ldr	r3, [r3, #8]
 800a648:	08db      	lsrs	r3, r3, #3
{
 800a64a:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800a64c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a650:	4c05      	ldr	r4, [pc, #20]	; (800a668 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800a652:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a654:	6823      	ldr	r3, [r4, #0]
}
 800a656:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a65a:	f003 030f 	and.w	r3, r3, #15
 800a65e:	600b      	str	r3, [r1, #0]
}
 800a660:	4770      	bx	lr
 800a662:	bf00      	nop
 800a664:	40023800 	.word	0x40023800
 800a668:	40023c00 	.word	0x40023c00

0800a66c <HAL_RCCEx_PeriphCLKConfig>:
  uint32_t tmpreg1 = 0;
  uint32_t plli2sused = 0;
  uint32_t pllsaiused = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800a66c:	4a54      	ldr	r2, [pc, #336]	; (800a7c0 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800a66e:	6803      	ldr	r3, [r0, #0]
 800a670:	401a      	ands	r2, r3
{
 800a672:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a676:	4604      	mov	r4, r0
 800a678:	b083      	sub	sp, #12
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800a67a:	2a00      	cmp	r2, #0
 800a67c:	f000 8349 	beq.w	800ad12 <HAL_RCCEx_PeriphCLKConfig+0x6a6>

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800a680:	f013 0601 	ands.w	r6, r3, #1
 800a684:	d00f      	beq.n	800a6a6 <HAL_RCCEx_PeriphCLKConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 800a686:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a688:	f431 0200 	bics.w	r2, r1, #8388608	; 0x800000
 800a68c:	f040 834c 	bne.w	800ad28 <HAL_RCCEx_PeriphCLKConfig+0x6bc>

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a690:	4a4c      	ldr	r2, [pc, #304]	; (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x158>)

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800a692:	fab1 f681 	clz	r6, r1
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a696:	6890      	ldr	r0, [r2, #8]
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800a698:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a69a:	f420 0000 	bic.w	r0, r0, #8388608	; 0x800000
 800a69e:	6090      	str	r0, [r2, #8]
 800a6a0:	6890      	ldr	r0, [r2, #8]
 800a6a2:	4301      	orrs	r1, r0
 800a6a4:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800a6a6:	f413 2500 	ands.w	r5, r3, #524288	; 0x80000
 800a6aa:	d014      	beq.n	800a6d6 <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 800a6ac:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 800a6ae:	f435 1240 	bics.w	r2, r5, #3145728	; 0x300000
 800a6b2:	f040 836f 	bne.w	800ad94 <HAL_RCCEx_PeriphCLKConfig+0x728>

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a6b6:	4943      	ldr	r1, [pc, #268]	; (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x158>)
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800a6b8:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a6bc:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 800a6c0:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800a6c4:	ea42 0205 	orr.w	r2, r2, r5
 800a6c8:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800a6cc:	f000 8327 	beq.w	800ad1e <HAL_RCCEx_PeriphCLKConfig+0x6b2>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800a6d0:	fab5 f585 	clz	r5, r5
 800a6d4:	096d      	lsrs	r5, r5, #5
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800a6d6:	02da      	lsls	r2, r3, #11
 800a6d8:	d514      	bpl.n	800a704 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 800a6da:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800a6dc:	f431 0240 	bics.w	r2, r1, #12582912	; 0xc00000
 800a6e0:	f040 8351 	bne.w	800ad86 <HAL_RCCEx_PeriphCLKConfig+0x71a>

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800a6e4:	4837      	ldr	r0, [pc, #220]	; (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x158>)

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800a6e6:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800a6ea:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800a6ee:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800a6f2:	ea42 0201 	orr.w	r2, r2, r1
 800a6f6:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800a6fa:	f000 8313 	beq.w	800ad24 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 800a6fe:	2900      	cmp	r1, #0
 800a700:	bf08      	it	eq
 800a702:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 800a704:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800a708:	bf18      	it	ne
 800a70a:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a70c:	069f      	lsls	r7, r3, #26
 800a70e:	f140 8099 	bpl.w	800a844 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800a712:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800a714:	492c      	ldr	r1, [pc, #176]	; (800a7c8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800a716:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800a71a:	bf18      	it	ne
 800a71c:	f5b2 7f00 	cmpne.w	r2, #512	; 0x200
 800a720:	f422 2ca0 	bic.w	ip, r2, #327680	; 0x50000
 800a724:	f422 2710 	bic.w	r7, r2, #589824	; 0x90000
 800a728:	4828      	ldr	r0, [pc, #160]	; (800a7cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a72a:	bf14      	ite	ne
 800a72c:	2301      	movne	r3, #1
 800a72e:	2300      	moveq	r3, #0
 800a730:	458c      	cmp	ip, r1
 800a732:	bf0c      	ite	eq
 800a734:	2300      	moveq	r3, #0
 800a736:	f003 0301 	andne.w	r3, r3, #1
 800a73a:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 800a73e:	f8df c098 	ldr.w	ip, [pc, #152]	; 800a7d8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800a742:	4287      	cmp	r7, r0
 800a744:	bf0c      	ite	eq
 800a746:	2300      	moveq	r3, #0
 800a748:	f003 0301 	andne.w	r3, r3, #1
 800a74c:	f422 1788 	bic.w	r7, r2, #1114112	; 0x110000
 800a750:	f500 2020 	add.w	r0, r0, #655360	; 0xa0000
 800a754:	4561      	cmp	r1, ip
 800a756:	bf0c      	ite	eq
 800a758:	2300      	moveq	r3, #0
 800a75a:	f003 0301 	andne.w	r3, r3, #1
 800a75e:	f50c 2c00 	add.w	ip, ip, #524288	; 0x80000
 800a762:	4287      	cmp	r7, r0
 800a764:	bf0c      	ite	eq
 800a766:	2300      	moveq	r3, #0
 800a768:	f003 0301 	andne.w	r3, r3, #1
 800a76c:	4f18      	ldr	r7, [pc, #96]	; (800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a76e:	f500 2020 	add.w	r0, r0, #655360	; 0xa0000
 800a772:	4561      	cmp	r1, ip
 800a774:	bf0c      	ite	eq
 800a776:	2300      	moveq	r3, #0
 800a778:	f003 0301 	andne.w	r3, r3, #1
 800a77c:	42b9      	cmp	r1, r7
 800a77e:	bf0c      	ite	eq
 800a780:	2300      	moveq	r3, #0
 800a782:	f003 0301 	andne.w	r3, r3, #1
 800a786:	4281      	cmp	r1, r0
 800a788:	bf0c      	ite	eq
 800a78a:	2300      	moveq	r3, #0
 800a78c:	f003 0301 	andne.w	r3, r3, #1
 800a790:	2b00      	cmp	r3, #0
 800a792:	f040 823f 	bne.w	800ac14 <HAL_RCCEx_PeriphCLKConfig+0x5a8>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a796:	4a0b      	ldr	r2, [pc, #44]	; (800a7c4 <HAL_RCCEx_PeriphCLKConfig+0x158>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a798:	4b0e      	ldr	r3, [pc, #56]	; (800a7d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800a79a:	6c11      	ldr	r1, [r2, #64]	; 0x40

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800a79c:	461f      	mov	r7, r3
    __HAL_RCC_PWR_CLK_ENABLE();
 800a79e:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800a7a2:	6411      	str	r1, [r2, #64]	; 0x40
 800a7a4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800a7a6:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800a7aa:	9201      	str	r2, [sp, #4]
 800a7ac:	9a01      	ldr	r2, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 800a7ae:	681a      	ldr	r2, [r3, #0]
 800a7b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a7b4:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800a7b6:	f7fa fe85 	bl	80054c4 <HAL_GetTick>
 800a7ba:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800a7bc:	e015      	b.n	800a7ea <HAL_RCCEx_PeriphCLKConfig+0x17e>
 800a7be:	bf00      	nop
 800a7c0:	1dfffff9 	.word	0x1dfffff9
 800a7c4:	40023800 	.word	0x40023800
 800a7c8:	00020300 	.word	0x00020300
 800a7cc:	00040300 	.word	0x00040300
 800a7d0:	00140300 	.word	0x00140300
 800a7d4:	40007000 	.word	0x40007000
 800a7d8:	00080300 	.word	0x00080300
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a7dc:	f7fa fe72 	bl	80054c4 <HAL_GetTick>
 800a7e0:	eba0 0008 	sub.w	r0, r0, r8
 800a7e4:	2864      	cmp	r0, #100	; 0x64
 800a7e6:	f200 8211 	bhi.w	800ac0c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	05d8      	lsls	r0, r3, #23
 800a7ee:	d5f5      	bpl.n	800a7dc <HAL_RCCEx_PeriphCLKConfig+0x170>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a7f0:	4ac4      	ldr	r2, [pc, #784]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a7f2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a7f4:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800a7f6:	f403 7040 	and.w	r0, r3, #768	; 0x300

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a7fa:	f411 7140 	ands.w	r1, r1, #768	; 0x300
 800a7fe:	d011      	beq.n	800a824 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800a800:	4281      	cmp	r1, r0
 800a802:	d00f      	beq.n	800a824 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a804:	6f11      	ldr	r1, [r2, #112]	; 0x70

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a806:	6f17      	ldr	r7, [r2, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a808:	f421 7140 	bic.w	r1, r1, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 800a80c:	f447 3780 	orr.w	r7, r7, #65536	; 0x10000
 800a810:	6717      	str	r7, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a812:	6f17      	ldr	r7, [r2, #112]	; 0x70
 800a814:	f427 3780 	bic.w	r7, r7, #65536	; 0x10000
 800a818:	6717      	str	r7, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800a81a:	6711      	str	r1, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a81c:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800a81e:	07c9      	lsls	r1, r1, #31
 800a820:	f100 8388 	bmi.w	800af34 <HAL_RCCEx_PeriphCLKConfig+0x8c8>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a824:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
 800a828:	f000 82a4 	beq.w	800ad74 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800a82c:	49b5      	ldr	r1, [pc, #724]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a82e:	688a      	ldr	r2, [r1, #8]
 800a830:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800a834:	608a      	str	r2, [r1, #8]
 800a836:	4ab3      	ldr	r2, [pc, #716]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a838:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a83c:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800a83e:	430b      	orrs	r3, r1
 800a840:	6713      	str	r3, [r2, #112]	; 0x70
 800a842:	6823      	ldr	r3, [r4, #0]
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800a844:	06df      	lsls	r7, r3, #27
 800a846:	d510      	bpl.n	800a86a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800a848:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 800a84a:	f037 7280 	bics.w	r2, r7, #16777216	; 0x1000000
 800a84e:	f040 82a8 	bne.w	800ada2 <HAL_RCCEx_PeriphCLKConfig+0x736>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a852:	4aac      	ldr	r2, [pc, #688]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a854:	f8d2 008c 	ldr.w	r0, [r2, #140]	; 0x8c
 800a858:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 800a85c:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
 800a860:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800a864:	4339      	orrs	r1, r7
 800a866:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a86a:	0458      	lsls	r0, r3, #17
 800a86c:	d50f      	bpl.n	800a88e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800a86e:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800a870:	f431 3280 	bics.w	r2, r1, #65536	; 0x10000
 800a874:	d003      	beq.n	800a87e <HAL_RCCEx_PeriphCLKConfig+0x212>
 800a876:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800a87a:	f040 8264 	bne.w	800ad46 <HAL_RCCEx_PeriphCLKConfig+0x6da>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a87e:	48a1      	ldr	r0, [pc, #644]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a880:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a884:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800a888:	430a      	orrs	r2, r1
 800a88a:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a88e:	0419      	lsls	r1, r3, #16
 800a890:	d50f      	bpl.n	800a8b2 <HAL_RCCEx_PeriphCLKConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800a892:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800a894:	f431 2280 	bics.w	r2, r1, #262144	; 0x40000
 800a898:	d003      	beq.n	800a8a2 <HAL_RCCEx_PeriphCLKConfig+0x236>
 800a89a:	f5b1 2f00 	cmp.w	r1, #524288	; 0x80000
 800a89e:	f040 8259 	bne.w	800ad54 <HAL_RCCEx_PeriphCLKConfig+0x6e8>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a8a2:	4898      	ldr	r0, [pc, #608]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a8a4:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a8a8:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800a8ac:	430a      	orrs	r2, r1
 800a8ae:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a8b2:	03da      	lsls	r2, r3, #15
 800a8b4:	d50f      	bpl.n	800a8d6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800a8b6:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800a8b8:	f431 1280 	bics.w	r2, r1, #1048576	; 0x100000
 800a8bc:	d003      	beq.n	800a8c6 <HAL_RCCEx_PeriphCLKConfig+0x25a>
 800a8be:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800a8c2:	f040 824f 	bne.w	800ad64 <HAL_RCCEx_PeriphCLKConfig+0x6f8>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a8c6:	488f      	ldr	r0, [pc, #572]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a8c8:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a8cc:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800a8d0:	430a      	orrs	r2, r1
 800a8d2:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a8d6:	039f      	lsls	r7, r3, #14
 800a8d8:	d50f      	bpl.n	800a8fa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 800a8da:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800a8dc:	f431 0280 	bics.w	r2, r1, #4194304	; 0x400000
 800a8e0:	d003      	beq.n	800a8ea <HAL_RCCEx_PeriphCLKConfig+0x27e>
 800a8e2:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800a8e6:	f040 8226 	bne.w	800ad36 <HAL_RCCEx_PeriphCLKConfig+0x6ca>

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a8ea:	4886      	ldr	r0, [pc, #536]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a8ec:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a8f0:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800a8f4:	430a      	orrs	r2, r1
 800a8f6:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a8fa:	0658      	lsls	r0, r3, #25
 800a8fc:	d50b      	bpl.n	800a916 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800a8fe:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800a900:	2903      	cmp	r1, #3
 800a902:	f200 8290 	bhi.w	800ae26 <HAL_RCCEx_PeriphCLKConfig+0x7ba>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a906:	487f      	ldr	r0, [pc, #508]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a908:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a90c:	f022 0203 	bic.w	r2, r2, #3
 800a910:	430a      	orrs	r2, r1
 800a912:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a916:	0619      	lsls	r1, r3, #24
 800a918:	d50c      	bpl.n	800a934 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800a91a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a91c:	f031 020c 	bics.w	r2, r1, #12
 800a920:	f040 828f 	bne.w	800ae42 <HAL_RCCEx_PeriphCLKConfig+0x7d6>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a924:	4877      	ldr	r0, [pc, #476]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a926:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a92a:	f022 020c 	bic.w	r2, r2, #12
 800a92e:	430a      	orrs	r2, r1
 800a930:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a934:	05da      	lsls	r2, r3, #23
 800a936:	d50c      	bpl.n	800a952 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800a938:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800a93a:	f031 0230 	bics.w	r2, r1, #48	; 0x30
 800a93e:	f040 8288 	bne.w	800ae52 <HAL_RCCEx_PeriphCLKConfig+0x7e6>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a942:	4870      	ldr	r0, [pc, #448]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a944:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a948:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800a94c:	430a      	orrs	r2, r1
 800a94e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a952:	059f      	lsls	r7, r3, #22
 800a954:	d50c      	bpl.n	800a970 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800a956:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800a958:	f031 02c0 	bics.w	r2, r1, #192	; 0xc0
 800a95c:	f040 8291 	bne.w	800ae82 <HAL_RCCEx_PeriphCLKConfig+0x816>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a960:	4868      	ldr	r0, [pc, #416]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a962:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a966:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800a96a:	430a      	orrs	r2, r1
 800a96c:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a970:	0558      	lsls	r0, r3, #21
 800a972:	d50c      	bpl.n	800a98e <HAL_RCCEx_PeriphCLKConfig+0x322>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800a974:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800a976:	f431 7240 	bics.w	r2, r1, #768	; 0x300
 800a97a:	f040 828a 	bne.w	800ae92 <HAL_RCCEx_PeriphCLKConfig+0x826>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a97e:	4861      	ldr	r0, [pc, #388]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a980:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a984:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800a988:	430a      	orrs	r2, r1
 800a98a:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800a98e:	0519      	lsls	r1, r3, #20
 800a990:	d50c      	bpl.n	800a9ac <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 800a992:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800a994:	f431 6240 	bics.w	r2, r1, #3072	; 0xc00
 800a998:	f040 8283 	bne.w	800aea2 <HAL_RCCEx_PeriphCLKConfig+0x836>

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800a99c:	4859      	ldr	r0, [pc, #356]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a99e:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a9a2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800a9a6:	430a      	orrs	r2, r1
 800a9a8:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800a9ac:	04da      	lsls	r2, r3, #19
 800a9ae:	d50c      	bpl.n	800a9ca <HAL_RCCEx_PeriphCLKConfig+0x35e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 800a9b0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800a9b2:	f431 5240 	bics.w	r2, r1, #12288	; 0x3000
 800a9b6:	f040 827c 	bne.w	800aeb2 <HAL_RCCEx_PeriphCLKConfig+0x846>

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800a9ba:	4852      	ldr	r0, [pc, #328]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a9bc:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a9c0:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800a9c4:	430a      	orrs	r2, r1
 800a9c6:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800a9ca:	049f      	lsls	r7, r3, #18
 800a9cc:	d50c      	bpl.n	800a9e8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 800a9ce:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800a9d0:	f431 4240 	bics.w	r2, r1, #49152	; 0xc000
 800a9d4:	f040 824d 	bne.w	800ae72 <HAL_RCCEx_PeriphCLKConfig+0x806>

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800a9d8:	484a      	ldr	r0, [pc, #296]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a9da:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a9de:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800a9e2:	430a      	orrs	r2, r1
 800a9e4:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a9e8:	0258      	lsls	r0, r3, #9
 800a9ea:	d50c      	bpl.n	800aa06 <HAL_RCCEx_PeriphCLKConfig+0x39a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 800a9ec:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800a9ee:	f031 6280 	bics.w	r2, r1, #67108864	; 0x4000000
 800a9f2:	f040 81dd 	bne.w	800adb0 <HAL_RCCEx_PeriphCLKConfig+0x744>

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a9f6:	4843      	ldr	r0, [pc, #268]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a9f8:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800a9fc:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800aa00:	430a      	orrs	r2, r1
 800aa02:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800aa06:	0299      	lsls	r1, r3, #10
 800aa08:	d510      	bpl.n	800aa2c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 800aa0a:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800aa0c:	f031 6200 	bics.w	r2, r1, #134217728	; 0x8000000
 800aa10:	f040 81d6 	bne.w	800adc0 <HAL_RCCEx_PeriphCLKConfig+0x754>

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800aa14:	483b      	ldr	r0, [pc, #236]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 800aa16:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800aa1a:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
      pllsaiused = 1;
 800aa1e:	bf08      	it	eq
 800aa20:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800aa22:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
 800aa26:	430a      	orrs	r2, r1
 800aa28:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 800aa2c:	f013 0f08 	tst.w	r3, #8
 800aa30:	bf18      	it	ne
 800aa32:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800aa34:	035a      	lsls	r2, r3, #13
 800aa36:	d50c      	bpl.n	800aa52 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800aa38:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800aa3a:	f031 7240 	bics.w	r2, r1, #50331648	; 0x3000000
 800aa3e:	f040 8210 	bne.w	800ae62 <HAL_RCCEx_PeriphCLKConfig+0x7f6>

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800aa42:	4830      	ldr	r0, [pc, #192]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800aa44:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800aa48:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800aa4c:	430a      	orrs	r2, r1
 800aa4e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800aa52:	021f      	lsls	r7, r3, #8
 800aa54:	d50d      	bpl.n	800aa72 <HAL_RCCEx_PeriphCLKConfig+0x406>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800aa56:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800aa5a:	f031 5280 	bics.w	r2, r1, #268435456	; 0x10000000
 800aa5e:	f040 81b7 	bne.w	800add0 <HAL_RCCEx_PeriphCLKConfig+0x764>

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800aa62:	4828      	ldr	r0, [pc, #160]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800aa64:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800aa68:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800aa6c:	430a      	orrs	r2, r1
 800aa6e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800aa72:	0158      	lsls	r0, r3, #5
 800aa74:	d50d      	bpl.n	800aa92 <HAL_RCCEx_PeriphCLKConfig+0x426>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 800aa76:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800aa7a:	f031 5200 	bics.w	r2, r1, #536870912	; 0x20000000
 800aa7e:	f040 81b0 	bne.w	800ade2 <HAL_RCCEx_PeriphCLKConfig+0x776>

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800aa82:	4820      	ldr	r0, [pc, #128]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800aa84:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800aa88:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800aa8c:	430a      	orrs	r2, r1
 800aa8e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800aa92:	0119      	lsls	r1, r3, #4
 800aa94:	d50d      	bpl.n	800aab2 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800aa96:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800aa9a:	f031 7200 	bics.w	r2, r1, #33554432	; 0x2000000
 800aa9e:	f040 81b1 	bne.w	800ae04 <HAL_RCCEx_PeriphCLKConfig+0x798>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800aaa2:	4818      	ldr	r0, [pc, #96]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800aaa4:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800aaa8:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 800aaac:	430a      	orrs	r2, r1
 800aaae:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800aab2:	00da      	lsls	r2, r3, #3
 800aab4:	d50d      	bpl.n	800aad2 <HAL_RCCEx_PeriphCLKConfig+0x466>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 800aab6:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800aaba:	f032 6380 	bics.w	r3, r2, #67108864	; 0x4000000
 800aabe:	f040 81aa 	bne.w	800ae16 <HAL_RCCEx_PeriphCLKConfig+0x7aa>

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800aac2:	4910      	ldr	r1, [pc, #64]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800aac4:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 800aac8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800aacc:	4313      	orrs	r3, r2
 800aace:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800aad2:	2e01      	cmp	r6, #1
 800aad4:	f000 80a9 	beq.w	800ac2a <HAL_RCCEx_PeriphCLKConfig+0x5be>
 800aad8:	6823      	ldr	r3, [r4, #0]
 800aada:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800aade:	f000 80a4 	beq.w	800ac2a <HAL_RCCEx_PeriphCLKConfig+0x5be>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800aae2:	2d01      	cmp	r5, #1
 800aae4:	d003      	beq.n	800aaee <HAL_RCCEx_PeriphCLKConfig+0x482>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800aae6:	2000      	movs	r0, #0
}
 800aae8:	b003      	add	sp, #12
 800aaea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PLLSAI_DISABLE();
 800aaee:	4b05      	ldr	r3, [pc, #20]	; (800ab04 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800aaf0:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800aaf2:	461d      	mov	r5, r3
    __HAL_RCC_PLLSAI_DISABLE();
 800aaf4:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800aaf8:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800aafa:	f7fa fce3 	bl	80054c4 <HAL_GetTick>
 800aafe:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800ab00:	e007      	b.n	800ab12 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800ab02:	bf00      	nop
 800ab04:	40023800 	.word	0x40023800
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800ab08:	f7fa fcdc 	bl	80054c4 <HAL_GetTick>
 800ab0c:	1b80      	subs	r0, r0, r6
 800ab0e:	2864      	cmp	r0, #100	; 0x64
 800ab10:	d87c      	bhi.n	800ac0c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800ab12:	682b      	ldr	r3, [r5, #0]
 800ab14:	009f      	lsls	r7, r3, #2
 800ab16:	d4f7      	bmi.n	800ab08 <HAL_RCCEx_PeriphCLKConfig+0x49c>
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 800ab18:	6963      	ldr	r3, [r4, #20]
 800ab1a:	3b32      	subs	r3, #50	; 0x32
 800ab1c:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800ab20:	d904      	bls.n	800ab2c <HAL_RCCEx_PeriphCLKConfig+0x4c0>
 800ab22:	f240 2146 	movw	r1, #582	; 0x246
 800ab26:	48b3      	ldr	r0, [pc, #716]	; (800adf4 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ab28:	f7f8 f926 	bl	8002d78 <assert_failed>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800ab2c:	6823      	ldr	r3, [r4, #0]
 800ab2e:	031d      	lsls	r5, r3, #12
 800ab30:	d501      	bpl.n	800ab36 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800ab32:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800ab34:	b11a      	cbz	r2, 800ab3e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800ab36:	02d8      	lsls	r0, r3, #11
 800ab38:	d526      	bpl.n	800ab88 <HAL_RCCEx_PeriphCLKConfig+0x51c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800ab3a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800ab3c:	bb22      	cbnz	r2, 800ab88 <HAL_RCCEx_PeriphCLKConfig+0x51c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 800ab3e:	69a3      	ldr	r3, [r4, #24]
 800ab40:	3b02      	subs	r3, #2
 800ab42:	2b0d      	cmp	r3, #13
 800ab44:	f200 8259 	bhi.w	800affa <HAL_RCCEx_PeriphCLKConfig+0x98e>
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 800ab48:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ab4a:	1e59      	subs	r1, r3, #1
 800ab4c:	291f      	cmp	r1, #31
 800ab4e:	f200 824c 	bhi.w	800afea <HAL_RCCEx_PeriphCLKConfig+0x97e>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800ab52:	4aa9      	ldr	r2, [pc, #676]	; (800adf8 <HAL_RCCEx_PeriphCLKConfig+0x78c>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800ab54:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800ab56:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800ab5a:	f8d2 6088 	ldr.w	r6, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800ab5e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800ab62:	69a0      	ldr	r0, [r4, #24]
 800ab64:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 800ab68:	4333      	orrs	r3, r6
 800ab6a:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800ab6e:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800ab72:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800ab76:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800ab7a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 800ab7e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800ab82:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800ab86:	6823      	ldr	r3, [r4, #0]
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800ab88:	0299      	lsls	r1, r3, #10
 800ab8a:	d504      	bpl.n	800ab96 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800ab8c:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800ab8e:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
 800ab92:	f000 8215 	beq.w	800afc0 <HAL_RCCEx_PeriphCLKConfig+0x954>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800ab96:	071a      	lsls	r2, r3, #28
 800ab98:	d526      	bpl.n	800abe8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 800ab9a:	69e3      	ldr	r3, [r4, #28]
 800ab9c:	3b02      	subs	r3, #2
 800ab9e:	2b05      	cmp	r3, #5
 800aba0:	d904      	bls.n	800abac <HAL_RCCEx_PeriphCLKConfig+0x540>
 800aba2:	f240 2171 	movw	r1, #625	; 0x271
 800aba6:	4893      	ldr	r0, [pc, #588]	; (800adf4 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800aba8:	f7f8 f8e6 	bl	8002d78 <assert_failed>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 800abac:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800abae:	f430 3340 	bics.w	r3, r0, #196608	; 0x30000
 800abb2:	f040 8228 	bne.w	800b006 <HAL_RCCEx_PeriphCLKConfig+0x99a>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800abb6:	4a90      	ldr	r2, [pc, #576]	; (800adf8 <HAL_RCCEx_PeriphCLKConfig+0x78c>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800abb8:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800abba:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800abbe:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800abc2:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 800abc6:	69e4      	ldr	r4, [r4, #28]
 800abc8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800abcc:	430b      	orrs	r3, r1
 800abce:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800abd2:	ea43 7304 	orr.w	r3, r3, r4, lsl #28
 800abd6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800abda:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800abde:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800abe2:	4303      	orrs	r3, r0
 800abe4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 800abe8:	4b83      	ldr	r3, [pc, #524]	; (800adf8 <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 800abea:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800abec:	461c      	mov	r4, r3
    __HAL_RCC_PLLSAI_ENABLE();
 800abee:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800abf2:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800abf4:	f7fa fc66 	bl	80054c4 <HAL_GetTick>
 800abf8:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800abfa:	6823      	ldr	r3, [r4, #0]
 800abfc:	009b      	lsls	r3, r3, #2
 800abfe:	f53f af72 	bmi.w	800aae6 <HAL_RCCEx_PeriphCLKConfig+0x47a>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800ac02:	f7fa fc5f 	bl	80054c4 <HAL_GetTick>
 800ac06:	1b40      	subs	r0, r0, r5
 800ac08:	2864      	cmp	r0, #100	; 0x64
 800ac0a:	d9f6      	bls.n	800abfa <HAL_RCCEx_PeriphCLKConfig+0x58e>
        return HAL_TIMEOUT;
 800ac0c:	2003      	movs	r0, #3
}
 800ac0e:	b003      	add	sp, #12
 800ac10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800ac14:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800ac18:	4b78      	ldr	r3, [pc, #480]	; (800adfc <HAL_RCCEx_PeriphCLKConfig+0x790>)
 800ac1a:	429a      	cmp	r2, r3
 800ac1c:	f43f adbb 	beq.w	800a796 <HAL_RCCEx_PeriphCLKConfig+0x12a>
 800ac20:	21b9      	movs	r1, #185	; 0xb9
 800ac22:	4874      	ldr	r0, [pc, #464]	; (800adf4 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ac24:	f7f8 f8a8 	bl	8002d78 <assert_failed>
 800ac28:	e5b5      	b.n	800a796 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    __HAL_RCC_PLLI2S_DISABLE();
 800ac2a:	4b73      	ldr	r3, [pc, #460]	; (800adf8 <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 800ac2c:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800ac2e:	461e      	mov	r6, r3
    __HAL_RCC_PLLI2S_DISABLE();
 800ac30:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800ac34:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800ac36:	f7fa fc45 	bl	80054c4 <HAL_GetTick>
 800ac3a:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800ac3c:	e004      	b.n	800ac48 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800ac3e:	f7fa fc41 	bl	80054c4 <HAL_GetTick>
 800ac42:	1bc0      	subs	r0, r0, r7
 800ac44:	2864      	cmp	r0, #100	; 0x64
 800ac46:	d8e1      	bhi.n	800ac0c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800ac48:	6833      	ldr	r3, [r6, #0]
 800ac4a:	011b      	lsls	r3, r3, #4
 800ac4c:	d4f7      	bmi.n	800ac3e <HAL_RCCEx_PeriphCLKConfig+0x5d2>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 800ac4e:	6863      	ldr	r3, [r4, #4]
 800ac50:	3b32      	subs	r3, #50	; 0x32
 800ac52:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800ac56:	f200 80ee 	bhi.w	800ae36 <HAL_RCCEx_PeriphCLKConfig+0x7ca>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800ac5a:	6823      	ldr	r3, [r4, #0]
 800ac5c:	07df      	lsls	r7, r3, #31
 800ac5e:	d503      	bpl.n	800ac68 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
 800ac60:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800ac62:	2a00      	cmp	r2, #0
 800ac64:	f000 8150 	beq.w	800af08 <HAL_RCCEx_PeriphCLKConfig+0x89c>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800ac68:	031e      	lsls	r6, r3, #12
 800ac6a:	d504      	bpl.n	800ac76 <HAL_RCCEx_PeriphCLKConfig+0x60a>
 800ac6c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800ac6e:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800ac72:	f000 8126 	beq.w	800aec2 <HAL_RCCEx_PeriphCLKConfig+0x856>
 800ac76:	02d8      	lsls	r0, r3, #11
 800ac78:	d504      	bpl.n	800ac84 <HAL_RCCEx_PeriphCLKConfig+0x618>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800ac7a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800ac7c:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800ac80:	f000 811f 	beq.w	800aec2 <HAL_RCCEx_PeriphCLKConfig+0x856>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800ac84:	01d9      	lsls	r1, r3, #7
 800ac86:	d514      	bpl.n	800acb2 <HAL_RCCEx_PeriphCLKConfig+0x646>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800ac88:	6927      	ldr	r7, [r4, #16]
 800ac8a:	2f03      	cmp	r7, #3
 800ac8c:	f200 8175 	bhi.w	800af7a <HAL_RCCEx_PeriphCLKConfig+0x90e>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800ac90:	4959      	ldr	r1, [pc, #356]	; (800adf8 <HAL_RCCEx_PeriphCLKConfig+0x78c>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800ac92:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800ac94:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800ac98:	f8d1 6084 	ldr.w	r6, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800ac9c:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800aca0:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 800aca4:	4332      	orrs	r2, r6
 800aca6:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800acaa:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800acae:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800acb2:	019a      	lsls	r2, r3, #6
 800acb4:	d51a      	bpl.n	800acec <HAL_RCCEx_PeriphCLKConfig+0x680>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800acb6:	6923      	ldr	r3, [r4, #16]
 800acb8:	2b03      	cmp	r3, #3
 800acba:	f200 8173 	bhi.w	800afa4 <HAL_RCCEx_PeriphCLKConfig+0x938>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800acbe:	68a3      	ldr	r3, [r4, #8]
 800acc0:	3b02      	subs	r3, #2
 800acc2:	2b05      	cmp	r3, #5
 800acc4:	f200 8168 	bhi.w	800af98 <HAL_RCCEx_PeriphCLKConfig+0x92c>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800acc8:	68e2      	ldr	r2, [r4, #12]
 800acca:	1e93      	subs	r3, r2, #2
 800accc:	2b0d      	cmp	r3, #13
 800acce:	f200 815c 	bhi.w	800af8a <HAL_RCCEx_PeriphCLKConfig+0x91e>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800acd2:	6923      	ldr	r3, [r4, #16]
 800acd4:	6861      	ldr	r1, [r4, #4]
 800acd6:	041b      	lsls	r3, r3, #16
 800acd8:	68a0      	ldr	r0, [r4, #8]
 800acda:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800acde:	4946      	ldr	r1, [pc, #280]	; (800adf8 <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 800ace0:	ea43 7300 	orr.w	r3, r3, r0, lsl #28
 800ace4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800ace8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 800acec:	4b42      	ldr	r3, [pc, #264]	; (800adf8 <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 800acee:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800acf0:	461e      	mov	r6, r3
    __HAL_RCC_PLLI2S_ENABLE();
 800acf2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800acf6:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800acf8:	f7fa fbe4 	bl	80054c4 <HAL_GetTick>
 800acfc:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800acfe:	e004      	b.n	800ad0a <HAL_RCCEx_PeriphCLKConfig+0x69e>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800ad00:	f7fa fbe0 	bl	80054c4 <HAL_GetTick>
 800ad04:	1bc0      	subs	r0, r0, r7
 800ad06:	2864      	cmp	r0, #100	; 0x64
 800ad08:	d880      	bhi.n	800ac0c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800ad0a:	6833      	ldr	r3, [r6, #0]
 800ad0c:	011b      	lsls	r3, r3, #4
 800ad0e:	d5f7      	bpl.n	800ad00 <HAL_RCCEx_PeriphCLKConfig+0x694>
 800ad10:	e6e7      	b.n	800aae2 <HAL_RCCEx_PeriphCLKConfig+0x476>
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800ad12:	2174      	movs	r1, #116	; 0x74
 800ad14:	4837      	ldr	r0, [pc, #220]	; (800adf4 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ad16:	f7f8 f82f 	bl	8002d78 <assert_failed>
 800ad1a:	6823      	ldr	r3, [r4, #0]
 800ad1c:	e4b0      	b.n	800a680 <HAL_RCCEx_PeriphCLKConfig+0x14>
  uint32_t pllsaiused = 0;
 800ad1e:	2500      	movs	r5, #0
      plli2sused = 1;
 800ad20:	2601      	movs	r6, #1
 800ad22:	e4d8      	b.n	800a6d6 <HAL_RCCEx_PeriphCLKConfig+0x6a>
      plli2sused = 1;
 800ad24:	2601      	movs	r6, #1
 800ad26:	e4ed      	b.n	800a704 <HAL_RCCEx_PeriphCLKConfig+0x98>
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 800ad28:	217a      	movs	r1, #122	; 0x7a
 800ad2a:	4832      	ldr	r0, [pc, #200]	; (800adf4 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ad2c:	f7f8 f824 	bl	8002d78 <assert_failed>
 800ad30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad32:	6823      	ldr	r3, [r4, #0]
 800ad34:	e4ac      	b.n	800a690 <HAL_RCCEx_PeriphCLKConfig+0x24>
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 800ad36:	f240 111b 	movw	r1, #283	; 0x11b
 800ad3a:	482e      	ldr	r0, [pc, #184]	; (800adf4 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ad3c:	f7f8 f81c 	bl	8002d78 <assert_failed>
 800ad40:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800ad42:	6823      	ldr	r3, [r4, #0]
 800ad44:	e5d1      	b.n	800a8ea <HAL_RCCEx_PeriphCLKConfig+0x27e>
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800ad46:	21fd      	movs	r1, #253	; 0xfd
 800ad48:	482a      	ldr	r0, [pc, #168]	; (800adf4 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ad4a:	f7f8 f815 	bl	8002d78 <assert_failed>
 800ad4e:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800ad50:	6823      	ldr	r3, [r4, #0]
 800ad52:	e594      	b.n	800a87e <HAL_RCCEx_PeriphCLKConfig+0x212>
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800ad54:	f240 1107 	movw	r1, #263	; 0x107
 800ad58:	4826      	ldr	r0, [pc, #152]	; (800adf4 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ad5a:	f7f8 f80d 	bl	8002d78 <assert_failed>
 800ad5e:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800ad60:	6823      	ldr	r3, [r4, #0]
 800ad62:	e59e      	b.n	800a8a2 <HAL_RCCEx_PeriphCLKConfig+0x236>
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800ad64:	f240 1111 	movw	r1, #273	; 0x111
 800ad68:	4822      	ldr	r0, [pc, #136]	; (800adf4 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ad6a:	f7f8 f805 	bl	8002d78 <assert_failed>
 800ad6e:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800ad70:	6823      	ldr	r3, [r4, #0]
 800ad72:	e5a8      	b.n	800a8c6 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ad74:	4820      	ldr	r0, [pc, #128]	; (800adf8 <HAL_RCCEx_PeriphCLKConfig+0x78c>)
 800ad76:	4922      	ldr	r1, [pc, #136]	; (800ae00 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 800ad78:	6882      	ldr	r2, [r0, #8]
 800ad7a:	4019      	ands	r1, r3
 800ad7c:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800ad80:	430a      	orrs	r2, r1
 800ad82:	6082      	str	r2, [r0, #8]
 800ad84:	e557      	b.n	800a836 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 800ad86:	219e      	movs	r1, #158	; 0x9e
 800ad88:	481a      	ldr	r0, [pc, #104]	; (800adf4 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ad8a:	f7f7 fff5 	bl	8002d78 <assert_failed>
 800ad8e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800ad90:	6823      	ldr	r3, [r4, #0]
 800ad92:	e4a7      	b.n	800a6e4 <HAL_RCCEx_PeriphCLKConfig+0x78>
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 800ad94:	218a      	movs	r1, #138	; 0x8a
 800ad96:	4817      	ldr	r0, [pc, #92]	; (800adf4 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ad98:	f7f7 ffee 	bl	8002d78 <assert_failed>
 800ad9c:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 800ad9e:	6823      	ldr	r3, [r4, #0]
 800ada0:	e489      	b.n	800a6b6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800ada2:	21f3      	movs	r1, #243	; 0xf3
 800ada4:	4813      	ldr	r0, [pc, #76]	; (800adf4 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ada6:	f7f7 ffe7 	bl	8002d78 <assert_failed>
 800adaa:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 800adac:	6823      	ldr	r3, [r4, #0]
 800adae:	e550      	b.n	800a852 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 800adb0:	f240 1175 	movw	r1, #373	; 0x175
 800adb4:	480f      	ldr	r0, [pc, #60]	; (800adf4 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800adb6:	f7f7 ffdf 	bl	8002d78 <assert_failed>
 800adba:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800adbc:	6823      	ldr	r3, [r4, #0]
 800adbe:	e61a      	b.n	800a9f6 <HAL_RCCEx_PeriphCLKConfig+0x38a>
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 800adc0:	f240 117f 	movw	r1, #383	; 0x17f
 800adc4:	480b      	ldr	r0, [pc, #44]	; (800adf4 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800adc6:	f7f7 ffd7 	bl	8002d78 <assert_failed>
 800adca:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800adcc:	6823      	ldr	r3, [r4, #0]
 800adce:	e621      	b.n	800aa14 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800add0:	f240 11a1 	movw	r1, #417	; 0x1a1
 800add4:	4807      	ldr	r0, [pc, #28]	; (800adf4 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800add6:	f7f7 ffcf 	bl	8002d78 <assert_failed>
 800adda:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800adde:	6823      	ldr	r3, [r4, #0]
 800ade0:	e63f      	b.n	800aa62 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 800ade2:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 800ade6:	4803      	ldr	r0, [pc, #12]	; (800adf4 <HAL_RCCEx_PeriphCLKConfig+0x788>)
 800ade8:	f7f7 ffc6 	bl	8002d78 <assert_failed>
 800adec:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800adf0:	6823      	ldr	r3, [r4, #0]
 800adf2:	e646      	b.n	800aa82 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800adf4:	08026620 	.word	0x08026620
 800adf8:	40023800 	.word	0x40023800
 800adfc:	001c0300 	.word	0x001c0300
 800ae00:	0ffffcff 	.word	0x0ffffcff
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800ae04:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 800ae08:	4886      	ldr	r0, [pc, #536]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800ae0a:	f7f7 ffb5 	bl	8002d78 <assert_failed>
 800ae0e:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800ae12:	6823      	ldr	r3, [r4, #0]
 800ae14:	e645      	b.n	800aaa2 <HAL_RCCEx_PeriphCLKConfig+0x436>
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 800ae16:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 800ae1a:	4882      	ldr	r0, [pc, #520]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800ae1c:	f7f7 ffac 	bl	8002d78 <assert_failed>
 800ae20:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800ae24:	e64d      	b.n	800aac2 <HAL_RCCEx_PeriphCLKConfig+0x456>
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800ae26:	f240 1125 	movw	r1, #293	; 0x125
 800ae2a:	487e      	ldr	r0, [pc, #504]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800ae2c:	f7f7 ffa4 	bl	8002d78 <assert_failed>
 800ae30:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800ae32:	6823      	ldr	r3, [r4, #0]
 800ae34:	e567      	b.n	800a906 <HAL_RCCEx_PeriphCLKConfig+0x29a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 800ae36:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 800ae3a:	487a      	ldr	r0, [pc, #488]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800ae3c:	f7f7 ff9c 	bl	8002d78 <assert_failed>
 800ae40:	e70b      	b.n	800ac5a <HAL_RCCEx_PeriphCLKConfig+0x5ee>
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800ae42:	f240 112f 	movw	r1, #303	; 0x12f
 800ae46:	4877      	ldr	r0, [pc, #476]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800ae48:	f7f7 ff96 	bl	8002d78 <assert_failed>
 800ae4c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800ae4e:	6823      	ldr	r3, [r4, #0]
 800ae50:	e568      	b.n	800a924 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800ae52:	f240 1139 	movw	r1, #313	; 0x139
 800ae56:	4873      	ldr	r0, [pc, #460]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800ae58:	f7f7 ff8e 	bl	8002d78 <assert_failed>
 800ae5c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800ae5e:	6823      	ldr	r3, [r4, #0]
 800ae60:	e56f      	b.n	800a942 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800ae62:	f240 1197 	movw	r1, #407	; 0x197
 800ae66:	486f      	ldr	r0, [pc, #444]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800ae68:	f7f7 ff86 	bl	8002d78 <assert_failed>
 800ae6c:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800ae6e:	6823      	ldr	r3, [r4, #0]
 800ae70:	e5e7      	b.n	800aa42 <HAL_RCCEx_PeriphCLKConfig+0x3d6>
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 800ae72:	f240 116b 	movw	r1, #363	; 0x16b
 800ae76:	486b      	ldr	r0, [pc, #428]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800ae78:	f7f7 ff7e 	bl	8002d78 <assert_failed>
 800ae7c:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800ae7e:	6823      	ldr	r3, [r4, #0]
 800ae80:	e5aa      	b.n	800a9d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800ae82:	f240 1143 	movw	r1, #323	; 0x143
 800ae86:	4867      	ldr	r0, [pc, #412]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800ae88:	f7f7 ff76 	bl	8002d78 <assert_failed>
 800ae8c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800ae8e:	6823      	ldr	r3, [r4, #0]
 800ae90:	e566      	b.n	800a960 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800ae92:	f240 114d 	movw	r1, #333	; 0x14d
 800ae96:	4863      	ldr	r0, [pc, #396]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800ae98:	f7f7 ff6e 	bl	8002d78 <assert_failed>
 800ae9c:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800ae9e:	6823      	ldr	r3, [r4, #0]
 800aea0:	e56d      	b.n	800a97e <HAL_RCCEx_PeriphCLKConfig+0x312>
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 800aea2:	f240 1157 	movw	r1, #343	; 0x157
 800aea6:	485f      	ldr	r0, [pc, #380]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800aea8:	f7f7 ff66 	bl	8002d78 <assert_failed>
 800aeac:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800aeae:	6823      	ldr	r3, [r4, #0]
 800aeb0:	e574      	b.n	800a99c <HAL_RCCEx_PeriphCLKConfig+0x330>
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 800aeb2:	f240 1161 	movw	r1, #353	; 0x161
 800aeb6:	485b      	ldr	r0, [pc, #364]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800aeb8:	f7f7 ff5e 	bl	8002d78 <assert_failed>
 800aebc:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800aebe:	6823      	ldr	r3, [r4, #0]
 800aec0:	e57b      	b.n	800a9ba <HAL_RCCEx_PeriphCLKConfig+0x34e>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800aec2:	68e3      	ldr	r3, [r4, #12]
 800aec4:	3b02      	subs	r3, #2
 800aec6:	2b0d      	cmp	r3, #13
 800aec8:	d851      	bhi.n	800af6e <HAL_RCCEx_PeriphCLKConfig+0x902>
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 800aeca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aecc:	1e5e      	subs	r6, r3, #1
 800aece:	2e1f      	cmp	r6, #31
 800aed0:	d845      	bhi.n	800af5e <HAL_RCCEx_PeriphCLKConfig+0x8f2>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800aed2:	4a55      	ldr	r2, [pc, #340]	; (800b028 <HAL_RCCEx_PeriphCLKConfig+0x9bc>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800aed4:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800aed6:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800aeda:	f8d2 7084 	ldr.w	r7, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800aede:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800aee2:	68e1      	ldr	r1, [r4, #12]
 800aee4:	f007 47e0 	and.w	r7, r7, #1879048192	; 0x70000000
 800aee8:	433b      	orrs	r3, r7
 800aeea:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800aeee:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800aef2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800aef6:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800aefa:	f023 031f 	bic.w	r3, r3, #31
 800aefe:	4333      	orrs	r3, r6
 800af00:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800af04:	6823      	ldr	r3, [r4, #0]
 800af06:	e6bd      	b.n	800ac84 <HAL_RCCEx_PeriphCLKConfig+0x618>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800af08:	68a7      	ldr	r7, [r4, #8]
 800af0a:	1eba      	subs	r2, r7, #2
 800af0c:	2a05      	cmp	r2, #5
 800af0e:	d84f      	bhi.n	800afb0 <HAL_RCCEx_PeriphCLKConfig+0x944>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800af10:	4945      	ldr	r1, [pc, #276]	; (800b028 <HAL_RCCEx_PeriphCLKConfig+0x9bc>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800af12:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800af14:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800af18:	f8d1 6084 	ldr.w	r6, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800af1c:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800af20:	f006 6670 	and.w	r6, r6, #251658240	; 0xf000000
 800af24:	4332      	orrs	r2, r6
 800af26:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800af2a:	ea42 7207 	orr.w	r2, r2, r7, lsl #28
 800af2e:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
 800af32:	e699      	b.n	800ac68 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800af34:	4617      	mov	r7, r2
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800af36:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800af3a:	f7fa fac3 	bl	80054c4 <HAL_GetTick>
 800af3e:	4681      	mov	r9, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800af40:	e006      	b.n	800af50 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800af42:	f7fa fabf 	bl	80054c4 <HAL_GetTick>
 800af46:	eba0 0009 	sub.w	r0, r0, r9
 800af4a:	4540      	cmp	r0, r8
 800af4c:	f63f ae5e 	bhi.w	800ac0c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800af50:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800af52:	079b      	lsls	r3, r3, #30
 800af54:	d5f5      	bpl.n	800af42 <HAL_RCCEx_PeriphCLKConfig+0x8d6>
 800af56:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800af58:	f403 7040 	and.w	r0, r3, #768	; 0x300
 800af5c:	e462      	b.n	800a824 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 800af5e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800af62:	4830      	ldr	r0, [pc, #192]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800af64:	f7f7 ff08 	bl	8002d78 <assert_failed>
 800af68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af6a:	1e5e      	subs	r6, r3, #1
 800af6c:	e7b1      	b.n	800aed2 <HAL_RCCEx_PeriphCLKConfig+0x866>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800af6e:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 800af72:	482c      	ldr	r0, [pc, #176]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800af74:	f7f7 ff00 	bl	8002d78 <assert_failed>
 800af78:	e7a7      	b.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0x85e>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800af7a:	f240 2107 	movw	r1, #519	; 0x207
 800af7e:	4829      	ldr	r0, [pc, #164]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800af80:	f7f7 fefa 	bl	8002d78 <assert_failed>
 800af84:	6927      	ldr	r7, [r4, #16]
 800af86:	6823      	ldr	r3, [r4, #0]
 800af88:	e682      	b.n	800ac90 <HAL_RCCEx_PeriphCLKConfig+0x624>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800af8a:	f44f 7106 	mov.w	r1, #536	; 0x218
 800af8e:	4825      	ldr	r0, [pc, #148]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800af90:	f7f7 fef2 	bl	8002d78 <assert_failed>
 800af94:	68e2      	ldr	r2, [r4, #12]
 800af96:	e69c      	b.n	800acd2 <HAL_RCCEx_PeriphCLKConfig+0x666>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800af98:	f240 2117 	movw	r1, #535	; 0x217
 800af9c:	4821      	ldr	r0, [pc, #132]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800af9e:	f7f7 feeb 	bl	8002d78 <assert_failed>
 800afa2:	e691      	b.n	800acc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800afa4:	f240 2116 	movw	r1, #534	; 0x216
 800afa8:	481e      	ldr	r0, [pc, #120]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800afaa:	f7f7 fee5 	bl	8002d78 <assert_failed>
 800afae:	e686      	b.n	800acbe <HAL_RCCEx_PeriphCLKConfig+0x652>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800afb0:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 800afb4:	481b      	ldr	r0, [pc, #108]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800afb6:	f7f7 fedf 	bl	8002d78 <assert_failed>
 800afba:	68a7      	ldr	r7, [r4, #8]
 800afbc:	6823      	ldr	r3, [r4, #0]
 800afbe:	e7a7      	b.n	800af10 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 800afc0:	6a26      	ldr	r6, [r4, #32]
 800afc2:	2e03      	cmp	r6, #3
 800afc4:	d826      	bhi.n	800b014 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800afc6:	4918      	ldr	r1, [pc, #96]	; (800b028 <HAL_RCCEx_PeriphCLKConfig+0x9bc>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800afc8:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800afca:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800afce:	f8d1 0088 	ldr.w	r0, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800afd2:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800afd6:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 800afda:	4302      	orrs	r2, r0
 800afdc:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 800afe0:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800afe4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
 800afe8:	e5d5      	b.n	800ab96 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 800afea:	f240 214f 	movw	r1, #591	; 0x24f
 800afee:	480d      	ldr	r0, [pc, #52]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800aff0:	f7f7 fec2 	bl	8002d78 <assert_failed>
 800aff4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800aff6:	1e59      	subs	r1, r3, #1
 800aff8:	e5ab      	b.n	800ab52 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 800affa:	f240 214d 	movw	r1, #589	; 0x24d
 800affe:	4809      	ldr	r0, [pc, #36]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800b000:	f7f7 feba 	bl	8002d78 <assert_failed>
 800b004:	e5a0      	b.n	800ab48 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 800b006:	4807      	ldr	r0, [pc, #28]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800b008:	f240 2172 	movw	r1, #626	; 0x272
 800b00c:	f7f7 feb4 	bl	8002d78 <assert_failed>
 800b010:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800b012:	e5d0      	b.n	800abb6 <HAL_RCCEx_PeriphCLKConfig+0x54a>
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 800b014:	f240 2162 	movw	r1, #610	; 0x262
 800b018:	4802      	ldr	r0, [pc, #8]	; (800b024 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800b01a:	f7f7 fead 	bl	8002d78 <assert_failed>
 800b01e:	6a26      	ldr	r6, [r4, #32]
 800b020:	6823      	ldr	r3, [r4, #0]
 800b022:	e7d0      	b.n	800afc6 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800b024:	08026620 	.word	0x08026620
 800b028:	40023800 	.word	0x40023800

0800b02c <HAL_RNG_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800b02c:	b1f8      	cbz	r0, 800b06e <HAL_RNG_Init+0x42>
  {
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_RNG_ALL_INSTANCE(hrng->Instance));
 800b02e:	6802      	ldr	r2, [r0, #0]
{
 800b030:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_RNG_ALL_INSTANCE(hrng->Instance));
 800b032:	4b10      	ldr	r3, [pc, #64]	; (800b074 <HAL_RNG_Init+0x48>)
 800b034:	4604      	mov	r4, r0
 800b036:	429a      	cmp	r2, r3
 800b038:	d003      	beq.n	800b042 <HAL_RNG_Init+0x16>
 800b03a:	21a3      	movs	r1, #163	; 0xa3
 800b03c:	480e      	ldr	r0, [pc, #56]	; (800b078 <HAL_RNG_Init+0x4c>)
 800b03e:	f7f7 fe9b 	bl	8002d78 <assert_failed>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800b042:	7963      	ldrb	r3, [r4, #5]
 800b044:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800b048:	b163      	cbz	r3, 800b064 <HAL_RNG_Init+0x38>
  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800b04a:	6821      	ldr	r1, [r4, #0]
  hrng->State = HAL_RNG_STATE_BUSY;
 800b04c:	2302      	movs	r3, #2

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800b04e:	2200      	movs	r2, #0
  hrng->State = HAL_RNG_STATE_READY;
 800b050:	2501      	movs	r5, #1
  hrng->State = HAL_RNG_STATE_BUSY;
 800b052:	7163      	strb	r3, [r4, #5]
  __HAL_RNG_ENABLE(hrng);
 800b054:	680b      	ldr	r3, [r1, #0]

  /* Return function status */
  return HAL_OK;
 800b056:	4610      	mov	r0, r2
  __HAL_RNG_ENABLE(hrng);
 800b058:	f043 0304 	orr.w	r3, r3, #4
 800b05c:	600b      	str	r3, [r1, #0]
  hrng->State = HAL_RNG_STATE_READY;
 800b05e:	7165      	strb	r5, [r4, #5]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800b060:	60a2      	str	r2, [r4, #8]
}
 800b062:	bd38      	pop	{r3, r4, r5, pc}
    hrng->Lock = HAL_UNLOCKED;
 800b064:	7122      	strb	r2, [r4, #4]
    HAL_RNG_MspInit(hrng);
 800b066:	4620      	mov	r0, r4
 800b068:	f7f8 fea8 	bl	8003dbc <HAL_RNG_MspInit>
 800b06c:	e7ed      	b.n	800b04a <HAL_RNG_Init+0x1e>
    return HAL_ERROR;
 800b06e:	2001      	movs	r0, #1
}
 800b070:	4770      	bx	lr
 800b072:	bf00      	nop
 800b074:	50060800 	.word	0x50060800
 800b078:	0802665c 	.word	0x0802665c

0800b07c <SPI_WaitFifoStateUntilTimeout.part.1>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800b07c:	4603      	mov	r3, r0
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b07e:	e9d0 2000 	ldrd	r2, r0, [r0]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b082:	6851      	ldr	r1, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b084:	f5b0 7f82 	cmp.w	r0, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b088:	f021 01e0 	bic.w	r1, r1, #224	; 0xe0
 800b08c:	6051      	str	r1, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b08e:	d013      	beq.n	800b0b8 <SPI_WaitFifoStateUntilTimeout.part.1+0x3c>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b090:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800b092:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800b096:	d107      	bne.n	800b0a8 <SPI_WaitFifoStateUntilTimeout.part.1+0x2c>
        {
          SPI_RESET_CRC(hspi);
 800b098:	6811      	ldr	r1, [r2, #0]
 800b09a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 800b09e:	6011      	str	r1, [r2, #0]
 800b0a0:	6811      	ldr	r1, [r2, #0]
 800b0a2:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 800b0a6:	6011      	str	r1, [r2, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b0a8:	2101      	movs	r1, #1

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b0aa:	2200      	movs	r2, #0
      }
    }
  }

  return HAL_OK;
}
 800b0ac:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 800b0ae:	f883 105d 	strb.w	r1, [r3, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 800b0b2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
}
 800b0b6:	4770      	bx	lr
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b0b8:	6899      	ldr	r1, [r3, #8]
 800b0ba:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800b0be:	d002      	beq.n	800b0c6 <SPI_WaitFifoStateUntilTimeout.part.1+0x4a>
 800b0c0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b0c4:	d1e4      	bne.n	800b090 <SPI_WaitFifoStateUntilTimeout.part.1+0x14>
          __HAL_SPI_DISABLE(hspi);
 800b0c6:	6811      	ldr	r1, [r2, #0]
 800b0c8:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 800b0cc:	6011      	str	r1, [r2, #0]
 800b0ce:	e7df      	b.n	800b090 <SPI_WaitFifoStateUntilTimeout.part.1+0x14>

0800b0d0 <SPI_WaitFlagStateUntilTimeout.constprop.9>:
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800b0d0:	b570      	push	{r4, r5, r6, lr}
 800b0d2:	4605      	mov	r5, r0
 800b0d4:	460c      	mov	r4, r1
 800b0d6:	4616      	mov	r6, r2
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b0d8:	682b      	ldr	r3, [r5, #0]
 800b0da:	e001      	b.n	800b0e0 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x10>
    if (Timeout != HAL_MAX_DELAY)
 800b0dc:	1c62      	adds	r2, r4, #1
 800b0de:	d104      	bne.n	800b0ea <SPI_WaitFlagStateUntilTimeout.constprop.9+0x1a>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b0e0:	6898      	ldr	r0, [r3, #8]
 800b0e2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b0e6:	d1f9      	bne.n	800b0dc <SPI_WaitFlagStateUntilTimeout.constprop.9+0xc>
}
 800b0e8:	bd70      	pop	{r4, r5, r6, pc}
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800b0ea:	f7fa f9eb 	bl	80054c4 <HAL_GetTick>
 800b0ee:	1b80      	subs	r0, r0, r6
 800b0f0:	4284      	cmp	r4, r0
 800b0f2:	d8f1      	bhi.n	800b0d8 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x8>
 800b0f4:	4628      	mov	r0, r5
}
 800b0f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b0fa:	f7ff bfbf 	b.w	800b07c <SPI_WaitFifoStateUntilTimeout.part.1>
 800b0fe:	bf00      	nop

0800b100 <SPI_WaitFifoStateUntilTimeout.constprop.10>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800b100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b102:	4606      	mov	r6, r0
 800b104:	460c      	mov	r4, r1
 800b106:	4615      	mov	r5, r2
 800b108:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((hspi->Instance->SR & Fifo) != State)
 800b10a:	6831      	ldr	r1, [r6, #0]
 800b10c:	e005      	b.n	800b11a <SPI_WaitFifoStateUntilTimeout.constprop.10+0x1a>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b10e:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 800b112:	d100      	bne.n	800b116 <SPI_WaitFifoStateUntilTimeout.constprop.10+0x16>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800b114:	7b0a      	ldrb	r2, [r1, #12]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b116:	1c6b      	adds	r3, r5, #1
 800b118:	d103      	bne.n	800b122 <SPI_WaitFifoStateUntilTimeout.constprop.10+0x22>
  while ((hspi->Instance->SR & Fifo) != State)
 800b11a:	6888      	ldr	r0, [r1, #8]
 800b11c:	4020      	ands	r0, r4
 800b11e:	d1f6      	bne.n	800b10e <SPI_WaitFifoStateUntilTimeout.constprop.10+0xe>
      }
    }
  }

  return HAL_OK;
}
 800b120:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800b122:	f7fa f9cf 	bl	80054c4 <HAL_GetTick>
 800b126:	1bc0      	subs	r0, r0, r7
 800b128:	4285      	cmp	r5, r0
 800b12a:	d8ee      	bhi.n	800b10a <SPI_WaitFifoStateUntilTimeout.constprop.10+0xa>
 800b12c:	4630      	mov	r0, r6
}
 800b12e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b132:	f7ff bfa3 	b.w	800b07c <SPI_WaitFifoStateUntilTimeout.part.1>
 800b136:	bf00      	nop

0800b138 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b138:	b570      	push	{r4, r5, r6, lr}
 800b13a:	460d      	mov	r5, r1
 800b13c:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b13e:	4613      	mov	r3, r2
 800b140:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800b144:	462a      	mov	r2, r5
{
 800b146:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b148:	f7ff ffda 	bl	800b100 <SPI_WaitFifoStateUntilTimeout.constprop.10>
 800b14c:	b970      	cbnz	r0, 800b16c <SPI_EndRxTxTransaction+0x34>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b14e:	4632      	mov	r2, r6
 800b150:	4629      	mov	r1, r5
 800b152:	4620      	mov	r0, r4
 800b154:	f7ff ffbc 	bl	800b0d0 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 800b158:	b940      	cbnz	r0, 800b16c <SPI_EndRxTxTransaction+0x34>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b15a:	4633      	mov	r3, r6
 800b15c:	462a      	mov	r2, r5
 800b15e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800b162:	4620      	mov	r0, r4
 800b164:	f7ff ffcc 	bl	800b100 <SPI_WaitFifoStateUntilTimeout.constprop.10>
 800b168:	b900      	cbnz	r0, 800b16c <SPI_EndRxTxTransaction+0x34>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 800b16a:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b16c:	6e23      	ldr	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 800b16e:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b170:	f043 0320 	orr.w	r3, r3, #32
 800b174:	6623      	str	r3, [r4, #96]	; 0x60
}
 800b176:	bd70      	pop	{r4, r5, r6, pc}

0800b178 <HAL_SPI_Init>:
  if (hspi == NULL)
 800b178:	2800      	cmp	r0, #0
 800b17a:	f000 80f9 	beq.w	800b370 <HAL_SPI_Init+0x1f8>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800b17e:	6802      	ldr	r2, [r0, #0]
 800b180:	4b94      	ldr	r3, [pc, #592]	; (800b3d4 <HAL_SPI_Init+0x25c>)
 800b182:	4995      	ldr	r1, [pc, #596]	; (800b3d8 <HAL_SPI_Init+0x260>)
 800b184:	429a      	cmp	r2, r3
 800b186:	bf18      	it	ne
 800b188:	428a      	cmpne	r2, r1
 800b18a:	f501 318c 	add.w	r1, r1, #71680	; 0x11800
 800b18e:	bf14      	ite	ne
 800b190:	2301      	movne	r3, #1
 800b192:	2300      	moveq	r3, #0
{
 800b194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800b198:	4d90      	ldr	r5, [pc, #576]	; (800b3dc <HAL_SPI_Init+0x264>)
 800b19a:	4604      	mov	r4, r0
 800b19c:	4890      	ldr	r0, [pc, #576]	; (800b3e0 <HAL_SPI_Init+0x268>)
 800b19e:	42aa      	cmp	r2, r5
 800b1a0:	bf0c      	ite	eq
 800b1a2:	2300      	moveq	r3, #0
 800b1a4:	f003 0301 	andne.w	r3, r3, #1
 800b1a8:	4282      	cmp	r2, r0
 800b1aa:	bf0c      	ite	eq
 800b1ac:	2300      	moveq	r3, #0
 800b1ae:	f003 0301 	andne.w	r3, r3, #1
 800b1b2:	428a      	cmp	r2, r1
 800b1b4:	bf0c      	ite	eq
 800b1b6:	2300      	moveq	r3, #0
 800b1b8:	f003 0301 	andne.w	r3, r3, #1
 800b1bc:	b11b      	cbz	r3, 800b1c6 <HAL_SPI_Init+0x4e>
 800b1be:	4b89      	ldr	r3, [pc, #548]	; (800b3e4 <HAL_SPI_Init+0x26c>)
 800b1c0:	429a      	cmp	r2, r3
 800b1c2:	f040 80ee 	bne.w	800b3a2 <HAL_SPI_Init+0x22a>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800b1c6:	6863      	ldr	r3, [r4, #4]
 800b1c8:	b13b      	cbz	r3, 800b1da <HAL_SPI_Init+0x62>
 800b1ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b1ce:	d004      	beq.n	800b1da <HAL_SPI_Init+0x62>
 800b1d0:	f240 1145 	movw	r1, #325	; 0x145
 800b1d4:	4884      	ldr	r0, [pc, #528]	; (800b3e8 <HAL_SPI_Init+0x270>)
 800b1d6:	f7f7 fdcf 	bl	8002d78 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800b1da:	68a3      	ldr	r3, [r4, #8]
 800b1dc:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 800b1e0:	d003      	beq.n	800b1ea <HAL_SPI_Init+0x72>
 800b1e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b1e6:	f040 80c5 	bne.w	800b374 <HAL_SPI_Init+0x1fc>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800b1ea:	68e2      	ldr	r2, [r4, #12]
 800b1ec:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
 800b1f0:	f422 7040 	bic.w	r0, r2, #768	; 0x300
 800b1f4:	f422 6110 	bic.w	r1, r2, #2304	; 0x900
 800b1f8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800b1fc:	bf18      	it	ne
 800b1fe:	f5b0 6f00 	cmpne.w	r0, #2048	; 0x800
 800b202:	bf14      	ite	ne
 800b204:	2301      	movne	r3, #1
 800b206:	2300      	moveq	r3, #0
 800b208:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 800b20c:	bf0c      	ite	eq
 800b20e:	2300      	moveq	r3, #0
 800b210:	f003 0301 	andne.w	r3, r3, #1
 800b214:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b218:	bf0c      	ite	eq
 800b21a:	2300      	moveq	r3, #0
 800b21c:	f003 0301 	andne.w	r3, r3, #1
 800b220:	b12b      	cbz	r3, 800b22e <HAL_SPI_Init+0xb6>
 800b222:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b226:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800b22a:	f040 80cc 	bne.w	800b3c6 <HAL_SPI_Init+0x24e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800b22e:	69a3      	ldr	r3, [r4, #24]
 800b230:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 800b234:	d003      	beq.n	800b23e <HAL_SPI_Init+0xc6>
 800b236:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b23a:	f040 80a1 	bne.w	800b380 <HAL_SPI_Init+0x208>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800b23e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b240:	f033 0308 	bics.w	r3, r3, #8
 800b244:	d17f      	bne.n	800b346 <HAL_SPI_Init+0x1ce>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800b246:	69e3      	ldr	r3, [r4, #28]
 800b248:	f023 0318 	bic.w	r3, r3, #24
 800b24c:	2b20      	cmp	r3, #32
 800b24e:	d002      	beq.n	800b256 <HAL_SPI_Init+0xde>
 800b250:	2b00      	cmp	r3, #0
 800b252:	f040 80b2 	bne.w	800b3ba <HAL_SPI_Init+0x242>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800b256:	6a23      	ldr	r3, [r4, #32]
 800b258:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800b25c:	d169      	bne.n	800b332 <HAL_SPI_Init+0x1ba>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800b25e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b260:	f033 0210 	bics.w	r2, r3, #16
 800b264:	d17b      	bne.n	800b35e <HAL_SPI_Init+0x1e6>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b266:	b943      	cbnz	r3, 800b27a <HAL_SPI_Init+0x102>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800b268:	6923      	ldr	r3, [r4, #16]
 800b26a:	f033 0302 	bics.w	r3, r3, #2
 800b26e:	f040 809e 	bne.w	800b3ae <HAL_SPI_Init+0x236>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800b272:	6963      	ldr	r3, [r4, #20]
 800b274:	2b01      	cmp	r3, #1
 800b276:	f200 808e 	bhi.w	800b396 <HAL_SPI_Init+0x21e>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b27a:	2200      	movs	r2, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 800b27c:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b280:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800b282:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800b286:	2b00      	cmp	r3, #0
 800b288:	d04d      	beq.n	800b326 <HAL_SPI_Init+0x1ae>
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b28a:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 800b28c:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 800b28e:	6822      	ldr	r2, [r4, #0]
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b290:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
  hspi->State = HAL_SPI_STATE_BUSY;
 800b294:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b298:	f427 6100 	bic.w	r1, r7, #2048	; 0x800
  __HAL_SPI_DISABLE(hspi);
 800b29c:	6813      	ldr	r3, [r2, #0]
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b29e:	bf94      	ite	ls
 800b2a0:	f44f 5580 	movls.w	r5, #4096	; 0x1000
 800b2a4:	2500      	movhi	r5, #0
  __HAL_SPI_DISABLE(hspi);
 800b2a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b2aa:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 800b2ae:	6013      	str	r3, [r2, #0]
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b2b0:	d135      	bne.n	800b31e <HAL_SPI_Init+0x1a6>
 800b2b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800b2b4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b2b6:	b92b      	cbnz	r3, 800b2c4 <HAL_SPI_Init+0x14c>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b2b8:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800b2bc:	bf8c      	ite	hi
 800b2be:	2302      	movhi	r3, #2
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800b2c0:	2301      	movls	r3, #1
 800b2c2:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b2c4:	68a1      	ldr	r1, [r4, #8]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b2c6:	f04f 0800 	mov.w	r8, #0
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b2ca:	6863      	ldr	r3, [r4, #4]
 800b2cc:	6920      	ldr	r0, [r4, #16]
 800b2ce:	430b      	orrs	r3, r1
 800b2d0:	6961      	ldr	r1, [r4, #20]
 800b2d2:	4303      	orrs	r3, r0
 800b2d4:	430b      	orrs	r3, r1
 800b2d6:	e9d4 0106 	ldrd	r0, r1, [r4, #24]
 800b2da:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800b2dc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b2de:	ea4f 4c10 	mov.w	ip, r0, lsr #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b2e2:	f400 7e00 	and.w	lr, r0, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800b2e6:	430f      	orrs	r7, r1
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b2e8:	6a21      	ldr	r1, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800b2ea:	f00c 0c04 	and.w	ip, ip, #4
  return HAL_OK;
 800b2ee:	4640      	mov	r0, r8
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b2f0:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800b2f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b2f4:	430f      	orrs	r7, r1
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b2f6:	ea43 030e 	orr.w	r3, r3, lr
  hspi->State     = HAL_SPI_STATE_READY;
 800b2fa:	f04f 0e01 	mov.w	lr, #1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800b2fe:	ea47 070c 	orr.w	r7, r7, ip
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b302:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800b304:	433d      	orrs	r5, r7
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b306:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800b308:	6055      	str	r5, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b30a:	69d3      	ldr	r3, [r2, #28]
 800b30c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b310:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b312:	f8c4 8060 	str.w	r8, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b316:	f884 e05d 	strb.w	lr, [r4, #93]	; 0x5d
}
 800b31a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b31e:	2300      	movs	r3, #0
 800b320:	461e      	mov	r6, r3
 800b322:	62a3      	str	r3, [r4, #40]	; 0x28
 800b324:	e7c6      	b.n	800b2b4 <HAL_SPI_Init+0x13c>
    hspi->Lock = HAL_UNLOCKED;
 800b326:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 800b32a:	4620      	mov	r0, r4
 800b32c:	f7f8 fd5c 	bl	8003de8 <HAL_SPI_MspInit>
 800b330:	e7ab      	b.n	800b28a <HAL_SPI_Init+0x112>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800b332:	f240 114b 	movw	r1, #331	; 0x14b
 800b336:	482c      	ldr	r0, [pc, #176]	; (800b3e8 <HAL_SPI_Init+0x270>)
 800b338:	f7f7 fd1e 	bl	8002d78 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800b33c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b33e:	f033 0210 	bics.w	r2, r3, #16
 800b342:	d090      	beq.n	800b266 <HAL_SPI_Init+0xee>
 800b344:	e00b      	b.n	800b35e <HAL_SPI_Init+0x1e6>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800b346:	f240 1149 	movw	r1, #329	; 0x149
 800b34a:	4827      	ldr	r0, [pc, #156]	; (800b3e8 <HAL_SPI_Init+0x270>)
 800b34c:	f7f7 fd14 	bl	8002d78 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800b350:	69e3      	ldr	r3, [r4, #28]
 800b352:	f023 0318 	bic.w	r3, r3, #24
 800b356:	2b20      	cmp	r3, #32
 800b358:	f47f af7a 	bne.w	800b250 <HAL_SPI_Init+0xd8>
 800b35c:	e77b      	b.n	800b256 <HAL_SPI_Init+0xde>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800b35e:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800b362:	4821      	ldr	r0, [pc, #132]	; (800b3e8 <HAL_SPI_Init+0x270>)
 800b364:	f7f7 fd08 	bl	8002d78 <assert_failed>
 800b368:	6a63      	ldr	r3, [r4, #36]	; 0x24
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d185      	bne.n	800b27a <HAL_SPI_Init+0x102>
 800b36e:	e77b      	b.n	800b268 <HAL_SPI_Init+0xf0>
    return HAL_ERROR;
 800b370:	2001      	movs	r0, #1
}
 800b372:	4770      	bx	lr
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800b374:	f44f 71a3 	mov.w	r1, #326	; 0x146
 800b378:	481b      	ldr	r0, [pc, #108]	; (800b3e8 <HAL_SPI_Init+0x270>)
 800b37a:	f7f7 fcfd 	bl	8002d78 <assert_failed>
 800b37e:	e734      	b.n	800b1ea <HAL_SPI_Init+0x72>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800b380:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800b384:	4818      	ldr	r0, [pc, #96]	; (800b3e8 <HAL_SPI_Init+0x270>)
 800b386:	f7f7 fcf7 	bl	8002d78 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800b38a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b38c:	f033 0308 	bics.w	r3, r3, #8
 800b390:	f43f af59 	beq.w	800b246 <HAL_SPI_Init+0xce>
 800b394:	e7d7      	b.n	800b346 <HAL_SPI_Init+0x1ce>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800b396:	f44f 71a8 	mov.w	r1, #336	; 0x150
 800b39a:	4813      	ldr	r0, [pc, #76]	; (800b3e8 <HAL_SPI_Init+0x270>)
 800b39c:	f7f7 fcec 	bl	8002d78 <assert_failed>
 800b3a0:	e76b      	b.n	800b27a <HAL_SPI_Init+0x102>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800b3a2:	f44f 71a2 	mov.w	r1, #324	; 0x144
 800b3a6:	4810      	ldr	r0, [pc, #64]	; (800b3e8 <HAL_SPI_Init+0x270>)
 800b3a8:	f7f7 fce6 	bl	8002d78 <assert_failed>
 800b3ac:	e70b      	b.n	800b1c6 <HAL_SPI_Init+0x4e>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800b3ae:	f240 114f 	movw	r1, #335	; 0x14f
 800b3b2:	480d      	ldr	r0, [pc, #52]	; (800b3e8 <HAL_SPI_Init+0x270>)
 800b3b4:	f7f7 fce0 	bl	8002d78 <assert_failed>
 800b3b8:	e75b      	b.n	800b272 <HAL_SPI_Init+0xfa>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800b3ba:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 800b3be:	480a      	ldr	r0, [pc, #40]	; (800b3e8 <HAL_SPI_Init+0x270>)
 800b3c0:	f7f7 fcda 	bl	8002d78 <assert_failed>
 800b3c4:	e747      	b.n	800b256 <HAL_SPI_Init+0xde>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800b3c6:	f240 1147 	movw	r1, #327	; 0x147
 800b3ca:	4807      	ldr	r0, [pc, #28]	; (800b3e8 <HAL_SPI_Init+0x270>)
 800b3cc:	f7f7 fcd4 	bl	8002d78 <assert_failed>
 800b3d0:	e72d      	b.n	800b22e <HAL_SPI_Init+0xb6>
 800b3d2:	bf00      	nop
 800b3d4:	40013000 	.word	0x40013000
 800b3d8:	40003800 	.word	0x40003800
 800b3dc:	40003c00 	.word	0x40003c00
 800b3e0:	40013400 	.word	0x40013400
 800b3e4:	40015400 	.word	0x40015400
 800b3e8:	08026694 	.word	0x08026694

0800b3ec <HAL_SPI_Transmit>:
{
 800b3ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3f0:	461d      	mov	r5, r3
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800b3f2:	6883      	ldr	r3, [r0, #8]
{
 800b3f4:	b082      	sub	sp, #8
 800b3f6:	4604      	mov	r4, r0
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800b3f8:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
{
 800b3fc:	4688      	mov	r8, r1
 800b3fe:	4617      	mov	r7, r2
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800b400:	f040 8081 	bne.w	800b506 <HAL_SPI_Transmit+0x11a>
  __HAL_LOCK(hspi);
 800b404:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 800b408:	2b01      	cmp	r3, #1
 800b40a:	f000 8086 	beq.w	800b51a <HAL_SPI_Transmit+0x12e>
 800b40e:	2301      	movs	r3, #1
 800b410:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 800b414:	f7fa f856 	bl	80054c4 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800b418:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  tickstart = HAL_GetTick();
 800b41c:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800b41e:	2b01      	cmp	r3, #1
 800b420:	d009      	beq.n	800b436 <HAL_SPI_Transmit+0x4a>
    errorcode = HAL_BUSY;
 800b422:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800b424:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800b426:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800b428:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800b42c:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 800b430:	b002      	add	sp, #8
 800b432:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 800b436:	f1b8 0f00 	cmp.w	r8, #0
 800b43a:	d072      	beq.n	800b522 <HAL_SPI_Transmit+0x136>
 800b43c:	fab7 f387 	clz	r3, r7
 800b440:	095b      	lsrs	r3, r3, #5
 800b442:	2b00      	cmp	r3, #0
 800b444:	d16d      	bne.n	800b522 <HAL_SPI_Transmit+0x136>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b446:	68a2      	ldr	r2, [r4, #8]
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b448:	2103      	movs	r1, #3
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b44a:	6423      	str	r3, [r4, #64]	; 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b44c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b450:	f884 105d 	strb.w	r1, [r4, #93]	; 0x5d
  hspi->RxXferSize  = 0U;
 800b454:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b458:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b45a:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 800b45e:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800b460:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b462:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->RxISR       = NULL;
 800b466:	e9c4 3313 	strd	r3, r3, [r4, #76]	; 0x4c
 800b46a:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b46c:	d103      	bne.n	800b476 <HAL_SPI_Transmit+0x8a>
    SPI_1LINE_TX(hspi);
 800b46e:	681a      	ldr	r2, [r3, #0]
 800b470:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b474:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b476:	681a      	ldr	r2, [r3, #0]
 800b478:	0652      	lsls	r2, r2, #25
 800b47a:	d403      	bmi.n	800b484 <HAL_SPI_Transmit+0x98>
    __HAL_SPI_ENABLE(hspi);
 800b47c:	681a      	ldr	r2, [r3, #0]
 800b47e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b482:	601a      	str	r2, [r3, #0]
 800b484:	f1a7 0701 	sub.w	r7, r7, #1
 800b488:	6861      	ldr	r1, [r4, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b48a:	68e2      	ldr	r2, [r4, #12]
 800b48c:	fab7 f787 	clz	r7, r7
 800b490:	097f      	lsrs	r7, r7, #5
 800b492:	2900      	cmp	r1, #0
 800b494:	bf08      	it	eq
 800b496:	2701      	moveq	r7, #1
 800b498:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
 800b49c:	d94c      	bls.n	800b538 <HAL_SPI_Transmit+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b49e:	b147      	cbz	r7, 800b4b2 <HAL_SPI_Transmit+0xc6>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b4a0:	4642      	mov	r2, r8
 800b4a2:	f832 1b02 	ldrh.w	r1, [r2], #2
 800b4a6:	60d9      	str	r1, [r3, #12]
      hspi->TxXferCount--;
 800b4a8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b4aa:	63a2      	str	r2, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 800b4ac:	3b01      	subs	r3, #1
 800b4ae:	b29b      	uxth	r3, r3
 800b4b0:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800b4b2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800b4b4:	b29b      	uxth	r3, r3
 800b4b6:	b183      	cbz	r3, 800b4da <HAL_SPI_Transmit+0xee>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b4b8:	6823      	ldr	r3, [r4, #0]
 800b4ba:	689a      	ldr	r2, [r3, #8]
 800b4bc:	0790      	lsls	r0, r2, #30
 800b4be:	d532      	bpl.n	800b526 <HAL_SPI_Transmit+0x13a>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b4c0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b4c2:	f831 2b02 	ldrh.w	r2, [r1], #2
 800b4c6:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 800b4c8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b4ca:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800b4cc:	3b01      	subs	r3, #1
 800b4ce:	b29b      	uxth	r3, r3
 800b4d0:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800b4d2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800b4d4:	b29b      	uxth	r3, r3
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d1ee      	bne.n	800b4b8 <HAL_SPI_Transmit+0xcc>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b4da:	4632      	mov	r2, r6
 800b4dc:	4629      	mov	r1, r5
 800b4de:	4620      	mov	r0, r4
 800b4e0:	f7ff fe2a 	bl	800b138 <SPI_EndRxTxTransaction>
 800b4e4:	b108      	cbz	r0, 800b4ea <HAL_SPI_Transmit+0xfe>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b4e6:	2320      	movs	r3, #32
 800b4e8:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b4ea:	68a3      	ldr	r3, [r4, #8]
 800b4ec:	b933      	cbnz	r3, 800b4fc <HAL_SPI_Transmit+0x110>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b4ee:	6822      	ldr	r2, [r4, #0]
 800b4f0:	9301      	str	r3, [sp, #4]
 800b4f2:	68d3      	ldr	r3, [r2, #12]
 800b4f4:	9301      	str	r3, [sp, #4]
 800b4f6:	6893      	ldr	r3, [r2, #8]
 800b4f8:	9301      	str	r3, [sp, #4]
 800b4fa:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b4fc:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 800b4fe:	3000      	adds	r0, #0
 800b500:	bf18      	it	ne
 800b502:	2001      	movne	r0, #1
error:
 800b504:	e78e      	b.n	800b424 <HAL_SPI_Transmit+0x38>
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800b506:	f44f 7147 	mov.w	r1, #796	; 0x31c
 800b50a:	4827      	ldr	r0, [pc, #156]	; (800b5a8 <HAL_SPI_Transmit+0x1bc>)
 800b50c:	f7f7 fc34 	bl	8002d78 <assert_failed>
  __HAL_LOCK(hspi);
 800b510:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 800b514:	2b01      	cmp	r3, #1
 800b516:	f47f af7a 	bne.w	800b40e <HAL_SPI_Transmit+0x22>
 800b51a:	2002      	movs	r0, #2
}
 800b51c:	b002      	add	sp, #8
 800b51e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    errorcode = HAL_ERROR;
 800b522:	2001      	movs	r0, #1
 800b524:	e77e      	b.n	800b424 <HAL_SPI_Transmit+0x38>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b526:	f7f9 ffcd 	bl	80054c4 <HAL_GetTick>
 800b52a:	1b80      	subs	r0, r0, r6
 800b52c:	42a8      	cmp	r0, r5
 800b52e:	d3c0      	bcc.n	800b4b2 <HAL_SPI_Transmit+0xc6>
 800b530:	1c69      	adds	r1, r5, #1
 800b532:	d0be      	beq.n	800b4b2 <HAL_SPI_Transmit+0xc6>
          errorcode = HAL_TIMEOUT;
 800b534:	2003      	movs	r0, #3
 800b536:	e775      	b.n	800b424 <HAL_SPI_Transmit+0x38>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b538:	b16f      	cbz	r7, 800b556 <HAL_SPI_Transmit+0x16a>
      if (hspi->TxXferCount > 1U)
 800b53a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800b53c:	2a01      	cmp	r2, #1
 800b53e:	d92f      	bls.n	800b5a0 <HAL_SPI_Transmit+0x1b4>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b540:	4642      	mov	r2, r8
 800b542:	e015      	b.n	800b570 <HAL_SPI_Transmit+0x184>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b544:	780a      	ldrb	r2, [r1, #0]
 800b546:	731a      	strb	r2, [r3, #12]
          hspi->TxXferCount--;
 800b548:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 800b54a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800b54c:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 800b54e:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 800b550:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 800b552:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800b554:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800b556:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800b558:	b29b      	uxth	r3, r3
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d0bd      	beq.n	800b4da <HAL_SPI_Transmit+0xee>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b55e:	6823      	ldr	r3, [r4, #0]
 800b560:	689a      	ldr	r2, [r3, #8]
 800b562:	0792      	lsls	r2, r2, #30
 800b564:	d514      	bpl.n	800b590 <HAL_SPI_Transmit+0x1a4>
        if (hspi->TxXferCount > 1U)
 800b566:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800b568:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b56a:	2a01      	cmp	r2, #1
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b56c:	460a      	mov	r2, r1
        if (hspi->TxXferCount > 1U)
 800b56e:	d9e9      	bls.n	800b544 <HAL_SPI_Transmit+0x158>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b570:	f832 1b02 	ldrh.w	r1, [r2], #2
 800b574:	60d9      	str	r1, [r3, #12]
          hspi->TxXferCount -= 2U;
 800b576:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b578:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800b57a:	3b02      	subs	r3, #2
 800b57c:	b29b      	uxth	r3, r3
 800b57e:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800b580:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800b582:	b29b      	uxth	r3, r3
 800b584:	2b00      	cmp	r3, #0
 800b586:	d0a8      	beq.n	800b4da <HAL_SPI_Transmit+0xee>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b588:	6823      	ldr	r3, [r4, #0]
 800b58a:	689a      	ldr	r2, [r3, #8]
 800b58c:	0792      	lsls	r2, r2, #30
 800b58e:	d4ea      	bmi.n	800b566 <HAL_SPI_Transmit+0x17a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b590:	f7f9 ff98 	bl	80054c4 <HAL_GetTick>
 800b594:	1b80      	subs	r0, r0, r6
 800b596:	42a8      	cmp	r0, r5
 800b598:	d3dd      	bcc.n	800b556 <HAL_SPI_Transmit+0x16a>
 800b59a:	1c6b      	adds	r3, r5, #1
 800b59c:	d0db      	beq.n	800b556 <HAL_SPI_Transmit+0x16a>
 800b59e:	e7c9      	b.n	800b534 <HAL_SPI_Transmit+0x148>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b5a0:	f898 2000 	ldrb.w	r2, [r8]
 800b5a4:	e7cf      	b.n	800b546 <HAL_SPI_Transmit+0x15a>
 800b5a6:	bf00      	nop
 800b5a8:	08026694 	.word	0x08026694

0800b5ac <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b5ac:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b5ae:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b5b0:	688d      	ldr	r5, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b5b2:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
  tmpccmrx |= OC_Config->OCMode;
 800b5b6:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b5b8:	4a0f      	ldr	r2, [pc, #60]	; (800b5f8 <TIM_OC5_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b5ba:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 800b5bc:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800b5be:	6844      	ldr	r4, [r0, #4]
  tmpccer &= ~TIM_CCER_CC5P;
 800b5c0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccmrx = TIMx->CCMR3;
 800b5c4:	6d47      	ldr	r7, [r0, #84]	; 0x54
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b5c6:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b5ca:	4d0c      	ldr	r5, [pc, #48]	; (800b5fc <TIM_OC5_SetConfig+0x50>)
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b5cc:	403a      	ands	r2, r7
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b5ce:	42a8      	cmp	r0, r5
  tmpccmrx |= OC_Config->OCMode;
 800b5d0:	ea42 0206 	orr.w	r2, r2, r6
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b5d4:	d00a      	beq.n	800b5ec <TIM_OC5_SetConfig+0x40>
 800b5d6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800b5da:	42a8      	cmp	r0, r5
 800b5dc:	d006      	beq.n	800b5ec <TIM_OC5_SetConfig+0x40>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b5de:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800b5e0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 800b5e2:	6542      	str	r2, [r0, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800b5e4:	6581      	str	r1, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b5e6:	6203      	str	r3, [r0, #32]
}
 800b5e8:	bcf0      	pop	{r4, r5, r6, r7}
 800b5ea:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b5ec:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b5f0:	694d      	ldr	r5, [r1, #20]
 800b5f2:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 800b5f6:	e7f2      	b.n	800b5de <TIM_OC5_SetConfig+0x32>
 800b5f8:	fffeff8f 	.word	0xfffeff8f
 800b5fc:	40010000 	.word	0x40010000

0800b600 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b600:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b602:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b604:	688d      	ldr	r5, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b606:	f424 1480 	bic.w	r4, r4, #1048576	; 0x100000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b60a:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b60c:	4a0f      	ldr	r2, [pc, #60]	; (800b64c <TIM_OC6_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b60e:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 800b610:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800b612:	6844      	ldr	r4, [r0, #4]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b614:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccmrx = TIMx->CCMR3;
 800b618:	6d47      	ldr	r7, [r0, #84]	; 0x54
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b61a:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b61e:	4d0c      	ldr	r5, [pc, #48]	; (800b650 <TIM_OC6_SetConfig+0x50>)
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b620:	403a      	ands	r2, r7
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b622:	42a8      	cmp	r0, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b624:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b628:	d00a      	beq.n	800b640 <TIM_OC6_SetConfig+0x40>
 800b62a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800b62e:	42a8      	cmp	r0, r5
 800b630:	d006      	beq.n	800b640 <TIM_OC6_SetConfig+0x40>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b632:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800b634:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 800b636:	6542      	str	r2, [r0, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 800b638:	65c1      	str	r1, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b63a:	6203      	str	r3, [r0, #32]
}
 800b63c:	bcf0      	pop	{r4, r5, r6, r7}
 800b63e:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b640:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b644:	694d      	ldr	r5, [r1, #20]
 800b646:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 800b64a:	e7f2      	b.n	800b632 <TIM_OC6_SetConfig+0x32>
 800b64c:	feff8fff 	.word	0xfeff8fff
 800b650:	40010000 	.word	0x40010000

0800b654 <TIM_OC1_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b654:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b656:	4b2c      	ldr	r3, [pc, #176]	; (800b708 <TIM_OC1_SetConfig+0xb4>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b658:	f022 0201 	bic.w	r2, r2, #1
{
 800b65c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b660:	460e      	mov	r6, r1
  tmpccer |= OC_Config->OCPolarity;
 800b662:	6889      	ldr	r1, [r1, #8]
{
 800b664:	4604      	mov	r4, r0
  tmpccmrx |= OC_Config->OCMode;
 800b666:	6837      	ldr	r7, [r6, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b668:	6202      	str	r2, [r0, #32]
  tmpccer = TIMx->CCER;
 800b66a:	6a05      	ldr	r5, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800b66c:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800b670:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 800b672:	f025 0502 	bic.w	r5, r5, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b676:	4013      	ands	r3, r2
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b678:	4a24      	ldr	r2, [pc, #144]	; (800b70c <TIM_OC1_SetConfig+0xb8>)
  tmpccer |= OC_Config->OCPolarity;
 800b67a:	430d      	orrs	r5, r1
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b67c:	4290      	cmp	r0, r2
  tmpccmrx |= OC_Config->OCMode;
 800b67e:	ea47 0703 	orr.w	r7, r7, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b682:	d00a      	beq.n	800b69a <TIM_OC1_SetConfig+0x46>
 800b684:	4b22      	ldr	r3, [pc, #136]	; (800b710 <TIM_OC1_SetConfig+0xbc>)
 800b686:	4298      	cmp	r0, r3
 800b688:	d007      	beq.n	800b69a <TIM_OC1_SetConfig+0x46>
  TIMx->CCR1 = OC_Config->Pulse;
 800b68a:	6873      	ldr	r3, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800b68c:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 800b690:	61a7      	str	r7, [r4, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800b692:	6363      	str	r3, [r4, #52]	; 0x34
  TIMx->CCER = tmpccer;
 800b694:	6225      	str	r5, [r4, #32]
}
 800b696:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800b69a:	68f2      	ldr	r2, [r6, #12]
 800b69c:	f032 0308 	bics.w	r3, r2, #8
 800b6a0:	d12a      	bne.n	800b6f8 <TIM_OC1_SetConfig+0xa4>
    tmpccer &= ~TIM_CCER_CC1NP;
 800b6a2:	f025 0508 	bic.w	r5, r5, #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b6a6:	69b3      	ldr	r3, [r6, #24]
    tmpccer |= OC_Config->OCNPolarity;
 800b6a8:	4315      	orrs	r5, r2
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b6aa:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC1NE;
 800b6ae:	f025 0504 	bic.w	r5, r5, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b6b2:	d117      	bne.n	800b6e4 <TIM_OC1_SetConfig+0x90>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b6b4:	6973      	ldr	r3, [r6, #20]
 800b6b6:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800b6ba:	d106      	bne.n	800b6ca <TIM_OC1_SetConfig+0x76>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b6bc:	f428 7240 	bic.w	r2, r8, #768	; 0x300
 800b6c0:	69b1      	ldr	r1, [r6, #24]
 800b6c2:	430a      	orrs	r2, r1
    tmpcr2 |= OC_Config->OCNIdleState;
 800b6c4:	ea42 0803 	orr.w	r8, r2, r3
 800b6c8:	e7df      	b.n	800b68a <TIM_OC1_SetConfig+0x36>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b6ca:	f241 7199 	movw	r1, #6041	; 0x1799
 800b6ce:	4811      	ldr	r0, [pc, #68]	; (800b714 <TIM_OC1_SetConfig+0xc0>)
 800b6d0:	f7f7 fb52 	bl	8002d78 <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b6d4:	f428 7240 	bic.w	r2, r8, #768	; 0x300
 800b6d8:	69b1      	ldr	r1, [r6, #24]
 800b6da:	6973      	ldr	r3, [r6, #20]
 800b6dc:	430a      	orrs	r2, r1
    tmpcr2 |= OC_Config->OCNIdleState;
 800b6de:	ea42 0803 	orr.w	r8, r2, r3
 800b6e2:	e7d2      	b.n	800b68a <TIM_OC1_SetConfig+0x36>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b6e4:	f241 7198 	movw	r1, #6040	; 0x1798
 800b6e8:	480a      	ldr	r0, [pc, #40]	; (800b714 <TIM_OC1_SetConfig+0xc0>)
 800b6ea:	f7f7 fb45 	bl	8002d78 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b6ee:	6973      	ldr	r3, [r6, #20]
 800b6f0:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800b6f4:	d0e2      	beq.n	800b6bc <TIM_OC1_SetConfig+0x68>
 800b6f6:	e7e8      	b.n	800b6ca <TIM_OC1_SetConfig+0x76>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800b6f8:	f241 718b 	movw	r1, #6027	; 0x178b
 800b6fc:	4805      	ldr	r0, [pc, #20]	; (800b714 <TIM_OC1_SetConfig+0xc0>)
 800b6fe:	f7f7 fb3b 	bl	8002d78 <assert_failed>
 800b702:	68f2      	ldr	r2, [r6, #12]
 800b704:	e7cd      	b.n	800b6a2 <TIM_OC1_SetConfig+0x4e>
 800b706:	bf00      	nop
 800b708:	fffeff8c 	.word	0xfffeff8c
 800b70c:	40010000 	.word	0x40010000
 800b710:	40010400 	.word	0x40010400
 800b714:	080266cc 	.word	0x080266cc

0800b718 <TIM_OC3_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b718:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b71a:	4b2e      	ldr	r3, [pc, #184]	; (800b7d4 <TIM_OC3_SetConfig+0xbc>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b71c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
{
 800b720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b724:	460e      	mov	r6, r1
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b726:	6889      	ldr	r1, [r1, #8]
{
 800b728:	4604      	mov	r4, r0
  tmpccmrx |= OC_Config->OCMode;
 800b72a:	6837      	ldr	r7, [r6, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b72c:	6202      	str	r2, [r0, #32]
  tmpccer = TIMx->CCER;
 800b72e:	6a05      	ldr	r5, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800b730:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 800b734:	69c2      	ldr	r2, [r0, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 800b736:	f425 7500 	bic.w	r5, r5, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b73a:	4013      	ands	r3, r2
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b73c:	4a26      	ldr	r2, [pc, #152]	; (800b7d8 <TIM_OC3_SetConfig+0xc0>)
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b73e:	ea45 2501 	orr.w	r5, r5, r1, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b742:	4290      	cmp	r0, r2
  tmpccmrx |= OC_Config->OCMode;
 800b744:	ea47 0703 	orr.w	r7, r7, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b748:	d00a      	beq.n	800b760 <TIM_OC3_SetConfig+0x48>
 800b74a:	4b24      	ldr	r3, [pc, #144]	; (800b7dc <TIM_OC3_SetConfig+0xc4>)
 800b74c:	4298      	cmp	r0, r3
 800b74e:	d007      	beq.n	800b760 <TIM_OC3_SetConfig+0x48>
  TIMx->CCR3 = OC_Config->Pulse;
 800b750:	6873      	ldr	r3, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800b752:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 800b756:	61e7      	str	r7, [r4, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800b758:	63e3      	str	r3, [r4, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 800b75a:	6225      	str	r5, [r4, #32]
}
 800b75c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800b760:	68f2      	ldr	r2, [r6, #12]
 800b762:	f032 0308 	bics.w	r3, r2, #8
 800b766:	d12d      	bne.n	800b7c4 <TIM_OC3_SetConfig+0xac>
    tmpccer &= ~TIM_CCER_CC3NP;
 800b768:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b76c:	69b3      	ldr	r3, [r6, #24]
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b76e:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b772:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC3NE;
 800b776:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b77a:	d119      	bne.n	800b7b0 <TIM_OC3_SetConfig+0x98>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b77c:	6973      	ldr	r3, [r6, #20]
 800b77e:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800b782:	d107      	bne.n	800b794 <TIM_OC3_SetConfig+0x7c>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b784:	f428 5240 	bic.w	r2, r8, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b788:	69b1      	ldr	r1, [r6, #24]
 800b78a:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 800b78e:	ea42 1803 	orr.w	r8, r2, r3, lsl #4
 800b792:	e7dd      	b.n	800b750 <TIM_OC3_SetConfig+0x38>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b794:	f641 012f 	movw	r1, #6191	; 0x182f
 800b798:	4811      	ldr	r0, [pc, #68]	; (800b7e0 <TIM_OC3_SetConfig+0xc8>)
 800b79a:	f7f7 faed 	bl	8002d78 <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b79e:	f428 5240 	bic.w	r2, r8, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b7a2:	69b1      	ldr	r1, [r6, #24]
 800b7a4:	6973      	ldr	r3, [r6, #20]
 800b7a6:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 800b7aa:	ea42 1803 	orr.w	r8, r2, r3, lsl #4
 800b7ae:	e7cf      	b.n	800b750 <TIM_OC3_SetConfig+0x38>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b7b0:	f641 012e 	movw	r1, #6190	; 0x182e
 800b7b4:	480a      	ldr	r0, [pc, #40]	; (800b7e0 <TIM_OC3_SetConfig+0xc8>)
 800b7b6:	f7f7 fadf 	bl	8002d78 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b7ba:	6973      	ldr	r3, [r6, #20]
 800b7bc:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800b7c0:	d0e0      	beq.n	800b784 <TIM_OC3_SetConfig+0x6c>
 800b7c2:	e7e7      	b.n	800b794 <TIM_OC3_SetConfig+0x7c>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800b7c4:	f641 0121 	movw	r1, #6177	; 0x1821
 800b7c8:	4805      	ldr	r0, [pc, #20]	; (800b7e0 <TIM_OC3_SetConfig+0xc8>)
 800b7ca:	f7f7 fad5 	bl	8002d78 <assert_failed>
 800b7ce:	68f2      	ldr	r2, [r6, #12]
 800b7d0:	e7ca      	b.n	800b768 <TIM_OC3_SetConfig+0x50>
 800b7d2:	bf00      	nop
 800b7d4:	fffeff8c 	.word	0xfffeff8c
 800b7d8:	40010000 	.word	0x40010000
 800b7dc:	40010400 	.word	0x40010400
 800b7e0:	080266cc 	.word	0x080266cc

0800b7e4 <TIM_OC4_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b7e4:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b7e6:	4b1b      	ldr	r3, [pc, #108]	; (800b854 <TIM_OC4_SetConfig+0x70>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b7e8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
{
 800b7ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b7ee:	460f      	mov	r7, r1
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b7f0:	6889      	ldr	r1, [r1, #8]
{
 800b7f2:	4604      	mov	r4, r0
 800b7f4:	b083      	sub	sp, #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b7f6:	683e      	ldr	r6, [r7, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b7f8:	6202      	str	r2, [r0, #32]
  tmpccer = TIMx->CCER;
 800b7fa:	6a05      	ldr	r5, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800b7fc:	6842      	ldr	r2, [r0, #4]
  tmpccer &= ~TIM_CCER_CC4P;
 800b7fe:	f425 5500 	bic.w	r5, r5, #8192	; 0x2000
  tmpccmrx = TIMx->CCMR2;
 800b802:	69c0      	ldr	r0, [r0, #28]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b804:	ea45 3501 	orr.w	r5, r5, r1, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b808:	4913      	ldr	r1, [pc, #76]	; (800b858 <TIM_OC4_SetConfig+0x74>)
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b80a:	4003      	ands	r3, r0
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b80c:	428c      	cmp	r4, r1
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b80e:	ea43 2606 	orr.w	r6, r3, r6, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b812:	d009      	beq.n	800b828 <TIM_OC4_SetConfig+0x44>
 800b814:	4b11      	ldr	r3, [pc, #68]	; (800b85c <TIM_OC4_SetConfig+0x78>)
 800b816:	429c      	cmp	r4, r3
 800b818:	d006      	beq.n	800b828 <TIM_OC4_SetConfig+0x44>
  TIMx->CCR4 = OC_Config->Pulse;
 800b81a:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 800b81c:	6062      	str	r2, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 800b81e:	61e6      	str	r6, [r4, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800b820:	6423      	str	r3, [r4, #64]	; 0x40
  TIMx->CCER = tmpccer;
 800b822:	6225      	str	r5, [r4, #32]
}
 800b824:	b003      	add	sp, #12
 800b826:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b828:	697b      	ldr	r3, [r7, #20]
 800b82a:	f433 7180 	bics.w	r1, r3, #256	; 0x100
 800b82e:	d104      	bne.n	800b83a <TIM_OC4_SetConfig+0x56>
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b830:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b834:	ea42 1283 	orr.w	r2, r2, r3, lsl #6
 800b838:	e7ef      	b.n	800b81a <TIM_OC4_SetConfig+0x36>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b83a:	f641 016d 	movw	r1, #6253	; 0x186d
 800b83e:	4808      	ldr	r0, [pc, #32]	; (800b860 <TIM_OC4_SetConfig+0x7c>)
 800b840:	9201      	str	r2, [sp, #4]
 800b842:	f7f7 fa99 	bl	8002d78 <assert_failed>
 800b846:	9a01      	ldr	r2, [sp, #4]
 800b848:	697b      	ldr	r3, [r7, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b84a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b84e:	ea42 1283 	orr.w	r2, r2, r3, lsl #6
 800b852:	e7e2      	b.n	800b81a <TIM_OC4_SetConfig+0x36>
 800b854:	feff8cff 	.word	0xfeff8cff
 800b858:	40010000 	.word	0x40010000
 800b85c:	40010400 	.word	0x40010400
 800b860:	080266cc 	.word	0x080266cc

0800b864 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800b864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b866:	6803      	ldr	r3, [r0, #0]
{
 800b868:	460c      	mov	r4, r1
 800b86a:	4606      	mov	r6, r0

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800b86c:	6848      	ldr	r0, [r1, #4]
  tmpsmcr = htim->Instance->SMCR;
 800b86e:	6899      	ldr	r1, [r3, #8]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800b870:	4aac      	ldr	r2, [pc, #688]	; (800bb24 <TIM_SlaveTimer_SetConfig+0x2c0>)

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800b872:	2830      	cmp	r0, #48	; 0x30
  tmpsmcr &= ~TIM_SMCR_TS;
 800b874:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800b878:	6825      	ldr	r5, [r4, #0]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800b87a:	ea41 0100 	orr.w	r1, r1, r0
  tmpsmcr &= ~TIM_SMCR_SMS;
 800b87e:	ea02 0201 	and.w	r2, r2, r1
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800b882:	ea42 0205 	orr.w	r2, r2, r5
  htim->Instance->SMCR = tmpsmcr;
 800b886:	609a      	str	r2, [r3, #8]
  switch (sSlaveConfig->InputTrigger)
 800b888:	f000 80c9 	beq.w	800ba1e <TIM_SlaveTimer_SetConfig+0x1ba>
 800b88c:	f240 80c2 	bls.w	800ba14 <TIM_SlaveTimer_SetConfig+0x1b0>
 800b890:	2850      	cmp	r0, #80	; 0x50
 800b892:	f000 8159 	beq.w	800bb48 <TIM_SlaveTimer_SetConfig+0x2e4>
 800b896:	d958      	bls.n	800b94a <TIM_SlaveTimer_SetConfig+0xe6>
 800b898:	2860      	cmp	r0, #96	; 0x60
 800b89a:	f000 80ee 	beq.w	800ba7a <TIM_SlaveTimer_SetConfig+0x216>
 800b89e:	2870      	cmp	r0, #112	; 0x70
 800b8a0:	f040 80e9 	bne.w	800ba76 <TIM_SlaveTimer_SetConfig+0x212>
  {
    case TIM_TS_ETRF:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800b8a4:	4aa0      	ldr	r2, [pc, #640]	; (800bb28 <TIM_SlaveTimer_SetConfig+0x2c4>)
 800b8a6:	49a1      	ldr	r1, [pc, #644]	; (800bb2c <TIM_SlaveTimer_SetConfig+0x2c8>)
 800b8a8:	4293      	cmp	r3, r2
 800b8aa:	bf18      	it	ne
 800b8ac:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800b8b0:	489f      	ldr	r0, [pc, #636]	; (800bb30 <TIM_SlaveTimer_SetConfig+0x2cc>)
 800b8b2:	bf14      	ite	ne
 800b8b4:	2201      	movne	r2, #1
 800b8b6:	2200      	moveq	r2, #0
 800b8b8:	428b      	cmp	r3, r1
 800b8ba:	bf0c      	ite	eq
 800b8bc:	2200      	moveq	r2, #0
 800b8be:	f002 0201 	andne.w	r2, r2, #1
 800b8c2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b8c6:	4283      	cmp	r3, r0
 800b8c8:	bf0c      	ite	eq
 800b8ca:	2200      	moveq	r2, #0
 800b8cc:	f002 0201 	andne.w	r2, r2, #1
 800b8d0:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800b8d4:	428b      	cmp	r3, r1
 800b8d6:	bf0c      	ite	eq
 800b8d8:	2200      	moveq	r2, #0
 800b8da:	f002 0201 	andne.w	r2, r2, #1
 800b8de:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800b8e2:	4283      	cmp	r3, r0
 800b8e4:	bf0c      	ite	eq
 800b8e6:	2200      	moveq	r2, #0
 800b8e8:	f002 0201 	andne.w	r2, r2, #1
 800b8ec:	428b      	cmp	r3, r1
 800b8ee:	bf0c      	ite	eq
 800b8f0:	2200      	moveq	r2, #0
 800b8f2:	f002 0201 	andne.w	r2, r2, #1
 800b8f6:	b11a      	cbz	r2, 800b900 <TIM_SlaveTimer_SetConfig+0x9c>
 800b8f8:	4a8e      	ldr	r2, [pc, #568]	; (800bb34 <TIM_SlaveTimer_SetConfig+0x2d0>)
 800b8fa:	4293      	cmp	r3, r2
 800b8fc:	f040 81bf 	bne.w	800bc7e <TIM_SlaveTimer_SetConfig+0x41a>
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 800b900:	68e3      	ldr	r3, [r4, #12]
 800b902:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800b906:	f040 819c 	bne.w	800bc42 <TIM_SlaveTimer_SetConfig+0x3de>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800b90a:	68a3      	ldr	r3, [r4, #8]
 800b90c:	2b0a      	cmp	r3, #10
 800b90e:	bf18      	it	ne
 800b910:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800b914:	d003      	beq.n	800b91e <TIM_SlaveTimer_SetConfig+0xba>
 800b916:	f033 0302 	bics.w	r3, r3, #2
 800b91a:	f040 8198 	bne.w	800bc4e <TIM_SlaveTimer_SetConfig+0x3ea>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800b91e:	6921      	ldr	r1, [r4, #16]
 800b920:	290f      	cmp	r1, #15
 800b922:	d905      	bls.n	800b930 <TIM_SlaveTimer_SetConfig+0xcc>
 800b924:	f641 1114 	movw	r1, #6420	; 0x1914
 800b928:	4883      	ldr	r0, [pc, #524]	; (800bb38 <TIM_SlaveTimer_SetConfig+0x2d4>)
 800b92a:	f7f7 fa25 	bl	8002d78 <assert_failed>
 800b92e:	6921      	ldr	r1, [r4, #16]
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800b930:	6835      	ldr	r5, [r6, #0]
    }

    default:
      break;
  }
  return HAL_OK;
 800b932:	2000      	movs	r0, #0
 800b934:	68e3      	ldr	r3, [r4, #12]
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b936:	68aa      	ldr	r2, [r5, #8]
 800b938:	68a4      	ldr	r4, [r4, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b93a:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800b93e:	4323      	orrs	r3, r4
 800b940:	4313      	orrs	r3, r2

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b942:	ea43 2301 	orr.w	r3, r3, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b946:	60ab      	str	r3, [r5, #8]
}
 800b948:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sSlaveConfig->InputTrigger)
 800b94a:	2840      	cmp	r0, #64	; 0x40
 800b94c:	f040 8093 	bne.w	800ba76 <TIM_SlaveTimer_SetConfig+0x212>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800b950:	4a75      	ldr	r2, [pc, #468]	; (800bb28 <TIM_SlaveTimer_SetConfig+0x2c4>)
 800b952:	4976      	ldr	r1, [pc, #472]	; (800bb2c <TIM_SlaveTimer_SetConfig+0x2c8>)
 800b954:	4293      	cmp	r3, r2
 800b956:	bf18      	it	ne
 800b958:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800b95c:	4874      	ldr	r0, [pc, #464]	; (800bb30 <TIM_SlaveTimer_SetConfig+0x2cc>)
 800b95e:	bf14      	ite	ne
 800b960:	2201      	movne	r2, #1
 800b962:	2200      	moveq	r2, #0
 800b964:	428b      	cmp	r3, r1
 800b966:	bf0c      	ite	eq
 800b968:	2200      	moveq	r2, #0
 800b96a:	f002 0201 	andne.w	r2, r2, #1
 800b96e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b972:	4283      	cmp	r3, r0
 800b974:	bf0c      	ite	eq
 800b976:	2200      	moveq	r2, #0
 800b978:	f002 0201 	andne.w	r2, r2, #1
 800b97c:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800b980:	428b      	cmp	r3, r1
 800b982:	bf0c      	ite	eq
 800b984:	2200      	moveq	r2, #0
 800b986:	f002 0201 	andne.w	r2, r2, #1
 800b98a:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800b98e:	4283      	cmp	r3, r0
 800b990:	bf0c      	ite	eq
 800b992:	2200      	moveq	r2, #0
 800b994:	f002 0201 	andne.w	r2, r2, #1
 800b998:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 800b99c:	428b      	cmp	r3, r1
 800b99e:	bf0c      	ite	eq
 800b9a0:	2200      	moveq	r2, #0
 800b9a2:	f002 0201 	andne.w	r2, r2, #1
 800b9a6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b9aa:	4283      	cmp	r3, r0
 800b9ac:	bf0c      	ite	eq
 800b9ae:	2200      	moveq	r2, #0
 800b9b0:	f002 0201 	andne.w	r2, r2, #1
 800b9b4:	f5a0 3096 	sub.w	r0, r0, #76800	; 0x12c00
 800b9b8:	428b      	cmp	r3, r1
 800b9ba:	bf0c      	ite	eq
 800b9bc:	2200      	moveq	r2, #0
 800b9be:	f002 0201 	andne.w	r2, r2, #1
 800b9c2:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800b9c6:	4283      	cmp	r3, r0
 800b9c8:	bf0c      	ite	eq
 800b9ca:	2200      	moveq	r2, #0
 800b9cc:	f002 0201 	andne.w	r2, r2, #1
 800b9d0:	428b      	cmp	r3, r1
 800b9d2:	bf0c      	ite	eq
 800b9d4:	2200      	moveq	r2, #0
 800b9d6:	f002 0201 	andne.w	r2, r2, #1
 800b9da:	b11a      	cbz	r2, 800b9e4 <TIM_SlaveTimer_SetConfig+0x180>
 800b9dc:	4a57      	ldr	r2, [pc, #348]	; (800bb3c <TIM_SlaveTimer_SetConfig+0x2d8>)
 800b9de:	4293      	cmp	r3, r2
 800b9e0:	f040 8159 	bne.w	800bc96 <TIM_SlaveTimer_SetConfig+0x432>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800b9e4:	6923      	ldr	r3, [r4, #16]
 800b9e6:	2b0f      	cmp	r3, #15
 800b9e8:	f200 811e 	bhi.w	800bc28 <TIM_SlaveTimer_SetConfig+0x3c4>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800b9ec:	6823      	ldr	r3, [r4, #0]
 800b9ee:	2b05      	cmp	r3, #5
 800b9f0:	f000 8118 	beq.w	800bc24 <TIM_SlaveTimer_SetConfig+0x3c0>
      tmpccer = htim->Instance->CCER;
 800b9f4:	6833      	ldr	r3, [r6, #0]
  return HAL_OK;
 800b9f6:	2000      	movs	r0, #0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800b9f8:	6925      	ldr	r5, [r4, #16]
      tmpccer = htim->Instance->CCER;
 800b9fa:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800b9fc:	6a19      	ldr	r1, [r3, #32]
 800b9fe:	f021 0101 	bic.w	r1, r1, #1
 800ba02:	6219      	str	r1, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800ba04:	699a      	ldr	r2, [r3, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ba06:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800ba0a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 800ba0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800ba10:	621c      	str	r4, [r3, #32]
}
 800ba12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sSlaveConfig->InputTrigger)
 800ba14:	2810      	cmp	r0, #16
 800ba16:	d002      	beq.n	800ba1e <TIM_SlaveTimer_SetConfig+0x1ba>
 800ba18:	2820      	cmp	r0, #32
 800ba1a:	d000      	beq.n	800ba1e <TIM_SlaveTimer_SetConfig+0x1ba>
 800ba1c:	bb58      	cbnz	r0, 800ba76 <TIM_SlaveTimer_SetConfig+0x212>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800ba1e:	4a42      	ldr	r2, [pc, #264]	; (800bb28 <TIM_SlaveTimer_SetConfig+0x2c4>)
 800ba20:	4942      	ldr	r1, [pc, #264]	; (800bb2c <TIM_SlaveTimer_SetConfig+0x2c8>)
 800ba22:	4293      	cmp	r3, r2
 800ba24:	bf18      	it	ne
 800ba26:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800ba2a:	4d41      	ldr	r5, [pc, #260]	; (800bb30 <TIM_SlaveTimer_SetConfig+0x2cc>)
 800ba2c:	4c44      	ldr	r4, [pc, #272]	; (800bb40 <TIM_SlaveTimer_SetConfig+0x2dc>)
 800ba2e:	bf14      	ite	ne
 800ba30:	2201      	movne	r2, #1
 800ba32:	2200      	moveq	r2, #0
 800ba34:	4843      	ldr	r0, [pc, #268]	; (800bb44 <TIM_SlaveTimer_SetConfig+0x2e0>)
 800ba36:	428b      	cmp	r3, r1
 800ba38:	bf0c      	ite	eq
 800ba3a:	2200      	moveq	r2, #0
 800ba3c:	f002 0201 	andne.w	r2, r2, #1
 800ba40:	f501 319e 	add.w	r1, r1, #80896	; 0x13c00
 800ba44:	42ab      	cmp	r3, r5
 800ba46:	bf0c      	ite	eq
 800ba48:	2200      	moveq	r2, #0
 800ba4a:	f002 0201 	andne.w	r2, r2, #1
 800ba4e:	42a3      	cmp	r3, r4
 800ba50:	bf0c      	ite	eq
 800ba52:	2200      	moveq	r2, #0
 800ba54:	f002 0201 	andne.w	r2, r2, #1
 800ba58:	4283      	cmp	r3, r0
 800ba5a:	bf0c      	ite	eq
 800ba5c:	2200      	moveq	r2, #0
 800ba5e:	f002 0201 	andne.w	r2, r2, #1
 800ba62:	428b      	cmp	r3, r1
 800ba64:	bf0c      	ite	eq
 800ba66:	2200      	moveq	r2, #0
 800ba68:	f002 0201 	andne.w	r2, r2, #1
 800ba6c:	b11a      	cbz	r2, 800ba76 <TIM_SlaveTimer_SetConfig+0x212>
 800ba6e:	4a31      	ldr	r2, [pc, #196]	; (800bb34 <TIM_SlaveTimer_SetConfig+0x2d0>)
 800ba70:	4293      	cmp	r3, r2
 800ba72:	f040 80df 	bne.w	800bc34 <TIM_SlaveTimer_SetConfig+0x3d0>
  return HAL_OK;
 800ba76:	2000      	movs	r0, #0
}
 800ba78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800ba7a:	4a2b      	ldr	r2, [pc, #172]	; (800bb28 <TIM_SlaveTimer_SetConfig+0x2c4>)
 800ba7c:	492b      	ldr	r1, [pc, #172]	; (800bb2c <TIM_SlaveTimer_SetConfig+0x2c8>)
 800ba7e:	4293      	cmp	r3, r2
 800ba80:	bf18      	it	ne
 800ba82:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800ba86:	482a      	ldr	r0, [pc, #168]	; (800bb30 <TIM_SlaveTimer_SetConfig+0x2cc>)
 800ba88:	bf14      	ite	ne
 800ba8a:	2201      	movne	r2, #1
 800ba8c:	2200      	moveq	r2, #0
 800ba8e:	428b      	cmp	r3, r1
 800ba90:	bf0c      	ite	eq
 800ba92:	2200      	moveq	r2, #0
 800ba94:	f002 0201 	andne.w	r2, r2, #1
 800ba98:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ba9c:	4283      	cmp	r3, r0
 800ba9e:	bf0c      	ite	eq
 800baa0:	2200      	moveq	r2, #0
 800baa2:	f002 0201 	andne.w	r2, r2, #1
 800baa6:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800baaa:	428b      	cmp	r3, r1
 800baac:	bf0c      	ite	eq
 800baae:	2200      	moveq	r2, #0
 800bab0:	f002 0201 	andne.w	r2, r2, #1
 800bab4:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800bab8:	4283      	cmp	r3, r0
 800baba:	bf0c      	ite	eq
 800babc:	2200      	moveq	r2, #0
 800babe:	f002 0201 	andne.w	r2, r2, #1
 800bac2:	428b      	cmp	r3, r1
 800bac4:	bf0c      	ite	eq
 800bac6:	2200      	moveq	r2, #0
 800bac8:	f002 0201 	andne.w	r2, r2, #1
 800bacc:	b11a      	cbz	r2, 800bad6 <TIM_SlaveTimer_SetConfig+0x272>
 800bace:	4a19      	ldr	r2, [pc, #100]	; (800bb34 <TIM_SlaveTimer_SetConfig+0x2d0>)
 800bad0:	4293      	cmp	r3, r2
 800bad2:	f040 80ce 	bne.w	800bc72 <TIM_SlaveTimer_SetConfig+0x40e>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800bad6:	68a3      	ldr	r3, [r4, #8]
 800bad8:	2b0a      	cmp	r3, #10
 800bada:	bf18      	it	ne
 800badc:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800bae0:	d003      	beq.n	800baea <TIM_SlaveTimer_SetConfig+0x286>
 800bae2:	f033 0302 	bics.w	r3, r3, #2
 800bae6:	f040 80be 	bne.w	800bc66 <TIM_SlaveTimer_SetConfig+0x402>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800baea:	6925      	ldr	r5, [r4, #16]
 800baec:	2d0f      	cmp	r5, #15
 800baee:	d905      	bls.n	800bafc <TIM_SlaveTimer_SetConfig+0x298>
 800baf0:	f641 114a 	movw	r1, #6474	; 0x194a
 800baf4:	4810      	ldr	r0, [pc, #64]	; (800bb38 <TIM_SlaveTimer_SetConfig+0x2d4>)
 800baf6:	f7f7 f93f 	bl	8002d78 <assert_failed>
 800bafa:	6925      	ldr	r5, [r4, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bafc:	6833      	ldr	r3, [r6, #0]
  return HAL_OK;
 800bafe:	2000      	movs	r0, #0
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bb00:	68a6      	ldr	r6, [r4, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bb02:	6a1c      	ldr	r4, [r3, #32]
 800bb04:	f024 0410 	bic.w	r4, r4, #16
 800bb08:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bb0a:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800bb0c:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bb0e:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bb12:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bb16:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 800bb1a:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800bb1e:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800bb20:	621a      	str	r2, [r3, #32]
}
 800bb22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb24:	fffefff8 	.word	0xfffefff8
 800bb28:	40010000 	.word	0x40010000
 800bb2c:	40000400 	.word	0x40000400
 800bb30:	40000800 	.word	0x40000800
 800bb34:	40001800 	.word	0x40001800
 800bb38:	080266cc 	.word	0x080266cc
 800bb3c:	40002000 	.word	0x40002000
 800bb40:	40000c00 	.word	0x40000c00
 800bb44:	40010400 	.word	0x40010400
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800bb48:	4a56      	ldr	r2, [pc, #344]	; (800bca4 <TIM_SlaveTimer_SetConfig+0x440>)
 800bb4a:	4957      	ldr	r1, [pc, #348]	; (800bca8 <TIM_SlaveTimer_SetConfig+0x444>)
 800bb4c:	4293      	cmp	r3, r2
 800bb4e:	bf18      	it	ne
 800bb50:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800bb54:	4855      	ldr	r0, [pc, #340]	; (800bcac <TIM_SlaveTimer_SetConfig+0x448>)
 800bb56:	bf14      	ite	ne
 800bb58:	2201      	movne	r2, #1
 800bb5a:	2200      	moveq	r2, #0
 800bb5c:	428b      	cmp	r3, r1
 800bb5e:	bf0c      	ite	eq
 800bb60:	2200      	moveq	r2, #0
 800bb62:	f002 0201 	andne.w	r2, r2, #1
 800bb66:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bb6a:	4283      	cmp	r3, r0
 800bb6c:	bf0c      	ite	eq
 800bb6e:	2200      	moveq	r2, #0
 800bb70:	f002 0201 	andne.w	r2, r2, #1
 800bb74:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800bb78:	428b      	cmp	r3, r1
 800bb7a:	bf0c      	ite	eq
 800bb7c:	2200      	moveq	r2, #0
 800bb7e:	f002 0201 	andne.w	r2, r2, #1
 800bb82:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800bb86:	4283      	cmp	r3, r0
 800bb88:	bf0c      	ite	eq
 800bb8a:	2200      	moveq	r2, #0
 800bb8c:	f002 0201 	andne.w	r2, r2, #1
 800bb90:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 800bb94:	428b      	cmp	r3, r1
 800bb96:	bf0c      	ite	eq
 800bb98:	2200      	moveq	r2, #0
 800bb9a:	f002 0201 	andne.w	r2, r2, #1
 800bb9e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bba2:	4283      	cmp	r3, r0
 800bba4:	bf0c      	ite	eq
 800bba6:	2200      	moveq	r2, #0
 800bba8:	f002 0201 	andne.w	r2, r2, #1
 800bbac:	f5a0 3096 	sub.w	r0, r0, #76800	; 0x12c00
 800bbb0:	428b      	cmp	r3, r1
 800bbb2:	bf0c      	ite	eq
 800bbb4:	2200      	moveq	r2, #0
 800bbb6:	f002 0201 	andne.w	r2, r2, #1
 800bbba:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800bbbe:	4283      	cmp	r3, r0
 800bbc0:	bf0c      	ite	eq
 800bbc2:	2200      	moveq	r2, #0
 800bbc4:	f002 0201 	andne.w	r2, r2, #1
 800bbc8:	428b      	cmp	r3, r1
 800bbca:	bf0c      	ite	eq
 800bbcc:	2200      	moveq	r2, #0
 800bbce:	f002 0201 	andne.w	r2, r2, #1
 800bbd2:	b112      	cbz	r2, 800bbda <TIM_SlaveTimer_SetConfig+0x376>
 800bbd4:	4a36      	ldr	r2, [pc, #216]	; (800bcb0 <TIM_SlaveTimer_SetConfig+0x44c>)
 800bbd6:	4293      	cmp	r3, r2
 800bbd8:	d157      	bne.n	800bc8a <TIM_SlaveTimer_SetConfig+0x426>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800bbda:	68a3      	ldr	r3, [r4, #8]
 800bbdc:	2b0a      	cmp	r3, #10
 800bbde:	bf18      	it	ne
 800bbe0:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800bbe4:	d002      	beq.n	800bbec <TIM_SlaveTimer_SetConfig+0x388>
 800bbe6:	f033 0302 	bics.w	r3, r3, #2
 800bbea:	d136      	bne.n	800bc5a <TIM_SlaveTimer_SetConfig+0x3f6>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800bbec:	6927      	ldr	r7, [r4, #16]
 800bbee:	2f0f      	cmp	r7, #15
 800bbf0:	d905      	bls.n	800bbfe <TIM_SlaveTimer_SetConfig+0x39a>
 800bbf2:	f641 113c 	movw	r1, #6460	; 0x193c
 800bbf6:	482f      	ldr	r0, [pc, #188]	; (800bcb4 <TIM_SlaveTimer_SetConfig+0x450>)
 800bbf8:	f7f7 f8be 	bl	8002d78 <assert_failed>
 800bbfc:	6927      	ldr	r7, [r4, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bbfe:	6833      	ldr	r3, [r6, #0]
  return HAL_OK;
 800bc00:	2000      	movs	r0, #0
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bc02:	68a1      	ldr	r1, [r4, #8]
  tmpccer = TIMx->CCER;
 800bc04:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bc06:	6a1c      	ldr	r4, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bc08:	f025 050a 	bic.w	r5, r5, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bc0c:	f024 0401 	bic.w	r4, r4, #1
  tmpccer |= TIM_ICPolarity;
 800bc10:	4329      	orrs	r1, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bc12:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bc14:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bc16:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bc1a:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800bc1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bc20:	6219      	str	r1, [r3, #32]
}
 800bc22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_ERROR;
 800bc24:	2001      	movs	r0, #1
}
 800bc26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800bc28:	f641 1121 	movw	r1, #6433	; 0x1921
 800bc2c:	4821      	ldr	r0, [pc, #132]	; (800bcb4 <TIM_SlaveTimer_SetConfig+0x450>)
 800bc2e:	f7f7 f8a3 	bl	8002d78 <assert_failed>
 800bc32:	e6db      	b.n	800b9ec <TIM_SlaveTimer_SetConfig+0x188>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800bc34:	f641 1159 	movw	r1, #6489	; 0x1959
 800bc38:	481e      	ldr	r0, [pc, #120]	; (800bcb4 <TIM_SlaveTimer_SetConfig+0x450>)
 800bc3a:	f7f7 f89d 	bl	8002d78 <assert_failed>
  return HAL_OK;
 800bc3e:	2000      	movs	r0, #0
}
 800bc40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 800bc42:	f641 1112 	movw	r1, #6418	; 0x1912
 800bc46:	481b      	ldr	r0, [pc, #108]	; (800bcb4 <TIM_SlaveTimer_SetConfig+0x450>)
 800bc48:	f7f7 f896 	bl	8002d78 <assert_failed>
 800bc4c:	e65d      	b.n	800b90a <TIM_SlaveTimer_SetConfig+0xa6>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800bc4e:	f641 1113 	movw	r1, #6419	; 0x1913
 800bc52:	4818      	ldr	r0, [pc, #96]	; (800bcb4 <TIM_SlaveTimer_SetConfig+0x450>)
 800bc54:	f7f7 f890 	bl	8002d78 <assert_failed>
 800bc58:	e661      	b.n	800b91e <TIM_SlaveTimer_SetConfig+0xba>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800bc5a:	f641 113b 	movw	r1, #6459	; 0x193b
 800bc5e:	4815      	ldr	r0, [pc, #84]	; (800bcb4 <TIM_SlaveTimer_SetConfig+0x450>)
 800bc60:	f7f7 f88a 	bl	8002d78 <assert_failed>
 800bc64:	e7c2      	b.n	800bbec <TIM_SlaveTimer_SetConfig+0x388>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800bc66:	f641 1149 	movw	r1, #6473	; 0x1949
 800bc6a:	4812      	ldr	r0, [pc, #72]	; (800bcb4 <TIM_SlaveTimer_SetConfig+0x450>)
 800bc6c:	f7f7 f884 	bl	8002d78 <assert_failed>
 800bc70:	e73b      	b.n	800baea <TIM_SlaveTimer_SetConfig+0x286>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800bc72:	f641 1148 	movw	r1, #6472	; 0x1948
 800bc76:	480f      	ldr	r0, [pc, #60]	; (800bcb4 <TIM_SlaveTimer_SetConfig+0x450>)
 800bc78:	f7f7 f87e 	bl	8002d78 <assert_failed>
 800bc7c:	e72b      	b.n	800bad6 <TIM_SlaveTimer_SetConfig+0x272>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800bc7e:	f641 1111 	movw	r1, #6417	; 0x1911
 800bc82:	480c      	ldr	r0, [pc, #48]	; (800bcb4 <TIM_SlaveTimer_SetConfig+0x450>)
 800bc84:	f7f7 f878 	bl	8002d78 <assert_failed>
 800bc88:	e63a      	b.n	800b900 <TIM_SlaveTimer_SetConfig+0x9c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800bc8a:	f641 113a 	movw	r1, #6458	; 0x193a
 800bc8e:	4809      	ldr	r0, [pc, #36]	; (800bcb4 <TIM_SlaveTimer_SetConfig+0x450>)
 800bc90:	f7f7 f872 	bl	8002d78 <assert_failed>
 800bc94:	e7a1      	b.n	800bbda <TIM_SlaveTimer_SetConfig+0x376>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800bc96:	f44f 51c9 	mov.w	r1, #6432	; 0x1920
 800bc9a:	4806      	ldr	r0, [pc, #24]	; (800bcb4 <TIM_SlaveTimer_SetConfig+0x450>)
 800bc9c:	f7f7 f86c 	bl	8002d78 <assert_failed>
 800bca0:	e6a0      	b.n	800b9e4 <TIM_SlaveTimer_SetConfig+0x180>
 800bca2:	bf00      	nop
 800bca4:	40010000 	.word	0x40010000
 800bca8:	40000400 	.word	0x40000400
 800bcac:	40000800 	.word	0x40000800
 800bcb0:	40002000 	.word	0x40002000
 800bcb4:	080266cc 	.word	0x080266cc

0800bcb8 <HAL_TIM_Base_Start>:
{
 800bcb8:	b538      	push	{r3, r4, r5, lr}
 800bcba:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800bcbc:	4b38      	ldr	r3, [pc, #224]	; (800bda0 <HAL_TIM_Base_Start+0xe8>)
 800bcbe:	4839      	ldr	r0, [pc, #228]	; (800bda4 <HAL_TIM_Base_Start+0xec>)
 800bcc0:	6822      	ldr	r2, [r4, #0]
 800bcc2:	4939      	ldr	r1, [pc, #228]	; (800bda8 <HAL_TIM_Base_Start+0xf0>)
 800bcc4:	429a      	cmp	r2, r3
 800bcc6:	bf18      	it	ne
 800bcc8:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800bccc:	4d37      	ldr	r5, [pc, #220]	; (800bdac <HAL_TIM_Base_Start+0xf4>)
 800bcce:	bf14      	ite	ne
 800bcd0:	2301      	movne	r3, #1
 800bcd2:	2300      	moveq	r3, #0
 800bcd4:	4282      	cmp	r2, r0
 800bcd6:	bf0c      	ite	eq
 800bcd8:	2300      	moveq	r3, #0
 800bcda:	f003 0301 	andne.w	r3, r3, #1
 800bcde:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800bce2:	428a      	cmp	r2, r1
 800bce4:	bf0c      	ite	eq
 800bce6:	2300      	moveq	r3, #0
 800bce8:	f003 0301 	andne.w	r3, r3, #1
 800bcec:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800bcf0:	42aa      	cmp	r2, r5
 800bcf2:	bf0c      	ite	eq
 800bcf4:	2300      	moveq	r3, #0
 800bcf6:	f003 0301 	andne.w	r3, r3, #1
 800bcfa:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800bcfe:	4282      	cmp	r2, r0
 800bd00:	bf0c      	ite	eq
 800bd02:	2300      	moveq	r3, #0
 800bd04:	f003 0301 	andne.w	r3, r3, #1
 800bd08:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800bd0c:	428a      	cmp	r2, r1
 800bd0e:	bf0c      	ite	eq
 800bd10:	2300      	moveq	r3, #0
 800bd12:	f003 0301 	andne.w	r3, r3, #1
 800bd16:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800bd1a:	42aa      	cmp	r2, r5
 800bd1c:	bf0c      	ite	eq
 800bd1e:	2300      	moveq	r3, #0
 800bd20:	f003 0301 	andne.w	r3, r3, #1
 800bd24:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800bd28:	4282      	cmp	r2, r0
 800bd2a:	bf0c      	ite	eq
 800bd2c:	2300      	moveq	r3, #0
 800bd2e:	f003 0301 	andne.w	r3, r3, #1
 800bd32:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800bd36:	428a      	cmp	r2, r1
 800bd38:	bf0c      	ite	eq
 800bd3a:	2300      	moveq	r3, #0
 800bd3c:	f003 0301 	andne.w	r3, r3, #1
 800bd40:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800bd44:	42aa      	cmp	r2, r5
 800bd46:	bf0c      	ite	eq
 800bd48:	2300      	moveq	r3, #0
 800bd4a:	f003 0301 	andne.w	r3, r3, #1
 800bd4e:	4282      	cmp	r2, r0
 800bd50:	bf0c      	ite	eq
 800bd52:	2300      	moveq	r3, #0
 800bd54:	f003 0301 	andne.w	r3, r3, #1
 800bd58:	428a      	cmp	r2, r1
 800bd5a:	bf0c      	ite	eq
 800bd5c:	2300      	moveq	r3, #0
 800bd5e:	f003 0301 	andne.w	r3, r3, #1
 800bd62:	b113      	cbz	r3, 800bd6a <HAL_TIM_Base_Start+0xb2>
 800bd64:	4b12      	ldr	r3, [pc, #72]	; (800bdb0 <HAL_TIM_Base_Start+0xf8>)
 800bd66:	429a      	cmp	r2, r3
 800bd68:	d113      	bne.n	800bd92 <HAL_TIM_Base_Start+0xda>
  htim->State = HAL_TIM_STATE_BUSY;
 800bd6a:	2102      	movs	r1, #2
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bd6c:	4b11      	ldr	r3, [pc, #68]	; (800bdb4 <HAL_TIM_Base_Start+0xfc>)
  htim->State = HAL_TIM_STATE_BUSY;
 800bd6e:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bd72:	6891      	ldr	r1, [r2, #8]
 800bd74:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bd76:	2b06      	cmp	r3, #6
 800bd78:	d006      	beq.n	800bd88 <HAL_TIM_Base_Start+0xd0>
 800bd7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bd7e:	d003      	beq.n	800bd88 <HAL_TIM_Base_Start+0xd0>
    __HAL_TIM_ENABLE(htim);
 800bd80:	6813      	ldr	r3, [r2, #0]
 800bd82:	f043 0301 	orr.w	r3, r3, #1
 800bd86:	6013      	str	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_READY;
 800bd88:	2301      	movs	r3, #1
}
 800bd8a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800bd8c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800bd90:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800bd92:	f44f 71c4 	mov.w	r1, #392	; 0x188
 800bd96:	4808      	ldr	r0, [pc, #32]	; (800bdb8 <HAL_TIM_Base_Start+0x100>)
 800bd98:	f7f6 ffee 	bl	8002d78 <assert_failed>
 800bd9c:	6822      	ldr	r2, [r4, #0]
 800bd9e:	e7e4      	b.n	800bd6a <HAL_TIM_Base_Start+0xb2>
 800bda0:	40010000 	.word	0x40010000
 800bda4:	40000400 	.word	0x40000400
 800bda8:	40000800 	.word	0x40000800
 800bdac:	40000c00 	.word	0x40000c00
 800bdb0:	40002000 	.word	0x40002000
 800bdb4:	00010007 	.word	0x00010007
 800bdb8:	080266cc 	.word	0x080266cc

0800bdbc <HAL_TIM_Base_Start_IT>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800bdbc:	6802      	ldr	r2, [r0, #0]
 800bdbe:	4938      	ldr	r1, [pc, #224]	; (800bea0 <HAL_TIM_Base_Start_IT+0xe4>)
{
 800bdc0:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800bdc2:	4b38      	ldr	r3, [pc, #224]	; (800bea4 <HAL_TIM_Base_Start_IT+0xe8>)
 800bdc4:	4c38      	ldr	r4, [pc, #224]	; (800bea8 <HAL_TIM_Base_Start_IT+0xec>)
 800bdc6:	429a      	cmp	r2, r3
 800bdc8:	bf18      	it	ne
 800bdca:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800bdce:	4d37      	ldr	r5, [pc, #220]	; (800beac <HAL_TIM_Base_Start_IT+0xf0>)
 800bdd0:	bf14      	ite	ne
 800bdd2:	2301      	movne	r3, #1
 800bdd4:	2300      	moveq	r3, #0
 800bdd6:	42a2      	cmp	r2, r4
 800bdd8:	bf0c      	ite	eq
 800bdda:	2300      	moveq	r3, #0
 800bddc:	f003 0301 	andne.w	r3, r3, #1
 800bde0:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 800bde4:	428a      	cmp	r2, r1
 800bde6:	bf0c      	ite	eq
 800bde8:	2300      	moveq	r3, #0
 800bdea:	f003 0301 	andne.w	r3, r3, #1
 800bdee:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800bdf2:	42aa      	cmp	r2, r5
 800bdf4:	bf0c      	ite	eq
 800bdf6:	2300      	moveq	r3, #0
 800bdf8:	f003 0301 	andne.w	r3, r3, #1
 800bdfc:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800be00:	42a2      	cmp	r2, r4
 800be02:	bf0c      	ite	eq
 800be04:	2300      	moveq	r3, #0
 800be06:	f003 0301 	andne.w	r3, r3, #1
 800be0a:	f504 3498 	add.w	r4, r4, #77824	; 0x13000
 800be0e:	428a      	cmp	r2, r1
 800be10:	bf0c      	ite	eq
 800be12:	2300      	moveq	r3, #0
 800be14:	f003 0301 	andne.w	r3, r3, #1
 800be18:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800be1c:	42aa      	cmp	r2, r5
 800be1e:	bf0c      	ite	eq
 800be20:	2300      	moveq	r3, #0
 800be22:	f003 0301 	andne.w	r3, r3, #1
 800be26:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800be2a:	42a2      	cmp	r2, r4
 800be2c:	bf0c      	ite	eq
 800be2e:	2300      	moveq	r3, #0
 800be30:	f003 0301 	andne.w	r3, r3, #1
 800be34:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 800be38:	428a      	cmp	r2, r1
 800be3a:	bf0c      	ite	eq
 800be3c:	2300      	moveq	r3, #0
 800be3e:	f003 0301 	andne.w	r3, r3, #1
 800be42:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800be46:	42aa      	cmp	r2, r5
 800be48:	bf0c      	ite	eq
 800be4a:	2300      	moveq	r3, #0
 800be4c:	f003 0301 	andne.w	r3, r3, #1
 800be50:	42a2      	cmp	r2, r4
 800be52:	bf0c      	ite	eq
 800be54:	2300      	moveq	r3, #0
 800be56:	f003 0301 	andne.w	r3, r3, #1
 800be5a:	428a      	cmp	r2, r1
 800be5c:	bf0c      	ite	eq
 800be5e:	2300      	moveq	r3, #0
 800be60:	f003 0301 	andne.w	r3, r3, #1
 800be64:	b113      	cbz	r3, 800be6c <HAL_TIM_Base_Start_IT+0xb0>
 800be66:	4b12      	ldr	r3, [pc, #72]	; (800beb0 <HAL_TIM_Base_Start_IT+0xf4>)
 800be68:	429a      	cmp	r2, r3
 800be6a:	d111      	bne.n	800be90 <HAL_TIM_Base_Start_IT+0xd4>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800be6c:	68d1      	ldr	r1, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be6e:	4b11      	ldr	r3, [pc, #68]	; (800beb4 <HAL_TIM_Base_Start_IT+0xf8>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800be70:	f041 0101 	orr.w	r1, r1, #1
 800be74:	60d1      	str	r1, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be76:	6891      	ldr	r1, [r2, #8]
 800be78:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be7a:	2b06      	cmp	r3, #6
 800be7c:	d006      	beq.n	800be8c <HAL_TIM_Base_Start_IT+0xd0>
 800be7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800be82:	d003      	beq.n	800be8c <HAL_TIM_Base_Start_IT+0xd0>
    __HAL_TIM_ENABLE(htim);
 800be84:	6813      	ldr	r3, [r2, #0]
 800be86:	f043 0301 	orr.w	r3, r3, #1
 800be8a:	6013      	str	r3, [r2, #0]
}
 800be8c:	2000      	movs	r0, #0
 800be8e:	bd38      	pop	{r3, r4, r5, pc}
 800be90:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800be92:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 800be96:	4808      	ldr	r0, [pc, #32]	; (800beb8 <HAL_TIM_Base_Start_IT+0xfc>)
 800be98:	f7f6 ff6e 	bl	8002d78 <assert_failed>
 800be9c:	6822      	ldr	r2, [r4, #0]
 800be9e:	e7e5      	b.n	800be6c <HAL_TIM_Base_Start_IT+0xb0>
 800bea0:	40000800 	.word	0x40000800
 800bea4:	40010000 	.word	0x40010000
 800bea8:	40000400 	.word	0x40000400
 800beac:	40000c00 	.word	0x40000c00
 800beb0:	40002000 	.word	0x40002000
 800beb4:	00010007 	.word	0x00010007
 800beb8:	080266cc 	.word	0x080266cc

0800bebc <HAL_TIM_OC_MspInit>:
 800bebc:	4770      	bx	lr
 800bebe:	bf00      	nop

0800bec0 <HAL_TIM_PWM_MspInit>:
 800bec0:	4770      	bx	lr
 800bec2:	bf00      	nop

0800bec4 <HAL_TIM_IC_MspInit>:
 800bec4:	4770      	bx	lr
 800bec6:	bf00      	nop

0800bec8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800bec8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800becc:	2b01      	cmp	r3, #1
 800bece:	f000 81c8 	beq.w	800c262 <HAL_TIM_ConfigClockSource+0x39a>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800bed2:	680a      	ldr	r2, [r1, #0]
 800bed4:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800bed8:	bf18      	it	ne
 800beda:	f5b2 5f00 	cmpne.w	r2, #8192	; 0x2000
{
 800bede:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800bee0:	bf14      	ite	ne
 800bee2:	2301      	movne	r3, #1
 800bee4:	2300      	moveq	r3, #0
 800bee6:	f032 0630 	bics.w	r6, r2, #48	; 0x30
 800beea:	4604      	mov	r4, r0
 800beec:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 800beee:	f04f 0001 	mov.w	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800bef2:	f04f 0102 	mov.w	r1, #2
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800bef6:	bf08      	it	eq
 800bef8:	2300      	moveq	r3, #0
  __HAL_LOCK(htim);
 800befa:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800befe:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800bf02:	b113      	cbz	r3, 800bf0a <HAL_TIM_ConfigClockSource+0x42>
 800bf04:	2e40      	cmp	r6, #64	; 0x40
 800bf06:	f040 8242 	bne.w	800c38e <HAL_TIM_ConfigClockSource+0x4c6>
  tmpsmcr = htim->Instance->SMCR;
 800bf0a:	6823      	ldr	r3, [r4, #0]
  switch (sClockSourceConfig->ClockSource)
 800bf0c:	2a40      	cmp	r2, #64	; 0x40
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bf0e:	49a5      	ldr	r1, [pc, #660]	; (800c1a4 <HAL_TIM_ConfigClockSource+0x2dc>)
  tmpsmcr = htim->Instance->SMCR;
 800bf10:	6898      	ldr	r0, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bf12:	ea01 0100 	and.w	r1, r1, r0
  htim->Instance->SMCR = tmpsmcr;
 800bf16:	6099      	str	r1, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 800bf18:	f000 81d3 	beq.w	800c2c2 <HAL_TIM_ConfigClockSource+0x3fa>
 800bf1c:	f240 81a3 	bls.w	800c266 <HAL_TIM_ConfigClockSource+0x39e>
 800bf20:	2a70      	cmp	r2, #112	; 0x70
 800bf22:	f000 814d 	beq.w	800c1c0 <HAL_TIM_ConfigClockSource+0x2f8>
 800bf26:	d84c      	bhi.n	800bfc2 <HAL_TIM_ConfigClockSource+0xfa>
 800bf28:	2a50      	cmp	r2, #80	; 0x50
 800bf2a:	f000 8095 	beq.w	800c058 <HAL_TIM_ConfigClockSource+0x190>
 800bf2e:	2a60      	cmp	r2, #96	; 0x60
 800bf30:	f040 812f 	bne.w	800c192 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800bf34:	4a9c      	ldr	r2, [pc, #624]	; (800c1a8 <HAL_TIM_ConfigClockSource+0x2e0>)
 800bf36:	499d      	ldr	r1, [pc, #628]	; (800c1ac <HAL_TIM_ConfigClockSource+0x2e4>)
 800bf38:	4293      	cmp	r3, r2
 800bf3a:	bf18      	it	ne
 800bf3c:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800bf40:	489b      	ldr	r0, [pc, #620]	; (800c1b0 <HAL_TIM_ConfigClockSource+0x2e8>)
 800bf42:	bf14      	ite	ne
 800bf44:	2201      	movne	r2, #1
 800bf46:	2200      	moveq	r2, #0
 800bf48:	428b      	cmp	r3, r1
 800bf4a:	bf0c      	ite	eq
 800bf4c:	2200      	moveq	r2, #0
 800bf4e:	f002 0201 	andne.w	r2, r2, #1
 800bf52:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bf56:	4283      	cmp	r3, r0
 800bf58:	bf0c      	ite	eq
 800bf5a:	2200      	moveq	r2, #0
 800bf5c:	f002 0201 	andne.w	r2, r2, #1
 800bf60:	428b      	cmp	r3, r1
 800bf62:	bf0c      	ite	eq
 800bf64:	2200      	moveq	r2, #0
 800bf66:	f002 0201 	andne.w	r2, r2, #1
 800bf6a:	b11a      	cbz	r2, 800bf74 <HAL_TIM_ConfigClockSource+0xac>
 800bf6c:	4a91      	ldr	r2, [pc, #580]	; (800c1b4 <HAL_TIM_ConfigClockSource+0x2ec>)
 800bf6e:	4293      	cmp	r3, r2
 800bf70:	f040 8201 	bne.w	800c376 <HAL_TIM_ConfigClockSource+0x4ae>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800bf74:	686b      	ldr	r3, [r5, #4]
 800bf76:	2b0a      	cmp	r3, #10
 800bf78:	bf18      	it	ne
 800bf7a:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800bf7e:	d003      	beq.n	800bf88 <HAL_TIM_ConfigClockSource+0xc0>
 800bf80:	f033 0302 	bics.w	r3, r3, #2
 800bf84:	f040 8216 	bne.w	800c3b4 <HAL_TIM_ConfigClockSource+0x4ec>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800bf88:	68ee      	ldr	r6, [r5, #12]
 800bf8a:	2e0f      	cmp	r6, #15
 800bf8c:	f200 823f 	bhi.w	800c40e <HAL_TIM_ConfigClockSource+0x546>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bf90:	6823      	ldr	r3, [r4, #0]
 800bf92:	686d      	ldr	r5, [r5, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bf94:	6a18      	ldr	r0, [r3, #32]
 800bf96:	f020 0010 	bic.w	r0, r0, #16
 800bf9a:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bf9c:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800bf9e:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bfa0:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bfa4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bfa8:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 800bfac:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800bfb0:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800bfb2:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800bfb4:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800bfb6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bfba:	f042 0267 	orr.w	r2, r2, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800bfbe:	609a      	str	r2, [r3, #8]
 800bfc0:	e0e7      	b.n	800c192 <HAL_TIM_ConfigClockSource+0x2ca>
  switch (sClockSourceConfig->ClockSource)
 800bfc2:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800bfc6:	f000 808d 	beq.w	800c0e4 <HAL_TIM_ConfigClockSource+0x21c>
 800bfca:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800bfce:	f040 80e0 	bne.w	800c192 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800bfd2:	4a75      	ldr	r2, [pc, #468]	; (800c1a8 <HAL_TIM_ConfigClockSource+0x2e0>)
 800bfd4:	4975      	ldr	r1, [pc, #468]	; (800c1ac <HAL_TIM_ConfigClockSource+0x2e4>)
 800bfd6:	4293      	cmp	r3, r2
 800bfd8:	bf18      	it	ne
 800bfda:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800bfde:	4874      	ldr	r0, [pc, #464]	; (800c1b0 <HAL_TIM_ConfigClockSource+0x2e8>)
 800bfe0:	bf14      	ite	ne
 800bfe2:	2201      	movne	r2, #1
 800bfe4:	2200      	moveq	r2, #0
 800bfe6:	428b      	cmp	r3, r1
 800bfe8:	bf0c      	ite	eq
 800bfea:	2200      	moveq	r2, #0
 800bfec:	f002 0201 	andne.w	r2, r2, #1
 800bff0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bff4:	4283      	cmp	r3, r0
 800bff6:	bf0c      	ite	eq
 800bff8:	2200      	moveq	r2, #0
 800bffa:	f002 0201 	andne.w	r2, r2, #1
 800bffe:	428b      	cmp	r3, r1
 800c000:	bf0c      	ite	eq
 800c002:	2200      	moveq	r2, #0
 800c004:	f002 0201 	andne.w	r2, r2, #1
 800c008:	b11a      	cbz	r2, 800c012 <HAL_TIM_ConfigClockSource+0x14a>
 800c00a:	4a6a      	ldr	r2, [pc, #424]	; (800c1b4 <HAL_TIM_ConfigClockSource+0x2ec>)
 800c00c:	4293      	cmp	r3, r2
 800c00e:	f040 81b8 	bne.w	800c382 <HAL_TIM_ConfigClockSource+0x4ba>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800c012:	68ab      	ldr	r3, [r5, #8]
 800c014:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800c018:	f040 8207 	bne.w	800c42a <HAL_TIM_ConfigClockSource+0x562>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800c01c:	686b      	ldr	r3, [r5, #4]
 800c01e:	2b0a      	cmp	r3, #10
 800c020:	bf18      	it	ne
 800c022:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800c026:	d003      	beq.n	800c030 <HAL_TIM_ConfigClockSource+0x168>
 800c028:	f033 0302 	bics.w	r3, r3, #2
 800c02c:	f040 81bc 	bne.w	800c3a8 <HAL_TIM_ConfigClockSource+0x4e0>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800c030:	68e8      	ldr	r0, [r5, #12]
 800c032:	280f      	cmp	r0, #15
 800c034:	f200 81dd 	bhi.w	800c3f2 <HAL_TIM_ConfigClockSource+0x52a>
      TIM_ETR_SetConfig(htim->Instance,
 800c038:	6822      	ldr	r2, [r4, #0]
 800c03a:	68ab      	ldr	r3, [r5, #8]
  tmpsmcr = TIMx->SMCR;
 800c03c:	6891      	ldr	r1, [r2, #8]
 800c03e:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c040:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800c044:	432b      	orrs	r3, r5
 800c046:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c048:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 800c04c:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c04e:	6893      	ldr	r3, [r2, #8]
 800c050:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c054:	6093      	str	r3, [r2, #8]
      break;
 800c056:	e09c      	b.n	800c192 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800c058:	4a53      	ldr	r2, [pc, #332]	; (800c1a8 <HAL_TIM_ConfigClockSource+0x2e0>)
 800c05a:	4954      	ldr	r1, [pc, #336]	; (800c1ac <HAL_TIM_ConfigClockSource+0x2e4>)
 800c05c:	4293      	cmp	r3, r2
 800c05e:	bf18      	it	ne
 800c060:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800c064:	4852      	ldr	r0, [pc, #328]	; (800c1b0 <HAL_TIM_ConfigClockSource+0x2e8>)
 800c066:	bf14      	ite	ne
 800c068:	2201      	movne	r2, #1
 800c06a:	2200      	moveq	r2, #0
 800c06c:	428b      	cmp	r3, r1
 800c06e:	bf0c      	ite	eq
 800c070:	2200      	moveq	r2, #0
 800c072:	f002 0201 	andne.w	r2, r2, #1
 800c076:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c07a:	4283      	cmp	r3, r0
 800c07c:	bf0c      	ite	eq
 800c07e:	2200      	moveq	r2, #0
 800c080:	f002 0201 	andne.w	r2, r2, #1
 800c084:	428b      	cmp	r3, r1
 800c086:	bf0c      	ite	eq
 800c088:	2200      	moveq	r2, #0
 800c08a:	f002 0201 	andne.w	r2, r2, #1
 800c08e:	b11a      	cbz	r2, 800c098 <HAL_TIM_ConfigClockSource+0x1d0>
 800c090:	4a48      	ldr	r2, [pc, #288]	; (800c1b4 <HAL_TIM_ConfigClockSource+0x2ec>)
 800c092:	4293      	cmp	r3, r2
 800c094:	f040 8169 	bne.w	800c36a <HAL_TIM_ConfigClockSource+0x4a2>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800c098:	686b      	ldr	r3, [r5, #4]
 800c09a:	2b0a      	cmp	r3, #10
 800c09c:	bf18      	it	ne
 800c09e:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800c0a2:	d003      	beq.n	800c0ac <HAL_TIM_ConfigClockSource+0x1e4>
 800c0a4:	f033 0302 	bics.w	r3, r3, #2
 800c0a8:	f040 818a 	bne.w	800c3c0 <HAL_TIM_ConfigClockSource+0x4f8>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800c0ac:	68ee      	ldr	r6, [r5, #12]
 800c0ae:	2e0f      	cmp	r6, #15
 800c0b0:	f200 81b4 	bhi.w	800c41c <HAL_TIM_ConfigClockSource+0x554>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c0b4:	6823      	ldr	r3, [r4, #0]
 800c0b6:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 800c0b8:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c0ba:	6a18      	ldr	r0, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c0bc:	f025 050a 	bic.w	r5, r5, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c0c0:	f020 0001 	bic.w	r0, r0, #1
  tmpccer |= TIM_ICPolarity;
 800c0c4:	4329      	orrs	r1, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c0c6:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c0c8:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c0ca:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c0ce:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800c0d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c0d4:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800c0d6:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800c0d8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c0dc:	f042 0257 	orr.w	r2, r2, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800c0e0:	609a      	str	r2, [r3, #8]
 800c0e2:	e056      	b.n	800c192 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c0e4:	4a30      	ldr	r2, [pc, #192]	; (800c1a8 <HAL_TIM_ConfigClockSource+0x2e0>)
 800c0e6:	4831      	ldr	r0, [pc, #196]	; (800c1ac <HAL_TIM_ConfigClockSource+0x2e4>)
 800c0e8:	4293      	cmp	r3, r2
 800c0ea:	bf18      	it	ne
 800c0ec:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800c0f0:	492f      	ldr	r1, [pc, #188]	; (800c1b0 <HAL_TIM_ConfigClockSource+0x2e8>)
 800c0f2:	4d31      	ldr	r5, [pc, #196]	; (800c1b8 <HAL_TIM_ConfigClockSource+0x2f0>)
 800c0f4:	bf14      	ite	ne
 800c0f6:	2201      	movne	r2, #1
 800c0f8:	2200      	moveq	r2, #0
 800c0fa:	4283      	cmp	r3, r0
 800c0fc:	bf0c      	ite	eq
 800c0fe:	2200      	moveq	r2, #0
 800c100:	f002 0201 	andne.w	r2, r2, #1
 800c104:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800c108:	428b      	cmp	r3, r1
 800c10a:	bf0c      	ite	eq
 800c10c:	2200      	moveq	r2, #0
 800c10e:	f002 0201 	andne.w	r2, r2, #1
 800c112:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800c116:	42ab      	cmp	r3, r5
 800c118:	bf0c      	ite	eq
 800c11a:	2200      	moveq	r2, #0
 800c11c:	f002 0201 	andne.w	r2, r2, #1
 800c120:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800c124:	4283      	cmp	r3, r0
 800c126:	bf0c      	ite	eq
 800c128:	2200      	moveq	r2, #0
 800c12a:	f002 0201 	andne.w	r2, r2, #1
 800c12e:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800c132:	428b      	cmp	r3, r1
 800c134:	bf0c      	ite	eq
 800c136:	2200      	moveq	r2, #0
 800c138:	f002 0201 	andne.w	r2, r2, #1
 800c13c:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800c140:	42ab      	cmp	r3, r5
 800c142:	bf0c      	ite	eq
 800c144:	2200      	moveq	r2, #0
 800c146:	f002 0201 	andne.w	r2, r2, #1
 800c14a:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800c14e:	4283      	cmp	r3, r0
 800c150:	bf0c      	ite	eq
 800c152:	2200      	moveq	r2, #0
 800c154:	f002 0201 	andne.w	r2, r2, #1
 800c158:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800c15c:	428b      	cmp	r3, r1
 800c15e:	bf0c      	ite	eq
 800c160:	2200      	moveq	r2, #0
 800c162:	f002 0201 	andne.w	r2, r2, #1
 800c166:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800c16a:	42ab      	cmp	r3, r5
 800c16c:	bf0c      	ite	eq
 800c16e:	2200      	moveq	r2, #0
 800c170:	f002 0201 	andne.w	r2, r2, #1
 800c174:	4283      	cmp	r3, r0
 800c176:	bf0c      	ite	eq
 800c178:	2200      	moveq	r2, #0
 800c17a:	f002 0201 	andne.w	r2, r2, #1
 800c17e:	428b      	cmp	r3, r1
 800c180:	bf0c      	ite	eq
 800c182:	2200      	moveq	r2, #0
 800c184:	f002 0201 	andne.w	r2, r2, #1
 800c188:	b11a      	cbz	r2, 800c192 <HAL_TIM_ConfigClockSource+0x2ca>
 800c18a:	4a0c      	ldr	r2, [pc, #48]	; (800c1bc <HAL_TIM_ConfigClockSource+0x2f4>)
 800c18c:	4293      	cmp	r3, r2
 800c18e:	f040 8158 	bne.w	800c442 <HAL_TIM_ConfigClockSource+0x57a>
  __HAL_UNLOCK(htim);
 800c192:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800c194:	2201      	movs	r2, #1
  return HAL_OK;
 800c196:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800c198:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800c19c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800c1a0:	bd70      	pop	{r4, r5, r6, pc}
 800c1a2:	bf00      	nop
 800c1a4:	fffe0088 	.word	0xfffe0088
 800c1a8:	40010000 	.word	0x40010000
 800c1ac:	40000400 	.word	0x40000400
 800c1b0:	40000800 	.word	0x40000800
 800c1b4:	40010400 	.word	0x40010400
 800c1b8:	40000c00 	.word	0x40000c00
 800c1bc:	40002000 	.word	0x40002000
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800c1c0:	4aa3      	ldr	r2, [pc, #652]	; (800c450 <HAL_TIM_ConfigClockSource+0x588>)
 800c1c2:	49a4      	ldr	r1, [pc, #656]	; (800c454 <HAL_TIM_ConfigClockSource+0x58c>)
 800c1c4:	4293      	cmp	r3, r2
 800c1c6:	bf18      	it	ne
 800c1c8:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800c1cc:	48a2      	ldr	r0, [pc, #648]	; (800c458 <HAL_TIM_ConfigClockSource+0x590>)
 800c1ce:	bf14      	ite	ne
 800c1d0:	2201      	movne	r2, #1
 800c1d2:	2200      	moveq	r2, #0
 800c1d4:	428b      	cmp	r3, r1
 800c1d6:	bf0c      	ite	eq
 800c1d8:	2200      	moveq	r2, #0
 800c1da:	f002 0201 	andne.w	r2, r2, #1
 800c1de:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c1e2:	4283      	cmp	r3, r0
 800c1e4:	bf0c      	ite	eq
 800c1e6:	2200      	moveq	r2, #0
 800c1e8:	f002 0201 	andne.w	r2, r2, #1
 800c1ec:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800c1f0:	428b      	cmp	r3, r1
 800c1f2:	bf0c      	ite	eq
 800c1f4:	2200      	moveq	r2, #0
 800c1f6:	f002 0201 	andne.w	r2, r2, #1
 800c1fa:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800c1fe:	4283      	cmp	r3, r0
 800c200:	bf0c      	ite	eq
 800c202:	2200      	moveq	r2, #0
 800c204:	f002 0201 	andne.w	r2, r2, #1
 800c208:	428b      	cmp	r3, r1
 800c20a:	bf0c      	ite	eq
 800c20c:	2200      	moveq	r2, #0
 800c20e:	f002 0201 	andne.w	r2, r2, #1
 800c212:	b11a      	cbz	r2, 800c21c <HAL_TIM_ConfigClockSource+0x354>
 800c214:	4a91      	ldr	r2, [pc, #580]	; (800c45c <HAL_TIM_ConfigClockSource+0x594>)
 800c216:	4293      	cmp	r3, r2
 800c218:	f040 80de 	bne.w	800c3d8 <HAL_TIM_ConfigClockSource+0x510>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800c21c:	68ab      	ldr	r3, [r5, #8]
 800c21e:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800c222:	f040 8108 	bne.w	800c436 <HAL_TIM_ConfigClockSource+0x56e>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800c226:	686b      	ldr	r3, [r5, #4]
 800c228:	2b0a      	cmp	r3, #10
 800c22a:	bf18      	it	ne
 800c22c:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800c230:	d003      	beq.n	800c23a <HAL_TIM_ConfigClockSource+0x372>
 800c232:	f033 0302 	bics.w	r3, r3, #2
 800c236:	f040 80c9 	bne.w	800c3cc <HAL_TIM_ConfigClockSource+0x504>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800c23a:	68e8      	ldr	r0, [r5, #12]
 800c23c:	280f      	cmp	r0, #15
 800c23e:	f200 80d1 	bhi.w	800c3e4 <HAL_TIM_ConfigClockSource+0x51c>
      TIM_ETR_SetConfig(htim->Instance,
 800c242:	6822      	ldr	r2, [r4, #0]
 800c244:	68ab      	ldr	r3, [r5, #8]
  tmpsmcr = TIMx->SMCR;
 800c246:	6891      	ldr	r1, [r2, #8]
 800c248:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c24a:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800c24e:	432b      	orrs	r3, r5
 800c250:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c252:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 800c256:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 800c258:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c25a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800c25e:	6093      	str	r3, [r2, #8]
      break;
 800c260:	e797      	b.n	800c192 <HAL_TIM_ConfigClockSource+0x2ca>
  __HAL_LOCK(htim);
 800c262:	2002      	movs	r0, #2
}
 800c264:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800c266:	2a10      	cmp	r2, #16
 800c268:	d004      	beq.n	800c274 <HAL_TIM_ConfigClockSource+0x3ac>
 800c26a:	d96d      	bls.n	800c348 <HAL_TIM_ConfigClockSource+0x480>
 800c26c:	2a20      	cmp	r2, #32
 800c26e:	d001      	beq.n	800c274 <HAL_TIM_ConfigClockSource+0x3ac>
 800c270:	2a30      	cmp	r2, #48	; 0x30
 800c272:	d18e      	bne.n	800c192 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800c274:	4976      	ldr	r1, [pc, #472]	; (800c450 <HAL_TIM_ConfigClockSource+0x588>)
 800c276:	4877      	ldr	r0, [pc, #476]	; (800c454 <HAL_TIM_ConfigClockSource+0x58c>)
 800c278:	428b      	cmp	r3, r1
 800c27a:	bf18      	it	ne
 800c27c:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800c280:	4e75      	ldr	r6, [pc, #468]	; (800c458 <HAL_TIM_ConfigClockSource+0x590>)
 800c282:	bf14      	ite	ne
 800c284:	2101      	movne	r1, #1
 800c286:	2100      	moveq	r1, #0
 800c288:	4283      	cmp	r3, r0
 800c28a:	bf0c      	ite	eq
 800c28c:	2100      	moveq	r1, #0
 800c28e:	f001 0101 	andne.w	r1, r1, #1
 800c292:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800c296:	42b3      	cmp	r3, r6
 800c298:	bf0c      	ite	eq
 800c29a:	2100      	moveq	r1, #0
 800c29c:	f001 0101 	andne.w	r1, r1, #1
 800c2a0:	4283      	cmp	r3, r0
 800c2a2:	bf0c      	ite	eq
 800c2a4:	2100      	moveq	r1, #0
 800c2a6:	f001 0101 	andne.w	r1, r1, #1
 800c2aa:	b111      	cbz	r1, 800c2b2 <HAL_TIM_ConfigClockSource+0x3ea>
 800c2ac:	496c      	ldr	r1, [pc, #432]	; (800c460 <HAL_TIM_ConfigClockSource+0x598>)
 800c2ae:	428b      	cmp	r3, r1
 800c2b0:	d153      	bne.n	800c35a <HAL_TIM_ConfigClockSource+0x492>
  tmpsmcr = TIMx->SMCR;
 800c2b2:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c2b4:	f042 0207 	orr.w	r2, r2, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 800c2b8:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c2bc:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 800c2be:	609a      	str	r2, [r3, #8]
 800c2c0:	e767      	b.n	800c192 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800c2c2:	4a63      	ldr	r2, [pc, #396]	; (800c450 <HAL_TIM_ConfigClockSource+0x588>)
 800c2c4:	4963      	ldr	r1, [pc, #396]	; (800c454 <HAL_TIM_ConfigClockSource+0x58c>)
 800c2c6:	4293      	cmp	r3, r2
 800c2c8:	bf18      	it	ne
 800c2ca:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800c2ce:	4862      	ldr	r0, [pc, #392]	; (800c458 <HAL_TIM_ConfigClockSource+0x590>)
 800c2d0:	bf14      	ite	ne
 800c2d2:	2201      	movne	r2, #1
 800c2d4:	2200      	moveq	r2, #0
 800c2d6:	428b      	cmp	r3, r1
 800c2d8:	bf0c      	ite	eq
 800c2da:	2200      	moveq	r2, #0
 800c2dc:	f002 0201 	andne.w	r2, r2, #1
 800c2e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c2e4:	4283      	cmp	r3, r0
 800c2e6:	bf0c      	ite	eq
 800c2e8:	2200      	moveq	r2, #0
 800c2ea:	f002 0201 	andne.w	r2, r2, #1
 800c2ee:	428b      	cmp	r3, r1
 800c2f0:	bf0c      	ite	eq
 800c2f2:	2200      	moveq	r2, #0
 800c2f4:	f002 0201 	andne.w	r2, r2, #1
 800c2f8:	b112      	cbz	r2, 800c300 <HAL_TIM_ConfigClockSource+0x438>
 800c2fa:	4a59      	ldr	r2, [pc, #356]	; (800c460 <HAL_TIM_ConfigClockSource+0x598>)
 800c2fc:	4293      	cmp	r3, r2
 800c2fe:	d126      	bne.n	800c34e <HAL_TIM_ConfigClockSource+0x486>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800c300:	686b      	ldr	r3, [r5, #4]
 800c302:	2b0a      	cmp	r3, #10
 800c304:	bf18      	it	ne
 800c306:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800c30a:	d002      	beq.n	800c312 <HAL_TIM_ConfigClockSource+0x44a>
 800c30c:	f033 0302 	bics.w	r3, r3, #2
 800c310:	d144      	bne.n	800c39c <HAL_TIM_ConfigClockSource+0x4d4>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800c312:	68ee      	ldr	r6, [r5, #12]
 800c314:	2e0f      	cmp	r6, #15
 800c316:	d873      	bhi.n	800c400 <HAL_TIM_ConfigClockSource+0x538>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c318:	6823      	ldr	r3, [r4, #0]
 800c31a:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 800c31c:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c31e:	6a18      	ldr	r0, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c320:	f025 050a 	bic.w	r5, r5, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c324:	f020 0001 	bic.w	r0, r0, #1
  tmpccer |= TIM_ICPolarity;
 800c328:	4329      	orrs	r1, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c32a:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c32c:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c32e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c332:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800c336:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c338:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800c33a:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800c33c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c340:	f042 0247 	orr.w	r2, r2, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800c344:	609a      	str	r2, [r3, #8]
 800c346:	e724      	b.n	800c192 <HAL_TIM_ConfigClockSource+0x2ca>
  switch (sClockSourceConfig->ClockSource)
 800c348:	2a00      	cmp	r2, #0
 800c34a:	d093      	beq.n	800c274 <HAL_TIM_ConfigClockSource+0x3ac>
 800c34c:	e721      	b.n	800c192 <HAL_TIM_ConfigClockSource+0x2ca>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800c34e:	f241 2169 	movw	r1, #4713	; 0x1269
 800c352:	4844      	ldr	r0, [pc, #272]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c354:	f7f6 fd10 	bl	8002d78 <assert_failed>
 800c358:	e7d2      	b.n	800c300 <HAL_TIM_ConfigClockSource+0x438>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800c35a:	f241 217c 	movw	r1, #4732	; 0x127c
 800c35e:	4841      	ldr	r0, [pc, #260]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c360:	f7f6 fd0a 	bl	8002d78 <assert_failed>
 800c364:	682a      	ldr	r2, [r5, #0]
 800c366:	6823      	ldr	r3, [r4, #0]
 800c368:	e7a3      	b.n	800c2b2 <HAL_TIM_ConfigClockSource+0x3ea>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800c36a:	f241 2149 	movw	r1, #4681	; 0x1249
 800c36e:	483d      	ldr	r0, [pc, #244]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c370:	f7f6 fd02 	bl	8002d78 <assert_failed>
 800c374:	e690      	b.n	800c098 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800c376:	f241 2159 	movw	r1, #4697	; 0x1259
 800c37a:	483a      	ldr	r0, [pc, #232]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c37c:	f7f6 fcfc 	bl	8002d78 <assert_failed>
 800c380:	e5f8      	b.n	800bf74 <HAL_TIM_ConfigClockSource+0xac>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800c382:	f241 2135 	movw	r1, #4661	; 0x1235
 800c386:	4837      	ldr	r0, [pc, #220]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c388:	f7f6 fcf6 	bl	8002d78 <assert_failed>
 800c38c:	e641      	b.n	800c012 <HAL_TIM_ConfigClockSource+0x14a>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800c38e:	f241 210a 	movw	r1, #4618	; 0x120a
 800c392:	4834      	ldr	r0, [pc, #208]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c394:	f7f6 fcf0 	bl	8002d78 <assert_failed>
 800c398:	682a      	ldr	r2, [r5, #0]
 800c39a:	e5b6      	b.n	800bf0a <HAL_TIM_ConfigClockSource+0x42>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800c39c:	f241 216c 	movw	r1, #4716	; 0x126c
 800c3a0:	4830      	ldr	r0, [pc, #192]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c3a2:	f7f6 fce9 	bl	8002d78 <assert_failed>
 800c3a6:	e7b4      	b.n	800c312 <HAL_TIM_ConfigClockSource+0x44a>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800c3a8:	f241 2139 	movw	r1, #4665	; 0x1239
 800c3ac:	482d      	ldr	r0, [pc, #180]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c3ae:	f7f6 fce3 	bl	8002d78 <assert_failed>
 800c3b2:	e63d      	b.n	800c030 <HAL_TIM_ConfigClockSource+0x168>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800c3b4:	f241 215c 	movw	r1, #4700	; 0x125c
 800c3b8:	482a      	ldr	r0, [pc, #168]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c3ba:	f7f6 fcdd 	bl	8002d78 <assert_failed>
 800c3be:	e5e3      	b.n	800bf88 <HAL_TIM_ConfigClockSource+0xc0>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800c3c0:	f241 214c 	movw	r1, #4684	; 0x124c
 800c3c4:	4827      	ldr	r0, [pc, #156]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c3c6:	f7f6 fcd7 	bl	8002d78 <assert_failed>
 800c3ca:	e66f      	b.n	800c0ac <HAL_TIM_ConfigClockSource+0x1e4>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800c3cc:	f241 2121 	movw	r1, #4641	; 0x1221
 800c3d0:	4824      	ldr	r0, [pc, #144]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c3d2:	f7f6 fcd1 	bl	8002d78 <assert_failed>
 800c3d6:	e730      	b.n	800c23a <HAL_TIM_ConfigClockSource+0x372>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800c3d8:	f241 211d 	movw	r1, #4637	; 0x121d
 800c3dc:	4821      	ldr	r0, [pc, #132]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c3de:	f7f6 fccb 	bl	8002d78 <assert_failed>
 800c3e2:	e71b      	b.n	800c21c <HAL_TIM_ConfigClockSource+0x354>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800c3e4:	481f      	ldr	r0, [pc, #124]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c3e6:	f241 2122 	movw	r1, #4642	; 0x1222
 800c3ea:	f7f6 fcc5 	bl	8002d78 <assert_failed>
 800c3ee:	68e8      	ldr	r0, [r5, #12]
 800c3f0:	e727      	b.n	800c242 <HAL_TIM_ConfigClockSource+0x37a>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800c3f2:	481c      	ldr	r0, [pc, #112]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c3f4:	f241 213a 	movw	r1, #4666	; 0x123a
 800c3f8:	f7f6 fcbe 	bl	8002d78 <assert_failed>
 800c3fc:	68e8      	ldr	r0, [r5, #12]
 800c3fe:	e61b      	b.n	800c038 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800c400:	f241 216d 	movw	r1, #4717	; 0x126d
 800c404:	4817      	ldr	r0, [pc, #92]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c406:	f7f6 fcb7 	bl	8002d78 <assert_failed>
 800c40a:	68ee      	ldr	r6, [r5, #12]
 800c40c:	e784      	b.n	800c318 <HAL_TIM_ConfigClockSource+0x450>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800c40e:	f241 215d 	movw	r1, #4701	; 0x125d
 800c412:	4814      	ldr	r0, [pc, #80]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c414:	f7f6 fcb0 	bl	8002d78 <assert_failed>
 800c418:	68ee      	ldr	r6, [r5, #12]
 800c41a:	e5b9      	b.n	800bf90 <HAL_TIM_ConfigClockSource+0xc8>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800c41c:	f241 214d 	movw	r1, #4685	; 0x124d
 800c420:	4810      	ldr	r0, [pc, #64]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c422:	f7f6 fca9 	bl	8002d78 <assert_failed>
 800c426:	68ee      	ldr	r6, [r5, #12]
 800c428:	e644      	b.n	800c0b4 <HAL_TIM_ConfigClockSource+0x1ec>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800c42a:	f241 2138 	movw	r1, #4664	; 0x1238
 800c42e:	480d      	ldr	r0, [pc, #52]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c430:	f7f6 fca2 	bl	8002d78 <assert_failed>
 800c434:	e5f2      	b.n	800c01c <HAL_TIM_ConfigClockSource+0x154>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800c436:	f44f 5191 	mov.w	r1, #4640	; 0x1220
 800c43a:	480a      	ldr	r0, [pc, #40]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c43c:	f7f6 fc9c 	bl	8002d78 <assert_failed>
 800c440:	e6f1      	b.n	800c226 <HAL_TIM_ConfigClockSource+0x35e>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c442:	f241 2116 	movw	r1, #4630	; 0x1216
 800c446:	4807      	ldr	r0, [pc, #28]	; (800c464 <HAL_TIM_ConfigClockSource+0x59c>)
 800c448:	f7f6 fc96 	bl	8002d78 <assert_failed>
 800c44c:	e6a1      	b.n	800c192 <HAL_TIM_ConfigClockSource+0x2ca>
 800c44e:	bf00      	nop
 800c450:	40010000 	.word	0x40010000
 800c454:	40000400 	.word	0x40000400
 800c458:	40000800 	.word	0x40000800
 800c45c:	40001800 	.word	0x40001800
 800c460:	40010400 	.word	0x40010400
 800c464:	080266cc 	.word	0x080266cc

0800c468 <HAL_TIM_SlaveConfigSynchro>:
{
 800c468:	b570      	push	{r4, r5, r6, lr}
 800c46a:	4604      	mov	r4, r0
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800c46c:	4b39      	ldr	r3, [pc, #228]	; (800c554 <HAL_TIM_SlaveConfigSynchro+0xec>)
 800c46e:	483a      	ldr	r0, [pc, #232]	; (800c558 <HAL_TIM_SlaveConfigSynchro+0xf0>)
{
 800c470:	460d      	mov	r5, r1
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800c472:	6822      	ldr	r2, [r4, #0]
 800c474:	4939      	ldr	r1, [pc, #228]	; (800c55c <HAL_TIM_SlaveConfigSynchro+0xf4>)
 800c476:	429a      	cmp	r2, r3
 800c478:	bf18      	it	ne
 800c47a:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800c47e:	4e38      	ldr	r6, [pc, #224]	; (800c560 <HAL_TIM_SlaveConfigSynchro+0xf8>)
 800c480:	bf14      	ite	ne
 800c482:	2301      	movne	r3, #1
 800c484:	2300      	moveq	r3, #0
 800c486:	4282      	cmp	r2, r0
 800c488:	bf0c      	ite	eq
 800c48a:	2300      	moveq	r3, #0
 800c48c:	f003 0301 	andne.w	r3, r3, #1
 800c490:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 800c494:	428a      	cmp	r2, r1
 800c496:	bf0c      	ite	eq
 800c498:	2300      	moveq	r3, #0
 800c49a:	f003 0301 	andne.w	r3, r3, #1
 800c49e:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
 800c4a2:	42b2      	cmp	r2, r6
 800c4a4:	bf0c      	ite	eq
 800c4a6:	2300      	moveq	r3, #0
 800c4a8:	f003 0301 	andne.w	r3, r3, #1
 800c4ac:	4282      	cmp	r2, r0
 800c4ae:	bf0c      	ite	eq
 800c4b0:	2300      	moveq	r3, #0
 800c4b2:	f003 0301 	andne.w	r3, r3, #1
 800c4b6:	428a      	cmp	r2, r1
 800c4b8:	bf0c      	ite	eq
 800c4ba:	2300      	moveq	r3, #0
 800c4bc:	f003 0301 	andne.w	r3, r3, #1
 800c4c0:	b113      	cbz	r3, 800c4c8 <HAL_TIM_SlaveConfigSynchro+0x60>
 800c4c2:	4b28      	ldr	r3, [pc, #160]	; (800c564 <HAL_TIM_SlaveConfigSynchro+0xfc>)
 800c4c4:	429a      	cmp	r2, r3
 800c4c6:	d138      	bne.n	800c53a <HAL_TIM_SlaveConfigSynchro+0xd2>
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 800c4c8:	682b      	ldr	r3, [r5, #0]
 800c4ca:	1f1a      	subs	r2, r3, #4
 800c4cc:	2a03      	cmp	r2, #3
 800c4ce:	d902      	bls.n	800c4d6 <HAL_TIM_SlaveConfigSynchro+0x6e>
 800c4d0:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 800c4d4:	d12b      	bne.n	800c52e <HAL_TIM_SlaveConfigSynchro+0xc6>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 800c4d6:	686b      	ldr	r3, [r5, #4]
 800c4d8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800c4dc:	2b40      	cmp	r3, #64	; 0x40
 800c4de:	d000      	beq.n	800c4e2 <HAL_TIM_SlaveConfigSynchro+0x7a>
 800c4e0:	bb8b      	cbnz	r3, 800c546 <HAL_TIM_SlaveConfigSynchro+0xde>
  __HAL_LOCK(htim);
 800c4e2:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800c4e6:	2b01      	cmp	r3, #1
 800c4e8:	d01f      	beq.n	800c52a <HAL_TIM_SlaveConfigSynchro+0xc2>
 800c4ea:	2601      	movs	r6, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800c4ec:	2302      	movs	r3, #2
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800c4ee:	4629      	mov	r1, r5
 800c4f0:	4620      	mov	r0, r4
  __HAL_LOCK(htim);
 800c4f2:	f884 603c 	strb.w	r6, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800c4f6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800c4fa:	f7ff f9b3 	bl	800b864 <TIM_SlaveTimer_SetConfig>
 800c4fe:	b968      	cbnz	r0, 800c51c <HAL_TIM_SlaveConfigSynchro+0xb4>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800c500:	6823      	ldr	r3, [r4, #0]
 800c502:	68da      	ldr	r2, [r3, #12]
 800c504:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c508:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800c50a:	68da      	ldr	r2, [r3, #12]
 800c50c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c510:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 800c512:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800c516:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800c51a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(htim);
 800c51c:	2300      	movs	r3, #0
    htim->State = HAL_TIM_STATE_READY;
 800c51e:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
    return HAL_ERROR;
 800c522:	4630      	mov	r0, r6
    __HAL_UNLOCK(htim);
 800c524:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800c528:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 800c52a:	2002      	movs	r0, #2
}
 800c52c:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 800c52e:	f241 21bc 	movw	r1, #4796	; 0x12bc
 800c532:	480d      	ldr	r0, [pc, #52]	; (800c568 <HAL_TIM_SlaveConfigSynchro+0x100>)
 800c534:	f7f6 fc20 	bl	8002d78 <assert_failed>
 800c538:	e7cd      	b.n	800c4d6 <HAL_TIM_SlaveConfigSynchro+0x6e>
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800c53a:	f241 21bb 	movw	r1, #4795	; 0x12bb
 800c53e:	480a      	ldr	r0, [pc, #40]	; (800c568 <HAL_TIM_SlaveConfigSynchro+0x100>)
 800c540:	f7f6 fc1a 	bl	8002d78 <assert_failed>
 800c544:	e7c0      	b.n	800c4c8 <HAL_TIM_SlaveConfigSynchro+0x60>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 800c546:	f241 21bd 	movw	r1, #4797	; 0x12bd
 800c54a:	4807      	ldr	r0, [pc, #28]	; (800c568 <HAL_TIM_SlaveConfigSynchro+0x100>)
 800c54c:	f7f6 fc14 	bl	8002d78 <assert_failed>
 800c550:	e7c7      	b.n	800c4e2 <HAL_TIM_SlaveConfigSynchro+0x7a>
 800c552:	bf00      	nop
 800c554:	40010000 	.word	0x40010000
 800c558:	40000400 	.word	0x40000400
 800c55c:	40000800 	.word	0x40000800
 800c560:	40000c00 	.word	0x40000c00
 800c564:	40001800 	.word	0x40001800
 800c568:	080266cc 	.word	0x080266cc

0800c56c <HAL_TIM_OC_DelayElapsedCallback>:
 800c56c:	4770      	bx	lr
 800c56e:	bf00      	nop

0800c570 <TIM_DMACaptureCplt>:
{
 800c570:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c572:	6b84      	ldr	r4, [r0, #56]	; 0x38
  htim->State = HAL_TIM_STATE_READY;
 800c574:	2301      	movs	r3, #1
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800c576:	6a62      	ldr	r2, [r4, #36]	; 0x24
  htim->State = HAL_TIM_STATE_READY;
 800c578:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800c57c:	4282      	cmp	r2, r0
 800c57e:	d00f      	beq.n	800c5a0 <TIM_DMACaptureCplt+0x30>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800c580:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c582:	4283      	cmp	r3, r0
 800c584:	d01b      	beq.n	800c5be <TIM_DMACaptureCplt+0x4e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800c586:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c588:	4283      	cmp	r3, r0
 800c58a:	d010      	beq.n	800c5ae <TIM_DMACaptureCplt+0x3e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800c58c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c58e:	4283      	cmp	r3, r0
 800c590:	d005      	beq.n	800c59e <TIM_DMACaptureCplt+0x2e>
  HAL_TIM_IC_CaptureCallback(htim);
 800c592:	4620      	mov	r0, r4
 800c594:	f7f5 fb5c 	bl	8001c50 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c598:	2300      	movs	r3, #0
 800c59a:	7723      	strb	r3, [r4, #28]
}
 800c59c:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c59e:	2308      	movs	r3, #8
 800c5a0:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureCallback(htim);
 800c5a2:	4620      	mov	r0, r4
 800c5a4:	f7f5 fb54 	bl	8001c50 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	7723      	strb	r3, [r4, #28]
}
 800c5ac:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c5ae:	2304      	movs	r3, #4
  HAL_TIM_IC_CaptureCallback(htim);
 800c5b0:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c5b2:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureCallback(htim);
 800c5b4:	f7f5 fb4c 	bl	8001c50 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	7723      	strb	r3, [r4, #28]
}
 800c5bc:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c5be:	2302      	movs	r3, #2
  HAL_TIM_IC_CaptureCallback(htim);
 800c5c0:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c5c2:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureCallback(htim);
 800c5c4:	f7f5 fb44 	bl	8001c50 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	7723      	strb	r3, [r4, #28]
}
 800c5cc:	bd10      	pop	{r4, pc}
 800c5ce:	bf00      	nop

0800c5d0 <HAL_TIM_IC_CaptureHalfCpltCallback>:
 800c5d0:	4770      	bx	lr
 800c5d2:	bf00      	nop

0800c5d4 <TIM_DMACaptureHalfCplt>:
{
 800c5d4:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c5d6:	6b84      	ldr	r4, [r0, #56]	; 0x38
  htim->State = HAL_TIM_STATE_READY;
 800c5d8:	2301      	movs	r3, #1
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800c5da:	6a62      	ldr	r2, [r4, #36]	; 0x24
  htim->State = HAL_TIM_STATE_READY;
 800c5dc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800c5e0:	4282      	cmp	r2, r0
 800c5e2:	d00f      	beq.n	800c604 <TIM_DMACaptureHalfCplt+0x30>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800c5e4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c5e6:	4283      	cmp	r3, r0
 800c5e8:	d01b      	beq.n	800c622 <TIM_DMACaptureHalfCplt+0x4e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800c5ea:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c5ec:	4283      	cmp	r3, r0
 800c5ee:	d010      	beq.n	800c612 <TIM_DMACaptureHalfCplt+0x3e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800c5f0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c5f2:	4283      	cmp	r3, r0
 800c5f4:	d005      	beq.n	800c602 <TIM_DMACaptureHalfCplt+0x2e>
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800c5f6:	4620      	mov	r0, r4
 800c5f8:	f7ff ffea 	bl	800c5d0 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c5fc:	2300      	movs	r3, #0
 800c5fe:	7723      	strb	r3, [r4, #28]
}
 800c600:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c602:	2308      	movs	r3, #8
 800c604:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800c606:	4620      	mov	r0, r4
 800c608:	f7ff ffe2 	bl	800c5d0 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c60c:	2300      	movs	r3, #0
 800c60e:	7723      	strb	r3, [r4, #28]
}
 800c610:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c612:	2304      	movs	r3, #4
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800c614:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c616:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800c618:	f7ff ffda 	bl	800c5d0 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c61c:	2300      	movs	r3, #0
 800c61e:	7723      	strb	r3, [r4, #28]
}
 800c620:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c622:	2302      	movs	r3, #2
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800c624:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c626:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800c628:	f7ff ffd2 	bl	800c5d0 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c62c:	2300      	movs	r3, #0
 800c62e:	7723      	strb	r3, [r4, #28]
}
 800c630:	bd10      	pop	{r4, pc}
 800c632:	bf00      	nop

0800c634 <HAL_TIM_PWM_PulseFinishedCallback>:
 800c634:	4770      	bx	lr
 800c636:	bf00      	nop

0800c638 <HAL_TIM_TriggerCallback>:
 800c638:	4770      	bx	lr
 800c63a:	bf00      	nop

0800c63c <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c63c:	6803      	ldr	r3, [r0, #0]
 800c63e:	691a      	ldr	r2, [r3, #16]
 800c640:	0791      	lsls	r1, r2, #30
{
 800c642:	b510      	push	{r4, lr}
 800c644:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c646:	d502      	bpl.n	800c64e <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c648:	68da      	ldr	r2, [r3, #12]
 800c64a:	0792      	lsls	r2, r2, #30
 800c64c:	d468      	bmi.n	800c720 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c64e:	691a      	ldr	r2, [r3, #16]
 800c650:	0752      	lsls	r2, r2, #29
 800c652:	d502      	bpl.n	800c65a <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c654:	68da      	ldr	r2, [r3, #12]
 800c656:	0750      	lsls	r0, r2, #29
 800c658:	d44f      	bmi.n	800c6fa <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c65a:	691a      	ldr	r2, [r3, #16]
 800c65c:	0711      	lsls	r1, r2, #28
 800c65e:	d502      	bpl.n	800c666 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c660:	68da      	ldr	r2, [r3, #12]
 800c662:	0712      	lsls	r2, r2, #28
 800c664:	d437      	bmi.n	800c6d6 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c666:	691a      	ldr	r2, [r3, #16]
 800c668:	06d0      	lsls	r0, r2, #27
 800c66a:	d502      	bpl.n	800c672 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c66c:	68da      	ldr	r2, [r3, #12]
 800c66e:	06d1      	lsls	r1, r2, #27
 800c670:	d41e      	bmi.n	800c6b0 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c672:	691a      	ldr	r2, [r3, #16]
 800c674:	07d2      	lsls	r2, r2, #31
 800c676:	d502      	bpl.n	800c67e <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c678:	68da      	ldr	r2, [r3, #12]
 800c67a:	07d0      	lsls	r0, r2, #31
 800c67c:	d469      	bmi.n	800c752 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c67e:	691a      	ldr	r2, [r3, #16]
 800c680:	0611      	lsls	r1, r2, #24
 800c682:	d502      	bpl.n	800c68a <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c684:	68da      	ldr	r2, [r3, #12]
 800c686:	0612      	lsls	r2, r2, #24
 800c688:	d46b      	bmi.n	800c762 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c68a:	691a      	ldr	r2, [r3, #16]
 800c68c:	05d0      	lsls	r0, r2, #23
 800c68e:	d502      	bpl.n	800c696 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c690:	68da      	ldr	r2, [r3, #12]
 800c692:	0611      	lsls	r1, r2, #24
 800c694:	d46d      	bmi.n	800c772 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c696:	691a      	ldr	r2, [r3, #16]
 800c698:	0652      	lsls	r2, r2, #25
 800c69a:	d502      	bpl.n	800c6a2 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c69c:	68da      	ldr	r2, [r3, #12]
 800c69e:	0650      	lsls	r0, r2, #25
 800c6a0:	d46f      	bmi.n	800c782 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c6a2:	691a      	ldr	r2, [r3, #16]
 800c6a4:	0691      	lsls	r1, r2, #26
 800c6a6:	d502      	bpl.n	800c6ae <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c6a8:	68da      	ldr	r2, [r3, #12]
 800c6aa:	0692      	lsls	r2, r2, #26
 800c6ac:	d449      	bmi.n	800c742 <HAL_TIM_IRQHandler+0x106>
}
 800c6ae:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c6b0:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c6b4:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 800c6b6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c6b8:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c6ba:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c6bc:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c6be:	f413 7f40 	tst.w	r3, #768	; 0x300
 800c6c2:	d16f      	bne.n	800c7a4 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c6c4:	f7ff ff52 	bl	800c56c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c6c8:	4620      	mov	r0, r4
 800c6ca:	f7ff ffb3 	bl	800c634 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c6ce:	2200      	movs	r2, #0
 800c6d0:	6823      	ldr	r3, [r4, #0]
 800c6d2:	7722      	strb	r2, [r4, #28]
 800c6d4:	e7cd      	b.n	800c672 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c6d6:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c6da:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 800c6dc:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c6de:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c6e0:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c6e2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c6e4:	079b      	lsls	r3, r3, #30
 800c6e6:	d15a      	bne.n	800c79e <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c6e8:	f7ff ff40 	bl	800c56c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c6ec:	4620      	mov	r0, r4
 800c6ee:	f7ff ffa1 	bl	800c634 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	6823      	ldr	r3, [r4, #0]
 800c6f6:	7722      	strb	r2, [r4, #28]
 800c6f8:	e7b5      	b.n	800c666 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c6fa:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c6fe:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800c700:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c702:	6119      	str	r1, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c704:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c706:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c708:	f413 7f40 	tst.w	r3, #768	; 0x300
 800c70c:	d144      	bne.n	800c798 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c70e:	f7ff ff2d 	bl	800c56c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c712:	4620      	mov	r0, r4
 800c714:	f7ff ff8e 	bl	800c634 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c718:	2200      	movs	r2, #0
 800c71a:	6823      	ldr	r3, [r4, #0]
 800c71c:	7722      	strb	r2, [r4, #28]
 800c71e:	e79c      	b.n	800c65a <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c720:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c724:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c726:	6119      	str	r1, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c728:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c72a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c72c:	0799      	lsls	r1, r3, #30
 800c72e:	d130      	bne.n	800c792 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c730:	f7ff ff1c 	bl	800c56c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c734:	4620      	mov	r0, r4
 800c736:	f7ff ff7d 	bl	800c634 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c73a:	2200      	movs	r2, #0
 800c73c:	6823      	ldr	r3, [r4, #0]
 800c73e:	7722      	strb	r2, [r4, #28]
 800c740:	e785      	b.n	800c64e <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c742:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800c746:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c748:	611a      	str	r2, [r3, #16]
}
 800c74a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800c74e:	f001 bc63 	b.w	800e018 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c752:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800c756:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c758:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800c75a:	f7f5 fac1 	bl	8001ce0 <HAL_TIM_PeriodElapsedCallback>
 800c75e:	6823      	ldr	r3, [r4, #0]
 800c760:	e78d      	b.n	800c67e <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c762:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800c766:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c768:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800c76a:	f001 fc57 	bl	800e01c <HAL_TIMEx_BreakCallback>
 800c76e:	6823      	ldr	r3, [r4, #0]
 800c770:	e78b      	b.n	800c68a <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c772:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 800c776:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c778:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800c77a:	f001 fc51 	bl	800e020 <HAL_TIMEx_Break2Callback>
 800c77e:	6823      	ldr	r3, [r4, #0]
 800c780:	e789      	b.n	800c696 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c782:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800c786:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c788:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800c78a:	f7ff ff55 	bl	800c638 <HAL_TIM_TriggerCallback>
 800c78e:	6823      	ldr	r3, [r4, #0]
 800c790:	e787      	b.n	800c6a2 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800c792:	f7f5 fa5d 	bl	8001c50 <HAL_TIM_IC_CaptureCallback>
 800c796:	e7d0      	b.n	800c73a <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 800c798:	f7f5 fa5a 	bl	8001c50 <HAL_TIM_IC_CaptureCallback>
 800c79c:	e7bc      	b.n	800c718 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800c79e:	f7f5 fa57 	bl	8001c50 <HAL_TIM_IC_CaptureCallback>
 800c7a2:	e7a6      	b.n	800c6f2 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 800c7a4:	f7f5 fa54 	bl	8001c50 <HAL_TIM_IC_CaptureCallback>
 800c7a8:	e791      	b.n	800c6ce <HAL_TIM_IRQHandler+0x92>
 800c7aa:	bf00      	nop

0800c7ac <HAL_TIM_ErrorCallback>:
 800c7ac:	4770      	bx	lr
 800c7ae:	bf00      	nop

0800c7b0 <TIM_DMAError>:
{
 800c7b0:	b508      	push	{r3, lr}
  htim->State = HAL_TIM_STATE_READY;
 800c7b2:	2201      	movs	r2, #1
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c7b4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  HAL_TIM_ErrorCallback(htim);
 800c7b6:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800c7b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  HAL_TIM_ErrorCallback(htim);
 800c7bc:	f7ff fff6 	bl	800c7ac <HAL_TIM_ErrorCallback>
}
 800c7c0:	bd08      	pop	{r3, pc}
 800c7c2:	bf00      	nop

0800c7c4 <TIM_Base_SetConfig>:
{
 800c7c4:	b4f0      	push	{r4, r5, r6, r7}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c7c6:	4e32      	ldr	r6, [pc, #200]	; (800c890 <TIM_Base_SetConfig+0xcc>)
 800c7c8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800c7cc:	4f31      	ldr	r7, [pc, #196]	; (800c894 <TIM_Base_SetConfig+0xd0>)
 800c7ce:	eba0 0606 	sub.w	r6, r0, r6
  tmpcr1 = TIMx->CR1;
 800c7d2:	6803      	ldr	r3, [r0, #0]
 800c7d4:	eba0 0707 	sub.w	r7, r0, r7
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c7d8:	fab6 f686 	clz	r6, r6
 800c7dc:	fab7 f787 	clz	r7, r7
 800c7e0:	ea4f 1656 	mov.w	r6, r6, lsr #5
 800c7e4:	ea4f 1757 	mov.w	r7, r7, lsr #5
 800c7e8:	d025      	beq.n	800c836 <TIM_Base_SetConfig+0x72>
 800c7ea:	bb26      	cbnz	r6, 800c836 <TIM_Base_SetConfig+0x72>
 800c7ec:	4a2a      	ldr	r2, [pc, #168]	; (800c898 <TIM_Base_SetConfig+0xd4>)
 800c7ee:	4290      	cmp	r0, r2
 800c7f0:	d03e      	beq.n	800c870 <TIM_Base_SetConfig+0xac>
 800c7f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c7f6:	4290      	cmp	r0, r2
 800c7f8:	d03a      	beq.n	800c870 <TIM_Base_SetConfig+0xac>
 800c7fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c7fe:	4290      	cmp	r0, r2
 800c800:	d03b      	beq.n	800c87a <TIM_Base_SetConfig+0xb6>
 800c802:	2f00      	cmp	r7, #0
 800c804:	d139      	bne.n	800c87a <TIM_Base_SetConfig+0xb6>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c806:	4a25      	ldr	r2, [pc, #148]	; (800c89c <TIM_Base_SetConfig+0xd8>)
 800c808:	4290      	cmp	r0, r2
 800c80a:	d018      	beq.n	800c83e <TIM_Base_SetConfig+0x7a>
 800c80c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c810:	4290      	cmp	r0, r2
 800c812:	d014      	beq.n	800c83e <TIM_Base_SetConfig+0x7a>
 800c814:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c818:	4290      	cmp	r0, r2
 800c81a:	d010      	beq.n	800c83e <TIM_Base_SetConfig+0x7a>
 800c81c:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800c820:	4290      	cmp	r0, r2
 800c822:	d00c      	beq.n	800c83e <TIM_Base_SetConfig+0x7a>
 800c824:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c828:	4290      	cmp	r0, r2
 800c82a:	d008      	beq.n	800c83e <TIM_Base_SetConfig+0x7a>
 800c82c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c830:	4290      	cmp	r0, r2
 800c832:	d108      	bne.n	800c846 <TIM_Base_SetConfig+0x82>
 800c834:	e003      	b.n	800c83e <TIM_Base_SetConfig+0x7a>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c836:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c83a:	684d      	ldr	r5, [r1, #4]
 800c83c:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 800c83e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c842:	68cd      	ldr	r5, [r1, #12]
 800c844:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c846:	694a      	ldr	r2, [r1, #20]
 800c848:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c84c:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c84e:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 800c850:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 800c852:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c854:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800c856:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c858:	b926      	cbnz	r6, 800c864 <TIM_Base_SetConfig+0xa0>
 800c85a:	b91f      	cbnz	r7, 800c864 <TIM_Base_SetConfig+0xa0>
  TIMx->EGR = TIM_EGR_UG;
 800c85c:	2301      	movs	r3, #1
}
 800c85e:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->EGR = TIM_EGR_UG;
 800c860:	6143      	str	r3, [r0, #20]
}
 800c862:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 800c864:	690b      	ldr	r3, [r1, #16]
 800c866:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800c868:	2301      	movs	r3, #1
}
 800c86a:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->EGR = TIM_EGR_UG;
 800c86c:	6143      	str	r3, [r0, #20]
}
 800c86e:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c870:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c874:	684a      	ldr	r2, [r1, #4]
 800c876:	4313      	orrs	r3, r2
 800c878:	e7e1      	b.n	800c83e <TIM_Base_SetConfig+0x7a>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c87a:	4a09      	ldr	r2, [pc, #36]	; (800c8a0 <TIM_Base_SetConfig+0xdc>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c87c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800c880:	684c      	ldr	r4, [r1, #4]
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c882:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 800c884:	ea43 0304 	orr.w	r3, r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c888:	d0d9      	beq.n	800c83e <TIM_Base_SetConfig+0x7a>
 800c88a:	2f00      	cmp	r7, #0
 800c88c:	d1d7      	bne.n	800c83e <TIM_Base_SetConfig+0x7a>
 800c88e:	e7ba      	b.n	800c806 <TIM_Base_SetConfig+0x42>
 800c890:	40010000 	.word	0x40010000
 800c894:	40010400 	.word	0x40010400
 800c898:	40000400 	.word	0x40000400
 800c89c:	40014000 	.word	0x40014000
 800c8a0:	40000c00 	.word	0x40000c00

0800c8a4 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800c8a4:	2800      	cmp	r0, #0
 800c8a6:	f000 8097 	beq.w	800c9d8 <HAL_TIM_Base_Init+0x134>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c8aa:	6802      	ldr	r2, [r0, #0]
 800c8ac:	4956      	ldr	r1, [pc, #344]	; (800ca08 <HAL_TIM_Base_Init+0x164>)
{
 800c8ae:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c8b0:	4b56      	ldr	r3, [pc, #344]	; (800ca0c <HAL_TIM_Base_Init+0x168>)
 800c8b2:	4604      	mov	r4, r0
 800c8b4:	4856      	ldr	r0, [pc, #344]	; (800ca10 <HAL_TIM_Base_Init+0x16c>)
 800c8b6:	429a      	cmp	r2, r3
 800c8b8:	bf18      	it	ne
 800c8ba:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800c8be:	4d55      	ldr	r5, [pc, #340]	; (800ca14 <HAL_TIM_Base_Init+0x170>)
 800c8c0:	bf14      	ite	ne
 800c8c2:	2301      	movne	r3, #1
 800c8c4:	2300      	moveq	r3, #0
 800c8c6:	4282      	cmp	r2, r0
 800c8c8:	bf0c      	ite	eq
 800c8ca:	2300      	moveq	r3, #0
 800c8cc:	f003 0301 	andne.w	r3, r3, #1
 800c8d0:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800c8d4:	428a      	cmp	r2, r1
 800c8d6:	bf0c      	ite	eq
 800c8d8:	2300      	moveq	r3, #0
 800c8da:	f003 0301 	andne.w	r3, r3, #1
 800c8de:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800c8e2:	42aa      	cmp	r2, r5
 800c8e4:	bf0c      	ite	eq
 800c8e6:	2300      	moveq	r3, #0
 800c8e8:	f003 0301 	andne.w	r3, r3, #1
 800c8ec:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800c8f0:	4282      	cmp	r2, r0
 800c8f2:	bf0c      	ite	eq
 800c8f4:	2300      	moveq	r3, #0
 800c8f6:	f003 0301 	andne.w	r3, r3, #1
 800c8fa:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800c8fe:	428a      	cmp	r2, r1
 800c900:	bf0c      	ite	eq
 800c902:	2300      	moveq	r3, #0
 800c904:	f003 0301 	andne.w	r3, r3, #1
 800c908:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800c90c:	42aa      	cmp	r2, r5
 800c90e:	bf0c      	ite	eq
 800c910:	2300      	moveq	r3, #0
 800c912:	f003 0301 	andne.w	r3, r3, #1
 800c916:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800c91a:	4282      	cmp	r2, r0
 800c91c:	bf0c      	ite	eq
 800c91e:	2300      	moveq	r3, #0
 800c920:	f003 0301 	andne.w	r3, r3, #1
 800c924:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800c928:	428a      	cmp	r2, r1
 800c92a:	bf0c      	ite	eq
 800c92c:	2300      	moveq	r3, #0
 800c92e:	f003 0301 	andne.w	r3, r3, #1
 800c932:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800c936:	42aa      	cmp	r2, r5
 800c938:	bf0c      	ite	eq
 800c93a:	2300      	moveq	r3, #0
 800c93c:	f003 0301 	andne.w	r3, r3, #1
 800c940:	4282      	cmp	r2, r0
 800c942:	bf0c      	ite	eq
 800c944:	2300      	moveq	r3, #0
 800c946:	f003 0301 	andne.w	r3, r3, #1
 800c94a:	428a      	cmp	r2, r1
 800c94c:	bf0c      	ite	eq
 800c94e:	2300      	moveq	r3, #0
 800c950:	f003 0301 	andne.w	r3, r3, #1
 800c954:	b113      	cbz	r3, 800c95c <HAL_TIM_Base_Init+0xb8>
 800c956:	4b30      	ldr	r3, [pc, #192]	; (800ca18 <HAL_TIM_Base_Init+0x174>)
 800c958:	429a      	cmp	r2, r3
 800c95a:	d14f      	bne.n	800c9fc <HAL_TIM_Base_Init+0x158>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800c95c:	68a2      	ldr	r2, [r4, #8]
 800c95e:	f032 0310 	bics.w	r3, r2, #16
 800c962:	f022 0140 	bic.w	r1, r2, #64	; 0x40
 800c966:	bf14      	ite	ne
 800c968:	2301      	movne	r3, #1
 800c96a:	2300      	moveq	r3, #0
 800c96c:	2920      	cmp	r1, #32
 800c96e:	bf0c      	ite	eq
 800c970:	2300      	moveq	r3, #0
 800c972:	f003 0301 	andne.w	r3, r3, #1
 800c976:	b10b      	cbz	r3, 800c97c <HAL_TIM_Base_Init+0xd8>
 800c978:	2a40      	cmp	r2, #64	; 0x40
 800c97a:	d139      	bne.n	800c9f0 <HAL_TIM_Base_Init+0x14c>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800c97c:	6923      	ldr	r3, [r4, #16]
 800c97e:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800c982:	d002      	beq.n	800c98a <HAL_TIM_Base_Init+0xe6>
 800c984:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c988:	d128      	bne.n	800c9dc <HAL_TIM_Base_Init+0x138>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800c98a:	69a3      	ldr	r3, [r4, #24]
 800c98c:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800c990:	d116      	bne.n	800c9c0 <HAL_TIM_Base_Init+0x11c>
  if (htim->State == HAL_TIM_STATE_RESET)
 800c992:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800c996:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c99a:	b15b      	cbz	r3, 800c9b4 <HAL_TIM_Base_Init+0x110>
  htim->State = HAL_TIM_STATE_BUSY;
 800c99c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c99e:	6820      	ldr	r0, [r4, #0]
 800c9a0:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 800c9a2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c9a6:	f7ff ff0d 	bl	800c7c4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800c9aa:	2301      	movs	r3, #1
  return HAL_OK;
 800c9ac:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800c9ae:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800c9b2:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800c9b4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800c9b8:	4620      	mov	r0, r4
 800c9ba:	f7f7 fad3 	bl	8003f64 <HAL_TIM_Base_MspInit>
 800c9be:	e7ed      	b.n	800c99c <HAL_TIM_Base_Init+0xf8>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800c9c0:	f44f 718c 	mov.w	r1, #280	; 0x118
 800c9c4:	4815      	ldr	r0, [pc, #84]	; (800ca1c <HAL_TIM_Base_Init+0x178>)
 800c9c6:	f7f6 f9d7 	bl	8002d78 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800c9ca:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800c9ce:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d1e2      	bne.n	800c99c <HAL_TIM_Base_Init+0xf8>
 800c9d6:	e7ed      	b.n	800c9b4 <HAL_TIM_Base_Init+0x110>
    return HAL_ERROR;
 800c9d8:	2001      	movs	r0, #1
}
 800c9da:	4770      	bx	lr
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800c9dc:	f240 1117 	movw	r1, #279	; 0x117
 800c9e0:	480e      	ldr	r0, [pc, #56]	; (800ca1c <HAL_TIM_Base_Init+0x178>)
 800c9e2:	f7f6 f9c9 	bl	8002d78 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800c9e6:	69a3      	ldr	r3, [r4, #24]
 800c9e8:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800c9ec:	d0d1      	beq.n	800c992 <HAL_TIM_Base_Init+0xee>
 800c9ee:	e7e7      	b.n	800c9c0 <HAL_TIM_Base_Init+0x11c>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800c9f0:	f44f 718b 	mov.w	r1, #278	; 0x116
 800c9f4:	4809      	ldr	r0, [pc, #36]	; (800ca1c <HAL_TIM_Base_Init+0x178>)
 800c9f6:	f7f6 f9bf 	bl	8002d78 <assert_failed>
 800c9fa:	e7bf      	b.n	800c97c <HAL_TIM_Base_Init+0xd8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c9fc:	f240 1115 	movw	r1, #277	; 0x115
 800ca00:	4806      	ldr	r0, [pc, #24]	; (800ca1c <HAL_TIM_Base_Init+0x178>)
 800ca02:	f7f6 f9b9 	bl	8002d78 <assert_failed>
 800ca06:	e7a9      	b.n	800c95c <HAL_TIM_Base_Init+0xb8>
 800ca08:	40000800 	.word	0x40000800
 800ca0c:	40010000 	.word	0x40010000
 800ca10:	40000400 	.word	0x40000400
 800ca14:	40000c00 	.word	0x40000c00
 800ca18:	40002000 	.word	0x40002000
 800ca1c:	080266cc 	.word	0x080266cc

0800ca20 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 800ca20:	2800      	cmp	r0, #0
 800ca22:	f000 8097 	beq.w	800cb54 <HAL_TIM_OC_Init+0x134>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800ca26:	6802      	ldr	r2, [r0, #0]
 800ca28:	4956      	ldr	r1, [pc, #344]	; (800cb84 <HAL_TIM_OC_Init+0x164>)
{
 800ca2a:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800ca2c:	4b56      	ldr	r3, [pc, #344]	; (800cb88 <HAL_TIM_OC_Init+0x168>)
 800ca2e:	4604      	mov	r4, r0
 800ca30:	4856      	ldr	r0, [pc, #344]	; (800cb8c <HAL_TIM_OC_Init+0x16c>)
 800ca32:	429a      	cmp	r2, r3
 800ca34:	bf18      	it	ne
 800ca36:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800ca3a:	4d55      	ldr	r5, [pc, #340]	; (800cb90 <HAL_TIM_OC_Init+0x170>)
 800ca3c:	bf14      	ite	ne
 800ca3e:	2301      	movne	r3, #1
 800ca40:	2300      	moveq	r3, #0
 800ca42:	4282      	cmp	r2, r0
 800ca44:	bf0c      	ite	eq
 800ca46:	2300      	moveq	r3, #0
 800ca48:	f003 0301 	andne.w	r3, r3, #1
 800ca4c:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800ca50:	428a      	cmp	r2, r1
 800ca52:	bf0c      	ite	eq
 800ca54:	2300      	moveq	r3, #0
 800ca56:	f003 0301 	andne.w	r3, r3, #1
 800ca5a:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800ca5e:	42aa      	cmp	r2, r5
 800ca60:	bf0c      	ite	eq
 800ca62:	2300      	moveq	r3, #0
 800ca64:	f003 0301 	andne.w	r3, r3, #1
 800ca68:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800ca6c:	4282      	cmp	r2, r0
 800ca6e:	bf0c      	ite	eq
 800ca70:	2300      	moveq	r3, #0
 800ca72:	f003 0301 	andne.w	r3, r3, #1
 800ca76:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800ca7a:	428a      	cmp	r2, r1
 800ca7c:	bf0c      	ite	eq
 800ca7e:	2300      	moveq	r3, #0
 800ca80:	f003 0301 	andne.w	r3, r3, #1
 800ca84:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800ca88:	42aa      	cmp	r2, r5
 800ca8a:	bf0c      	ite	eq
 800ca8c:	2300      	moveq	r3, #0
 800ca8e:	f003 0301 	andne.w	r3, r3, #1
 800ca92:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800ca96:	4282      	cmp	r2, r0
 800ca98:	bf0c      	ite	eq
 800ca9a:	2300      	moveq	r3, #0
 800ca9c:	f003 0301 	andne.w	r3, r3, #1
 800caa0:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800caa4:	428a      	cmp	r2, r1
 800caa6:	bf0c      	ite	eq
 800caa8:	2300      	moveq	r3, #0
 800caaa:	f003 0301 	andne.w	r3, r3, #1
 800caae:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800cab2:	42aa      	cmp	r2, r5
 800cab4:	bf0c      	ite	eq
 800cab6:	2300      	moveq	r3, #0
 800cab8:	f003 0301 	andne.w	r3, r3, #1
 800cabc:	4282      	cmp	r2, r0
 800cabe:	bf0c      	ite	eq
 800cac0:	2300      	moveq	r3, #0
 800cac2:	f003 0301 	andne.w	r3, r3, #1
 800cac6:	428a      	cmp	r2, r1
 800cac8:	bf0c      	ite	eq
 800caca:	2300      	moveq	r3, #0
 800cacc:	f003 0301 	andne.w	r3, r3, #1
 800cad0:	b113      	cbz	r3, 800cad8 <HAL_TIM_OC_Init+0xb8>
 800cad2:	4b30      	ldr	r3, [pc, #192]	; (800cb94 <HAL_TIM_OC_Init+0x174>)
 800cad4:	429a      	cmp	r2, r3
 800cad6:	d14f      	bne.n	800cb78 <HAL_TIM_OC_Init+0x158>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800cad8:	68a2      	ldr	r2, [r4, #8]
 800cada:	f032 0310 	bics.w	r3, r2, #16
 800cade:	f022 0140 	bic.w	r1, r2, #64	; 0x40
 800cae2:	bf14      	ite	ne
 800cae4:	2301      	movne	r3, #1
 800cae6:	2300      	moveq	r3, #0
 800cae8:	2920      	cmp	r1, #32
 800caea:	bf0c      	ite	eq
 800caec:	2300      	moveq	r3, #0
 800caee:	f003 0301 	andne.w	r3, r3, #1
 800caf2:	b10b      	cbz	r3, 800caf8 <HAL_TIM_OC_Init+0xd8>
 800caf4:	2a40      	cmp	r2, #64	; 0x40
 800caf6:	d139      	bne.n	800cb6c <HAL_TIM_OC_Init+0x14c>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800caf8:	6923      	ldr	r3, [r4, #16]
 800cafa:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800cafe:	d002      	beq.n	800cb06 <HAL_TIM_OC_Init+0xe6>
 800cb00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cb04:	d128      	bne.n	800cb58 <HAL_TIM_OC_Init+0x138>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cb06:	69a3      	ldr	r3, [r4, #24]
 800cb08:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800cb0c:	d116      	bne.n	800cb3c <HAL_TIM_OC_Init+0x11c>
  if (htim->State == HAL_TIM_STATE_RESET)
 800cb0e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800cb12:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800cb16:	b15b      	cbz	r3, 800cb30 <HAL_TIM_OC_Init+0x110>
  htim->State = HAL_TIM_STATE_BUSY;
 800cb18:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800cb1a:	6820      	ldr	r0, [r4, #0]
 800cb1c:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 800cb1e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800cb22:	f7ff fe4f 	bl	800c7c4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800cb26:	2301      	movs	r3, #1
  return HAL_OK;
 800cb28:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800cb2a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800cb2e:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800cb30:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 800cb34:	4620      	mov	r0, r4
 800cb36:	f7ff f9c1 	bl	800bebc <HAL_TIM_OC_MspInit>
 800cb3a:	e7ed      	b.n	800cb18 <HAL_TIM_OC_Init+0xf8>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cb3c:	f44f 7119 	mov.w	r1, #612	; 0x264
 800cb40:	4815      	ldr	r0, [pc, #84]	; (800cb98 <HAL_TIM_OC_Init+0x178>)
 800cb42:	f7f6 f919 	bl	8002d78 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800cb46:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800cb4a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d1e2      	bne.n	800cb18 <HAL_TIM_OC_Init+0xf8>
 800cb52:	e7ed      	b.n	800cb30 <HAL_TIM_OC_Init+0x110>
    return HAL_ERROR;
 800cb54:	2001      	movs	r0, #1
}
 800cb56:	4770      	bx	lr
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800cb58:	f240 2163 	movw	r1, #611	; 0x263
 800cb5c:	480e      	ldr	r0, [pc, #56]	; (800cb98 <HAL_TIM_OC_Init+0x178>)
 800cb5e:	f7f6 f90b 	bl	8002d78 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cb62:	69a3      	ldr	r3, [r4, #24]
 800cb64:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800cb68:	d0d1      	beq.n	800cb0e <HAL_TIM_OC_Init+0xee>
 800cb6a:	e7e7      	b.n	800cb3c <HAL_TIM_OC_Init+0x11c>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800cb6c:	f240 2162 	movw	r1, #610	; 0x262
 800cb70:	4809      	ldr	r0, [pc, #36]	; (800cb98 <HAL_TIM_OC_Init+0x178>)
 800cb72:	f7f6 f901 	bl	8002d78 <assert_failed>
 800cb76:	e7bf      	b.n	800caf8 <HAL_TIM_OC_Init+0xd8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cb78:	f240 2161 	movw	r1, #609	; 0x261
 800cb7c:	4806      	ldr	r0, [pc, #24]	; (800cb98 <HAL_TIM_OC_Init+0x178>)
 800cb7e:	f7f6 f8fb 	bl	8002d78 <assert_failed>
 800cb82:	e7a9      	b.n	800cad8 <HAL_TIM_OC_Init+0xb8>
 800cb84:	40000800 	.word	0x40000800
 800cb88:	40010000 	.word	0x40010000
 800cb8c:	40000400 	.word	0x40000400
 800cb90:	40000c00 	.word	0x40000c00
 800cb94:	40002000 	.word	0x40002000
 800cb98:	080266cc 	.word	0x080266cc

0800cb9c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800cb9c:	2800      	cmp	r0, #0
 800cb9e:	f000 8097 	beq.w	800ccd0 <HAL_TIM_PWM_Init+0x134>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cba2:	6802      	ldr	r2, [r0, #0]
 800cba4:	4956      	ldr	r1, [pc, #344]	; (800cd00 <HAL_TIM_PWM_Init+0x164>)
{
 800cba6:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cba8:	4b56      	ldr	r3, [pc, #344]	; (800cd04 <HAL_TIM_PWM_Init+0x168>)
 800cbaa:	4604      	mov	r4, r0
 800cbac:	4856      	ldr	r0, [pc, #344]	; (800cd08 <HAL_TIM_PWM_Init+0x16c>)
 800cbae:	429a      	cmp	r2, r3
 800cbb0:	bf18      	it	ne
 800cbb2:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800cbb6:	4d55      	ldr	r5, [pc, #340]	; (800cd0c <HAL_TIM_PWM_Init+0x170>)
 800cbb8:	bf14      	ite	ne
 800cbba:	2301      	movne	r3, #1
 800cbbc:	2300      	moveq	r3, #0
 800cbbe:	4282      	cmp	r2, r0
 800cbc0:	bf0c      	ite	eq
 800cbc2:	2300      	moveq	r3, #0
 800cbc4:	f003 0301 	andne.w	r3, r3, #1
 800cbc8:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800cbcc:	428a      	cmp	r2, r1
 800cbce:	bf0c      	ite	eq
 800cbd0:	2300      	moveq	r3, #0
 800cbd2:	f003 0301 	andne.w	r3, r3, #1
 800cbd6:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800cbda:	42aa      	cmp	r2, r5
 800cbdc:	bf0c      	ite	eq
 800cbde:	2300      	moveq	r3, #0
 800cbe0:	f003 0301 	andne.w	r3, r3, #1
 800cbe4:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800cbe8:	4282      	cmp	r2, r0
 800cbea:	bf0c      	ite	eq
 800cbec:	2300      	moveq	r3, #0
 800cbee:	f003 0301 	andne.w	r3, r3, #1
 800cbf2:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800cbf6:	428a      	cmp	r2, r1
 800cbf8:	bf0c      	ite	eq
 800cbfa:	2300      	moveq	r3, #0
 800cbfc:	f003 0301 	andne.w	r3, r3, #1
 800cc00:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800cc04:	42aa      	cmp	r2, r5
 800cc06:	bf0c      	ite	eq
 800cc08:	2300      	moveq	r3, #0
 800cc0a:	f003 0301 	andne.w	r3, r3, #1
 800cc0e:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800cc12:	4282      	cmp	r2, r0
 800cc14:	bf0c      	ite	eq
 800cc16:	2300      	moveq	r3, #0
 800cc18:	f003 0301 	andne.w	r3, r3, #1
 800cc1c:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800cc20:	428a      	cmp	r2, r1
 800cc22:	bf0c      	ite	eq
 800cc24:	2300      	moveq	r3, #0
 800cc26:	f003 0301 	andne.w	r3, r3, #1
 800cc2a:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800cc2e:	42aa      	cmp	r2, r5
 800cc30:	bf0c      	ite	eq
 800cc32:	2300      	moveq	r3, #0
 800cc34:	f003 0301 	andne.w	r3, r3, #1
 800cc38:	4282      	cmp	r2, r0
 800cc3a:	bf0c      	ite	eq
 800cc3c:	2300      	moveq	r3, #0
 800cc3e:	f003 0301 	andne.w	r3, r3, #1
 800cc42:	428a      	cmp	r2, r1
 800cc44:	bf0c      	ite	eq
 800cc46:	2300      	moveq	r3, #0
 800cc48:	f003 0301 	andne.w	r3, r3, #1
 800cc4c:	b113      	cbz	r3, 800cc54 <HAL_TIM_PWM_Init+0xb8>
 800cc4e:	4b30      	ldr	r3, [pc, #192]	; (800cd10 <HAL_TIM_PWM_Init+0x174>)
 800cc50:	429a      	cmp	r2, r3
 800cc52:	d14f      	bne.n	800ccf4 <HAL_TIM_PWM_Init+0x158>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800cc54:	68a2      	ldr	r2, [r4, #8]
 800cc56:	f032 0310 	bics.w	r3, r2, #16
 800cc5a:	f022 0140 	bic.w	r1, r2, #64	; 0x40
 800cc5e:	bf14      	ite	ne
 800cc60:	2301      	movne	r3, #1
 800cc62:	2300      	moveq	r3, #0
 800cc64:	2920      	cmp	r1, #32
 800cc66:	bf0c      	ite	eq
 800cc68:	2300      	moveq	r3, #0
 800cc6a:	f003 0301 	andne.w	r3, r3, #1
 800cc6e:	b10b      	cbz	r3, 800cc74 <HAL_TIM_PWM_Init+0xd8>
 800cc70:	2a40      	cmp	r2, #64	; 0x40
 800cc72:	d139      	bne.n	800cce8 <HAL_TIM_PWM_Init+0x14c>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800cc74:	6923      	ldr	r3, [r4, #16]
 800cc76:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800cc7a:	d002      	beq.n	800cc82 <HAL_TIM_PWM_Init+0xe6>
 800cc7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cc80:	d128      	bne.n	800ccd4 <HAL_TIM_PWM_Init+0x138>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cc82:	69a3      	ldr	r3, [r4, #24]
 800cc84:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800cc88:	d116      	bne.n	800ccb8 <HAL_TIM_PWM_Init+0x11c>
  if (htim->State == HAL_TIM_STATE_RESET)
 800cc8a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800cc8e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800cc92:	b15b      	cbz	r3, 800ccac <HAL_TIM_PWM_Init+0x110>
  htim->State = HAL_TIM_STATE_BUSY;
 800cc94:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cc96:	6820      	ldr	r0, [r4, #0]
 800cc98:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 800cc9a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cc9e:	f7ff fd91 	bl	800c7c4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800cca2:	2301      	movs	r3, #1
  return HAL_OK;
 800cca4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800cca6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800ccaa:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800ccac:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800ccb0:	4620      	mov	r0, r4
 800ccb2:	f7ff f905 	bl	800bec0 <HAL_TIM_PWM_MspInit>
 800ccb6:	e7ed      	b.n	800cc94 <HAL_TIM_PWM_Init+0xf8>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800ccb8:	f240 41a5 	movw	r1, #1189	; 0x4a5
 800ccbc:	4815      	ldr	r0, [pc, #84]	; (800cd14 <HAL_TIM_PWM_Init+0x178>)
 800ccbe:	f7f6 f85b 	bl	8002d78 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800ccc2:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800ccc6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d1e2      	bne.n	800cc94 <HAL_TIM_PWM_Init+0xf8>
 800ccce:	e7ed      	b.n	800ccac <HAL_TIM_PWM_Init+0x110>
    return HAL_ERROR;
 800ccd0:	2001      	movs	r0, #1
}
 800ccd2:	4770      	bx	lr
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800ccd4:	f240 41a4 	movw	r1, #1188	; 0x4a4
 800ccd8:	480e      	ldr	r0, [pc, #56]	; (800cd14 <HAL_TIM_PWM_Init+0x178>)
 800ccda:	f7f6 f84d 	bl	8002d78 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800ccde:	69a3      	ldr	r3, [r4, #24]
 800cce0:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800cce4:	d0d1      	beq.n	800cc8a <HAL_TIM_PWM_Init+0xee>
 800cce6:	e7e7      	b.n	800ccb8 <HAL_TIM_PWM_Init+0x11c>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800cce8:	f240 41a3 	movw	r1, #1187	; 0x4a3
 800ccec:	4809      	ldr	r0, [pc, #36]	; (800cd14 <HAL_TIM_PWM_Init+0x178>)
 800ccee:	f7f6 f843 	bl	8002d78 <assert_failed>
 800ccf2:	e7bf      	b.n	800cc74 <HAL_TIM_PWM_Init+0xd8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800ccf4:	f240 41a2 	movw	r1, #1186	; 0x4a2
 800ccf8:	4806      	ldr	r0, [pc, #24]	; (800cd14 <HAL_TIM_PWM_Init+0x178>)
 800ccfa:	f7f6 f83d 	bl	8002d78 <assert_failed>
 800ccfe:	e7a9      	b.n	800cc54 <HAL_TIM_PWM_Init+0xb8>
 800cd00:	40000800 	.word	0x40000800
 800cd04:	40010000 	.word	0x40010000
 800cd08:	40000400 	.word	0x40000400
 800cd0c:	40000c00 	.word	0x40000c00
 800cd10:	40002000 	.word	0x40002000
 800cd14:	080266cc 	.word	0x080266cc

0800cd18 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 800cd18:	2800      	cmp	r0, #0
 800cd1a:	f000 8097 	beq.w	800ce4c <HAL_TIM_IC_Init+0x134>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cd1e:	6802      	ldr	r2, [r0, #0]
 800cd20:	4956      	ldr	r1, [pc, #344]	; (800ce7c <HAL_TIM_IC_Init+0x164>)
{
 800cd22:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800cd24:	4b56      	ldr	r3, [pc, #344]	; (800ce80 <HAL_TIM_IC_Init+0x168>)
 800cd26:	4604      	mov	r4, r0
 800cd28:	4856      	ldr	r0, [pc, #344]	; (800ce84 <HAL_TIM_IC_Init+0x16c>)
 800cd2a:	429a      	cmp	r2, r3
 800cd2c:	bf18      	it	ne
 800cd2e:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800cd32:	4d55      	ldr	r5, [pc, #340]	; (800ce88 <HAL_TIM_IC_Init+0x170>)
 800cd34:	bf14      	ite	ne
 800cd36:	2301      	movne	r3, #1
 800cd38:	2300      	moveq	r3, #0
 800cd3a:	4282      	cmp	r2, r0
 800cd3c:	bf0c      	ite	eq
 800cd3e:	2300      	moveq	r3, #0
 800cd40:	f003 0301 	andne.w	r3, r3, #1
 800cd44:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800cd48:	428a      	cmp	r2, r1
 800cd4a:	bf0c      	ite	eq
 800cd4c:	2300      	moveq	r3, #0
 800cd4e:	f003 0301 	andne.w	r3, r3, #1
 800cd52:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800cd56:	42aa      	cmp	r2, r5
 800cd58:	bf0c      	ite	eq
 800cd5a:	2300      	moveq	r3, #0
 800cd5c:	f003 0301 	andne.w	r3, r3, #1
 800cd60:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800cd64:	4282      	cmp	r2, r0
 800cd66:	bf0c      	ite	eq
 800cd68:	2300      	moveq	r3, #0
 800cd6a:	f003 0301 	andne.w	r3, r3, #1
 800cd6e:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800cd72:	428a      	cmp	r2, r1
 800cd74:	bf0c      	ite	eq
 800cd76:	2300      	moveq	r3, #0
 800cd78:	f003 0301 	andne.w	r3, r3, #1
 800cd7c:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800cd80:	42aa      	cmp	r2, r5
 800cd82:	bf0c      	ite	eq
 800cd84:	2300      	moveq	r3, #0
 800cd86:	f003 0301 	andne.w	r3, r3, #1
 800cd8a:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800cd8e:	4282      	cmp	r2, r0
 800cd90:	bf0c      	ite	eq
 800cd92:	2300      	moveq	r3, #0
 800cd94:	f003 0301 	andne.w	r3, r3, #1
 800cd98:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800cd9c:	428a      	cmp	r2, r1
 800cd9e:	bf0c      	ite	eq
 800cda0:	2300      	moveq	r3, #0
 800cda2:	f003 0301 	andne.w	r3, r3, #1
 800cda6:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800cdaa:	42aa      	cmp	r2, r5
 800cdac:	bf0c      	ite	eq
 800cdae:	2300      	moveq	r3, #0
 800cdb0:	f003 0301 	andne.w	r3, r3, #1
 800cdb4:	4282      	cmp	r2, r0
 800cdb6:	bf0c      	ite	eq
 800cdb8:	2300      	moveq	r3, #0
 800cdba:	f003 0301 	andne.w	r3, r3, #1
 800cdbe:	428a      	cmp	r2, r1
 800cdc0:	bf0c      	ite	eq
 800cdc2:	2300      	moveq	r3, #0
 800cdc4:	f003 0301 	andne.w	r3, r3, #1
 800cdc8:	b113      	cbz	r3, 800cdd0 <HAL_TIM_IC_Init+0xb8>
 800cdca:	4b30      	ldr	r3, [pc, #192]	; (800ce8c <HAL_TIM_IC_Init+0x174>)
 800cdcc:	429a      	cmp	r2, r3
 800cdce:	d14f      	bne.n	800ce70 <HAL_TIM_IC_Init+0x158>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800cdd0:	68a2      	ldr	r2, [r4, #8]
 800cdd2:	f032 0310 	bics.w	r3, r2, #16
 800cdd6:	f022 0140 	bic.w	r1, r2, #64	; 0x40
 800cdda:	bf14      	ite	ne
 800cddc:	2301      	movne	r3, #1
 800cdde:	2300      	moveq	r3, #0
 800cde0:	2920      	cmp	r1, #32
 800cde2:	bf0c      	ite	eq
 800cde4:	2300      	moveq	r3, #0
 800cde6:	f003 0301 	andne.w	r3, r3, #1
 800cdea:	b10b      	cbz	r3, 800cdf0 <HAL_TIM_IC_Init+0xd8>
 800cdec:	2a40      	cmp	r2, #64	; 0x40
 800cdee:	d139      	bne.n	800ce64 <HAL_TIM_IC_Init+0x14c>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800cdf0:	6923      	ldr	r3, [r4, #16]
 800cdf2:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800cdf6:	d002      	beq.n	800cdfe <HAL_TIM_IC_Init+0xe6>
 800cdf8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cdfc:	d128      	bne.n	800ce50 <HAL_TIM_IC_Init+0x138>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800cdfe:	69a3      	ldr	r3, [r4, #24]
 800ce00:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800ce04:	d116      	bne.n	800ce34 <HAL_TIM_IC_Init+0x11c>
  if (htim->State == HAL_TIM_STATE_RESET)
 800ce06:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800ce0a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800ce0e:	b15b      	cbz	r3, 800ce28 <HAL_TIM_IC_Init+0x110>
  htim->State = HAL_TIM_STATE_BUSY;
 800ce10:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ce12:	6820      	ldr	r0, [r4, #0]
 800ce14:	1d21      	adds	r1, r4, #4
  htim->State = HAL_TIM_STATE_BUSY;
 800ce16:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ce1a:	f7ff fcd3 	bl	800c7c4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800ce1e:	2301      	movs	r3, #1
  return HAL_OK;
 800ce20:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800ce22:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800ce26:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800ce28:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 800ce2c:	4620      	mov	r0, r4
 800ce2e:	f7ff f849 	bl	800bec4 <HAL_TIM_IC_MspInit>
 800ce32:	e7ed      	b.n	800ce10 <HAL_TIM_IC_Init+0xf8>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800ce34:	f240 61e7 	movw	r1, #1767	; 0x6e7
 800ce38:	4815      	ldr	r0, [pc, #84]	; (800ce90 <HAL_TIM_IC_Init+0x178>)
 800ce3a:	f7f5 ff9d 	bl	8002d78 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800ce3e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800ce42:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d1e2      	bne.n	800ce10 <HAL_TIM_IC_Init+0xf8>
 800ce4a:	e7ed      	b.n	800ce28 <HAL_TIM_IC_Init+0x110>
    return HAL_ERROR;
 800ce4c:	2001      	movs	r0, #1
}
 800ce4e:	4770      	bx	lr
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800ce50:	f240 61e6 	movw	r1, #1766	; 0x6e6
 800ce54:	480e      	ldr	r0, [pc, #56]	; (800ce90 <HAL_TIM_IC_Init+0x178>)
 800ce56:	f7f5 ff8f 	bl	8002d78 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800ce5a:	69a3      	ldr	r3, [r4, #24]
 800ce5c:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800ce60:	d0d1      	beq.n	800ce06 <HAL_TIM_IC_Init+0xee>
 800ce62:	e7e7      	b.n	800ce34 <HAL_TIM_IC_Init+0x11c>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800ce64:	f240 61e5 	movw	r1, #1765	; 0x6e5
 800ce68:	4809      	ldr	r0, [pc, #36]	; (800ce90 <HAL_TIM_IC_Init+0x178>)
 800ce6a:	f7f5 ff85 	bl	8002d78 <assert_failed>
 800ce6e:	e7bf      	b.n	800cdf0 <HAL_TIM_IC_Init+0xd8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800ce70:	f240 61e4 	movw	r1, #1764	; 0x6e4
 800ce74:	4806      	ldr	r0, [pc, #24]	; (800ce90 <HAL_TIM_IC_Init+0x178>)
 800ce76:	f7f5 ff7f 	bl	8002d78 <assert_failed>
 800ce7a:	e7a9      	b.n	800cdd0 <HAL_TIM_IC_Init+0xb8>
 800ce7c:	40000800 	.word	0x40000800
 800ce80:	40010000 	.word	0x40010000
 800ce84:	40000400 	.word	0x40000400
 800ce88:	40000c00 	.word	0x40000c00
 800ce8c:	40002000 	.word	0x40002000
 800ce90:	080266cc 	.word	0x080266cc

0800ce94 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ce94:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ce96:	4b2e      	ldr	r3, [pc, #184]	; (800cf50 <TIM_OC2_SetConfig+0xbc>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ce98:	f022 0210 	bic.w	r2, r2, #16
{
 800ce9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cea0:	460e      	mov	r6, r1
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cea2:	6889      	ldr	r1, [r1, #8]
{
 800cea4:	4604      	mov	r4, r0
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cea6:	6837      	ldr	r7, [r6, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cea8:	6202      	str	r2, [r0, #32]
  tmpccer = TIMx->CCER;
 800ceaa:	6a05      	ldr	r5, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800ceac:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800ceb0:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 800ceb2:	f025 0520 	bic.w	r5, r5, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ceb6:	4013      	ands	r3, r2
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ceb8:	4a26      	ldr	r2, [pc, #152]	; (800cf54 <TIM_OC2_SetConfig+0xc0>)
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ceba:	ea45 1501 	orr.w	r5, r5, r1, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cebe:	4290      	cmp	r0, r2
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cec0:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cec4:	d00a      	beq.n	800cedc <TIM_OC2_SetConfig+0x48>
 800cec6:	4b24      	ldr	r3, [pc, #144]	; (800cf58 <TIM_OC2_SetConfig+0xc4>)
 800cec8:	4298      	cmp	r0, r3
 800ceca:	d007      	beq.n	800cedc <TIM_OC2_SetConfig+0x48>
  TIMx->CCR2 = OC_Config->Pulse;
 800cecc:	6873      	ldr	r3, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800cece:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 800ced2:	61a7      	str	r7, [r4, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800ced4:	63a3      	str	r3, [r4, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800ced6:	6225      	str	r5, [r4, #32]
}
 800ced8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800cedc:	68f2      	ldr	r2, [r6, #12]
 800cede:	f032 0308 	bics.w	r3, r2, #8
 800cee2:	d12d      	bne.n	800cf40 <TIM_OC2_SetConfig+0xac>
    tmpccer &= ~TIM_CCER_CC2NP;
 800cee4:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800cee8:	69b3      	ldr	r3, [r6, #24]
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ceea:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ceee:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC2NE;
 800cef2:	f025 0540 	bic.w	r5, r5, #64	; 0x40
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800cef6:	d119      	bne.n	800cf2c <TIM_OC2_SetConfig+0x98>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800cef8:	6973      	ldr	r3, [r6, #20]
 800cefa:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800cefe:	d107      	bne.n	800cf10 <TIM_OC2_SetConfig+0x7c>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cf00:	f428 6240 	bic.w	r2, r8, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cf04:	69b1      	ldr	r1, [r6, #24]
 800cf06:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 800cf0a:	ea42 0883 	orr.w	r8, r2, r3, lsl #2
 800cf0e:	e7dd      	b.n	800cecc <TIM_OC2_SetConfig+0x38>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800cf10:	f241 71e5 	movw	r1, #6117	; 0x17e5
 800cf14:	4811      	ldr	r0, [pc, #68]	; (800cf5c <TIM_OC2_SetConfig+0xc8>)
 800cf16:	f7f5 ff2f 	bl	8002d78 <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cf1a:	f428 6240 	bic.w	r2, r8, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cf1e:	69b1      	ldr	r1, [r6, #24]
 800cf20:	6973      	ldr	r3, [r6, #20]
 800cf22:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 800cf26:	ea42 0883 	orr.w	r8, r2, r3, lsl #2
 800cf2a:	e7cf      	b.n	800cecc <TIM_OC2_SetConfig+0x38>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800cf2c:	f241 71e4 	movw	r1, #6116	; 0x17e4
 800cf30:	480a      	ldr	r0, [pc, #40]	; (800cf5c <TIM_OC2_SetConfig+0xc8>)
 800cf32:	f7f5 ff21 	bl	8002d78 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800cf36:	6973      	ldr	r3, [r6, #20]
 800cf38:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800cf3c:	d0e0      	beq.n	800cf00 <TIM_OC2_SetConfig+0x6c>
 800cf3e:	e7e7      	b.n	800cf10 <TIM_OC2_SetConfig+0x7c>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800cf40:	f241 71d6 	movw	r1, #6102	; 0x17d6
 800cf44:	4805      	ldr	r0, [pc, #20]	; (800cf5c <TIM_OC2_SetConfig+0xc8>)
 800cf46:	f7f5 ff17 	bl	8002d78 <assert_failed>
 800cf4a:	68f2      	ldr	r2, [r6, #12]
 800cf4c:	e7ca      	b.n	800cee4 <TIM_OC2_SetConfig+0x50>
 800cf4e:	bf00      	nop
 800cf50:	feff8cff 	.word	0xfeff8cff
 800cf54:	40010000 	.word	0x40010000
 800cf58:	40010400 	.word	0x40010400
 800cf5c:	080266cc 	.word	0x080266cc

0800cf60 <HAL_TIM_OC_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 800cf60:	2a14      	cmp	r2, #20
{
 800cf62:	b570      	push	{r4, r5, r6, lr}
 800cf64:	4615      	mov	r5, r2
 800cf66:	4604      	mov	r4, r0
 800cf68:	460e      	mov	r6, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 800cf6a:	f240 808f 	bls.w	800d08c <HAL_TIM_OC_ConfigChannel+0x12c>
 800cf6e:	2a3c      	cmp	r2, #60	; 0x3c
 800cf70:	f040 8091 	bne.w	800d096 <HAL_TIM_OC_ConfigChannel+0x136>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 800cf74:	6833      	ldr	r3, [r6, #0]
 800cf76:	f023 0210 	bic.w	r2, r3, #16
 800cf7a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800cf7e:	2a40      	cmp	r2, #64	; 0x40
 800cf80:	bf18      	it	ne
 800cf82:	2b00      	cmpne	r3, #0
 800cf84:	d003      	beq.n	800cf8e <HAL_TIM_OC_ConfigChannel+0x2e>
 800cf86:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800cf8a:	f040 8137 	bne.w	800d1fc <HAL_TIM_OC_ConfigChannel+0x29c>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800cf8e:	68b3      	ldr	r3, [r6, #8]
 800cf90:	f033 0302 	bics.w	r3, r3, #2
 800cf94:	f040 8085 	bne.w	800d0a2 <HAL_TIM_OC_ConfigChannel+0x142>
  __HAL_LOCK(htim);
 800cf98:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800cf9c:	2b01      	cmp	r3, #1
 800cf9e:	f000 808a 	beq.w	800d0b6 <HAL_TIM_OC_ConfigChannel+0x156>
 800cfa2:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800cfa4:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800cfa6:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800cfaa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  switch (Channel)
 800cfae:	2d14      	cmp	r5, #20
 800cfb0:	d864      	bhi.n	800d07c <HAL_TIM_OC_ConfigChannel+0x11c>
 800cfb2:	e8df f015 	tbh	[pc, r5, lsl #1]
 800cfb6:	0015      	.short	0x0015
 800cfb8:	00630063 	.word	0x00630063
 800cfbc:	00820063 	.word	0x00820063
 800cfc0:	00630063 	.word	0x00630063
 800cfc4:	00b50063 	.word	0x00b50063
 800cfc8:	00630063 	.word	0x00630063
 800cfcc:	00d90063 	.word	0x00d90063
 800cfd0:	00630063 	.word	0x00630063
 800cfd4:	00fd0063 	.word	0x00fd0063
 800cfd8:	00630063 	.word	0x00630063
 800cfdc:	01090063 	.word	0x01090063
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800cfe0:	6820      	ldr	r0, [r4, #0]
 800cfe2:	4b97      	ldr	r3, [pc, #604]	; (800d240 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800cfe4:	4a97      	ldr	r2, [pc, #604]	; (800d244 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800cfe6:	4298      	cmp	r0, r3
 800cfe8:	bf18      	it	ne
 800cfea:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800cfee:	4996      	ldr	r1, [pc, #600]	; (800d248 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800cff0:	bf14      	ite	ne
 800cff2:	2301      	movne	r3, #1
 800cff4:	2300      	moveq	r3, #0
 800cff6:	4290      	cmp	r0, r2
 800cff8:	bf0c      	ite	eq
 800cffa:	2300      	moveq	r3, #0
 800cffc:	f003 0301 	andne.w	r3, r3, #1
 800d000:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d004:	4288      	cmp	r0, r1
 800d006:	bf0c      	ite	eq
 800d008:	2300      	moveq	r3, #0
 800d00a:	f003 0301 	andne.w	r3, r3, #1
 800d00e:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800d012:	4290      	cmp	r0, r2
 800d014:	bf0c      	ite	eq
 800d016:	2300      	moveq	r3, #0
 800d018:	f003 0301 	andne.w	r3, r3, #1
 800d01c:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800d020:	4288      	cmp	r0, r1
 800d022:	bf0c      	ite	eq
 800d024:	2300      	moveq	r3, #0
 800d026:	f003 0301 	andne.w	r3, r3, #1
 800d02a:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 800d02e:	4290      	cmp	r0, r2
 800d030:	bf0c      	ite	eq
 800d032:	2300      	moveq	r3, #0
 800d034:	f003 0301 	andne.w	r3, r3, #1
 800d038:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d03c:	4288      	cmp	r0, r1
 800d03e:	bf0c      	ite	eq
 800d040:	2300      	moveq	r3, #0
 800d042:	f003 0301 	andne.w	r3, r3, #1
 800d046:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800d04a:	4290      	cmp	r0, r2
 800d04c:	bf0c      	ite	eq
 800d04e:	2300      	moveq	r3, #0
 800d050:	f003 0301 	andne.w	r3, r3, #1
 800d054:	f5a2 3296 	sub.w	r2, r2, #76800	; 0x12c00
 800d058:	4288      	cmp	r0, r1
 800d05a:	bf0c      	ite	eq
 800d05c:	2300      	moveq	r3, #0
 800d05e:	f003 0301 	andne.w	r3, r3, #1
 800d062:	4290      	cmp	r0, r2
 800d064:	bf0c      	ite	eq
 800d066:	2300      	moveq	r3, #0
 800d068:	f003 0301 	andne.w	r3, r3, #1
 800d06c:	b11b      	cbz	r3, 800d076 <HAL_TIM_OC_ConfigChannel+0x116>
 800d06e:	4b77      	ldr	r3, [pc, #476]	; (800d24c <HAL_TIM_OC_ConfigChannel+0x2ec>)
 800d070:	4298      	cmp	r0, r3
 800d072:	f040 80de 	bne.w	800d232 <HAL_TIM_OC_ConfigChannel+0x2d2>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d076:	4631      	mov	r1, r6
 800d078:	f7fe faec 	bl	800b654 <TIM_OC1_SetConfig>
  __HAL_UNLOCK(htim);
 800d07c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800d07e:	2201      	movs	r2, #1
  return HAL_OK;
 800d080:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800d082:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800d086:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800d08a:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 800d08c:	4b70      	ldr	r3, [pc, #448]	; (800d250 <HAL_TIM_OC_ConfigChannel+0x2f0>)
 800d08e:	40d3      	lsrs	r3, r2
 800d090:	07db      	lsls	r3, r3, #31
 800d092:	f53f af6f 	bmi.w	800cf74 <HAL_TIM_OC_ConfigChannel+0x14>
 800d096:	f640 5155 	movw	r1, #3413	; 0xd55
 800d09a:	486e      	ldr	r0, [pc, #440]	; (800d254 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800d09c:	f7f5 fe6c 	bl	8002d78 <assert_failed>
 800d0a0:	e768      	b.n	800cf74 <HAL_TIM_OC_ConfigChannel+0x14>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800d0a2:	f640 5157 	movw	r1, #3415	; 0xd57
 800d0a6:	486b      	ldr	r0, [pc, #428]	; (800d254 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800d0a8:	f7f5 fe66 	bl	8002d78 <assert_failed>
  __HAL_LOCK(htim);
 800d0ac:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800d0b0:	2b01      	cmp	r3, #1
 800d0b2:	f47f af76 	bne.w	800cfa2 <HAL_TIM_OC_ConfigChannel+0x42>
 800d0b6:	2002      	movs	r0, #2
}
 800d0b8:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800d0ba:	6820      	ldr	r0, [r4, #0]
 800d0bc:	4b60      	ldr	r3, [pc, #384]	; (800d240 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800d0be:	4a61      	ldr	r2, [pc, #388]	; (800d244 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800d0c0:	4298      	cmp	r0, r3
 800d0c2:	bf18      	it	ne
 800d0c4:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800d0c8:	495f      	ldr	r1, [pc, #380]	; (800d248 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800d0ca:	bf14      	ite	ne
 800d0cc:	2301      	movne	r3, #1
 800d0ce:	2300      	moveq	r3, #0
 800d0d0:	4290      	cmp	r0, r2
 800d0d2:	bf0c      	ite	eq
 800d0d4:	2300      	moveq	r3, #0
 800d0d6:	f003 0301 	andne.w	r3, r3, #1
 800d0da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d0de:	4288      	cmp	r0, r1
 800d0e0:	bf0c      	ite	eq
 800d0e2:	2300      	moveq	r3, #0
 800d0e4:	f003 0301 	andne.w	r3, r3, #1
 800d0e8:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800d0ec:	4290      	cmp	r0, r2
 800d0ee:	bf0c      	ite	eq
 800d0f0:	2300      	moveq	r3, #0
 800d0f2:	f003 0301 	andne.w	r3, r3, #1
 800d0f6:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800d0fa:	4288      	cmp	r0, r1
 800d0fc:	bf0c      	ite	eq
 800d0fe:	2300      	moveq	r3, #0
 800d100:	f003 0301 	andne.w	r3, r3, #1
 800d104:	4290      	cmp	r0, r2
 800d106:	bf0c      	ite	eq
 800d108:	2300      	moveq	r3, #0
 800d10a:	f003 0301 	andne.w	r3, r3, #1
 800d10e:	b11b      	cbz	r3, 800d118 <HAL_TIM_OC_ConfigChannel+0x1b8>
 800d110:	4b51      	ldr	r3, [pc, #324]	; (800d258 <HAL_TIM_OC_ConfigChannel+0x2f8>)
 800d112:	4298      	cmp	r0, r3
 800d114:	f040 8086 	bne.w	800d224 <HAL_TIM_OC_ConfigChannel+0x2c4>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d118:	4631      	mov	r1, r6
 800d11a:	f7ff febb 	bl	800ce94 <TIM_OC2_SetConfig>
      break;
 800d11e:	e7ad      	b.n	800d07c <HAL_TIM_OC_ConfigChannel+0x11c>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800d120:	6820      	ldr	r0, [r4, #0]
 800d122:	4b47      	ldr	r3, [pc, #284]	; (800d240 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800d124:	4a47      	ldr	r2, [pc, #284]	; (800d244 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800d126:	4298      	cmp	r0, r3
 800d128:	bf18      	it	ne
 800d12a:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800d12e:	4946      	ldr	r1, [pc, #280]	; (800d248 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800d130:	bf14      	ite	ne
 800d132:	2301      	movne	r3, #1
 800d134:	2300      	moveq	r3, #0
 800d136:	4290      	cmp	r0, r2
 800d138:	bf0c      	ite	eq
 800d13a:	2300      	moveq	r3, #0
 800d13c:	f003 0301 	andne.w	r3, r3, #1
 800d140:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d144:	4288      	cmp	r0, r1
 800d146:	bf0c      	ite	eq
 800d148:	2300      	moveq	r3, #0
 800d14a:	f003 0301 	andne.w	r3, r3, #1
 800d14e:	4290      	cmp	r0, r2
 800d150:	bf0c      	ite	eq
 800d152:	2300      	moveq	r3, #0
 800d154:	f003 0301 	andne.w	r3, r3, #1
 800d158:	b113      	cbz	r3, 800d160 <HAL_TIM_OC_ConfigChannel+0x200>
 800d15a:	4b40      	ldr	r3, [pc, #256]	; (800d25c <HAL_TIM_OC_ConfigChannel+0x2fc>)
 800d15c:	4298      	cmp	r0, r3
 800d15e:	d15a      	bne.n	800d216 <HAL_TIM_OC_ConfigChannel+0x2b6>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d160:	4631      	mov	r1, r6
 800d162:	f7fe fad9 	bl	800b718 <TIM_OC3_SetConfig>
      break;
 800d166:	e789      	b.n	800d07c <HAL_TIM_OC_ConfigChannel+0x11c>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800d168:	6820      	ldr	r0, [r4, #0]
 800d16a:	4b35      	ldr	r3, [pc, #212]	; (800d240 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800d16c:	4a35      	ldr	r2, [pc, #212]	; (800d244 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800d16e:	4298      	cmp	r0, r3
 800d170:	bf18      	it	ne
 800d172:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800d176:	4934      	ldr	r1, [pc, #208]	; (800d248 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800d178:	bf14      	ite	ne
 800d17a:	2301      	movne	r3, #1
 800d17c:	2300      	moveq	r3, #0
 800d17e:	4290      	cmp	r0, r2
 800d180:	bf0c      	ite	eq
 800d182:	2300      	moveq	r3, #0
 800d184:	f003 0301 	andne.w	r3, r3, #1
 800d188:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d18c:	4288      	cmp	r0, r1
 800d18e:	bf0c      	ite	eq
 800d190:	2300      	moveq	r3, #0
 800d192:	f003 0301 	andne.w	r3, r3, #1
 800d196:	4290      	cmp	r0, r2
 800d198:	bf0c      	ite	eq
 800d19a:	2300      	moveq	r3, #0
 800d19c:	f003 0301 	andne.w	r3, r3, #1
 800d1a0:	b113      	cbz	r3, 800d1a8 <HAL_TIM_OC_ConfigChannel+0x248>
 800d1a2:	4b2e      	ldr	r3, [pc, #184]	; (800d25c <HAL_TIM_OC_ConfigChannel+0x2fc>)
 800d1a4:	4298      	cmp	r0, r3
 800d1a6:	d12f      	bne.n	800d208 <HAL_TIM_OC_ConfigChannel+0x2a8>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d1a8:	4631      	mov	r1, r6
 800d1aa:	f7fe fb1b 	bl	800b7e4 <TIM_OC4_SetConfig>
      break;
 800d1ae:	e765      	b.n	800d07c <HAL_TIM_OC_ConfigChannel+0x11c>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800d1b0:	6820      	ldr	r0, [r4, #0]
 800d1b2:	4b23      	ldr	r3, [pc, #140]	; (800d240 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800d1b4:	4298      	cmp	r0, r3
 800d1b6:	d003      	beq.n	800d1c0 <HAL_TIM_OC_ConfigChannel+0x260>
 800d1b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d1bc:	4298      	cmp	r0, r3
 800d1be:	d116      	bne.n	800d1ee <HAL_TIM_OC_ConfigChannel+0x28e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d1c0:	4631      	mov	r1, r6
 800d1c2:	f7fe f9f3 	bl	800b5ac <TIM_OC5_SetConfig>
      break;
 800d1c6:	e759      	b.n	800d07c <HAL_TIM_OC_ConfigChannel+0x11c>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800d1c8:	6820      	ldr	r0, [r4, #0]
 800d1ca:	4b1d      	ldr	r3, [pc, #116]	; (800d240 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800d1cc:	4298      	cmp	r0, r3
 800d1ce:	d003      	beq.n	800d1d8 <HAL_TIM_OC_ConfigChannel+0x278>
 800d1d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d1d4:	4298      	cmp	r0, r3
 800d1d6:	d103      	bne.n	800d1e0 <HAL_TIM_OC_ConfigChannel+0x280>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d1d8:	4631      	mov	r1, r6
 800d1da:	f7fe fa11 	bl	800b600 <TIM_OC6_SetConfig>
      break;
 800d1de:	e74d      	b.n	800d07c <HAL_TIM_OC_ConfigChannel+0x11c>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800d1e0:	481c      	ldr	r0, [pc, #112]	; (800d254 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800d1e2:	f640 5195 	movw	r1, #3477	; 0xd95
 800d1e6:	f7f5 fdc7 	bl	8002d78 <assert_failed>
 800d1ea:	6820      	ldr	r0, [r4, #0]
 800d1ec:	e7f4      	b.n	800d1d8 <HAL_TIM_OC_ConfigChannel+0x278>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800d1ee:	4819      	ldr	r0, [pc, #100]	; (800d254 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800d1f0:	f640 518b 	movw	r1, #3467	; 0xd8b
 800d1f4:	f7f5 fdc0 	bl	8002d78 <assert_failed>
 800d1f8:	6820      	ldr	r0, [r4, #0]
 800d1fa:	e7e1      	b.n	800d1c0 <HAL_TIM_OC_ConfigChannel+0x260>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 800d1fc:	f640 5156 	movw	r1, #3414	; 0xd56
 800d200:	4814      	ldr	r0, [pc, #80]	; (800d254 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800d202:	f7f5 fdb9 	bl	8002d78 <assert_failed>
 800d206:	e6c2      	b.n	800cf8e <HAL_TIM_OC_ConfigChannel+0x2e>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800d208:	4812      	ldr	r0, [pc, #72]	; (800d254 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800d20a:	f640 5181 	movw	r1, #3457	; 0xd81
 800d20e:	f7f5 fdb3 	bl	8002d78 <assert_failed>
 800d212:	6820      	ldr	r0, [r4, #0]
 800d214:	e7c8      	b.n	800d1a8 <HAL_TIM_OC_ConfigChannel+0x248>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800d216:	480f      	ldr	r0, [pc, #60]	; (800d254 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800d218:	f640 5177 	movw	r1, #3447	; 0xd77
 800d21c:	f7f5 fdac 	bl	8002d78 <assert_failed>
 800d220:	6820      	ldr	r0, [r4, #0]
 800d222:	e79d      	b.n	800d160 <HAL_TIM_OC_ConfigChannel+0x200>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800d224:	480b      	ldr	r0, [pc, #44]	; (800d254 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800d226:	f640 516d 	movw	r1, #3437	; 0xd6d
 800d22a:	f7f5 fda5 	bl	8002d78 <assert_failed>
 800d22e:	6820      	ldr	r0, [r4, #0]
 800d230:	e772      	b.n	800d118 <HAL_TIM_OC_ConfigChannel+0x1b8>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d232:	4808      	ldr	r0, [pc, #32]	; (800d254 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800d234:	f640 5163 	movw	r1, #3427	; 0xd63
 800d238:	f7f5 fd9e 	bl	8002d78 <assert_failed>
 800d23c:	6820      	ldr	r0, [r4, #0]
 800d23e:	e71a      	b.n	800d076 <HAL_TIM_OC_ConfigChannel+0x116>
 800d240:	40010000 	.word	0x40010000
 800d244:	40000400 	.word	0x40000400
 800d248:	40000800 	.word	0x40000800
 800d24c:	40002000 	.word	0x40002000
 800d250:	00111111 	.word	0x00111111
 800d254:	080266cc 	.word	0x080266cc
 800d258:	40001800 	.word	0x40001800
 800d25c:	40010400 	.word	0x40010400

0800d260 <HAL_TIM_PWM_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 800d260:	2a14      	cmp	r2, #20
{
 800d262:	b570      	push	{r4, r5, r6, lr}
 800d264:	4616      	mov	r6, r2
 800d266:	4604      	mov	r4, r0
 800d268:	460d      	mov	r5, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 800d26a:	f240 809f 	bls.w	800d3ac <HAL_TIM_PWM_ConfigChannel+0x14c>
 800d26e:	2a3c      	cmp	r2, #60	; 0x3c
 800d270:	f040 80a1 	bne.w	800d3b6 <HAL_TIM_PWM_ConfigChannel+0x156>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800d274:	682a      	ldr	r2, [r5, #0]
 800d276:	4b97      	ldr	r3, [pc, #604]	; (800d4d4 <HAL_TIM_PWM_ConfigChannel+0x274>)
 800d278:	4013      	ands	r3, r2
 800d27a:	2b60      	cmp	r3, #96	; 0x60
 800d27c:	d005      	beq.n	800d28a <HAL_TIM_PWM_ConfigChannel+0x2a>
 800d27e:	f022 0210 	bic.w	r2, r2, #16
 800d282:	4b95      	ldr	r3, [pc, #596]	; (800d4d8 <HAL_TIM_PWM_ConfigChannel+0x278>)
 800d284:	429a      	cmp	r2, r3
 800d286:	f040 819e 	bne.w	800d5c6 <HAL_TIM_PWM_ConfigChannel+0x366>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800d28a:	68ab      	ldr	r3, [r5, #8]
 800d28c:	f033 0302 	bics.w	r3, r3, #2
 800d290:	f040 8097 	bne.w	800d3c2 <HAL_TIM_PWM_ConfigChannel+0x162>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800d294:	692b      	ldr	r3, [r5, #16]
 800d296:	f033 0304 	bics.w	r3, r3, #4
 800d29a:	f040 809c 	bne.w	800d3d6 <HAL_TIM_PWM_ConfigChannel+0x176>
  __HAL_LOCK(htim);
 800d29e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800d2a2:	2b01      	cmp	r3, #1
 800d2a4:	f000 80a1 	beq.w	800d3ea <HAL_TIM_PWM_ConfigChannel+0x18a>
 800d2a8:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800d2aa:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800d2ac:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800d2b0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  switch (Channel)
 800d2b4:	2e14      	cmp	r6, #20
 800d2b6:	d871      	bhi.n	800d39c <HAL_TIM_PWM_ConfigChannel+0x13c>
 800d2b8:	e8df f016 	tbh	[pc, r6, lsl #1]
 800d2bc:	00700015 	.word	0x00700015
 800d2c0:	00700070 	.word	0x00700070
 800d2c4:	00700099 	.word	0x00700099
 800d2c8:	00700070 	.word	0x00700070
 800d2cc:	007000da 	.word	0x007000da
 800d2d0:	00700070 	.word	0x00700070
 800d2d4:	00700120 	.word	0x00700120
 800d2d8:	00700070 	.word	0x00700070
 800d2dc:	00700152 	.word	0x00700152
 800d2e0:	00700070 	.word	0x00700070
 800d2e4:	016b      	.short	0x016b
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d2e6:	6820      	ldr	r0, [r4, #0]
 800d2e8:	4b7c      	ldr	r3, [pc, #496]	; (800d4dc <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800d2ea:	4a7d      	ldr	r2, [pc, #500]	; (800d4e0 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800d2ec:	4298      	cmp	r0, r3
 800d2ee:	bf18      	it	ne
 800d2f0:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800d2f4:	497b      	ldr	r1, [pc, #492]	; (800d4e4 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800d2f6:	bf14      	ite	ne
 800d2f8:	2301      	movne	r3, #1
 800d2fa:	2300      	moveq	r3, #0
 800d2fc:	4290      	cmp	r0, r2
 800d2fe:	bf0c      	ite	eq
 800d300:	2300      	moveq	r3, #0
 800d302:	f003 0301 	andne.w	r3, r3, #1
 800d306:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d30a:	4288      	cmp	r0, r1
 800d30c:	bf0c      	ite	eq
 800d30e:	2300      	moveq	r3, #0
 800d310:	f003 0301 	andne.w	r3, r3, #1
 800d314:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800d318:	4290      	cmp	r0, r2
 800d31a:	bf0c      	ite	eq
 800d31c:	2300      	moveq	r3, #0
 800d31e:	f003 0301 	andne.w	r3, r3, #1
 800d322:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800d326:	4288      	cmp	r0, r1
 800d328:	bf0c      	ite	eq
 800d32a:	2300      	moveq	r3, #0
 800d32c:	f003 0301 	andne.w	r3, r3, #1
 800d330:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 800d334:	4290      	cmp	r0, r2
 800d336:	bf0c      	ite	eq
 800d338:	2300      	moveq	r3, #0
 800d33a:	f003 0301 	andne.w	r3, r3, #1
 800d33e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d342:	4288      	cmp	r0, r1
 800d344:	bf0c      	ite	eq
 800d346:	2300      	moveq	r3, #0
 800d348:	f003 0301 	andne.w	r3, r3, #1
 800d34c:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800d350:	4290      	cmp	r0, r2
 800d352:	bf0c      	ite	eq
 800d354:	2300      	moveq	r3, #0
 800d356:	f003 0301 	andne.w	r3, r3, #1
 800d35a:	f5a2 3296 	sub.w	r2, r2, #76800	; 0x12c00
 800d35e:	4288      	cmp	r0, r1
 800d360:	bf0c      	ite	eq
 800d362:	2300      	moveq	r3, #0
 800d364:	f003 0301 	andne.w	r3, r3, #1
 800d368:	4290      	cmp	r0, r2
 800d36a:	bf0c      	ite	eq
 800d36c:	2300      	moveq	r3, #0
 800d36e:	f003 0301 	andne.w	r3, r3, #1
 800d372:	b11b      	cbz	r3, 800d37c <HAL_TIM_PWM_ConfigChannel+0x11c>
 800d374:	4b5c      	ldr	r3, [pc, #368]	; (800d4e8 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800d376:	4298      	cmp	r0, r3
 800d378:	f040 814e 	bne.w	800d618 <HAL_TIM_PWM_ConfigChannel+0x3b8>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d37c:	4629      	mov	r1, r5
 800d37e:	f7fe f969 	bl	800b654 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d382:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d384:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d386:	6999      	ldr	r1, [r3, #24]
 800d388:	f041 0108 	orr.w	r1, r1, #8
 800d38c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d38e:	6999      	ldr	r1, [r3, #24]
 800d390:	f021 0104 	bic.w	r1, r1, #4
 800d394:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d396:	699a      	ldr	r2, [r3, #24]
 800d398:	4302      	orrs	r2, r0
 800d39a:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 800d39c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800d39e:	2201      	movs	r2, #1
  return HAL_OK;
 800d3a0:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800d3a2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800d3a6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800d3aa:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 800d3ac:	4b4f      	ldr	r3, [pc, #316]	; (800d4ec <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800d3ae:	40d3      	lsrs	r3, r2
 800d3b0:	07db      	lsls	r3, r3, #31
 800d3b2:	f53f af5f 	bmi.w	800d274 <HAL_TIM_PWM_ConfigChannel+0x14>
 800d3b6:	f640 611c 	movw	r1, #3612	; 0xe1c
 800d3ba:	484d      	ldr	r0, [pc, #308]	; (800d4f0 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800d3bc:	f7f5 fcdc 	bl	8002d78 <assert_failed>
 800d3c0:	e758      	b.n	800d274 <HAL_TIM_PWM_ConfigChannel+0x14>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800d3c2:	f640 611e 	movw	r1, #3614	; 0xe1e
 800d3c6:	484a      	ldr	r0, [pc, #296]	; (800d4f0 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800d3c8:	f7f5 fcd6 	bl	8002d78 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800d3cc:	692b      	ldr	r3, [r5, #16]
 800d3ce:	f033 0304 	bics.w	r3, r3, #4
 800d3d2:	f43f af64 	beq.w	800d29e <HAL_TIM_PWM_ConfigChannel+0x3e>
 800d3d6:	f640 611f 	movw	r1, #3615	; 0xe1f
 800d3da:	4845      	ldr	r0, [pc, #276]	; (800d4f0 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800d3dc:	f7f5 fccc 	bl	8002d78 <assert_failed>
  __HAL_LOCK(htim);
 800d3e0:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800d3e4:	2b01      	cmp	r3, #1
 800d3e6:	f47f af5f 	bne.w	800d2a8 <HAL_TIM_PWM_ConfigChannel+0x48>
 800d3ea:	2002      	movs	r0, #2
}
 800d3ec:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800d3ee:	6820      	ldr	r0, [r4, #0]
 800d3f0:	4b3a      	ldr	r3, [pc, #232]	; (800d4dc <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800d3f2:	4a3b      	ldr	r2, [pc, #236]	; (800d4e0 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800d3f4:	4298      	cmp	r0, r3
 800d3f6:	bf18      	it	ne
 800d3f8:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800d3fc:	4939      	ldr	r1, [pc, #228]	; (800d4e4 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800d3fe:	bf14      	ite	ne
 800d400:	2301      	movne	r3, #1
 800d402:	2300      	moveq	r3, #0
 800d404:	4290      	cmp	r0, r2
 800d406:	bf0c      	ite	eq
 800d408:	2300      	moveq	r3, #0
 800d40a:	f003 0301 	andne.w	r3, r3, #1
 800d40e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d412:	4288      	cmp	r0, r1
 800d414:	bf0c      	ite	eq
 800d416:	2300      	moveq	r3, #0
 800d418:	f003 0301 	andne.w	r3, r3, #1
 800d41c:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800d420:	4290      	cmp	r0, r2
 800d422:	bf0c      	ite	eq
 800d424:	2300      	moveq	r3, #0
 800d426:	f003 0301 	andne.w	r3, r3, #1
 800d42a:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800d42e:	4288      	cmp	r0, r1
 800d430:	bf0c      	ite	eq
 800d432:	2300      	moveq	r3, #0
 800d434:	f003 0301 	andne.w	r3, r3, #1
 800d438:	4290      	cmp	r0, r2
 800d43a:	bf0c      	ite	eq
 800d43c:	2300      	moveq	r3, #0
 800d43e:	f003 0301 	andne.w	r3, r3, #1
 800d442:	b11b      	cbz	r3, 800d44c <HAL_TIM_PWM_ConfigChannel+0x1ec>
 800d444:	4b2b      	ldr	r3, [pc, #172]	; (800d4f4 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800d446:	4298      	cmp	r0, r3
 800d448:	f040 80df 	bne.w	800d60a <HAL_TIM_PWM_ConfigChannel+0x3aa>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d44c:	4629      	mov	r1, r5
 800d44e:	f7ff fd21 	bl	800ce94 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d452:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d454:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d456:	6999      	ldr	r1, [r3, #24]
 800d458:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800d45c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d45e:	6999      	ldr	r1, [r3, #24]
 800d460:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800d464:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d466:	699a      	ldr	r2, [r3, #24]
 800d468:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800d46c:	619a      	str	r2, [r3, #24]
      break;
 800d46e:	e795      	b.n	800d39c <HAL_TIM_PWM_ConfigChannel+0x13c>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800d470:	6820      	ldr	r0, [r4, #0]
 800d472:	4b1a      	ldr	r3, [pc, #104]	; (800d4dc <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800d474:	4a1a      	ldr	r2, [pc, #104]	; (800d4e0 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800d476:	4298      	cmp	r0, r3
 800d478:	bf18      	it	ne
 800d47a:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800d47e:	4919      	ldr	r1, [pc, #100]	; (800d4e4 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800d480:	bf14      	ite	ne
 800d482:	2301      	movne	r3, #1
 800d484:	2300      	moveq	r3, #0
 800d486:	4290      	cmp	r0, r2
 800d488:	bf0c      	ite	eq
 800d48a:	2300      	moveq	r3, #0
 800d48c:	f003 0301 	andne.w	r3, r3, #1
 800d490:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d494:	4288      	cmp	r0, r1
 800d496:	bf0c      	ite	eq
 800d498:	2300      	moveq	r3, #0
 800d49a:	f003 0301 	andne.w	r3, r3, #1
 800d49e:	4290      	cmp	r0, r2
 800d4a0:	bf0c      	ite	eq
 800d4a2:	2300      	moveq	r3, #0
 800d4a4:	f003 0301 	andne.w	r3, r3, #1
 800d4a8:	b11b      	cbz	r3, 800d4b2 <HAL_TIM_PWM_ConfigChannel+0x252>
 800d4aa:	4b13      	ldr	r3, [pc, #76]	; (800d4f8 <HAL_TIM_PWM_ConfigChannel+0x298>)
 800d4ac:	4298      	cmp	r0, r3
 800d4ae:	f040 80a5 	bne.w	800d5fc <HAL_TIM_PWM_ConfigChannel+0x39c>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d4b2:	4629      	mov	r1, r5
 800d4b4:	f7fe f930 	bl	800b718 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d4b8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d4ba:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d4bc:	69d9      	ldr	r1, [r3, #28]
 800d4be:	f041 0108 	orr.w	r1, r1, #8
 800d4c2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d4c4:	69d9      	ldr	r1, [r3, #28]
 800d4c6:	f021 0104 	bic.w	r1, r1, #4
 800d4ca:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d4cc:	69da      	ldr	r2, [r3, #28]
 800d4ce:	4302      	orrs	r2, r0
 800d4d0:	61da      	str	r2, [r3, #28]
      break;
 800d4d2:	e763      	b.n	800d39c <HAL_TIM_PWM_ConfigChannel+0x13c>
 800d4d4:	fffeffef 	.word	0xfffeffef
 800d4d8:	00010040 	.word	0x00010040
 800d4dc:	40010000 	.word	0x40010000
 800d4e0:	40000400 	.word	0x40000400
 800d4e4:	40000800 	.word	0x40000800
 800d4e8:	40002000 	.word	0x40002000
 800d4ec:	00111111 	.word	0x00111111
 800d4f0:	080266cc 	.word	0x080266cc
 800d4f4:	40001800 	.word	0x40001800
 800d4f8:	40010400 	.word	0x40010400
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800d4fc:	6820      	ldr	r0, [r4, #0]
 800d4fe:	4b4a      	ldr	r3, [pc, #296]	; (800d628 <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800d500:	4a4a      	ldr	r2, [pc, #296]	; (800d62c <HAL_TIM_PWM_ConfigChannel+0x3cc>)
 800d502:	4298      	cmp	r0, r3
 800d504:	bf18      	it	ne
 800d506:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800d50a:	4949      	ldr	r1, [pc, #292]	; (800d630 <HAL_TIM_PWM_ConfigChannel+0x3d0>)
 800d50c:	bf14      	ite	ne
 800d50e:	2301      	movne	r3, #1
 800d510:	2300      	moveq	r3, #0
 800d512:	4290      	cmp	r0, r2
 800d514:	bf0c      	ite	eq
 800d516:	2300      	moveq	r3, #0
 800d518:	f003 0301 	andne.w	r3, r3, #1
 800d51c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d520:	4288      	cmp	r0, r1
 800d522:	bf0c      	ite	eq
 800d524:	2300      	moveq	r3, #0
 800d526:	f003 0301 	andne.w	r3, r3, #1
 800d52a:	4290      	cmp	r0, r2
 800d52c:	bf0c      	ite	eq
 800d52e:	2300      	moveq	r3, #0
 800d530:	f003 0301 	andne.w	r3, r3, #1
 800d534:	b113      	cbz	r3, 800d53c <HAL_TIM_PWM_ConfigChannel+0x2dc>
 800d536:	4b3f      	ldr	r3, [pc, #252]	; (800d634 <HAL_TIM_PWM_ConfigChannel+0x3d4>)
 800d538:	4298      	cmp	r0, r3
 800d53a:	d158      	bne.n	800d5ee <HAL_TIM_PWM_ConfigChannel+0x38e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d53c:	4629      	mov	r1, r5
 800d53e:	f7fe f951 	bl	800b7e4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d542:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d544:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d546:	69d9      	ldr	r1, [r3, #28]
 800d548:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800d54c:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d54e:	69d9      	ldr	r1, [r3, #28]
 800d550:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800d554:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d556:	69da      	ldr	r2, [r3, #28]
 800d558:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800d55c:	61da      	str	r2, [r3, #28]
      break;
 800d55e:	e71d      	b.n	800d39c <HAL_TIM_PWM_ConfigChannel+0x13c>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800d560:	6820      	ldr	r0, [r4, #0]
 800d562:	4b31      	ldr	r3, [pc, #196]	; (800d628 <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800d564:	4298      	cmp	r0, r3
 800d566:	d003      	beq.n	800d570 <HAL_TIM_PWM_ConfigChannel+0x310>
 800d568:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d56c:	4298      	cmp	r0, r3
 800d56e:	d137      	bne.n	800d5e0 <HAL_TIM_PWM_ConfigChannel+0x380>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d570:	4629      	mov	r1, r5
 800d572:	f7fe f81b 	bl	800b5ac <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d576:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d578:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d57a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d57c:	f041 0108 	orr.w	r1, r1, #8
 800d580:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d582:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d584:	f021 0104 	bic.w	r1, r1, #4
 800d588:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d58a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d58c:	4302      	orrs	r2, r0
 800d58e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d590:	e704      	b.n	800d39c <HAL_TIM_PWM_ConfigChannel+0x13c>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800d592:	6820      	ldr	r0, [r4, #0]
 800d594:	4b24      	ldr	r3, [pc, #144]	; (800d628 <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800d596:	4298      	cmp	r0, r3
 800d598:	d003      	beq.n	800d5a2 <HAL_TIM_PWM_ConfigChannel+0x342>
 800d59a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d59e:	4298      	cmp	r0, r3
 800d5a0:	d117      	bne.n	800d5d2 <HAL_TIM_PWM_ConfigChannel+0x372>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d5a2:	4629      	mov	r1, r5
 800d5a4:	f7fe f82c 	bl	800b600 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d5a8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d5aa:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d5ac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d5ae:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800d5b2:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d5b4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d5b6:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800d5ba:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d5bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d5be:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800d5c2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d5c4:	e6ea      	b.n	800d39c <HAL_TIM_PWM_ConfigChannel+0x13c>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800d5c6:	f640 611d 	movw	r1, #3613	; 0xe1d
 800d5ca:	481b      	ldr	r0, [pc, #108]	; (800d638 <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800d5cc:	f7f5 fbd4 	bl	8002d78 <assert_failed>
 800d5d0:	e65b      	b.n	800d28a <HAL_TIM_PWM_ConfigChannel+0x2a>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800d5d2:	4819      	ldr	r0, [pc, #100]	; (800d638 <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800d5d4:	f44f 6168 	mov.w	r1, #3712	; 0xe80
 800d5d8:	f7f5 fbce 	bl	8002d78 <assert_failed>
 800d5dc:	6820      	ldr	r0, [r4, #0]
 800d5de:	e7e0      	b.n	800d5a2 <HAL_TIM_PWM_ConfigChannel+0x342>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800d5e0:	4815      	ldr	r0, [pc, #84]	; (800d638 <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800d5e2:	f640 616f 	movw	r1, #3695	; 0xe6f
 800d5e6:	f7f5 fbc7 	bl	8002d78 <assert_failed>
 800d5ea:	6820      	ldr	r0, [r4, #0]
 800d5ec:	e7c0      	b.n	800d570 <HAL_TIM_PWM_ConfigChannel+0x310>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800d5ee:	4812      	ldr	r0, [pc, #72]	; (800d638 <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800d5f0:	f640 615e 	movw	r1, #3678	; 0xe5e
 800d5f4:	f7f5 fbc0 	bl	8002d78 <assert_failed>
 800d5f8:	6820      	ldr	r0, [r4, #0]
 800d5fa:	e79f      	b.n	800d53c <HAL_TIM_PWM_ConfigChannel+0x2dc>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800d5fc:	480e      	ldr	r0, [pc, #56]	; (800d638 <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800d5fe:	f640 614d 	movw	r1, #3661	; 0xe4d
 800d602:	f7f5 fbb9 	bl	8002d78 <assert_failed>
 800d606:	6820      	ldr	r0, [r4, #0]
 800d608:	e753      	b.n	800d4b2 <HAL_TIM_PWM_ConfigChannel+0x252>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800d60a:	480b      	ldr	r0, [pc, #44]	; (800d638 <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800d60c:	f640 613c 	movw	r1, #3644	; 0xe3c
 800d610:	f7f5 fbb2 	bl	8002d78 <assert_failed>
 800d614:	6820      	ldr	r0, [r4, #0]
 800d616:	e719      	b.n	800d44c <HAL_TIM_PWM_ConfigChannel+0x1ec>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d618:	4807      	ldr	r0, [pc, #28]	; (800d638 <HAL_TIM_PWM_ConfigChannel+0x3d8>)
 800d61a:	f640 612b 	movw	r1, #3627	; 0xe2b
 800d61e:	f7f5 fbab 	bl	8002d78 <assert_failed>
 800d622:	6820      	ldr	r0, [r4, #0]
 800d624:	e6aa      	b.n	800d37c <HAL_TIM_PWM_ConfigChannel+0x11c>
 800d626:	bf00      	nop
 800d628:	40010000 	.word	0x40010000
 800d62c:	40000400 	.word	0x40000400
 800d630:	40000800 	.word	0x40000800
 800d634:	40010400 	.word	0x40010400
 800d638:	080266cc 	.word	0x080266cc

0800d63c <TIM_TI1_SetConfig>:
{
 800d63c:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d63e:	6a04      	ldr	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800d640:	4e1b      	ldr	r6, [pc, #108]	; (800d6b0 <TIM_TI1_SetConfig+0x74>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d642:	f024 0401 	bic.w	r4, r4, #1
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800d646:	42b0      	cmp	r0, r6
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d648:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d64a:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800d64c:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800d64e:	d01d      	beq.n	800d68c <TIM_TI1_SetConfig+0x50>
 800d650:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800d654:	d01a      	beq.n	800d68c <TIM_TI1_SetConfig+0x50>
 800d656:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 800d65a:	42b0      	cmp	r0, r6
 800d65c:	d016      	beq.n	800d68c <TIM_TI1_SetConfig+0x50>
 800d65e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800d662:	42b0      	cmp	r0, r6
 800d664:	d012      	beq.n	800d68c <TIM_TI1_SetConfig+0x50>
 800d666:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800d66a:	42b0      	cmp	r0, r6
 800d66c:	d00e      	beq.n	800d68c <TIM_TI1_SetConfig+0x50>
 800d66e:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 800d672:	42b0      	cmp	r0, r6
 800d674:	d00a      	beq.n	800d68c <TIM_TI1_SetConfig+0x50>
 800d676:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 800d67a:	42b0      	cmp	r0, r6
 800d67c:	d006      	beq.n	800d68c <TIM_TI1_SetConfig+0x50>
 800d67e:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 800d682:	42b0      	cmp	r0, r6
 800d684:	d002      	beq.n	800d68c <TIM_TI1_SetConfig+0x50>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800d686:	f044 0201 	orr.w	r2, r4, #1
 800d68a:	e002      	b.n	800d692 <TIM_TI1_SetConfig+0x56>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800d68c:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 800d690:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d692:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d694:	f025 040a 	bic.w	r4, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d698:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800d69c:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d6a0:	b2db      	uxtb	r3, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800d6a2:	4321      	orrs	r1, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d6a4:	4313      	orrs	r3, r2
}
 800d6a6:	bc70      	pop	{r4, r5, r6}
  TIMx->CCMR1 = tmpccmr1;
 800d6a8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800d6aa:	6201      	str	r1, [r0, #32]
}
 800d6ac:	4770      	bx	lr
 800d6ae:	bf00      	nop
 800d6b0:	40010000 	.word	0x40010000

0800d6b4 <HAL_TIM_IC_ConfigChannel>:
{
 800d6b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d6b6:	4bb1      	ldr	r3, [pc, #708]	; (800d97c <HAL_TIM_IC_ConfigChannel+0x2c8>)
{
 800d6b8:	460c      	mov	r4, r1
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d6ba:	6801      	ldr	r1, [r0, #0]
{
 800d6bc:	4605      	mov	r5, r0
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d6be:	4fb0      	ldr	r7, [pc, #704]	; (800d980 <HAL_TIM_IC_ConfigChannel+0x2cc>)
{
 800d6c0:	4616      	mov	r6, r2
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d6c2:	4299      	cmp	r1, r3
 800d6c4:	bf18      	it	ne
 800d6c6:	f1b1 4f80 	cmpne.w	r1, #1073741824	; 0x40000000
 800d6ca:	48ae      	ldr	r0, [pc, #696]	; (800d984 <HAL_TIM_IC_ConfigChannel+0x2d0>)
 800d6cc:	4aae      	ldr	r2, [pc, #696]	; (800d988 <HAL_TIM_IC_ConfigChannel+0x2d4>)
 800d6ce:	bf14      	ite	ne
 800d6d0:	2301      	movne	r3, #1
 800d6d2:	2300      	moveq	r3, #0
 800d6d4:	42b9      	cmp	r1, r7
 800d6d6:	bf0c      	ite	eq
 800d6d8:	2300      	moveq	r3, #0
 800d6da:	f003 0301 	andne.w	r3, r3, #1
 800d6de:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 800d6e2:	4281      	cmp	r1, r0
 800d6e4:	bf0c      	ite	eq
 800d6e6:	2300      	moveq	r3, #0
 800d6e8:	f003 0301 	andne.w	r3, r3, #1
 800d6ec:	f500 309c 	add.w	r0, r0, #79872	; 0x13800
 800d6f0:	4291      	cmp	r1, r2
 800d6f2:	bf0c      	ite	eq
 800d6f4:	2300      	moveq	r3, #0
 800d6f6:	f003 0301 	andne.w	r3, r3, #1
 800d6fa:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 800d6fe:	42b9      	cmp	r1, r7
 800d700:	bf0c      	ite	eq
 800d702:	2300      	moveq	r3, #0
 800d704:	f003 0301 	andne.w	r3, r3, #1
 800d708:	f507 4788 	add.w	r7, r7, #17408	; 0x4400
 800d70c:	4281      	cmp	r1, r0
 800d70e:	bf0c      	ite	eq
 800d710:	2300      	moveq	r3, #0
 800d712:	f003 0301 	andne.w	r3, r3, #1
 800d716:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800d71a:	4291      	cmp	r1, r2
 800d71c:	bf0c      	ite	eq
 800d71e:	2300      	moveq	r3, #0
 800d720:	f003 0301 	andne.w	r3, r3, #1
 800d724:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800d728:	42b9      	cmp	r1, r7
 800d72a:	bf0c      	ite	eq
 800d72c:	2300      	moveq	r3, #0
 800d72e:	f003 0301 	andne.w	r3, r3, #1
 800d732:	4281      	cmp	r1, r0
 800d734:	bf0c      	ite	eq
 800d736:	2300      	moveq	r3, #0
 800d738:	f003 0301 	andne.w	r3, r3, #1
 800d73c:	4291      	cmp	r1, r2
 800d73e:	bf0c      	ite	eq
 800d740:	2300      	moveq	r3, #0
 800d742:	f003 0301 	andne.w	r3, r3, #1
 800d746:	b11b      	cbz	r3, 800d750 <HAL_TIM_IC_ConfigChannel+0x9c>
 800d748:	4b90      	ldr	r3, [pc, #576]	; (800d98c <HAL_TIM_IC_ConfigChannel+0x2d8>)
 800d74a:	4299      	cmp	r1, r3
 800d74c:	f040 80fb 	bne.w	800d946 <HAL_TIM_IC_ConfigChannel+0x292>
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 800d750:	6823      	ldr	r3, [r4, #0]
 800d752:	f033 0202 	bics.w	r2, r3, #2
 800d756:	d001      	beq.n	800d75c <HAL_TIM_IC_ConfigChannel+0xa8>
 800d758:	2b0a      	cmp	r3, #10
 800d75a:	d16d      	bne.n	800d838 <HAL_TIM_IC_ConfigChannel+0x184>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 800d75c:	6863      	ldr	r3, [r4, #4]
 800d75e:	3b01      	subs	r3, #1
 800d760:	2b02      	cmp	r3, #2
 800d762:	d872      	bhi.n	800d84a <HAL_TIM_IC_ConfigChannel+0x196>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 800d764:	68a3      	ldr	r3, [r4, #8]
 800d766:	f033 030c 	bics.w	r3, r3, #12
 800d76a:	d177      	bne.n	800d85c <HAL_TIM_IC_ConfigChannel+0x1a8>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 800d76c:	68e3      	ldr	r3, [r4, #12]
 800d76e:	2b0f      	cmp	r3, #15
 800d770:	d87c      	bhi.n	800d86c <HAL_TIM_IC_ConfigChannel+0x1b8>
  __HAL_LOCK(htim);
 800d772:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800d776:	2b01      	cmp	r3, #1
 800d778:	f000 8082 	beq.w	800d880 <HAL_TIM_IC_ConfigChannel+0x1cc>
 800d77c:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800d77e:	2302      	movs	r3, #2
 800d780:	6828      	ldr	r0, [r5, #0]
  __HAL_LOCK(htim);
 800d782:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800d786:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  if (Channel == TIM_CHANNEL_1)
 800d78a:	2e00      	cmp	r6, #0
 800d78c:	d07a      	beq.n	800d884 <HAL_TIM_IC_ConfigChannel+0x1d0>
 800d78e:	4b7b      	ldr	r3, [pc, #492]	; (800d97c <HAL_TIM_IC_ConfigChannel+0x2c8>)
 800d790:	497b      	ldr	r1, [pc, #492]	; (800d980 <HAL_TIM_IC_ConfigChannel+0x2cc>)
 800d792:	4298      	cmp	r0, r3
 800d794:	bf18      	it	ne
 800d796:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800d79a:	4a7a      	ldr	r2, [pc, #488]	; (800d984 <HAL_TIM_IC_ConfigChannel+0x2d0>)
 800d79c:	bf14      	ite	ne
 800d79e:	2301      	movne	r3, #1
 800d7a0:	2300      	moveq	r3, #0
 800d7a2:	4288      	cmp	r0, r1
 800d7a4:	bf0c      	ite	eq
 800d7a6:	2300      	moveq	r3, #0
 800d7a8:	f003 0301 	andne.w	r3, r3, #1
 800d7ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d7b0:	4290      	cmp	r0, r2
 800d7b2:	bf0c      	ite	eq
 800d7b4:	2300      	moveq	r3, #0
 800d7b6:	f003 0301 	andne.w	r3, r3, #1
 800d7ba:	f502 427c 	add.w	r2, r2, #64512	; 0xfc00
 800d7be:	4288      	cmp	r0, r1
 800d7c0:	bf0c      	ite	eq
 800d7c2:	2300      	moveq	r3, #0
 800d7c4:	f003 0301 	andne.w	r3, r3, #1
 800d7c8:	4290      	cmp	r0, r2
 800d7ca:	bf0c      	ite	eq
 800d7cc:	2300      	moveq	r3, #0
 800d7ce:	f003 0301 	andne.w	r3, r3, #1
  else if (Channel == TIM_CHANNEL_2)
 800d7d2:	2e04      	cmp	r6, #4
 800d7d4:	d065      	beq.n	800d8a2 <HAL_TIM_IC_ConfigChannel+0x1ee>
  else if (Channel == TIM_CHANNEL_3)
 800d7d6:	2e08      	cmp	r6, #8
 800d7d8:	f000 8091 	beq.w	800d8fe <HAL_TIM_IC_ConfigChannel+0x24a>
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	f040 80b8 	bne.w	800d952 <HAL_TIM_IC_ConfigChannel+0x29e>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d7e2:	6a01      	ldr	r1, [r0, #32]
    TIM_TI4_SetConfig(htim->Instance,
 800d7e4:	6823      	ldr	r3, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d7e6:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
    TIM_TI4_SetConfig(htim->Instance,
 800d7ea:	6867      	ldr	r7, [r4, #4]
 800d7ec:	68e2      	ldr	r2, [r4, #12]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d7ee:	031b      	lsls	r3, r3, #12
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d7f0:	6201      	str	r1, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d7f2:	69c1      	ldr	r1, [r0, #28]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d7f4:	0312      	lsls	r2, r2, #12
  tmpccer = TIMx->CCER;
 800d7f6:	6a06      	ldr	r6, [r0, #32]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d7f8:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800d7fc:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d800:	b292      	uxth	r2, r2
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800d802:	f426 4620 	bic.w	r6, r6, #40960	; 0xa000
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800d806:	68a4      	ldr	r4, [r4, #8]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800d808:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d80c:	4333      	orrs	r3, r6
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800d80e:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d812:	430a      	orrs	r2, r1
  TIMx->CCMR2 = tmpccmr2;
 800d814:	61c2      	str	r2, [r0, #28]
  TIMx->CCER = tmpccer ;
 800d816:	6203      	str	r3, [r0, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800d818:	69c2      	ldr	r2, [r0, #28]
 800d81a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800d81e:	61c2      	str	r2, [r0, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800d820:	69c3      	ldr	r3, [r0, #28]
 800d822:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800d826:	61c3      	str	r3, [r0, #28]
  __HAL_UNLOCK(htim);
 800d828:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800d82a:	2201      	movs	r2, #1
  return HAL_OK;
 800d82c:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800d82e:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800d832:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 800d836:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 800d838:	f640 51b8 	movw	r1, #3512	; 0xdb8
 800d83c:	4854      	ldr	r0, [pc, #336]	; (800d990 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800d83e:	f7f5 fa9b 	bl	8002d78 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 800d842:	6863      	ldr	r3, [r4, #4]
 800d844:	3b01      	subs	r3, #1
 800d846:	2b02      	cmp	r3, #2
 800d848:	d98c      	bls.n	800d764 <HAL_TIM_IC_ConfigChannel+0xb0>
 800d84a:	f640 51b9 	movw	r1, #3513	; 0xdb9
 800d84e:	4850      	ldr	r0, [pc, #320]	; (800d990 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800d850:	f7f5 fa92 	bl	8002d78 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 800d854:	68a3      	ldr	r3, [r4, #8]
 800d856:	f033 030c 	bics.w	r3, r3, #12
 800d85a:	d087      	beq.n	800d76c <HAL_TIM_IC_ConfigChannel+0xb8>
 800d85c:	f640 51ba 	movw	r1, #3514	; 0xdba
 800d860:	484b      	ldr	r0, [pc, #300]	; (800d990 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800d862:	f7f5 fa89 	bl	8002d78 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 800d866:	68e3      	ldr	r3, [r4, #12]
 800d868:	2b0f      	cmp	r3, #15
 800d86a:	d982      	bls.n	800d772 <HAL_TIM_IC_ConfigChannel+0xbe>
 800d86c:	f640 51bb 	movw	r1, #3515	; 0xdbb
 800d870:	4847      	ldr	r0, [pc, #284]	; (800d990 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800d872:	f7f5 fa81 	bl	8002d78 <assert_failed>
  __HAL_LOCK(htim);
 800d876:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800d87a:	2b01      	cmp	r3, #1
 800d87c:	f47f af7e 	bne.w	800d77c <HAL_TIM_IC_ConfigChannel+0xc8>
 800d880:	2002      	movs	r0, #2
}
 800d882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TIM_TI1_SetConfig(htim->Instance,
 800d884:	e9d4 1200 	ldrd	r1, r2, [r4]
 800d888:	68e3      	ldr	r3, [r4, #12]
 800d88a:	f7ff fed7 	bl	800d63c <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800d88e:	682b      	ldr	r3, [r5, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800d890:	68a0      	ldr	r0, [r4, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800d892:	6999      	ldr	r1, [r3, #24]
 800d894:	f021 010c 	bic.w	r1, r1, #12
 800d898:	6199      	str	r1, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800d89a:	699a      	ldr	r2, [r3, #24]
 800d89c:	4302      	orrs	r2, r0
 800d89e:	619a      	str	r2, [r3, #24]
 800d8a0:	e7c2      	b.n	800d828 <HAL_TIM_IC_ConfigChannel+0x174>
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800d8a2:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800d8a6:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 800d8aa:	4288      	cmp	r0, r1
 800d8ac:	bf18      	it	ne
 800d8ae:	4290      	cmpne	r0, r2
 800d8b0:	d001      	beq.n	800d8b6 <HAL_TIM_IC_ConfigChannel+0x202>
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d15b      	bne.n	800d96e <HAL_TIM_IC_ConfigChannel+0x2ba>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d8b6:	6a01      	ldr	r1, [r0, #32]
    TIM_TI2_SetConfig(htim->Instance,
 800d8b8:	6823      	ldr	r3, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d8ba:	f021 0110 	bic.w	r1, r1, #16
    TIM_TI2_SetConfig(htim->Instance,
 800d8be:	6867      	ldr	r7, [r4, #4]
 800d8c0:	68e2      	ldr	r2, [r4, #12]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d8c2:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d8c4:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d8c6:	6981      	ldr	r1, [r0, #24]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d8c8:	0312      	lsls	r2, r2, #12
  tmpccer = TIMx->CCER;
 800d8ca:	6a06      	ldr	r6, [r0, #32]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d8cc:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800d8d0:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d8d4:	b292      	uxth	r2, r2
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d8d6:	f026 06a0 	bic.w	r6, r6, #160	; 0xa0
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800d8da:	68a4      	ldr	r4, [r4, #8]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800d8dc:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d8e0:	4333      	orrs	r3, r6
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d8e2:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d8e6:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1 ;
 800d8e8:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800d8ea:	6203      	str	r3, [r0, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800d8ec:	6982      	ldr	r2, [r0, #24]
 800d8ee:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800d8f2:	6182      	str	r2, [r0, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800d8f4:	6983      	ldr	r3, [r0, #24]
 800d8f6:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800d8fa:	6183      	str	r3, [r0, #24]
 800d8fc:	e794      	b.n	800d828 <HAL_TIM_IC_ConfigChannel+0x174>
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d12e      	bne.n	800d960 <HAL_TIM_IC_ConfigChannel+0x2ac>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d902:	6a06      	ldr	r6, [r0, #32]
    TIM_TI3_SetConfig(htim->Instance,
 800d904:	6823      	ldr	r3, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d906:	f426 7680 	bic.w	r6, r6, #256	; 0x100
    TIM_TI3_SetConfig(htim->Instance,
 800d90a:	6861      	ldr	r1, [r4, #4]
 800d90c:	68e2      	ldr	r2, [r4, #12]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800d90e:	021b      	lsls	r3, r3, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d910:	6206      	str	r6, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 800d912:	69c7      	ldr	r7, [r0, #28]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800d914:	0112      	lsls	r2, r2, #4
  tmpccer = TIMx->CCER;
 800d916:	6a06      	ldr	r6, [r0, #32]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800d918:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800d91c:	f027 0703 	bic.w	r7, r7, #3
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800d920:	b2d2      	uxtb	r2, r2
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800d922:	f426 6620 	bic.w	r6, r6, #2560	; 0xa00
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800d926:	68a4      	ldr	r4, [r4, #8]
  tmpccmr2 |= TIM_ICSelection;
 800d928:	4339      	orrs	r1, r7
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800d92a:	4333      	orrs	r3, r6
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800d92c:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800d930:	430a      	orrs	r2, r1
  TIMx->CCMR2 = tmpccmr2;
 800d932:	61c2      	str	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 800d934:	6203      	str	r3, [r0, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800d936:	69c2      	ldr	r2, [r0, #28]
 800d938:	f022 020c 	bic.w	r2, r2, #12
 800d93c:	61c2      	str	r2, [r0, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800d93e:	69c3      	ldr	r3, [r0, #28]
 800d940:	4323      	orrs	r3, r4
 800d942:	61c3      	str	r3, [r0, #28]
 800d944:	e770      	b.n	800d828 <HAL_TIM_IC_ConfigChannel+0x174>
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d946:	f640 51b7 	movw	r1, #3511	; 0xdb7
 800d94a:	4811      	ldr	r0, [pc, #68]	; (800d990 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800d94c:	f7f5 fa14 	bl	8002d78 <assert_failed>
 800d950:	e6fe      	b.n	800d750 <HAL_TIM_IC_ConfigChannel+0x9c>
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800d952:	480f      	ldr	r0, [pc, #60]	; (800d990 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800d954:	f640 51f3 	movw	r1, #3571	; 0xdf3
 800d958:	f7f5 fa0e 	bl	8002d78 <assert_failed>
 800d95c:	6828      	ldr	r0, [r5, #0]
 800d95e:	e740      	b.n	800d7e2 <HAL_TIM_IC_ConfigChannel+0x12e>
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800d960:	480b      	ldr	r0, [pc, #44]	; (800d990 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800d962:	f640 51e3 	movw	r1, #3555	; 0xde3
 800d966:	f7f5 fa07 	bl	8002d78 <assert_failed>
 800d96a:	6828      	ldr	r0, [r5, #0]
 800d96c:	e7c9      	b.n	800d902 <HAL_TIM_IC_ConfigChannel+0x24e>
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800d96e:	4808      	ldr	r0, [pc, #32]	; (800d990 <HAL_TIM_IC_ConfigChannel+0x2dc>)
 800d970:	f640 51d3 	movw	r1, #3539	; 0xdd3
 800d974:	f7f5 fa00 	bl	8002d78 <assert_failed>
 800d978:	6828      	ldr	r0, [r5, #0]
 800d97a:	e79c      	b.n	800d8b6 <HAL_TIM_IC_ConfigChannel+0x202>
 800d97c:	40010000 	.word	0x40010000
 800d980:	40000400 	.word	0x40000400
 800d984:	40000800 	.word	0x40000800
 800d988:	40000c00 	.word	0x40000c00
 800d98c:	40002000 	.word	0x40002000
 800d990:	080266cc 	.word	0x080266cc

0800d994 <TIM_CCxChannelCmd>:
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800d994:	4b2b      	ldr	r3, [pc, #172]	; (800da44 <TIM_CCxChannelCmd+0xb0>)
 800d996:	4298      	cmp	r0, r3
{
 800d998:	b530      	push	{r4, r5, lr}
 800d99a:	4604      	mov	r4, r0
 800d99c:	b083      	sub	sp, #12
 800d99e:	460d      	mov	r5, r1
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800d9a0:	d031      	beq.n	800da06 <TIM_CCxChannelCmd+0x72>
 800d9a2:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800d9a6:	d02e      	beq.n	800da06 <TIM_CCxChannelCmd+0x72>
 800d9a8:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 800d9ac:	4298      	cmp	r0, r3
 800d9ae:	d02a      	beq.n	800da06 <TIM_CCxChannelCmd+0x72>
 800d9b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d9b4:	4298      	cmp	r0, r3
 800d9b6:	d026      	beq.n	800da06 <TIM_CCxChannelCmd+0x72>
 800d9b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d9bc:	4298      	cmp	r0, r3
 800d9be:	d022      	beq.n	800da06 <TIM_CCxChannelCmd+0x72>
 800d9c0:	f503 4378 	add.w	r3, r3, #63488	; 0xf800
 800d9c4:	4298      	cmp	r0, r3
 800d9c6:	d01e      	beq.n	800da06 <TIM_CCxChannelCmd+0x72>
 800d9c8:	f503 5370 	add.w	r3, r3, #15360	; 0x3c00
 800d9cc:	4298      	cmp	r0, r3
 800d9ce:	d01a      	beq.n	800da06 <TIM_CCxChannelCmd+0x72>
 800d9d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d9d4:	4298      	cmp	r0, r3
 800d9d6:	d016      	beq.n	800da06 <TIM_CCxChannelCmd+0x72>
 800d9d8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d9dc:	4298      	cmp	r0, r3
 800d9de:	d012      	beq.n	800da06 <TIM_CCxChannelCmd+0x72>
 800d9e0:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 800d9e4:	4298      	cmp	r0, r3
 800d9e6:	d00e      	beq.n	800da06 <TIM_CCxChannelCmd+0x72>
 800d9e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d9ec:	4298      	cmp	r0, r3
 800d9ee:	d00a      	beq.n	800da06 <TIM_CCxChannelCmd+0x72>
 800d9f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d9f4:	4298      	cmp	r0, r3
 800d9f6:	d006      	beq.n	800da06 <TIM_CCxChannelCmd+0x72>
 800d9f8:	f641 21c2 	movw	r1, #6850	; 0x1ac2
 800d9fc:	4812      	ldr	r0, [pc, #72]	; (800da48 <TIM_CCxChannelCmd+0xb4>)
 800d9fe:	9201      	str	r2, [sp, #4]
 800da00:	f7f5 f9ba 	bl	8002d78 <assert_failed>
 800da04:	9a01      	ldr	r2, [sp, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
 800da06:	2d14      	cmp	r5, #20
 800da08:	d910      	bls.n	800da2c <TIM_CCxChannelCmd+0x98>
 800da0a:	2d3c      	cmp	r5, #60	; 0x3c
 800da0c:	d112      	bne.n	800da34 <TIM_CCxChannelCmd+0xa0>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800da0e:	f005 051f 	and.w	r5, r5, #31
 800da12:	2101      	movs	r1, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800da14:	6a23      	ldr	r3, [r4, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800da16:	40a9      	lsls	r1, r5

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800da18:	fa02 f505 	lsl.w	r5, r2, r5
  TIMx->CCER &= ~tmp;
 800da1c:	ea23 0301 	bic.w	r3, r3, r1
 800da20:	6223      	str	r3, [r4, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800da22:	6a22      	ldr	r2, [r4, #32]
 800da24:	4315      	orrs	r5, r2
 800da26:	6225      	str	r5, [r4, #32]
}
 800da28:	b003      	add	sp, #12
 800da2a:	bd30      	pop	{r4, r5, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 800da2c:	4b07      	ldr	r3, [pc, #28]	; (800da4c <TIM_CCxChannelCmd+0xb8>)
 800da2e:	40eb      	lsrs	r3, r5
 800da30:	07db      	lsls	r3, r3, #31
 800da32:	d4ec      	bmi.n	800da0e <TIM_CCxChannelCmd+0x7a>
 800da34:	f641 21c3 	movw	r1, #6851	; 0x1ac3
 800da38:	4803      	ldr	r0, [pc, #12]	; (800da48 <TIM_CCxChannelCmd+0xb4>)
 800da3a:	9201      	str	r2, [sp, #4]
 800da3c:	f7f5 f99c 	bl	8002d78 <assert_failed>
 800da40:	9a01      	ldr	r2, [sp, #4]
 800da42:	e7e4      	b.n	800da0e <TIM_CCxChannelCmd+0x7a>
 800da44:	40010000 	.word	0x40010000
 800da48:	080266cc 	.word	0x080266cc
 800da4c:	00111111 	.word	0x00111111

0800da50 <HAL_TIM_IC_Start_DMA>:
{
 800da50:	b5f0      	push	{r4, r5, r6, r7, lr}
 800da52:	4604      	mov	r4, r0
 800da54:	460d      	mov	r5, r1
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800da56:	4883      	ldr	r0, [pc, #524]	; (800dc64 <HAL_TIM_IC_Start_DMA+0x214>)
{
 800da58:	b083      	sub	sp, #12
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800da5a:	6821      	ldr	r1, [r4, #0]
 800da5c:	4281      	cmp	r1, r0
 800da5e:	f000 8083 	beq.w	800db68 <HAL_TIM_IC_Start_DMA+0x118>
 800da62:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 800da66:	d053      	beq.n	800db10 <HAL_TIM_IC_Start_DMA+0xc0>
 800da68:	487f      	ldr	r0, [pc, #508]	; (800dc68 <HAL_TIM_IC_Start_DMA+0x218>)
 800da6a:	4281      	cmp	r1, r0
 800da6c:	d050      	beq.n	800db10 <HAL_TIM_IC_Start_DMA+0xc0>
 800da6e:	487f      	ldr	r0, [pc, #508]	; (800dc6c <HAL_TIM_IC_Start_DMA+0x21c>)
 800da70:	4281      	cmp	r1, r0
 800da72:	d04d      	beq.n	800db10 <HAL_TIM_IC_Start_DMA+0xc0>
 800da74:	487e      	ldr	r0, [pc, #504]	; (800dc70 <HAL_TIM_IC_Start_DMA+0x220>)
 800da76:	4281      	cmp	r1, r0
 800da78:	d04a      	beq.n	800db10 <HAL_TIM_IC_Start_DMA+0xc0>
 800da7a:	487e      	ldr	r0, [pc, #504]	; (800dc74 <HAL_TIM_IC_Start_DMA+0x224>)
 800da7c:	4281      	cmp	r1, r0
 800da7e:	d073      	beq.n	800db68 <HAL_TIM_IC_Start_DMA+0x118>
 800da80:	487d      	ldr	r0, [pc, #500]	; (800dc78 <HAL_TIM_IC_Start_DMA+0x228>)
 800da82:	4281      	cmp	r1, r0
 800da84:	f000 80d5 	beq.w	800dc32 <HAL_TIM_IC_Start_DMA+0x1e2>
 800da88:	487c      	ldr	r0, [pc, #496]	; (800dc7c <HAL_TIM_IC_Start_DMA+0x22c>)
 800da8a:	4281      	cmp	r1, r0
 800da8c:	f040 80d6 	bne.w	800dc3c <HAL_TIM_IC_Start_DMA+0x1ec>
 800da90:	2d00      	cmp	r5, #0
 800da92:	f000 80c4 	beq.w	800dc1e <HAL_TIM_IC_Start_DMA+0x1ce>
 800da96:	f640 0115 	movw	r1, #2069	; 0x815
 800da9a:	4879      	ldr	r0, [pc, #484]	; (800dc80 <HAL_TIM_IC_Start_DMA+0x230>)
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 800da9c:	4e72      	ldr	r6, [pc, #456]	; (800dc68 <HAL_TIM_IC_Start_DMA+0x218>)
 800da9e:	4f73      	ldr	r7, [pc, #460]	; (800dc6c <HAL_TIM_IC_Start_DMA+0x21c>)
 800daa0:	e9cd 2300 	strd	r2, r3, [sp]
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800daa4:	f7f5 f968 	bl	8002d78 <assert_failed>
 800daa8:	6820      	ldr	r0, [r4, #0]
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 800daaa:	496e      	ldr	r1, [pc, #440]	; (800dc64 <HAL_TIM_IC_Start_DMA+0x214>)
 800daac:	4288      	cmp	r0, r1
 800daae:	bf18      	it	ne
 800dab0:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800dab4:	bf14      	ite	ne
 800dab6:	2101      	movne	r1, #1
 800dab8:	2100      	moveq	r1, #0
 800daba:	42b0      	cmp	r0, r6
 800dabc:	bf0c      	ite	eq
 800dabe:	2100      	moveq	r1, #0
 800dac0:	f001 0101 	andne.w	r1, r1, #1
 800dac4:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800dac8:	42b8      	cmp	r0, r7
 800daca:	bf0c      	ite	eq
 800dacc:	2100      	moveq	r1, #0
 800dace:	f001 0101 	andne.w	r1, r1, #1
 800dad2:	42b0      	cmp	r0, r6
 800dad4:	bf0c      	ite	eq
 800dad6:	2100      	moveq	r1, #0
 800dad8:	f001 0101 	andne.w	r1, r1, #1
 800dadc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dae0:	2900      	cmp	r1, #0
 800dae2:	f040 8098 	bne.w	800dc16 <HAL_TIM_IC_Start_DMA+0x1c6>
  if (htim->State == HAL_TIM_STATE_BUSY)
 800dae6:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 800daea:	b2c0      	uxtb	r0, r0
 800daec:	2802      	cmp	r0, #2
 800daee:	d039      	beq.n	800db64 <HAL_TIM_IC_Start_DMA+0x114>
  else if (htim->State == HAL_TIM_STATE_READY)
 800daf0:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 800daf4:	2901      	cmp	r1, #1
 800daf6:	d03e      	beq.n	800db76 <HAL_TIM_IC_Start_DMA+0x126>
 800daf8:	6820      	ldr	r0, [r4, #0]
  switch (Channel)
 800dafa:	2d0c      	cmp	r5, #12
 800dafc:	d820      	bhi.n	800db40 <HAL_TIM_IC_Start_DMA+0xf0>
 800dafe:	e8df f005 	tbb	[pc, r5]
 800db02:	1f0b      	.short	0x1f0b
 800db04:	1f411f1f 	.word	0x1f411f1f
 800db08:	1f571f1f 	.word	0x1f571f1f
 800db0c:	1f1f      	.short	0x1f1f
 800db0e:	6d          	.byte	0x6d
 800db0f:	00          	.byte	0x00
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800db10:	f035 010c 	bics.w	r1, r5, #12
 800db14:	d1bf      	bne.n	800da96 <HAL_TIM_IC_Start_DMA+0x46>
 800db16:	e7e6      	b.n	800dae6 <HAL_TIM_IC_Start_DMA+0x96>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800db18:	6a66      	ldr	r6, [r4, #36]	; 0x24
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 800db1a:	f100 0134 	add.w	r1, r0, #52	; 0x34
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800db1e:	4f59      	ldr	r7, [pc, #356]	; (800dc84 <HAL_TIM_IC_Start_DMA+0x234>)
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800db20:	f8df c17c 	ldr.w	ip, [pc, #380]	; 800dca0 <HAL_TIM_IC_Start_DMA+0x250>
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 800db24:	4630      	mov	r0, r6
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800db26:	6437      	str	r7, [r6, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800db28:	4f57      	ldr	r7, [pc, #348]	; (800dc88 <HAL_TIM_IC_Start_DMA+0x238>)
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800db2a:	f8c6 c03c 	str.w	ip, [r6, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800db2e:	64f7      	str	r7, [r6, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 800db30:	f7f8 fe8e 	bl	8006850 <HAL_DMA_Start_IT>
 800db34:	bb18      	cbnz	r0, 800db7e <HAL_TIM_IC_Start_DMA+0x12e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800db36:	6820      	ldr	r0, [r4, #0]
 800db38:	68c3      	ldr	r3, [r0, #12]
 800db3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800db3e:	60c3      	str	r3, [r0, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800db40:	4629      	mov	r1, r5
 800db42:	2201      	movs	r2, #1
 800db44:	f7ff ff26 	bl	800d994 <TIM_CCxChannelCmd>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800db48:	6822      	ldr	r2, [r4, #0]
 800db4a:	4b50      	ldr	r3, [pc, #320]	; (800dc8c <HAL_TIM_IC_Start_DMA+0x23c>)
 800db4c:	6891      	ldr	r1, [r2, #8]
 800db4e:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db50:	2b06      	cmp	r3, #6
 800db52:	d05d      	beq.n	800dc10 <HAL_TIM_IC_Start_DMA+0x1c0>
 800db54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800db58:	d05a      	beq.n	800dc10 <HAL_TIM_IC_Start_DMA+0x1c0>
    __HAL_TIM_ENABLE(htim);
 800db5a:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800db5c:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 800db5e:	f043 0301 	orr.w	r3, r3, #1
 800db62:	6013      	str	r3, [r2, #0]
}
 800db64:	b003      	add	sp, #12
 800db66:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800db68:	2d14      	cmp	r5, #20
 800db6a:	d894      	bhi.n	800da96 <HAL_TIM_IC_Start_DMA+0x46>
 800db6c:	4948      	ldr	r1, [pc, #288]	; (800dc90 <HAL_TIM_IC_Start_DMA+0x240>)
 800db6e:	40e9      	lsrs	r1, r5
 800db70:	07c9      	lsls	r1, r1, #31
 800db72:	d4b8      	bmi.n	800dae6 <HAL_TIM_IC_Start_DMA+0x96>
 800db74:	e78f      	b.n	800da96 <HAL_TIM_IC_Start_DMA+0x46>
    if ((pData == NULL) && (Length > 0U))
 800db76:	2a00      	cmp	r2, #0
 800db78:	d146      	bne.n	800dc08 <HAL_TIM_IC_Start_DMA+0x1b8>
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d044      	beq.n	800dc08 <HAL_TIM_IC_Start_DMA+0x1b8>
      return HAL_ERROR;
 800db7e:	2001      	movs	r0, #1
}
 800db80:	b003      	add	sp, #12
 800db82:	bdf0      	pop	{r4, r5, r6, r7, pc}
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800db84:	6aa6      	ldr	r6, [r4, #40]	; 0x28
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK)
 800db86:	f100 0138 	add.w	r1, r0, #56	; 0x38
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800db8a:	4f3e      	ldr	r7, [pc, #248]	; (800dc84 <HAL_TIM_IC_Start_DMA+0x234>)
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800db8c:	f8df c110 	ldr.w	ip, [pc, #272]	; 800dca0 <HAL_TIM_IC_Start_DMA+0x250>
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK)
 800db90:	4630      	mov	r0, r6
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800db92:	6437      	str	r7, [r6, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800db94:	4f3c      	ldr	r7, [pc, #240]	; (800dc88 <HAL_TIM_IC_Start_DMA+0x238>)
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800db96:	f8c6 c03c 	str.w	ip, [r6, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800db9a:	64f7      	str	r7, [r6, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK)
 800db9c:	f7f8 fe58 	bl	8006850 <HAL_DMA_Start_IT>
 800dba0:	2800      	cmp	r0, #0
 800dba2:	d1ec      	bne.n	800db7e <HAL_TIM_IC_Start_DMA+0x12e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800dba4:	6820      	ldr	r0, [r4, #0]
 800dba6:	68c3      	ldr	r3, [r0, #12]
 800dba8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800dbac:	60c3      	str	r3, [r0, #12]
      break;
 800dbae:	e7c7      	b.n	800db40 <HAL_TIM_IC_Start_DMA+0xf0>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800dbb0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK)
 800dbb2:	f100 013c 	add.w	r1, r0, #60	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800dbb6:	4f33      	ldr	r7, [pc, #204]	; (800dc84 <HAL_TIM_IC_Start_DMA+0x234>)
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800dbb8:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800dca0 <HAL_TIM_IC_Start_DMA+0x250>
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK)
 800dbbc:	4630      	mov	r0, r6
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800dbbe:	6437      	str	r7, [r6, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800dbc0:	4f31      	ldr	r7, [pc, #196]	; (800dc88 <HAL_TIM_IC_Start_DMA+0x238>)
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800dbc2:	f8c6 c03c 	str.w	ip, [r6, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800dbc6:	64f7      	str	r7, [r6, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK)
 800dbc8:	f7f8 fe42 	bl	8006850 <HAL_DMA_Start_IT>
 800dbcc:	2800      	cmp	r0, #0
 800dbce:	d1d6      	bne.n	800db7e <HAL_TIM_IC_Start_DMA+0x12e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800dbd0:	6820      	ldr	r0, [r4, #0]
 800dbd2:	68c3      	ldr	r3, [r0, #12]
 800dbd4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800dbd8:	60c3      	str	r3, [r0, #12]
      break;
 800dbda:	e7b1      	b.n	800db40 <HAL_TIM_IC_Start_DMA+0xf0>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800dbdc:	6b26      	ldr	r6, [r4, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK)
 800dbde:	f100 0140 	add.w	r1, r0, #64	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800dbe2:	4f28      	ldr	r7, [pc, #160]	; (800dc84 <HAL_TIM_IC_Start_DMA+0x234>)
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800dbe4:	f8df c0b8 	ldr.w	ip, [pc, #184]	; 800dca0 <HAL_TIM_IC_Start_DMA+0x250>
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK)
 800dbe8:	4630      	mov	r0, r6
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800dbea:	6437      	str	r7, [r6, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800dbec:	4f26      	ldr	r7, [pc, #152]	; (800dc88 <HAL_TIM_IC_Start_DMA+0x238>)
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800dbee:	f8c6 c03c 	str.w	ip, [r6, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800dbf2:	64f7      	str	r7, [r6, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK)
 800dbf4:	f7f8 fe2c 	bl	8006850 <HAL_DMA_Start_IT>
 800dbf8:	2800      	cmp	r0, #0
 800dbfa:	d1c0      	bne.n	800db7e <HAL_TIM_IC_Start_DMA+0x12e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800dbfc:	6820      	ldr	r0, [r4, #0]
 800dbfe:	68c3      	ldr	r3, [r0, #12]
 800dc00:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800dc04:	60c3      	str	r3, [r0, #12]
      break;
 800dc06:	e79b      	b.n	800db40 <HAL_TIM_IC_Start_DMA+0xf0>
      htim->State = HAL_TIM_STATE_BUSY;
 800dc08:	2102      	movs	r1, #2
 800dc0a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
 800dc0e:	e773      	b.n	800daf8 <HAL_TIM_IC_Start_DMA+0xa8>
  return HAL_OK;
 800dc10:	2000      	movs	r0, #0
}
 800dc12:	b003      	add	sp, #12
 800dc14:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 800dc16:	4917      	ldr	r1, [pc, #92]	; (800dc74 <HAL_TIM_IC_Start_DMA+0x224>)
 800dc18:	4288      	cmp	r0, r1
 800dc1a:	f43f af64 	beq.w	800dae6 <HAL_TIM_IC_Start_DMA+0x96>
 800dc1e:	f640 0116 	movw	r1, #2070	; 0x816
 800dc22:	4817      	ldr	r0, [pc, #92]	; (800dc80 <HAL_TIM_IC_Start_DMA+0x230>)
 800dc24:	e9cd 2300 	strd	r2, r3, [sp]
 800dc28:	f7f5 f8a6 	bl	8002d78 <assert_failed>
 800dc2c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dc30:	e759      	b.n	800dae6 <HAL_TIM_IC_Start_DMA+0x96>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800dc32:	f035 0104 	bics.w	r1, r5, #4
 800dc36:	f47f af2e 	bne.w	800da96 <HAL_TIM_IC_Start_DMA+0x46>
 800dc3a:	e7f0      	b.n	800dc1e <HAL_TIM_IC_Start_DMA+0x1ce>
 800dc3c:	4815      	ldr	r0, [pc, #84]	; (800dc94 <HAL_TIM_IC_Start_DMA+0x244>)
 800dc3e:	4281      	cmp	r1, r0
 800dc40:	f43f af26 	beq.w	800da90 <HAL_TIM_IC_Start_DMA+0x40>
 800dc44:	f5a0 3098 	sub.w	r0, r0, #77824	; 0x13000
 800dc48:	4281      	cmp	r1, r0
 800dc4a:	d0f2      	beq.n	800dc32 <HAL_TIM_IC_Start_DMA+0x1e2>
 800dc4c:	4812      	ldr	r0, [pc, #72]	; (800dc98 <HAL_TIM_IC_Start_DMA+0x248>)
 800dc4e:	4281      	cmp	r1, r0
 800dc50:	f43f af1e 	beq.w	800da90 <HAL_TIM_IC_Start_DMA+0x40>
 800dc54:	4811      	ldr	r0, [pc, #68]	; (800dc9c <HAL_TIM_IC_Start_DMA+0x24c>)
 800dc56:	4281      	cmp	r1, r0
 800dc58:	f47f af1d 	bne.w	800da96 <HAL_TIM_IC_Start_DMA+0x46>
 800dc5c:	2d00      	cmp	r5, #0
 800dc5e:	f47f af1a 	bne.w	800da96 <HAL_TIM_IC_Start_DMA+0x46>
 800dc62:	e7dc      	b.n	800dc1e <HAL_TIM_IC_Start_DMA+0x1ce>
 800dc64:	40010000 	.word	0x40010000
 800dc68:	40000400 	.word	0x40000400
 800dc6c:	40000800 	.word	0x40000800
 800dc70:	40000c00 	.word	0x40000c00
 800dc74:	40010400 	.word	0x40010400
 800dc78:	40014000 	.word	0x40014000
 800dc7c:	40014400 	.word	0x40014400
 800dc80:	080266cc 	.word	0x080266cc
 800dc84:	0800c5d5 	.word	0x0800c5d5
 800dc88:	0800c7b1 	.word	0x0800c7b1
 800dc8c:	00010007 	.word	0x00010007
 800dc90:	00111111 	.word	0x00111111
 800dc94:	40014800 	.word	0x40014800
 800dc98:	40001c00 	.word	0x40001c00
 800dc9c:	40002000 	.word	0x40002000
 800dca0:	0800c571 	.word	0x0800c571

0800dca4 <HAL_TIM_IC_Stop_DMA>:
{
 800dca4:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800dca6:	4a5a      	ldr	r2, [pc, #360]	; (800de10 <HAL_TIM_IC_Stop_DMA+0x16c>)
{
 800dca8:	4604      	mov	r4, r0
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800dcaa:	6803      	ldr	r3, [r0, #0]
{
 800dcac:	460d      	mov	r5, r1
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800dcae:	4293      	cmp	r3, r2
 800dcb0:	f000 808e 	beq.w	800ddd0 <HAL_TIM_IC_Stop_DMA+0x12c>
 800dcb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dcb8:	d04a      	beq.n	800dd50 <HAL_TIM_IC_Stop_DMA+0xac>
 800dcba:	4a56      	ldr	r2, [pc, #344]	; (800de14 <HAL_TIM_IC_Stop_DMA+0x170>)
 800dcbc:	4293      	cmp	r3, r2
 800dcbe:	d047      	beq.n	800dd50 <HAL_TIM_IC_Stop_DMA+0xac>
 800dcc0:	4a55      	ldr	r2, [pc, #340]	; (800de18 <HAL_TIM_IC_Stop_DMA+0x174>)
 800dcc2:	4293      	cmp	r3, r2
 800dcc4:	d044      	beq.n	800dd50 <HAL_TIM_IC_Stop_DMA+0xac>
 800dcc6:	4a55      	ldr	r2, [pc, #340]	; (800de1c <HAL_TIM_IC_Stop_DMA+0x178>)
 800dcc8:	4293      	cmp	r3, r2
 800dcca:	d041      	beq.n	800dd50 <HAL_TIM_IC_Stop_DMA+0xac>
 800dccc:	4a54      	ldr	r2, [pc, #336]	; (800de20 <HAL_TIM_IC_Stop_DMA+0x17c>)
 800dcce:	4293      	cmp	r3, r2
 800dcd0:	d07e      	beq.n	800ddd0 <HAL_TIM_IC_Stop_DMA+0x12c>
 800dcd2:	4a54      	ldr	r2, [pc, #336]	; (800de24 <HAL_TIM_IC_Stop_DMA+0x180>)
 800dcd4:	4293      	cmp	r3, r2
 800dcd6:	f000 8082 	beq.w	800ddde <HAL_TIM_IC_Stop_DMA+0x13a>
 800dcda:	4a53      	ldr	r2, [pc, #332]	; (800de28 <HAL_TIM_IC_Stop_DMA+0x184>)
 800dcdc:	4293      	cmp	r3, r2
 800dcde:	f040 8083 	bne.w	800dde8 <HAL_TIM_IC_Stop_DMA+0x144>
 800dce2:	b325      	cbz	r5, 800dd2e <HAL_TIM_IC_Stop_DMA+0x8a>
 800dce4:	f640 019a 	movw	r1, #2202	; 0x89a
 800dce8:	4850      	ldr	r0, [pc, #320]	; (800de2c <HAL_TIM_IC_Stop_DMA+0x188>)
 800dcea:	f7f5 f845 	bl	8002d78 <assert_failed>
 800dcee:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 800dcf0:	4a47      	ldr	r2, [pc, #284]	; (800de10 <HAL_TIM_IC_Stop_DMA+0x16c>)
 800dcf2:	4948      	ldr	r1, [pc, #288]	; (800de14 <HAL_TIM_IC_Stop_DMA+0x170>)
 800dcf4:	4293      	cmp	r3, r2
 800dcf6:	bf18      	it	ne
 800dcf8:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800dcfc:	4846      	ldr	r0, [pc, #280]	; (800de18 <HAL_TIM_IC_Stop_DMA+0x174>)
 800dcfe:	bf14      	ite	ne
 800dd00:	2201      	movne	r2, #1
 800dd02:	2200      	moveq	r2, #0
 800dd04:	428b      	cmp	r3, r1
 800dd06:	bf0c      	ite	eq
 800dd08:	2200      	moveq	r2, #0
 800dd0a:	f002 0201 	andne.w	r2, r2, #1
 800dd0e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800dd12:	4283      	cmp	r3, r0
 800dd14:	bf0c      	ite	eq
 800dd16:	2200      	moveq	r2, #0
 800dd18:	f002 0201 	andne.w	r2, r2, #1
 800dd1c:	428b      	cmp	r3, r1
 800dd1e:	bf0c      	ite	eq
 800dd20:	2200      	moveq	r2, #0
 800dd22:	f002 0201 	andne.w	r2, r2, #1
 800dd26:	b142      	cbz	r2, 800dd3a <HAL_TIM_IC_Stop_DMA+0x96>
 800dd28:	4a3d      	ldr	r2, [pc, #244]	; (800de20 <HAL_TIM_IC_Stop_DMA+0x17c>)
 800dd2a:	4293      	cmp	r3, r2
 800dd2c:	d005      	beq.n	800dd3a <HAL_TIM_IC_Stop_DMA+0x96>
 800dd2e:	f640 019b 	movw	r1, #2203	; 0x89b
 800dd32:	483e      	ldr	r0, [pc, #248]	; (800de2c <HAL_TIM_IC_Stop_DMA+0x188>)
 800dd34:	f7f5 f820 	bl	8002d78 <assert_failed>
 800dd38:	6823      	ldr	r3, [r4, #0]
  switch (Channel)
 800dd3a:	2d0c      	cmp	r5, #12
 800dd3c:	d814      	bhi.n	800dd68 <HAL_TIM_IC_Stop_DMA+0xc4>
 800dd3e:	e8df f005 	tbb	[pc, r5]
 800dd42:	130b      	.short	0x130b
 800dd44:	133e1313 	.word	0x133e1313
 800dd48:	13351313 	.word	0x13351313
 800dd4c:	1313      	.short	0x1313
 800dd4e:	2c          	.byte	0x2c
 800dd4f:	00          	.byte	0x00
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800dd50:	f035 020c 	bics.w	r2, r5, #12
 800dd54:	d1c6      	bne.n	800dce4 <HAL_TIM_IC_Stop_DMA+0x40>
 800dd56:	e7f0      	b.n	800dd3a <HAL_TIM_IC_Stop_DMA+0x96>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800dd58:	68da      	ldr	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800dd5a:	6a60      	ldr	r0, [r4, #36]	; 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800dd5c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800dd60:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800dd62:	f7f8 fe17 	bl	8006994 <HAL_DMA_Abort_IT>
 800dd66:	6823      	ldr	r3, [r4, #0]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800dd68:	4629      	mov	r1, r5
 800dd6a:	4618      	mov	r0, r3
 800dd6c:	2200      	movs	r2, #0
 800dd6e:	f7ff fe11 	bl	800d994 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 800dd72:	6823      	ldr	r3, [r4, #0]
 800dd74:	f241 1211 	movw	r2, #4369	; 0x1111
 800dd78:	6a19      	ldr	r1, [r3, #32]
 800dd7a:	4211      	tst	r1, r2
 800dd7c:	d108      	bne.n	800dd90 <HAL_TIM_IC_Stop_DMA+0xec>
 800dd7e:	6a19      	ldr	r1, [r3, #32]
 800dd80:	f240 4244 	movw	r2, #1092	; 0x444
 800dd84:	4211      	tst	r1, r2
 800dd86:	d103      	bne.n	800dd90 <HAL_TIM_IC_Stop_DMA+0xec>
 800dd88:	681a      	ldr	r2, [r3, #0]
 800dd8a:	f022 0201 	bic.w	r2, r2, #1
 800dd8e:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800dd90:	2301      	movs	r3, #1
}
 800dd92:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800dd94:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800dd98:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800dd9a:	68da      	ldr	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800dd9c:	6b20      	ldr	r0, [r4, #48]	; 0x30
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800dd9e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800dda2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800dda4:	f7f8 fdf6 	bl	8006994 <HAL_DMA_Abort_IT>
 800dda8:	6823      	ldr	r3, [r4, #0]
      break;
 800ddaa:	e7dd      	b.n	800dd68 <HAL_TIM_IC_Stop_DMA+0xc4>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800ddac:	68da      	ldr	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800ddae:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800ddb0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ddb4:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800ddb6:	f7f8 fded 	bl	8006994 <HAL_DMA_Abort_IT>
 800ddba:	6823      	ldr	r3, [r4, #0]
      break;
 800ddbc:	e7d4      	b.n	800dd68 <HAL_TIM_IC_Stop_DMA+0xc4>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800ddbe:	68da      	ldr	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800ddc0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800ddc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ddc6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800ddc8:	f7f8 fde4 	bl	8006994 <HAL_DMA_Abort_IT>
 800ddcc:	6823      	ldr	r3, [r4, #0]
      break;
 800ddce:	e7cb      	b.n	800dd68 <HAL_TIM_IC_Stop_DMA+0xc4>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800ddd0:	2d14      	cmp	r5, #20
 800ddd2:	d887      	bhi.n	800dce4 <HAL_TIM_IC_Stop_DMA+0x40>
 800ddd4:	4a16      	ldr	r2, [pc, #88]	; (800de30 <HAL_TIM_IC_Stop_DMA+0x18c>)
 800ddd6:	40ea      	lsrs	r2, r5
 800ddd8:	07d2      	lsls	r2, r2, #31
 800ddda:	d4ae      	bmi.n	800dd3a <HAL_TIM_IC_Stop_DMA+0x96>
 800dddc:	e782      	b.n	800dce4 <HAL_TIM_IC_Stop_DMA+0x40>
 800ddde:	f035 0304 	bics.w	r3, r5, #4
 800dde2:	f47f af7f 	bne.w	800dce4 <HAL_TIM_IC_Stop_DMA+0x40>
 800dde6:	e7a2      	b.n	800dd2e <HAL_TIM_IC_Stop_DMA+0x8a>
 800dde8:	4a12      	ldr	r2, [pc, #72]	; (800de34 <HAL_TIM_IC_Stop_DMA+0x190>)
 800ddea:	4293      	cmp	r3, r2
 800ddec:	f43f af79 	beq.w	800dce2 <HAL_TIM_IC_Stop_DMA+0x3e>
 800ddf0:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800ddf4:	4293      	cmp	r3, r2
 800ddf6:	d0f2      	beq.n	800ddde <HAL_TIM_IC_Stop_DMA+0x13a>
 800ddf8:	4a0f      	ldr	r2, [pc, #60]	; (800de38 <HAL_TIM_IC_Stop_DMA+0x194>)
 800ddfa:	4293      	cmp	r3, r2
 800ddfc:	f43f af71 	beq.w	800dce2 <HAL_TIM_IC_Stop_DMA+0x3e>
 800de00:	4a0e      	ldr	r2, [pc, #56]	; (800de3c <HAL_TIM_IC_Stop_DMA+0x198>)
 800de02:	4293      	cmp	r3, r2
 800de04:	f47f af6e 	bne.w	800dce4 <HAL_TIM_IC_Stop_DMA+0x40>
 800de08:	2d00      	cmp	r5, #0
 800de0a:	f47f af6b 	bne.w	800dce4 <HAL_TIM_IC_Stop_DMA+0x40>
 800de0e:	e78e      	b.n	800dd2e <HAL_TIM_IC_Stop_DMA+0x8a>
 800de10:	40010000 	.word	0x40010000
 800de14:	40000400 	.word	0x40000400
 800de18:	40000800 	.word	0x40000800
 800de1c:	40000c00 	.word	0x40000c00
 800de20:	40010400 	.word	0x40010400
 800de24:	40014000 	.word	0x40014000
 800de28:	40014400 	.word	0x40014400
 800de2c:	080266cc 	.word	0x080266cc
 800de30:	00111111 	.word	0x00111111
 800de34:	40014800 	.word	0x40014800
 800de38:	40001c00 	.word	0x40001c00
 800de3c:	40002000 	.word	0x40002000

0800de40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800de40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de44:	4604      	mov	r4, r0
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800de46:	4b6d      	ldr	r3, [pc, #436]	; (800dffc <HAL_TIMEx_MasterConfigSynchronization+0x1bc>)
 800de48:	486d      	ldr	r0, [pc, #436]	; (800e000 <HAL_TIMEx_MasterConfigSynchronization+0x1c0>)
{
 800de4a:	460d      	mov	r5, r1
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800de4c:	6822      	ldr	r2, [r4, #0]
 800de4e:	496d      	ldr	r1, [pc, #436]	; (800e004 <HAL_TIMEx_MasterConfigSynchronization+0x1c4>)
 800de50:	429a      	cmp	r2, r3
 800de52:	bf18      	it	ne
 800de54:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800de58:	4e6b      	ldr	r6, [pc, #428]	; (800e008 <HAL_TIMEx_MasterConfigSynchronization+0x1c8>)
 800de5a:	bf14      	ite	ne
 800de5c:	2301      	movne	r3, #1
 800de5e:	2300      	moveq	r3, #0
 800de60:	4282      	cmp	r2, r0
 800de62:	bf0c      	ite	eq
 800de64:	2300      	moveq	r3, #0
 800de66:	f003 0301 	andne.w	r3, r3, #1
 800de6a:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800de6e:	428a      	cmp	r2, r1
 800de70:	bf0c      	ite	eq
 800de72:	2300      	moveq	r3, #0
 800de74:	f003 0301 	andne.w	r3, r3, #1
 800de78:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800de7c:	42b2      	cmp	r2, r6
 800de7e:	bf0c      	ite	eq
 800de80:	2300      	moveq	r3, #0
 800de82:	f003 0301 	andne.w	r3, r3, #1
 800de86:	4282      	cmp	r2, r0
 800de88:	bf0c      	ite	eq
 800de8a:	2300      	moveq	r3, #0
 800de8c:	f003 0301 	andne.w	r3, r3, #1
 800de90:	428a      	cmp	r2, r1
 800de92:	bf0c      	ite	eq
 800de94:	2300      	moveq	r3, #0
 800de96:	f003 0301 	andne.w	r3, r3, #1
 800de9a:	b11b      	cbz	r3, 800dea4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800de9c:	4b5b      	ldr	r3, [pc, #364]	; (800e00c <HAL_TIMEx_MasterConfigSynchronization+0x1cc>)
 800de9e:	429a      	cmp	r2, r3
 800dea0:	f040 808c 	bne.w	800dfbc <HAL_TIMEx_MasterConfigSynchronization+0x17c>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800dea4:	682b      	ldr	r3, [r5, #0]
 800dea6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800deaa:	2b40      	cmp	r3, #64	; 0x40
 800deac:	d002      	beq.n	800deb4 <HAL_TIMEx_MasterConfigSynchronization+0x74>
 800deae:	2b00      	cmp	r3, #0
 800deb0:	f040 808a 	bne.w	800dfc8 <HAL_TIMEx_MasterConfigSynchronization+0x188>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800deb4:	68ab      	ldr	r3, [r5, #8]
 800deb6:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800deba:	d173      	bne.n	800dfa4 <HAL_TIMEx_MasterConfigSynchronization+0x164>

  /* Check input state */
  __HAL_LOCK(htim);
 800debc:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800dec0:	2b01      	cmp	r3, #1
 800dec2:	d078      	beq.n	800dfb6 <HAL_TIMEx_MasterConfigSynchronization+0x176>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dec4:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800dec6:	2102      	movs	r1, #2

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dec8:	f8df 9130 	ldr.w	r9, [pc, #304]	; 800dffc <HAL_TIMEx_MasterConfigSynchronization+0x1bc>
  __HAL_LOCK(htim);
 800decc:	2301      	movs	r3, #1
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dece:	f8df 813c 	ldr.w	r8, [pc, #316]	; 800e00c <HAL_TIMEx_MasterConfigSynchronization+0x1cc>
  htim->State = HAL_TIM_STATE_BUSY;
 800ded2:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ded6:	eba2 0009 	sub.w	r0, r2, r9
 800deda:	eba2 0108 	sub.w	r1, r2, r8
  tmpcr2 = htim->Instance->CR2;
 800dede:	6857      	ldr	r7, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dee0:	fab0 f080 	clz	r0, r0
  __HAL_LOCK(htim);
 800dee4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dee8:	fab1 f181 	clz	r1, r1
  tmpsmcr = htim->Instance->SMCR;
 800deec:	6896      	ldr	r6, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800deee:	0940      	lsrs	r0, r0, #5
 800def0:	0949      	lsrs	r1, r1, #5
 800def2:	ea50 0301 	orrs.w	r3, r0, r1
 800def6:	d135      	bne.n	800df64 <HAL_TIMEx_MasterConfigSynchronization+0x124>
 800def8:	4619      	mov	r1, r3
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800defa:	430b      	orrs	r3, r1
 800defc:	4840      	ldr	r0, [pc, #256]	; (800e000 <HAL_TIMEx_MasterConfigSynchronization+0x1c0>)
 800defe:	4941      	ldr	r1, [pc, #260]	; (800e004 <HAL_TIMEx_MasterConfigSynchronization+0x1c4>)
  tmpcr2 &= ~TIM_CR2_MMS;
 800df00:	f027 0770 	bic.w	r7, r7, #112	; 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800df04:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800df08:	bf08      	it	eq
 800df0a:	f043 0301 	orreq.w	r3, r3, #1
 800df0e:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 800e008 <HAL_TIMEx_MasterConfigSynchronization+0x1c8>
 800df12:	4282      	cmp	r2, r0
 800df14:	bf08      	it	eq
 800df16:	f043 0301 	orreq.w	r3, r3, #1
 800df1a:	f500 309e 	add.w	r0, r0, #80896	; 0x13c00
 800df1e:	428a      	cmp	r2, r1
 800df20:	bf08      	it	eq
 800df22:	f043 0301 	orreq.w	r3, r3, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800df26:	6829      	ldr	r1, [r5, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800df28:	4562      	cmp	r2, ip
 800df2a:	bf08      	it	eq
 800df2c:	f043 0301 	orreq.w	r3, r3, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800df30:	430f      	orrs	r7, r1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800df32:	4282      	cmp	r2, r0
 800df34:	bf08      	it	eq
 800df36:	f043 0301 	orreq.w	r3, r3, #1
  htim->Instance->CR2 = tmpcr2;
 800df3a:	6057      	str	r7, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800df3c:	f013 0fff 	tst.w	r3, #255	; 0xff
 800df40:	d102      	bne.n	800df48 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800df42:	4b33      	ldr	r3, [pc, #204]	; (800e010 <HAL_TIMEx_MasterConfigSynchronization+0x1d0>)
 800df44:	429a      	cmp	r2, r3
 800df46:	d104      	bne.n	800df52 <HAL_TIMEx_MasterConfigSynchronization+0x112>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800df48:	68ab      	ldr	r3, [r5, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800df4a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800df4e:	431e      	orrs	r6, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800df50:	6096      	str	r6, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800df52:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800df54:	2201      	movs	r2, #1

  return HAL_OK;
 800df56:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800df58:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800df5c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800df60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800df64:	f8d5 e004 	ldr.w	lr, [r5, #4]
 800df68:	f42e 1340 	bic.w	r3, lr, #3145728	; 0x300000
 800df6c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800df70:	bf18      	it	ne
 800df72:	2b00      	cmpne	r3, #0
 800df74:	bf14      	ite	ne
 800df76:	f04f 0c01 	movne.w	ip, #1
 800df7a:	f04f 0c00 	moveq.w	ip, #0
 800df7e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800df82:	bf0c      	ite	eq
 800df84:	f04f 0c00 	moveq.w	ip, #0
 800df88:	f00c 0c01 	andne.w	ip, ip, #1
 800df8c:	f1bc 0f00 	cmp.w	ip, #0
 800df90:	d002      	beq.n	800df98 <HAL_TIMEx_MasterConfigSynchronization+0x158>
 800df92:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800df96:	d11d      	bne.n	800dfd4 <HAL_TIMEx_MasterConfigSynchronization+0x194>
    tmpcr2 &= ~TIM_CR2_MMS2;
 800df98:	f427 0770 	bic.w	r7, r7, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800df9c:	4603      	mov	r3, r0
 800df9e:	ea47 070e 	orr.w	r7, r7, lr
 800dfa2:	e7aa      	b.n	800defa <HAL_TIMEx_MasterConfigSynchronization+0xba>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800dfa4:	f44f 61cd 	mov.w	r1, #1640	; 0x668
 800dfa8:	481a      	ldr	r0, [pc, #104]	; (800e014 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 800dfaa:	f7f4 fee5 	bl	8002d78 <assert_failed>
  __HAL_LOCK(htim);
 800dfae:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800dfb2:	2b01      	cmp	r3, #1
 800dfb4:	d186      	bne.n	800dec4 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800dfb6:	2002      	movs	r0, #2
}
 800dfb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800dfbc:	f240 6166 	movw	r1, #1638	; 0x666
 800dfc0:	4814      	ldr	r0, [pc, #80]	; (800e014 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 800dfc2:	f7f4 fed9 	bl	8002d78 <assert_failed>
 800dfc6:	e76d      	b.n	800dea4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800dfc8:	f240 6167 	movw	r1, #1639	; 0x667
 800dfcc:	4811      	ldr	r0, [pc, #68]	; (800e014 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 800dfce:	f7f4 fed3 	bl	8002d78 <assert_failed>
 800dfd2:	e76f      	b.n	800deb4 <HAL_TIMEx_MasterConfigSynchronization+0x74>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800dfd4:	f240 617a 	movw	r1, #1658	; 0x67a
 800dfd8:	480e      	ldr	r0, [pc, #56]	; (800e014 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 800dfda:	f7f4 fecd 	bl	8002d78 <assert_failed>
 800dfde:	6822      	ldr	r2, [r4, #0]
 800dfe0:	f8d5 e004 	ldr.w	lr, [r5, #4]
 800dfe4:	eba2 0309 	sub.w	r3, r2, r9
 800dfe8:	eba2 0c08 	sub.w	ip, r2, r8
 800dfec:	4258      	negs	r0, r3
 800dfee:	4158      	adcs	r0, r3
 800dff0:	f1dc 0100 	rsbs	r1, ip, #0
 800dff4:	eb41 010c 	adc.w	r1, r1, ip
 800dff8:	e7ce      	b.n	800df98 <HAL_TIMEx_MasterConfigSynchronization+0x158>
 800dffa:	bf00      	nop
 800dffc:	40010000 	.word	0x40010000
 800e000:	40000400 	.word	0x40000400
 800e004:	40000800 	.word	0x40000800
 800e008:	40000c00 	.word	0x40000c00
 800e00c:	40010400 	.word	0x40010400
 800e010:	40001800 	.word	0x40001800
 800e014:	08026704 	.word	0x08026704

0800e018 <HAL_TIMEx_CommutCallback>:
 800e018:	4770      	bx	lr
 800e01a:	bf00      	nop

0800e01c <HAL_TIMEx_BreakCallback>:
 800e01c:	4770      	bx	lr
 800e01e:	bf00      	nop

0800e020 <HAL_TIMEx_Break2Callback>:
 800e020:	4770      	bx	lr
 800e022:	bf00      	nop

0800e024 <HAL_UART_DeInit>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e024:	2800      	cmp	r0, #0
 800e026:	d043      	beq.n	800e0b0 <HAL_UART_DeInit+0x8c>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
 800e028:	6802      	ldr	r2, [r0, #0]
 800e02a:	4926      	ldr	r1, [pc, #152]	; (800e0c4 <HAL_UART_DeInit+0xa0>)
{
 800e02c:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_UART_INSTANCE(huart->Instance));
 800e02e:	4b26      	ldr	r3, [pc, #152]	; (800e0c8 <HAL_UART_DeInit+0xa4>)
 800e030:	4604      	mov	r4, r0
 800e032:	4826      	ldr	r0, [pc, #152]	; (800e0cc <HAL_UART_DeInit+0xa8>)
 800e034:	429a      	cmp	r2, r3
 800e036:	bf18      	it	ne
 800e038:	428a      	cmpne	r2, r1
 800e03a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e03e:	4d24      	ldr	r5, [pc, #144]	; (800e0d0 <HAL_UART_DeInit+0xac>)
 800e040:	bf14      	ite	ne
 800e042:	2301      	movne	r3, #1
 800e044:	2300      	moveq	r3, #0
 800e046:	4282      	cmp	r2, r0
 800e048:	bf0c      	ite	eq
 800e04a:	2300      	moveq	r3, #0
 800e04c:	f003 0301 	andne.w	r3, r3, #1
 800e050:	f500 404c 	add.w	r0, r0, #52224	; 0xcc00
 800e054:	428a      	cmp	r2, r1
 800e056:	bf0c      	ite	eq
 800e058:	2300      	moveq	r3, #0
 800e05a:	f003 0301 	andne.w	r3, r3, #1
 800e05e:	f501 5130 	add.w	r1, r1, #11264	; 0x2c00
 800e062:	42aa      	cmp	r2, r5
 800e064:	bf0c      	ite	eq
 800e066:	2300      	moveq	r3, #0
 800e068:	f003 0301 	andne.w	r3, r3, #1
 800e06c:	4282      	cmp	r2, r0
 800e06e:	bf0c      	ite	eq
 800e070:	2300      	moveq	r3, #0
 800e072:	f003 0301 	andne.w	r3, r3, #1
 800e076:	428a      	cmp	r2, r1
 800e078:	bf0c      	ite	eq
 800e07a:	2300      	moveq	r3, #0
 800e07c:	f003 0301 	andne.w	r3, r3, #1
 800e080:	b113      	cbz	r3, 800e088 <HAL_UART_DeInit+0x64>
 800e082:	4b14      	ldr	r3, [pc, #80]	; (800e0d4 <HAL_UART_DeInit+0xb0>)
 800e084:	429a      	cmp	r2, r3
 800e086:	d115      	bne.n	800e0b4 <HAL_UART_DeInit+0x90>

  huart->gState = HAL_UART_STATE_BUSY;
 800e088:	2324      	movs	r3, #36	; 0x24

  __HAL_UART_DISABLE(huart);

  huart->Instance->CR1 = 0x0U;
 800e08a:	2500      	movs	r5, #0
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800e08c:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800e08e:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 800e090:	6813      	ldr	r3, [r2, #0]
 800e092:	f023 0301 	bic.w	r3, r3, #1
 800e096:	6013      	str	r3, [r2, #0]
  huart->Instance->CR1 = 0x0U;
 800e098:	6015      	str	r5, [r2, #0]
  huart->Instance->CR2 = 0x0U;
 800e09a:	6055      	str	r5, [r2, #4]
  huart->Instance->CR3 = 0x0U;
 800e09c:	6095      	str	r5, [r2, #8]
  HAL_UART_MspDeInit(huart);
 800e09e:	f7f6 fa81 	bl	80045a4 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e0a2:	67e5      	str	r5, [r4, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_RESET;
  huart->RxState = HAL_UART_STATE_RESET;

  __HAL_UNLOCK(huart);
 800e0a4:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70

  return HAL_OK;
 800e0a8:	4628      	mov	r0, r5
  huart->gState = HAL_UART_STATE_RESET;
 800e0aa:	6765      	str	r5, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_RESET;
 800e0ac:	67a5      	str	r5, [r4, #120]	; 0x78
}
 800e0ae:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800e0b0:	2001      	movs	r0, #1
}
 800e0b2:	4770      	bx	lr
  assert_param(IS_UART_INSTANCE(huart->Instance));
 800e0b4:	f240 2165 	movw	r1, #613	; 0x265
 800e0b8:	4807      	ldr	r0, [pc, #28]	; (800e0d8 <HAL_UART_DeInit+0xb4>)
 800e0ba:	f7f4 fe5d 	bl	8002d78 <assert_failed>
 800e0be:	6822      	ldr	r2, [r4, #0]
 800e0c0:	e7e2      	b.n	800e088 <HAL_UART_DeInit+0x64>
 800e0c2:	bf00      	nop
 800e0c4:	40004400 	.word	0x40004400
 800e0c8:	40011000 	.word	0x40011000
 800e0cc:	40004800 	.word	0x40004800
 800e0d0:	40005000 	.word	0x40005000
 800e0d4:	40007c00 	.word	0x40007c00
 800e0d8:	08026754 	.word	0x08026754

0800e0dc <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e0dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e0de:	6f46      	ldr	r6, [r0, #116]	; 0x74
 800e0e0:	2e20      	cmp	r6, #32
 800e0e2:	d13b      	bne.n	800e15c <HAL_UART_Transmit_DMA+0x80>
  {
    if ((pData == NULL) || (Size == 0U))
 800e0e4:	2900      	cmp	r1, #0
 800e0e6:	d03b      	beq.n	800e160 <HAL_UART_Transmit_DMA+0x84>
 800e0e8:	fab2 f782 	clz	r7, r2
 800e0ec:	097f      	lsrs	r7, r7, #5
 800e0ee:	2f00      	cmp	r7, #0
 800e0f0:	d136      	bne.n	800e160 <HAL_UART_Transmit_DMA+0x84>
    {
      return HAL_ERROR;
    }

    __HAL_LOCK(huart);
 800e0f2:	f890 4070 	ldrb.w	r4, [r0, #112]	; 0x70
 800e0f6:	2c01      	cmp	r4, #1
 800e0f8:	d030      	beq.n	800e15c <HAL_UART_Transmit_DMA+0x80>
 800e0fa:	4613      	mov	r3, r2
 800e0fc:	4605      	mov	r5, r0
    huart->pTxBuffPtr  = pData;
    huart->TxXferSize  = Size;
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e0fe:	2221      	movs	r2, #33	; 0x21
    __HAL_LOCK(huart);
 800e100:	2401      	movs	r4, #1

    if (huart->hdmatx != NULL)
 800e102:	f8d0 e068 	ldr.w	lr, [r0, #104]	; 0x68
    huart->TxXferCount = Size;
 800e106:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
    huart->pTxBuffPtr  = pData;
 800e10a:	64e9      	str	r1, [r5, #76]	; 0x4c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e10c:	67c7      	str	r7, [r0, #124]	; 0x7c
    huart->TxXferSize  = Size;
 800e10e:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e112:	6742      	str	r2, [r0, #116]	; 0x74
    __HAL_LOCK(huart);
 800e114:	f880 4070 	strb.w	r4, [r0, #112]	; 0x70
 800e118:	6802      	ldr	r2, [r0, #0]
    if (huart->hdmatx != NULL)
 800e11a:	f1be 0f00 	cmp.w	lr, #0
 800e11e:	d012      	beq.n	800e146 <HAL_UART_Transmit_DMA+0x6a>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800e120:	f8df c054 	ldr.w	ip, [pc, #84]	; 800e178 <HAL_UART_Transmit_DMA+0x9c>

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800e124:	3228      	adds	r2, #40	; 0x28
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800e126:	4813      	ldr	r0, [pc, #76]	; (800e174 <HAL_UART_Transmit_DMA+0x98>)
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800e128:	f8ce c040 	str.w	ip, [lr, #64]	; 0x40
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800e12c:	f8df c04c 	ldr.w	ip, [pc, #76]	; 800e17c <HAL_UART_Transmit_DMA+0xa0>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800e130:	f8ce 003c 	str.w	r0, [lr, #60]	; 0x3c
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800e134:	4670      	mov	r0, lr
      huart->hdmatx->XferAbortCallback = NULL;
 800e136:	f8ce 7050 	str.w	r7, [lr, #80]	; 0x50
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800e13a:	f8ce c04c 	str.w	ip, [lr, #76]	; 0x4c
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800e13e:	f7f8 fb87 	bl	8006850 <HAL_DMA_Start_IT>
 800e142:	b978      	cbnz	r0, 800e164 <HAL_UART_Transmit_DMA+0x88>
 800e144:	682a      	ldr	r2, [r5, #0]

        return HAL_ERROR;
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800e146:	2340      	movs	r3, #64	; 0x40

    __HAL_UNLOCK(huart);
 800e148:	2100      	movs	r1, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800e14a:	6213      	str	r3, [r2, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);

    return HAL_OK;
 800e14c:	4608      	mov	r0, r1
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e14e:	6893      	ldr	r3, [r2, #8]
    __HAL_UNLOCK(huart);
 800e150:	f885 1070 	strb.w	r1, [r5, #112]	; 0x70
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e158:	6093      	str	r3, [r2, #8]
  }
  else
  {
    return HAL_BUSY;
  }
}
 800e15a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800e15c:	2002      	movs	r0, #2
}
 800e15e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 800e160:	2001      	movs	r0, #1
}
 800e162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e164:	2310      	movs	r3, #16
        __HAL_UNLOCK(huart);
 800e166:	f885 7070 	strb.w	r7, [r5, #112]	; 0x70
        return HAL_ERROR;
 800e16a:	4620      	mov	r0, r4
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e16c:	67eb      	str	r3, [r5, #124]	; 0x7c
        huart->gState = HAL_UART_STATE_READY;
 800e16e:	676e      	str	r6, [r5, #116]	; 0x74
}
 800e170:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e172:	bf00      	nop
 800e174:	0800e2d9 	.word	0x0800e2d9
 800e178:	0800e309 	.word	0x0800e309
 800e17c:	0800e35d 	.word	0x0800e35d

0800e180 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e184:	6f86      	ldr	r6, [r0, #120]	; 0x78
 800e186:	2e20      	cmp	r6, #32
 800e188:	d149      	bne.n	800e21e <HAL_UART_Receive_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800e18a:	2900      	cmp	r1, #0
 800e18c:	d04a      	beq.n	800e224 <HAL_UART_Receive_DMA+0xa4>
 800e18e:	fab2 f782 	clz	r7, r2
 800e192:	097f      	lsrs	r7, r7, #5
 800e194:	2f00      	cmp	r7, #0
 800e196:	d145      	bne.n	800e224 <HAL_UART_Receive_DMA+0xa4>
    {
      return HAL_ERROR;
    }

    __HAL_LOCK(huart);
 800e198:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 800e19c:	2b01      	cmp	r3, #1
 800e19e:	d03e      	beq.n	800e21e <HAL_UART_Receive_DMA+0x9e>
 800e1a0:	4613      	mov	r3, r2
 800e1a2:	2401      	movs	r4, #1

    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e1a4:	2222      	movs	r2, #34	; 0x22

    if (huart->hdmarx != NULL)
 800e1a6:	f8d0 e06c 	ldr.w	lr, [r0, #108]	; 0x6c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e1aa:	67c7      	str	r7, [r0, #124]	; 0x7c
 800e1ac:	4605      	mov	r5, r0
    huart->pRxBuffPtr = pData;
 800e1ae:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferSize = Size;
 800e1b0:	f8a0 3058 	strh.w	r3, [r0, #88]	; 0x58
    __HAL_LOCK(huart);
 800e1b4:	f880 4070 	strb.w	r4, [r0, #112]	; 0x70
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e1b8:	6782      	str	r2, [r0, #120]	; 0x78
 800e1ba:	f8d0 c000 	ldr.w	ip, [r0]
    if (huart->hdmarx != NULL)
 800e1be:	f1be 0f00 	cmp.w	lr, #0
 800e1c2:	d015      	beq.n	800e1f0 <HAL_UART_Receive_DMA+0x70>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e1c4:	481c      	ldr	r0, [pc, #112]	; (800e238 <HAL_UART_Receive_DMA+0xb8>)

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e1c6:	460a      	mov	r2, r1
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e1c8:	f8df 8070 	ldr.w	r8, [pc, #112]	; 800e23c <HAL_UART_Receive_DMA+0xbc>
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e1cc:	f10c 0124 	add.w	r1, ip, #36	; 0x24
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e1d0:	f8df c06c 	ldr.w	ip, [pc, #108]	; 800e240 <HAL_UART_Receive_DMA+0xc0>
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e1d4:	f8ce 003c 	str.w	r0, [lr, #60]	; 0x3c
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e1d8:	4670      	mov	r0, lr
      huart->hdmarx->XferAbortCallback = NULL;
 800e1da:	f8ce 7050 	str.w	r7, [lr, #80]	; 0x50
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e1de:	f8ce 8040 	str.w	r8, [lr, #64]	; 0x40
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e1e2:	f8ce c04c 	str.w	ip, [lr, #76]	; 0x4c
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e1e6:	f7f8 fb33 	bl	8006850 <HAL_DMA_Start_IT>
 800e1ea:	b9f0      	cbnz	r0, 800e22a <HAL_UART_Receive_DMA+0xaa>
 800e1ec:	f8d5 c000 	ldr.w	ip, [r5]
      }
    }
    __HAL_UNLOCK(huart);

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e1f0:	f8dc 3000 	ldr.w	r3, [ip]
    __HAL_UNLOCK(huart);
 800e1f4:	2000      	movs	r0, #0
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e1f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    __HAL_UNLOCK(huart);
 800e1fa:	f885 0070 	strb.w	r0, [r5, #112]	; 0x70
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e1fe:	f8cc 3000 	str.w	r3, [ip]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e202:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800e206:	f043 0301 	orr.w	r3, r3, #1
 800e20a:	f8cc 3008 	str.w	r3, [ip, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e20e:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800e212:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e216:	f8cc 3008 	str.w	r3, [ip, #8]
  }
  else
  {
    return HAL_BUSY;
  }
}
 800e21a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 800e21e:	2002      	movs	r0, #2
}
 800e220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_ERROR;
 800e224:	2001      	movs	r0, #1
}
 800e226:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e22a:	2310      	movs	r3, #16
        __HAL_UNLOCK(huart);
 800e22c:	f885 7070 	strb.w	r7, [r5, #112]	; 0x70
        return HAL_ERROR;
 800e230:	4620      	mov	r0, r4
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e232:	67eb      	str	r3, [r5, #124]	; 0x7c
        huart->gState = HAL_UART_STATE_READY;
 800e234:	676e      	str	r6, [r5, #116]	; 0x74
        return HAL_ERROR;
 800e236:	e7f3      	b.n	800e220 <HAL_UART_Receive_DMA+0xa0>
 800e238:	0800e315 	.word	0x0800e315
 800e23c:	0800e351 	.word	0x0800e351
 800e240:	0800e35d 	.word	0x0800e35d

0800e244 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800e244:	b538      	push	{r3, r4, r5, lr}

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e246:	6803      	ldr	r3, [r0, #0]
{
 800e248:	4604      	mov	r4, r0
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e24a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e24c:	6f85      	ldr	r5, [r0, #120]	; 0x78
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e24e:	689a      	ldr	r2, [r3, #8]
 800e250:	0610      	lsls	r0, r2, #24
 800e252:	d501      	bpl.n	800e258 <HAL_UART_DMAStop+0x14>
 800e254:	2921      	cmp	r1, #33	; 0x21
 800e256:	d01e      	beq.n	800e296 <HAL_UART_DMAStop+0x52>

    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e258:	689a      	ldr	r2, [r3, #8]
 800e25a:	0652      	lsls	r2, r2, #25
 800e25c:	d501      	bpl.n	800e262 <HAL_UART_DMAStop+0x1e>
 800e25e:	2d22      	cmp	r5, #34	; 0x22
 800e260:	d001      	beq.n	800e266 <HAL_UART_DMAStop+0x22>
    }

    UART_EndRxTransfer(huart);
  }

  return HAL_OK;
 800e262:	2000      	movs	r0, #0
}
 800e264:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e266:	689a      	ldr	r2, [r3, #8]
    if (huart->hdmarx != NULL)
 800e268:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e26a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e26e:	609a      	str	r2, [r3, #8]
    if (huart->hdmarx != NULL)
 800e270:	b118      	cbz	r0, 800e27a <HAL_UART_DMAStop+0x36>
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800e272:	f7f8 fb47 	bl	8006904 <HAL_DMA_Abort>
 800e276:	b9f8      	cbnz	r0, 800e2b8 <HAL_UART_DMAStop+0x74>
 800e278:	6823      	ldr	r3, [r4, #0]
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e27a:	681a      	ldr	r2, [r3, #0]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e27c:	2100      	movs	r1, #0
  huart->RxState = HAL_UART_STATE_READY;
 800e27e:	2520      	movs	r5, #32
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e280:	f422 7290 	bic.w	r2, r2, #288	; 0x120
  return HAL_OK;
 800e284:	4608      	mov	r0, r1
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e286:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e288:	689a      	ldr	r2, [r3, #8]
 800e28a:	f022 0201 	bic.w	r2, r2, #1
 800e28e:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 800e290:	67a5      	str	r5, [r4, #120]	; 0x78
  huart->RxISR = NULL;
 800e292:	6621      	str	r1, [r4, #96]	; 0x60
}
 800e294:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e296:	689a      	ldr	r2, [r3, #8]
    if (huart->hdmatx != NULL)
 800e298:	6ea0      	ldr	r0, [r4, #104]	; 0x68
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e29a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e29e:	609a      	str	r2, [r3, #8]
    if (huart->hdmatx != NULL)
 800e2a0:	b118      	cbz	r0, 800e2aa <HAL_UART_DMAStop+0x66>
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800e2a2:	f7f8 fb2f 	bl	8006904 <HAL_DMA_Abort>
 800e2a6:	b980      	cbnz	r0, 800e2ca <HAL_UART_DMAStop+0x86>
 800e2a8:	6823      	ldr	r3, [r4, #0]
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e2aa:	681a      	ldr	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800e2ac:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e2ae:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800e2b2:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800e2b4:	6761      	str	r1, [r4, #116]	; 0x74
 800e2b6:	e7cf      	b.n	800e258 <HAL_UART_DMAStop+0x14>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800e2b8:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800e2ba:	f7f8 fc55 	bl	8006b68 <HAL_DMA_GetError>
 800e2be:	2820      	cmp	r0, #32
 800e2c0:	d1da      	bne.n	800e278 <HAL_UART_DMAStop+0x34>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e2c2:	2310      	movs	r3, #16
          return HAL_TIMEOUT;
 800e2c4:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e2c6:	67e3      	str	r3, [r4, #124]	; 0x7c
}
 800e2c8:	bd38      	pop	{r3, r4, r5, pc}
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800e2ca:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800e2cc:	f7f8 fc4c 	bl	8006b68 <HAL_DMA_GetError>
 800e2d0:	2820      	cmp	r0, #32
 800e2d2:	d1e9      	bne.n	800e2a8 <HAL_UART_DMAStop+0x64>
 800e2d4:	e7f5      	b.n	800e2c2 <HAL_UART_DMAStop+0x7e>
 800e2d6:	bf00      	nop

0800e2d8 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e2d8:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800e2da:	69c3      	ldr	r3, [r0, #28]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e2dc:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800e2de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e2e2:	d00c      	beq.n	800e2fe <UART_DMATransmitCplt+0x26>
  {
    huart->TxXferCount = 0U;

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e2e4:	6803      	ldr	r3, [r0, #0]
    huart->TxXferCount = 0U;
 800e2e6:	2200      	movs	r2, #0
 800e2e8:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e2ec:	689a      	ldr	r2, [r3, #8]
 800e2ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e2f2:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e2f4:	681a      	ldr	r2, [r3, #0]
 800e2f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e2fa:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e2fc:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800e2fe:	f7f2 fe99 	bl	8001034 <HAL_UART_TxCpltCallback>
}
 800e302:	bd08      	pop	{r3, pc}

0800e304 <HAL_UART_TxHalfCpltCallback>:
 800e304:	4770      	bx	lr
 800e306:	bf00      	nop

0800e308 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e308:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800e30a:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800e30c:	f7ff fffa 	bl	800e304 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e310:	bd08      	pop	{r3, pc}
 800e312:	bf00      	nop

0800e314 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e314:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800e316:	69c3      	ldr	r3, [r0, #28]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e318:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800e31a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e31e:	d011      	beq.n	800e344 <UART_DMAReceiveCplt+0x30>
  {
    huart->RxXferCount = 0U;

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e320:	6803      	ldr	r3, [r0, #0]
    huart->RxXferCount = 0U;
 800e322:	2200      	movs	r2, #0
    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e324:	2120      	movs	r1, #32
    huart->RxXferCount = 0U;
 800e326:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e32a:	681a      	ldr	r2, [r3, #0]
 800e32c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e330:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e332:	689a      	ldr	r2, [r3, #8]
 800e334:	f022 0201 	bic.w	r2, r2, #1
 800e338:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e33a:	689a      	ldr	r2, [r3, #8]
 800e33c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e340:	609a      	str	r2, [r3, #8]
    huart->RxState = HAL_UART_STATE_READY;
 800e342:	6781      	str	r1, [r0, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800e344:	f7f4 fe7c 	bl	8003040 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e348:	bd08      	pop	{r3, pc}
 800e34a:	bf00      	nop

0800e34c <HAL_UART_RxHalfCpltCallback>:
 800e34c:	4770      	bx	lr
 800e34e:	bf00      	nop

0800e350 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e350:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800e352:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800e354:	f7ff fffa 	bl	800e34c <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e358:	bd08      	pop	{r3, pc}
 800e35a:	bf00      	nop

0800e35c <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e35c:	6b83      	ldr	r3, [r0, #56]	; 0x38

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e35e:	681a      	ldr	r2, [r3, #0]
{
 800e360:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e362:	6f5c      	ldr	r4, [r3, #116]	; 0x74
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e364:	6f98      	ldr	r0, [r3, #120]	; 0x78
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e366:	6891      	ldr	r1, [r2, #8]
 800e368:	0609      	lsls	r1, r1, #24
 800e36a:	d501      	bpl.n	800e370 <UART_DMAError+0x14>
 800e36c:	2c21      	cmp	r4, #33	; 0x21
 800e36e:	d01b      	beq.n	800e3a8 <UART_DMAError+0x4c>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e370:	6891      	ldr	r1, [r2, #8]
 800e372:	0649      	lsls	r1, r1, #25
 800e374:	d501      	bpl.n	800e37a <UART_DMAError+0x1e>
 800e376:	2822      	cmp	r0, #34	; 0x22
 800e378:	d007      	beq.n	800e38a <UART_DMAError+0x2e>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e37a:	6fda      	ldr	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e37c:	4618      	mov	r0, r3
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e37e:	f042 0210 	orr.w	r2, r2, #16
 800e382:	67da      	str	r2, [r3, #124]	; 0x7c
  HAL_UART_ErrorCallback(huart);
 800e384:	f7f4 fea2 	bl	80030cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e388:	bd10      	pop	{r4, pc}
    huart->RxXferCount = 0U;
 800e38a:	2000      	movs	r0, #0
  huart->RxState = HAL_UART_STATE_READY;
 800e38c:	2420      	movs	r4, #32
    huart->RxXferCount = 0U;
 800e38e:	f8a3 005a 	strh.w	r0, [r3, #90]	; 0x5a
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e392:	6811      	ldr	r1, [r2, #0]
 800e394:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 800e398:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e39a:	6891      	ldr	r1, [r2, #8]
 800e39c:	f021 0101 	bic.w	r1, r1, #1
 800e3a0:	6091      	str	r1, [r2, #8]
  huart->RxISR = NULL;
 800e3a2:	6618      	str	r0, [r3, #96]	; 0x60
  huart->RxState = HAL_UART_STATE_READY;
 800e3a4:	679c      	str	r4, [r3, #120]	; 0x78
 800e3a6:	e7e8      	b.n	800e37a <UART_DMAError+0x1e>
    huart->TxXferCount = 0U;
 800e3a8:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 800e3aa:	2420      	movs	r4, #32
    huart->TxXferCount = 0U;
 800e3ac:	f8a3 1052 	strh.w	r1, [r3, #82]	; 0x52
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e3b0:	6811      	ldr	r1, [r2, #0]
 800e3b2:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 800e3b6:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 800e3b8:	675c      	str	r4, [r3, #116]	; 0x74
 800e3ba:	e7d9      	b.n	800e370 <UART_DMAError+0x14>

0800e3bc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e3bc:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
  huart->RxXferCount = 0U;
 800e3be:	2200      	movs	r2, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e3c0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 800e3c2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e3c6:	4618      	mov	r0, r3
  huart->TxXferCount = 0U;
 800e3c8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 800e3cc:	f7f4 fe7e 	bl	80030cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e3d0:	bd08      	pop	{r3, pc}
 800e3d2:	bf00      	nop

0800e3d4 <HAL_UARTEx_WakeupCallback>:
}
 800e3d4:	4770      	bx	lr
 800e3d6:	bf00      	nop

0800e3d8 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e3d8:	6803      	ldr	r3, [r0, #0]
{
 800e3da:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e3dc:	69da      	ldr	r2, [r3, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e3de:	f640 060f 	movw	r6, #2063	; 0x80f
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e3e2:	6819      	ldr	r1, [r3, #0]
{
 800e3e4:	4604      	mov	r4, r0
  if (errorflags == 0U)
 800e3e6:	4232      	tst	r2, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e3e8:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 800e3ea:	d052      	beq.n	800e492 <HAL_UART_IRQHandler+0xba>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800e3ec:	f015 0001 	ands.w	r0, r5, #1
 800e3f0:	d058      	beq.n	800e4a4 <HAL_UART_IRQHandler+0xcc>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e3f2:	07d5      	lsls	r5, r2, #31
 800e3f4:	d507      	bpl.n	800e406 <HAL_UART_IRQHandler+0x2e>
 800e3f6:	05ce      	lsls	r6, r1, #23
 800e3f8:	d505      	bpl.n	800e406 <HAL_UART_IRQHandler+0x2e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e3fa:	2501      	movs	r5, #1
 800e3fc:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e3fe:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 800e400:	f045 0501 	orr.w	r5, r5, #1
 800e404:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e406:	0795      	lsls	r5, r2, #30
 800e408:	d474      	bmi.n	800e4f4 <HAL_UART_IRQHandler+0x11c>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e40a:	0755      	lsls	r5, r2, #29
 800e40c:	d501      	bpl.n	800e412 <HAL_UART_IRQHandler+0x3a>
 800e40e:	2800      	cmp	r0, #0
 800e410:	d17a      	bne.n	800e508 <HAL_UART_IRQHandler+0x130>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e412:	0716      	lsls	r6, r2, #28
 800e414:	d503      	bpl.n	800e41e <HAL_UART_IRQHandler+0x46>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800e416:	068d      	lsls	r5, r1, #26
 800e418:	d47d      	bmi.n	800e516 <HAL_UART_IRQHandler+0x13e>
 800e41a:	2800      	cmp	r0, #0
 800e41c:	d17b      	bne.n	800e516 <HAL_UART_IRQHandler+0x13e>
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e41e:	0510      	lsls	r0, r2, #20
 800e420:	d508      	bpl.n	800e434 <HAL_UART_IRQHandler+0x5c>
 800e422:	014e      	lsls	r6, r1, #5
 800e424:	d506      	bpl.n	800e434 <HAL_UART_IRQHandler+0x5c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e426:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800e42a:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e42c:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800e42e:	f040 0020 	orr.w	r0, r0, #32
 800e432:	67e0      	str	r0, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e434:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800e436:	2800      	cmp	r0, #0
 800e438:	d04b      	beq.n	800e4d2 <HAL_UART_IRQHandler+0xfa>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800e43a:	0695      	lsls	r5, r2, #26
 800e43c:	d501      	bpl.n	800e442 <HAL_UART_IRQHandler+0x6a>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800e43e:	0688      	lsls	r0, r1, #26
 800e440:	d474      	bmi.n	800e52c <HAL_UART_IRQHandler+0x154>
      errorcode = huart->ErrorCode;
 800e442:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e444:	6899      	ldr	r1, [r3, #8]
 800e446:	0649      	lsls	r1, r1, #25
 800e448:	d402      	bmi.n	800e450 <HAL_UART_IRQHandler+0x78>
 800e44a:	f015 0528 	ands.w	r5, r5, #40	; 0x28
 800e44e:	d074      	beq.n	800e53a <HAL_UART_IRQHandler+0x162>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e450:	681a      	ldr	r2, [r3, #0]
  huart->RxState = HAL_UART_STATE_READY;
 800e452:	2020      	movs	r0, #32
  huart->RxISR = NULL;
 800e454:	2100      	movs	r1, #0
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e456:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e45a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e45c:	689a      	ldr	r2, [r3, #8]
 800e45e:	f022 0201 	bic.w	r2, r2, #1
 800e462:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 800e464:	67a0      	str	r0, [r4, #120]	; 0x78
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e466:	689a      	ldr	r2, [r3, #8]
  huart->RxISR = NULL;
 800e468:	6621      	str	r1, [r4, #96]	; 0x60
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e46a:	0652      	lsls	r2, r2, #25
 800e46c:	d55a      	bpl.n	800e524 <HAL_UART_IRQHandler+0x14c>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e46e:	689a      	ldr	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 800e470:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e472:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e476:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 800e478:	2900      	cmp	r1, #0
 800e47a:	d053      	beq.n	800e524 <HAL_UART_IRQHandler+0x14c>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e47c:	4b31      	ldr	r3, [pc, #196]	; (800e544 <HAL_UART_IRQHandler+0x16c>)
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e47e:	4608      	mov	r0, r1
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e480:	650b      	str	r3, [r1, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e482:	f7f8 fa87 	bl	8006994 <HAL_DMA_Abort_IT>
 800e486:	b320      	cbz	r0, 800e4d2 <HAL_UART_IRQHandler+0xfa>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e488:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
}
 800e48a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e48e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800e490:	4718      	bx	r3
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800e492:	0696      	lsls	r6, r2, #26
 800e494:	d509      	bpl.n	800e4aa <HAL_UART_IRQHandler+0xd2>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800e496:	068e      	lsls	r6, r1, #26
 800e498:	d507      	bpl.n	800e4aa <HAL_UART_IRQHandler+0xd2>
      if (huart->RxISR != NULL)
 800e49a:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800e49c:	b1cb      	cbz	r3, 800e4d2 <HAL_UART_IRQHandler+0xfa>
}
 800e49e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800e4a2:	4718      	bx	r3
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800e4a4:	f411 7f90 	tst.w	r1, #288	; 0x120
 800e4a8:	d1a3      	bne.n	800e3f2 <HAL_UART_IRQHandler+0x1a>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e4aa:	02d6      	lsls	r6, r2, #11
 800e4ac:	d409      	bmi.n	800e4c2 <HAL_UART_IRQHandler+0xea>
  if (((isrflags & USART_ISR_TXE) != 0U)
 800e4ae:	0616      	lsls	r6, r2, #24
 800e4b0:	d510      	bpl.n	800e4d4 <HAL_UART_IRQHandler+0xfc>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800e4b2:	060d      	lsls	r5, r1, #24
 800e4b4:	d50e      	bpl.n	800e4d4 <HAL_UART_IRQHandler+0xfc>
    if (huart->TxISR != NULL)
 800e4b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e4b8:	b15b      	cbz	r3, 800e4d2 <HAL_UART_IRQHandler+0xfa>
      huart->TxISR(huart);
 800e4ba:	4620      	mov	r0, r4
}
 800e4bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800e4c0:	4718      	bx	r3
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e4c2:	0268      	lsls	r0, r5, #9
 800e4c4:	d5f3      	bpl.n	800e4ae <HAL_UART_IRQHandler+0xd6>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e4c6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800e4ca:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e4cc:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800e4ce:	f7ff ff81 	bl	800e3d4 <HAL_UARTEx_WakeupCallback>
}
 800e4d2:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e4d4:	0650      	lsls	r0, r2, #25
 800e4d6:	d5fc      	bpl.n	800e4d2 <HAL_UART_IRQHandler+0xfa>
 800e4d8:	064a      	lsls	r2, r1, #25
 800e4da:	d5fa      	bpl.n	800e4d2 <HAL_UART_IRQHandler+0xfa>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e4dc:	681a      	ldr	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e4de:	2520      	movs	r5, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e4e0:	2100      	movs	r1, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e4e2:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e4e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e4e8:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800e4ea:	6765      	str	r5, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 800e4ec:	6661      	str	r1, [r4, #100]	; 0x64
  HAL_UART_TxCpltCallback(huart);
 800e4ee:	f7f2 fda1 	bl	8001034 <HAL_UART_TxCpltCallback>
}
 800e4f2:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e4f4:	2800      	cmp	r0, #0
 800e4f6:	d08c      	beq.n	800e412 <HAL_UART_IRQHandler+0x3a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e4f8:	2502      	movs	r5, #2
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e4fa:	0756      	lsls	r6, r2, #29
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e4fc:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e4fe:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 800e500:	f045 0504 	orr.w	r5, r5, #4
 800e504:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e506:	d584      	bpl.n	800e412 <HAL_UART_IRQHandler+0x3a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e508:	2504      	movs	r5, #4
 800e50a:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e50c:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 800e50e:	f045 0502 	orr.w	r5, r5, #2
 800e512:	67e5      	str	r5, [r4, #124]	; 0x7c
 800e514:	e77d      	b.n	800e412 <HAL_UART_IRQHandler+0x3a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e516:	2008      	movs	r0, #8
 800e518:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e51a:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800e51c:	f040 0008 	orr.w	r0, r0, #8
 800e520:	67e0      	str	r0, [r4, #124]	; 0x7c
 800e522:	e77c      	b.n	800e41e <HAL_UART_IRQHandler+0x46>
            HAL_UART_ErrorCallback(huart);
 800e524:	4620      	mov	r0, r4
 800e526:	f7f4 fdd1 	bl	80030cc <HAL_UART_ErrorCallback>
}
 800e52a:	bd70      	pop	{r4, r5, r6, pc}
        if (huart->RxISR != NULL)
 800e52c:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800e52e:	2a00      	cmp	r2, #0
 800e530:	d087      	beq.n	800e442 <HAL_UART_IRQHandler+0x6a>
          huart->RxISR(huart);
 800e532:	4620      	mov	r0, r4
 800e534:	4790      	blx	r2
 800e536:	6823      	ldr	r3, [r4, #0]
 800e538:	e783      	b.n	800e442 <HAL_UART_IRQHandler+0x6a>
        HAL_UART_ErrorCallback(huart);
 800e53a:	4620      	mov	r0, r4
 800e53c:	f7f4 fdc6 	bl	80030cc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e540:	67e5      	str	r5, [r4, #124]	; 0x7c
}
 800e542:	bd70      	pop	{r4, r5, r6, pc}
 800e544:	0800e3bd 	.word	0x0800e3bd

0800e548 <UART_SetConfig>:
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800e548:	4bba      	ldr	r3, [pc, #744]	; (800e834 <UART_SetConfig+0x2ec>)
 800e54a:	6842      	ldr	r2, [r0, #4]
 800e54c:	429a      	cmp	r2, r3
{
 800e54e:	b570      	push	{r4, r5, r6, lr}
 800e550:	4604      	mov	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800e552:	f200 80bf 	bhi.w	800e6d4 <UART_SetConfig+0x18c>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800e556:	68a3      	ldr	r3, [r4, #8]
 800e558:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 800e55c:	d002      	beq.n	800e564 <UART_SetConfig+0x1c>
 800e55e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e562:	d17c      	bne.n	800e65e <UART_SetConfig+0x116>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800e564:	68e3      	ldr	r3, [r4, #12]
 800e566:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800e56a:	f040 8082 	bne.w	800e672 <UART_SetConfig+0x12a>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800e56e:	6a23      	ldr	r3, [r4, #32]
 800e570:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 800e574:	f040 8087 	bne.w	800e686 <UART_SetConfig+0x13e>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800e578:	6923      	ldr	r3, [r4, #16]
 800e57a:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 800e57e:	d002      	beq.n	800e586 <UART_SetConfig+0x3e>
 800e580:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800e584:	d165      	bne.n	800e652 <UART_SetConfig+0x10a>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800e586:	6963      	ldr	r3, [r4, #20]
 800e588:	f033 020c 	bics.w	r2, r3, #12
 800e58c:	d148      	bne.n	800e620 <UART_SetConfig+0xd8>
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d046      	beq.n	800e620 <UART_SetConfig+0xd8>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800e592:	69a3      	ldr	r3, [r4, #24]
 800e594:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 800e598:	d14b      	bne.n	800e632 <UART_SetConfig+0xea>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800e59a:	69e0      	ldr	r0, [r4, #28]
 800e59c:	f430 4300 	bics.w	r3, r0, #32768	; 0x8000
 800e5a0:	d150      	bne.n	800e644 <UART_SetConfig+0xfc>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e5a2:	6823      	ldr	r3, [r4, #0]
 800e5a4:	6921      	ldr	r1, [r4, #16]
 800e5a6:	68a2      	ldr	r2, [r4, #8]
 800e5a8:	681e      	ldr	r6, [r3, #0]
 800e5aa:	430a      	orrs	r2, r1
 800e5ac:	4da2      	ldr	r5, [pc, #648]	; (800e838 <UART_SetConfig+0x2f0>)
 800e5ae:	6961      	ldr	r1, [r4, #20]
 800e5b0:	4035      	ands	r5, r6
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e5b2:	68e6      	ldr	r6, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e5b4:	430a      	orrs	r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e5b6:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e5b8:	432a      	orrs	r2, r5
  tmpreg |= huart->Init.OneBitSampling;
 800e5ba:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e5bc:	4302      	orrs	r2, r0
  tmpreg |= huart->Init.OneBitSampling;
 800e5be:	4329      	orrs	r1, r5
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e5c0:	4d9e      	ldr	r5, [pc, #632]	; (800e83c <UART_SetConfig+0x2f4>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e5c2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e5c4:	685a      	ldr	r2, [r3, #4]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e5c6:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e5c8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800e5cc:	ea42 0206 	orr.w	r2, r2, r6
 800e5d0:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e5d2:	689a      	ldr	r2, [r3, #8]
 800e5d4:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 800e5d8:	ea41 0102 	orr.w	r1, r1, r2
 800e5dc:	6099      	str	r1, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e5de:	d07f      	beq.n	800e6e0 <UART_SetConfig+0x198>
 800e5e0:	4a97      	ldr	r2, [pc, #604]	; (800e840 <UART_SetConfig+0x2f8>)
 800e5e2:	4293      	cmp	r3, r2
 800e5e4:	d055      	beq.n	800e692 <UART_SetConfig+0x14a>
 800e5e6:	4a97      	ldr	r2, [pc, #604]	; (800e844 <UART_SetConfig+0x2fc>)
 800e5e8:	4293      	cmp	r3, r2
 800e5ea:	f000 80f1 	beq.w	800e7d0 <UART_SetConfig+0x288>
 800e5ee:	4a96      	ldr	r2, [pc, #600]	; (800e848 <UART_SetConfig+0x300>)
 800e5f0:	4293      	cmp	r3, r2
 800e5f2:	f000 813b 	beq.w	800e86c <UART_SetConfig+0x324>
 800e5f6:	4a95      	ldr	r2, [pc, #596]	; (800e84c <UART_SetConfig+0x304>)
 800e5f8:	4293      	cmp	r3, r2
 800e5fa:	f000 8091 	beq.w	800e720 <UART_SetConfig+0x1d8>
 800e5fe:	4a94      	ldr	r2, [pc, #592]	; (800e850 <UART_SetConfig+0x308>)
 800e600:	4293      	cmp	r3, r2
 800e602:	f000 80fd 	beq.w	800e800 <UART_SetConfig+0x2b8>
 800e606:	4a93      	ldr	r2, [pc, #588]	; (800e854 <UART_SetConfig+0x30c>)
 800e608:	4293      	cmp	r3, r2
 800e60a:	f000 8160 	beq.w	800e8ce <UART_SetConfig+0x386>
 800e60e:	4a92      	ldr	r2, [pc, #584]	; (800e858 <UART_SetConfig+0x310>)
 800e610:	4293      	cmp	r3, r2
 800e612:	f000 816e 	beq.w	800e8f2 <UART_SetConfig+0x3aa>
  huart->RxISR = NULL;
 800e616:	2300      	movs	r3, #0
      ret = HAL_ERROR;
 800e618:	2001      	movs	r0, #1
  huart->TxISR = NULL;
 800e61a:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60
}
 800e61e:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800e620:	f640 21c4 	movw	r1, #2756	; 0xac4
 800e624:	488d      	ldr	r0, [pc, #564]	; (800e85c <UART_SetConfig+0x314>)
 800e626:	f7f4 fba7 	bl	8002d78 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800e62a:	69a3      	ldr	r3, [r4, #24]
 800e62c:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 800e630:	d0b3      	beq.n	800e59a <UART_SetConfig+0x52>
 800e632:	488a      	ldr	r0, [pc, #552]	; (800e85c <UART_SetConfig+0x314>)
 800e634:	f640 21c5 	movw	r1, #2757	; 0xac5
 800e638:	f7f4 fb9e 	bl	8002d78 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800e63c:	69e0      	ldr	r0, [r4, #28]
 800e63e:	f430 4300 	bics.w	r3, r0, #32768	; 0x8000
 800e642:	d0ae      	beq.n	800e5a2 <UART_SetConfig+0x5a>
 800e644:	4885      	ldr	r0, [pc, #532]	; (800e85c <UART_SetConfig+0x314>)
 800e646:	f640 21c6 	movw	r1, #2758	; 0xac6
 800e64a:	f7f4 fb95 	bl	8002d78 <assert_failed>
 800e64e:	69e0      	ldr	r0, [r4, #28]
 800e650:	e7a7      	b.n	800e5a2 <UART_SetConfig+0x5a>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800e652:	f640 21c3 	movw	r1, #2755	; 0xac3
 800e656:	4881      	ldr	r0, [pc, #516]	; (800e85c <UART_SetConfig+0x314>)
 800e658:	f7f4 fb8e 	bl	8002d78 <assert_failed>
 800e65c:	e793      	b.n	800e586 <UART_SetConfig+0x3e>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800e65e:	f640 21bf 	movw	r1, #2751	; 0xabf
 800e662:	487e      	ldr	r0, [pc, #504]	; (800e85c <UART_SetConfig+0x314>)
 800e664:	f7f4 fb88 	bl	8002d78 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800e668:	68e3      	ldr	r3, [r4, #12]
 800e66a:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800e66e:	f43f af7e 	beq.w	800e56e <UART_SetConfig+0x26>
 800e672:	f44f 612c 	mov.w	r1, #2752	; 0xac0
 800e676:	4879      	ldr	r0, [pc, #484]	; (800e85c <UART_SetConfig+0x314>)
 800e678:	f7f4 fb7e 	bl	8002d78 <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800e67c:	6a23      	ldr	r3, [r4, #32]
 800e67e:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 800e682:	f43f af79 	beq.w	800e578 <UART_SetConfig+0x30>
 800e686:	f640 21c1 	movw	r1, #2753	; 0xac1
 800e68a:	4874      	ldr	r0, [pc, #464]	; (800e85c <UART_SetConfig+0x314>)
 800e68c:	f7f4 fb74 	bl	8002d78 <assert_failed>
 800e690:	e772      	b.n	800e578 <UART_SetConfig+0x30>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e692:	4b73      	ldr	r3, [pc, #460]	; (800e860 <UART_SetConfig+0x318>)
 800e694:	4a73      	ldr	r2, [pc, #460]	; (800e864 <UART_SetConfig+0x31c>)
 800e696:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e69a:	f003 030c 	and.w	r3, r3, #12
 800e69e:	5cd3      	ldrb	r3, [r2, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e6a0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800e6a4:	d024      	beq.n	800e6f0 <UART_SetConfig+0x1a8>
    switch (clocksource)
 800e6a6:	2b08      	cmp	r3, #8
 800e6a8:	d8b5      	bhi.n	800e616 <UART_SetConfig+0xce>
 800e6aa:	a201      	add	r2, pc, #4	; (adr r2, 800e6b0 <UART_SetConfig+0x168>)
 800e6ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6b0:	0800e7bf 	.word	0x0800e7bf
 800e6b4:	0800e74f 	.word	0x0800e74f
 800e6b8:	0800e8a7 	.word	0x0800e8a7
 800e6bc:	0800e617 	.word	0x0800e617
 800e6c0:	0800e817 	.word	0x0800e817
 800e6c4:	0800e617 	.word	0x0800e617
 800e6c8:	0800e617 	.word	0x0800e617
 800e6cc:	0800e617 	.word	0x0800e617
 800e6d0:	0800e7f1 	.word	0x0800e7f1
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800e6d4:	f640 21be 	movw	r1, #2750	; 0xabe
 800e6d8:	4860      	ldr	r0, [pc, #384]	; (800e85c <UART_SetConfig+0x314>)
 800e6da:	f7f4 fb4d 	bl	8002d78 <assert_failed>
 800e6de:	e73a      	b.n	800e556 <UART_SetConfig+0xe>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e6e0:	4b5f      	ldr	r3, [pc, #380]	; (800e860 <UART_SetConfig+0x318>)
 800e6e2:	4a61      	ldr	r2, [pc, #388]	; (800e868 <UART_SetConfig+0x320>)
 800e6e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e6e8:	f003 0303 	and.w	r3, r3, #3
 800e6ec:	5cd3      	ldrb	r3, [r2, r3]
 800e6ee:	e7d7      	b.n	800e6a0 <UART_SetConfig+0x158>
    switch (clocksource)
 800e6f0:	2b08      	cmp	r3, #8
 800e6f2:	d890      	bhi.n	800e616 <UART_SetConfig+0xce>
 800e6f4:	a201      	add	r2, pc, #4	; (adr r2, 800e6fc <UART_SetConfig+0x1b4>)
 800e6f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6fa:	bf00      	nop
 800e6fc:	0800e829 	.word	0x0800e829
 800e700:	0800e77b 	.word	0x0800e77b
 800e704:	0800e887 	.word	0x0800e887
 800e708:	0800e617 	.word	0x0800e617
 800e70c:	0800e82f 	.word	0x0800e82f
 800e710:	0800e617 	.word	0x0800e617
 800e714:	0800e617 	.word	0x0800e617
 800e718:	0800e617 	.word	0x0800e617
 800e71c:	0800e897 	.word	0x0800e897
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e720:	4b4f      	ldr	r3, [pc, #316]	; (800e860 <UART_SetConfig+0x318>)
 800e722:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e726:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e72a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e72e:	d06f      	beq.n	800e810 <UART_SetConfig+0x2c8>
 800e730:	d93f      	bls.n	800e7b2 <UART_SetConfig+0x26a>
 800e732:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e736:	f000 80a3 	beq.w	800e880 <UART_SetConfig+0x338>
 800e73a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e73e:	d054      	beq.n	800e7ea <UART_SetConfig+0x2a2>
 800e740:	e769      	b.n	800e616 <UART_SetConfig+0xce>
 800e742:	2b00      	cmp	r3, #0
 800e744:	f47f af67 	bne.w	800e616 <UART_SetConfig+0xce>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e748:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800e74c:	d015      	beq.n	800e77a <UART_SetConfig+0x232>
        pclk = HAL_RCC_GetPCLK2Freq();
 800e74e:	f7fb ff5b 	bl	800a608 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e752:	6862      	ldr	r2, [r4, #4]
 800e754:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800e758:	fbb3 f3f2 	udiv	r3, r3, r2
 800e75c:	b29b      	uxth	r3, r3
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e75e:	f1a3 0110 	sub.w	r1, r3, #16
 800e762:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800e766:	4291      	cmp	r1, r2
 800e768:	f63f af55 	bhi.w	800e616 <UART_SetConfig+0xce>
      huart->Instance->BRR = usartdiv;
 800e76c:	6822      	ldr	r2, [r4, #0]
 800e76e:	2000      	movs	r0, #0
 800e770:	60d3      	str	r3, [r2, #12]
  huart->RxISR = NULL;
 800e772:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 800e774:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60
}
 800e778:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 800e77a:	f7fb ff45 	bl	800a608 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800e77e:	6862      	ldr	r2, [r4, #4]
 800e780:	0853      	lsrs	r3, r2, #1
 800e782:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800e786:	fbb3 f3f2 	udiv	r3, r3, r2
 800e78a:	b29b      	uxth	r3, r3
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e78c:	f1a3 0110 	sub.w	r1, r3, #16
 800e790:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800e794:	4291      	cmp	r1, r2
 800e796:	f63f af3e 	bhi.w	800e616 <UART_SetConfig+0xce>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e79a:	f023 020f 	bic.w	r2, r3, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e79e:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 800e7a2:	6821      	ldr	r1, [r4, #0]
 800e7a4:	2000      	movs	r0, #0
 800e7a6:	4313      	orrs	r3, r2
 800e7a8:	60cb      	str	r3, [r1, #12]
  huart->RxISR = NULL;
 800e7aa:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 800e7ac:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60
}
 800e7b0:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	f47f af2f 	bne.w	800e616 <UART_SetConfig+0xce>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e7b8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800e7bc:	d034      	beq.n	800e828 <UART_SetConfig+0x2e0>
        pclk = HAL_RCC_GetPCLK1Freq();
 800e7be:	f7fb ff13 	bl	800a5e8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e7c2:	6862      	ldr	r2, [r4, #4]
 800e7c4:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800e7c8:	fbb3 f3f2 	udiv	r3, r3, r2
 800e7cc:	b29b      	uxth	r3, r3
        break;
 800e7ce:	e7c6      	b.n	800e75e <UART_SetConfig+0x216>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e7d0:	4b23      	ldr	r3, [pc, #140]	; (800e860 <UART_SetConfig+0x318>)
 800e7d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e7d6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800e7da:	2b10      	cmp	r3, #16
 800e7dc:	d018      	beq.n	800e810 <UART_SetConfig+0x2c8>
 800e7de:	d9e8      	bls.n	800e7b2 <UART_SetConfig+0x26a>
 800e7e0:	2b20      	cmp	r3, #32
 800e7e2:	d04d      	beq.n	800e880 <UART_SetConfig+0x338>
 800e7e4:	2b30      	cmp	r3, #48	; 0x30
 800e7e6:	f47f af16 	bne.w	800e616 <UART_SetConfig+0xce>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e7ea:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800e7ee:	d052      	beq.n	800e896 <UART_SetConfig+0x34e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800e7f0:	6862      	ldr	r2, [r4, #4]
 800e7f2:	0853      	lsrs	r3, r2, #1
 800e7f4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800e7f8:	fbb3 f3f2 	udiv	r3, r3, r2
 800e7fc:	b29b      	uxth	r3, r3
        break;
 800e7fe:	e7ae      	b.n	800e75e <UART_SetConfig+0x216>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e800:	4b17      	ldr	r3, [pc, #92]	; (800e860 <UART_SetConfig+0x318>)
 800e802:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e806:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e80a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e80e:	d152      	bne.n	800e8b6 <UART_SetConfig+0x36e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e810:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800e814:	d00b      	beq.n	800e82e <UART_SetConfig+0x2e6>
        pclk = HAL_RCC_GetSysClockFreq();
 800e816:	f7fb fd8d 	bl	800a334 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e81a:	6862      	ldr	r2, [r4, #4]
 800e81c:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800e820:	fbb3 f3f2 	udiv	r3, r3, r2
 800e824:	b29b      	uxth	r3, r3
        break;
 800e826:	e79a      	b.n	800e75e <UART_SetConfig+0x216>
        pclk = HAL_RCC_GetPCLK1Freq();
 800e828:	f7fb fede 	bl	800a5e8 <HAL_RCC_GetPCLK1Freq>
 800e82c:	e7a7      	b.n	800e77e <UART_SetConfig+0x236>
        pclk = HAL_RCC_GetSysClockFreq();
 800e82e:	f7fb fd81 	bl	800a334 <HAL_RCC_GetSysClockFreq>
 800e832:	e7a4      	b.n	800e77e <UART_SetConfig+0x236>
 800e834:	019bfcc0 	.word	0x019bfcc0
 800e838:	efff69f3 	.word	0xefff69f3
 800e83c:	40011000 	.word	0x40011000
 800e840:	40004400 	.word	0x40004400
 800e844:	40004800 	.word	0x40004800
 800e848:	40004c00 	.word	0x40004c00
 800e84c:	40005000 	.word	0x40005000
 800e850:	40011400 	.word	0x40011400
 800e854:	40007800 	.word	0x40007800
 800e858:	40007c00 	.word	0x40007c00
 800e85c:	08026754 	.word	0x08026754
 800e860:	40023800 	.word	0x40023800
 800e864:	08026744 	.word	0x08026744
 800e868:	08026740 	.word	0x08026740
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e86c:	4b2a      	ldr	r3, [pc, #168]	; (800e918 <UART_SetConfig+0x3d0>)
 800e86e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e872:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800e876:	2b40      	cmp	r3, #64	; 0x40
 800e878:	d0ca      	beq.n	800e810 <UART_SetConfig+0x2c8>
 800e87a:	d99a      	bls.n	800e7b2 <UART_SetConfig+0x26a>
 800e87c:	2b80      	cmp	r3, #128	; 0x80
 800e87e:	d123      	bne.n	800e8c8 <UART_SetConfig+0x380>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e880:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800e884:	d10f      	bne.n	800e8a6 <UART_SetConfig+0x35e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800e886:	6862      	ldr	r2, [r4, #4]
 800e888:	4b24      	ldr	r3, [pc, #144]	; (800e91c <UART_SetConfig+0x3d4>)
 800e88a:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800e88e:	fbb3 f3f2 	udiv	r3, r3, r2
 800e892:	b29b      	uxth	r3, r3
        break;
 800e894:	e77a      	b.n	800e78c <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800e896:	6862      	ldr	r2, [r4, #4]
 800e898:	0853      	lsrs	r3, r2, #1
 800e89a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800e89e:	fbb3 f3f2 	udiv	r3, r3, r2
 800e8a2:	b29b      	uxth	r3, r3
        break;
 800e8a4:	e772      	b.n	800e78c <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800e8a6:	6862      	ldr	r2, [r4, #4]
 800e8a8:	4b1d      	ldr	r3, [pc, #116]	; (800e920 <UART_SetConfig+0x3d8>)
 800e8aa:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800e8ae:	fbb3 f3f2 	udiv	r3, r3, r2
 800e8b2:	b29b      	uxth	r3, r3
        break;
 800e8b4:	e753      	b.n	800e75e <UART_SetConfig+0x216>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e8b6:	f67f af44 	bls.w	800e742 <UART_SetConfig+0x1fa>
 800e8ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e8be:	d0df      	beq.n	800e880 <UART_SetConfig+0x338>
 800e8c0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e8c4:	d091      	beq.n	800e7ea <UART_SetConfig+0x2a2>
 800e8c6:	e6a6      	b.n	800e616 <UART_SetConfig+0xce>
 800e8c8:	2bc0      	cmp	r3, #192	; 0xc0
 800e8ca:	d08e      	beq.n	800e7ea <UART_SetConfig+0x2a2>
 800e8cc:	e6a3      	b.n	800e616 <UART_SetConfig+0xce>
 800e8ce:	4b12      	ldr	r3, [pc, #72]	; (800e918 <UART_SetConfig+0x3d0>)
 800e8d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e8d4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800e8d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e8dc:	d098      	beq.n	800e810 <UART_SetConfig+0x2c8>
 800e8de:	f67f af68 	bls.w	800e7b2 <UART_SetConfig+0x26a>
 800e8e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e8e6:	d0cb      	beq.n	800e880 <UART_SetConfig+0x338>
 800e8e8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800e8ec:	f43f af7d 	beq.w	800e7ea <UART_SetConfig+0x2a2>
 800e8f0:	e691      	b.n	800e616 <UART_SetConfig+0xce>
 800e8f2:	4b09      	ldr	r3, [pc, #36]	; (800e918 <UART_SetConfig+0x3d0>)
 800e8f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e8f8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800e8fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e900:	d086      	beq.n	800e810 <UART_SetConfig+0x2c8>
 800e902:	f67f af56 	bls.w	800e7b2 <UART_SetConfig+0x26a>
 800e906:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e90a:	d0b9      	beq.n	800e880 <UART_SetConfig+0x338>
 800e90c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800e910:	f43f af6b 	beq.w	800e7ea <UART_SetConfig+0x2a2>
 800e914:	e67f      	b.n	800e616 <UART_SetConfig+0xce>
 800e916:	bf00      	nop
 800e918:	40023800 	.word	0x40023800
 800e91c:	01e84800 	.word	0x01e84800
 800e920:	00f42400 	.word	0x00f42400

0800e924 <UART_AdvFeatureConfig>:
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800e924:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800e926:	2bff      	cmp	r3, #255	; 0xff
{
 800e928:	b510      	push	{r4, lr}
 800e92a:	4604      	mov	r4, r0
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800e92c:	d87d      	bhi.n	800ea2a <UART_AdvFeatureConfig+0x106>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e92e:	07da      	lsls	r2, r3, #31
 800e930:	d50a      	bpl.n	800e948 <UART_AdvFeatureConfig+0x24>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800e932:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800e934:	f431 3200 	bics.w	r2, r1, #131072	; 0x20000
 800e938:	f040 8097 	bne.w	800ea6a <UART_AdvFeatureConfig+0x146>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e93c:	6820      	ldr	r0, [r4, #0]
 800e93e:	6842      	ldr	r2, [r0, #4]
 800e940:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800e944:	430a      	orrs	r2, r1
 800e946:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e948:	0798      	lsls	r0, r3, #30
 800e94a:	d50a      	bpl.n	800e962 <UART_AdvFeatureConfig+0x3e>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800e94c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800e94e:	f431 3280 	bics.w	r2, r1, #65536	; 0x10000
 800e952:	f040 8092 	bne.w	800ea7a <UART_AdvFeatureConfig+0x156>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e956:	6820      	ldr	r0, [r4, #0]
 800e958:	6842      	ldr	r2, [r0, #4]
 800e95a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800e95e:	430a      	orrs	r2, r1
 800e960:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e962:	0759      	lsls	r1, r3, #29
 800e964:	d50a      	bpl.n	800e97c <UART_AdvFeatureConfig+0x58>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800e966:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800e968:	f431 2280 	bics.w	r2, r1, #262144	; 0x40000
 800e96c:	f040 808d 	bne.w	800ea8a <UART_AdvFeatureConfig+0x166>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e970:	6820      	ldr	r0, [r4, #0]
 800e972:	6842      	ldr	r2, [r0, #4]
 800e974:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800e978:	430a      	orrs	r2, r1
 800e97a:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e97c:	071a      	lsls	r2, r3, #28
 800e97e:	d50a      	bpl.n	800e996 <UART_AdvFeatureConfig+0x72>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800e980:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e982:	f431 4200 	bics.w	r2, r1, #32768	; 0x8000
 800e986:	f040 8088 	bne.w	800ea9a <UART_AdvFeatureConfig+0x176>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e98a:	6820      	ldr	r0, [r4, #0]
 800e98c:	6842      	ldr	r2, [r0, #4]
 800e98e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800e992:	430a      	orrs	r2, r1
 800e994:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e996:	06d8      	lsls	r0, r3, #27
 800e998:	d50a      	bpl.n	800e9b0 <UART_AdvFeatureConfig+0x8c>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800e99a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800e99c:	f431 5280 	bics.w	r2, r1, #4096	; 0x1000
 800e9a0:	f040 8083 	bne.w	800eaaa <UART_AdvFeatureConfig+0x186>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e9a4:	6820      	ldr	r0, [r4, #0]
 800e9a6:	6882      	ldr	r2, [r0, #8]
 800e9a8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800e9ac:	430a      	orrs	r2, r1
 800e9ae:	6082      	str	r2, [r0, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e9b0:	0699      	lsls	r1, r3, #26
 800e9b2:	d509      	bpl.n	800e9c8 <UART_AdvFeatureConfig+0xa4>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800e9b4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800e9b6:	f431 5200 	bics.w	r2, r1, #8192	; 0x2000
 800e9ba:	d17e      	bne.n	800eaba <UART_AdvFeatureConfig+0x196>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e9bc:	6820      	ldr	r0, [r4, #0]
 800e9be:	6882      	ldr	r2, [r0, #8]
 800e9c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e9c4:	430a      	orrs	r2, r1
 800e9c6:	6082      	str	r2, [r0, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e9c8:	065a      	lsls	r2, r3, #25
 800e9ca:	d521      	bpl.n	800ea10 <UART_AdvFeatureConfig+0xec>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800e9cc:	4b46      	ldr	r3, [pc, #280]	; (800eae8 <UART_AdvFeatureConfig+0x1c4>)
 800e9ce:	6822      	ldr	r2, [r4, #0]
 800e9d0:	4846      	ldr	r0, [pc, #280]	; (800eaec <UART_AdvFeatureConfig+0x1c8>)
 800e9d2:	4947      	ldr	r1, [pc, #284]	; (800eaf0 <UART_AdvFeatureConfig+0x1cc>)
 800e9d4:	429a      	cmp	r2, r3
 800e9d6:	bf18      	it	ne
 800e9d8:	4282      	cmpne	r2, r0
 800e9da:	bf14      	ite	ne
 800e9dc:	2301      	movne	r3, #1
 800e9de:	2300      	moveq	r3, #0
 800e9e0:	428a      	cmp	r2, r1
 800e9e2:	bf0c      	ite	eq
 800e9e4:	2300      	moveq	r3, #0
 800e9e6:	f003 0301 	andne.w	r3, r3, #1
 800e9ea:	b113      	cbz	r3, 800e9f2 <UART_AdvFeatureConfig+0xce>
 800e9ec:	4b41      	ldr	r3, [pc, #260]	; (800eaf4 <UART_AdvFeatureConfig+0x1d0>)
 800e9ee:	429a      	cmp	r2, r3
 800e9f0:	d16b      	bne.n	800eaca <UART_AdvFeatureConfig+0x1a6>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800e9f2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800e9f4:	f432 1380 	bics.w	r3, r2, #1048576	; 0x100000
 800e9f8:	d130      	bne.n	800ea5c <UART_AdvFeatureConfig+0x138>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e9fa:	6821      	ldr	r1, [r4, #0]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e9fc:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ea00:	684b      	ldr	r3, [r1, #4]
 800ea02:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ea06:	ea43 0302 	orr.w	r3, r3, r2
 800ea0a:	604b      	str	r3, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ea0c:	d01b      	beq.n	800ea46 <UART_AdvFeatureConfig+0x122>
 800ea0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ea10:	061b      	lsls	r3, r3, #24
 800ea12:	d509      	bpl.n	800ea28 <UART_AdvFeatureConfig+0x104>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800ea14:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800ea16:	f432 2300 	bics.w	r3, r2, #524288	; 0x80000
 800ea1a:	d10d      	bne.n	800ea38 <UART_AdvFeatureConfig+0x114>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ea1c:	6821      	ldr	r1, [r4, #0]
 800ea1e:	684b      	ldr	r3, [r1, #4]
 800ea20:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800ea24:	4313      	orrs	r3, r2
 800ea26:	604b      	str	r3, [r1, #4]
}
 800ea28:	bd10      	pop	{r4, pc}
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800ea2a:	f640 3143 	movw	r1, #2883	; 0xb43
 800ea2e:	4832      	ldr	r0, [pc, #200]	; (800eaf8 <UART_AdvFeatureConfig+0x1d4>)
 800ea30:	f7f4 f9a2 	bl	8002d78 <assert_failed>
 800ea34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ea36:	e77a      	b.n	800e92e <UART_AdvFeatureConfig+0xa>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800ea38:	f44f 6138 	mov.w	r1, #2944	; 0xb80
 800ea3c:	482e      	ldr	r0, [pc, #184]	; (800eaf8 <UART_AdvFeatureConfig+0x1d4>)
 800ea3e:	f7f4 f99b 	bl	8002d78 <assert_failed>
 800ea42:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800ea44:	e7ea      	b.n	800ea1c <UART_AdvFeatureConfig+0xf8>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800ea46:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800ea48:	f430 03c0 	bics.w	r3, r0, #6291456	; 0x600000
 800ea4c:	d143      	bne.n	800ead6 <UART_AdvFeatureConfig+0x1b2>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ea4e:	684a      	ldr	r2, [r1, #4]
 800ea50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ea52:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800ea56:	4302      	orrs	r2, r0
 800ea58:	604a      	str	r2, [r1, #4]
 800ea5a:	e7d9      	b.n	800ea10 <UART_AdvFeatureConfig+0xec>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800ea5c:	f640 3173 	movw	r1, #2931	; 0xb73
 800ea60:	4825      	ldr	r0, [pc, #148]	; (800eaf8 <UART_AdvFeatureConfig+0x1d4>)
 800ea62:	f7f4 f989 	bl	8002d78 <assert_failed>
 800ea66:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800ea68:	e7c7      	b.n	800e9fa <UART_AdvFeatureConfig+0xd6>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800ea6a:	f640 3148 	movw	r1, #2888	; 0xb48
 800ea6e:	4822      	ldr	r0, [pc, #136]	; (800eaf8 <UART_AdvFeatureConfig+0x1d4>)
 800ea70:	f7f4 f982 	bl	8002d78 <assert_failed>
 800ea74:	e9d4 3109 	ldrd	r3, r1, [r4, #36]	; 0x24
 800ea78:	e760      	b.n	800e93c <UART_AdvFeatureConfig+0x18>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800ea7a:	f640 314f 	movw	r1, #2895	; 0xb4f
 800ea7e:	481e      	ldr	r0, [pc, #120]	; (800eaf8 <UART_AdvFeatureConfig+0x1d4>)
 800ea80:	f7f4 f97a 	bl	8002d78 <assert_failed>
 800ea84:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800ea86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ea88:	e765      	b.n	800e956 <UART_AdvFeatureConfig+0x32>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800ea8a:	f640 3156 	movw	r1, #2902	; 0xb56
 800ea8e:	481a      	ldr	r0, [pc, #104]	; (800eaf8 <UART_AdvFeatureConfig+0x1d4>)
 800ea90:	f7f4 f972 	bl	8002d78 <assert_failed>
 800ea94:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ea96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ea98:	e76a      	b.n	800e970 <UART_AdvFeatureConfig+0x4c>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800ea9a:	f640 315d 	movw	r1, #2909	; 0xb5d
 800ea9e:	4816      	ldr	r0, [pc, #88]	; (800eaf8 <UART_AdvFeatureConfig+0x1d4>)
 800eaa0:	f7f4 f96a 	bl	8002d78 <assert_failed>
 800eaa4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800eaa6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eaa8:	e76f      	b.n	800e98a <UART_AdvFeatureConfig+0x66>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800eaaa:	f640 3164 	movw	r1, #2916	; 0xb64
 800eaae:	4812      	ldr	r0, [pc, #72]	; (800eaf8 <UART_AdvFeatureConfig+0x1d4>)
 800eab0:	f7f4 f962 	bl	8002d78 <assert_failed>
 800eab4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800eab6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eab8:	e774      	b.n	800e9a4 <UART_AdvFeatureConfig+0x80>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800eaba:	f640 316b 	movw	r1, #2923	; 0xb6b
 800eabe:	480e      	ldr	r0, [pc, #56]	; (800eaf8 <UART_AdvFeatureConfig+0x1d4>)
 800eac0:	f7f4 f95a 	bl	8002d78 <assert_failed>
 800eac4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800eac6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eac8:	e778      	b.n	800e9bc <UART_AdvFeatureConfig+0x98>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800eaca:	f640 3172 	movw	r1, #2930	; 0xb72
 800eace:	480a      	ldr	r0, [pc, #40]	; (800eaf8 <UART_AdvFeatureConfig+0x1d4>)
 800ead0:	f7f4 f952 	bl	8002d78 <assert_failed>
 800ead4:	e78d      	b.n	800e9f2 <UART_AdvFeatureConfig+0xce>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800ead6:	f640 3178 	movw	r1, #2936	; 0xb78
 800eada:	4807      	ldr	r0, [pc, #28]	; (800eaf8 <UART_AdvFeatureConfig+0x1d4>)
 800eadc:	f7f4 f94c 	bl	8002d78 <assert_failed>
 800eae0:	6821      	ldr	r1, [r4, #0]
 800eae2:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800eae4:	e7b3      	b.n	800ea4e <UART_AdvFeatureConfig+0x12a>
 800eae6:	bf00      	nop
 800eae8:	40011000 	.word	0x40011000
 800eaec:	40004400 	.word	0x40004400
 800eaf0:	40004800 	.word	0x40004800
 800eaf4:	40011400 	.word	0x40011400
 800eaf8:	08026754 	.word	0x08026754

0800eafc <UART_WaitOnFlagUntilTimeout>:
{
 800eafc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb00:	9d08      	ldr	r5, [sp, #32]
 800eb02:	4680      	mov	r8, r0
 800eb04:	460f      	mov	r7, r1
 800eb06:	4616      	mov	r6, r2
 800eb08:	4699      	mov	r9, r3
 800eb0a:	6804      	ldr	r4, [r0, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800eb0c:	e001      	b.n	800eb12 <UART_WaitOnFlagUntilTimeout+0x16>
    if (Timeout != HAL_MAX_DELAY)
 800eb0e:	1c68      	adds	r0, r5, #1
 800eb10:	d10a      	bne.n	800eb28 <UART_WaitOnFlagUntilTimeout+0x2c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800eb12:	69e0      	ldr	r0, [r4, #28]
 800eb14:	ea37 0300 	bics.w	r3, r7, r0
 800eb18:	bf0c      	ite	eq
 800eb1a:	2001      	moveq	r0, #1
 800eb1c:	2000      	movne	r0, #0
 800eb1e:	42b0      	cmp	r0, r6
 800eb20:	d0f5      	beq.n	800eb0e <UART_WaitOnFlagUntilTimeout+0x12>
  return HAL_OK;
 800eb22:	2000      	movs	r0, #0
}
 800eb24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800eb28:	f7f6 fccc 	bl	80054c4 <HAL_GetTick>
 800eb2c:	eba0 0009 	sub.w	r0, r0, r9
 800eb30:	fab5 f285 	clz	r2, r5
 800eb34:	42a8      	cmp	r0, r5
 800eb36:	ea4f 1252 	mov.w	r2, r2, lsr #5
 800eb3a:	d81e      	bhi.n	800eb7a <UART_WaitOnFlagUntilTimeout+0x7e>
 800eb3c:	b9ea      	cbnz	r2, 800eb7a <UART_WaitOnFlagUntilTimeout+0x7e>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800eb3e:	f8d8 4000 	ldr.w	r4, [r8]
 800eb42:	6823      	ldr	r3, [r4, #0]
 800eb44:	0759      	lsls	r1, r3, #29
 800eb46:	d5e4      	bpl.n	800eb12 <UART_WaitOnFlagUntilTimeout+0x16>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800eb48:	69e3      	ldr	r3, [r4, #28]
 800eb4a:	051b      	lsls	r3, r3, #20
 800eb4c:	d5e1      	bpl.n	800eb12 <UART_WaitOnFlagUntilTimeout+0x16>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800eb4e:	f44f 6100 	mov.w	r1, #2048	; 0x800
          huart->gState = HAL_UART_STATE_READY;
 800eb52:	2320      	movs	r3, #32
          return HAL_TIMEOUT;
 800eb54:	2003      	movs	r0, #3
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800eb56:	6221      	str	r1, [r4, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800eb58:	6821      	ldr	r1, [r4, #0]
 800eb5a:	f421 71d0 	bic.w	r1, r1, #416	; 0x1a0
 800eb5e:	6021      	str	r1, [r4, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eb60:	68a1      	ldr	r1, [r4, #8]
 800eb62:	f021 0101 	bic.w	r1, r1, #1
 800eb66:	60a1      	str	r1, [r4, #8]
          huart->gState = HAL_UART_STATE_READY;
 800eb68:	f8c8 3074 	str.w	r3, [r8, #116]	; 0x74
          __HAL_UNLOCK(huart);
 800eb6c:	f888 2070 	strb.w	r2, [r8, #112]	; 0x70
          huart->RxState = HAL_UART_STATE_READY;
 800eb70:	f8c8 3078 	str.w	r3, [r8, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800eb74:	f8c8 307c 	str.w	r3, [r8, #124]	; 0x7c
          return HAL_TIMEOUT;
 800eb78:	e7d4      	b.n	800eb24 <UART_WaitOnFlagUntilTimeout+0x28>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800eb7a:	f8d8 3000 	ldr.w	r3, [r8]
        huart->gState = HAL_UART_STATE_READY;
 800eb7e:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 800eb80:	2400      	movs	r4, #0
 800eb82:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800eb84:	681a      	ldr	r2, [r3, #0]
 800eb86:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800eb8a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eb8c:	689a      	ldr	r2, [r3, #8]
 800eb8e:	f022 0201 	bic.w	r2, r2, #1
 800eb92:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 800eb94:	f8c8 1074 	str.w	r1, [r8, #116]	; 0x74
        __HAL_UNLOCK(huart);
 800eb98:	f888 4070 	strb.w	r4, [r8, #112]	; 0x70
        huart->RxState = HAL_UART_STATE_READY;
 800eb9c:	f8c8 1078 	str.w	r1, [r8, #120]	; 0x78
 800eba0:	e7c0      	b.n	800eb24 <UART_WaitOnFlagUntilTimeout+0x28>
 800eba2:	bf00      	nop

0800eba4 <HAL_UART_Transmit>:
{
 800eba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eba8:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800ebaa:	6f43      	ldr	r3, [r0, #116]	; 0x74
{
 800ebac:	b084      	sub	sp, #16
  if (huart->gState == HAL_UART_STATE_READY)
 800ebae:	2b20      	cmp	r3, #32
 800ebb0:	d145      	bne.n	800ec3e <HAL_UART_Transmit+0x9a>
 800ebb2:	460d      	mov	r5, r1
    if ((pData == NULL) || (Size == 0U))
 800ebb4:	2900      	cmp	r1, #0
 800ebb6:	d046      	beq.n	800ec46 <HAL_UART_Transmit+0xa2>
 800ebb8:	fab2 f682 	clz	r6, r2
 800ebbc:	9203      	str	r2, [sp, #12]
 800ebbe:	0976      	lsrs	r6, r6, #5
 800ebc0:	2e00      	cmp	r6, #0
 800ebc2:	d140      	bne.n	800ec46 <HAL_UART_Transmit+0xa2>
    __HAL_LOCK(huart);
 800ebc4:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 800ebc8:	4604      	mov	r4, r0
 800ebca:	2b01      	cmp	r3, #1
 800ebcc:	d037      	beq.n	800ec3e <HAL_UART_Transmit+0x9a>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ebce:	2321      	movs	r3, #33	; 0x21
    __HAL_LOCK(huart);
 800ebd0:	2101      	movs	r1, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ebd2:	67c6      	str	r6, [r0, #124]	; 0x7c
    __HAL_LOCK(huart);
 800ebd4:	f880 1070 	strb.w	r1, [r0, #112]	; 0x70
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ebd8:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 800ebda:	f7f6 fc73 	bl	80054c4 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ebde:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 800ebe0:	9a03      	ldr	r2, [sp, #12]
    tickstart = HAL_GetTick();
 800ebe2:	4680      	mov	r8, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ebe4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferSize  = Size;
 800ebe8:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 800ebec:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ebf0:	d03d      	beq.n	800ec6e <HAL_UART_Transmit+0xca>
    while (huart->TxXferCount > 0U)
 800ebf2:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
    __HAL_UNLOCK(huart);
 800ebf6:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 800ebf8:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 800ebfa:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
    while (huart->TxXferCount > 0U)
 800ebfe:	b96b      	cbnz	r3, 800ec1c <HAL_UART_Transmit+0x78>
 800ec00:	e029      	b.n	800ec56 <HAL_UART_Transmit+0xb2>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ec02:	f815 2b01 	ldrb.w	r2, [r5], #1
 800ec06:	629a      	str	r2, [r3, #40]	; 0x28
      huart->TxXferCount--;
 800ec08:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 800ec0c:	3b01      	subs	r3, #1
 800ec0e:	b29b      	uxth	r3, r3
 800ec10:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800ec14:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 800ec18:	b29b      	uxth	r3, r3
 800ec1a:	b1e3      	cbz	r3, 800ec56 <HAL_UART_Transmit+0xb2>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ec1c:	9700      	str	r7, [sp, #0]
 800ec1e:	4643      	mov	r3, r8
 800ec20:	2200      	movs	r2, #0
 800ec22:	2180      	movs	r1, #128	; 0x80
 800ec24:	4620      	mov	r0, r4
 800ec26:	f7ff ff69 	bl	800eafc <UART_WaitOnFlagUntilTimeout>
 800ec2a:	b980      	cbnz	r0, 800ec4e <HAL_UART_Transmit+0xaa>
 800ec2c:	6823      	ldr	r3, [r4, #0]
      if (pdata8bits == NULL)
 800ec2e:	2d00      	cmp	r5, #0
 800ec30:	d1e7      	bne.n	800ec02 <HAL_UART_Transmit+0x5e>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ec32:	f836 2b02 	ldrh.w	r2, [r6], #2
 800ec36:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ec3a:	629a      	str	r2, [r3, #40]	; 0x28
 800ec3c:	e7e4      	b.n	800ec08 <HAL_UART_Transmit+0x64>
    return HAL_BUSY;
 800ec3e:	2002      	movs	r0, #2
}
 800ec40:	b004      	add	sp, #16
 800ec42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800ec46:	2001      	movs	r0, #1
}
 800ec48:	b004      	add	sp, #16
 800ec4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_TIMEOUT;
 800ec4e:	2003      	movs	r0, #3
}
 800ec50:	b004      	add	sp, #16
 800ec52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ec56:	9700      	str	r7, [sp, #0]
 800ec58:	4643      	mov	r3, r8
 800ec5a:	2200      	movs	r2, #0
 800ec5c:	2140      	movs	r1, #64	; 0x40
 800ec5e:	4620      	mov	r0, r4
 800ec60:	f7ff ff4c 	bl	800eafc <UART_WaitOnFlagUntilTimeout>
 800ec64:	2800      	cmp	r0, #0
 800ec66:	d1f2      	bne.n	800ec4e <HAL_UART_Transmit+0xaa>
    huart->gState = HAL_UART_STATE_READY;
 800ec68:	2320      	movs	r3, #32
 800ec6a:	6763      	str	r3, [r4, #116]	; 0x74
    return HAL_OK;
 800ec6c:	e7e8      	b.n	800ec40 <HAL_UART_Transmit+0x9c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ec6e:	6923      	ldr	r3, [r4, #16]
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d1be      	bne.n	800ebf2 <HAL_UART_Transmit+0x4e>
 800ec74:	462e      	mov	r6, r5
      pdata8bits  = NULL;
 800ec76:	461d      	mov	r5, r3
 800ec78:	e7bb      	b.n	800ebf2 <HAL_UART_Transmit+0x4e>
 800ec7a:	bf00      	nop

0800ec7c <UART_CheckIdleState>:
{
 800ec7c:	b570      	push	{r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ec7e:	2500      	movs	r5, #0
{
 800ec80:	4604      	mov	r4, r0
 800ec82:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ec84:	67c5      	str	r5, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 800ec86:	f7f6 fc1d 	bl	80054c4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ec8a:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800ec8c:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ec8e:	681a      	ldr	r2, [r3, #0]
 800ec90:	0712      	lsls	r2, r2, #28
 800ec92:	d40b      	bmi.n	800ecac <UART_CheckIdleState+0x30>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	075b      	lsls	r3, r3, #29
 800ec98:	d417      	bmi.n	800ecca <UART_CheckIdleState+0x4e>
  __HAL_UNLOCK(huart);
 800ec9a:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800ec9c:	2220      	movs	r2, #32
  return HAL_OK;
 800ec9e:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800eca0:	6762      	str	r2, [r4, #116]	; 0x74
  __HAL_UNLOCK(huart);
 800eca2:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 800eca6:	67a2      	str	r2, [r4, #120]	; 0x78
}
 800eca8:	b002      	add	sp, #8
 800ecaa:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ecac:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 800ecb0:	462a      	mov	r2, r5
 800ecb2:	4633      	mov	r3, r6
 800ecb4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ecb8:	9000      	str	r0, [sp, #0]
 800ecba:	4620      	mov	r0, r4
 800ecbc:	f7ff ff1e 	bl	800eafc <UART_WaitOnFlagUntilTimeout>
 800ecc0:	b978      	cbnz	r0, 800ece2 <UART_CheckIdleState+0x66>
 800ecc2:	6823      	ldr	r3, [r4, #0]
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ecc4:	681b      	ldr	r3, [r3, #0]
 800ecc6:	075b      	lsls	r3, r3, #29
 800ecc8:	d5e7      	bpl.n	800ec9a <UART_CheckIdleState+0x1e>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ecca:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 800ecce:	4633      	mov	r3, r6
 800ecd0:	2200      	movs	r2, #0
 800ecd2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ecd6:	9000      	str	r0, [sp, #0]
 800ecd8:	4620      	mov	r0, r4
 800ecda:	f7ff ff0f 	bl	800eafc <UART_WaitOnFlagUntilTimeout>
 800ecde:	2800      	cmp	r0, #0
 800ece0:	d0db      	beq.n	800ec9a <UART_CheckIdleState+0x1e>
      return HAL_TIMEOUT;
 800ece2:	2003      	movs	r0, #3
}
 800ece4:	b002      	add	sp, #8
 800ece6:	bd70      	pop	{r4, r5, r6, pc}

0800ece8 <HAL_UART_Init>:
  if (huart == NULL)
 800ece8:	2800      	cmp	r0, #0
 800ecea:	d06c      	beq.n	800edc6 <HAL_UART_Init+0xde>
 800ecec:	6802      	ldr	r2, [r0, #0]
 800ecee:	493a      	ldr	r1, [pc, #232]	; (800edd8 <HAL_UART_Init+0xf0>)
{
 800ecf0:	b538      	push	{r3, r4, r5, lr}
 800ecf2:	4b3a      	ldr	r3, [pc, #232]	; (800eddc <HAL_UART_Init+0xf4>)
 800ecf4:	4604      	mov	r4, r0
 800ecf6:	483a      	ldr	r0, [pc, #232]	; (800ede0 <HAL_UART_Init+0xf8>)
 800ecf8:	4d3a      	ldr	r5, [pc, #232]	; (800ede4 <HAL_UART_Init+0xfc>)
 800ecfa:	429a      	cmp	r2, r3
 800ecfc:	bf18      	it	ne
 800ecfe:	4282      	cmpne	r2, r0
 800ed00:	f5a0 6040 	sub.w	r0, r0, #3072	; 0xc00
 800ed04:	bf14      	ite	ne
 800ed06:	2301      	movne	r3, #1
 800ed08:	2300      	moveq	r3, #0
 800ed0a:	428a      	cmp	r2, r1
 800ed0c:	bf0c      	ite	eq
 800ed0e:	2300      	moveq	r3, #0
 800ed10:	f003 0301 	andne.w	r3, r3, #1
 800ed14:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
 800ed18:	42aa      	cmp	r2, r5
 800ed1a:	bf0c      	ite	eq
 800ed1c:	2300      	moveq	r3, #0
 800ed1e:	f003 0301 	andne.w	r3, r3, #1
 800ed22:	f5a5 4518 	sub.w	r5, r5, #38912	; 0x9800
 800ed26:	4282      	cmp	r2, r0
 800ed28:	bf0c      	ite	eq
 800ed2a:	2300      	moveq	r3, #0
 800ed2c:	f003 0301 	andne.w	r3, r3, #1
 800ed30:	f500 5060 	add.w	r0, r0, #14336	; 0x3800
 800ed34:	428a      	cmp	r2, r1
 800ed36:	bf0c      	ite	eq
 800ed38:	2300      	moveq	r3, #0
 800ed3a:	f003 0301 	andne.w	r3, r3, #1
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800ed3e:	69a1      	ldr	r1, [r4, #24]
 800ed40:	42aa      	cmp	r2, r5
 800ed42:	bf0c      	ite	eq
 800ed44:	2300      	moveq	r3, #0
 800ed46:	f003 0301 	andne.w	r3, r3, #1
 800ed4a:	4282      	cmp	r2, r0
 800ed4c:	bf0c      	ite	eq
 800ed4e:	2300      	moveq	r3, #0
 800ed50:	f003 0301 	andne.w	r3, r3, #1
 800ed54:	bb19      	cbnz	r1, 800ed9e <HAL_UART_Init+0xb6>
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d137      	bne.n	800edca <HAL_UART_Init+0xe2>
  if (huart->gState == HAL_UART_STATE_RESET)
 800ed5a:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800ed5c:	b34b      	cbz	r3, 800edb2 <HAL_UART_Init+0xca>
  __HAL_UART_DISABLE(huart);
 800ed5e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800ed60:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ed62:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800ed64:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 800ed66:	6813      	ldr	r3, [r2, #0]
 800ed68:	f023 0301 	bic.w	r3, r3, #1
 800ed6c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ed6e:	f7ff fbeb 	bl	800e548 <UART_SetConfig>
 800ed72:	2801      	cmp	r0, #1
 800ed74:	d01b      	beq.n	800edae <HAL_UART_Init+0xc6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ed76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ed78:	bb0b      	cbnz	r3, 800edbe <HAL_UART_Init+0xd6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ed7a:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800ed7c:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ed7e:	685a      	ldr	r2, [r3, #4]
 800ed80:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ed84:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ed86:	689a      	ldr	r2, [r3, #8]
 800ed88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ed8c:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800ed8e:	681a      	ldr	r2, [r3, #0]
 800ed90:	f042 0201 	orr.w	r2, r2, #1
 800ed94:	601a      	str	r2, [r3, #0]
}
 800ed96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return (UART_CheckIdleState(huart));
 800ed9a:	f7ff bf6f 	b.w	800ec7c <UART_CheckIdleState>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d0db      	beq.n	800ed5a <HAL_UART_Init+0x72>
 800eda2:	f44f 7195 	mov.w	r1, #298	; 0x12a
 800eda6:	4810      	ldr	r0, [pc, #64]	; (800ede8 <HAL_UART_Init+0x100>)
 800eda8:	f7f3 ffe6 	bl	8002d78 <assert_failed>
 800edac:	e7d5      	b.n	800ed5a <HAL_UART_Init+0x72>
}
 800edae:	2001      	movs	r0, #1
 800edb0:	bd38      	pop	{r3, r4, r5, pc}
    huart->Lock = HAL_UNLOCKED;
 800edb2:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800edb6:	4620      	mov	r0, r4
 800edb8:	f7f5 fa1e 	bl	80041f8 <HAL_UART_MspInit>
 800edbc:	e7cf      	b.n	800ed5e <HAL_UART_Init+0x76>
    UART_AdvFeatureConfig(huart);
 800edbe:	4620      	mov	r0, r4
 800edc0:	f7ff fdb0 	bl	800e924 <UART_AdvFeatureConfig>
 800edc4:	e7d9      	b.n	800ed7a <HAL_UART_Init+0x92>
}
 800edc6:	2001      	movs	r0, #1
 800edc8:	4770      	bx	lr
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800edca:	f240 112f 	movw	r1, #303	; 0x12f
 800edce:	4806      	ldr	r0, [pc, #24]	; (800ede8 <HAL_UART_Init+0x100>)
 800edd0:	f7f3 ffd2 	bl	8002d78 <assert_failed>
 800edd4:	e7c1      	b.n	800ed5a <HAL_UART_Init+0x72>
 800edd6:	bf00      	nop
 800edd8:	40004c00 	.word	0x40004c00
 800eddc:	40011400 	.word	0x40011400
 800ede0:	40005000 	.word	0x40005000
 800ede4:	40011000 	.word	0x40011000
 800ede8:	08026754 	.word	0x08026754

0800edec <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 800edec:	2800      	cmp	r0, #0
 800edee:	d04d      	beq.n	800ee8c <HAL_MultiProcessor_Init+0xa0>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 800edf0:	f432 6300 	bics.w	r3, r2, #2048	; 0x800
{
 800edf4:	b570      	push	{r4, r5, r6, lr}
 800edf6:	4604      	mov	r4, r0
 800edf8:	4615      	mov	r5, r2
 800edfa:	460e      	mov	r6, r1
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 800edfc:	d130      	bne.n	800ee60 <HAL_MultiProcessor_Init+0x74>
  if (huart->gState == HAL_UART_STATE_RESET)
 800edfe:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800ee00:	b343      	cbz	r3, 800ee54 <HAL_MultiProcessor_Init+0x68>
  __HAL_UART_DISABLE(huart);
 800ee02:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800ee04:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ee06:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800ee08:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 800ee0a:	6813      	ldr	r3, [r2, #0]
 800ee0c:	f023 0301 	bic.w	r3, r3, #1
 800ee10:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ee12:	f7ff fb99 	bl	800e548 <UART_SetConfig>
 800ee16:	2801      	cmp	r0, #1
 800ee18:	d02b      	beq.n	800ee72 <HAL_MultiProcessor_Init+0x86>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ee1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	d131      	bne.n	800ee84 <HAL_MultiProcessor_Init+0x98>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ee20:	6823      	ldr	r3, [r4, #0]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 800ee22:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ee26:	685a      	ldr	r2, [r3, #4]
 800ee28:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ee2c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ee2e:	689a      	ldr	r2, [r3, #8]
 800ee30:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ee34:	609a      	str	r2, [r3, #8]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 800ee36:	d01e      	beq.n	800ee76 <HAL_MultiProcessor_Init+0x8a>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 800ee38:	6819      	ldr	r1, [r3, #0]
  return (UART_CheckIdleState(huart));
 800ee3a:	4620      	mov	r0, r4
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 800ee3c:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 800ee40:	4329      	orrs	r1, r5
 800ee42:	6019      	str	r1, [r3, #0]
  __HAL_UART_ENABLE(huart);
 800ee44:	681a      	ldr	r2, [r3, #0]
 800ee46:	f042 0201 	orr.w	r2, r2, #1
}
 800ee4a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  __HAL_UART_ENABLE(huart);
 800ee4e:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800ee50:	f7ff bf14 	b.w	800ec7c <UART_CheckIdleState>
    huart->Lock = HAL_UNLOCKED;
 800ee54:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800ee58:	4620      	mov	r0, r4
 800ee5a:	f7f5 f9cd 	bl	80041f8 <HAL_UART_MspInit>
 800ee5e:	e7d0      	b.n	800ee02 <HAL_MultiProcessor_Init+0x16>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 800ee60:	f240 211b 	movw	r1, #539	; 0x21b
 800ee64:	480a      	ldr	r0, [pc, #40]	; (800ee90 <HAL_MultiProcessor_Init+0xa4>)
 800ee66:	f7f3 ff87 	bl	8002d78 <assert_failed>
  if (huart->gState == HAL_UART_STATE_RESET)
 800ee6a:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d1c8      	bne.n	800ee02 <HAL_MultiProcessor_Init+0x16>
 800ee70:	e7f0      	b.n	800ee54 <HAL_MultiProcessor_Init+0x68>
}
 800ee72:	2001      	movs	r0, #1
 800ee74:	bd70      	pop	{r4, r5, r6, pc}
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 800ee76:	6859      	ldr	r1, [r3, #4]
 800ee78:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800ee7c:	ea41 6606 	orr.w	r6, r1, r6, lsl #24
 800ee80:	605e      	str	r6, [r3, #4]
 800ee82:	e7d9      	b.n	800ee38 <HAL_MultiProcessor_Init+0x4c>
    UART_AdvFeatureConfig(huart);
 800ee84:	4620      	mov	r0, r4
 800ee86:	f7ff fd4d 	bl	800e924 <UART_AdvFeatureConfig>
 800ee8a:	e7c9      	b.n	800ee20 <HAL_MultiProcessor_Init+0x34>
}
 800ee8c:	2001      	movs	r0, #1
 800ee8e:	4770      	bx	lr
 800ee90:	08026754 	.word	0x08026754

0800ee94 <HAL_RS485Ex_Init>:
                                   uint32_t DeassertionTime)
{
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 800ee94:	2800      	cmp	r0, #0
 800ee96:	f000 8092 	beq.w	800efbe <HAL_RS485Ex_Init+0x12a>
{
 800ee9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    return HAL_ERROR;
  }
  /* Check the Driver Enable UART instance */
  assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
 800ee9e:	4c4b      	ldr	r4, [pc, #300]	; (800efcc <HAL_RS485Ex_Init+0x138>)
 800eea0:	461d      	mov	r5, r3
 800eea2:	460e      	mov	r6, r1
 800eea4:	6803      	ldr	r3, [r0, #0]
 800eea6:	494a      	ldr	r1, [pc, #296]	; (800efd0 <HAL_RS485Ex_Init+0x13c>)
 800eea8:	4617      	mov	r7, r2
 800eeaa:	4a4a      	ldr	r2, [pc, #296]	; (800efd4 <HAL_RS485Ex_Init+0x140>)
 800eeac:	4680      	mov	r8, r0
 800eeae:	42a3      	cmp	r3, r4
 800eeb0:	bf18      	it	ne
 800eeb2:	428b      	cmpne	r3, r1
 800eeb4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800eeb8:	bf14      	ite	ne
 800eeba:	2401      	movne	r4, #1
 800eebc:	2400      	moveq	r4, #0
 800eebe:	4293      	cmp	r3, r2
 800eec0:	bf0c      	ite	eq
 800eec2:	2400      	moveq	r4, #0
 800eec4:	f004 0401 	andne.w	r4, r4, #1
 800eec8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800eecc:	428b      	cmp	r3, r1
 800eece:	bf0c      	ite	eq
 800eed0:	2400      	moveq	r4, #0
 800eed2:	f004 0401 	andne.w	r4, r4, #1
 800eed6:	f501 4148 	add.w	r1, r1, #51200	; 0xc800
 800eeda:	4293      	cmp	r3, r2
 800eedc:	bf0c      	ite	eq
 800eede:	2400      	moveq	r4, #0
 800eee0:	f004 0401 	andne.w	r4, r4, #1
 800eee4:	f502 5220 	add.w	r2, r2, #10240	; 0x2800
 800eee8:	428b      	cmp	r3, r1
 800eeea:	bf0c      	ite	eq
 800eeec:	2400      	moveq	r4, #0
 800eeee:	f004 0401 	andne.w	r4, r4, #1
 800eef2:	4293      	cmp	r3, r2
 800eef4:	bf0c      	ite	eq
 800eef6:	2400      	moveq	r4, #0
 800eef8:	f004 0401 	andne.w	r4, r4, #1
 800eefc:	b11c      	cbz	r4, 800ef06 <HAL_RS485Ex_Init+0x72>
 800eefe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ef02:	4293      	cmp	r3, r2
 800ef04:	d15d      	bne.n	800efc2 <HAL_RS485Ex_Init+0x12e>

  /* Check the Driver Enable polarity */
  assert_param(IS_UART_DE_POLARITY(Polarity));
 800ef06:	f436 4300 	bics.w	r3, r6, #32768	; 0x8000
 800ef0a:	d14a      	bne.n	800efa2 <HAL_RS485Ex_Init+0x10e>

  /* Check the Driver Enable assertion time */
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 800ef0c:	2f1f      	cmp	r7, #31
 800ef0e:	d841      	bhi.n	800ef94 <HAL_RS485Ex_Init+0x100>

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 800ef10:	2d1f      	cmp	r5, #31
 800ef12:	d836      	bhi.n	800ef82 <HAL_RS485Ex_Init+0xee>

  if (huart->gState == HAL_UART_STATE_RESET)
 800ef14:	f8d8 3074 	ldr.w	r3, [r8, #116]	; 0x74
 800ef18:	b36b      	cbz	r3, 800ef76 <HAL_RS485Ex_Init+0xe2>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800ef1a:	f8d8 2000 	ldr.w	r2, [r8]
  huart->gState = HAL_UART_STATE_BUSY;
 800ef1e:	2324      	movs	r3, #36	; 0x24

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ef20:	4640      	mov	r0, r8
  huart->gState = HAL_UART_STATE_BUSY;
 800ef22:	f8c8 3074 	str.w	r3, [r8, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 800ef26:	6813      	ldr	r3, [r2, #0]
 800ef28:	f023 0301 	bic.w	r3, r3, #1
 800ef2c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ef2e:	f7ff fb0b 	bl	800e548 <UART_SetConfig>
 800ef32:	2801      	cmp	r0, #1
 800ef34:	d03c      	beq.n	800efb0 <HAL_RS485Ex_Init+0x11c>
  {
    return HAL_ERROR;
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ef36:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d13b      	bne.n	800efb6 <HAL_RS485Ex_Init+0x122>
  {
    UART_AdvFeatureConfig(huart);
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800ef3e:	f8d8 3000 	ldr.w	r3, [r8]
  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800ef42:	042d      	lsls	r5, r5, #16
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800ef44:	4a24      	ldr	r2, [pc, #144]	; (800efd8 <HAL_RS485Ex_Init+0x144>)

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ef46:	4640      	mov	r0, r8
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800ef48:	6899      	ldr	r1, [r3, #8]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800ef4a:	ea45 5747 	orr.w	r7, r5, r7, lsl #21
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800ef4e:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800ef52:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800ef54:	6899      	ldr	r1, [r3, #8]
 800ef56:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 800ef5a:	430e      	orrs	r6, r1
 800ef5c:	609e      	str	r6, [r3, #8]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800ef5e:	6819      	ldr	r1, [r3, #0]
 800ef60:	400a      	ands	r2, r1
 800ef62:	4317      	orrs	r7, r2
 800ef64:	601f      	str	r7, [r3, #0]
  __HAL_UART_ENABLE(huart);
 800ef66:	681a      	ldr	r2, [r3, #0]
 800ef68:	f042 0201 	orr.w	r2, r2, #1
}
 800ef6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_UART_ENABLE(huart);
 800ef70:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800ef72:	f7ff be83 	b.w	800ec7c <UART_CheckIdleState>
    huart->Lock = HAL_UNLOCKED;
 800ef76:	f888 3070 	strb.w	r3, [r8, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800ef7a:	4640      	mov	r0, r8
 800ef7c:	f7f5 f93c 	bl	80041f8 <HAL_UART_MspInit>
 800ef80:	e7cb      	b.n	800ef1a <HAL_RS485Ex_Init+0x86>
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 800ef82:	21aa      	movs	r1, #170	; 0xaa
 800ef84:	4815      	ldr	r0, [pc, #84]	; (800efdc <HAL_RS485Ex_Init+0x148>)
 800ef86:	f7f3 fef7 	bl	8002d78 <assert_failed>
  if (huart->gState == HAL_UART_STATE_RESET)
 800ef8a:	f8d8 3074 	ldr.w	r3, [r8, #116]	; 0x74
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	d1c3      	bne.n	800ef1a <HAL_RS485Ex_Init+0x86>
 800ef92:	e7f0      	b.n	800ef76 <HAL_RS485Ex_Init+0xe2>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 800ef94:	21a7      	movs	r1, #167	; 0xa7
 800ef96:	4811      	ldr	r0, [pc, #68]	; (800efdc <HAL_RS485Ex_Init+0x148>)
 800ef98:	f7f3 feee 	bl	8002d78 <assert_failed>
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 800ef9c:	2d1f      	cmp	r5, #31
 800ef9e:	d9b9      	bls.n	800ef14 <HAL_RS485Ex_Init+0x80>
 800efa0:	e7ef      	b.n	800ef82 <HAL_RS485Ex_Init+0xee>
  assert_param(IS_UART_DE_POLARITY(Polarity));
 800efa2:	21a4      	movs	r1, #164	; 0xa4
 800efa4:	480d      	ldr	r0, [pc, #52]	; (800efdc <HAL_RS485Ex_Init+0x148>)
 800efa6:	f7f3 fee7 	bl	8002d78 <assert_failed>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 800efaa:	2f1f      	cmp	r7, #31
 800efac:	d9b0      	bls.n	800ef10 <HAL_RS485Ex_Init+0x7c>
 800efae:	e7f1      	b.n	800ef94 <HAL_RS485Ex_Init+0x100>
}
 800efb0:	2001      	movs	r0, #1
 800efb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    UART_AdvFeatureConfig(huart);
 800efb6:	4640      	mov	r0, r8
 800efb8:	f7ff fcb4 	bl	800e924 <UART_AdvFeatureConfig>
 800efbc:	e7bf      	b.n	800ef3e <HAL_RS485Ex_Init+0xaa>
}
 800efbe:	2001      	movs	r0, #1
 800efc0:	4770      	bx	lr
  assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
 800efc2:	21a1      	movs	r1, #161	; 0xa1
 800efc4:	4805      	ldr	r0, [pc, #20]	; (800efdc <HAL_RS485Ex_Init+0x148>)
 800efc6:	f7f3 fed7 	bl	8002d78 <assert_failed>
 800efca:	e79c      	b.n	800ef06 <HAL_RS485Ex_Init+0x72>
 800efcc:	40011000 	.word	0x40011000
 800efd0:	40004400 	.word	0x40004400
 800efd4:	40004800 	.word	0x40004800
 800efd8:	fc00ffff 	.word	0xfc00ffff
 800efdc:	08026790 	.word	0x08026790

0800efe0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800efe0:	4b0b      	ldr	r3, [pc, #44]	; (800f010 <USB_CoreReset+0x30>)
 800efe2:	e001      	b.n	800efe8 <USB_CoreReset+0x8>
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800efe4:	3b01      	subs	r3, #1
 800efe6:	d010      	beq.n	800f00a <USB_CoreReset+0x2a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800efe8:	6902      	ldr	r2, [r0, #16]
 800efea:	2a00      	cmp	r2, #0
 800efec:	dafa      	bge.n	800efe4 <USB_CoreReset+0x4>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800efee:	6903      	ldr	r3, [r0, #16]
 800eff0:	4a07      	ldr	r2, [pc, #28]	; (800f010 <USB_CoreReset+0x30>)
 800eff2:	f043 0301 	orr.w	r3, r3, #1
 800eff6:	6103      	str	r3, [r0, #16]
 800eff8:	e001      	b.n	800effe <USB_CoreReset+0x1e>

  do
  {
    if (++count > 200000U)
 800effa:	3a01      	subs	r2, #1
 800effc:	d005      	beq.n	800f00a <USB_CoreReset+0x2a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800effe:	6903      	ldr	r3, [r0, #16]
 800f000:	f013 0301 	ands.w	r3, r3, #1
 800f004:	d1f9      	bne.n	800effa <USB_CoreReset+0x1a>

  return HAL_OK;
 800f006:	4618      	mov	r0, r3
}
 800f008:	4770      	bx	lr
      return HAL_TIMEOUT;
 800f00a:	2003      	movs	r0, #3
 800f00c:	4770      	bx	lr
 800f00e:	bf00      	nop
 800f010:	00030d40 	.word	0x00030d40

0800f014 <USB_CoreInit>:
{
 800f014:	b084      	sub	sp, #16
 800f016:	b538      	push	{r3, r4, r5, lr}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f018:	9d0a      	ldr	r5, [sp, #40]	; 0x28
{
 800f01a:	ac05      	add	r4, sp, #20
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f01c:	2d01      	cmp	r5, #1
{
 800f01e:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 800f022:	4601      	mov	r1, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f024:	d121      	bne.n	800f06a <USB_CoreInit+0x56>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f026:	6b82      	ldr	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800f028:	4b18      	ldr	r3, [pc, #96]	; (800f08c <USB_CoreInit+0x78>)
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f02a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    if (cfg.use_external_vbus == 1U)
 800f02e:	9811      	ldr	r0, [sp, #68]	; 0x44
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f030:	638a      	str	r2, [r1, #56]	; 0x38
    if (cfg.use_external_vbus == 1U)
 800f032:	2801      	cmp	r0, #1
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800f034:	68ca      	ldr	r2, [r1, #12]
 800f036:	ea03 0302 	and.w	r3, r3, r2
 800f03a:	60cb      	str	r3, [r1, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800f03c:	68cb      	ldr	r3, [r1, #12]
 800f03e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800f042:	60cb      	str	r3, [r1, #12]
    if (cfg.use_external_vbus == 1U)
 800f044:	d01c      	beq.n	800f080 <USB_CoreInit+0x6c>
    ret = USB_CoreReset(USBx);
 800f046:	4608      	mov	r0, r1
 800f048:	f7ff ffca 	bl	800efe0 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 800f04c:	9b08      	ldr	r3, [sp, #32]
 800f04e:	2b01      	cmp	r3, #1
 800f050:	d107      	bne.n	800f062 <USB_CoreInit+0x4e>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800f052:	688b      	ldr	r3, [r1, #8]
 800f054:	f043 0306 	orr.w	r3, r3, #6
 800f058:	608b      	str	r3, [r1, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800f05a:	688b      	ldr	r3, [r1, #8]
 800f05c:	f043 0320 	orr.w	r3, r3, #32
 800f060:	608b      	str	r3, [r1, #8]
}
 800f062:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f066:	b004      	add	sp, #16
 800f068:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800f06a:	68c3      	ldr	r3, [r0, #12]
 800f06c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f070:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 800f072:	f7ff ffb5 	bl	800efe0 <USB_CoreReset>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f076:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 800f078:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f07c:	638b      	str	r3, [r1, #56]	; 0x38
 800f07e:	e7e5      	b.n	800f04c <USB_CoreInit+0x38>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800f080:	68cb      	ldr	r3, [r1, #12]
 800f082:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f086:	60cb      	str	r3, [r1, #12]
 800f088:	e7dd      	b.n	800f046 <USB_CoreInit+0x32>
 800f08a:	bf00      	nop
 800f08c:	ffbdffbf 	.word	0xffbdffbf

0800f090 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 800f090:	2a02      	cmp	r2, #2
{
 800f092:	4603      	mov	r3, r0
 800f094:	b410      	push	{r4}
  if (speed == USBD_FS_SPEED)
 800f096:	d00c      	beq.n	800f0b2 <USB_SetTurnaroundTime+0x22>
 800f098:	f44f 5410 	mov.w	r4, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800f09c:	68d9      	ldr	r1, [r3, #12]
}
 800f09e:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800f0a0:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 800f0a4:	60d9      	str	r1, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800f0a6:	68da      	ldr	r2, [r3, #12]
 800f0a8:	4322      	orrs	r2, r4
}
 800f0aa:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800f0ae:	60da      	str	r2, [r3, #12]
}
 800f0b0:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800f0b2:	4a29      	ldr	r2, [pc, #164]	; (800f158 <USB_SetTurnaroundTime+0xc8>)
 800f0b4:	4829      	ldr	r0, [pc, #164]	; (800f15c <USB_SetTurnaroundTime+0xcc>)
 800f0b6:	440a      	add	r2, r1
 800f0b8:	4282      	cmp	r2, r0
 800f0ba:	d93a      	bls.n	800f132 <USB_SetTurnaroundTime+0xa2>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800f0bc:	4a28      	ldr	r2, [pc, #160]	; (800f160 <USB_SetTurnaroundTime+0xd0>)
 800f0be:	4829      	ldr	r0, [pc, #164]	; (800f164 <USB_SetTurnaroundTime+0xd4>)
 800f0c0:	440a      	add	r2, r1
 800f0c2:	4282      	cmp	r2, r0
 800f0c4:	d932      	bls.n	800f12c <USB_SetTurnaroundTime+0x9c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800f0c6:	4a28      	ldr	r2, [pc, #160]	; (800f168 <USB_SetTurnaroundTime+0xd8>)
 800f0c8:	4828      	ldr	r0, [pc, #160]	; (800f16c <USB_SetTurnaroundTime+0xdc>)
 800f0ca:	440a      	add	r2, r1
 800f0cc:	4282      	cmp	r2, r0
 800f0ce:	d933      	bls.n	800f138 <USB_SetTurnaroundTime+0xa8>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800f0d0:	4a27      	ldr	r2, [pc, #156]	; (800f170 <USB_SetTurnaroundTime+0xe0>)
 800f0d2:	f500 30c3 	add.w	r0, r0, #99840	; 0x18600
 800f0d6:	440a      	add	r2, r1
 800f0d8:	30a0      	adds	r0, #160	; 0xa0
 800f0da:	4282      	cmp	r2, r0
 800f0dc:	d92f      	bls.n	800f13e <USB_SetTurnaroundTime+0xae>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800f0de:	4a25      	ldr	r2, [pc, #148]	; (800f174 <USB_SetTurnaroundTime+0xe4>)
 800f0e0:	4825      	ldr	r0, [pc, #148]	; (800f178 <USB_SetTurnaroundTime+0xe8>)
 800f0e2:	440a      	add	r2, r1
 800f0e4:	4282      	cmp	r2, r0
 800f0e6:	d92d      	bls.n	800f144 <USB_SetTurnaroundTime+0xb4>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800f0e8:	4a24      	ldr	r2, [pc, #144]	; (800f17c <USB_SetTurnaroundTime+0xec>)
 800f0ea:	f500 2092 	add.w	r0, r0, #299008	; 0x49000
 800f0ee:	440a      	add	r2, r1
 800f0f0:	f500 7078 	add.w	r0, r0, #992	; 0x3e0
 800f0f4:	4282      	cmp	r2, r0
 800f0f6:	d928      	bls.n	800f14a <USB_SetTurnaroundTime+0xba>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800f0f8:	4a21      	ldr	r2, [pc, #132]	; (800f180 <USB_SetTurnaroundTime+0xf0>)
 800f0fa:	f500 20c3 	add.w	r0, r0, #399360	; 0x61800
 800f0fe:	440a      	add	r2, r1
 800f100:	f500 7020 	add.w	r0, r0, #640	; 0x280
 800f104:	4282      	cmp	r2, r0
 800f106:	d9c7      	bls.n	800f098 <USB_SetTurnaroundTime+0x8>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800f108:	4a1e      	ldr	r2, [pc, #120]	; (800f184 <USB_SetTurnaroundTime+0xf4>)
 800f10a:	f500 10b7 	add.w	r0, r0, #1499136	; 0x16e000
 800f10e:	440a      	add	r2, r1
 800f110:	f500 7058 	add.w	r0, r0, #864	; 0x360
 800f114:	4282      	cmp	r2, r0
 800f116:	d91b      	bls.n	800f150 <USB_SetTurnaroundTime+0xc0>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800f118:	4a1b      	ldr	r2, [pc, #108]	; (800f188 <USB_SetTurnaroundTime+0xf8>)
 800f11a:	4c1c      	ldr	r4, [pc, #112]	; (800f18c <USB_SetTurnaroundTime+0xfc>)
 800f11c:	440a      	add	r2, r1
 800f11e:	42a2      	cmp	r2, r4
 800f120:	bf8c      	ite	hi
 800f122:	f44f 54c0 	movhi.w	r4, #6144	; 0x1800
 800f126:	f44f 54e0 	movls.w	r4, #7168	; 0x1c00
 800f12a:	e7b7      	b.n	800f09c <USB_SetTurnaroundTime+0xc>
 800f12c:	f44f 5460 	mov.w	r4, #14336	; 0x3800
 800f130:	e7b4      	b.n	800f09c <USB_SetTurnaroundTime+0xc>
 800f132:	f44f 5470 	mov.w	r4, #15360	; 0x3c00
 800f136:	e7b1      	b.n	800f09c <USB_SetTurnaroundTime+0xc>
 800f138:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 800f13c:	e7ae      	b.n	800f09c <USB_SetTurnaroundTime+0xc>
 800f13e:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 800f142:	e7ab      	b.n	800f09c <USB_SetTurnaroundTime+0xc>
 800f144:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 800f148:	e7a8      	b.n	800f09c <USB_SetTurnaroundTime+0xc>
 800f14a:	f44f 5420 	mov.w	r4, #10240	; 0x2800
 800f14e:	e7a5      	b.n	800f09c <USB_SetTurnaroundTime+0xc>
 800f150:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 800f154:	e7a2      	b.n	800f09c <USB_SetTurnaroundTime+0xc>
 800f156:	bf00      	nop
 800f158:	ff275340 	.word	0xff275340
 800f15c:	000c34ff 	.word	0x000c34ff
 800f160:	ff1b1e40 	.word	0xff1b1e40
 800f164:	000f423f 	.word	0x000f423f
 800f168:	ff0bdc00 	.word	0xff0bdc00
 800f16c:	00124f7f 	.word	0x00124f7f
 800f170:	fef98c80 	.word	0xfef98c80
 800f174:	fee5b660 	.word	0xfee5b660
 800f178:	0016e35f 	.word	0x0016e35f
 800f17c:	feced300 	.word	0xfeced300
 800f180:	feb35bc0 	.word	0xfeb35bc0
 800f184:	fe91ca00 	.word	0xfe91ca00
 800f188:	fe5954e0 	.word	0xfe5954e0
 800f18c:	00419cdf 	.word	0x00419cdf

0800f190 <USB_EnableGlobalInt>:
{
 800f190:	4602      	mov	r2, r0
}
 800f192:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800f194:	6893      	ldr	r3, [r2, #8]
 800f196:	f043 0301 	orr.w	r3, r3, #1
 800f19a:	6093      	str	r3, [r2, #8]
}
 800f19c:	4770      	bx	lr
 800f19e:	bf00      	nop

0800f1a0 <USB_DisableGlobalInt>:
{
 800f1a0:	4602      	mov	r2, r0
}
 800f1a2:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800f1a4:	6893      	ldr	r3, [r2, #8]
 800f1a6:	f023 0301 	bic.w	r3, r3, #1
 800f1aa:	6093      	str	r3, [r2, #8]
}
 800f1ac:	4770      	bx	lr
 800f1ae:	bf00      	nop

0800f1b0 <USB_SetCurrentMode>:
{
 800f1b0:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f1b2:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800f1b4:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f1b6:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800f1ba:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800f1bc:	d00b      	beq.n	800f1d6 <USB_SetCurrentMode+0x26>
  else if (mode == USB_DEVICE_MODE)
 800f1be:	b941      	cbnz	r1, 800f1d2 <USB_SetCurrentMode+0x22>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800f1c0:	68c3      	ldr	r3, [r0, #12]
 800f1c2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800f1c6:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 800f1c8:	2032      	movs	r0, #50	; 0x32
 800f1ca:	f7f6 f981 	bl	80054d0 <HAL_Delay>
  return HAL_OK;
 800f1ce:	2000      	movs	r0, #0
}
 800f1d0:	bd08      	pop	{r3, pc}
    return HAL_ERROR;
 800f1d2:	2001      	movs	r0, #1
}
 800f1d4:	bd08      	pop	{r3, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800f1d6:	68c3      	ldr	r3, [r0, #12]
 800f1d8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f1dc:	60c3      	str	r3, [r0, #12]
 800f1de:	e7f3      	b.n	800f1c8 <USB_SetCurrentMode+0x18>

0800f1e0 <USB_DevInit>:
{
 800f1e0:	b084      	sub	sp, #16
 800f1e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  for (i = 0U; i < 15U; i++)
 800f1e6:	2400      	movs	r4, #0
{
 800f1e8:	ae08      	add	r6, sp, #32
 800f1ea:	4605      	mov	r5, r0
 800f1ec:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
    USBx->DIEPTXF[i] = 0U;
 800f1f0:	4620      	mov	r0, r4
{
 800f1f2:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 800f1f6:	9912      	ldr	r1, [sp, #72]	; 0x48
 800f1f8:	9e08      	ldr	r6, [sp, #32]
 800f1fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    USBx->DIEPTXF[i] = 0U;
 800f1fc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  for (i = 0U; i < 15U; i++)
 800f200:	3401      	adds	r4, #1
    USBx->DIEPTXF[i] = 0U;
 800f202:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  for (i = 0U; i < 15U; i++)
 800f206:	2c0f      	cmp	r4, #15
    USBx->DIEPTXF[i] = 0U;
 800f208:	6058      	str	r0, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800f20a:	d1f7      	bne.n	800f1fc <USB_DevInit+0x1c>
 800f20c:	f505 6700 	add.w	r7, r5, #2048	; 0x800
  if (cfg.vbus_sensing_enable == 0U)
 800f210:	2900      	cmp	r1, #0
 800f212:	f040 809e 	bne.w	800f352 <USB_DevInit+0x172>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	f043 0302 	orr.w	r3, r3, #2
 800f21c:	607b      	str	r3, [r7, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800f21e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800f220:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f224:	63ab      	str	r3, [r5, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800f226:	682b      	ldr	r3, [r5, #0]
 800f228:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f22c:	602b      	str	r3, [r5, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800f22e:	682b      	ldr	r3, [r5, #0]
 800f230:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f234:	602b      	str	r3, [r5, #0]
  USBx_PCGCCTL = 0U;
 800f236:	2300      	movs	r3, #0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f238:	f1bc 0f01 	cmp.w	ip, #1
  USBx_PCGCCTL = 0U;
 800f23c:	f8c5 3e00 	str.w	r3, [r5, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800f240:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
 800f244:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
  USBx_DEVICE->DCFG |= speed;
 800f248:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f24c:	d03b      	beq.n	800f2c6 <USB_DevInit+0xe6>
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800f24e:	f1bc 0f03 	cmp.w	ip, #3
 800f252:	d038      	beq.n	800f2c6 <USB_DevInit+0xe6>
  USBx_DEVICE->DCFG |= speed;
 800f254:	f043 0303 	orr.w	r3, r3, #3
 800f258:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f25c:	f44f 6284 	mov.w	r2, #1056	; 0x420
 800f260:	4b43      	ldr	r3, [pc, #268]	; (800f370 <USB_DevInit+0x190>)
 800f262:	612a      	str	r2, [r5, #16]
 800f264:	e001      	b.n	800f26a <USB_DevInit+0x8a>
    if (++count > 200000U)
 800f266:	3b01      	subs	r3, #1
 800f268:	d07a      	beq.n	800f360 <USB_DevInit+0x180>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f26a:	6928      	ldr	r0, [r5, #16]
 800f26c:	f010 0020 	ands.w	r0, r0, #32
 800f270:	d1f9      	bne.n	800f266 <USB_DevInit+0x86>
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800f272:	2210      	movs	r2, #16
 800f274:	4b3e      	ldr	r3, [pc, #248]	; (800f370 <USB_DevInit+0x190>)
 800f276:	612a      	str	r2, [r5, #16]
 800f278:	e001      	b.n	800f27e <USB_DevInit+0x9e>
    if (++count > 200000U)
 800f27a:	3b01      	subs	r3, #1
 800f27c:	d06e      	beq.n	800f35c <USB_DevInit+0x17c>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800f27e:	692a      	ldr	r2, [r5, #16]
 800f280:	06d2      	lsls	r2, r2, #27
 800f282:	d4fa      	bmi.n	800f27a <USB_DevInit+0x9a>
  USBx_DEVICE->DIEPMSK = 0U;
 800f284:	2200      	movs	r2, #0
 800f286:	613a      	str	r2, [r7, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800f288:	617a      	str	r2, [r7, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800f28a:	61fa      	str	r2, [r7, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f28c:	b316      	cbz	r6, 800f2d4 <USB_DevInit+0xf4>
 800f28e:	f505 6310 	add.w	r3, r5, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800f292:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800f296:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 800f29a:	4694      	mov	ip, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800f29c:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800f2a0:	e009      	b.n	800f2b6 <USB_DevInit+0xd6>
      USBx_INEP(i)->DIEPCTL = 0U;
 800f2a2:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f2a6:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800f2a8:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800f2ac:	f8c3 e008 	str.w	lr, [r3, #8]
 800f2b0:	3320      	adds	r3, #32
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f2b2:	42b2      	cmp	r2, r6
 800f2b4:	d031      	beq.n	800f31a <USB_DevInit+0x13a>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f2b6:	681c      	ldr	r4, [r3, #0]
 800f2b8:	2c00      	cmp	r4, #0
 800f2ba:	daf2      	bge.n	800f2a2 <USB_DevInit+0xc2>
      if (i == 0U)
 800f2bc:	2a00      	cmp	r2, #0
 800f2be:	d054      	beq.n	800f36a <USB_DevInit+0x18a>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800f2c0:	f8c3 8000 	str.w	r8, [r3]
 800f2c4:	e7ef      	b.n	800f2a6 <USB_DevInit+0xc6>
    if (cfg.speed == USBD_HS_SPEED)
 800f2c6:	2a00      	cmp	r2, #0
 800f2c8:	d0c6      	beq.n	800f258 <USB_DevInit+0x78>
  USBx_DEVICE->DCFG |= speed;
 800f2ca:	f043 0301 	orr.w	r3, r3, #1
 800f2ce:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
 800f2d2:	e7c3      	b.n	800f25c <USB_DevInit+0x7c>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800f2d4:	693b      	ldr	r3, [r7, #16]
  USBx->GINTMSK = 0U;
 800f2d6:	2600      	movs	r6, #0
  USBx->GINTSTS = 0xBFFFFFFFU;
 800f2d8:	f06f 4480 	mvn.w	r4, #1073741824	; 0x40000000
  if (cfg.dma_enable == 0U)
 800f2dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800f2de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f2e2:	613b      	str	r3, [r7, #16]
  USBx->GINTMSK = 0U;
 800f2e4:	61ae      	str	r6, [r5, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800f2e6:	616c      	str	r4, [r5, #20]
  if (cfg.dma_enable == 0U)
 800f2e8:	b91a      	cbnz	r2, 800f2f2 <USB_DevInit+0x112>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800f2ea:	69ab      	ldr	r3, [r5, #24]
 800f2ec:	f043 0310 	orr.w	r3, r3, #16
 800f2f0:	61ab      	str	r3, [r5, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800f2f2:	69ac      	ldr	r4, [r5, #24]
 800f2f4:	4b1f      	ldr	r3, [pc, #124]	; (800f374 <USB_DevInit+0x194>)
  if (cfg.Sof_enable != 0U)
 800f2f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800f2f8:	4323      	orrs	r3, r4
 800f2fa:	61ab      	str	r3, [r5, #24]
  if (cfg.Sof_enable != 0U)
 800f2fc:	b11a      	cbz	r2, 800f306 <USB_DevInit+0x126>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800f2fe:	69ab      	ldr	r3, [r5, #24]
 800f300:	f043 0308 	orr.w	r3, r3, #8
 800f304:	61ab      	str	r3, [r5, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800f306:	2901      	cmp	r1, #1
 800f308:	d103      	bne.n	800f312 <USB_DevInit+0x132>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800f30a:	69aa      	ldr	r2, [r5, #24]
 800f30c:	4b1a      	ldr	r3, [pc, #104]	; (800f378 <USB_DevInit+0x198>)
 800f30e:	4313      	orrs	r3, r2
 800f310:	61ab      	str	r3, [r5, #24]
}
 800f312:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f316:	b004      	add	sp, #16
 800f318:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f31a:	2400      	movs	r4, #0
 800f31c:	f505 6330 	add.w	r3, r5, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800f320:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800f324:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800f328:	46a4      	mov	ip, r4
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800f32a:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800f32e:	e009      	b.n	800f344 <USB_DevInit+0x164>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800f330:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f334:	3401      	adds	r4, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800f336:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800f33a:	f8c3 e008 	str.w	lr, [r3, #8]
 800f33e:	3320      	adds	r3, #32
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f340:	4294      	cmp	r4, r2
 800f342:	d0c7      	beq.n	800f2d4 <USB_DevInit+0xf4>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f344:	681e      	ldr	r6, [r3, #0]
 800f346:	2e00      	cmp	r6, #0
 800f348:	daf2      	bge.n	800f330 <USB_DevInit+0x150>
      if (i == 0U)
 800f34a:	b15c      	cbz	r4, 800f364 <USB_DevInit+0x184>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800f34c:	f8c3 8000 	str.w	r8, [r3]
 800f350:	e7f0      	b.n	800f334 <USB_DevInit+0x154>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800f352:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800f354:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f358:	63ab      	str	r3, [r5, #56]	; 0x38
 800f35a:	e76c      	b.n	800f236 <USB_DevInit+0x56>
    ret = HAL_ERROR;
 800f35c:	2001      	movs	r0, #1
 800f35e:	e791      	b.n	800f284 <USB_DevInit+0xa4>
    ret = HAL_ERROR;
 800f360:	2001      	movs	r0, #1
 800f362:	e786      	b.n	800f272 <USB_DevInit+0x92>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800f364:	f8c3 9000 	str.w	r9, [r3]
 800f368:	e7e4      	b.n	800f334 <USB_DevInit+0x154>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800f36a:	f8c3 9000 	str.w	r9, [r3]
 800f36e:	e79a      	b.n	800f2a6 <USB_DevInit+0xc6>
 800f370:	00030d40 	.word	0x00030d40
 800f374:	803c3800 	.word	0x803c3800
 800f378:	40000004 	.word	0x40000004

0800f37c <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f37c:	0189      	lsls	r1, r1, #6
 800f37e:	4a07      	ldr	r2, [pc, #28]	; (800f39c <USB_FlushTxFifo+0x20>)
 800f380:	f041 0120 	orr.w	r1, r1, #32
 800f384:	6101      	str	r1, [r0, #16]
 800f386:	e001      	b.n	800f38c <USB_FlushTxFifo+0x10>
    if (++count > 200000U)
 800f388:	3a01      	subs	r2, #1
 800f38a:	d005      	beq.n	800f398 <USB_FlushTxFifo+0x1c>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f38c:	6903      	ldr	r3, [r0, #16]
 800f38e:	f013 0320 	ands.w	r3, r3, #32
 800f392:	d1f9      	bne.n	800f388 <USB_FlushTxFifo+0xc>
  return HAL_OK;
 800f394:	4618      	mov	r0, r3
 800f396:	4770      	bx	lr
      return HAL_TIMEOUT;
 800f398:	2003      	movs	r0, #3
}
 800f39a:	4770      	bx	lr
 800f39c:	00030d40 	.word	0x00030d40

0800f3a0 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800f3a0:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800f3a4:	f013 0006 	ands.w	r0, r3, #6
 800f3a8:	d004      	beq.n	800f3b4 <USB_GetDevSpeed+0x14>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800f3aa:	f013 0f02 	tst.w	r3, #2
    speed = 0xFU;
 800f3ae:	bf14      	ite	ne
 800f3b0:	2002      	movne	r0, #2
 800f3b2:	200f      	moveq	r0, #15
}
 800f3b4:	4770      	bx	lr
 800f3b6:	bf00      	nop

0800f3b8 <USB_ActivateEndpoint>:
{
 800f3b8:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 800f3ba:	780a      	ldrb	r2, [r1, #0]
 800f3bc:	2301      	movs	r3, #1
  if (ep->is_in == 1U)
 800f3be:	784d      	ldrb	r5, [r1, #1]
 800f3c0:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 800f3c4:	f002 060f 	and.w	r6, r2, #15
 800f3c8:	eb00 1042 	add.w	r0, r0, r2, lsl #5
 800f3cc:	2d01      	cmp	r5, #1
 800f3ce:	fa03 f306 	lsl.w	r3, r3, r6
 800f3d2:	d017      	beq.n	800f404 <USB_ActivateEndpoint+0x4c>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800f3d4:	69e2      	ldr	r2, [r4, #28]
 800f3d6:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 800f3da:	61e3      	str	r3, [r4, #28]
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800f3dc:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800f3e0:	041b      	lsls	r3, r3, #16
 800f3e2:	d40c      	bmi.n	800f3fe <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800f3e4:	688a      	ldr	r2, [r1, #8]
 800f3e6:	4b14      	ldr	r3, [pc, #80]	; (800f438 <USB_ActivateEndpoint+0x80>)
 800f3e8:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800f3ec:	78cc      	ldrb	r4, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800f3ee:	f8d0 1b00 	ldr.w	r1, [r0, #2816]	; 0xb00
 800f3f2:	4313      	orrs	r3, r2
 800f3f4:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 800f3f8:	430b      	orrs	r3, r1
 800f3fa:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800f3fe:	2000      	movs	r0, #0
 800f400:	bc70      	pop	{r4, r5, r6}
 800f402:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800f404:	69e5      	ldr	r5, [r4, #28]
 800f406:	432b      	orrs	r3, r5
 800f408:	61e3      	str	r3, [r4, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800f40a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800f40e:	041c      	lsls	r4, r3, #16
 800f410:	d4f5      	bmi.n	800f3fe <USB_ActivateEndpoint+0x46>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f412:	688c      	ldr	r4, [r1, #8]
 800f414:	4b08      	ldr	r3, [pc, #32]	; (800f438 <USB_ActivateEndpoint+0x80>)
 800f416:	f3c4 040a 	ubfx	r4, r4, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800f41a:	78cd      	ldrb	r5, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f41c:	f8d0 1900 	ldr.w	r1, [r0, #2304]	; 0x900
 800f420:	4323      	orrs	r3, r4
 800f422:	ea43 4385 	orr.w	r3, r3, r5, lsl #18
 800f426:	ea43 5282 	orr.w	r2, r3, r2, lsl #22
 800f42a:	430a      	orrs	r2, r1
}
 800f42c:	bc70      	pop	{r4, r5, r6}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f42e:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
}
 800f432:	2000      	movs	r0, #0
 800f434:	4770      	bx	lr
 800f436:	bf00      	nop
 800f438:	10008000 	.word	0x10008000

0800f43c <USB_DeactivateEndpoint>:
{
 800f43c:	b410      	push	{r4}
  uint32_t epnum = (uint32_t)ep->num;
 800f43e:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800f440:	7849      	ldrb	r1, [r1, #1]
 800f442:	eb00 1243 	add.w	r2, r0, r3, lsl #5
 800f446:	2901      	cmp	r1, #1
 800f448:	d02a      	beq.n	800f4a0 <USB_DeactivateEndpoint+0x64>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f44a:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	; 0xb00
 800f44e:	2900      	cmp	r1, #0
 800f450:	db19      	blt.n	800f486 <USB_DeactivateEndpoint+0x4a>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f452:	f003 010f 	and.w	r1, r3, #15
 800f456:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800f45a:	4c26      	ldr	r4, [pc, #152]	; (800f4f4 <USB_DeactivateEndpoint+0xb8>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f45c:	408b      	lsls	r3, r1
 800f45e:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 800f462:	43db      	mvns	r3, r3
 800f464:	4019      	ands	r1, r3
 800f466:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f46a:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 800f46e:	400b      	ands	r3, r1
 800f470:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800f474:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800f476:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 800f47a:	401c      	ands	r4, r3
 800f47c:	f8c2 4b00 	str.w	r4, [r2, #2816]	; 0xb00
}
 800f480:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f484:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800f486:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	; 0xb00
 800f48a:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 800f48e:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800f492:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	; 0xb00
 800f496:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 800f49a:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
 800f49e:	e7d8      	b.n	800f452 <USB_DeactivateEndpoint+0x16>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f4a0:	f8d2 1900 	ldr.w	r1, [r2, #2304]	; 0x900
 800f4a4:	2900      	cmp	r1, #0
 800f4a6:	da0b      	bge.n	800f4c0 <USB_DeactivateEndpoint+0x84>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800f4a8:	f8d2 1900 	ldr.w	r1, [r2, #2304]	; 0x900
 800f4ac:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 800f4b0:	f8c2 1900 	str.w	r1, [r2, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800f4b4:	f8d2 1900 	ldr.w	r1, [r2, #2304]	; 0x900
 800f4b8:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 800f4bc:	f8c2 1900 	str.w	r1, [r2, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f4c0:	f003 040f 	and.w	r4, r3, #15
 800f4c4:	2301      	movs	r3, #1
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800f4c6:	490c      	ldr	r1, [pc, #48]	; (800f4f8 <USB_DeactivateEndpoint+0xbc>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f4c8:	40a3      	lsls	r3, r4
 800f4ca:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 800f4ce:	43db      	mvns	r3, r3
 800f4d0:	401c      	ands	r4, r3
 800f4d2:	f8c0 483c 	str.w	r4, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f4d6:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
 800f4da:	4023      	ands	r3, r4
}
 800f4dc:	f85d 4b04 	ldr.w	r4, [sp], #4
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f4e0:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800f4e4:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800f4e6:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 800f4ea:	4019      	ands	r1, r3
 800f4ec:	f8c2 1900 	str.w	r1, [r2, #2304]	; 0x900
}
 800f4f0:	4770      	bx	lr
 800f4f2:	bf00      	nop
 800f4f4:	eff37800 	.word	0xeff37800
 800f4f8:	ec337800 	.word	0xec337800

0800f4fc <USB_EPStartXfer>:
{
 800f4fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (ep->is_in == 1U)
 800f500:	784f      	ldrb	r7, [r1, #1]
 800f502:	780b      	ldrb	r3, [r1, #0]
 800f504:	2f01      	cmp	r7, #1
 800f506:	694c      	ldr	r4, [r1, #20]
 800f508:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800f50c:	78ce      	ldrb	r6, [r1, #3]
 800f50e:	d055      	beq.n	800f5bc <USB_EPStartXfer+0xc0>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f510:	f503 6730 	add.w	r7, r3, #2816	; 0xb00
 800f514:	f8df e208 	ldr.w	lr, [pc, #520]	; 800f720 <USB_EPStartXfer+0x224>
 800f518:	f8d7 c010 	ldr.w	ip, [r7, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f51c:	4d7e      	ldr	r5, [pc, #504]	; (800f718 <USB_EPStartXfer+0x21c>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f51e:	ea0c 0e0e 	and.w	lr, ip, lr
 800f522:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800f526:	f8c7 e010 	str.w	lr, [r7, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f52a:	f8d7 e010 	ldr.w	lr, [r7, #16]
 800f52e:	ea0e 0505 	and.w	r5, lr, r5
 800f532:	613d      	str	r5, [r7, #16]
    if (ep->xfer_len == 0U)
 800f534:	b38c      	cbz	r4, 800f59a <USB_EPStartXfer+0x9e>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800f536:	eb04 050c 	add.w	r5, r4, ip
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f53a:	4c78      	ldr	r4, [pc, #480]	; (800f71c <USB_EPStartXfer+0x220>)
 800f53c:	f8d7 8010 	ldr.w	r8, [r7, #16]
    if (dma == 1U)
 800f540:	2a01      	cmp	r2, #1
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800f542:	f105 35ff 	add.w	r5, r5, #4294967295
 800f546:	fbb5 f5fc 	udiv	r5, r5, ip
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f54a:	ea04 4ec5 	and.w	lr, r4, r5, lsl #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800f54e:	b2ad      	uxth	r5, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f550:	ea4e 0e08 	orr.w	lr, lr, r8
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800f554:	fb0c f405 	mul.w	r4, ip, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f558:	f8c7 e010 	str.w	lr, [r7, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800f55c:	693d      	ldr	r5, [r7, #16]
 800f55e:	f3c4 0412 	ubfx	r4, r4, #0, #19
 800f562:	ea44 0405 	orr.w	r4, r4, r5
 800f566:	613c      	str	r4, [r7, #16]
    if (dma == 1U)
 800f568:	d023      	beq.n	800f5b2 <USB_EPStartXfer+0xb6>
    if (ep->type == EP_TYPE_ISOC)
 800f56a:	2e01      	cmp	r6, #1
 800f56c:	d10c      	bne.n	800f588 <USB_EPStartXfer+0x8c>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f56e:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 800f572:	f412 7f80 	tst.w	r2, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800f576:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 800f57a:	bf0c      	ite	eq
 800f57c:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800f580:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 800f584:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f588:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 800f58c:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800f590:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
}
 800f594:	2000      	movs	r0, #0
 800f596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f59a:	693d      	ldr	r5, [r7, #16]
 800f59c:	f3cc 0412 	ubfx	r4, ip, #0, #19
    if (dma == 1U)
 800f5a0:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f5a2:	ea44 0405 	orr.w	r4, r4, r5
 800f5a6:	613c      	str	r4, [r7, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f5a8:	693c      	ldr	r4, [r7, #16]
 800f5aa:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800f5ae:	613c      	str	r4, [r7, #16]
    if (dma == 1U)
 800f5b0:	d1db      	bne.n	800f56a <USB_EPStartXfer+0x6e>
      if ((uint32_t)ep->xfer_buff != 0U)
 800f5b2:	68ca      	ldr	r2, [r1, #12]
 800f5b4:	2a00      	cmp	r2, #0
 800f5b6:	d0d8      	beq.n	800f56a <USB_EPStartXfer+0x6e>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f5b8:	617a      	str	r2, [r7, #20]
 800f5ba:	e7d6      	b.n	800f56a <USB_EPStartXfer+0x6e>
 800f5bc:	f503 6510 	add.w	r5, r3, #2304	; 0x900
    if (ep->xfer_len == 0U)
 800f5c0:	b3ec      	cbz	r4, 800f63e <USB_EPStartXfer+0x142>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f5c2:	f8d1 8008 	ldr.w	r8, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f5c6:	f3c4 0c12 	ubfx	ip, r4, #0, #19
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f5ca:	f8d5 9010 	ldr.w	r9, [r5, #16]
      if (ep->type == EP_TYPE_ISOC)
 800f5ce:	2e01      	cmp	r6, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f5d0:	eb08 0e04 	add.w	lr, r8, r4
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f5d4:	f8df a148 	ldr.w	sl, [pc, #328]	; 800f720 <USB_EPStartXfer+0x224>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f5d8:	f10e 3eff 	add.w	lr, lr, #4294967295
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f5dc:	ea09 0a0a 	and.w	sl, r9, sl
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f5e0:	f8df 9134 	ldr.w	r9, [pc, #308]	; 800f718 <USB_EPStartXfer+0x21c>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f5e4:	f8c5 a010 	str.w	sl, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f5e8:	f8d5 a010 	ldr.w	sl, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f5ec:	fbbe f8f8 	udiv	r8, lr, r8
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f5f0:	ea0a 0909 	and.w	r9, sl, r9
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f5f4:	f8df e124 	ldr.w	lr, [pc, #292]	; 800f71c <USB_EPStartXfer+0x220>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f5f8:	f8c5 9010 	str.w	r9, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f5fc:	ea0e 4ec8 	and.w	lr, lr, r8, lsl #19
 800f600:	f8d5 8010 	ldr.w	r8, [r5, #16]
 800f604:	ea4e 0e08 	orr.w	lr, lr, r8
 800f608:	f8c5 e010 	str.w	lr, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f60c:	f8d5 e010 	ldr.w	lr, [r5, #16]
 800f610:	ea4c 0c0e 	orr.w	ip, ip, lr
 800f614:	f8c5 c010 	str.w	ip, [r5, #16]
      if (ep->type == EP_TYPE_ISOC)
 800f618:	d052      	beq.n	800f6c0 <USB_EPStartXfer+0x1c4>
    if (dma == 1U)
 800f61a:	2a01      	cmp	r2, #1
 800f61c:	d05a      	beq.n	800f6d4 <USB_EPStartXfer+0x1d8>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f61e:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 800f622:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800f626:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800f62a:	780b      	ldrb	r3, [r1, #0]
 800f62c:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 800f630:	f003 030f 	and.w	r3, r3, #15
 800f634:	409f      	lsls	r7, r3
 800f636:	4317      	orrs	r7, r2
 800f638:	f8c0 7834 	str.w	r7, [r0, #2100]	; 0x834
 800f63c:	e7aa      	b.n	800f594 <USB_EPStartXfer+0x98>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f63e:	f8d5 e010 	ldr.w	lr, [r5, #16]
    if (dma == 1U)
 800f642:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f644:	f8df c0d0 	ldr.w	ip, [pc, #208]	; 800f718 <USB_EPStartXfer+0x21c>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f648:	4f35      	ldr	r7, [pc, #212]	; (800f720 <USB_EPStartXfer+0x224>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f64a:	ea0e 0c0c 	and.w	ip, lr, ip
 800f64e:	f8c5 c010 	str.w	ip, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f652:	f8d5 c010 	ldr.w	ip, [r5, #16]
 800f656:	f44c 2c00 	orr.w	ip, ip, #524288	; 0x80000
 800f65a:	f8c5 c010 	str.w	ip, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f65e:	f8d5 c010 	ldr.w	ip, [r5, #16]
 800f662:	ea0c 0707 	and.w	r7, ip, r7
 800f666:	612f      	str	r7, [r5, #16]
    if (dma == 1U)
 800f668:	d034      	beq.n	800f6d4 <USB_EPStartXfer+0x1d8>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f66a:	f8d3 5900 	ldr.w	r5, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800f66e:	2e01      	cmp	r6, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f670:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 800f674:	f8c3 5900 	str.w	r5, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800f678:	d18c      	bne.n	800f594 <USB_EPStartXfer+0x98>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f67a:	f8d0 5808 	ldr.w	r5, [r0, #2056]	; 0x808
 800f67e:	f415 7f80 	tst.w	r5, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f682:	f8d3 5900 	ldr.w	r5, [r3, #2304]	; 0x900
 800f686:	bf0c      	ite	eq
 800f688:	f045 5500 	orreq.w	r5, r5, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f68c:	f045 5580 	orrne.w	r5, r5, #268435456	; 0x10000000
 800f690:	f8c3 5900 	str.w	r5, [r3, #2304]	; 0x900
  if (dma == 0U)
 800f694:	2a00      	cmp	r2, #0
 800f696:	f47f af7d 	bne.w	800f594 <USB_EPStartXfer+0x98>
    count32b = ((uint32_t)len + 3U) / 4U;
 800f69a:	b2a2      	uxth	r2, r4
 800f69c:	3203      	adds	r2, #3
    for (i = 0U; i < count32b; i++)
 800f69e:	0892      	lsrs	r2, r2, #2
 800f6a0:	f43f af78 	beq.w	800f594 <USB_EPStartXfer+0x98>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f6a4:	780c      	ldrb	r4, [r1, #0]
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800f6a6:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f6a8:	eb00 3004 	add.w	r0, r0, r4, lsl #12
 800f6ac:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800f6b0:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 800f6b4:	f853 1b04 	ldr.w	r1, [r3], #4
    for (i = 0U; i < count32b; i++)
 800f6b8:	4293      	cmp	r3, r2
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f6ba:	6001      	str	r1, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800f6bc:	d1fa      	bne.n	800f6b4 <USB_EPStartXfer+0x1b8>
 800f6be:	e769      	b.n	800f594 <USB_EPStartXfer+0x98>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800f6c0:	692f      	ldr	r7, [r5, #16]
    if (dma == 1U)
 800f6c2:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800f6c4:	f027 47c0 	bic.w	r7, r7, #1610612736	; 0x60000000
 800f6c8:	612f      	str	r7, [r5, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800f6ca:	692f      	ldr	r7, [r5, #16]
 800f6cc:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 800f6d0:	612f      	str	r7, [r5, #16]
    if (dma == 1U)
 800f6d2:	d11a      	bne.n	800f70a <USB_EPStartXfer+0x20e>
      if ((uint32_t)ep->dma_addr != 0U)
 800f6d4:	690a      	ldr	r2, [r1, #16]
 800f6d6:	b102      	cbz	r2, 800f6da <USB_EPStartXfer+0x1de>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800f6d8:	616a      	str	r2, [r5, #20]
      if (ep->type == EP_TYPE_ISOC)
 800f6da:	2e01      	cmp	r6, #1
 800f6dc:	d10c      	bne.n	800f6f8 <USB_EPStartXfer+0x1fc>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f6de:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 800f6e2:	f412 7f80 	tst.w	r2, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f6e6:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 800f6ea:	bf0c      	ite	eq
 800f6ec:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f6f0:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 800f6f4:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f6f8:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
}
 800f6fc:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f6fe:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800f702:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
}
 800f706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f70a:	f8d3 5900 	ldr.w	r5, [r3, #2304]	; 0x900
 800f70e:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 800f712:	f8c3 5900 	str.w	r5, [r3, #2304]	; 0x900
 800f716:	e7b0      	b.n	800f67a <USB_EPStartXfer+0x17e>
 800f718:	e007ffff 	.word	0xe007ffff
 800f71c:	1ff80000 	.word	0x1ff80000
 800f720:	fff80000 	.word	0xfff80000

0800f724 <USB_EP0StartXfer>:
{
 800f724:	b4f0      	push	{r4, r5, r6, r7}
  if (ep->is_in == 1U)
 800f726:	784b      	ldrb	r3, [r1, #1]
 800f728:	780c      	ldrb	r4, [r1, #0]
 800f72a:	2b01      	cmp	r3, #1
 800f72c:	694d      	ldr	r5, [r1, #20]
 800f72e:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 800f732:	d026      	beq.n	800f782 <USB_EP0StartXfer+0x5e>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f734:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
 800f738:	4f3c      	ldr	r7, [pc, #240]	; (800f82c <USB_EP0StartXfer+0x108>)
 800f73a:	6918      	ldr	r0, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f73c:	4e3c      	ldr	r6, [pc, #240]	; (800f830 <USB_EP0StartXfer+0x10c>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f73e:	4007      	ands	r7, r0
 800f740:	6888      	ldr	r0, [r1, #8]
 800f742:	611f      	str	r7, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f744:	691f      	ldr	r7, [r3, #16]
 800f746:	403e      	ands	r6, r7
 800f748:	611e      	str	r6, [r3, #16]
    if (ep->xfer_len > 0U)
 800f74a:	b105      	cbz	r5, 800f74e <USB_EP0StartXfer+0x2a>
      ep->xfer_len = ep->maxpacket;
 800f74c:	6148      	str	r0, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f74e:	691d      	ldr	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800f750:	f3c0 0012 	ubfx	r0, r0, #0, #19
    if (dma == 1U)
 800f754:	2a01      	cmp	r2, #1
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f756:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800f75a:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800f75c:	691d      	ldr	r5, [r3, #16]
 800f75e:	ea40 0005 	orr.w	r0, r0, r5
 800f762:	6118      	str	r0, [r3, #16]
    if (dma == 1U)
 800f764:	d008      	beq.n	800f778 <USB_EP0StartXfer+0x54>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f766:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800f76a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f76e:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
}
 800f772:	2000      	movs	r0, #0
 800f774:	bcf0      	pop	{r4, r5, r6, r7}
 800f776:	4770      	bx	lr
      if ((uint32_t)ep->xfer_buff != 0U)
 800f778:	68ca      	ldr	r2, [r1, #12]
 800f77a:	2a00      	cmp	r2, #0
 800f77c:	d0f3      	beq.n	800f766 <USB_EP0StartXfer+0x42>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f77e:	615a      	str	r2, [r3, #20]
 800f780:	e7f1      	b.n	800f766 <USB_EP0StartXfer+0x42>
 800f782:	f504 6310 	add.w	r3, r4, #2304	; 0x900
    if (ep->xfer_len == 0U)
 800f786:	2d00      	cmp	r5, #0
 800f788:	d033      	beq.n	800f7f2 <USB_EP0StartXfer+0xce>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f78a:	f8d3 c010 	ldr.w	ip, [r3, #16]
 800f78e:	4f27      	ldr	r7, [pc, #156]	; (800f82c <USB_EP0StartXfer+0x108>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f790:	4e27      	ldr	r6, [pc, #156]	; (800f830 <USB_EP0StartXfer+0x10c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f792:	ea0c 0707 	and.w	r7, ip, r7
      if (ep->xfer_len > ep->maxpacket)
 800f796:	f8d1 c008 	ldr.w	ip, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f79a:	611f      	str	r7, [r3, #16]
      if (ep->xfer_len > ep->maxpacket)
 800f79c:	45ac      	cmp	ip, r5
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f79e:	691f      	ldr	r7, [r3, #16]
 800f7a0:	ea06 0607 	and.w	r6, r6, r7
 800f7a4:	611e      	str	r6, [r3, #16]
      if (ep->xfer_len > ep->maxpacket)
 800f7a6:	d202      	bcs.n	800f7ae <USB_EP0StartXfer+0x8a>
        ep->xfer_len = ep->maxpacket;
 800f7a8:	4665      	mov	r5, ip
 800f7aa:	f8c1 c014 	str.w	ip, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f7ae:	691e      	ldr	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f7b0:	f3c5 0512 	ubfx	r5, r5, #0, #19
    if (dma == 1U)
 800f7b4:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f7b6:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 800f7ba:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f7bc:	691e      	ldr	r6, [r3, #16]
 800f7be:	ea45 0506 	orr.w	r5, r5, r6
 800f7c2:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 800f7c4:	d026      	beq.n	800f814 <USB_EP0StartXfer+0xf0>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f7c6:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800f7ca:	694a      	ldr	r2, [r1, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f7cc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f7d0:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800f7d4:	2a00      	cmp	r2, #0
 800f7d6:	d0cc      	beq.n	800f772 <USB_EP0StartXfer+0x4e>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800f7d8:	780a      	ldrb	r2, [r1, #0]
 800f7da:	2301      	movs	r3, #1
 800f7dc:	f8d0 1834 	ldr.w	r1, [r0, #2100]	; 0x834
 800f7e0:	f002 020f 	and.w	r2, r2, #15
 800f7e4:	4093      	lsls	r3, r2
 800f7e6:	430b      	orrs	r3, r1
}
 800f7e8:	bcf0      	pop	{r4, r5, r6, r7}
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800f7ea:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
}
 800f7ee:	2000      	movs	r0, #0
 800f7f0:	4770      	bx	lr
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f7f2:	691f      	ldr	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f7f4:	f5a5 2500 	sub.w	r5, r5, #524288	; 0x80000
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f7f8:	4e0d      	ldr	r6, [pc, #52]	; (800f830 <USB_EP0StartXfer+0x10c>)
    if (dma == 1U)
 800f7fa:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f7fc:	ea06 0607 	and.w	r6, r6, r7
 800f800:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f802:	691e      	ldr	r6, [r3, #16]
 800f804:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 800f808:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f80a:	691e      	ldr	r6, [r3, #16]
 800f80c:	ea05 0506 	and.w	r5, r5, r6
 800f810:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 800f812:	d1d8      	bne.n	800f7c6 <USB_EP0StartXfer+0xa2>
      if ((uint32_t)ep->dma_addr != 0U)
 800f814:	690a      	ldr	r2, [r1, #16]
 800f816:	b102      	cbz	r2, 800f81a <USB_EP0StartXfer+0xf6>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800f818:	615a      	str	r2, [r3, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f81a:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
}
 800f81e:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f820:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f824:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
}
 800f828:	bcf0      	pop	{r4, r5, r6, r7}
 800f82a:	4770      	bx	lr
 800f82c:	fff80000 	.word	0xfff80000
 800f830:	e007ffff 	.word	0xe007ffff

0800f834 <USB_WritePacket>:
{
 800f834:	b410      	push	{r4}
 800f836:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 800f83a:	b96c      	cbnz	r4, 800f858 <USB_WritePacket+0x24>
    count32b = ((uint32_t)len + 3U) / 4U;
 800f83c:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 800f83e:	089b      	lsrs	r3, r3, #2
 800f840:	d00a      	beq.n	800f858 <USB_WritePacket+0x24>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f842:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 800f846:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800f84a:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 800f84e:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 800f852:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f854:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800f856:	d1fa      	bne.n	800f84e <USB_WritePacket+0x1a>
}
 800f858:	2000      	movs	r0, #0
 800f85a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f85e:	4770      	bx	lr

0800f860 <USB_ReadPacket>:
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800f860:	3203      	adds	r2, #3
  for (i = 0U; i < count32b; i++)
 800f862:	0892      	lsrs	r2, r2, #2
 800f864:	d00c      	beq.n	800f880 <USB_ReadPacket+0x20>
{
 800f866:	b410      	push	{r4}
 800f868:	f500 5480 	add.w	r4, r0, #4096	; 0x1000
 800f86c:	eb01 0082 	add.w	r0, r1, r2, lsl #2
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800f870:	6823      	ldr	r3, [r4, #0]
 800f872:	f841 3b04 	str.w	r3, [r1], #4
  for (i = 0U; i < count32b; i++)
 800f876:	4281      	cmp	r1, r0
 800f878:	d1fa      	bne.n	800f870 <USB_ReadPacket+0x10>
}
 800f87a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f87e:	4770      	bx	lr
  uint32_t *pDest = (uint32_t *)dest;
 800f880:	4608      	mov	r0, r1
}
 800f882:	4770      	bx	lr

0800f884 <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 800f884:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800f886:	784a      	ldrb	r2, [r1, #1]
 800f888:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800f88c:	3300      	adds	r3, #0
 800f88e:	bf18      	it	ne
 800f890:	2301      	movne	r3, #1
 800f892:	2a01      	cmp	r2, #1
 800f894:	d012      	beq.n	800f8bc <USB_EPSetStall+0x38>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f896:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800f89a:	2a00      	cmp	r2, #0
 800f89c:	db06      	blt.n	800f8ac <USB_EPSetStall+0x28>
 800f89e:	b12b      	cbz	r3, 800f8ac <USB_EPSetStall+0x28>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800f8a0:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800f8a4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800f8a8:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800f8ac:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800f8b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f8b4:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800f8b8:	2000      	movs	r0, #0
 800f8ba:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f8bc:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800f8c0:	2a00      	cmp	r2, #0
 800f8c2:	db06      	blt.n	800f8d2 <USB_EPSetStall+0x4e>
 800f8c4:	b12b      	cbz	r3, 800f8d2 <USB_EPSetStall+0x4e>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800f8c6:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800f8ca:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800f8ce:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800f8d2:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800f8d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f8da:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800f8de:	2000      	movs	r0, #0
 800f8e0:	4770      	bx	lr
 800f8e2:	bf00      	nop

0800f8e4 <USB_EPClearStall>:
{
 800f8e4:	78cb      	ldrb	r3, [r1, #3]
 800f8e6:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 800f8e8:	7849      	ldrb	r1, [r1, #1]
 800f8ea:	3b02      	subs	r3, #2
 800f8ec:	eb00 1042 	add.w	r0, r0, r2, lsl #5
 800f8f0:	2901      	cmp	r1, #1
 800f8f2:	b2db      	uxtb	r3, r3
 800f8f4:	d011      	beq.n	800f91a <USB_EPClearStall+0x36>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800f8f6:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f8fa:	2b01      	cmp	r3, #1
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800f8fc:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800f900:	f8c0 2b00 	str.w	r2, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f904:	d901      	bls.n	800f90a <USB_EPClearStall+0x26>
}
 800f906:	2000      	movs	r0, #0
 800f908:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f90a:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800f90e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f912:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800f916:	2000      	movs	r0, #0
 800f918:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800f91a:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f91e:	2b01      	cmp	r3, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800f920:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800f924:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f928:	d8ed      	bhi.n	800f906 <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f92a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800f92e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f932:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800f936:	2000      	movs	r0, #0
 800f938:	4770      	bx	lr
 800f93a:	bf00      	nop

0800f93c <USB_SetDevAddress>:
{
 800f93c:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800f93e:	0109      	lsls	r1, r1, #4
}
 800f940:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800f942:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800f946:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800f94a:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 800f94e:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800f952:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 800f956:	4311      	orrs	r1, r2
 800f958:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 800f95c:	4770      	bx	lr
 800f95e:	bf00      	nop

0800f960 <USB_DevConnect>:
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800f960:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  HAL_Delay(3U);
 800f964:	2003      	movs	r0, #3
{
 800f966:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800f968:	6853      	ldr	r3, [r2, #4]
 800f96a:	f023 0302 	bic.w	r3, r3, #2
 800f96e:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800f970:	f7f5 fdae 	bl	80054d0 <HAL_Delay>
}
 800f974:	2000      	movs	r0, #0
 800f976:	bd08      	pop	{r3, pc}

0800f978 <USB_DevDisconnect>:
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f978:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  HAL_Delay(3U);
 800f97c:	2003      	movs	r0, #3
{
 800f97e:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f980:	6853      	ldr	r3, [r2, #4]
 800f982:	f043 0302 	orr.w	r3, r3, #2
 800f986:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800f988:	f7f5 fda2 	bl	80054d0 <HAL_Delay>
}
 800f98c:	2000      	movs	r0, #0
 800f98e:	bd08      	pop	{r3, pc}

0800f990 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 800f990:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800f992:	6980      	ldr	r0, [r0, #24]
}
 800f994:	4010      	ands	r0, r2
 800f996:	4770      	bx	lr

0800f998 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800f998:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800f99c:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f9a0:	69c0      	ldr	r0, [r0, #28]
 800f9a2:	4018      	ands	r0, r3
}
 800f9a4:	0c00      	lsrs	r0, r0, #16
 800f9a6:	4770      	bx	lr

0800f9a8 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800f9a8:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800f9ac:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f9b0:	69c0      	ldr	r0, [r0, #28]
 800f9b2:	4018      	ands	r0, r3
}
 800f9b4:	b280      	uxth	r0, r0
 800f9b6:	4770      	bx	lr

0800f9b8 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800f9b8:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800f9bc:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800f9c0:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800f9c4:	6940      	ldr	r0, [r0, #20]
}
 800f9c6:	4010      	ands	r0, r2
 800f9c8:	4770      	bx	lr
 800f9ca:	bf00      	nop

0800f9cc <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 800f9cc:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800f9d0:	eb00 1041 	add.w	r0, r0, r1, lsl #5
{
 800f9d4:	b410      	push	{r4}
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800f9d6:	f001 040f 	and.w	r4, r1, #15
  msk = USBx_DEVICE->DIEPMSK;
 800f9da:	6911      	ldr	r1, [r2, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800f9dc:	6b53      	ldr	r3, [r2, #52]	; 0x34
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800f9de:	f500 6010 	add.w	r0, r0, #2304	; 0x900
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800f9e2:	40e3      	lsrs	r3, r4
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800f9e4:	6880      	ldr	r0, [r0, #8]
}
 800f9e6:	f85d 4b04 	ldr.w	r4, [sp], #4
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800f9ea:	01db      	lsls	r3, r3, #7
 800f9ec:	b2db      	uxtb	r3, r3
 800f9ee:	430b      	orrs	r3, r1
}
 800f9f0:	4018      	ands	r0, r3
 800f9f2:	4770      	bx	lr

0800f9f4 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800f9f4:	6940      	ldr	r0, [r0, #20]
}
 800f9f6:	f000 0001 	and.w	r0, r0, #1
 800f9fa:	4770      	bx	lr

0800f9fc <USB_ActivateSetup>:
{
 800f9fc:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800f9fe:	4a09      	ldr	r2, [pc, #36]	; (800fa24 <USB_ActivateSetup+0x28>)
}
 800fa00:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800fa02:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 800fa06:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800fa08:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 800fa0c:	4022      	ands	r2, r4
}
 800fa0e:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800fa12:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800fa16:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800fa1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800fa1e:	604b      	str	r3, [r1, #4]
}
 800fa20:	4770      	bx	lr
 800fa22:	bf00      	nop
 800fa24:	fffff800 	.word	0xfffff800

0800fa28 <USB_EP0_OutStart>:
{
 800fa28:	b430      	push	{r4, r5}
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800fa2a:	4c12      	ldr	r4, [pc, #72]	; (800fa74 <USB_EP0_OutStart+0x4c>)
 800fa2c:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800fa30:	6c05      	ldr	r5, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800fa32:	42a5      	cmp	r5, r4
 800fa34:	d903      	bls.n	800fa3e <USB_EP0_OutStart+0x16>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fa36:	f8d0 4b00 	ldr.w	r4, [r0, #2816]	; 0xb00
 800fa3a:	2c00      	cmp	r4, #0
 800fa3c:	db16      	blt.n	800fa6c <USB_EP0_OutStart+0x44>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800fa3e:	2400      	movs	r4, #0
  if (dma == 1U)
 800fa40:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800fa42:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800fa44:	691c      	ldr	r4, [r3, #16]
 800fa46:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800fa4a:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800fa4c:	691c      	ldr	r4, [r3, #16]
 800fa4e:	f044 0418 	orr.w	r4, r4, #24
 800fa52:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800fa54:	691c      	ldr	r4, [r3, #16]
 800fa56:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
 800fa5a:	611c      	str	r4, [r3, #16]
  if (dma == 1U)
 800fa5c:	d106      	bne.n	800fa6c <USB_EP0_OutStart+0x44>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800fa5e:	615a      	str	r2, [r3, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800fa60:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800fa64:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800fa68:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800fa6c:	2000      	movs	r0, #0
 800fa6e:	bc30      	pop	{r4, r5}
 800fa70:	4770      	bx	lr
 800fa72:	bf00      	nop
 800fa74:	4f54300a 	.word	0x4f54300a

0800fa78 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800fa78:	b508      	push	{r3, lr}
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800fa7a:	4903      	ldr	r1, [pc, #12]	; (800fa88 <MX_FATFS_Init+0x10>)
 800fa7c:	4803      	ldr	r0, [pc, #12]	; (800fa8c <MX_FATFS_Init+0x14>)
 800fa7e:	f001 f97f 	bl	8010d80 <FATFS_LinkDriver>
 800fa82:	4b03      	ldr	r3, [pc, #12]	; (800fa90 <MX_FATFS_Init+0x18>)
 800fa84:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800fa86:	bd08      	pop	{r3, pc}
 800fa88:	2002343c 	.word	0x2002343c
 800fa8c:	200002ac 	.word	0x200002ac
 800fa90:	20023440 	.word	0x20023440

0800fa94 <USER_initialize>:
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800fa94:	4b02      	ldr	r3, [pc, #8]	; (800faa0 <USER_initialize+0xc>)
 800fa96:	2201      	movs	r2, #1
 800fa98:	701a      	strb	r2, [r3, #0]
    return Stat;
 800fa9a:	7818      	ldrb	r0, [r3, #0]
  /* USER CODE END INIT */
}
 800fa9c:	4770      	bx	lr
 800fa9e:	bf00      	nop
 800faa0:	200002a8 	.word	0x200002a8

0800faa4 <USER_read>:
)
{
  /* USER CODE BEGIN READ */
    return RES_OK;
  /* USER CODE END READ */
}
 800faa4:	2000      	movs	r0, #0
 800faa6:	4770      	bx	lr

0800faa8 <USER_ioctl>:
{
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
    return res;
  /* USER CODE END IOCTL */
}
 800faa8:	2001      	movs	r0, #1
 800faaa:	4770      	bx	lr

0800faac <USER_write>:
 800faac:	2000      	movs	r0, #0
 800faae:	4770      	bx	lr

0800fab0 <USER_status>:
 800fab0:	4b02      	ldr	r3, [pc, #8]	; (800fabc <USER_status+0xc>)
 800fab2:	2201      	movs	r2, #1
 800fab4:	701a      	strb	r2, [r3, #0]
 800fab6:	7818      	ldrb	r0, [r3, #0]
 800fab8:	4770      	bx	lr
 800faba:	bf00      	nop
 800fabc:	200002a8 	.word	0x200002a8

0800fac0 <MX_LWIP_Init>:
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800fac0:	2100      	movs	r1, #0
{
 800fac2:	b5f0      	push	{r4, r5, r6, r7, lr}
  tcpip_init( NULL, NULL );
 800fac4:	4608      	mov	r0, r1
{
 800fac6:	b08f      	sub	sp, #60	; 0x3c
  tcpip_init( NULL, NULL );
 800fac8:	f003 fdac 	bl	8013624 <tcpip_init>

  /* IP addresses initialization with DHCP (IPv4) */
  ipaddr.addr = 0;
 800facc:	2400      	movs	r4, #0
  netmask.addr = 0;
 800face:	4f20      	ldr	r7, [pc, #128]	; (800fb50 <MX_LWIP_Init+0x90>)
  gw.addr = 0;

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800fad0:	4b20      	ldr	r3, [pc, #128]	; (800fb54 <MX_LWIP_Init+0x94>)
 800fad2:	4e21      	ldr	r6, [pc, #132]	; (800fb58 <MX_LWIP_Init+0x98>)
 800fad4:	463a      	mov	r2, r7
 800fad6:	9302      	str	r3, [sp, #8]
 800fad8:	9400      	str	r4, [sp, #0]
  ipaddr.addr = 0;
 800fada:	4820      	ldr	r0, [pc, #128]	; (800fb5c <MX_LWIP_Init+0x9c>)
  netmask.addr = 0;
 800fadc:	603c      	str	r4, [r7, #0]
  gw.addr = 0;
 800fade:	4d20      	ldr	r5, [pc, #128]	; (800fb60 <MX_LWIP_Init+0xa0>)
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800fae0:	4601      	mov	r1, r0
 800fae2:	4f20      	ldr	r7, [pc, #128]	; (800fb64 <MX_LWIP_Init+0xa4>)
 800fae4:	462b      	mov	r3, r5
  ipaddr.addr = 0;
 800fae6:	6004      	str	r4, [r0, #0]
  gw.addr = 0;
 800fae8:	602c      	str	r4, [r5, #0]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800faea:	4630      	mov	r0, r6
 800faec:	9701      	str	r7, [sp, #4]
 800faee:	f006 fb95 	bl	801621c <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800faf2:	4630      	mov	r0, r6
 800faf4:	f006 fc3e 	bl	8016374 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800faf8:	f896 3035 	ldrb.w	r3, [r6, #53]	; 0x35
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800fafc:	4630      	mov	r0, r6
  if (netif_is_link_up(&gnetif))
 800fafe:	075b      	lsls	r3, r3, #29
 800fb00:	d422      	bmi.n	800fb48 <MX_LWIP_Init+0x88>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800fb02:	f006 fc5f 	bl	80163c4 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800fb06:	4918      	ldr	r1, [pc, #96]	; (800fb68 <MX_LWIP_Init+0xa8>)

  link_arg.netif = &gnetif;
  link_arg.semaphore = Netif_LinkSemaphore;
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 800fb08:	ac07      	add	r4, sp, #28
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800fb0a:	4813      	ldr	r0, [pc, #76]	; (800fb58 <MX_LWIP_Init+0x98>)
 800fb0c:	f006 fcc2 	bl	8016494 <netif_set_link_callback>
  osSemaphoreDef(Netif_SEM);
 800fb10:	2300      	movs	r3, #0
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 800fb12:	2101      	movs	r1, #1
 800fb14:	a805      	add	r0, sp, #20
  link_arg.netif = &gnetif;
 800fb16:	4f15      	ldr	r7, [pc, #84]	; (800fb6c <MX_LWIP_Init+0xac>)
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 800fb18:	4d15      	ldr	r5, [pc, #84]	; (800fb70 <MX_LWIP_Init+0xb0>)
  osSemaphoreDef(Netif_SEM);
 800fb1a:	e9cd 3305 	strd	r3, r3, [sp, #20]
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 800fb1e:	f001 fa0f 	bl	8010f40 <osSemaphoreCreate>
 800fb22:	4b14      	ldr	r3, [pc, #80]	; (800fb74 <MX_LWIP_Init+0xb4>)
  link_arg.semaphore = Netif_LinkSemaphore;
 800fb24:	6078      	str	r0, [r7, #4]
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 800fb26:	6018      	str	r0, [r3, #0]
  link_arg.netif = &gnetif;
 800fb28:	603e      	str	r6, [r7, #0]
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 800fb2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fb2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fb2e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800fb32:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(LinkThr), &link_arg);
 800fb36:	4639      	mov	r1, r7
 800fb38:	a807      	add	r0, sp, #28
 800fb3a:	f001 f955 	bl	8010de8 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

  /* Start DHCP negotiation for a network interface (IPv4) */
  dhcp_start(&gnetif);
 800fb3e:	4806      	ldr	r0, [pc, #24]	; (800fb58 <MX_LWIP_Init+0x98>)
 800fb40:	f00d fa9a 	bl	801d078 <dhcp_start>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800fb44:	b00f      	add	sp, #60	; 0x3c
 800fb46:	bdf0      	pop	{r4, r5, r6, r7, pc}
    netif_set_up(&gnetif);
 800fb48:	f006 fc1a 	bl	8016380 <netif_set_up>
 800fb4c:	e7db      	b.n	800fb06 <MX_LWIP_Init+0x46>
 800fb4e:	bf00      	nop
 800fb50:	200238f0 	.word	0x200238f0
 800fb54:	0801359d 	.word	0x0801359d
 800fb58:	200238b0 	.word	0x200238b0
 800fb5c:	200238ec 	.word	0x200238ec
 800fb60:	200238f4 	.word	0x200238f4
 800fb64:	0800fe75 	.word	0x0800fe75
 800fb68:	08010065 	.word	0x08010065
 800fb6c:	200238a8 	.word	0x200238a8
 800fb70:	08024804 	.word	0x08024804
 800fb74:	20001694 	.word	0x20001694

0800fb78 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800fb78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800fb7c:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 800fc30 <low_level_output+0xb8>
{
 800fb80:	b083      	sub	sp, #12
  uint32_t payloadoffset = 0;
  DmaTxDesc = heth.TxDesc;
  bufferoffset = 0;

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800fb82:	468b      	mov	fp, r1
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800fb84:	f8da 402c 	ldr.w	r4, [sl, #44]	; 0x2c
 800fb88:	68a3      	ldr	r3, [r4, #8]
  for(q = p; q != NULL; q = q->next)
 800fb8a:	2900      	cmp	r1, #0
 800fb8c:	d048      	beq.n	800fc20 <low_level_output+0xa8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800fb8e:	6822      	ldr	r2, [r4, #0]
 800fb90:	2a00      	cmp	r2, #0
 800fb92:	db1f      	blt.n	800fbd4 <low_level_output+0x5c>
  bufferoffset = 0;
 800fb94:	2000      	movs	r0, #0
      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
      payloadoffset = 0;

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800fb96:	f240 59f4 	movw	r9, #1524	; 0x5f4
  uint32_t framelength = 0;
 800fb9a:	4680      	mov	r8, r0
      byteslefttocopy = q->len;
 800fb9c:	f8bb 200a 	ldrh.w	r2, [fp, #10]
      payloadoffset = 0;
 800fba0:	2700      	movs	r7, #0
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800fba2:	1816      	adds	r6, r2, r0
 800fba4:	454e      	cmp	r6, r9
 800fba6:	d803      	bhi.n	800fbb0 <low_level_output+0x38>
 800fba8:	e027      	b.n	800fbfa <low_level_output+0x82>
 800fbaa:	454e      	cmp	r6, r9
        {
          errval = ERR_USE;
          goto error;
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800fbac:	68a3      	ldr	r3, [r4, #8]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800fbae:	d923      	bls.n	800fbf8 <low_level_output+0x80>
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800fbb0:	eba9 0500 	sub.w	r5, r9, r0
 800fbb4:	f8db 1004 	ldr.w	r1, [fp, #4]
 800fbb8:	4418      	add	r0, r3

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800fbba:	f2a6 56f4 	subw	r6, r6, #1524	; 0x5f4
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800fbbe:	4439      	add	r1, r7
 800fbc0:	462a      	mov	r2, r5
 800fbc2:	f00f ff04 	bl	801f9ce <memcpy>
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800fbc6:	68e4      	ldr	r4, [r4, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
        bufferoffset = 0;
 800fbc8:	2000      	movs	r0, #0
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800fbca:	442f      	add	r7, r5
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800fbcc:	6823      	ldr	r3, [r4, #0]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800fbce:	44a8      	add	r8, r5
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800fbd0:	4283      	cmp	r3, r0
 800fbd2:	daea      	bge.n	800fbaa <low_level_output+0x32>
        errval = ERR_USE;
 800fbd4:	f06f 0007 	mvn.w	r0, #7
  errval = ERR_OK;

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800fbd8:	f8da 3000 	ldr.w	r3, [sl]
 800fbdc:	f241 0214 	movw	r2, #4116	; 0x1014
 800fbe0:	5899      	ldr	r1, [r3, r2]
 800fbe2:	0689      	lsls	r1, r1, #26
 800fbe4:	d505      	bpl.n	800fbf2 <low_level_output+0x7a>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800fbe6:	2520      	movs	r5, #32

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800fbe8:	f241 0104 	movw	r1, #4100	; 0x1004
 800fbec:	2400      	movs	r4, #0
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800fbee:	509d      	str	r5, [r3, r2]
    heth.Instance->DMATPDR = 0;
 800fbf0:	505c      	str	r4, [r3, r1]
  }
  return errval;
}
 800fbf2:	b003      	add	sp, #12
 800fbf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800fbf8:	4632      	mov	r2, r6
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800fbfa:	f8db 1004 	ldr.w	r1, [fp, #4]
 800fbfe:	4418      	add	r0, r3
 800fc00:	9301      	str	r3, [sp, #4]
      framelength = framelength + byteslefttocopy;
 800fc02:	4490      	add	r8, r2
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800fc04:	4439      	add	r1, r7
 800fc06:	f00f fee2 	bl	801f9ce <memcpy>
  for(q = p; q != NULL; q = q->next)
 800fc0a:	f8db b000 	ldr.w	fp, [fp]
 800fc0e:	9b01      	ldr	r3, [sp, #4]
 800fc10:	f1bb 0f00 	cmp.w	fp, #0
 800fc14:	d005      	beq.n	800fc22 <low_level_output+0xaa>
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800fc16:	6822      	ldr	r2, [r4, #0]
 800fc18:	4630      	mov	r0, r6
 800fc1a:	2a00      	cmp	r2, #0
 800fc1c:	dabe      	bge.n	800fb9c <low_level_output+0x24>
 800fc1e:	e7d9      	b.n	800fbd4 <low_level_output+0x5c>
  uint32_t framelength = 0;
 800fc20:	4688      	mov	r8, r1
  HAL_ETH_TransmitFrame(&heth, framelength);
 800fc22:	4641      	mov	r1, r8
 800fc24:	4802      	ldr	r0, [pc, #8]	; (800fc30 <low_level_output+0xb8>)
 800fc26:	f7f7 fd49 	bl	80076bc <HAL_ETH_TransmitFrame>
  errval = ERR_OK;
 800fc2a:	2000      	movs	r0, #0
 800fc2c:	e7d4      	b.n	800fbd8 <low_level_output+0x60>
 800fc2e:	bf00      	nop
 800fc30:	200251c8 	.word	0x200251c8

0800fc34 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 800fc34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc38:	f8df a10c 	ldr.w	sl, [pc, #268]	; 800fd48 <ethernetif_input+0x114>
 800fc3c:	b083      	sub	sp, #12
 800fc3e:	9001      	str	r0, [sp, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800fc40:	4b3f      	ldr	r3, [pc, #252]	; (800fd40 <ethernetif_input+0x10c>)
 800fc42:	f04f 31ff 	mov.w	r1, #4294967295
 800fc46:	6818      	ldr	r0, [r3, #0]
 800fc48:	f001 f9a4 	bl	8010f94 <osSemaphoreWait>
 800fc4c:	2800      	cmp	r0, #0
 800fc4e:	d1f7      	bne.n	800fc40 <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 800fc50:	483c      	ldr	r0, [pc, #240]	; (800fd44 <ethernetif_input+0x110>)
 800fc52:	f00f faad 	bl	801f1b0 <sys_mutex_lock>
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 800fc56:	483c      	ldr	r0, [pc, #240]	; (800fd48 <ethernetif_input+0x114>)
 800fc58:	f7f7 fdae 	bl	80077b8 <HAL_ETH_GetReceivedFrame_IT>
 800fc5c:	4604      	mov	r4, r0
 800fc5e:	2800      	cmp	r0, #0
 800fc60:	d169      	bne.n	800fd36 <ethernetif_input+0x102>
  len = heth.RxFrameInfos.length;
 800fc62:	f8ba 103c 	ldrh.w	r1, [sl, #60]	; 0x3c
  if (len > 0)
 800fc66:	bb71      	cbnz	r1, 800fcc6 <ethernetif_input+0x92>
  struct pbuf *p = NULL;
 800fc68:	2300      	movs	r3, #0
 800fc6a:	9300      	str	r3, [sp, #0]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800fc6c:	f8da 0038 	ldr.w	r0, [sl, #56]	; 0x38
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800fc70:	f8da 3030 	ldr.w	r3, [sl, #48]	; 0x30
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800fc74:	b140      	cbz	r0, 800fc88 <ethernetif_input+0x54>
 800fc76:	2100      	movs	r1, #0
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800fc78:	681a      	ldr	r2, [r3, #0]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800fc7a:	3101      	adds	r1, #1
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800fc7c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800fc80:	4281      	cmp	r1, r0
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800fc82:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800fc84:	68db      	ldr	r3, [r3, #12]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800fc86:	d1f7      	bne.n	800fc78 <ethernetif_input+0x44>
    heth.RxFrameInfos.SegCount =0;
 800fc88:	2100      	movs	r1, #0
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800fc8a:	f8da 3000 	ldr.w	r3, [sl]
 800fc8e:	f241 0214 	movw	r2, #4116	; 0x1014
    heth.RxFrameInfos.SegCount =0;
 800fc92:	f8ca 1038 	str.w	r1, [sl, #56]	; 0x38
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800fc96:	5899      	ldr	r1, [r3, r2]
 800fc98:	0609      	lsls	r1, r1, #24
 800fc9a:	d505      	bpl.n	800fca8 <ethernetif_input+0x74>
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800fc9c:	2080      	movs	r0, #128	; 0x80
    heth.Instance->DMARPDR = 0;
 800fc9e:	f241 0108 	movw	r1, #4104	; 0x1008
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800fca2:	5098      	str	r0, [r3, r2]
    heth.Instance->DMARPDR = 0;
 800fca4:	2200      	movs	r2, #0
 800fca6:	505a      	str	r2, [r3, r1]
        p = low_level_input( netif );
        if   (p != NULL)
 800fca8:	9800      	ldr	r0, [sp, #0]
 800fcaa:	2800      	cmp	r0, #0
 800fcac:	d043      	beq.n	800fd36 <ethernetif_input+0x102>
        {
          if (netif->input( p, netif) != ERR_OK )
 800fcae:	9901      	ldr	r1, [sp, #4]
 800fcb0:	690b      	ldr	r3, [r1, #16]
 800fcb2:	4798      	blx	r3
 800fcb4:	b918      	cbnz	r0, 800fcbe <ethernetif_input+0x8a>
          {
            pbuf_free(p);
          }
        }
        UNLOCK_TCPIP_CORE();
 800fcb6:	4823      	ldr	r0, [pc, #140]	; (800fd44 <ethernetif_input+0x110>)
 800fcb8:	f00f fa80 	bl	801f1bc <sys_mutex_unlock>
 800fcbc:	e7c8      	b.n	800fc50 <ethernetif_input+0x1c>
            pbuf_free(p);
 800fcbe:	9800      	ldr	r0, [sp, #0]
 800fcc0:	f006 fcd2 	bl	8016668 <pbuf_free>
 800fcc4:	e7f7      	b.n	800fcb6 <ethernetif_input+0x82>
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800fcc6:	f44f 72c1 	mov.w	r2, #386	; 0x182
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800fcca:	f8da 5040 	ldr.w	r5, [sl, #64]	; 0x40
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800fcce:	f006 fd39 	bl	8016744 <pbuf_alloc>
  if (p != NULL)
 800fcd2:	9000      	str	r0, [sp, #0]
 800fcd4:	2800      	cmp	r0, #0
 800fcd6:	d0c7      	beq.n	800fc68 <ethernetif_input+0x34>
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800fcd8:	46a8      	mov	r8, r5
    bufferoffset = 0;
 800fcda:	4621      	mov	r1, r4
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800fcdc:	f8da 6030 	ldr.w	r6, [sl, #48]	; 0x30
 800fce0:	4683      	mov	fp, r0
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800fce2:	f240 59f4 	movw	r9, #1524	; 0x5f4
      byteslefttocopy = q->len;
 800fce6:	f8bb 200a 	ldrh.w	r2, [fp, #10]
      payloadoffset = 0;
 800fcea:	2500      	movs	r5, #0
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800fcec:	1854      	adds	r4, r2, r1
 800fcee:	454c      	cmp	r4, r9
 800fcf0:	d914      	bls.n	800fd1c <ethernetif_input+0xe8>
      payloadoffset = 0;
 800fcf2:	4643      	mov	r3, r8
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800fcf4:	eba9 0701 	sub.w	r7, r9, r1
 800fcf8:	f8db 0004 	ldr.w	r0, [fp, #4]
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800fcfc:	f2a4 54f4 	subw	r4, r4, #1524	; 0x5f4
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800fd00:	4419      	add	r1, r3
 800fd02:	4428      	add	r0, r5
 800fd04:	463a      	mov	r2, r7
 800fd06:	f00f fe62 	bl	801f9ce <memcpy>
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800fd0a:	68f6      	ldr	r6, [r6, #12]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800fd0c:	454c      	cmp	r4, r9
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800fd0e:	443d      	add	r5, r7
        bufferoffset = 0;
 800fd10:	f04f 0100 	mov.w	r1, #0
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800fd14:	68b3      	ldr	r3, [r6, #8]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800fd16:	d8ed      	bhi.n	800fcf4 <ethernetif_input+0xc0>
 800fd18:	4698      	mov	r8, r3
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800fd1a:	4622      	mov	r2, r4
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800fd1c:	f8db 0004 	ldr.w	r0, [fp, #4]
 800fd20:	4441      	add	r1, r8
 800fd22:	4428      	add	r0, r5
 800fd24:	f00f fe53 	bl	801f9ce <memcpy>
    for(q = p; q != NULL; q = q->next)
 800fd28:	f8db b000 	ldr.w	fp, [fp]
 800fd2c:	4621      	mov	r1, r4
 800fd2e:	f1bb 0f00 	cmp.w	fp, #0
 800fd32:	d1d8      	bne.n	800fce6 <ethernetif_input+0xb2>
 800fd34:	e79a      	b.n	800fc6c <ethernetif_input+0x38>
        UNLOCK_TCPIP_CORE();
 800fd36:	4803      	ldr	r0, [pc, #12]	; (800fd44 <ethernetif_input+0x110>)
 800fd38:	f00f fa40 	bl	801f1bc <sys_mutex_unlock>
 800fd3c:	e780      	b.n	800fc40 <ethernetif_input+0xc>
 800fd3e:	bf00      	nop
 800fd40:	20001698 	.word	0x20001698
 800fd44:	20026a20 	.word	0x20026a20
 800fd48:	200251c8 	.word	0x200251c8

0800fd4c <HAL_ETH_MspInit>:
  if(ethHandle->Instance==ETH)
 800fd4c:	6802      	ldr	r2, [r0, #0]
 800fd4e:	4b41      	ldr	r3, [pc, #260]	; (800fe54 <HAL_ETH_MspInit+0x108>)
{
 800fd50:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(ethHandle->Instance==ETH)
 800fd52:	429a      	cmp	r2, r3
{
 800fd54:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fd56:	f04f 0400 	mov.w	r4, #0
 800fd5a:	e9cd 4407 	strd	r4, r4, [sp, #28]
 800fd5e:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 800fd62:	940b      	str	r4, [sp, #44]	; 0x2c
  if(ethHandle->Instance==ETH)
 800fd64:	d001      	beq.n	800fd6a <HAL_ETH_MspInit+0x1e>
}
 800fd66:	b00d      	add	sp, #52	; 0x34
 800fd68:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ETH_CLK_ENABLE();
 800fd6a:	f5a3 4390 	sub.w	r3, r3, #18432	; 0x4800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800fd6e:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800fd70:	2032      	movs	r0, #50	; 0x32
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800fd72:	2603      	movs	r6, #3
    __HAL_RCC_ETH_CLK_ENABLE();
 800fd74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800fd76:	250b      	movs	r5, #11
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800fd78:	a907      	add	r1, sp, #28
    __HAL_RCC_ETH_CLK_ENABLE();
 800fd7a:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800fd7e:	631a      	str	r2, [r3, #48]	; 0x30
 800fd80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fd82:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 800fd86:	9200      	str	r2, [sp, #0]
 800fd88:	9a00      	ldr	r2, [sp, #0]
 800fd8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fd8c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800fd90:	631a      	str	r2, [r3, #48]	; 0x30
 800fd92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fd94:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 800fd98:	9201      	str	r2, [sp, #4]
 800fd9a:	9a01      	ldr	r2, [sp, #4]
 800fd9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fd9e:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800fda2:	631a      	str	r2, [r3, #48]	; 0x30
 800fda4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fda6:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 800fdaa:	9202      	str	r2, [sp, #8]
 800fdac:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800fdae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fdb0:	f042 0204 	orr.w	r2, r2, #4
 800fdb4:	631a      	str	r2, [r3, #48]	; 0x30
 800fdb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fdb8:	f002 0204 	and.w	r2, r2, #4
 800fdbc:	9203      	str	r2, [sp, #12]
 800fdbe:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800fdc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fdc2:	f042 0201 	orr.w	r2, r2, #1
 800fdc6:	631a      	str	r2, [r3, #48]	; 0x30
 800fdc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fdca:	f002 0201 	and.w	r2, r2, #1
 800fdce:	9204      	str	r2, [sp, #16]
 800fdd0:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800fdd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fdd4:	433a      	orrs	r2, r7
 800fdd6:	631a      	str	r2, [r3, #48]	; 0x30
 800fdd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fdda:	403a      	ands	r2, r7
 800fddc:	9205      	str	r2, [sp, #20]
 800fdde:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800fde0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fde2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800fde6:	631a      	str	r2, [r3, #48]	; 0x30
 800fde8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800fdea:	9007      	str	r0, [sp, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800fdec:	f003 0340 	and.w	r3, r3, #64	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800fdf0:	4819      	ldr	r0, [pc, #100]	; (800fe58 <HAL_ETH_MspInit+0x10c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800fdf2:	9708      	str	r7, [sp, #32]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800fdf4:	9306      	str	r3, [sp, #24]
 800fdf6:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800fdf8:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800fdfc:	f7f8 fa26 	bl	800824c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800fe00:	2386      	movs	r3, #134	; 0x86
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fe02:	a907      	add	r1, sp, #28
 800fe04:	4815      	ldr	r0, [pc, #84]	; (800fe5c <HAL_ETH_MspInit+0x110>)
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800fe06:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800fe08:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fe0a:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800fe0c:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fe10:	f7f8 fa1c 	bl	800824c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800fe14:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800fe18:	a907      	add	r1, sp, #28
 800fe1a:	4811      	ldr	r0, [pc, #68]	; (800fe60 <HAL_ETH_MspInit+0x114>)
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800fe1c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800fe1e:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fe20:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800fe22:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800fe26:	f7f8 fa11 	bl	800824c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800fe2a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800fe2e:	a907      	add	r1, sp, #28
 800fe30:	480c      	ldr	r0, [pc, #48]	; (800fe64 <HAL_ETH_MspInit+0x118>)
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800fe32:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800fe34:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fe36:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800fe38:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800fe3c:	f7f8 fa06 	bl	800824c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ETH_IRQn, 6, 0);
 800fe40:	4622      	mov	r2, r4
 800fe42:	2106      	movs	r1, #6
 800fe44:	203d      	movs	r0, #61	; 0x3d
 800fe46:	f7f5 ff9d 	bl	8005d84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800fe4a:	203d      	movs	r0, #61	; 0x3d
 800fe4c:	f7f5 ffe0 	bl	8005e10 <HAL_NVIC_EnableIRQ>
}
 800fe50:	b00d      	add	sp, #52	; 0x34
 800fe52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fe54:	40028000 	.word	0x40028000
 800fe58:	40020800 	.word	0x40020800
 800fe5c:	40020000 	.word	0x40020000
 800fe60:	40020400 	.word	0x40020400
 800fe64:	40021800 	.word	0x40021800

0800fe68 <HAL_ETH_RxCpltCallback>:
  osSemaphoreRelease(s_xSemaphore);
 800fe68:	4b01      	ldr	r3, [pc, #4]	; (800fe70 <HAL_ETH_RxCpltCallback+0x8>)
 800fe6a:	6818      	ldr	r0, [r3, #0]
 800fe6c:	f001 b8be 	b.w	8010fec <osSemaphoreRelease>
 800fe70:	20001698 	.word	0x20001698

0800fe74 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800fe74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800fe78:	4604      	mov	r4, r0
{
 800fe7a:	b08d      	sub	sp, #52	; 0x34
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800fe7c:	2800      	cmp	r0, #0
 800fe7e:	f000 8099 	beq.w	800ffb4 <ethernetif_init+0x140>
  uint32_t regvalue = 0;
 800fe82:	f04f 0800 	mov.w	r8, #0
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800fe86:	f247 4073 	movw	r0, #29811	; 0x7473
  MACAddr[0] = 0x00;
 800fe8a:	a90c      	add	r1, sp, #48	; 0x30
 800fe8c:	4b4d      	ldr	r3, [pc, #308]	; (800ffc4 <ethernetif_init+0x150>)
  heth.Instance = ETH;
 800fe8e:	4d4e      	ldr	r5, [pc, #312]	; (800ffc8 <ethernetif_init+0x154>)
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800fe90:	f44f 0900 	mov.w	r9, #8388608	; 0x800000
  heth.Instance = ETH;
 800fe94:	4a4d      	ldr	r2, [pc, #308]	; (800ffcc <ethernetif_init+0x158>)
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 800fe96:	f8df e168 	ldr.w	lr, [pc, #360]	; 8010000 <ethernetif_init+0x18c>
 800fe9a:	4f4d      	ldr	r7, [pc, #308]	; (800ffd0 <ethernetif_init+0x15c>)
  netif->name[0] = IFNAME0;
 800fe9c:	86e0      	strh	r0, [r4, #54]	; 0x36
  uint32_t regvalue = 0;
 800fe9e:	f8cd 8000 	str.w	r8, [sp]
  MACAddr[0] = 0x00;
 800fea2:	f841 3d2c 	str.w	r3, [r1, #-44]!
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 800fea6:	683e      	ldr	r6, [r7, #0]
 800fea8:	f8de 3000 	ldr.w	r3, [lr]
 800feac:	4849      	ldr	r0, [pc, #292]	; (800ffd4 <ethernetif_init+0x160>)
  heth.Instance = ETH;
 800feae:	602a      	str	r2, [r5, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800feb0:	2201      	movs	r2, #1
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 800feb2:	4073      	eors	r3, r6
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800feb4:	f8a5 8010 	strh.w	r8, [r5, #16]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800feb8:	606a      	str	r2, [r5, #4]
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 800feba:	6806      	ldr	r6, [r0, #0]
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800febc:	f8df 8144 	ldr.w	r8, [pc, #324]	; 8010004 <ethernetif_init+0x190>
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 800fec0:	4073      	eors	r3, r6
 800fec2:	f88d 3009 	strb.w	r3, [sp, #9]
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 800fec6:	683f      	ldr	r7, [r7, #0]
 800fec8:	f8de 3000 	ldr.w	r3, [lr]
 800fecc:	f8d0 c000 	ldr.w	ip, [r0]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 800fed0:	4628      	mov	r0, r5
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 800fed2:	407b      	eors	r3, r7

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800fed4:	4f40      	ldr	r7, [pc, #256]	; (800ffd8 <ethernetif_init+0x164>)
  netif->output = etharp_output;
 800fed6:	f8c4 8014 	str.w	r8, [r4, #20]
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 800feda:	ea83 030c 	eor.w	r3, r3, ip
  netif->linkoutput = low_level_output;
 800fede:	61a7      	str	r7, [r4, #24]
  heth.Init.MACAddr = &MACAddr[0];
 800fee0:	6169      	str	r1, [r5, #20]
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 800fee2:	f88d 3008 	strb.w	r3, [sp, #8]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800fee6:	f8c5 9020 	str.w	r9, [r5, #32]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_SOFTWARE;
 800feea:	e9c5 2206 	strd	r2, r2, [r5, #24]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 800feee:	f7f7 fd83 	bl	80079f8 <HAL_ETH_Init>
  if (hal_eth_init_status == HAL_OK)
 800fef2:	b928      	cbnz	r0, 800ff00 <ethernetif_init+0x8c>
    netif->flags |= NETIF_FLAG_LINK_UP;
 800fef4:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800fef8:	f043 0304 	orr.w	r3, r3, #4
 800fefc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800ff00:	2304      	movs	r3, #4
 800ff02:	4a36      	ldr	r2, [pc, #216]	; (800ffdc <ethernetif_init+0x168>)
 800ff04:	4936      	ldr	r1, [pc, #216]	; (800ffe0 <ethernetif_init+0x16c>)
  osSemaphoreDef(SEM);
 800ff06:	2700      	movs	r7, #0
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800ff08:	482f      	ldr	r0, [pc, #188]	; (800ffc8 <ethernetif_init+0x154>)
 800ff0a:	f7f7 fb4b 	bl	80075a4 <HAL_ETH_DMATxDescListInit>
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800ff0e:	2304      	movs	r3, #4
 800ff10:	4a34      	ldr	r2, [pc, #208]	; (800ffe4 <ethernetif_init+0x170>)
 800ff12:	4935      	ldr	r1, [pc, #212]	; (800ffe8 <ethernetif_init+0x174>)
 800ff14:	482c      	ldr	r0, [pc, #176]	; (800ffc8 <ethernetif_init+0x154>)
 800ff16:	f7f7 fb8f 	bl	8007638 <HAL_ETH_DMARxDescListInit>
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800ff1a:	696b      	ldr	r3, [r5, #20]
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800ff1c:	2006      	movs	r0, #6
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800ff1e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
  netif->mtu = 1500;
 800ff22:	f240 55dc 	movw	r5, #1500	; 0x5dc
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 800ff26:	2101      	movs	r1, #1
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800ff28:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800ff2c:	f042 020a 	orr.w	r2, r2, #10
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800ff30:	781e      	ldrb	r6, [r3, #0]
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 800ff32:	a803      	add	r0, sp, #12
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800ff34:	f884 602e 	strb.w	r6, [r4, #46]	; 0x2e
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800ff38:	785e      	ldrb	r6, [r3, #1]
 800ff3a:	f884 602f 	strb.w	r6, [r4, #47]	; 0x2f
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800ff3e:	789e      	ldrb	r6, [r3, #2]
 800ff40:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800ff44:	78de      	ldrb	r6, [r3, #3]
  osSemaphoreDef(SEM);
 800ff46:	9703      	str	r7, [sp, #12]
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800ff48:	f884 6031 	strb.w	r6, [r4, #49]	; 0x31
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800ff4c:	791e      	ldrb	r6, [r3, #4]
 800ff4e:	f884 6032 	strb.w	r6, [r4, #50]	; 0x32
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800ff52:	795b      	ldrb	r3, [r3, #5]
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800ff54:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800ff58:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
  netif->mtu = 1500;
 800ff5c:	85a5      	strh	r5, [r4, #44]	; 0x2c
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800ff5e:	ad05      	add	r5, sp, #20
  osSemaphoreDef(SEM);
 800ff60:	9704      	str	r7, [sp, #16]
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 800ff62:	f000 ffed 	bl	8010f40 <osSemaphoreCreate>
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800ff66:	4e21      	ldr	r6, [pc, #132]	; (800ffec <ethernetif_init+0x178>)
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 800ff68:	4b21      	ldr	r3, [pc, #132]	; (800fff0 <ethernetif_init+0x17c>)
 800ff6a:	6018      	str	r0, [r3, #0]
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800ff6c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800ff6e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800ff70:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800ff74:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800ff78:	4621      	mov	r1, r4
 800ff7a:	a805      	add	r0, sp, #20
 800ff7c:	f000 ff34 	bl	8010de8 <osThreadCreate>
  HAL_ETH_Start(&heth);
 800ff80:	4811      	ldr	r0, [pc, #68]	; (800ffc8 <ethernetif_init+0x154>)
 800ff82:	f7f7 fe8f 	bl	8007ca4 <HAL_ETH_Start>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800ff86:	466a      	mov	r2, sp
 800ff88:	211d      	movs	r1, #29
 800ff8a:	480f      	ldr	r0, [pc, #60]	; (800ffc8 <ethernetif_init+0x154>)
 800ff8c:	f7f7 fca4 	bl	80078d8 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800ff90:	9b00      	ldr	r3, [sp, #0]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800ff92:	211d      	movs	r1, #29
 800ff94:	480c      	ldr	r0, [pc, #48]	; (800ffc8 <ethernetif_init+0x154>)
  regvalue |= (PHY_ISFR_INT4);
 800ff96:	f043 030b 	orr.w	r3, r3, #11
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800ff9a:	461a      	mov	r2, r3
  regvalue |= (PHY_ISFR_INT4);
 800ff9c:	9300      	str	r3, [sp, #0]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800ff9e:	f7f7 fce3 	bl	8007968 <HAL_ETH_WritePHYRegister>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800ffa2:	466a      	mov	r2, sp
 800ffa4:	211d      	movs	r1, #29
 800ffa6:	4808      	ldr	r0, [pc, #32]	; (800ffc8 <ethernetif_init+0x154>)
 800ffa8:	f7f7 fc96 	bl	80078d8 <HAL_ETH_ReadPHYRegister>

  /* initialize the hardware */
  low_level_init(netif);

  return ERR_OK;
}
 800ffac:	4638      	mov	r0, r7
 800ffae:	b00d      	add	sp, #52	; 0x34
 800ffb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800ffb4:	4b0f      	ldr	r3, [pc, #60]	; (800fff4 <ethernetif_init+0x180>)
 800ffb6:	f240 2237 	movw	r2, #567	; 0x237
 800ffba:	490f      	ldr	r1, [pc, #60]	; (800fff8 <ethernetif_init+0x184>)
 800ffbc:	480f      	ldr	r0, [pc, #60]	; (800fffc <ethernetif_init+0x188>)
 800ffbe:	f010 fcab 	bl	8020918 <iprintf>
 800ffc2:	e75e      	b.n	800fe82 <ethernetif_init+0xe>
 800ffc4:	00e18000 	.word	0x00e18000
 800ffc8:	200251c8 	.word	0x200251c8
 800ffcc:	40028000 	.word	0x40028000
 800ffd0:	1ff0f424 	.word	0x1ff0f424
 800ffd4:	1ff0f428 	.word	0x1ff0f428
 800ffd8:	0800fb79 	.word	0x0800fb79
 800ffdc:	20025210 	.word	0x20025210
 800ffe0:	200238f8 	.word	0x200238f8
 800ffe4:	20023978 	.word	0x20023978
 800ffe8:	20025148 	.word	0x20025148
 800ffec:	08024820 	.word	0x08024820
 800fff0:	20001698 	.word	0x20001698
 800fff4:	080267d4 	.word	0x080267d4
 800fff8:	080267f0 	.word	0x080267f0
 800fffc:	08026800 	.word	0x08026800
 8010000:	1ff0f420 	.word	0x1ff0f420
 8010004:	0801db79 	.word	0x0801db79

08010008 <sys_now>:
 8010008:	f7f5 ba5c 	b.w	80054c4 <HAL_GetTick>

0801000c <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void const *argument)

{
 801000c:	b570      	push	{r4, r5, r6, lr}
 801000e:	b082      	sub	sp, #8
  uint32_t regvalue = 0;
 8010010:	2300      	movs	r3, #0
{
 8010012:	4606      	mov	r6, r0
  struct link_str *link_arg = (struct link_str *)argument;

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8010014:	4d11      	ldr	r5, [pc, #68]	; (801005c <ethernetif_set_link+0x50>)
  uint32_t regvalue = 0;
 8010016:	ac02      	add	r4, sp, #8
 8010018:	f844 3d04 	str.w	r3, [r4, #-4]!
 801001c:	e005      	b.n	801002a <ethernetif_set_link+0x1e>

    regvalue &= PHY_LINKED_STATUS;

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 801001e:	b9cb      	cbnz	r3, 8010054 <ethernetif_set_link+0x48>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 8010020:	0753      	lsls	r3, r2, #29
 8010022:	d414      	bmi.n	801004e <ethernetif_set_link+0x42>
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 8010024:	20c8      	movs	r0, #200	; 0xc8
 8010026:	f000 ff09 	bl	8010e3c <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 801002a:	4622      	mov	r2, r4
 801002c:	2101      	movs	r1, #1
 801002e:	4628      	mov	r0, r5
 8010030:	f7f7 fc52 	bl	80078d8 <HAL_ETH_ReadPHYRegister>
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8010034:	6830      	ldr	r0, [r6, #0]
    regvalue &= PHY_LINKED_STATUS;
 8010036:	9b01      	ldr	r3, [sp, #4]
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8010038:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
    regvalue &= PHY_LINKED_STATUS;
 801003c:	f003 0304 	and.w	r3, r3, #4
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8010040:	0751      	lsls	r1, r2, #29
    regvalue &= PHY_LINKED_STATUS;
 8010042:	9301      	str	r3, [sp, #4]
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8010044:	d5eb      	bpl.n	801001e <ethernetif_set_link+0x12>
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 8010046:	0752      	lsls	r2, r2, #29
 8010048:	d5ec      	bpl.n	8010024 <ethernetif_set_link+0x18>
 801004a:	2b00      	cmp	r3, #0
 801004c:	d1ea      	bne.n	8010024 <ethernetif_set_link+0x18>
      netif_set_link_down(link_arg->netif);
 801004e:	f006 fa07 	bl	8016460 <netif_set_link_down>
 8010052:	e7e7      	b.n	8010024 <ethernetif_set_link+0x18>
      netif_set_link_up(link_arg->netif);
 8010054:	f006 f9de 	bl	8016414 <netif_set_link_up>
 8010058:	e7e4      	b.n	8010024 <ethernetif_set_link+0x18>
 801005a:	bf00      	nop
 801005c:	200251c8 	.word	0x200251c8

08010060 <ethernetif_notify_conn_changed>:
{
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 8010060:	4770      	bx	lr
 8010062:	bf00      	nop

08010064 <ethernetif_update_config>:
{
 8010064:	b570      	push	{r4, r5, r6, lr}
  if(netif_is_link_up(netif))
 8010066:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
{
 801006a:	b082      	sub	sp, #8
  __IO uint32_t tickstart = 0;
 801006c:	2100      	movs	r1, #0
{
 801006e:	4605      	mov	r5, r0
  if(netif_is_link_up(netif))
 8010070:	0758      	lsls	r0, r3, #29
  __IO uint32_t tickstart = 0;
 8010072:	9100      	str	r1, [sp, #0]
  uint32_t regvalue = 0;
 8010074:	9101      	str	r1, [sp, #4]
  if(netif_is_link_up(netif))
 8010076:	d539      	bpl.n	80100ec <ethernetif_update_config+0x88>
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8010078:	4c32      	ldr	r4, [pc, #200]	; (8010144 <ethernetif_update_config+0xe0>)
 801007a:	6863      	ldr	r3, [r4, #4]
 801007c:	b9e3      	cbnz	r3, 80100b8 <ethernetif_update_config+0x54>
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
 801007e:	68a3      	ldr	r3, [r4, #8]
 8010080:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8010084:	d141      	bne.n	801010a <ethernetif_update_config+0xa6>
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 8010086:	68e3      	ldr	r3, [r4, #12]
 8010088:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 801008c:	d136      	bne.n	80100fc <ethernetif_update_config+0x98>
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 801008e:	68a2      	ldr	r2, [r4, #8]
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8010090:	08db      	lsrs	r3, r3, #3
 8010092:	2100      	movs	r1, #0
 8010094:	482b      	ldr	r0, [pc, #172]	; (8010144 <ethernetif_update_config+0xe0>)
 8010096:	ea43 0252 	orr.w	r2, r3, r2, lsr #1
 801009a:	b292      	uxth	r2, r2
 801009c:	f7f7 fc64 	bl	8007968 <HAL_ETH_WritePHYRegister>
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 80100a0:	2100      	movs	r1, #0
 80100a2:	4828      	ldr	r0, [pc, #160]	; (8010144 <ethernetif_update_config+0xe0>)
 80100a4:	f7f7 fe7e 	bl	8007da4 <HAL_ETH_ConfigMAC>
    HAL_ETH_Start(&heth);
 80100a8:	4826      	ldr	r0, [pc, #152]	; (8010144 <ethernetif_update_config+0xe0>)
 80100aa:	f7f7 fdfb 	bl	8007ca4 <HAL_ETH_Start>
  ethernetif_notify_conn_changed(netif);
 80100ae:	4628      	mov	r0, r5
 80100b0:	f7ff ffd6 	bl	8010060 <ethernetif_notify_conn_changed>
}
 80100b4:	b002      	add	sp, #8
 80100b6:	bd70      	pop	{r4, r5, r6, pc}
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 80100b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80100bc:	4620      	mov	r0, r4
 80100be:	f7f7 fc53 	bl	8007968 <HAL_ETH_WritePHYRegister>
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 80100c2:	4626      	mov	r6, r4
      tickstart = HAL_GetTick();
 80100c4:	f7f5 f9fe 	bl	80054c4 <HAL_GetTick>
 80100c8:	9000      	str	r0, [sp, #0]
 80100ca:	e002      	b.n	80100d2 <ethernetif_update_config+0x6e>
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80100cc:	9b01      	ldr	r3, [sp, #4]
 80100ce:	069a      	lsls	r2, r3, #26
 80100d0:	d425      	bmi.n	801011e <ethernetif_update_config+0xba>
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 80100d2:	aa01      	add	r2, sp, #4
 80100d4:	2101      	movs	r1, #1
 80100d6:	4630      	mov	r0, r6
 80100d8:	f7f7 fbfe 	bl	80078d8 <HAL_ETH_ReadPHYRegister>
        if((HAL_GetTick() - tickstart ) > 1000)
 80100dc:	f7f5 f9f2 	bl	80054c4 <HAL_GetTick>
 80100e0:	9b00      	ldr	r3, [sp, #0]
 80100e2:	1ac0      	subs	r0, r0, r3
 80100e4:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80100e8:	d9f0      	bls.n	80100cc <ethernetif_update_config+0x68>
    error :
 80100ea:	e7c8      	b.n	801007e <ethernetif_update_config+0x1a>
    HAL_ETH_Stop(&heth);
 80100ec:	4815      	ldr	r0, [pc, #84]	; (8010144 <ethernetif_update_config+0xe0>)
 80100ee:	f7f7 fe19 	bl	8007d24 <HAL_ETH_Stop>
  ethernetif_notify_conn_changed(netif);
 80100f2:	4628      	mov	r0, r5
 80100f4:	f7ff ffb4 	bl	8010060 <ethernetif_notify_conn_changed>
}
 80100f8:	b002      	add	sp, #8
 80100fa:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 80100fc:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 8010100:	4811      	ldr	r0, [pc, #68]	; (8010148 <ethernetif_update_config+0xe4>)
 8010102:	f7f2 fe39 	bl	8002d78 <assert_failed>
 8010106:	68e3      	ldr	r3, [r4, #12]
 8010108:	e7c1      	b.n	801008e <ethernetif_update_config+0x2a>
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
 801010a:	f240 21df 	movw	r1, #735	; 0x2df
 801010e:	480e      	ldr	r0, [pc, #56]	; (8010148 <ethernetif_update_config+0xe4>)
 8010110:	f7f2 fe32 	bl	8002d78 <assert_failed>
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 8010114:	68e3      	ldr	r3, [r4, #12]
 8010116:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 801011a:	d0b8      	beq.n	801008e <ethernetif_update_config+0x2a>
 801011c:	e7ee      	b.n	80100fc <ethernetif_update_config+0x98>
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 801011e:	aa01      	add	r2, sp, #4
 8010120:	211f      	movs	r1, #31
 8010122:	4808      	ldr	r0, [pc, #32]	; (8010144 <ethernetif_update_config+0xe0>)
 8010124:	f7f7 fbd8 	bl	80078d8 <HAL_ETH_ReadPHYRegister>
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8010128:	9b01      	ldr	r3, [sp, #4]
 801012a:	f013 0210 	ands.w	r2, r3, #16
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 801012e:	bf18      	it	ne
 8010130:	f44f 6200 	movne.w	r2, #2048	; 0x800
      if(regvalue & PHY_SPEED_STATUS)
 8010134:	075b      	lsls	r3, r3, #29
        heth.Init.Speed = ETH_SPEED_10M;
 8010136:	bf4c      	ite	mi
 8010138:	2300      	movmi	r3, #0
        heth.Init.Speed = ETH_SPEED_100M;
 801013a:	f44f 4380 	movpl.w	r3, #16384	; 0x4000
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 801013e:	60e2      	str	r2, [r4, #12]
        heth.Init.Speed = ETH_SPEED_100M;
 8010140:	60a3      	str	r3, [r4, #8]
 8010142:	e7ad      	b.n	80100a0 <ethernetif_update_config+0x3c>
 8010144:	200251c8 	.word	0x200251c8
 8010148:	080267d4 	.word	0x080267d4

0801014c <USBD_CDC_EP0_RxReady>:
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 801014c:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8010150:	b183      	cbz	r3, 8010174 <USBD_CDC_EP0_RxReady+0x28>
{
 8010152:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010154:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8010158:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 801015c:	28ff      	cmp	r0, #255	; 0xff
 801015e:	d007      	beq.n	8010170 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8010160:	689b      	ldr	r3, [r3, #8]
 8010162:	4621      	mov	r1, r4
 8010164:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8010168:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 801016a:	23ff      	movs	r3, #255	; 0xff
 801016c:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
}
 8010170:	2000      	movs	r0, #0
 8010172:	bd10      	pop	{r4, pc}
 8010174:	2000      	movs	r0, #0
 8010176:	4770      	bx	lr

08010178 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8010178:	2343      	movs	r3, #67	; 0x43
 801017a:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgFSDesc;
}
 801017c:	4800      	ldr	r0, [pc, #0]	; (8010180 <USBD_CDC_GetFSCfgDesc+0x8>)
 801017e:	4770      	bx	lr
 8010180:	200002f8 	.word	0x200002f8

08010184 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8010184:	2343      	movs	r3, #67	; 0x43
 8010186:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgHSDesc;
}
 8010188:	4800      	ldr	r0, [pc, #0]	; (801018c <USBD_CDC_GetHSCfgDesc+0x8>)
 801018a:	4770      	bx	lr
 801018c:	2000033c 	.word	0x2000033c

08010190 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8010190:	2343      	movs	r3, #67	; 0x43
 8010192:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
}
 8010194:	4800      	ldr	r0, [pc, #0]	; (8010198 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8010196:	4770      	bx	lr
 8010198:	2000038c 	.word	0x2000038c

0801019c <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 801019c:	230a      	movs	r3, #10
 801019e:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 80101a0:	4800      	ldr	r0, [pc, #0]	; (80101a4 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 80101a2:	4770      	bx	lr
 80101a4:	20000380 	.word	0x20000380

080101a8 <USBD_CDC_DataOut>:
{
 80101a8:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80101aa:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 80101ae:	b174      	cbz	r4, 80101ce <USBD_CDC_DataOut+0x26>
 80101b0:	4605      	mov	r5, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80101b2:	f00f fa67 	bl	801f684 <USBD_LL_GetRxDataSize>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80101b6:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 80101ba:	f8d5 32c0 	ldr.w	r3, [r5, #704]	; 0x2c0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80101be:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80101c2:	68db      	ldr	r3, [r3, #12]
 80101c4:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 80101c8:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 80101ca:	2000      	movs	r0, #0
}
 80101cc:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 80101ce:	2003      	movs	r0, #3
}
 80101d0:	bd38      	pop	{r3, r4, r5, pc}
 80101d2:	bf00      	nop

080101d4 <USBD_CDC_DataIn>:
{
 80101d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pdev->pClassData == NULL)
 80101d6:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
 80101da:	b1a7      	cbz	r7, 8010206 <USBD_CDC_DataIn+0x32>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80101dc:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 80101e0:	4603      	mov	r3, r0
 80101e2:	460a      	mov	r2, r1
 80101e4:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 80101e8:	69ae      	ldr	r6, [r5, #24]
 80101ea:	b976      	cbnz	r6, 801020a <USBD_CDC_DataIn+0x36>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80101ec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
    hcdc->TxState = 0U;
 80101f0:	2400      	movs	r4, #0
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80101f2:	f507 7104 	add.w	r1, r7, #528	; 0x210
 80101f6:	f8d7 0208 	ldr.w	r0, [r7, #520]	; 0x208
 80101fa:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 80101fc:	f8c7 4214 	str.w	r4, [r7, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8010200:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8010202:	4620      	mov	r0, r4
}
 8010204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 8010206:	2003      	movs	r0, #3
}
 8010208:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 801020a:	ebc1 0cc1 	rsb	ip, r1, r1, lsl #3
 801020e:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
 8010212:	eb04 048c 	add.w	r4, r4, ip, lsl #2
 8010216:	f8d4 c044 	ldr.w	ip, [r4, #68]	; 0x44
 801021a:	fbb6 f4fc 	udiv	r4, r6, ip
 801021e:	fb0c 6414 	mls	r4, ip, r4, r6
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8010222:	2c00      	cmp	r4, #0
 8010224:	d1e2      	bne.n	80101ec <USBD_CDC_DataIn+0x18>
    pdev->ep_in[epnum].total_length = 0U;
 8010226:	61ac      	str	r4, [r5, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8010228:	4623      	mov	r3, r4
 801022a:	4622      	mov	r2, r4
 801022c:	f00f fa0e 	bl	801f64c <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 8010230:	4620      	mov	r0, r4
}
 8010232:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010234 <USBD_CDC_Setup>:
{
 8010234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010238:	780b      	ldrb	r3, [r1, #0]
{
 801023a:	b082      	sub	sp, #8
  uint8_t ifalt = 0U;
 801023c:	2700      	movs	r7, #0
{
 801023e:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010240:	f013 0260 	ands.w	r2, r3, #96	; 0x60
{
 8010244:	4606      	mov	r6, r0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010246:	f8d0 82bc 	ldr.w	r8, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 801024a:	f88d 7005 	strb.w	r7, [sp, #5]
  uint16_t status_info = 0U;
 801024e:	f8ad 7006 	strh.w	r7, [sp, #6]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010252:	d01c      	beq.n	801028e <USBD_CDC_Setup+0x5a>
 8010254:	2a20      	cmp	r2, #32
 8010256:	d112      	bne.n	801027e <USBD_CDC_Setup+0x4a>
    if (req->wLength != 0U)
 8010258:	88cd      	ldrh	r5, [r1, #6]
 801025a:	f891 c001 	ldrb.w	ip, [r1, #1]
 801025e:	2d00      	cmp	r5, #0
 8010260:	d147      	bne.n	80102f2 <USBD_CDC_Setup+0xbe>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8010262:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8010266:	462a      	mov	r2, r5
 8010268:	4660      	mov	r0, ip
 801026a:	689b      	ldr	r3, [r3, #8]
 801026c:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 801026e:	4628      	mov	r0, r5
}
 8010270:	b002      	add	sp, #8
 8010272:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010276:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 801027a:	2b03      	cmp	r3, #3
 801027c:	d049      	beq.n	8010312 <USBD_CDC_Setup+0xde>
      USBD_CtlError(pdev, req);
 801027e:	4630      	mov	r0, r6
 8010280:	4621      	mov	r1, r4
 8010282:	f000 fd05 	bl	8010c90 <USBD_CtlError>
      ret = USBD_FAIL;
 8010286:	2003      	movs	r0, #3
}
 8010288:	b002      	add	sp, #8
 801028a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    switch (req->bRequest)
 801028e:	784b      	ldrb	r3, [r1, #1]
 8010290:	2b0b      	cmp	r3, #11
 8010292:	d8f4      	bhi.n	801027e <USBD_CDC_Setup+0x4a>
 8010294:	a201      	add	r2, pc, #4	; (adr r2, 801029c <USBD_CDC_Setup+0x68>)
 8010296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801029a:	bf00      	nop
 801029c:	08010277 	.word	0x08010277
 80102a0:	080102d5 	.word	0x080102d5
 80102a4:	0801027f 	.word	0x0801027f
 80102a8:	0801027f 	.word	0x0801027f
 80102ac:	0801027f 	.word	0x0801027f
 80102b0:	0801027f 	.word	0x0801027f
 80102b4:	0801027f 	.word	0x0801027f
 80102b8:	0801027f 	.word	0x0801027f
 80102bc:	0801027f 	.word	0x0801027f
 80102c0:	0801027f 	.word	0x0801027f
 80102c4:	080102dd 	.word	0x080102dd
 80102c8:	080102cd 	.word	0x080102cd
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80102cc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80102d0:	2b03      	cmp	r3, #3
 80102d2:	d1d4      	bne.n	801027e <USBD_CDC_Setup+0x4a>
  USBD_StatusTypeDef ret = USBD_OK;
 80102d4:	2000      	movs	r0, #0
}
 80102d6:	b002      	add	sp, #8
 80102d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80102dc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80102e0:	2b03      	cmp	r3, #3
 80102e2:	d1cc      	bne.n	801027e <USBD_CDC_Setup+0x4a>
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80102e4:	2201      	movs	r2, #1
 80102e6:	f10d 0105 	add.w	r1, sp, #5
 80102ea:	f000 fd03 	bl	8010cf4 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 80102ee:	2000      	movs	r0, #0
 80102f0:	e7ca      	b.n	8010288 <USBD_CDC_Setup+0x54>
      if ((req->bmRequest & 0x80U) != 0U)
 80102f2:	061b      	lsls	r3, r3, #24
 80102f4:	d514      	bpl.n	8010320 <USBD_CDC_Setup+0xec>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80102f6:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 80102fa:	462a      	mov	r2, r5
 80102fc:	4660      	mov	r0, ip
 80102fe:	4641      	mov	r1, r8
 8010300:	689b      	ldr	r3, [r3, #8]
 8010302:	4798      	blx	r3
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 8010304:	88e2      	ldrh	r2, [r4, #6]
 8010306:	4641      	mov	r1, r8
 8010308:	4630      	mov	r0, r6
 801030a:	f000 fcf3 	bl	8010cf4 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 801030e:	4638      	mov	r0, r7
 8010310:	e7ba      	b.n	8010288 <USBD_CDC_Setup+0x54>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8010312:	2202      	movs	r2, #2
 8010314:	f10d 0106 	add.w	r1, sp, #6
 8010318:	f000 fcec 	bl	8010cf4 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 801031c:	2000      	movs	r0, #0
 801031e:	e7b3      	b.n	8010288 <USBD_CDC_Setup+0x54>
        hcdc->CmdOpCode = req->bRequest;
 8010320:	f888 c200 	strb.w	ip, [r8, #512]	; 0x200
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8010324:	462a      	mov	r2, r5
        hcdc->CmdLength = (uint8_t)req->wLength;
 8010326:	f888 5201 	strb.w	r5, [r8, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 801032a:	4641      	mov	r1, r8
 801032c:	f000 fcf8 	bl	8010d20 <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 8010330:	4638      	mov	r0, r7
 8010332:	e7a9      	b.n	8010288 <USBD_CDC_Setup+0x54>

08010334 <USBD_CDC_DeInit>:
{
 8010334:	b538      	push	{r3, r4, r5, lr}
 8010336:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8010338:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 801033a:	2181      	movs	r1, #129	; 0x81
 801033c:	f00f f93a 	bl	801f5b4 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8010340:	2101      	movs	r1, #1
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8010342:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8010344:	4620      	mov	r0, r4
 8010346:	f00f f935 	bl	801f5b4 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 801034a:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 801034e:	4620      	mov	r0, r4
 8010350:	2182      	movs	r1, #130	; 0x82
 8010352:	f00f f92f 	bl	801f5b4 <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 8010356:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 801035a:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassData != NULL)
 801035c:	b14b      	cbz	r3, 8010372 <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 801035e:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8010362:	685b      	ldr	r3, [r3, #4]
 8010364:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8010366:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 801036a:	f00f fb07 	bl	801f97c <free>
    pdev->pClassData = NULL;
 801036e:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 8010372:	2000      	movs	r0, #0
 8010374:	bd38      	pop	{r3, r4, r5, pc}
 8010376:	bf00      	nop

08010378 <USBD_CDC_Init>:
{
 8010378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801037c:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 801037e:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8010382:	f00f faf3 	bl	801f96c <malloc>
  if (hcdc == NULL)
 8010386:	4605      	mov	r5, r0
 8010388:	2800      	cmp	r0, #0
 801038a:	d04a      	beq.n	8010422 <USBD_CDC_Init+0xaa>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801038c:	7c23      	ldrb	r3, [r4, #16]
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 801038e:	2601      	movs	r6, #1
  pdev->pClassData = (void *)hcdc;
 8010390:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010394:	b393      	cbz	r3, 80103fc <USBD_CDC_Init+0x84>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8010396:	2340      	movs	r3, #64	; 0x40
 8010398:	2181      	movs	r1, #129	; 0x81
 801039a:	2202      	movs	r2, #2
 801039c:	4620      	mov	r0, r4
 801039e:	f00f f8f7 	bl	801f590 <USBD_LL_OpenEP>
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80103a2:	4631      	mov	r1, r6
 80103a4:	2340      	movs	r3, #64	; 0x40
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80103a6:	8726      	strh	r6, [r4, #56]	; 0x38
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80103a8:	2202      	movs	r2, #2
 80103aa:	4620      	mov	r0, r4
 80103ac:	f00f f8f0 	bl	801f590 <USBD_LL_OpenEP>
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80103b0:	2310      	movs	r3, #16
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80103b2:	2203      	movs	r2, #3
 80103b4:	2182      	movs	r1, #130	; 0x82
      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80103b6:	f8a4 6178 	strh.w	r6, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80103ba:	4620      	mov	r0, r4
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80103bc:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80103c0:	2308      	movs	r3, #8
 80103c2:	f00f f8e5 	bl	801f590 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80103c6:	2701      	movs	r7, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80103c8:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->TxState = 0U;
 80103cc:	2600      	movs	r6, #0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80103ce:	f8a4 704c 	strh.w	r7, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80103d2:	681b      	ldr	r3, [r3, #0]
 80103d4:	4798      	blx	r3
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80103d6:	f894 8010 	ldrb.w	r8, [r4, #16]
  hcdc->TxState = 0U;
 80103da:	f8c5 6214 	str.w	r6, [r5, #532]	; 0x214
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80103de:	4639      	mov	r1, r7
  hcdc->RxState = 0U;
 80103e0:	f8c5 6218 	str.w	r6, [r5, #536]	; 0x218
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80103e4:	4620      	mov	r0, r4
 80103e6:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80103ea:	f1b8 0f00 	cmp.w	r8, #0
 80103ee:	d011      	beq.n	8010414 <USBD_CDC_Init+0x9c>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80103f0:	2340      	movs	r3, #64	; 0x40
 80103f2:	f00f f939 	bl	801f668 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 80103f6:	4630      	mov	r0, r6
}
 80103f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80103fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010400:	2181      	movs	r1, #129	; 0x81
 8010402:	2202      	movs	r2, #2
 8010404:	4620      	mov	r0, r4
 8010406:	f00f f8c3 	bl	801f590 <USBD_LL_OpenEP>
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 801040a:	8726      	strh	r6, [r4, #56]	; 0x38
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 801040c:	4631      	mov	r1, r6
 801040e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010412:	e7c9      	b.n	80103a8 <USBD_CDC_Init+0x30>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010414:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010418:	f00f f926 	bl	801f668 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 801041c:	4640      	mov	r0, r8
}
 801041e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    pdev->pClassData = NULL;
 8010422:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8010426:	2002      	movs	r0, #2
}
 8010428:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801042c <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 801042c:	b119      	cbz	r1, 8010436 <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 801042e:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8010432:	2000      	movs	r0, #0
 8010434:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8010436:	2003      	movs	r0, #3
}
 8010438:	4770      	bx	lr
 801043a:	bf00      	nop

0801043c <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801043c:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
}
 8010440:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 8010442:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8010446:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 801044a:	4770      	bx	lr

0801044c <USBD_CDC_SetRxBuffer>:
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  hcdc->RxBuffer = pbuff;
 801044c:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  return (uint8_t)USBD_OK;
}
 8010450:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 8010452:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 8010456:	4770      	bx	lr

08010458 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010458:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc

  if (pdev->pClassData == NULL)
 801045c:	b18a      	cbz	r2, 8010482 <USBD_CDC_ReceivePacket+0x2a>
 801045e:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
{
 8010462:	b510      	push	{r4, lr}
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010464:	7c04      	ldrb	r4, [r0, #16]
 8010466:	b12c      	cbz	r4, 8010474 <USBD_CDC_ReceivePacket+0x1c>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010468:	2340      	movs	r3, #64	; 0x40
 801046a:	2101      	movs	r1, #1
 801046c:	f00f f8fc 	bl	801f668 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8010470:	2000      	movs	r0, #0
}
 8010472:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010474:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010478:	2101      	movs	r1, #1
 801047a:	f00f f8f5 	bl	801f668 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 801047e:	4620      	mov	r0, r4
}
 8010480:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 8010482:	2003      	movs	r0, #3
}
 8010484:	4770      	bx	lr
 8010486:	bf00      	nop

08010488 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8010488:	4603      	mov	r3, r0
 801048a:	b1a8      	cbz	r0, 80104b8 <USBD_Init+0x30>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 801048c:	f8d0 02b8 	ldr.w	r0, [r0, #696]	; 0x2b8
 8010490:	b110      	cbz	r0, 8010498 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8010492:	2000      	movs	r0, #0
 8010494:	f8c3 02b8 	str.w	r0, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8010498:	f8d3 02cc 	ldr.w	r0, [r3, #716]	; 0x2cc
 801049c:	b110      	cbz	r0, 80104a4 <USBD_Init+0x1c>
  {
    pdev->pConfDesc = NULL;
 801049e:	2000      	movs	r0, #0
 80104a0:	f8c3 02cc 	str.w	r0, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80104a4:	b109      	cbz	r1, 80104aa <USBD_Init+0x22>
  {
    pdev->pDesc = pdesc;
 80104a6:	f8c3 12b4 	str.w	r1, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80104aa:	2101      	movs	r1, #1
  pdev->id = id;
 80104ac:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80104ae:	4618      	mov	r0, r3
  pdev->dev_state = USBD_STATE_DEFAULT;
 80104b0:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  ret = USBD_LL_Init(pdev);
 80104b4:	f00f b82c 	b.w	801f510 <USBD_LL_Init>

  return ret;
}
 80104b8:	2003      	movs	r0, #3
 80104ba:	4770      	bx	lr

080104bc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80104bc:	b530      	push	{r4, r5, lr}
  uint16_t len = 0U;
 80104be:	2400      	movs	r4, #0
{
 80104c0:	b083      	sub	sp, #12
  uint16_t len = 0U;
 80104c2:	f8ad 4006 	strh.w	r4, [sp, #6]

  if (pclass == NULL)
 80104c6:	b159      	cbz	r1, 80104e0 <USBD_RegisterClass+0x24>
 80104c8:	4605      	mov	r5, r0
#endif
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80104ca:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 80104ce:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 80104d0:	f10d 0006 	add.w	r0, sp, #6
 80104d4:	4798      	blx	r3
 80104d6:	f8c5 02cc 	str.w	r0, [r5, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
}
 80104da:	4620      	mov	r0, r4
 80104dc:	b003      	add	sp, #12
 80104de:	bd30      	pop	{r4, r5, pc}
    return USBD_FAIL;
 80104e0:	2403      	movs	r4, #3
 80104e2:	e7fa      	b.n	80104da <USBD_RegisterClass+0x1e>

080104e4 <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80104e4:	f00f b846 	b.w	801f574 <USBD_LL_Start>

080104e8 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 80104e8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80104ec:	b10b      	cbz	r3, 80104f2 <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80104ee:	681b      	ldr	r3, [r3, #0]
 80104f0:	4718      	bx	r3
  }

  return ret;
}
 80104f2:	2003      	movs	r0, #3
 80104f4:	4770      	bx	lr
 80104f6:	bf00      	nop

080104f8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80104f8:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80104fa:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80104fe:	b10b      	cbz	r3, 8010504 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8010500:	685b      	ldr	r3, [r3, #4]
 8010502:	4798      	blx	r3
  }

  return USBD_OK;
}
 8010504:	2000      	movs	r0, #0
 8010506:	bd08      	pop	{r3, pc}

08010508 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8010508:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801050a:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 801050e:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8010510:	4628      	mov	r0, r5
 8010512:	f000 fba9 	bl	8010c68 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 8010516:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 801051a:	2001      	movs	r0, #1
  pdev->ep0_data_len = pdev->request.wLength;
 801051c:	f8b4 22b0 	ldrh.w	r2, [r4, #688]	; 0x2b0
  switch (pdev->request.bmRequest & 0x1FU)
 8010520:	f001 031f 	and.w	r3, r1, #31
  pdev->ep0_state = USBD_EP0_SETUP;
 8010524:	f8c4 0294 	str.w	r0, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 8010528:	4283      	cmp	r3, r0
  pdev->ep0_data_len = pdev->request.wLength;
 801052a:	f8c4 2298 	str.w	r2, [r4, #664]	; 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 801052e:	d015      	beq.n	801055c <USBD_LL_SetupStage+0x54>
 8010530:	d30e      	bcc.n	8010550 <USBD_LL_SetupStage+0x48>
 8010532:	2b02      	cmp	r3, #2
 8010534:	d105      	bne.n	8010542 <USBD_LL_SetupStage+0x3a>
    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
      break;

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8010536:	4629      	mov	r1, r5
 8010538:	4620      	mov	r0, r4
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 801053a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801053e:	f000 baf5 	b.w	8010b2c <USBD_StdEPReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8010542:	4620      	mov	r0, r4
 8010544:	f001 0180 	and.w	r1, r1, #128	; 0x80
}
 8010548:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 801054c:	f00f b840 	b.w	801f5d0 <USBD_LL_StallEP>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8010550:	4629      	mov	r1, r5
 8010552:	4620      	mov	r0, r4
}
 8010554:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8010558:	f000 b8fe 	b.w	8010758 <USBD_StdDevReq>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801055c:	4629      	mov	r1, r5
 801055e:	4620      	mov	r0, r4
}
 8010560:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8010564:	f000 baaa 	b.w	8010abc <USBD_StdItfReq>

08010568 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8010568:	b570      	push	{r4, r5, r6, lr}
 801056a:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 801056c:	b931      	cbnz	r1, 801057c <USBD_LL_DataOutStage+0x14>
 801056e:	460d      	mov	r5, r1
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8010570:	f8d0 1294 	ldr.w	r1, [r0, #660]	; 0x294
 8010574:	2903      	cmp	r1, #3
 8010576:	d00c      	beq.n	8010592 <USBD_LL_DataOutStage+0x2a>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8010578:	2000      	movs	r0, #0
}
 801057a:	bd70      	pop	{r4, r5, r6, pc}
  else if ((pdev->pClass->DataOut != NULL) &&
 801057c:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 8010580:	6992      	ldr	r2, [r2, #24]
 8010582:	b1da      	cbz	r2, 80105bc <USBD_LL_DataOutStage+0x54>
 8010584:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010588:	2b03      	cmp	r3, #3
 801058a:	d117      	bne.n	80105bc <USBD_LL_DataOutStage+0x54>
}
 801058c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8010590:	4710      	bx	r2
 8010592:	4611      	mov	r1, r2
      if (pep->rem_length > pep->maxpacket)
 8010594:	f8d0 315c 	ldr.w	r3, [r0, #348]	; 0x15c
 8010598:	f8d0 2160 	ldr.w	r2, [r0, #352]	; 0x160
 801059c:	4293      	cmp	r3, r2
 801059e:	d80f      	bhi.n	80105c0 <USBD_LL_DataOutStage+0x58>
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80105a0:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80105a4:	691b      	ldr	r3, [r3, #16]
 80105a6:	b123      	cbz	r3, 80105b2 <USBD_LL_DataOutStage+0x4a>
 80105a8:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80105ac:	2a03      	cmp	r2, #3
 80105ae:	d100      	bne.n	80105b2 <USBD_LL_DataOutStage+0x4a>
          pdev->pClass->EP0_RxReady(pdev);
 80105b0:	4798      	blx	r3
        (void)USBD_CtlSendStatus(pdev);
 80105b2:	4620      	mov	r0, r4
 80105b4:	f000 fbcc 	bl	8010d50 <USBD_CtlSendStatus>
  return USBD_OK;
 80105b8:	2000      	movs	r0, #0
 80105ba:	e7de      	b.n	801057a <USBD_LL_DataOutStage+0x12>
    return USBD_FAIL;
 80105bc:	2003      	movs	r0, #3
}
 80105be:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 80105c0:	1a9b      	subs	r3, r3, r2
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80105c2:	429a      	cmp	r2, r3
        pep->rem_length -= pep->maxpacket;
 80105c4:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80105c8:	bf28      	it	cs
 80105ca:	461a      	movcs	r2, r3
 80105cc:	f000 fbb8 	bl	8010d40 <USBD_CtlContinueRx>
  return USBD_OK;
 80105d0:	4628      	mov	r0, r5
}
 80105d2:	bd70      	pop	{r4, r5, r6, pc}

080105d4 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80105d4:	b570      	push	{r4, r5, r6, lr}
 80105d6:	4604      	mov	r4, r0
 80105d8:	b082      	sub	sp, #8
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80105da:	b951      	cbnz	r1, 80105f2 <USBD_LL_DataInStage+0x1e>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80105dc:	f8d0 5294 	ldr.w	r5, [r0, #660]	; 0x294
 80105e0:	2d02      	cmp	r5, #2
 80105e2:	d016      	beq.n	8010612 <USBD_LL_DataInStage+0x3e>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80105e4:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
    {
      (void)USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 80105e8:	2000      	movs	r0, #0
    if (pdev->dev_test_mode == 1U)
 80105ea:	2b01      	cmp	r3, #1
 80105ec:	d00d      	beq.n	801060a <USBD_LL_DataInStage+0x36>
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
}
 80105ee:	b002      	add	sp, #8
 80105f0:	bd70      	pop	{r4, r5, r6, pc}
  else if ((pdev->pClass->DataIn != NULL) &&
 80105f2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80105f6:	695b      	ldr	r3, [r3, #20]
 80105f8:	b33b      	cbz	r3, 801064a <USBD_LL_DataInStage+0x76>
 80105fa:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80105fe:	2a03      	cmp	r2, #3
 8010600:	d123      	bne.n	801064a <USBD_LL_DataInStage+0x76>
}
 8010602:	b002      	add	sp, #8
 8010604:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8010608:	4718      	bx	r3
      pdev->dev_test_mode = 0U;
 801060a:	f884 02a0 	strb.w	r0, [r4, #672]	; 0x2a0
}
 801060e:	b002      	add	sp, #8
 8010610:	bd70      	pop	{r4, r5, r6, pc}
      if (pep->rem_length > pep->maxpacket)
 8010612:	e9d0 5607 	ldrd	r5, r6, [r0, #28]
 8010616:	42b5      	cmp	r5, r6
 8010618:	d81a      	bhi.n	8010650 <USBD_LL_DataInStage+0x7c>
        if ((pep->maxpacket == pep->rem_length) &&
 801061a:	d027      	beq.n	801066c <USBD_LL_DataInStage+0x98>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 801061c:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8010620:	68db      	ldr	r3, [r3, #12]
 8010622:	b12b      	cbz	r3, 8010630 <USBD_LL_DataInStage+0x5c>
 8010624:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
 8010628:	2a03      	cmp	r2, #3
 801062a:	d101      	bne.n	8010630 <USBD_LL_DataInStage+0x5c>
            pdev->pClass->EP0_TxSent(pdev);
 801062c:	4620      	mov	r0, r4
 801062e:	4798      	blx	r3
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010630:	2180      	movs	r1, #128	; 0x80
 8010632:	4620      	mov	r0, r4
 8010634:	f00e ffcc 	bl	801f5d0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8010638:	4620      	mov	r0, r4
 801063a:	f000 fb95 	bl	8010d68 <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode == 1U)
 801063e:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
      pdev->dev_test_mode = 0U;
 8010642:	2000      	movs	r0, #0
    if (pdev->dev_test_mode == 1U)
 8010644:	2b01      	cmp	r3, #1
 8010646:	d1d2      	bne.n	80105ee <USBD_LL_DataInStage+0x1a>
 8010648:	e7df      	b.n	801060a <USBD_LL_DataInStage+0x36>
    return USBD_FAIL;
 801064a:	2003      	movs	r0, #3
}
 801064c:	b002      	add	sp, #8
 801064e:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 8010650:	1bad      	subs	r5, r5, r6
 8010652:	9101      	str	r1, [sp, #4]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8010654:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 8010656:	61c5      	str	r5, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8010658:	462a      	mov	r2, r5
 801065a:	f000 fb59 	bl	8010d10 <USBD_CtlContinueSendData>
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801065e:	9b01      	ldr	r3, [sp, #4]
 8010660:	4620      	mov	r0, r4
 8010662:	461a      	mov	r2, r3
 8010664:	4619      	mov	r1, r3
 8010666:	f00e ffff 	bl	801f668 <USBD_LL_PrepareReceive>
 801066a:	e7bb      	b.n	80105e4 <USBD_LL_DataInStage+0x10>
            (pep->total_length >= pep->maxpacket) &&
 801066c:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 801066e:	4295      	cmp	r5, r2
 8010670:	d8d4      	bhi.n	801061c <USBD_LL_DataInStage+0x48>
            (pep->total_length >= pep->maxpacket) &&
 8010672:	f8d0 5298 	ldr.w	r5, [r0, #664]	; 0x298
 8010676:	42aa      	cmp	r2, r5
 8010678:	d2d0      	bcs.n	801061c <USBD_LL_DataInStage+0x48>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801067a:	460a      	mov	r2, r1
 801067c:	9101      	str	r1, [sp, #4]
 801067e:	f000 fb47 	bl	8010d10 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8010682:	9b01      	ldr	r3, [sp, #4]
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010684:	4620      	mov	r0, r4
          pdev->ep0_data_len = 0U;
 8010686:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801068a:	461a      	mov	r2, r3
 801068c:	4619      	mov	r1, r3
 801068e:	f00e ffeb 	bl	801f668 <USBD_LL_PrepareReceive>
 8010692:	e7a7      	b.n	80105e4 <USBD_LL_DataInStage+0x10>

08010694 <USBD_LL_Reset>:

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 8010694:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010696:	2201      	movs	r2, #1
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClassData != NULL)
 8010698:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
{
 801069c:	b570      	push	{r4, r5, r6, lr}
 801069e:	4604      	mov	r4, r0
  pdev->dev_state = USBD_STATE_DEFAULT;
 80106a0:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80106a4:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_config = 0U;
 80106a8:	6041      	str	r1, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 80106aa:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  if (pdev->pClassData != NULL)
 80106ae:	b11b      	cbz	r3, 80106b8 <USBD_LL_Reset+0x24>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80106b0:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80106b4:	685b      	ldr	r3, [r3, #4]
 80106b6:	4798      	blx	r3

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80106b8:	2540      	movs	r5, #64	; 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80106ba:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80106bc:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80106be:	4620      	mov	r0, r4
 80106c0:	462b      	mov	r3, r5
 80106c2:	4611      	mov	r1, r2
 80106c4:	f00e ff64 	bl	801f590 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80106c8:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80106cc:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80106d0:	462b      	mov	r3, r5
 80106d2:	2200      	movs	r2, #0
 80106d4:	2180      	movs	r1, #128	; 0x80
 80106d6:	4620      	mov	r0, r4
 80106d8:	f00e ff5a 	bl	801f590 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80106dc:	84a6      	strh	r6, [r4, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80106de:	6225      	str	r5, [r4, #32]

  return USBD_OK;
}
 80106e0:	2000      	movs	r0, #0
 80106e2:	bd70      	pop	{r4, r5, r6, pc}

080106e4 <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 80106e4:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 80106e6:	2000      	movs	r0, #0
 80106e8:	4770      	bx	lr
 80106ea:	bf00      	nop

080106ec <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80106ec:	4603      	mov	r3, r0
  pdev->dev_old_state = pdev->dev_state;
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80106ee:	2104      	movs	r1, #4

  return USBD_OK;
}
 80106f0:	2000      	movs	r0, #0
  pdev->dev_old_state = pdev->dev_state;
 80106f2:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80106f6:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  pdev->dev_old_state = pdev->dev_state;
 80106fa:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
}
 80106fe:	4770      	bx	lr

08010700 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8010700:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010704:	2b04      	cmp	r3, #4
 8010706:	d103      	bne.n	8010710 <USBD_LL_Resume+0x10>
  {
    pdev->dev_state = pdev->dev_old_state;
 8010708:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 801070c:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 8010710:	2000      	movs	r0, #0
 8010712:	4770      	bx	lr

08010714 <USBD_LL_SOF>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010714:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8010718:	2a03      	cmp	r2, #3
 801071a:	d001      	beq.n	8010720 <USBD_LL_SOF+0xc>
      pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
}
 801071c:	2000      	movs	r0, #0
 801071e:	4770      	bx	lr
{
 8010720:	b508      	push	{r3, lr}
    if (pdev->pClass->SOF != NULL)
 8010722:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8010726:	69db      	ldr	r3, [r3, #28]
 8010728:	b103      	cbz	r3, 801072c <USBD_LL_SOF+0x18>
      pdev->pClass->SOF(pdev);
 801072a:	4798      	blx	r3
}
 801072c:	2000      	movs	r0, #0
 801072e:	bd08      	pop	{r3, pc}

08010730 <USBD_LL_IsoINIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 8010730:	2000      	movs	r0, #0
 8010732:	4770      	bx	lr

08010734 <USBD_LL_IsoOUTIncomplete>:
 8010734:	2000      	movs	r0, #0
 8010736:	4770      	bx	lr

08010738 <USBD_LL_DevConnected>:
 8010738:	2000      	movs	r0, #0
 801073a:	4770      	bx	lr

0801073c <USBD_LL_DevDisconnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801073c:	2101      	movs	r1, #1

  if (pdev->pClass != NULL)
 801073e:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010742:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass != NULL)
 8010746:	b12a      	cbz	r2, 8010754 <USBD_LL_DevDisconnected+0x18>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8010748:	6852      	ldr	r2, [r2, #4]
 801074a:	7901      	ldrb	r1, [r0, #4]
{
 801074c:	b508      	push	{r3, lr}
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 801074e:	4790      	blx	r2
  }

  return USBD_OK;
}
 8010750:	2000      	movs	r0, #0
 8010752:	bd08      	pop	{r3, pc}
 8010754:	2000      	movs	r0, #0
 8010756:	4770      	bx	lr

08010758 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010758:	b570      	push	{r4, r5, r6, lr}
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801075a:	780b      	ldrb	r3, [r1, #0]
{
 801075c:	b082      	sub	sp, #8
 801075e:	460d      	mov	r5, r1
 8010760:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010762:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010766:	2b20      	cmp	r3, #32
 8010768:	d028      	beq.n	80107bc <USBD_StdDevReq+0x64>
 801076a:	2b40      	cmp	r3, #64	; 0x40
 801076c:	d026      	beq.n	80107bc <USBD_StdDevReq+0x64>
 801076e:	b15b      	cbz	r3, 8010788 <USBD_StdDevReq+0x30>

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010770:	2180      	movs	r1, #128	; 0x80
 8010772:	4620      	mov	r0, r4
 8010774:	f00e ff2c 	bl	801f5d0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010778:	2100      	movs	r1, #0
 801077a:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 801077c:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 801077e:	f00e ff27 	bl	801f5d0 <USBD_LL_StallEP>
}
 8010782:	4628      	mov	r0, r5
 8010784:	b002      	add	sp, #8
 8010786:	bd70      	pop	{r4, r5, r6, pc}
    switch (req->bRequest)
 8010788:	784b      	ldrb	r3, [r1, #1]
 801078a:	2b09      	cmp	r3, #9
 801078c:	d8f0      	bhi.n	8010770 <USBD_StdDevReq+0x18>
 801078e:	a201      	add	r2, pc, #4	; (adr r2, 8010794 <USBD_StdDevReq+0x3c>)
 8010790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010794:	08010833 	.word	0x08010833
 8010798:	08010861 	.word	0x08010861
 801079c:	08010771 	.word	0x08010771
 80107a0:	0801087d 	.word	0x0801087d
 80107a4:	08010771 	.word	0x08010771
 80107a8:	08010889 	.word	0x08010889
 80107ac:	080108cb 	.word	0x080108cb
 80107b0:	08010771 	.word	0x08010771
 80107b4:	080108ef 	.word	0x080108ef
 80107b8:	080107d1 	.word	0x080107d1
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80107bc:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 80107c0:	4629      	mov	r1, r5
 80107c2:	4620      	mov	r0, r4
 80107c4:	689b      	ldr	r3, [r3, #8]
 80107c6:	4798      	blx	r3
 80107c8:	4605      	mov	r5, r0
}
 80107ca:	4628      	mov	r0, r5
 80107cc:	b002      	add	sp, #8
 80107ce:	bd70      	pop	{r4, r5, r6, pc}
  cfgidx = (uint8_t)(req->wValue);
 80107d0:	7889      	ldrb	r1, [r1, #2]
 80107d2:	4eae      	ldr	r6, [pc, #696]	; (8010a8c <USBD_StdDevReq+0x334>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80107d4:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 80107d6:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80107d8:	f200 8114 	bhi.w	8010a04 <USBD_StdDevReq+0x2ac>
  switch (pdev->dev_state)
 80107dc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80107e0:	2b02      	cmp	r3, #2
 80107e2:	f000 811c 	beq.w	8010a1e <USBD_StdDevReq+0x2c6>
 80107e6:	2b03      	cmp	r3, #3
 80107e8:	f040 812a 	bne.w	8010a40 <USBD_StdDevReq+0x2e8>
    if (cfgidx == 0U)
 80107ec:	2900      	cmp	r1, #0
 80107ee:	f000 814f 	beq.w	8010a90 <USBD_StdDevReq+0x338>
    else if (cfgidx != pdev->dev_config)
 80107f2:	6841      	ldr	r1, [r0, #4]
 80107f4:	2901      	cmp	r1, #1
 80107f6:	f000 8130 	beq.w	8010a5a <USBD_StdDevReq+0x302>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80107fa:	b2c9      	uxtb	r1, r1
 80107fc:	f7ff fe7c 	bl	80104f8 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8010800:	7831      	ldrb	r1, [r6, #0]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8010802:	4620      	mov	r0, r4
      pdev->dev_config = cfgidx;
 8010804:	6061      	str	r1, [r4, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8010806:	f7ff fe6f 	bl	80104e8 <USBD_SetClassConfig>
      if (ret != USBD_OK)
 801080a:	4605      	mov	r5, r0
 801080c:	2800      	cmp	r0, #0
 801080e:	f000 8124 	beq.w	8010a5a <USBD_StdDevReq+0x302>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010812:	2180      	movs	r1, #128	; 0x80
 8010814:	4620      	mov	r0, r4
 8010816:	f00e fedb 	bl	801f5d0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801081a:	2100      	movs	r1, #0
 801081c:	4620      	mov	r0, r4
 801081e:	f00e fed7 	bl	801f5d0 <USBD_LL_StallEP>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8010822:	7921      	ldrb	r1, [r4, #4]
 8010824:	4620      	mov	r0, r4
 8010826:	f7ff fe67 	bl	80104f8 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801082a:	2302      	movs	r3, #2
 801082c:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8010830:	e7a7      	b.n	8010782 <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 8010832:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010836:	2203      	movs	r2, #3
 8010838:	3b01      	subs	r3, #1
 801083a:	2b02      	cmp	r3, #2
 801083c:	d898      	bhi.n	8010770 <USBD_StdDevReq+0x18>
    if (req->wLength != 0x2U)
 801083e:	88cb      	ldrh	r3, [r1, #6]
 8010840:	2b02      	cmp	r3, #2
 8010842:	d195      	bne.n	8010770 <USBD_StdDevReq+0x18>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8010844:	2101      	movs	r1, #1
    if (pdev->dev_remote_wakeup != 0U)
 8010846:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801084a:	60c1      	str	r1, [r0, #12]
    if (pdev->dev_remote_wakeup != 0U)
 801084c:	b103      	cbz	r3, 8010850 <USBD_StdDevReq+0xf8>
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801084e:	60c2      	str	r2, [r0, #12]
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8010850:	2202      	movs	r2, #2
 8010852:	f104 010c 	add.w	r1, r4, #12
 8010856:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 8010858:	2500      	movs	r5, #0
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801085a:	f000 fa4b 	bl	8010cf4 <USBD_CtlSendData>
 801085e:	e790      	b.n	8010782 <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 8010860:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010864:	3b01      	subs	r3, #1
 8010866:	2b02      	cmp	r3, #2
 8010868:	d882      	bhi.n	8010770 <USBD_StdDevReq+0x18>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801086a:	884b      	ldrh	r3, [r1, #2]
        pdev->dev_remote_wakeup = 0U;
 801086c:	2500      	movs	r5, #0
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801086e:	2b01      	cmp	r3, #1
 8010870:	d187      	bne.n	8010782 <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 8010872:	f8c0 52a4 	str.w	r5, [r0, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8010876:	f000 fa6b 	bl	8010d50 <USBD_CtlSendStatus>
 801087a:	e782      	b.n	8010782 <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801087c:	884b      	ldrh	r3, [r1, #2]
 801087e:	2b01      	cmp	r3, #1
 8010880:	f000 80f0 	beq.w	8010a64 <USBD_StdDevReq+0x30c>
  USBD_StatusTypeDef ret = USBD_OK;
 8010884:	2500      	movs	r5, #0
 8010886:	e77c      	b.n	8010782 <USBD_StdDevReq+0x2a>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8010888:	888b      	ldrh	r3, [r1, #4]
 801088a:	2b00      	cmp	r3, #0
 801088c:	f47f af70 	bne.w	8010770 <USBD_StdDevReq+0x18>
 8010890:	88ce      	ldrh	r6, [r1, #6]
 8010892:	2e00      	cmp	r6, #0
 8010894:	f47f af6c 	bne.w	8010770 <USBD_StdDevReq+0x18>
 8010898:	884d      	ldrh	r5, [r1, #2]
 801089a:	2d7f      	cmp	r5, #127	; 0x7f
 801089c:	f63f af68 	bhi.w	8010770 <USBD_StdDevReq+0x18>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80108a0:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80108a4:	2b03      	cmp	r3, #3
 80108a6:	f43f af63 	beq.w	8010770 <USBD_StdDevReq+0x18>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80108aa:	b2e9      	uxtb	r1, r5
      pdev->dev_address = dev_addr;
 80108ac:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80108b0:	f00e febe 	bl	801f630 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80108b4:	4620      	mov	r0, r4
 80108b6:	f000 fa4b 	bl	8010d50 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 80108ba:	2d00      	cmp	r5, #0
 80108bc:	f000 80fa 	beq.w	8010ab4 <USBD_StdDevReq+0x35c>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80108c0:	2302      	movs	r3, #2
  USBD_StatusTypeDef ret = USBD_OK;
 80108c2:	4635      	mov	r5, r6
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80108c4:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 80108c8:	e75b      	b.n	8010782 <USBD_StdDevReq+0x2a>
      USBD_GetDescriptor(pdev, req);
 80108ca:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 80108cc:	2100      	movs	r1, #0
  switch (req->wValue >> 8)
 80108ce:	0a13      	lsrs	r3, r2, #8
  uint16_t len = 0U;
 80108d0:	f8ad 1006 	strh.w	r1, [sp, #6]
  switch (req->wValue >> 8)
 80108d4:	3b01      	subs	r3, #1
 80108d6:	2b0e      	cmp	r3, #14
 80108d8:	d86d      	bhi.n	80109b6 <USBD_StdDevReq+0x25e>
 80108da:	e8df f003 	tbb	[pc, r3]
 80108de:	5b53      	.short	0x5b53
 80108e0:	4a6c6c37 	.word	0x4a6c6c37
 80108e4:	6c6c6c3f 	.word	0x6c6c6c3f
 80108e8:	6c6c6c6c 	.word	0x6c6c6c6c
 80108ec:	1c          	.byte	0x1c
 80108ed:	00          	.byte	0x00
  if (req->wLength != 1U)
 80108ee:	88ca      	ldrh	r2, [r1, #6]
 80108f0:	2a01      	cmp	r2, #1
 80108f2:	f47f af3d 	bne.w	8010770 <USBD_StdDevReq+0x18>
    switch (pdev->dev_state)
 80108f6:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	f43f af38 	beq.w	8010770 <USBD_StdDevReq+0x18>
 8010900:	2b02      	cmp	r3, #2
 8010902:	f240 80b5 	bls.w	8010a70 <USBD_StdDevReq+0x318>
 8010906:	2b03      	cmp	r3, #3
 8010908:	f47f af32 	bne.w	8010770 <USBD_StdDevReq+0x18>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801090c:	1d01      	adds	r1, r0, #4
  USBD_StatusTypeDef ret = USBD_OK;
 801090e:	2500      	movs	r5, #0
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8010910:	f000 f9f0 	bl	8010cf4 <USBD_CtlSendData>
 8010914:	e735      	b.n	8010782 <USBD_StdDevReq+0x2a>
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 8010916:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 801091a:	69db      	ldr	r3, [r3, #28]
 801091c:	2b00      	cmp	r3, #0
 801091e:	d04a      	beq.n	80109b6 <USBD_StdDevReq+0x25e>
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8010920:	f10d 0106 	add.w	r1, sp, #6
 8010924:	7c20      	ldrb	r0, [r4, #16]
 8010926:	4798      	blx	r3
    if (req->wLength != 0U)
 8010928:	88eb      	ldrh	r3, [r5, #6]
 801092a:	2b00      	cmp	r3, #0
 801092c:	d073      	beq.n	8010a16 <USBD_StdDevReq+0x2be>
      if (len != 0U)
 801092e:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8010932:	2a00      	cmp	r2, #0
 8010934:	d03f      	beq.n	80109b6 <USBD_StdDevReq+0x25e>
        len = MIN(len, req->wLength);
 8010936:	4293      	cmp	r3, r2
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8010938:	4601      	mov	r1, r0
 801093a:	4620      	mov	r0, r4
        len = MIN(len, req->wLength);
 801093c:	bf28      	it	cs
 801093e:	4613      	movcs	r3, r2
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8010940:	461a      	mov	r2, r3
        len = MIN(len, req->wLength);
 8010942:	f8ad 3006 	strh.w	r3, [sp, #6]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8010946:	f000 f9d5 	bl	8010cf4 <USBD_CtlSendData>
 801094a:	e79b      	b.n	8010884 <USBD_StdDevReq+0x12c>
    switch ((uint8_t)(req->wValue))
 801094c:	b2d2      	uxtb	r2, r2
 801094e:	2a05      	cmp	r2, #5
 8010950:	d831      	bhi.n	80109b6 <USBD_StdDevReq+0x25e>
 8010952:	e8df f002 	tbb	[pc, r2]
 8010956:	512b      	.short	0x512b
 8010958:	393f454b 	.word	0x393f454b
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 801095c:	7c03      	ldrb	r3, [r0, #16]
 801095e:	bb53      	cbnz	r3, 80109b6 <USBD_StdDevReq+0x25e>
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8010960:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8010964:	f10d 0006 	add.w	r0, sp, #6
 8010968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801096a:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801096c:	2307      	movs	r3, #7
 801096e:	7043      	strb	r3, [r0, #1]
 8010970:	e7da      	b.n	8010928 <USBD_StdDevReq+0x1d0>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010972:	7c03      	ldrb	r3, [r0, #16]
 8010974:	b9fb      	cbnz	r3, 80109b6 <USBD_StdDevReq+0x25e>
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8010976:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 801097a:	f10d 0006 	add.w	r0, sp, #6
 801097e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010980:	4798      	blx	r3
 8010982:	e7d1      	b.n	8010928 <USBD_StdDevReq+0x1d0>
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010984:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8010988:	f10d 0106 	add.w	r1, sp, #6
 801098c:	7c00      	ldrb	r0, [r0, #16]
 801098e:	681b      	ldr	r3, [r3, #0]
 8010990:	4798      	blx	r3
 8010992:	e7c9      	b.n	8010928 <USBD_StdDevReq+0x1d0>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010994:	7c02      	ldrb	r2, [r0, #16]
 8010996:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 801099a:	2a00      	cmp	r2, #0
 801099c:	d16f      	bne.n	8010a7e <USBD_StdDevReq+0x326>
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 801099e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80109a0:	f10d 0006 	add.w	r0, sp, #6
 80109a4:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80109a6:	2302      	movs	r3, #2
 80109a8:	7043      	strb	r3, [r0, #1]
 80109aa:	e7bd      	b.n	8010928 <USBD_StdDevReq+0x1d0>
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80109ac:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80109b0:	685b      	ldr	r3, [r3, #4]
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d1b4      	bne.n	8010920 <USBD_StdDevReq+0x1c8>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80109b6:	2180      	movs	r1, #128	; 0x80
 80109b8:	4620      	mov	r0, r4
 80109ba:	f00e fe09 	bl	801f5d0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80109be:	4620      	mov	r0, r4
 80109c0:	2100      	movs	r1, #0
 80109c2:	f00e fe05 	bl	801f5d0 <USBD_LL_StallEP>
 80109c6:	e75d      	b.n	8010884 <USBD_StdDevReq+0x12c>
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80109c8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80109cc:	699b      	ldr	r3, [r3, #24]
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d1a6      	bne.n	8010920 <USBD_StdDevReq+0x1c8>
 80109d2:	e7f0      	b.n	80109b6 <USBD_StdDevReq+0x25e>
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80109d4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80109d8:	695b      	ldr	r3, [r3, #20]
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d1a0      	bne.n	8010920 <USBD_StdDevReq+0x1c8>
 80109de:	e7ea      	b.n	80109b6 <USBD_StdDevReq+0x25e>
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80109e0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80109e4:	691b      	ldr	r3, [r3, #16]
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d19a      	bne.n	8010920 <USBD_StdDevReq+0x1c8>
 80109ea:	e7e4      	b.n	80109b6 <USBD_StdDevReq+0x25e>
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80109ec:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80109f0:	68db      	ldr	r3, [r3, #12]
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d194      	bne.n	8010920 <USBD_StdDevReq+0x1c8>
 80109f6:	e7de      	b.n	80109b6 <USBD_StdDevReq+0x25e>
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80109f8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80109fc:	689b      	ldr	r3, [r3, #8]
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	d18e      	bne.n	8010920 <USBD_StdDevReq+0x1c8>
 8010a02:	e7d8      	b.n	80109b6 <USBD_StdDevReq+0x25e>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010a04:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 8010a06:	2503      	movs	r5, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010a08:	f00e fde2 	bl	801f5d0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010a0c:	4620      	mov	r0, r4
 8010a0e:	2100      	movs	r1, #0
 8010a10:	f00e fdde 	bl	801f5d0 <USBD_LL_StallEP>
 8010a14:	e6b5      	b.n	8010782 <USBD_StdDevReq+0x2a>
      (void)USBD_CtlSendStatus(pdev);
 8010a16:	4620      	mov	r0, r4
 8010a18:	f000 f99a 	bl	8010d50 <USBD_CtlSendStatus>
 8010a1c:	e732      	b.n	8010884 <USBD_StdDevReq+0x12c>
    if (cfgidx != 0U)
 8010a1e:	b1e1      	cbz	r1, 8010a5a <USBD_StdDevReq+0x302>
      pdev->dev_config = cfgidx;
 8010a20:	2101      	movs	r1, #1
 8010a22:	6041      	str	r1, [r0, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8010a24:	f7ff fd60 	bl	80104e8 <USBD_SetClassConfig>
      if (ret != USBD_OK)
 8010a28:	4605      	mov	r5, r0
 8010a2a:	2800      	cmp	r0, #0
 8010a2c:	d03b      	beq.n	8010aa6 <USBD_StdDevReq+0x34e>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010a2e:	2180      	movs	r1, #128	; 0x80
 8010a30:	4620      	mov	r0, r4
 8010a32:	f00e fdcd 	bl	801f5d0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010a36:	4620      	mov	r0, r4
 8010a38:	2100      	movs	r1, #0
 8010a3a:	f00e fdc9 	bl	801f5d0 <USBD_LL_StallEP>
 8010a3e:	e6a0      	b.n	8010782 <USBD_StdDevReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010a40:	2180      	movs	r1, #128	; 0x80
    ret = USBD_FAIL;
 8010a42:	2503      	movs	r5, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010a44:	f00e fdc4 	bl	801f5d0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010a48:	2100      	movs	r1, #0
 8010a4a:	4620      	mov	r0, r4
 8010a4c:	f00e fdc0 	bl	801f5d0 <USBD_LL_StallEP>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8010a50:	7831      	ldrb	r1, [r6, #0]
 8010a52:	4620      	mov	r0, r4
 8010a54:	f7ff fd50 	bl	80104f8 <USBD_ClrClassConfig>
 8010a58:	e693      	b.n	8010782 <USBD_StdDevReq+0x2a>
      (void)USBD_CtlSendStatus(pdev);
 8010a5a:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 8010a5c:	2500      	movs	r5, #0
      (void)USBD_CtlSendStatus(pdev);
 8010a5e:	f000 f977 	bl	8010d50 <USBD_CtlSendStatus>
 8010a62:	e68e      	b.n	8010782 <USBD_StdDevReq+0x2a>
    pdev->dev_remote_wakeup = 1U;
 8010a64:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
  USBD_StatusTypeDef ret = USBD_OK;
 8010a68:	2500      	movs	r5, #0
    (void)USBD_CtlSendStatus(pdev);
 8010a6a:	f000 f971 	bl	8010d50 <USBD_CtlSendStatus>
 8010a6e:	e688      	b.n	8010782 <USBD_StdDevReq+0x2a>
      pdev->dev_default_config = 0U;
 8010a70:	2500      	movs	r5, #0
 8010a72:	4601      	mov	r1, r0
 8010a74:	f841 5f08 	str.w	r5, [r1, #8]!
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8010a78:	f000 f93c 	bl	8010cf4 <USBD_CtlSendData>
 8010a7c:	e681      	b.n	8010782 <USBD_StdDevReq+0x2a>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8010a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010a80:	f10d 0006 	add.w	r0, sp, #6
 8010a84:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010a86:	2302      	movs	r3, #2
 8010a88:	7043      	strb	r3, [r0, #1]
 8010a8a:	e74d      	b.n	8010928 <USBD_StdDevReq+0x1d0>
 8010a8c:	2000169c 	.word	0x2000169c
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8010a90:	2302      	movs	r3, #2
      pdev->dev_config = cfgidx;
 8010a92:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8010a94:	460d      	mov	r5, r1
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8010a96:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8010a9a:	f7ff fd2d 	bl	80104f8 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8010a9e:	4620      	mov	r0, r4
 8010aa0:	f000 f956 	bl	8010d50 <USBD_CtlSendStatus>
 8010aa4:	e66d      	b.n	8010782 <USBD_StdDevReq+0x2a>
        (void)USBD_CtlSendStatus(pdev);
 8010aa6:	4620      	mov	r0, r4
 8010aa8:	f000 f952 	bl	8010d50 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8010aac:	2303      	movs	r3, #3
 8010aae:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8010ab2:	e666      	b.n	8010782 <USBD_StdDevReq+0x2a>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8010ab4:	2301      	movs	r3, #1
 8010ab6:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8010aba:	e662      	b.n	8010782 <USBD_StdDevReq+0x2a>

08010abc <USBD_StdItfReq>:
{
 8010abc:	b570      	push	{r4, r5, r6, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010abe:	780b      	ldrb	r3, [r1, #0]
{
 8010ac0:	460d      	mov	r5, r1
 8010ac2:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010ac4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010ac8:	2b20      	cmp	r3, #32
 8010aca:	d00d      	beq.n	8010ae8 <USBD_StdItfReq+0x2c>
 8010acc:	2b40      	cmp	r3, #64	; 0x40
 8010ace:	d00b      	beq.n	8010ae8 <USBD_StdItfReq+0x2c>
 8010ad0:	b153      	cbz	r3, 8010ae8 <USBD_StdItfReq+0x2c>
  USBD_StatusTypeDef ret = USBD_OK;
 8010ad2:	2600      	movs	r6, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010ad4:	2180      	movs	r1, #128	; 0x80
 8010ad6:	4620      	mov	r0, r4
 8010ad8:	f00e fd7a 	bl	801f5d0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010adc:	4620      	mov	r0, r4
 8010ade:	4631      	mov	r1, r6
 8010ae0:	f00e fd76 	bl	801f5d0 <USBD_LL_StallEP>
}
 8010ae4:	4630      	mov	r0, r6
 8010ae6:	bd70      	pop	{r4, r5, r6, pc}
    switch (pdev->dev_state)
 8010ae8:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8010aec:	3b01      	subs	r3, #1
 8010aee:	2b02      	cmp	r3, #2
 8010af0:	d8ef      	bhi.n	8010ad2 <USBD_StdItfReq+0x16>
      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8010af2:	792b      	ldrb	r3, [r5, #4]
 8010af4:	2b01      	cmp	r3, #1
 8010af6:	d80f      	bhi.n	8010b18 <USBD_StdItfReq+0x5c>
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010af8:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8010afc:	4629      	mov	r1, r5
 8010afe:	4620      	mov	r0, r4
 8010b00:	689b      	ldr	r3, [r3, #8]
 8010b02:	4798      	blx	r3
        if ((req->wLength == 0U) && (ret == USBD_OK))
 8010b04:	88eb      	ldrh	r3, [r5, #6]
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010b06:	4606      	mov	r6, r0
        if ((req->wLength == 0U) && (ret == USBD_OK))
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d1eb      	bne.n	8010ae4 <USBD_StdItfReq+0x28>
 8010b0c:	2800      	cmp	r0, #0
 8010b0e:	d1e9      	bne.n	8010ae4 <USBD_StdItfReq+0x28>
          (void)USBD_CtlSendStatus(pdev);
 8010b10:	4620      	mov	r0, r4
 8010b12:	f000 f91d 	bl	8010d50 <USBD_CtlSendStatus>
 8010b16:	e7e5      	b.n	8010ae4 <USBD_StdItfReq+0x28>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010b18:	2180      	movs	r1, #128	; 0x80
 8010b1a:	4620      	mov	r0, r4
 8010b1c:	f00e fd58 	bl	801f5d0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010b20:	2100      	movs	r1, #0
 8010b22:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 8010b24:	460e      	mov	r6, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 8010b26:	f00e fd53 	bl	801f5d0 <USBD_LL_StallEP>
 8010b2a:	e7db      	b.n	8010ae4 <USBD_StdItfReq+0x28>

08010b2c <USBD_StdEPReq>:
{
 8010b2c:	b570      	push	{r4, r5, r6, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010b2e:	780b      	ldrb	r3, [r1, #0]
{
 8010b30:	4605      	mov	r5, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010b32:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010b36:	2b20      	cmp	r3, #32
 8010b38:	d027      	beq.n	8010b8a <USBD_StdEPReq+0x5e>
 8010b3a:	2b40      	cmp	r3, #64	; 0x40
 8010b3c:	d025      	beq.n	8010b8a <USBD_StdEPReq+0x5e>
 8010b3e:	460c      	mov	r4, r1
 8010b40:	b14b      	cbz	r3, 8010b56 <USBD_StdEPReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010b42:	2180      	movs	r1, #128	; 0x80
 8010b44:	4628      	mov	r0, r5
 8010b46:	f00e fd43 	bl	801f5d0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010b4a:	4628      	mov	r0, r5
 8010b4c:	2100      	movs	r1, #0
 8010b4e:	f00e fd3f 	bl	801f5d0 <USBD_LL_StallEP>
}
 8010b52:	2000      	movs	r0, #0
 8010b54:	bd70      	pop	{r4, r5, r6, pc}
    switch (req->bRequest)
 8010b56:	784b      	ldrb	r3, [r1, #1]
  ep_addr = LOBYTE(req->wIndex);
 8010b58:	888a      	ldrh	r2, [r1, #4]
    switch (req->bRequest)
 8010b5a:	2b01      	cmp	r3, #1
  ep_addr = LOBYTE(req->wIndex);
 8010b5c:	b2d1      	uxtb	r1, r2
    switch (req->bRequest)
 8010b5e:	d03d      	beq.n	8010bdc <USBD_StdEPReq+0xb0>
 8010b60:	d31a      	bcc.n	8010b98 <USBD_StdEPReq+0x6c>
 8010b62:	2b03      	cmp	r3, #3
 8010b64:	d1ed      	bne.n	8010b42 <USBD_StdEPReq+0x16>
      switch (pdev->dev_state)
 8010b66:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010b6a:	2b02      	cmp	r3, #2
 8010b6c:	d04d      	beq.n	8010c0a <USBD_StdEPReq+0xde>
 8010b6e:	2b03      	cmp	r3, #3
 8010b70:	d1e7      	bne.n	8010b42 <USBD_StdEPReq+0x16>
        if (req->wValue == USB_FEATURE_EP_HALT)
 8010b72:	8863      	ldrh	r3, [r4, #2]
 8010b74:	b92b      	cbnz	r3, 8010b82 <USBD_StdEPReq+0x56>
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010b76:	064a      	lsls	r2, r1, #25
 8010b78:	d003      	beq.n	8010b82 <USBD_StdEPReq+0x56>
 8010b7a:	88e3      	ldrh	r3, [r4, #6]
 8010b7c:	b90b      	cbnz	r3, 8010b82 <USBD_StdEPReq+0x56>
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8010b7e:	f00e fd27 	bl	801f5d0 <USBD_LL_StallEP>
        (void)USBD_CtlSendStatus(pdev);
 8010b82:	4628      	mov	r0, r5
 8010b84:	f000 f8e4 	bl	8010d50 <USBD_CtlSendStatus>
        break;
 8010b88:	e7e3      	b.n	8010b52 <USBD_StdEPReq+0x26>
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010b8a:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 8010b8e:	4628      	mov	r0, r5
 8010b90:	689b      	ldr	r3, [r3, #8]
}
 8010b92:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010b96:	4718      	bx	r3
      switch (pdev->dev_state)
 8010b98:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010b9c:	2b02      	cmp	r3, #2
 8010b9e:	d03d      	beq.n	8010c1c <USBD_StdEPReq+0xf0>
 8010ba0:	2b03      	cmp	r3, #3
 8010ba2:	d1ce      	bne.n	8010b42 <USBD_StdEPReq+0x16>
 8010ba4:	f001 030f 	and.w	r3, r1, #15
        if ((ep_addr & 0x80U) == 0x80U)
 8010ba8:	0612      	lsls	r2, r2, #24
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010baa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8010bae:	eb00 0383 	add.w	r3, r0, r3, lsl #2
        if ((ep_addr & 0x80U) == 0x80U)
 8010bb2:	d445      	bmi.n	8010c40 <USBD_StdEPReq+0x114>
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8010bb4:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d0c2      	beq.n	8010b42 <USBD_StdEPReq+0x16>
 8010bbc:	f001 037f 	and.w	r3, r1, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010bc0:	2414      	movs	r4, #20
 8010bc2:	fb04 0403 	mla	r4, r4, r3, r0
 8010bc6:	f504 74aa 	add.w	r4, r4, #340	; 0x154
          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d144      	bne.n	8010c58 <USBD_StdEPReq+0x12c>
            pep->status = 0x0001U;
 8010bce:	6023      	str	r3, [r4, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010bd0:	4621      	mov	r1, r4
 8010bd2:	4628      	mov	r0, r5
 8010bd4:	2202      	movs	r2, #2
 8010bd6:	f000 f88d 	bl	8010cf4 <USBD_CtlSendData>
          break;
 8010bda:	e7ba      	b.n	8010b52 <USBD_StdEPReq+0x26>
      switch (pdev->dev_state)
 8010bdc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010be0:	2b02      	cmp	r3, #2
 8010be2:	d012      	beq.n	8010c0a <USBD_StdEPReq+0xde>
 8010be4:	2b03      	cmp	r3, #3
 8010be6:	d1ac      	bne.n	8010b42 <USBD_StdEPReq+0x16>
        if (req->wValue == USB_FEATURE_EP_HALT)
 8010be8:	8863      	ldrh	r3, [r4, #2]
 8010bea:	2b00      	cmp	r3, #0
 8010bec:	d1b1      	bne.n	8010b52 <USBD_StdEPReq+0x26>
          if ((ep_addr & 0x7FU) != 0x00U)
 8010bee:	064e      	lsls	r6, r1, #25
 8010bf0:	d001      	beq.n	8010bf6 <USBD_StdEPReq+0xca>
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8010bf2:	f00e fcfb 	bl	801f5ec <USBD_LL_ClearStallEP>
          (void)USBD_CtlSendStatus(pdev);
 8010bf6:	4628      	mov	r0, r5
 8010bf8:	f000 f8aa 	bl	8010d50 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010bfc:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 8010c00:	4621      	mov	r1, r4
 8010c02:	4628      	mov	r0, r5
 8010c04:	689b      	ldr	r3, [r3, #8]
 8010c06:	4798      	blx	r3
 8010c08:	e7a3      	b.n	8010b52 <USBD_StdEPReq+0x26>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010c0a:	064b      	lsls	r3, r1, #25
 8010c0c:	d099      	beq.n	8010b42 <USBD_StdEPReq+0x16>
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8010c0e:	f00e fcdf 	bl	801f5d0 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010c12:	4628      	mov	r0, r5
 8010c14:	2180      	movs	r1, #128	; 0x80
 8010c16:	f00e fcdb 	bl	801f5d0 <USBD_LL_StallEP>
 8010c1a:	e79a      	b.n	8010b52 <USBD_StdEPReq+0x26>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010c1c:	0648      	lsls	r0, r1, #25
 8010c1e:	d190      	bne.n	8010b42 <USBD_StdEPReq+0x16>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010c20:	0611      	lsls	r1, r2, #24
        pep->status = 0x0000U;
 8010c22:	f04f 0400 	mov.w	r4, #0
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010c26:	4628      	mov	r0, r5
 8010c28:	f04f 0202 	mov.w	r2, #2
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010c2c:	bf4c      	ite	mi
 8010c2e:	f105 0314 	addmi.w	r3, r5, #20
 8010c32:	f505 73aa 	addpl.w	r3, r5, #340	; 0x154
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010c36:	4619      	mov	r1, r3
        pep->status = 0x0000U;
 8010c38:	601c      	str	r4, [r3, #0]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010c3a:	f000 f85b 	bl	8010cf4 <USBD_CtlSendData>
        break;
 8010c3e:	e788      	b.n	8010b52 <USBD_StdEPReq+0x26>
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010c40:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	f43f af7d 	beq.w	8010b42 <USBD_StdEPReq+0x16>
 8010c48:	f001 037f 	and.w	r3, r1, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010c4c:	1c5c      	adds	r4, r3, #1
 8010c4e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8010c52:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8010c56:	e7b8      	b.n	8010bca <USBD_StdEPReq+0x9e>
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8010c58:	4628      	mov	r0, r5
 8010c5a:	f00e fcd5 	bl	801f608 <USBD_LL_IsStallEP>
 8010c5e:	b108      	cbz	r0, 8010c64 <USBD_StdEPReq+0x138>
            pep->status = 0x0001U;
 8010c60:	2301      	movs	r3, #1
 8010c62:	e7b4      	b.n	8010bce <USBD_StdEPReq+0xa2>
            pep->status = 0x0000U;
 8010c64:	6020      	str	r0, [r4, #0]
 8010c66:	e7b3      	b.n	8010bd0 <USBD_StdEPReq+0xa4>

08010c68 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8010c68:	780b      	ldrb	r3, [r1, #0]
 8010c6a:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8010c6c:	784b      	ldrb	r3, [r1, #1]
 8010c6e:	7043      	strb	r3, [r0, #1]

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8010c70:	78ca      	ldrb	r2, [r1, #3]
 8010c72:	788b      	ldrb	r3, [r1, #2]
 8010c74:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 8010c78:	8043      	strh	r3, [r0, #2]
 8010c7a:	794a      	ldrb	r2, [r1, #5]
 8010c7c:	790b      	ldrb	r3, [r1, #4]
 8010c7e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 8010c82:	8083      	strh	r3, [r0, #4]
 8010c84:	79ca      	ldrb	r2, [r1, #7]
 8010c86:	798b      	ldrb	r3, [r1, #6]
 8010c88:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 8010c8c:	80c3      	strh	r3, [r0, #6]
}
 8010c8e:	4770      	bx	lr

08010c90 <USBD_CtlError>:
{
 8010c90:	b510      	push	{r4, lr}
 8010c92:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010c94:	2180      	movs	r1, #128	; 0x80
 8010c96:	f00e fc9b 	bl	801f5d0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010c9a:	2100      	movs	r1, #0
 8010c9c:	4620      	mov	r0, r4
}
 8010c9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 8010ca2:	f00e bc95 	b.w	801f5d0 <USBD_LL_StallEP>
 8010ca6:	bf00      	nop

08010ca8 <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 8010ca8:	b300      	cbz	r0, 8010cec <USBD_GetString+0x44>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 8010caa:	7803      	ldrb	r3, [r0, #0]
{
 8010cac:	b430      	push	{r4, r5}
  while (*pbuff != (uint8_t)'\0')
 8010cae:	b1f3      	cbz	r3, 8010cee <USBD_GetString+0x46>
 8010cb0:	4604      	mov	r4, r0
  uint8_t  len = 0U;
 8010cb2:	2300      	movs	r3, #0
  {
    len++;
 8010cb4:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 8010cb6:	f814 5f01 	ldrb.w	r5, [r4, #1]!
    len++;
 8010cba:	b2db      	uxtb	r3, r3
  while (*pbuff != (uint8_t)'\0')
 8010cbc:	2d00      	cmp	r5, #0
 8010cbe:	d1f9      	bne.n	8010cb4 <USBD_GetString+0xc>
 8010cc0:	005b      	lsls	r3, r3, #1
 8010cc2:	3302      	adds	r3, #2
  unicode[idx] = USB_DESC_TYPE_STRING;
 8010cc4:	2403      	movs	r4, #3
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8010cc6:	8013      	strh	r3, [r2, #0]
  unicode[idx] = *(uint8_t *)len;
 8010cc8:	700b      	strb	r3, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8010cca:	704c      	strb	r4, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 8010ccc:	7804      	ldrb	r4, [r0, #0]
 8010cce:	b15c      	cbz	r4, 8010ce8 <USBD_GetString+0x40>
  idx++;
 8010cd0:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 8010cd2:	2500      	movs	r5, #0
    idx++;
 8010cd4:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 8010cd6:	54cc      	strb	r4, [r1, r3]
    idx++;
 8010cd8:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 8010cda:	b2d2      	uxtb	r2, r2
    idx++;
 8010cdc:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 8010cde:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 8010ce0:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8010ce4:	2c00      	cmp	r4, #0
 8010ce6:	d1f5      	bne.n	8010cd4 <USBD_GetString+0x2c>
}
 8010ce8:	bc30      	pop	{r4, r5}
 8010cea:	4770      	bx	lr
 8010cec:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 8010cee:	2302      	movs	r3, #2
 8010cf0:	e7e8      	b.n	8010cc4 <USBD_GetString+0x1c>
 8010cf2:	bf00      	nop

08010cf4 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8010cf4:	b570      	push	{r4, r5, r6, lr}
 8010cf6:	4615      	mov	r5, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8010cf8:	2602      	movs	r6, #2
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010cfa:	460a      	mov	r2, r1
 8010cfc:	2100      	movs	r1, #0
  pdev->ep_in[0].total_length = len;
 8010cfe:	6185      	str	r5, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010d00:	462b      	mov	r3, r5
  pdev->ep_in[0].rem_length = len;
 8010d02:	61c5      	str	r5, [r0, #28]
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8010d04:	f8c0 6294 	str.w	r6, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010d08:	f00e fca0 	bl	801f64c <USBD_LL_Transmit>

  return USBD_OK;
}
 8010d0c:	2000      	movs	r0, #0
 8010d0e:	bd70      	pop	{r4, r5, r6, pc}

08010d10 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8010d10:	b508      	push	{r3, lr}
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010d12:	4613      	mov	r3, r2
 8010d14:	460a      	mov	r2, r1
 8010d16:	2100      	movs	r1, #0
 8010d18:	f00e fc98 	bl	801f64c <USBD_LL_Transmit>

  return USBD_OK;
}
 8010d1c:	2000      	movs	r0, #0
 8010d1e:	bd08      	pop	{r3, pc}

08010d20 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8010d20:	b570      	push	{r4, r5, r6, lr}
 8010d22:	4615      	mov	r5, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8010d24:	2603      	movs	r6, #3
  pdev->ep_out[0].total_length = len;
  pdev->ep_out[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010d26:	460a      	mov	r2, r1
 8010d28:	2100      	movs	r1, #0
  pdev->ep_out[0].total_length = len;
 8010d2a:	f8c0 5158 	str.w	r5, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010d2e:	462b      	mov	r3, r5
  pdev->ep_out[0].rem_length = len;
 8010d30:	f8c0 515c 	str.w	r5, [r0, #348]	; 0x15c
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8010d34:	f8c0 6294 	str.w	r6, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010d38:	f00e fc96 	bl	801f668 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8010d3c:	2000      	movs	r0, #0
 8010d3e:	bd70      	pop	{r4, r5, r6, pc}

08010d40 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8010d40:	b508      	push	{r3, lr}
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010d42:	4613      	mov	r3, r2
 8010d44:	460a      	mov	r2, r1
 8010d46:	2100      	movs	r1, #0
 8010d48:	f00e fc8e 	bl	801f668 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8010d4c:	2000      	movs	r0, #0
 8010d4e:	bd08      	pop	{r3, pc}

08010d50 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8010d50:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8010d52:	2204      	movs	r2, #4

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010d54:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8010d56:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010d5a:	4619      	mov	r1, r3
 8010d5c:	461a      	mov	r2, r3
 8010d5e:	f00e fc75 	bl	801f64c <USBD_LL_Transmit>

  return USBD_OK;
}
 8010d62:	2000      	movs	r0, #0
 8010d64:	bd08      	pop	{r3, pc}
 8010d66:	bf00      	nop

08010d68 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8010d68:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8010d6a:	2205      	movs	r2, #5

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010d6c:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8010d6e:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010d72:	4619      	mov	r1, r3
 8010d74:	461a      	mov	r2, r3
 8010d76:	f00e fc77 	bl	801f668 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8010d7a:	2000      	movs	r0, #0
 8010d7c:	bd08      	pop	{r3, pc}
 8010d7e:	bf00      	nop

08010d80 <FATFS_LinkDriver>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 8010d80:	4b11      	ldr	r3, [pc, #68]	; (8010dc8 <FATFS_LinkDriver+0x48>)
 8010d82:	7a5a      	ldrb	r2, [r3, #9]
 8010d84:	b10a      	cbz	r2, 8010d8a <FATFS_LinkDriver+0xa>
  uint8_t ret = 1;
 8010d86:	2001      	movs	r0, #1
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
}
 8010d88:	4770      	bx	lr
{
 8010d8a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010d8c:	f002 04ff 	and.w	r4, r2, #255	; 0xff
    disk.is_initialized[disk.nbr] = 0;
 8010d90:	f893 e009 	ldrb.w	lr, [r3, #9]
    disk.drv[disk.nbr] = drv;
 8010d94:	7a5e      	ldrb	r6, [r3, #9]
    path[1] = ':';
 8010d96:	f04f 0c3a 	mov.w	ip, #58	; 0x3a
    disk.lun[disk.nbr] = lun;
 8010d9a:	7a5d      	ldrb	r5, [r3, #9]
    path[2] = '/';
 8010d9c:	272f      	movs	r7, #47	; 0x2f
    DiskNum = disk.nbr++;
 8010d9e:	7a5a      	ldrb	r2, [r3, #9]
    disk.drv[disk.nbr] = drv;
 8010da0:	eb03 0686 	add.w	r6, r3, r6, lsl #2
    disk.lun[disk.nbr] = lun;
 8010da4:	441d      	add	r5, r3
    disk.is_initialized[disk.nbr] = 0;
 8010da6:	f803 400e 	strb.w	r4, [r3, lr]
    DiskNum = disk.nbr++;
 8010daa:	b2d2      	uxtb	r2, r2
    disk.drv[disk.nbr] = drv;
 8010dac:	6070      	str	r0, [r6, #4]
    disk.lun[disk.nbr] = lun;
 8010dae:	722c      	strb	r4, [r5, #8]
    DiskNum = disk.nbr++;
 8010db0:	1c50      	adds	r0, r2, #1
    path[0] = DiskNum + '0';
 8010db2:	3230      	adds	r2, #48	; 0x30
    DiskNum = disk.nbr++;
 8010db4:	b2c0      	uxtb	r0, r0
 8010db6:	7258      	strb	r0, [r3, #9]
    path[3] = 0;
 8010db8:	4620      	mov	r0, r4
    path[0] = DiskNum + '0';
 8010dba:	700a      	strb	r2, [r1, #0]
    path[3] = 0;
 8010dbc:	70cc      	strb	r4, [r1, #3]
    path[1] = ':';
 8010dbe:	f881 c001 	strb.w	ip, [r1, #1]
    path[2] = '/';
 8010dc2:	708f      	strb	r7, [r1, #2]
}
 8010dc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010dc6:	bf00      	nop
 8010dc8:	200016a0 	.word	0x200016a0

08010dcc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8010dcc:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8010dce:	f001 f929 	bl	8012024 <vTaskStartScheduler>
  
  return osOK;
}
 8010dd2:	2000      	movs	r0, #0
 8010dd4:	bd08      	pop	{r3, pc}
 8010dd6:	bf00      	nop

08010dd8 <osKernelSysTick>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010dd8:	f3ef 8305 	mrs	r3, IPSR
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
  if (inHandlerMode()) {
 8010ddc:	b90b      	cbnz	r3, 8010de2 <osKernelSysTick+0xa>
    return xTaskGetTickCountFromISR();
  }
  else {
    return xTaskGetTickCount();
 8010dde:	f001 b971 	b.w	80120c4 <xTaskGetTickCount>
    return xTaskGetTickCountFromISR();
 8010de2:	f001 b975 	b.w	80120d0 <xTaskGetTickCountFromISR>
 8010de6:	bf00      	nop

08010de8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8010de8:	b570      	push	{r4, r5, r6, lr}
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8010dea:	6945      	ldr	r5, [r0, #20]
{
 8010dec:	460b      	mov	r3, r1
 8010dee:	b086      	sub	sp, #24
 8010df0:	6902      	ldr	r2, [r0, #16]
 8010df2:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 8010df6:	e9d0 1600 	ldrd	r1, r6, [r0]
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8010dfa:	b16d      	cbz	r5, 8010e18 <osThreadCreate+0x30>
 8010dfc:	6980      	ldr	r0, [r0, #24]
 8010dfe:	b158      	cbz	r0, 8010e18 <osThreadCreate+0x30>
  if (priority != osPriorityError) {
 8010e00:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8010e02:	bf14      	ite	ne
 8010e04:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8010e06:	2400      	moveq	r4, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8010e08:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8010e0c:	9400      	str	r4, [sp, #0]
 8010e0e:	4630      	mov	r0, r6
 8010e10:	f001 f896 	bl	8011f40 <xTaskCreateStatic>
    return NULL;
  }     
#endif
  
  return handle;
}
 8010e14:	b006      	add	sp, #24
 8010e16:	bd70      	pop	{r4, r5, r6, pc}
  if (priority != osPriorityError) {
 8010e18:	2c84      	cmp	r4, #132	; 0x84
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8010e1a:	ad05      	add	r5, sp, #20
 8010e1c:	b292      	uxth	r2, r2
 8010e1e:	4630      	mov	r0, r6
    fpriority += (priority - osPriorityIdle);
 8010e20:	bf14      	ite	ne
 8010e22:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8010e24:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8010e26:	9501      	str	r5, [sp, #4]
 8010e28:	9400      	str	r4, [sp, #0]
 8010e2a:	f001 f8c7 	bl	8011fbc <xTaskCreate>
 8010e2e:	2801      	cmp	r0, #1
 8010e30:	bf0c      	ite	eq
 8010e32:	9805      	ldreq	r0, [sp, #20]
      return NULL;
 8010e34:	2000      	movne	r0, #0
}
 8010e36:	b006      	add	sp, #24
 8010e38:	bd70      	pop	{r4, r5, r6, pc}
 8010e3a:	bf00      	nop

08010e3c <osDelay>:
osStatus osDelay (uint32_t millisec)
{
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8010e3c:	2800      	cmp	r0, #0
 8010e3e:	bf08      	it	eq
 8010e40:	2001      	moveq	r0, #1
{
 8010e42:	b508      	push	{r3, lr}
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8010e44:	f001 fa7c 	bl	8012340 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8010e48:	2000      	movs	r0, #0
 8010e4a:	bd08      	pop	{r3, pc}

08010e4c <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 8010e4c:	f1a1 0101 	sub.w	r1, r1, #1
 8010e50:	4613      	mov	r3, r2
 8010e52:	b510      	push	{r4, lr}
 8010e54:	fab1 f181 	clz	r1, r1
 8010e58:	b082      	sub	sp, #8
 8010e5a:	e9d0 2400 	ldrd	r2, r4, [r0]
 8010e5e:	0949      	lsrs	r1, r1, #5
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 8010e60:	b144      	cbz	r4, 8010e74 <osTimerCreate+0x28>
    return xTimerCreateStatic((const char *)"",
 8010e62:	4808      	ldr	r0, [pc, #32]	; (8010e84 <osTimerCreate+0x38>)
 8010e64:	e9cd 2400 	strd	r2, r4, [sp]
 8010e68:	460a      	mov	r2, r1
 8010e6a:	2101      	movs	r1, #1
 8010e6c:	f001 fe5a 	bl	8012b24 <xTimerCreateStatic>
#endif

#else 
	return NULL;
#endif
}
 8010e70:	b002      	add	sp, #8
 8010e72:	bd10      	pop	{r4, pc}
    return xTimerCreate((const char *)"",
 8010e74:	9200      	str	r2, [sp, #0]
 8010e76:	460a      	mov	r2, r1
 8010e78:	2101      	movs	r1, #1
 8010e7a:	4802      	ldr	r0, [pc, #8]	; (8010e84 <osTimerCreate+0x38>)
 8010e7c:	f001 fe22 	bl	8012ac4 <xTimerCreate>
}
 8010e80:	b002      	add	sp, #8
 8010e82:	bd10      	pop	{r4, pc}
 8010e84:	08024950 	.word	0x08024950

08010e88 <osMutexCreate>:
{
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8010e88:	6841      	ldr	r1, [r0, #4]
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8010e8a:	2001      	movs	r0, #1
  if (mutex_def->controlblock != NULL) {
 8010e8c:	b109      	cbz	r1, 8010e92 <osMutexCreate+0xa>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8010e8e:	f000 bbb5 	b.w	80115fc <xQueueCreateMutexStatic>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8010e92:	f000 bbc9 	b.w	8011628 <xQueueCreateMutex>
 8010e96:	bf00      	nop

08010e98 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8010e98:	b510      	push	{r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8010e9a:	2400      	movs	r4, #0
{
 8010e9c:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;  
 8010e9e:	9401      	str	r4, [sp, #4]
  
  
  if (mutex_id == NULL) {
 8010ea0:	b300      	cbz	r0, 8010ee4 <osMutexWait+0x4c>
 8010ea2:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8010ea6:	b933      	cbnz	r3, 8010eb6 <osMutexWait+0x1e>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8010ea8:	f000 fd64 	bl	8011974 <xQueueSemaphoreTake>
 8010eac:	2801      	cmp	r0, #1
 8010eae:	d116      	bne.n	8010ede <osMutexWait+0x46>
    return osErrorOS;
  }
  
  return osOK;
 8010eb0:	2000      	movs	r0, #0
}
 8010eb2:	b002      	add	sp, #8
 8010eb4:	bd10      	pop	{r4, pc}
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8010eb6:	aa01      	add	r2, sp, #4
 8010eb8:	4621      	mov	r1, r4
 8010eba:	f000 fe31 	bl	8011b20 <xQueueReceiveFromISR>
 8010ebe:	2801      	cmp	r0, #1
 8010ec0:	d10d      	bne.n	8010ede <osMutexWait+0x46>
	portEND_SWITCHING_ISR(taskWoken);
 8010ec2:	9b01      	ldr	r3, [sp, #4]
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d0f3      	beq.n	8010eb0 <osMutexWait+0x18>
 8010ec8:	4b08      	ldr	r3, [pc, #32]	; (8010eec <osMutexWait+0x54>)
 8010eca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010ece:	601a      	str	r2, [r3, #0]
 8010ed0:	f3bf 8f4f 	dsb	sy
 8010ed4:	f3bf 8f6f 	isb	sy
  return osOK;
 8010ed8:	4620      	mov	r0, r4
}
 8010eda:	b002      	add	sp, #8
 8010edc:	bd10      	pop	{r4, pc}
      return osErrorOS;
 8010ede:	20ff      	movs	r0, #255	; 0xff
}
 8010ee0:	b002      	add	sp, #8
 8010ee2:	bd10      	pop	{r4, pc}
    return osErrorParameter;
 8010ee4:	2080      	movs	r0, #128	; 0x80
}
 8010ee6:	b002      	add	sp, #8
 8010ee8:	bd10      	pop	{r4, pc}
 8010eea:	bf00      	nop
 8010eec:	e000ed04 	.word	0xe000ed04

08010ef0 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8010ef0:	b510      	push	{r4, lr}
  osStatus result = osOK;
  portBASE_TYPE taskWoken = pdFALSE;
 8010ef2:	2400      	movs	r4, #0
{
 8010ef4:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;
 8010ef6:	9401      	str	r4, [sp, #4]
 8010ef8:	f3ef 8305 	mrs	r3, IPSR
  
  if (inHandlerMode()) {
 8010efc:	b14b      	cbz	r3, 8010f12 <osMutexRelease+0x22>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8010efe:	a901      	add	r1, sp, #4
 8010f00:	f000 fc16 	bl	8011730 <xQueueGiveFromISR>
 8010f04:	2801      	cmp	r0, #1
 8010f06:	d10a      	bne.n	8010f1e <osMutexRelease+0x2e>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8010f08:	9b01      	ldr	r3, [sp, #4]
 8010f0a:	b95b      	cbnz	r3, 8010f24 <osMutexRelease+0x34>
  osStatus result = osOK;
 8010f0c:	2000      	movs	r0, #0
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
  {
    result = osErrorOS;
  }
  return result;
}
 8010f0e:	b002      	add	sp, #8
 8010f10:	bd10      	pop	{r4, pc}
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8010f12:	461a      	mov	r2, r3
 8010f14:	4619      	mov	r1, r3
 8010f16:	f000 faa7 	bl	8011468 <xQueueGenericSend>
 8010f1a:	2801      	cmp	r0, #1
 8010f1c:	d0f6      	beq.n	8010f0c <osMutexRelease+0x1c>
    result = osErrorOS;
 8010f1e:	20ff      	movs	r0, #255	; 0xff
}
 8010f20:	b002      	add	sp, #8
 8010f22:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 8010f24:	4b05      	ldr	r3, [pc, #20]	; (8010f3c <osMutexRelease+0x4c>)
 8010f26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010f2a:	601a      	str	r2, [r3, #0]
 8010f2c:	f3bf 8f4f 	dsb	sy
 8010f30:	f3bf 8f6f 	isb	sy
  osStatus result = osOK;
 8010f34:	4620      	mov	r0, r4
}
 8010f36:	b002      	add	sp, #8
 8010f38:	bd10      	pop	{r4, pc}
 8010f3a:	bf00      	nop
 8010f3c:	e000ed04 	.word	0xe000ed04

08010f40 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8010f40:	b530      	push	{r4, r5, lr}
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8010f42:	6844      	ldr	r4, [r0, #4]
{ 
 8010f44:	b083      	sub	sp, #12
  if (semaphore_def->controlblock != NULL){
 8010f46:	b16c      	cbz	r4, 8010f64 <osSemaphoreCreate+0x24>
    if (count == 1) {
 8010f48:	2901      	cmp	r1, #1
 8010f4a:	d11d      	bne.n	8010f88 <osSemaphoreCreate+0x48>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8010f4c:	2503      	movs	r5, #3
 8010f4e:	2200      	movs	r2, #0
 8010f50:	4608      	mov	r0, r1
 8010f52:	4623      	mov	r3, r4
 8010f54:	9500      	str	r5, [sp, #0]
 8010f56:	4611      	mov	r1, r2
 8010f58:	f000 f9fc 	bl	8011354 <xQueueGenericCreateStatic>
 8010f5c:	4605      	mov	r5, r0
#else
    return NULL;
#endif
  }
#endif
}
 8010f5e:	4628      	mov	r0, r5
 8010f60:	b003      	add	sp, #12
 8010f62:	bd30      	pop	{r4, r5, pc}
    if (count == 1) {
 8010f64:	2901      	cmp	r1, #1
 8010f66:	d113      	bne.n	8010f90 <osSemaphoreCreate+0x50>
      vSemaphoreCreateBinary(sema);
 8010f68:	4608      	mov	r0, r1
 8010f6a:	2203      	movs	r2, #3
 8010f6c:	4621      	mov	r1, r4
 8010f6e:	f000 fa49 	bl	8011404 <xQueueGenericCreate>
 8010f72:	4605      	mov	r5, r0
 8010f74:	2800      	cmp	r0, #0
 8010f76:	d0f2      	beq.n	8010f5e <osSemaphoreCreate+0x1e>
 8010f78:	4623      	mov	r3, r4
 8010f7a:	4622      	mov	r2, r4
 8010f7c:	4621      	mov	r1, r4
 8010f7e:	f000 fa73 	bl	8011468 <xQueueGenericSend>
}
 8010f82:	4628      	mov	r0, r5
 8010f84:	b003      	add	sp, #12
 8010f86:	bd30      	pop	{r4, r5, pc}
      return NULL;
 8010f88:	2500      	movs	r5, #0
}
 8010f8a:	4628      	mov	r0, r5
 8010f8c:	b003      	add	sp, #12
 8010f8e:	bd30      	pop	{r4, r5, pc}
      return NULL;
 8010f90:	4625      	mov	r5, r4
 8010f92:	e7e4      	b.n	8010f5e <osSemaphoreCreate+0x1e>

08010f94 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8010f94:	b510      	push	{r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8010f96:	2400      	movs	r4, #0
{
 8010f98:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;  
 8010f9a:	9401      	str	r4, [sp, #4]
  
  
  if (semaphore_id == NULL) {
 8010f9c:	b300      	cbz	r0, 8010fe0 <osSemaphoreWait+0x4c>
 8010f9e:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8010fa2:	b933      	cbnz	r3, 8010fb2 <osSemaphoreWait+0x1e>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8010fa4:	f000 fce6 	bl	8011974 <xQueueSemaphoreTake>
 8010fa8:	2801      	cmp	r0, #1
 8010faa:	d116      	bne.n	8010fda <osSemaphoreWait+0x46>
    return osErrorOS;
  }
  
  return osOK;
 8010fac:	2000      	movs	r0, #0
}
 8010fae:	b002      	add	sp, #8
 8010fb0:	bd10      	pop	{r4, pc}
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8010fb2:	aa01      	add	r2, sp, #4
 8010fb4:	4621      	mov	r1, r4
 8010fb6:	f000 fdb3 	bl	8011b20 <xQueueReceiveFromISR>
 8010fba:	2801      	cmp	r0, #1
 8010fbc:	d10d      	bne.n	8010fda <osSemaphoreWait+0x46>
	portEND_SWITCHING_ISR(taskWoken);
 8010fbe:	9b01      	ldr	r3, [sp, #4]
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d0f3      	beq.n	8010fac <osSemaphoreWait+0x18>
 8010fc4:	4b08      	ldr	r3, [pc, #32]	; (8010fe8 <osSemaphoreWait+0x54>)
 8010fc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010fca:	601a      	str	r2, [r3, #0]
 8010fcc:	f3bf 8f4f 	dsb	sy
 8010fd0:	f3bf 8f6f 	isb	sy
  return osOK;
 8010fd4:	4620      	mov	r0, r4
}
 8010fd6:	b002      	add	sp, #8
 8010fd8:	bd10      	pop	{r4, pc}
      return osErrorOS;
 8010fda:	20ff      	movs	r0, #255	; 0xff
}
 8010fdc:	b002      	add	sp, #8
 8010fde:	bd10      	pop	{r4, pc}
    return osErrorParameter;
 8010fe0:	2080      	movs	r0, #128	; 0x80
}
 8010fe2:	b002      	add	sp, #8
 8010fe4:	bd10      	pop	{r4, pc}
 8010fe6:	bf00      	nop
 8010fe8:	e000ed04 	.word	0xe000ed04

08010fec <osSemaphoreRelease>:
 8010fec:	f7ff bf80 	b.w	8010ef0 <osMutexRelease>

08010ff0 <osMessageCreate>:
{
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8010ff0:	6882      	ldr	r2, [r0, #8]
{
 8010ff2:	b530      	push	{r4, r5, lr}
 8010ff4:	e9d0 4100 	ldrd	r4, r1, [r0]
 8010ff8:	b083      	sub	sp, #12
  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8010ffa:	b10a      	cbz	r2, 8011000 <osMessageCreate+0x10>
 8010ffc:	68c3      	ldr	r3, [r0, #12]
 8010ffe:	b933      	cbnz	r3, 801100e <osMessageCreate+0x1e>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8011000:	4620      	mov	r0, r4
 8011002:	2200      	movs	r2, #0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8011004:	b003      	add	sp, #12
 8011006:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 801100a:	f000 b9fb 	b.w	8011404 <xQueueGenericCreate>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 801100e:	2500      	movs	r5, #0
 8011010:	4620      	mov	r0, r4
 8011012:	9500      	str	r5, [sp, #0]
 8011014:	f000 f99e 	bl	8011354 <xQueueGenericCreateStatic>
}
 8011018:	b003      	add	sp, #12
 801101a:	bd30      	pop	{r4, r5, pc}

0801101c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 801101c:	b510      	push	{r4, lr}
  portBASE_TYPE taskWoken = pdFALSE;
 801101e:	2400      	movs	r4, #0
{
 8011020:	b084      	sub	sp, #16
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
  if (ticks == 0) {
    ticks = 1;
 8011022:	42a2      	cmp	r2, r4
 8011024:	bf08      	it	eq
 8011026:	2201      	moveq	r2, #1
{
 8011028:	9101      	str	r1, [sp, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 801102a:	9403      	str	r4, [sp, #12]
 801102c:	f3ef 8305 	mrs	r3, IPSR
  }
  
  if (inHandlerMode()) {
 8011030:	b15b      	cbz	r3, 801104a <osMessagePut+0x2e>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8011032:	4623      	mov	r3, r4
 8011034:	aa03      	add	r2, sp, #12
 8011036:	a901      	add	r1, sp, #4
 8011038:	f000 fb08 	bl	801164c <xQueueGenericSendFromISR>
 801103c:	2801      	cmp	r0, #1
 801103e:	d109      	bne.n	8011054 <osMessagePut+0x38>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8011040:	9b03      	ldr	r3, [sp, #12]
 8011042:	b953      	cbnz	r3, 801105a <osMessagePut+0x3e>
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
      return osErrorOS;
    }
  }
  
  return osOK;
 8011044:	2000      	movs	r0, #0
}
 8011046:	b004      	add	sp, #16
 8011048:	bd10      	pop	{r4, pc}
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 801104a:	a901      	add	r1, sp, #4
 801104c:	f000 fa0c 	bl	8011468 <xQueueGenericSend>
 8011050:	2801      	cmp	r0, #1
 8011052:	d0f7      	beq.n	8011044 <osMessagePut+0x28>
      return osErrorOS;
 8011054:	20ff      	movs	r0, #255	; 0xff
}
 8011056:	b004      	add	sp, #16
 8011058:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 801105a:	4b05      	ldr	r3, [pc, #20]	; (8011070 <osMessagePut+0x54>)
 801105c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011060:	601a      	str	r2, [r3, #0]
 8011062:	f3bf 8f4f 	dsb	sy
 8011066:	f3bf 8f6f 	isb	sy
  return osOK;
 801106a:	4620      	mov	r0, r4
}
 801106c:	b004      	add	sp, #16
 801106e:	bd10      	pop	{r4, pc}
 8011070:	e000ed04 	.word	0xe000ed04

08011074 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8011074:	b570      	push	{r4, r5, r6, lr}
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
  event.value.v = 0;
 8011076:	2500      	movs	r5, #0
{
 8011078:	b084      	sub	sp, #16
 801107a:	4604      	mov	r4, r0
  event.value.v = 0;
 801107c:	e9cd 5102 	strd	r5, r1, [sp, #8]
  
  if (queue_id == NULL) {
 8011080:	b359      	cbz	r1, 80110da <osMessageGet+0x66>
    event.status = osErrorParameter;
    return event;
  }
  
  taskWoken = pdFALSE;
 8011082:	9500      	str	r5, [sp, #0]
 8011084:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8011088:	b99b      	cbnz	r3, 80110b2 <osMessageGet+0x3e>
      event.status = osOK;
    }
    portEND_SWITCHING_ISR(taskWoken);
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 801108a:	4608      	mov	r0, r1
 801108c:	a902      	add	r1, sp, #8
 801108e:	4616      	mov	r6, r2
 8011090:	f000 fbae 	bl	80117f0 <xQueueReceive>
 8011094:	2801      	cmp	r0, #1
 8011096:	d02e      	beq.n	80110f6 <osMessageGet+0x82>
      /* We have mail */
      event.status = osEventMessage;
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8011098:	2e00      	cmp	r6, #0
 801109a:	bf0c      	ite	eq
 801109c:	2300      	moveq	r3, #0
 801109e:	2340      	movne	r3, #64	; 0x40
 80110a0:	9301      	str	r3, [sp, #4]
    }
  }
  
  return event;
 80110a2:	ab04      	add	r3, sp, #16
 80110a4:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 80110a8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80110ac:	4620      	mov	r0, r4
 80110ae:	b004      	add	sp, #16
 80110b0:	bd70      	pop	{r4, r5, r6, pc}
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 80110b2:	4608      	mov	r0, r1
 80110b4:	466a      	mov	r2, sp
 80110b6:	a902      	add	r1, sp, #8
 80110b8:	f000 fd32 	bl	8011b20 <xQueueReceiveFromISR>
 80110bc:	2801      	cmp	r0, #1
 80110be:	d017      	beq.n	80110f0 <osMessageGet+0x7c>
      event.status = osOK;
 80110c0:	9501      	str	r5, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 80110c2:	9b00      	ldr	r3, [sp, #0]
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	d0ec      	beq.n	80110a2 <osMessageGet+0x2e>
 80110c8:	4b0c      	ldr	r3, [pc, #48]	; (80110fc <osMessageGet+0x88>)
 80110ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80110ce:	601a      	str	r2, [r3, #0]
 80110d0:	f3bf 8f4f 	dsb	sy
 80110d4:	f3bf 8f6f 	isb	sy
 80110d8:	e7e3      	b.n	80110a2 <osMessageGet+0x2e>
    event.status = osErrorParameter;
 80110da:	ab04      	add	r3, sp, #16
 80110dc:	2280      	movs	r2, #128	; 0x80
 80110de:	f843 2d0c 	str.w	r2, [r3, #-12]!
    return event;
 80110e2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80110e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80110ea:	4620      	mov	r0, r4
 80110ec:	b004      	add	sp, #16
 80110ee:	bd70      	pop	{r4, r5, r6, pc}
      event.status = osEventMessage;
 80110f0:	2310      	movs	r3, #16
 80110f2:	9301      	str	r3, [sp, #4]
 80110f4:	e7e5      	b.n	80110c2 <osMessageGet+0x4e>
      event.status = osEventMessage;
 80110f6:	2310      	movs	r3, #16
 80110f8:	9301      	str	r3, [sp, #4]
 80110fa:	e7d2      	b.n	80110a2 <osMessageGet+0x2e>
 80110fc:	e000ed04 	.word	0xe000ed04

08011100 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011100:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8011104:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8011108:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801110a:	6081      	str	r1, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801110c:	6002      	str	r2, [r0, #0]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801110e:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011110:	e9c0 3303 	strd	r3, r3, [r0, #12]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8011114:	4770      	bx	lr
 8011116:	bf00      	nop

08011118 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8011118:	2300      	movs	r3, #0
 801111a:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801111c:	4770      	bx	lr
 801111e:	bf00      	nop

08011120 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8011120:	6843      	ldr	r3, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8011122:	6802      	ldr	r2, [r0, #0]
{
 8011124:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8011126:	689c      	ldr	r4, [r3, #8]
	( pxList->uxNumberOfItems )++;
 8011128:	3201      	adds	r2, #1
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801112a:	e9c1 3401 	strd	r3, r4, [r1, #4]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801112e:	689c      	ldr	r4, [r3, #8]
 8011130:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8011132:	6099      	str	r1, [r3, #8]
}
 8011134:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 8011138:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 801113a:	6002      	str	r2, [r0, #0]
}
 801113c:	4770      	bx	lr
 801113e:	bf00      	nop

08011140 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011140:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8011142:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8011144:	1c6b      	adds	r3, r5, #1
 8011146:	d011      	beq.n	801116c <vListInsert+0x2c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8011148:	f100 0208 	add.w	r2, r0, #8
 801114c:	e000      	b.n	8011150 <vListInsert+0x10>
 801114e:	461a      	mov	r2, r3
 8011150:	6853      	ldr	r3, [r2, #4]
 8011152:	681c      	ldr	r4, [r3, #0]
 8011154:	42ac      	cmp	r4, r5
 8011156:	d9fa      	bls.n	801114e <vListInsert+0xe>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8011158:	6804      	ldr	r4, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 801115a:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 801115c:	3401      	adds	r4, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801115e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011160:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8011162:	6051      	str	r1, [r2, #4]
	pxNewListItem->pxContainer = pxList;
 8011164:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8011166:	6004      	str	r4, [r0, #0]
}
 8011168:	bc30      	pop	{r4, r5}
 801116a:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 801116c:	6902      	ldr	r2, [r0, #16]
 801116e:	6853      	ldr	r3, [r2, #4]
 8011170:	e7f2      	b.n	8011158 <vListInsert+0x18>
 8011172:	bf00      	nop

08011174 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8011174:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8011176:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
{
 801117a:	b410      	push	{r4}

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801117c:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801117e:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011180:	6881      	ldr	r1, [r0, #8]
	if( pxList->pxIndex == pxItemToRemove )
 8011182:	4284      	cmp	r4, r0

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;

	return pxList->uxNumberOfItems;
}
 8011184:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011188:	604a      	str	r2, [r1, #4]
	( pxList->uxNumberOfItems )--;
 801118a:	681a      	ldr	r2, [r3, #0]
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 801118c:	bf08      	it	eq
 801118e:	6059      	streq	r1, [r3, #4]
	pxItemToRemove->pxContainer = NULL;
 8011190:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 8011192:	3a01      	subs	r2, #1
	pxItemToRemove->pxContainer = NULL;
 8011194:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8011196:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 8011198:	6818      	ldr	r0, [r3, #0]
}
 801119a:	4770      	bx	lr

0801119c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801119c:	b570      	push	{r4, r5, r6, lr}
 801119e:	4616      	mov	r6, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80111a0:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 80111a2:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80111a4:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80111a6:	b92a      	cbnz	r2, 80111b4 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80111a8:	6806      	ldr	r6, [r0, #0]
 80111aa:	3501      	adds	r5, #1
 80111ac:	b366      	cbz	r6, 8011208 <prvCopyDataToQueue+0x6c>
BaseType_t xReturn = pdFALSE;
 80111ae:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80111b0:	63a5      	str	r5, [r4, #56]	; 0x38

	return xReturn;
}
 80111b2:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 80111b4:	b97e      	cbnz	r6, 80111d6 <prvCopyDataToQueue+0x3a>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80111b6:	6840      	ldr	r0, [r0, #4]
 80111b8:	3501      	adds	r5, #1
 80111ba:	f00e fc08 	bl	801f9ce <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80111be:	6863      	ldr	r3, [r4, #4]
 80111c0:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80111c2:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80111c4:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80111c6:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80111c8:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80111ca:	d3f0      	bcc.n	80111ae <prvCopyDataToQueue+0x12>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80111cc:	6823      	ldr	r3, [r4, #0]
BaseType_t xReturn = pdFALSE;
 80111ce:	4630      	mov	r0, r6
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80111d0:	63a5      	str	r5, [r4, #56]	; 0x38
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80111d2:	6063      	str	r3, [r4, #4]
}
 80111d4:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80111d6:	68c0      	ldr	r0, [r0, #12]
 80111d8:	f00e fbf9 	bl	801f9ce <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80111dc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80111de:	68e3      	ldr	r3, [r4, #12]
 80111e0:	4252      	negs	r2, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80111e2:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80111e4:	4413      	add	r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80111e6:	428b      	cmp	r3, r1
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80111e8:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80111ea:	d202      	bcs.n	80111f2 <prvCopyDataToQueue+0x56>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80111ec:	68a3      	ldr	r3, [r4, #8]
 80111ee:	441a      	add	r2, r3
 80111f0:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80111f2:	2e02      	cmp	r6, #2
 80111f4:	d003      	beq.n	80111fe <prvCopyDataToQueue+0x62>
 80111f6:	3501      	adds	r5, #1
BaseType_t xReturn = pdFALSE;
 80111f8:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80111fa:	63a5      	str	r5, [r4, #56]	; 0x38
}
 80111fc:	bd70      	pop	{r4, r5, r6, pc}
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80111fe:	2d00      	cmp	r5, #0
 8011200:	d1d5      	bne.n	80111ae <prvCopyDataToQueue+0x12>
 8011202:	2501      	movs	r5, #1
BaseType_t xReturn = pdFALSE;
 8011204:	2000      	movs	r0, #0
 8011206:	e7d3      	b.n	80111b0 <prvCopyDataToQueue+0x14>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011208:	6880      	ldr	r0, [r0, #8]
 801120a:	f001 fa57 	bl	80126bc <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801120e:	60a6      	str	r6, [r4, #8]
 8011210:	e7ce      	b.n	80111b0 <prvCopyDataToQueue+0x14>
 8011212:	bf00      	nop

08011214 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8011214:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8011216:	b172      	cbz	r2, 8011236 <prvCopyDataFromQueue+0x22>
 8011218:	460b      	mov	r3, r1
{
 801121a:	b410      	push	{r4}
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801121c:	e9d0 4102 	ldrd	r4, r1, [r0, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011220:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011222:	42a1      	cmp	r1, r4
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011224:	60c1      	str	r1, [r0, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011226:	d301      	bcc.n	801122c <prvCopyDataFromQueue+0x18>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8011228:	6801      	ldr	r1, [r0, #0]
 801122a:	60c1      	str	r1, [r0, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801122c:	4618      	mov	r0, r3
	}
}
 801122e:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011232:	f00e bbcc 	b.w	801f9ce <memcpy>
 8011236:	4770      	bx	lr

08011238 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8011238:	b570      	push	{r4, r5, r6, lr}
 801123a:	4605      	mov	r5, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801123c:	f001 feb2 	bl	8012fa4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8011240:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 8011244:	b264      	sxtb	r4, r4

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011246:	2c00      	cmp	r4, #0
 8011248:	dd16      	ble.n	8011278 <prvUnlockQueue+0x40>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801124a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801124c:	b1a3      	cbz	r3, 8011278 <prvUnlockQueue+0x40>
 801124e:	f105 0624 	add.w	r6, r5, #36	; 0x24
 8011252:	e005      	b.n	8011260 <prvUnlockQueue+0x28>
 8011254:	3c01      	subs	r4, #1
 8011256:	b2e3      	uxtb	r3, r4
 8011258:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801125a:	b16b      	cbz	r3, 8011278 <prvUnlockQueue+0x40>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801125c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801125e:	b15b      	cbz	r3, 8011278 <prvUnlockQueue+0x40>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011260:	4630      	mov	r0, r6
 8011262:	f001 f919 	bl	8012498 <xTaskRemoveFromEventList>
 8011266:	2800      	cmp	r0, #0
 8011268:	d0f4      	beq.n	8011254 <prvUnlockQueue+0x1c>
 801126a:	3c01      	subs	r4, #1
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801126c:	f001 f9b2 	bl	80125d4 <vTaskMissedYield>
 8011270:	b2e3      	uxtb	r3, r4
 8011272:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011274:	2b00      	cmp	r3, #0
 8011276:	d1f1      	bne.n	801125c <prvUnlockQueue+0x24>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8011278:	23ff      	movs	r3, #255	; 0xff
 801127a:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 801127e:	f001 feb7 	bl	8012ff0 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8011282:	f001 fe8f 	bl	8012fa4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8011286:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 801128a:	b264      	sxtb	r4, r4

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801128c:	2c00      	cmp	r4, #0
 801128e:	dd16      	ble.n	80112be <prvUnlockQueue+0x86>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011290:	692b      	ldr	r3, [r5, #16]
 8011292:	b1a3      	cbz	r3, 80112be <prvUnlockQueue+0x86>
 8011294:	f105 0610 	add.w	r6, r5, #16
 8011298:	e005      	b.n	80112a6 <prvUnlockQueue+0x6e>
 801129a:	3c01      	subs	r4, #1
 801129c:	b2e3      	uxtb	r3, r4
 801129e:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80112a0:	b16b      	cbz	r3, 80112be <prvUnlockQueue+0x86>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80112a2:	692b      	ldr	r3, [r5, #16]
 80112a4:	b15b      	cbz	r3, 80112be <prvUnlockQueue+0x86>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80112a6:	4630      	mov	r0, r6
 80112a8:	f001 f8f6 	bl	8012498 <xTaskRemoveFromEventList>
 80112ac:	2800      	cmp	r0, #0
 80112ae:	d0f4      	beq.n	801129a <prvUnlockQueue+0x62>
 80112b0:	3c01      	subs	r4, #1
				{
					vTaskMissedYield();
 80112b2:	f001 f98f 	bl	80125d4 <vTaskMissedYield>
 80112b6:	b2e3      	uxtb	r3, r4
 80112b8:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80112ba:	2b00      	cmp	r3, #0
 80112bc:	d1f1      	bne.n	80112a2 <prvUnlockQueue+0x6a>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80112be:	23ff      	movs	r3, #255	; 0xff
 80112c0:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 80112c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 80112c8:	f001 be92 	b.w	8012ff0 <vPortExitCritical>

080112cc <xQueueGenericReset>:
{
 80112cc:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 80112ce:	b1e0      	cbz	r0, 801130a <xQueueGenericReset+0x3e>
 80112d0:	4604      	mov	r4, r0
 80112d2:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
 80112d4:	f001 fe66 	bl	8012fa4 <vPortEnterCritical>
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80112d8:	2000      	movs	r0, #0
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80112da:	6822      	ldr	r2, [r4, #0]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80112dc:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 80112de:	20ff      	movs	r0, #255	; 0xff
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80112e0:	6062      	str	r2, [r4, #4]
		pxQueue->cRxLock = queueUNLOCKED;
 80112e2:	f884 0044 	strb.w	r0, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80112e6:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80112ea:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	; 0x3c
 80112ee:	fb03 f301 	mul.w	r3, r3, r1
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80112f2:	1a59      	subs	r1, r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80112f4:	4413      	add	r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80112f6:	440a      	add	r2, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80112f8:	60a3      	str	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80112fa:	60e2      	str	r2, [r4, #12]
		if( xNewQueue == pdFALSE )
 80112fc:	b985      	cbnz	r5, 8011320 <xQueueGenericReset+0x54>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80112fe:	6923      	ldr	r3, [r4, #16]
 8011300:	b9bb      	cbnz	r3, 8011332 <xQueueGenericReset+0x66>
	taskEXIT_CRITICAL();
 8011302:	f001 fe75 	bl	8012ff0 <vPortExitCritical>
}
 8011306:	2001      	movs	r0, #1
 8011308:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 801130a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801130e:	b672      	cpsid	i
 8011310:	f383 8811 	msr	BASEPRI, r3
 8011314:	f3bf 8f6f 	isb	sy
 8011318:	f3bf 8f4f 	dsb	sy
 801131c:	b662      	cpsie	i
 801131e:	e7fe      	b.n	801131e <xQueueGenericReset+0x52>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011320:	f104 0010 	add.w	r0, r4, #16
 8011324:	f7ff feec 	bl	8011100 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8011328:	f104 0024 	add.w	r0, r4, #36	; 0x24
 801132c:	f7ff fee8 	bl	8011100 <vListInitialise>
 8011330:	e7e7      	b.n	8011302 <xQueueGenericReset+0x36>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011332:	f104 0010 	add.w	r0, r4, #16
 8011336:	f001 f8af 	bl	8012498 <xTaskRemoveFromEventList>
 801133a:	2800      	cmp	r0, #0
 801133c:	d0e1      	beq.n	8011302 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 801133e:	4b04      	ldr	r3, [pc, #16]	; (8011350 <xQueueGenericReset+0x84>)
 8011340:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011344:	601a      	str	r2, [r3, #0]
 8011346:	f3bf 8f4f 	dsb	sy
 801134a:	f3bf 8f6f 	isb	sy
 801134e:	e7d8      	b.n	8011302 <xQueueGenericReset+0x36>
 8011350:	e000ed04 	.word	0xe000ed04

08011354 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011354:	b950      	cbnz	r0, 801136c <xQueueGenericCreateStatic+0x18>
 8011356:	f04f 0330 	mov.w	r3, #48	; 0x30
 801135a:	b672      	cpsid	i
 801135c:	f383 8811 	msr	BASEPRI, r3
 8011360:	f3bf 8f6f 	isb	sy
 8011364:	f3bf 8f4f 	dsb	sy
 8011368:	b662      	cpsie	i
 801136a:	e7fe      	b.n	801136a <xQueueGenericCreateStatic+0x16>
		configASSERT( pxStaticQueue != NULL );
 801136c:	b163      	cbz	r3, 8011388 <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801136e:	b1b2      	cbz	r2, 801139e <xQueueGenericCreateStatic+0x4a>
 8011370:	b9a9      	cbnz	r1, 801139e <xQueueGenericCreateStatic+0x4a>
 8011372:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011376:	b672      	cpsid	i
 8011378:	f383 8811 	msr	BASEPRI, r3
 801137c:	f3bf 8f6f 	isb	sy
 8011380:	f3bf 8f4f 	dsb	sy
 8011384:	b662      	cpsie	i
 8011386:	e7fe      	b.n	8011386 <xQueueGenericCreateStatic+0x32>
 8011388:	f04f 0330 	mov.w	r3, #48	; 0x30
 801138c:	b672      	cpsid	i
 801138e:	f383 8811 	msr	BASEPRI, r3
 8011392:	f3bf 8f6f 	isb	sy
 8011396:	f3bf 8f4f 	dsb	sy
 801139a:	b662      	cpsie	i
 801139c:	e7fe      	b.n	801139c <xQueueGenericCreateStatic+0x48>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801139e:	b95a      	cbnz	r2, 80113b8 <xQueueGenericCreateStatic+0x64>
 80113a0:	b151      	cbz	r1, 80113b8 <xQueueGenericCreateStatic+0x64>
 80113a2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80113a6:	b672      	cpsid	i
 80113a8:	f383 8811 	msr	BASEPRI, r3
 80113ac:	f3bf 8f6f 	isb	sy
 80113b0:	f3bf 8f4f 	dsb	sy
 80113b4:	b662      	cpsie	i
 80113b6:	e7fe      	b.n	80113b6 <xQueueGenericCreateStatic+0x62>
	{
 80113b8:	b530      	push	{r4, r5, lr}
			volatile size_t xSize = sizeof( StaticQueue_t );
 80113ba:	2448      	movs	r4, #72	; 0x48
	{
 80113bc:	b083      	sub	sp, #12
			volatile size_t xSize = sizeof( StaticQueue_t );
 80113be:	9401      	str	r4, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 80113c0:	9c01      	ldr	r4, [sp, #4]
 80113c2:	2c48      	cmp	r4, #72	; 0x48
 80113c4:	d00a      	beq.n	80113dc <xQueueGenericCreateStatic+0x88>
 80113c6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80113ca:	b672      	cpsid	i
 80113cc:	f383 8811 	msr	BASEPRI, r3
 80113d0:	f3bf 8f6f 	isb	sy
 80113d4:	f3bf 8f4f 	dsb	sy
 80113d8:	b662      	cpsie	i
 80113da:	e7fe      	b.n	80113da <xQueueGenericCreateStatic+0x86>
 80113dc:	461c      	mov	r4, r3
 80113de:	4613      	mov	r3, r2
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80113e0:	2501      	movs	r5, #1
 80113e2:	460a      	mov	r2, r1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80113e4:	2900      	cmp	r1, #0
 80113e6:	bf08      	it	eq
 80113e8:	4623      	moveq	r3, r4
	pxNewQueue->uxLength = uxQueueLength;
 80113ea:	63e0      	str	r0, [r4, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80113ec:	4629      	mov	r1, r5
 80113ee:	4620      	mov	r0, r4
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80113f0:	6023      	str	r3, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 80113f2:	6422      	str	r2, [r4, #64]	; 0x40
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80113f4:	f884 5046 	strb.w	r5, [r4, #70]	; 0x46
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80113f8:	9b01      	ldr	r3, [sp, #4]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80113fa:	f7ff ff67 	bl	80112cc <xQueueGenericReset>
	}
 80113fe:	4620      	mov	r0, r4
 8011400:	b003      	add	sp, #12
 8011402:	bd30      	pop	{r4, r5, pc}

08011404 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011404:	b950      	cbnz	r0, 801141c <xQueueGenericCreate+0x18>
 8011406:	f04f 0330 	mov.w	r3, #48	; 0x30
 801140a:	b672      	cpsid	i
 801140c:	f383 8811 	msr	BASEPRI, r3
 8011410:	f3bf 8f6f 	isb	sy
 8011414:	f3bf 8f4f 	dsb	sy
 8011418:	b662      	cpsie	i
 801141a:	e7fe      	b.n	801141a <xQueueGenericCreate+0x16>
	{
 801141c:	b570      	push	{r4, r5, r6, lr}
 801141e:	4606      	mov	r6, r0
 8011420:	460d      	mov	r5, r1
		if( uxItemSize == ( UBaseType_t ) 0 )
 8011422:	b169      	cbz	r1, 8011440 <xQueueGenericCreate+0x3c>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011424:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011428:	3048      	adds	r0, #72	; 0x48
 801142a:	f001 ff23 	bl	8013274 <pvPortMalloc>
		if( pxNewQueue != NULL )
 801142e:	4604      	mov	r4, r0
 8011430:	b1b0      	cbz	r0, 8011460 <xQueueGenericCreate+0x5c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8011432:	2200      	movs	r2, #0
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011434:	f100 0348 	add.w	r3, r0, #72	; 0x48
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8011438:	f880 2046 	strb.w	r2, [r0, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801143c:	6003      	str	r3, [r0, #0]
 801143e:	e007      	b.n	8011450 <xQueueGenericCreate+0x4c>
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011440:	2048      	movs	r0, #72	; 0x48
 8011442:	f001 ff17 	bl	8013274 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8011446:	4604      	mov	r4, r0
 8011448:	b150      	cbz	r0, 8011460 <xQueueGenericCreate+0x5c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801144a:	f884 5046 	strb.w	r5, [r4, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 801144e:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8011450:	63e6      	str	r6, [r4, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8011452:	2101      	movs	r1, #1
	pxNewQueue->uxItemSize = uxItemSize;
 8011454:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8011456:	4620      	mov	r0, r4
 8011458:	f7ff ff38 	bl	80112cc <xQueueGenericReset>
	}
 801145c:	4620      	mov	r0, r4
 801145e:	bd70      	pop	{r4, r5, r6, pc}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011460:	2400      	movs	r4, #0
	}
 8011462:	4620      	mov	r0, r4
 8011464:	bd70      	pop	{r4, r5, r6, pc}
 8011466:	bf00      	nop

08011468 <xQueueGenericSend>:
{
 8011468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801146c:	b084      	sub	sp, #16
 801146e:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8011470:	2800      	cmp	r0, #0
 8011472:	f000 80a3 	beq.w	80115bc <xQueueGenericSend+0x154>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011476:	2900      	cmp	r1, #0
 8011478:	f000 8091 	beq.w	801159e <xQueueGenericSend+0x136>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801147c:	2b02      	cmp	r3, #2
 801147e:	d10d      	bne.n	801149c <xQueueGenericSend+0x34>
 8011480:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8011482:	2a01      	cmp	r2, #1
 8011484:	d00a      	beq.n	801149c <xQueueGenericSend+0x34>
 8011486:	f04f 0330 	mov.w	r3, #48	; 0x30
 801148a:	b672      	cpsid	i
 801148c:	f383 8811 	msr	BASEPRI, r3
 8011490:	f3bf 8f6f 	isb	sy
 8011494:	f3bf 8f4f 	dsb	sy
 8011498:	b662      	cpsie	i
 801149a:	e7fe      	b.n	801149a <xQueueGenericSend+0x32>
 801149c:	4604      	mov	r4, r0
 801149e:	461e      	mov	r6, r3
 80114a0:	4689      	mov	r9, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80114a2:	f001 f8a3 	bl	80125ec <xTaskGetSchedulerState>
 80114a6:	b960      	cbnz	r0, 80114c2 <xQueueGenericSend+0x5a>
 80114a8:	9b01      	ldr	r3, [sp, #4]
 80114aa:	b153      	cbz	r3, 80114c2 <xQueueGenericSend+0x5a>
 80114ac:	f04f 0330 	mov.w	r3, #48	; 0x30
 80114b0:	b672      	cpsid	i
 80114b2:	f383 8811 	msr	BASEPRI, r3
 80114b6:	f3bf 8f6f 	isb	sy
 80114ba:	f3bf 8f4f 	dsb	sy
 80114be:	b662      	cpsie	i
 80114c0:	e7fe      	b.n	80114c0 <xQueueGenericSend+0x58>
 80114c2:	f1a6 0502 	sub.w	r5, r6, #2
{
 80114c6:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 80114c8:	f8df a12c 	ldr.w	sl, [pc, #300]	; 80115f8 <xQueueGenericSend+0x190>
 80114cc:	fab5 f585 	clz	r5, r5
		prvLockQueue( pxQueue );
 80114d0:	46b8      	mov	r8, r7
 80114d2:	096d      	lsrs	r5, r5, #5
 80114d4:	e007      	b.n	80114e6 <xQueueGenericSend+0x7e>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80114d6:	f001 fd8b 	bl	8012ff0 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 80114da:	4620      	mov	r0, r4
 80114dc:	f7ff feac 	bl	8011238 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80114e0:	f000 fea8 	bl	8012234 <xTaskResumeAll>
 80114e4:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
 80114e6:	f001 fd5d 	bl	8012fa4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80114ea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80114ec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80114ee:	429a      	cmp	r2, r3
 80114f0:	d33f      	bcc.n	8011572 <xQueueGenericSend+0x10a>
 80114f2:	2d00      	cmp	r5, #0
 80114f4:	d13d      	bne.n	8011572 <xQueueGenericSend+0x10a>
				if( xTicksToWait == ( TickType_t ) 0 )
 80114f6:	9b01      	ldr	r3, [sp, #4]
 80114f8:	2b00      	cmp	r3, #0
 80114fa:	d06a      	beq.n	80115d2 <xQueueGenericSend+0x16a>
				else if( xEntryTimeSet == pdFALSE )
 80114fc:	b917      	cbnz	r7, 8011504 <xQueueGenericSend+0x9c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80114fe:	a802      	add	r0, sp, #8
 8011500:	f001 f812 	bl	8012528 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8011504:	f001 fd74 	bl	8012ff0 <vPortExitCritical>
		vTaskSuspendAll();
 8011508:	f000 fdd4 	bl	80120b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801150c:	f001 fd4a 	bl	8012fa4 <vPortEnterCritical>
 8011510:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8011514:	2bff      	cmp	r3, #255	; 0xff
 8011516:	d101      	bne.n	801151c <xQueueGenericSend+0xb4>
 8011518:	f884 8044 	strb.w	r8, [r4, #68]	; 0x44
 801151c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8011520:	2bff      	cmp	r3, #255	; 0xff
 8011522:	d101      	bne.n	8011528 <xQueueGenericSend+0xc0>
 8011524:	f884 8045 	strb.w	r8, [r4, #69]	; 0x45
 8011528:	f001 fd62 	bl	8012ff0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801152c:	a901      	add	r1, sp, #4
 801152e:	a802      	add	r0, sp, #8
 8011530:	f001 f806 	bl	8012540 <xTaskCheckForTimeOut>
 8011534:	2800      	cmp	r0, #0
 8011536:	d157      	bne.n	80115e8 <xQueueGenericSend+0x180>
	taskENTER_CRITICAL();
 8011538:	f001 fd34 	bl	8012fa4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801153c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 801153e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8011540:	429a      	cmp	r2, r3
 8011542:	d1c8      	bne.n	80114d6 <xQueueGenericSend+0x6e>
	taskEXIT_CRITICAL();
 8011544:	f001 fd54 	bl	8012ff0 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8011548:	9901      	ldr	r1, [sp, #4]
 801154a:	f104 0010 	add.w	r0, r4, #16
 801154e:	f000 ff67 	bl	8012420 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011552:	4620      	mov	r0, r4
 8011554:	f7ff fe70 	bl	8011238 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011558:	f000 fe6c 	bl	8012234 <xTaskResumeAll>
 801155c:	2800      	cmp	r0, #0
 801155e:	d1c1      	bne.n	80114e4 <xQueueGenericSend+0x7c>
					portYIELD_WITHIN_API();
 8011560:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8011564:	f8ca 3000 	str.w	r3, [sl]
 8011568:	f3bf 8f4f 	dsb	sy
 801156c:	f3bf 8f6f 	isb	sy
 8011570:	e7b8      	b.n	80114e4 <xQueueGenericSend+0x7c>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011572:	4632      	mov	r2, r6
 8011574:	4649      	mov	r1, r9
 8011576:	4620      	mov	r0, r4
 8011578:	f7ff fe10 	bl	801119c <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801157c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801157e:	bb63      	cbnz	r3, 80115da <xQueueGenericSend+0x172>
					else if( xYieldRequired != pdFALSE )
 8011580:	b138      	cbz	r0, 8011592 <xQueueGenericSend+0x12a>
						queueYIELD_IF_USING_PREEMPTION();
 8011582:	4b1d      	ldr	r3, [pc, #116]	; (80115f8 <xQueueGenericSend+0x190>)
 8011584:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011588:	601a      	str	r2, [r3, #0]
 801158a:	f3bf 8f4f 	dsb	sy
 801158e:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8011592:	f001 fd2d 	bl	8012ff0 <vPortExitCritical>
				return pdPASS;
 8011596:	2001      	movs	r0, #1
}
 8011598:	b004      	add	sp, #16
 801159a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801159e:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80115a0:	2a00      	cmp	r2, #0
 80115a2:	f43f af6b 	beq.w	801147c <xQueueGenericSend+0x14>
 80115a6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80115aa:	b672      	cpsid	i
 80115ac:	f383 8811 	msr	BASEPRI, r3
 80115b0:	f3bf 8f6f 	isb	sy
 80115b4:	f3bf 8f4f 	dsb	sy
 80115b8:	b662      	cpsie	i
 80115ba:	e7fe      	b.n	80115ba <xQueueGenericSend+0x152>
 80115bc:	f04f 0330 	mov.w	r3, #48	; 0x30
 80115c0:	b672      	cpsid	i
 80115c2:	f383 8811 	msr	BASEPRI, r3
 80115c6:	f3bf 8f6f 	isb	sy
 80115ca:	f3bf 8f4f 	dsb	sy
 80115ce:	b662      	cpsie	i
 80115d0:	e7fe      	b.n	80115d0 <xQueueGenericSend+0x168>
					taskEXIT_CRITICAL();
 80115d2:	f001 fd0d 	bl	8012ff0 <vPortExitCritical>
					return errQUEUE_FULL;
 80115d6:	4628      	mov	r0, r5
 80115d8:	e7de      	b.n	8011598 <xQueueGenericSend+0x130>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80115da:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80115de:	f000 ff5b 	bl	8012498 <xTaskRemoveFromEventList>
 80115e2:	2800      	cmp	r0, #0
 80115e4:	d1cd      	bne.n	8011582 <xQueueGenericSend+0x11a>
 80115e6:	e7d4      	b.n	8011592 <xQueueGenericSend+0x12a>
			prvUnlockQueue( pxQueue );
 80115e8:	4620      	mov	r0, r4
 80115ea:	f7ff fe25 	bl	8011238 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80115ee:	f000 fe21 	bl	8012234 <xTaskResumeAll>
			return errQUEUE_FULL;
 80115f2:	2000      	movs	r0, #0
 80115f4:	e7d0      	b.n	8011598 <xQueueGenericSend+0x130>
 80115f6:	bf00      	nop
 80115f8:	e000ed04 	.word	0xe000ed04

080115fc <xQueueCreateMutexStatic>:
	{
 80115fc:	b510      	push	{r4, lr}
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80115fe:	2200      	movs	r2, #0
	{
 8011600:	b082      	sub	sp, #8
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8011602:	460b      	mov	r3, r1
 8011604:	9000      	str	r0, [sp, #0]
 8011606:	4611      	mov	r1, r2
 8011608:	2001      	movs	r0, #1
 801160a:	f7ff fea3 	bl	8011354 <xQueueGenericCreateStatic>
		if( pxNewQueue != NULL )
 801160e:	4604      	mov	r4, r0
 8011610:	b138      	cbz	r0, 8011622 <xQueueCreateMutexStatic+0x26>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8011612:	2300      	movs	r3, #0
 8011614:	6083      	str	r3, [r0, #8]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8011616:	461a      	mov	r2, r3
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8011618:	6003      	str	r3, [r0, #0]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 801161a:	4619      	mov	r1, r3
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 801161c:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 801161e:	f7ff ff23 	bl	8011468 <xQueueGenericSend>
	}
 8011622:	4620      	mov	r0, r4
 8011624:	b002      	add	sp, #8
 8011626:	bd10      	pop	{r4, pc}

08011628 <xQueueCreateMutex>:
	{
 8011628:	b510      	push	{r4, lr}
		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 801162a:	4602      	mov	r2, r0
 801162c:	2100      	movs	r1, #0
 801162e:	2001      	movs	r0, #1
 8011630:	f7ff fee8 	bl	8011404 <xQueueGenericCreate>
		if( pxNewQueue != NULL )
 8011634:	4604      	mov	r4, r0
 8011636:	b138      	cbz	r0, 8011648 <xQueueCreateMutex+0x20>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8011638:	2300      	movs	r3, #0
 801163a:	6083      	str	r3, [r0, #8]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 801163c:	461a      	mov	r2, r3
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 801163e:	6003      	str	r3, [r0, #0]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8011640:	4619      	mov	r1, r3
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8011642:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8011644:	f7ff ff10 	bl	8011468 <xQueueGenericSend>
	}
 8011648:	4620      	mov	r0, r4
 801164a:	bd10      	pop	{r4, pc}

0801164c <xQueueGenericSendFromISR>:
{
 801164c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8011650:	2800      	cmp	r0, #0
 8011652:	d03e      	beq.n	80116d2 <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011654:	b379      	cbz	r1, 80116b6 <xQueueGenericSendFromISR+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011656:	2b02      	cmp	r3, #2
 8011658:	d10d      	bne.n	8011676 <xQueueGenericSendFromISR+0x2a>
 801165a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 801165c:	2c01      	cmp	r4, #1
 801165e:	d00a      	beq.n	8011676 <xQueueGenericSendFromISR+0x2a>
 8011660:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011664:	b672      	cpsid	i
 8011666:	f383 8811 	msr	BASEPRI, r3
 801166a:	f3bf 8f6f 	isb	sy
 801166e:	f3bf 8f4f 	dsb	sy
 8011672:	b662      	cpsie	i
 8011674:	e7fe      	b.n	8011674 <xQueueGenericSendFromISR+0x28>
 8011676:	4604      	mov	r4, r0
 8011678:	461f      	mov	r7, r3
 801167a:	4690      	mov	r8, r2
 801167c:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801167e:	f001 fd9f 	bl	80131c0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011682:	f3ef 8611 	mrs	r6, BASEPRI
 8011686:	f04f 0330 	mov.w	r3, #48	; 0x30
 801168a:	b672      	cpsid	i
 801168c:	f383 8811 	msr	BASEPRI, r3
 8011690:	f3bf 8f6f 	isb	sy
 8011694:	f3bf 8f4f 	dsb	sy
 8011698:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801169a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 801169c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801169e:	429a      	cmp	r2, r3
 80116a0:	d322      	bcc.n	80116e8 <xQueueGenericSendFromISR+0x9c>
 80116a2:	f1a7 0002 	sub.w	r0, r7, #2
 80116a6:	fab0 f080 	clz	r0, r0
 80116aa:	0940      	lsrs	r0, r0, #5
 80116ac:	b9e0      	cbnz	r0, 80116e8 <xQueueGenericSendFromISR+0x9c>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80116ae:	f386 8811 	msr	BASEPRI, r6
}
 80116b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80116b6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80116b8:	2c00      	cmp	r4, #0
 80116ba:	d0cc      	beq.n	8011656 <xQueueGenericSendFromISR+0xa>
	__asm volatile
 80116bc:	f04f 0330 	mov.w	r3, #48	; 0x30
 80116c0:	b672      	cpsid	i
 80116c2:	f383 8811 	msr	BASEPRI, r3
 80116c6:	f3bf 8f6f 	isb	sy
 80116ca:	f3bf 8f4f 	dsb	sy
 80116ce:	b662      	cpsie	i
 80116d0:	e7fe      	b.n	80116d0 <xQueueGenericSendFromISR+0x84>
 80116d2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80116d6:	b672      	cpsid	i
 80116d8:	f383 8811 	msr	BASEPRI, r3
 80116dc:	f3bf 8f6f 	isb	sy
 80116e0:	f3bf 8f4f 	dsb	sy
 80116e4:	b662      	cpsie	i
 80116e6:	e7fe      	b.n	80116e6 <xQueueGenericSendFromISR+0x9a>
			const int8_t cTxLock = pxQueue->cTxLock;
 80116e8:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80116ec:	463a      	mov	r2, r7
 80116ee:	4649      	mov	r1, r9
 80116f0:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 80116f2:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80116f4:	f7ff fd52 	bl	801119c <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 80116f8:	1c6b      	adds	r3, r5, #1
 80116fa:	d008      	beq.n	801170e <xQueueGenericSendFromISR+0xc2>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80116fc:	1c6b      	adds	r3, r5, #1
			xReturn = pdPASS;
 80116fe:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011700:	b25b      	sxtb	r3, r3
 8011702:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	__asm volatile
 8011706:	f386 8811 	msr	BASEPRI, r6
}
 801170a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801170e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011710:	b90b      	cbnz	r3, 8011716 <xQueueGenericSendFromISR+0xca>
			xReturn = pdPASS;
 8011712:	2001      	movs	r0, #1
 8011714:	e7cb      	b.n	80116ae <xQueueGenericSendFromISR+0x62>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011716:	f104 0024 	add.w	r0, r4, #36	; 0x24
 801171a:	f000 febd 	bl	8012498 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 801171e:	2800      	cmp	r0, #0
 8011720:	d0f7      	beq.n	8011712 <xQueueGenericSendFromISR+0xc6>
 8011722:	f1b8 0f00 	cmp.w	r8, #0
 8011726:	d0f4      	beq.n	8011712 <xQueueGenericSendFromISR+0xc6>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011728:	2001      	movs	r0, #1
 801172a:	f8c8 0000 	str.w	r0, [r8]
 801172e:	e7be      	b.n	80116ae <xQueueGenericSendFromISR+0x62>

08011730 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 8011730:	2800      	cmp	r0, #0
 8011732:	d032      	beq.n	801179a <xQueueGiveFromISR+0x6a>
	configASSERT( pxQueue->uxItemSize == 0 );
 8011734:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8011736:	b153      	cbz	r3, 801174e <xQueueGiveFromISR+0x1e>
	__asm volatile
 8011738:	f04f 0330 	mov.w	r3, #48	; 0x30
 801173c:	b672      	cpsid	i
 801173e:	f383 8811 	msr	BASEPRI, r3
 8011742:	f3bf 8f6f 	isb	sy
 8011746:	f3bf 8f4f 	dsb	sy
 801174a:	b662      	cpsie	i
 801174c:	e7fe      	b.n	801174c <xQueueGiveFromISR+0x1c>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 801174e:	6803      	ldr	r3, [r0, #0]
 8011750:	b373      	cbz	r3, 80117b0 <xQueueGiveFromISR+0x80>
{
 8011752:	b570      	push	{r4, r5, r6, lr}
 8011754:	4604      	mov	r4, r0
 8011756:	460d      	mov	r5, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011758:	f001 fd32 	bl	80131c0 <vPortValidateInterruptPriority>
	__asm volatile
 801175c:	f3ef 8611 	mrs	r6, BASEPRI
 8011760:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011764:	b672      	cpsid	i
 8011766:	f383 8811 	msr	BASEPRI, r3
 801176a:	f3bf 8f6f 	isb	sy
 801176e:	f3bf 8f4f 	dsb	sy
 8011772:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011774:	6ba2      	ldr	r2, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8011776:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8011778:	4293      	cmp	r3, r2
 801177a:	d92b      	bls.n	80117d4 <xQueueGiveFromISR+0xa4>
			const int8_t cTxLock = pxQueue->cTxLock;
 801177c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011780:	3201      	adds	r2, #1
			const int8_t cTxLock = pxQueue->cTxLock;
 8011782:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011784:	63a2      	str	r2, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 8011786:	1c5a      	adds	r2, r3, #1
 8011788:	d020      	beq.n	80117cc <xQueueGiveFromISR+0x9c>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801178a:	3301      	adds	r3, #1
			xReturn = pdPASS;
 801178c:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801178e:	b25b      	sxtb	r3, r3
 8011790:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	__asm volatile
 8011794:	f386 8811 	msr	BASEPRI, r6
}
 8011798:	bd70      	pop	{r4, r5, r6, pc}
	__asm volatile
 801179a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801179e:	b672      	cpsid	i
 80117a0:	f383 8811 	msr	BASEPRI, r3
 80117a4:	f3bf 8f6f 	isb	sy
 80117a8:	f3bf 8f4f 	dsb	sy
 80117ac:	b662      	cpsie	i
 80117ae:	e7fe      	b.n	80117ae <xQueueGiveFromISR+0x7e>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80117b0:	6883      	ldr	r3, [r0, #8]
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d0cd      	beq.n	8011752 <xQueueGiveFromISR+0x22>
 80117b6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80117ba:	b672      	cpsid	i
 80117bc:	f383 8811 	msr	BASEPRI, r3
 80117c0:	f3bf 8f6f 	isb	sy
 80117c4:	f3bf 8f4f 	dsb	sy
 80117c8:	b662      	cpsie	i
 80117ca:	e7fe      	b.n	80117ca <xQueueGiveFromISR+0x9a>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80117cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80117ce:	b91b      	cbnz	r3, 80117d8 <xQueueGiveFromISR+0xa8>
			xReturn = pdPASS;
 80117d0:	2001      	movs	r0, #1
 80117d2:	e7df      	b.n	8011794 <xQueueGiveFromISR+0x64>
			xReturn = errQUEUE_FULL;
 80117d4:	2000      	movs	r0, #0
 80117d6:	e7dd      	b.n	8011794 <xQueueGiveFromISR+0x64>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80117d8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80117dc:	f000 fe5c 	bl	8012498 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 80117e0:	2d00      	cmp	r5, #0
 80117e2:	d0f5      	beq.n	80117d0 <xQueueGiveFromISR+0xa0>
 80117e4:	2800      	cmp	r0, #0
 80117e6:	d0f3      	beq.n	80117d0 <xQueueGiveFromISR+0xa0>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80117e8:	2001      	movs	r0, #1
 80117ea:	6028      	str	r0, [r5, #0]
 80117ec:	e7d2      	b.n	8011794 <xQueueGiveFromISR+0x64>
 80117ee:	bf00      	nop

080117f0 <xQueueReceive>:
{
 80117f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80117f4:	b085      	sub	sp, #20
 80117f6:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 80117f8:	2800      	cmp	r0, #0
 80117fa:	f000 809f 	beq.w	801193c <xQueueReceive+0x14c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80117fe:	2900      	cmp	r1, #0
 8011800:	f000 808d 	beq.w	801191e <xQueueReceive+0x12e>
 8011804:	4604      	mov	r4, r0
 8011806:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011808:	f000 fef0 	bl	80125ec <xTaskGetSchedulerState>
 801180c:	b960      	cbnz	r0, 8011828 <xQueueReceive+0x38>
 801180e:	9b01      	ldr	r3, [sp, #4]
 8011810:	b153      	cbz	r3, 8011828 <xQueueReceive+0x38>
 8011812:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011816:	b672      	cpsid	i
 8011818:	f383 8811 	msr	BASEPRI, r3
 801181c:	f3bf 8f6f 	isb	sy
 8011820:	f3bf 8f4f 	dsb	sy
 8011824:	b662      	cpsie	i
 8011826:	e7fe      	b.n	8011826 <xQueueReceive+0x36>
		taskENTER_CRITICAL();
 8011828:	f001 fbbc 	bl	8012fa4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801182c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801182e:	2d00      	cmp	r5, #0
 8011830:	d144      	bne.n	80118bc <xQueueReceive+0xcc>
				if( xTicksToWait == ( TickType_t ) 0 )
 8011832:	9b01      	ldr	r3, [sp, #4]
 8011834:	2b00      	cmp	r3, #0
 8011836:	d06c      	beq.n	8011912 <xQueueReceive+0x122>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011838:	a802      	add	r0, sp, #8
		prvLockQueue( pxQueue );
 801183a:	462e      	mov	r6, r5
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801183c:	f104 0924 	add.w	r9, r4, #36	; 0x24
					portYIELD_WITHIN_API();
 8011840:	f8df 812c 	ldr.w	r8, [pc, #300]	; 8011970 <xQueueReceive+0x180>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011844:	f000 fe70 	bl	8012528 <vTaskInternalSetTimeOutState>
 8011848:	e012      	b.n	8011870 <xQueueReceive+0x80>
	taskENTER_CRITICAL();
 801184a:	f001 fbab 	bl	8012fa4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801184e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8011850:	2b00      	cmp	r3, #0
 8011852:	d048      	beq.n	80118e6 <xQueueReceive+0xf6>
	taskEXIT_CRITICAL();
 8011854:	f001 fbcc 	bl	8012ff0 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8011858:	4620      	mov	r0, r4
 801185a:	f7ff fced 	bl	8011238 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801185e:	f000 fce9 	bl	8012234 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8011862:	f001 fb9f 	bl	8012fa4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011866:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011868:	bb45      	cbnz	r5, 80118bc <xQueueReceive+0xcc>
				if( xTicksToWait == ( TickType_t ) 0 )
 801186a:	9b01      	ldr	r3, [sp, #4]
 801186c:	2b00      	cmp	r3, #0
 801186e:	d050      	beq.n	8011912 <xQueueReceive+0x122>
		taskEXIT_CRITICAL();
 8011870:	f001 fbbe 	bl	8012ff0 <vPortExitCritical>
		vTaskSuspendAll();
 8011874:	f000 fc1e 	bl	80120b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011878:	f001 fb94 	bl	8012fa4 <vPortEnterCritical>
 801187c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8011880:	2bff      	cmp	r3, #255	; 0xff
 8011882:	d02d      	beq.n	80118e0 <xQueueReceive+0xf0>
 8011884:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8011888:	2bff      	cmp	r3, #255	; 0xff
 801188a:	d026      	beq.n	80118da <xQueueReceive+0xea>
 801188c:	f001 fbb0 	bl	8012ff0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011890:	a901      	add	r1, sp, #4
 8011892:	a802      	add	r0, sp, #8
 8011894:	f000 fe54 	bl	8012540 <xTaskCheckForTimeOut>
 8011898:	2800      	cmp	r0, #0
 801189a:	d0d6      	beq.n	801184a <xQueueReceive+0x5a>
			prvUnlockQueue( pxQueue );
 801189c:	4620      	mov	r0, r4
 801189e:	f7ff fccb 	bl	8011238 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80118a2:	f000 fcc7 	bl	8012234 <xTaskResumeAll>
	taskENTER_CRITICAL();
 80118a6:	f001 fb7d 	bl	8012fa4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80118aa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80118ac:	b38b      	cbz	r3, 8011912 <xQueueReceive+0x122>
	taskEXIT_CRITICAL();
 80118ae:	f001 fb9f 	bl	8012ff0 <vPortExitCritical>
		taskENTER_CRITICAL();
 80118b2:	f001 fb77 	bl	8012fa4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80118b6:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80118b8:	2d00      	cmp	r5, #0
 80118ba:	d0d6      	beq.n	801186a <xQueueReceive+0x7a>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80118bc:	3d01      	subs	r5, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80118be:	4639      	mov	r1, r7
 80118c0:	4620      	mov	r0, r4
 80118c2:	f7ff fca7 	bl	8011214 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80118c6:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80118c8:	6923      	ldr	r3, [r4, #16]
 80118ca:	2b00      	cmp	r3, #0
 80118cc:	d141      	bne.n	8011952 <xQueueReceive+0x162>
				taskEXIT_CRITICAL();
 80118ce:	f001 fb8f 	bl	8012ff0 <vPortExitCritical>
				return pdPASS;
 80118d2:	2001      	movs	r0, #1
}
 80118d4:	b005      	add	sp, #20
 80118d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		prvLockQueue( pxQueue );
 80118da:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
 80118de:	e7d5      	b.n	801188c <xQueueReceive+0x9c>
 80118e0:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
 80118e4:	e7ce      	b.n	8011884 <xQueueReceive+0x94>
	taskEXIT_CRITICAL();
 80118e6:	f001 fb83 	bl	8012ff0 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80118ea:	9901      	ldr	r1, [sp, #4]
 80118ec:	4648      	mov	r0, r9
 80118ee:	f000 fd97 	bl	8012420 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80118f2:	4620      	mov	r0, r4
 80118f4:	f7ff fca0 	bl	8011238 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80118f8:	f000 fc9c 	bl	8012234 <xTaskResumeAll>
 80118fc:	2800      	cmp	r0, #0
 80118fe:	d1d8      	bne.n	80118b2 <xQueueReceive+0xc2>
					portYIELD_WITHIN_API();
 8011900:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8011904:	f8c8 3000 	str.w	r3, [r8]
 8011908:	f3bf 8f4f 	dsb	sy
 801190c:	f3bf 8f6f 	isb	sy
 8011910:	e7cf      	b.n	80118b2 <xQueueReceive+0xc2>
					taskEXIT_CRITICAL();
 8011912:	f001 fb6d 	bl	8012ff0 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8011916:	2000      	movs	r0, #0
}
 8011918:	b005      	add	sp, #20
 801191a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801191e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8011920:	2b00      	cmp	r3, #0
 8011922:	f43f af6f 	beq.w	8011804 <xQueueReceive+0x14>
 8011926:	f04f 0330 	mov.w	r3, #48	; 0x30
 801192a:	b672      	cpsid	i
 801192c:	f383 8811 	msr	BASEPRI, r3
 8011930:	f3bf 8f6f 	isb	sy
 8011934:	f3bf 8f4f 	dsb	sy
 8011938:	b662      	cpsie	i
 801193a:	e7fe      	b.n	801193a <xQueueReceive+0x14a>
 801193c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011940:	b672      	cpsid	i
 8011942:	f383 8811 	msr	BASEPRI, r3
 8011946:	f3bf 8f6f 	isb	sy
 801194a:	f3bf 8f4f 	dsb	sy
 801194e:	b662      	cpsie	i
 8011950:	e7fe      	b.n	8011950 <xQueueReceive+0x160>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011952:	f104 0010 	add.w	r0, r4, #16
 8011956:	f000 fd9f 	bl	8012498 <xTaskRemoveFromEventList>
 801195a:	2800      	cmp	r0, #0
 801195c:	d0b7      	beq.n	80118ce <xQueueReceive+0xde>
						queueYIELD_IF_USING_PREEMPTION();
 801195e:	4b04      	ldr	r3, [pc, #16]	; (8011970 <xQueueReceive+0x180>)
 8011960:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011964:	601a      	str	r2, [r3, #0]
 8011966:	f3bf 8f4f 	dsb	sy
 801196a:	f3bf 8f6f 	isb	sy
 801196e:	e7ae      	b.n	80118ce <xQueueReceive+0xde>
 8011970:	e000ed04 	.word	0xe000ed04

08011974 <xQueueSemaphoreTake>:
{
 8011974:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011978:	b084      	sub	sp, #16
 801197a:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 801197c:	b160      	cbz	r0, 8011998 <xQueueSemaphoreTake+0x24>
	configASSERT( pxQueue->uxItemSize == 0 );
 801197e:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8011980:	b1ad      	cbz	r5, 80119ae <xQueueSemaphoreTake+0x3a>
 8011982:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011986:	b672      	cpsid	i
 8011988:	f383 8811 	msr	BASEPRI, r3
 801198c:	f3bf 8f6f 	isb	sy
 8011990:	f3bf 8f4f 	dsb	sy
 8011994:	b662      	cpsie	i
 8011996:	e7fe      	b.n	8011996 <xQueueSemaphoreTake+0x22>
 8011998:	f04f 0330 	mov.w	r3, #48	; 0x30
 801199c:	b672      	cpsid	i
 801199e:	f383 8811 	msr	BASEPRI, r3
 80119a2:	f3bf 8f6f 	isb	sy
 80119a6:	f3bf 8f4f 	dsb	sy
 80119aa:	b662      	cpsie	i
 80119ac:	e7fe      	b.n	80119ac <xQueueSemaphoreTake+0x38>
 80119ae:	4604      	mov	r4, r0
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80119b0:	f000 fe1c 	bl	80125ec <xTaskGetSchedulerState>
 80119b4:	b960      	cbnz	r0, 80119d0 <xQueueSemaphoreTake+0x5c>
 80119b6:	9d01      	ldr	r5, [sp, #4]
 80119b8:	b155      	cbz	r5, 80119d0 <xQueueSemaphoreTake+0x5c>
 80119ba:	f04f 0330 	mov.w	r3, #48	; 0x30
 80119be:	b672      	cpsid	i
 80119c0:	f383 8811 	msr	BASEPRI, r3
 80119c4:	f3bf 8f6f 	isb	sy
 80119c8:	f3bf 8f4f 	dsb	sy
 80119cc:	b662      	cpsie	i
 80119ce:	e7fe      	b.n	80119ce <xQueueSemaphoreTake+0x5a>
 80119d0:	462e      	mov	r6, r5
		prvLockQueue( pxQueue );
 80119d2:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 80119d4:	f8df 8144 	ldr.w	r8, [pc, #324]	; 8011b1c <xQueueSemaphoreTake+0x1a8>
 80119d8:	e00c      	b.n	80119f4 <xQueueSemaphoreTake+0x80>
	taskENTER_CRITICAL();
 80119da:	f001 fae3 	bl	8012fa4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80119de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	d039      	beq.n	8011a58 <xQueueSemaphoreTake+0xe4>
	taskEXIT_CRITICAL();
 80119e4:	f001 fb04 	bl	8012ff0 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 80119e8:	4620      	mov	r0, r4
 80119ea:	f7ff fc25 	bl	8011238 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80119ee:	f000 fc21 	bl	8012234 <xTaskResumeAll>
 80119f2:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 80119f4:	f001 fad6 	bl	8012fa4 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80119f8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	d171      	bne.n	8011ae2 <xQueueSemaphoreTake+0x16e>
				if( xTicksToWait == ( TickType_t ) 0 )
 80119fe:	9b01      	ldr	r3, [sp, #4]
 8011a00:	2b00      	cmp	r3, #0
 8011a02:	d061      	beq.n	8011ac8 <xQueueSemaphoreTake+0x154>
				else if( xEntryTimeSet == pdFALSE )
 8011a04:	b916      	cbnz	r6, 8011a0c <xQueueSemaphoreTake+0x98>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011a06:	a802      	add	r0, sp, #8
 8011a08:	f000 fd8e 	bl	8012528 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8011a0c:	f001 faf0 	bl	8012ff0 <vPortExitCritical>
		vTaskSuspendAll();
 8011a10:	f000 fb50 	bl	80120b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011a14:	f001 fac6 	bl	8012fa4 <vPortEnterCritical>
 8011a18:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8011a1c:	2bff      	cmp	r3, #255	; 0xff
 8011a1e:	d101      	bne.n	8011a24 <xQueueSemaphoreTake+0xb0>
 8011a20:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
 8011a24:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8011a28:	2bff      	cmp	r3, #255	; 0xff
 8011a2a:	d101      	bne.n	8011a30 <xQueueSemaphoreTake+0xbc>
 8011a2c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8011a30:	f001 fade 	bl	8012ff0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011a34:	a901      	add	r1, sp, #4
 8011a36:	a802      	add	r0, sp, #8
 8011a38:	f000 fd82 	bl	8012540 <xTaskCheckForTimeOut>
 8011a3c:	2800      	cmp	r0, #0
 8011a3e:	d0cc      	beq.n	80119da <xQueueSemaphoreTake+0x66>
			prvUnlockQueue( pxQueue );
 8011a40:	4620      	mov	r0, r4
 8011a42:	f7ff fbf9 	bl	8011238 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011a46:	f000 fbf5 	bl	8012234 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8011a4a:	f001 faab 	bl	8012fa4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011a4e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8011a50:	b1db      	cbz	r3, 8011a8a <xQueueSemaphoreTake+0x116>
	taskEXIT_CRITICAL();
 8011a52:	f001 facd 	bl	8012ff0 <vPortExitCritical>
 8011a56:	e7cc      	b.n	80119f2 <xQueueSemaphoreTake+0x7e>
 8011a58:	f001 faca 	bl	8012ff0 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011a5c:	6823      	ldr	r3, [r4, #0]
 8011a5e:	b1db      	cbz	r3, 8011a98 <xQueueSemaphoreTake+0x124>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011a60:	9901      	ldr	r1, [sp, #4]
 8011a62:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8011a66:	f000 fcdb 	bl	8012420 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011a6a:	4620      	mov	r0, r4
 8011a6c:	f7ff fbe4 	bl	8011238 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011a70:	f000 fbe0 	bl	8012234 <xTaskResumeAll>
 8011a74:	2800      	cmp	r0, #0
 8011a76:	d1bc      	bne.n	80119f2 <xQueueSemaphoreTake+0x7e>
					portYIELD_WITHIN_API();
 8011a78:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8011a7c:	f8c8 3000 	str.w	r3, [r8]
 8011a80:	f3bf 8f4f 	dsb	sy
 8011a84:	f3bf 8f6f 	isb	sy
 8011a88:	e7b3      	b.n	80119f2 <xQueueSemaphoreTake+0x7e>
	taskEXIT_CRITICAL();
 8011a8a:	f001 fab1 	bl	8012ff0 <vPortExitCritical>
					if( xInheritanceOccurred != pdFALSE )
 8011a8e:	b965      	cbnz	r5, 8011aaa <xQueueSemaphoreTake+0x136>
}
 8011a90:	4628      	mov	r0, r5
 8011a92:	b004      	add	sp, #16
 8011a94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						taskENTER_CRITICAL();
 8011a98:	f001 fa84 	bl	8012fa4 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011a9c:	68a0      	ldr	r0, [r4, #8]
 8011a9e:	f000 fdb5 	bl	801260c <xTaskPriorityInherit>
 8011aa2:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
 8011aa4:	f001 faa4 	bl	8012ff0 <vPortExitCritical>
 8011aa8:	e7da      	b.n	8011a60 <xQueueSemaphoreTake+0xec>
						taskENTER_CRITICAL();
 8011aaa:	f001 fa7b 	bl	8012fa4 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8011aae:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8011ab0:	b119      	cbz	r1, 8011aba <xQueueSemaphoreTake+0x146>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8011ab2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8011ab4:	6819      	ldr	r1, [r3, #0]
 8011ab6:	f1c1 0107 	rsb	r1, r1, #7
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8011aba:	68a0      	ldr	r0, [r4, #8]
				return errQUEUE_EMPTY;
 8011abc:	2500      	movs	r5, #0
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8011abe:	f000 fe5b 	bl	8012778 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 8011ac2:	f001 fa95 	bl	8012ff0 <vPortExitCritical>
 8011ac6:	e7e3      	b.n	8011a90 <xQueueSemaphoreTake+0x11c>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8011ac8:	2d00      	cmp	r5, #0
 8011aca:	d0fa      	beq.n	8011ac2 <xQueueSemaphoreTake+0x14e>
 8011acc:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011ad0:	b672      	cpsid	i
 8011ad2:	f383 8811 	msr	BASEPRI, r3
 8011ad6:	f3bf 8f6f 	isb	sy
 8011ada:	f3bf 8f4f 	dsb	sy
 8011ade:	b662      	cpsie	i
 8011ae0:	e7fe      	b.n	8011ae0 <xQueueSemaphoreTake+0x16c>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8011ae2:	3b01      	subs	r3, #1
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011ae4:	6822      	ldr	r2, [r4, #0]
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8011ae6:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011ae8:	b912      	cbnz	r2, 8011af0 <xQueueSemaphoreTake+0x17c>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8011aea:	f000 fea7 	bl	801283c <pvTaskIncrementMutexHeldCount>
 8011aee:	60a0      	str	r0, [r4, #8]
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011af0:	6923      	ldr	r3, [r4, #16]
 8011af2:	b91b      	cbnz	r3, 8011afc <xQueueSemaphoreTake+0x188>
				taskEXIT_CRITICAL();
 8011af4:	f001 fa7c 	bl	8012ff0 <vPortExitCritical>
				return pdPASS;
 8011af8:	2501      	movs	r5, #1
 8011afa:	e7c9      	b.n	8011a90 <xQueueSemaphoreTake+0x11c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011afc:	f104 0010 	add.w	r0, r4, #16
 8011b00:	f000 fcca 	bl	8012498 <xTaskRemoveFromEventList>
 8011b04:	2800      	cmp	r0, #0
 8011b06:	d0f5      	beq.n	8011af4 <xQueueSemaphoreTake+0x180>
						queueYIELD_IF_USING_PREEMPTION();
 8011b08:	4b04      	ldr	r3, [pc, #16]	; (8011b1c <xQueueSemaphoreTake+0x1a8>)
 8011b0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011b0e:	601a      	str	r2, [r3, #0]
 8011b10:	f3bf 8f4f 	dsb	sy
 8011b14:	f3bf 8f6f 	isb	sy
 8011b18:	e7ec      	b.n	8011af4 <xQueueSemaphoreTake+0x180>
 8011b1a:	bf00      	nop
 8011b1c:	e000ed04 	.word	0xe000ed04

08011b20 <xQueueReceiveFromISR>:
{
 8011b20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8011b24:	b1c8      	cbz	r0, 8011b5a <xQueueReceiveFromISR+0x3a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011b26:	2900      	cmp	r1, #0
 8011b28:	d033      	beq.n	8011b92 <xQueueReceiveFromISR+0x72>
 8011b2a:	4605      	mov	r5, r0
 8011b2c:	4690      	mov	r8, r2
 8011b2e:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011b30:	f001 fb46 	bl	80131c0 <vPortValidateInterruptPriority>
	__asm volatile
 8011b34:	f3ef 8711 	mrs	r7, BASEPRI
 8011b38:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011b3c:	b672      	cpsid	i
 8011b3e:	f383 8811 	msr	BASEPRI, r3
 8011b42:	f3bf 8f6f 	isb	sy
 8011b46:	f3bf 8f4f 	dsb	sy
 8011b4a:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011b4c:	6bac      	ldr	r4, [r5, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011b4e:	b97c      	cbnz	r4, 8011b70 <xQueueReceiveFromISR+0x50>
			xReturn = pdFAIL;
 8011b50:	4620      	mov	r0, r4
	__asm volatile
 8011b52:	f387 8811 	msr	BASEPRI, r7
}
 8011b56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile
 8011b5a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011b5e:	b672      	cpsid	i
 8011b60:	f383 8811 	msr	BASEPRI, r3
 8011b64:	f3bf 8f6f 	isb	sy
 8011b68:	f3bf 8f4f 	dsb	sy
 8011b6c:	b662      	cpsie	i
 8011b6e:	e7fe      	b.n	8011b6e <xQueueReceiveFromISR+0x4e>
			const int8_t cRxLock = pxQueue->cRxLock;
 8011b70:	f895 6044 	ldrb.w	r6, [r5, #68]	; 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011b74:	4649      	mov	r1, r9
 8011b76:	4628      	mov	r0, r5
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011b78:	3c01      	subs	r4, #1
			const int8_t cRxLock = pxQueue->cRxLock;
 8011b7a:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011b7c:	f7ff fb4a 	bl	8011214 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011b80:	63ac      	str	r4, [r5, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 8011b82:	1c73      	adds	r3, r6, #1
 8011b84:	d013      	beq.n	8011bae <xQueueReceiveFromISR+0x8e>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8011b86:	1c73      	adds	r3, r6, #1
			xReturn = pdPASS;
 8011b88:	2001      	movs	r0, #1
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8011b8a:	b25b      	sxtb	r3, r3
 8011b8c:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
 8011b90:	e7df      	b.n	8011b52 <xQueueReceiveFromISR+0x32>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011b92:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8011b94:	2b00      	cmp	r3, #0
 8011b96:	d0c8      	beq.n	8011b2a <xQueueReceiveFromISR+0xa>
 8011b98:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011b9c:	b672      	cpsid	i
 8011b9e:	f383 8811 	msr	BASEPRI, r3
 8011ba2:	f3bf 8f6f 	isb	sy
 8011ba6:	f3bf 8f4f 	dsb	sy
 8011baa:	b662      	cpsie	i
 8011bac:	e7fe      	b.n	8011bac <xQueueReceiveFromISR+0x8c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011bae:	692b      	ldr	r3, [r5, #16]
 8011bb0:	b90b      	cbnz	r3, 8011bb6 <xQueueReceiveFromISR+0x96>
			xReturn = pdPASS;
 8011bb2:	2001      	movs	r0, #1
 8011bb4:	e7cd      	b.n	8011b52 <xQueueReceiveFromISR+0x32>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011bb6:	f105 0010 	add.w	r0, r5, #16
 8011bba:	f000 fc6d 	bl	8012498 <xTaskRemoveFromEventList>
						if( pxHigherPriorityTaskWoken != NULL )
 8011bbe:	f1b8 0f00 	cmp.w	r8, #0
 8011bc2:	d0f6      	beq.n	8011bb2 <xQueueReceiveFromISR+0x92>
 8011bc4:	2800      	cmp	r0, #0
 8011bc6:	d0f4      	beq.n	8011bb2 <xQueueReceiveFromISR+0x92>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8011bc8:	2001      	movs	r0, #1
 8011bca:	f8c8 0000 	str.w	r0, [r8]
 8011bce:	e7c0      	b.n	8011b52 <xQueueReceiveFromISR+0x32>

08011bd0 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011bd0:	2300      	movs	r3, #0
 8011bd2:	4a08      	ldr	r2, [pc, #32]	; (8011bf4 <vQueueAddToRegistry+0x24>)
	{
 8011bd4:	b430      	push	{r4, r5}
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8011bd6:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
 8011bda:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8011bde:	b124      	cbz	r4, 8011bea <vQueueAddToRegistry+0x1a>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011be0:	3301      	adds	r3, #1
 8011be2:	2b08      	cmp	r3, #8
 8011be4:	d1f7      	bne.n	8011bd6 <vQueueAddToRegistry+0x6>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8011be6:	bc30      	pop	{r4, r5}
 8011be8:	4770      	bx	lr
				xQueueRegistry[ ux ].xHandle = xQueue;
 8011bea:	6068      	str	r0, [r5, #4]
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8011bec:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	}
 8011bf0:	bc30      	pop	{r4, r5}
 8011bf2:	4770      	bx	lr
 8011bf4:	200269e0 	.word	0x200269e0

08011bf8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011bf8:	b570      	push	{r4, r5, r6, lr}
 8011bfa:	4604      	mov	r4, r0
 8011bfc:	460d      	mov	r5, r1
 8011bfe:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8011c00:	f001 f9d0 	bl	8012fa4 <vPortEnterCritical>
 8011c04:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8011c08:	2bff      	cmp	r3, #255	; 0xff
 8011c0a:	d102      	bne.n	8011c12 <vQueueWaitForMessageRestricted+0x1a>
 8011c0c:	2300      	movs	r3, #0
 8011c0e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8011c12:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8011c16:	2bff      	cmp	r3, #255	; 0xff
 8011c18:	d102      	bne.n	8011c20 <vQueueWaitForMessageRestricted+0x28>
 8011c1a:	2300      	movs	r3, #0
 8011c1c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011c20:	f001 f9e6 	bl	8012ff0 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8011c24:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8011c26:	b92b      	cbnz	r3, 8011c34 <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011c28:	4632      	mov	r2, r6
 8011c2a:	4629      	mov	r1, r5
 8011c2c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8011c30:	f000 fc12 	bl	8012458 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8011c34:	4620      	mov	r0, r4
	}
 8011c36:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8011c3a:	f7ff bafd 	b.w	8011238 <prvUnlockQueue>
 8011c3e:	bf00      	nop

08011c40 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8011c40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011c44:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8011c46:	f001 f9ad 	bl	8012fa4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8011c4a:	4a35      	ldr	r2, [pc, #212]	; (8011d20 <prvAddNewTaskToReadyList+0xe0>)
		if( pxCurrentTCB == NULL )
 8011c4c:	4d35      	ldr	r5, [pc, #212]	; (8011d24 <prvAddNewTaskToReadyList+0xe4>)
		uxCurrentNumberOfTasks++;
 8011c4e:	6813      	ldr	r3, [r2, #0]
 8011c50:	3301      	adds	r3, #1
 8011c52:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8011c54:	682b      	ldr	r3, [r5, #0]
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d034      	beq.n	8011cc4 <prvAddNewTaskToReadyList+0x84>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8011c5a:	4f33      	ldr	r7, [pc, #204]	; (8011d28 <prvAddNewTaskToReadyList+0xe8>)
 8011c5c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8011c5e:	683b      	ldr	r3, [r7, #0]
 8011c60:	b343      	cbz	r3, 8011cb4 <prvAddNewTaskToReadyList+0x74>
 8011c62:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 8011d4c <prvAddNewTaskToReadyList+0x10c>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8011c66:	f8df c0e8 	ldr.w	ip, [pc, #232]	; 8011d50 <prvAddNewTaskToReadyList+0x110>
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8011c6a:	2301      	movs	r3, #1
 8011c6c:	4e2f      	ldr	r6, [pc, #188]	; (8011d2c <prvAddNewTaskToReadyList+0xec>)
		uxTaskNumber++;
 8011c6e:	f8dc 2000 	ldr.w	r2, [ip]
		prvAddTaskToReadyList( pxNewTCB );
 8011c72:	4083      	lsls	r3, r0
 8011c74:	6831      	ldr	r1, [r6, #0]
 8011c76:	eb00 0080 	add.w	r0, r0, r0, lsl #2
		uxTaskNumber++;
 8011c7a:	3201      	adds	r2, #1
		prvAddTaskToReadyList( pxNewTCB );
 8011c7c:	430b      	orrs	r3, r1
 8011c7e:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8011c82:	1d21      	adds	r1, r4, #4
		uxTaskNumber++;
 8011c84:	f8cc 2000 	str.w	r2, [ip]
		prvAddTaskToReadyList( pxNewTCB );
 8011c88:	6033      	str	r3, [r6, #0]
 8011c8a:	f7ff fa49 	bl	8011120 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8011c8e:	f001 f9af 	bl	8012ff0 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8011c92:	683b      	ldr	r3, [r7, #0]
 8011c94:	b163      	cbz	r3, 8011cb0 <prvAddNewTaskToReadyList+0x70>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8011c96:	682a      	ldr	r2, [r5, #0]
 8011c98:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8011c9a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8011c9c:	429a      	cmp	r2, r3
 8011c9e:	d207      	bcs.n	8011cb0 <prvAddNewTaskToReadyList+0x70>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8011ca0:	4b23      	ldr	r3, [pc, #140]	; (8011d30 <prvAddNewTaskToReadyList+0xf0>)
 8011ca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011ca6:	601a      	str	r2, [r3, #0]
 8011ca8:	f3bf 8f4f 	dsb	sy
 8011cac:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011cb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8011cb4:	682b      	ldr	r3, [r5, #0]
 8011cb6:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8011d4c <prvAddNewTaskToReadyList+0x10c>
 8011cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011cbc:	4283      	cmp	r3, r0
 8011cbe:	d8d2      	bhi.n	8011c66 <prvAddNewTaskToReadyList+0x26>
					pxCurrentTCB = pxNewTCB;
 8011cc0:	602c      	str	r4, [r5, #0]
 8011cc2:	e7d0      	b.n	8011c66 <prvAddNewTaskToReadyList+0x26>
			pxCurrentTCB = pxNewTCB;
 8011cc4:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8011cc6:	6813      	ldr	r3, [r2, #0]
 8011cc8:	2b01      	cmp	r3, #1
 8011cca:	d004      	beq.n	8011cd6 <prvAddNewTaskToReadyList+0x96>
 8011ccc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8011cce:	f8df 807c 	ldr.w	r8, [pc, #124]	; 8011d4c <prvAddNewTaskToReadyList+0x10c>
 8011cd2:	4f15      	ldr	r7, [pc, #84]	; (8011d28 <prvAddNewTaskToReadyList+0xe8>)
 8011cd4:	e7c7      	b.n	8011c66 <prvAddNewTaskToReadyList+0x26>
 8011cd6:	f8df 8074 	ldr.w	r8, [pc, #116]	; 8011d4c <prvAddNewTaskToReadyList+0x10c>
 8011cda:	4646      	mov	r6, r8
 8011cdc:	f108 078c 	add.w	r7, r8, #140	; 0x8c
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011ce0:	4630      	mov	r0, r6
 8011ce2:	3614      	adds	r6, #20
 8011ce4:	f7ff fa0c 	bl	8011100 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011ce8:	42b7      	cmp	r7, r6
 8011cea:	d1f9      	bne.n	8011ce0 <prvAddNewTaskToReadyList+0xa0>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011cec:	f8df 9064 	ldr.w	r9, [pc, #100]	; 8011d54 <prvAddNewTaskToReadyList+0x114>
	vListInitialise( &xDelayedTaskList2 );
 8011cf0:	4e10      	ldr	r6, [pc, #64]	; (8011d34 <prvAddNewTaskToReadyList+0xf4>)
	vListInitialise( &xDelayedTaskList1 );
 8011cf2:	4648      	mov	r0, r9
 8011cf4:	4f0c      	ldr	r7, [pc, #48]	; (8011d28 <prvAddNewTaskToReadyList+0xe8>)
 8011cf6:	f7ff fa03 	bl	8011100 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011cfa:	4630      	mov	r0, r6
 8011cfc:	f7ff fa00 	bl	8011100 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011d00:	480d      	ldr	r0, [pc, #52]	; (8011d38 <prvAddNewTaskToReadyList+0xf8>)
 8011d02:	f7ff f9fd 	bl	8011100 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011d06:	480d      	ldr	r0, [pc, #52]	; (8011d3c <prvAddNewTaskToReadyList+0xfc>)
 8011d08:	f7ff f9fa 	bl	8011100 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011d0c:	480c      	ldr	r0, [pc, #48]	; (8011d40 <prvAddNewTaskToReadyList+0x100>)
 8011d0e:	f7ff f9f7 	bl	8011100 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011d12:	4a0c      	ldr	r2, [pc, #48]	; (8011d44 <prvAddNewTaskToReadyList+0x104>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011d14:	4b0c      	ldr	r3, [pc, #48]	; (8011d48 <prvAddNewTaskToReadyList+0x108>)
	pxDelayedTaskList = &xDelayedTaskList1;
 8011d16:	f8c2 9000 	str.w	r9, [r2]
 8011d1a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011d1c:	601e      	str	r6, [r3, #0]
 8011d1e:	e7a2      	b.n	8011c66 <prvAddNewTaskToReadyList+0x26>
 8011d20:	20001744 	.word	0x20001744
 8011d24:	200016ac 	.word	0x200016ac
 8011d28:	200017a0 	.word	0x200017a0
 8011d2c:	20001758 	.word	0x20001758
 8011d30:	e000ed04 	.word	0xe000ed04
 8011d34:	20001770 	.word	0x20001770
 8011d38:	2000178c 	.word	0x2000178c
 8011d3c:	200017b8 	.word	0x200017b8
 8011d40:	200017a4 	.word	0x200017a4
 8011d44:	200016b0 	.word	0x200016b0
 8011d48:	200016b4 	.word	0x200016b4
 8011d4c:	200016b8 	.word	0x200016b8
 8011d50:	20001754 	.word	0x20001754
 8011d54:	2000175c 	.word	0x2000175c

08011d58 <prvDeleteTCB>:
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011d58:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8011d5c:	b173      	cbz	r3, 8011d7c <prvDeleteTCB+0x24>
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
				vPortFree( pxTCB );
			}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011d5e:	2b01      	cmp	r3, #1
 8011d60:	d016      	beq.n	8011d90 <prvDeleteTCB+0x38>
			}
			else
			{
				/* Neither the stack nor the TCB were allocated dynamically, so
				nothing needs to be freed. */
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011d62:	2b02      	cmp	r3, #2
 8011d64:	d016      	beq.n	8011d94 <prvDeleteTCB+0x3c>
 8011d66:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011d6a:	b672      	cpsid	i
 8011d6c:	f383 8811 	msr	BASEPRI, r3
 8011d70:	f3bf 8f6f 	isb	sy
 8011d74:	f3bf 8f4f 	dsb	sy
 8011d78:	b662      	cpsie	i
 8011d7a:	e7fe      	b.n	8011d7a <prvDeleteTCB+0x22>
	{
 8011d7c:	b510      	push	{r4, lr}
 8011d7e:	4604      	mov	r4, r0
				vPortFree( pxTCB->pxStack );
 8011d80:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8011d82:	f001 fb15 	bl	80133b0 <vPortFree>
				vPortFree( pxTCB );
 8011d86:	4620      	mov	r0, r4
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011d88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8011d8c:	f001 bb10 	b.w	80133b0 <vPortFree>
				vPortFree( pxTCB );
 8011d90:	f001 bb0e 	b.w	80133b0 <vPortFree>
 8011d94:	4770      	bx	lr
 8011d96:	bf00      	nop

08011d98 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011d9a:	4b1a      	ldr	r3, [pc, #104]	; (8011e04 <prvAddCurrentTaskToDelayedList+0x6c>)
{
 8011d9c:	4606      	mov	r6, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011d9e:	4d1a      	ldr	r5, [pc, #104]	; (8011e08 <prvAddCurrentTaskToDelayedList+0x70>)
{
 8011da0:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 8011da2:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011da4:	6828      	ldr	r0, [r5, #0]
 8011da6:	3004      	adds	r0, #4
 8011da8:	f7ff f9e4 	bl	8011174 <uxListRemove>
 8011dac:	b940      	cbnz	r0, 8011dc0 <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8011dae:	682b      	ldr	r3, [r5, #0]
 8011db0:	2201      	movs	r2, #1
 8011db2:	4916      	ldr	r1, [pc, #88]	; (8011e0c <prvAddCurrentTaskToDelayedList+0x74>)
 8011db4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8011db6:	680b      	ldr	r3, [r1, #0]
 8011db8:	4082      	lsls	r2, r0
 8011dba:	ea23 0302 	bic.w	r3, r3, r2
 8011dbe:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011dc0:	1c73      	adds	r3, r6, #1
 8011dc2:	d100      	bne.n	8011dc6 <prvAddCurrentTaskToDelayedList+0x2e>
 8011dc4:	b9bf      	cbnz	r7, 8011df6 <prvAddCurrentTaskToDelayedList+0x5e>
 8011dc6:	19a4      	adds	r4, r4, r6
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011dc8:	682b      	ldr	r3, [r5, #0]
 8011dca:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8011dcc:	d20b      	bcs.n	8011de6 <prvAddCurrentTaskToDelayedList+0x4e>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011dce:	4b10      	ldr	r3, [pc, #64]	; (8011e10 <prvAddCurrentTaskToDelayedList+0x78>)
 8011dd0:	6818      	ldr	r0, [r3, #0]
 8011dd2:	6829      	ldr	r1, [r5, #0]
 8011dd4:	3104      	adds	r1, #4
 8011dd6:	f7ff f9b3 	bl	8011140 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8011dda:	4b0e      	ldr	r3, [pc, #56]	; (8011e14 <prvAddCurrentTaskToDelayedList+0x7c>)
 8011ddc:	681a      	ldr	r2, [r3, #0]
 8011dde:	42a2      	cmp	r2, r4
 8011de0:	d900      	bls.n	8011de4 <prvAddCurrentTaskToDelayedList+0x4c>
				{
					xNextTaskUnblockTime = xTimeToWake;
 8011de2:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011de4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011de6:	4b0c      	ldr	r3, [pc, #48]	; (8011e18 <prvAddCurrentTaskToDelayedList+0x80>)
 8011de8:	6818      	ldr	r0, [r3, #0]
 8011dea:	6829      	ldr	r1, [r5, #0]
}
 8011dec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011df0:	3104      	adds	r1, #4
 8011df2:	f7ff b9a5 	b.w	8011140 <vListInsert>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011df6:	6829      	ldr	r1, [r5, #0]
 8011df8:	4808      	ldr	r0, [pc, #32]	; (8011e1c <prvAddCurrentTaskToDelayedList+0x84>)
 8011dfa:	3104      	adds	r1, #4
}
 8011dfc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011e00:	f7ff b98e 	b.w	8011120 <vListInsertEnd>
 8011e04:	200017cc 	.word	0x200017cc
 8011e08:	200016ac 	.word	0x200016ac
 8011e0c:	20001758 	.word	0x20001758
 8011e10:	200016b0 	.word	0x200016b0
 8011e14:	20001784 	.word	0x20001784
 8011e18:	200016b4 	.word	0x200016b4
 8011e1c:	200017a4 	.word	0x200017a4

08011e20 <prvIdleTask>:
{
 8011e20:	b580      	push	{r7, lr}
 8011e22:	4c16      	ldr	r4, [pc, #88]	; (8011e7c <prvIdleTask+0x5c>)
				taskYIELD();
 8011e24:	f04f 5980 	mov.w	r9, #268435456	; 0x10000000
 8011e28:	4e15      	ldr	r6, [pc, #84]	; (8011e80 <prvIdleTask+0x60>)
 8011e2a:	4d16      	ldr	r5, [pc, #88]	; (8011e84 <prvIdleTask+0x64>)
 8011e2c:	f8df a058 	ldr.w	sl, [pc, #88]	; 8011e88 <prvIdleTask+0x68>
 8011e30:	f8df 8058 	ldr.w	r8, [pc, #88]	; 8011e8c <prvIdleTask+0x6c>
 8011e34:	e011      	b.n	8011e5a <prvIdleTask+0x3a>
			taskENTER_CRITICAL();
 8011e36:	f001 f8b5 	bl	8012fa4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011e3a:	68f3      	ldr	r3, [r6, #12]
 8011e3c:	68df      	ldr	r7, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011e3e:	1d38      	adds	r0, r7, #4
 8011e40:	f7ff f998 	bl	8011174 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011e44:	682b      	ldr	r3, [r5, #0]
 8011e46:	3b01      	subs	r3, #1
 8011e48:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011e4a:	6823      	ldr	r3, [r4, #0]
 8011e4c:	3b01      	subs	r3, #1
 8011e4e:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8011e50:	f001 f8ce 	bl	8012ff0 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8011e54:	4638      	mov	r0, r7
 8011e56:	f7ff ff7f 	bl	8011d58 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011e5a:	6823      	ldr	r3, [r4, #0]
 8011e5c:	2b00      	cmp	r3, #0
 8011e5e:	d1ea      	bne.n	8011e36 <prvIdleTask+0x16>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011e60:	f8da 3000 	ldr.w	r3, [sl]
 8011e64:	2b01      	cmp	r3, #1
 8011e66:	d905      	bls.n	8011e74 <prvIdleTask+0x54>
				taskYIELD();
 8011e68:	f8c8 9000 	str.w	r9, [r8]
 8011e6c:	f3bf 8f4f 	dsb	sy
 8011e70:	f3bf 8f6f 	isb	sy
			vApplicationIdleHook();
 8011e74:	f7ee fe9c 	bl	8000bb0 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8011e78:	e7ef      	b.n	8011e5a <prvIdleTask+0x3a>
 8011e7a:	bf00      	nop
 8011e7c:	20001748 	.word	0x20001748
 8011e80:	200017b8 	.word	0x200017b8
 8011e84:	20001744 	.word	0x20001744
 8011e88:	200016b8 	.word	0x200016b8
 8011e8c:	e000ed04 	.word	0xe000ed04

08011e90 <prvResetNextTaskUnblockTime.part.1>:
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011e90:	4a03      	ldr	r2, [pc, #12]	; (8011ea0 <prvResetNextTaskUnblockTime.part.1+0x10>)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011e92:	4b04      	ldr	r3, [pc, #16]	; (8011ea4 <prvResetNextTaskUnblockTime.part.1+0x14>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011e94:	6812      	ldr	r2, [r2, #0]
 8011e96:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011e98:	68d2      	ldr	r2, [r2, #12]
 8011e9a:	6852      	ldr	r2, [r2, #4]
 8011e9c:	601a      	str	r2, [r3, #0]
}
 8011e9e:	4770      	bx	lr
 8011ea0:	200016b0 	.word	0x200016b0
 8011ea4:	20001784 	.word	0x20001784

08011ea8 <prvInitialiseNewTask.isra.2>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8011ea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011eac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8011eae:	f06f 4540 	mvn.w	r5, #3221225472	; 0xc0000000
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8011eb2:	4681      	mov	r9, r0
 8011eb4:	469a      	mov	sl, r3
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8011eb6:	6b27      	ldr	r7, [r4, #48]	; 0x30
 8011eb8:	4415      	add	r5, r2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8011eba:	9e08      	ldr	r6, [sp, #32]
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8011ebc:	eb07 0785 	add.w	r7, r7, r5, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8011ec0:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8011ec4:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
 8011ec8:	2900      	cmp	r1, #0
 8011eca:	d035      	beq.n	8011f38 <prvInitialiseNewTask.isra.2+0x90>
 8011ecc:	1e4a      	subs	r2, r1, #1
 8011ece:	f104 0033 	add.w	r0, r4, #51	; 0x33
 8011ed2:	310f      	adds	r1, #15
 8011ed4:	e001      	b.n	8011eda <prvInitialiseNewTask.isra.2+0x32>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011ed6:	428a      	cmp	r2, r1
 8011ed8:	d006      	beq.n	8011ee8 <prvInitialiseNewTask.isra.2+0x40>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8011eda:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8011ede:	f800 3f01 	strb.w	r3, [r0, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8011ee2:	7815      	ldrb	r5, [r2, #0]
 8011ee4:	2d00      	cmp	r5, #0
 8011ee6:	d1f6      	bne.n	8011ed6 <prvInitialiseNewTask.isra.2+0x2e>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8011ee8:	2300      	movs	r3, #0
 8011eea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011eee:	2e06      	cmp	r6, #6
		pxNewTCB->uxMutexesHeld = 0;
 8011ef0:	f04f 0500 	mov.w	r5, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8011ef4:	f104 0004 	add.w	r0, r4, #4
 8011ef8:	bf28      	it	cs
 8011efa:	2606      	movcs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
 8011efc:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxMutexesHeld = 0;
 8011efe:	e9c4 6511 	strd	r6, r5, [r4, #68]	; 0x44
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011f02:	f1c6 0607 	rsb	r6, r6, #7
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8011f06:	f7ff f907 	bl	8011118 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8011f0a:	f104 0018 	add.w	r0, r4, #24
 8011f0e:	f7ff f903 	bl	8011118 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8011f12:	64e5      	str	r5, [r4, #76]	; 0x4c
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8011f14:	4652      	mov	r2, sl
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011f16:	61a6      	str	r6, [r4, #24]
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8011f18:	4649      	mov	r1, r9
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011f1a:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8011f1e:	4638      	mov	r0, r7
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8011f20:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8011f22:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8011f24:	f001 f814 	bl	8012f50 <pxPortInitialiseStack>
 8011f28:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8011f2a:	f1b8 0f00 	cmp.w	r8, #0
 8011f2e:	d001      	beq.n	8011f34 <prvInitialiseNewTask.isra.2+0x8c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8011f30:	f8c8 4000 	str.w	r4, [r8]
}
 8011f34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8011f38:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 8011f3c:	e7d7      	b.n	8011eee <prvInitialiseNewTask.isra.2+0x46>
 8011f3e:	bf00      	nop

08011f40 <xTaskCreateStatic>:
	{
 8011f40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011f42:	b087      	sub	sp, #28
 8011f44:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	; 0x30
 8011f48:	9c0e      	ldr	r4, [sp, #56]	; 0x38
		configASSERT( puxStackBuffer != NULL );
 8011f4a:	b1dd      	cbz	r5, 8011f84 <xTaskCreateStatic+0x44>
		configASSERT( pxTaskBuffer != NULL );
 8011f4c:	b17c      	cbz	r4, 8011f6e <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8011f4e:	2754      	movs	r7, #84	; 0x54
 8011f50:	9705      	str	r7, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8011f52:	9f05      	ldr	r7, [sp, #20]
 8011f54:	2f54      	cmp	r7, #84	; 0x54
 8011f56:	d020      	beq.n	8011f9a <xTaskCreateStatic+0x5a>
 8011f58:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011f5c:	b672      	cpsid	i
 8011f5e:	f383 8811 	msr	BASEPRI, r3
 8011f62:	f3bf 8f6f 	isb	sy
 8011f66:	f3bf 8f4f 	dsb	sy
 8011f6a:	b662      	cpsie	i
 8011f6c:	e7fe      	b.n	8011f6c <xTaskCreateStatic+0x2c>
 8011f6e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011f72:	b672      	cpsid	i
 8011f74:	f383 8811 	msr	BASEPRI, r3
 8011f78:	f3bf 8f6f 	isb	sy
 8011f7c:	f3bf 8f4f 	dsb	sy
 8011f80:	b662      	cpsie	i
 8011f82:	e7fe      	b.n	8011f82 <xTaskCreateStatic+0x42>
 8011f84:	f04f 0330 	mov.w	r3, #48	; 0x30
 8011f88:	b672      	cpsid	i
 8011f8a:	f383 8811 	msr	BASEPRI, r3
 8011f8e:	f3bf 8f6f 	isb	sy
 8011f92:	f3bf 8f4f 	dsb	sy
 8011f96:	b662      	cpsie	i
 8011f98:	e7fe      	b.n	8011f98 <xTaskCreateStatic+0x58>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8011f9a:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011f9c:	2702      	movs	r7, #2
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011f9e:	ad04      	add	r5, sp, #16
 8011fa0:	9402      	str	r4, [sp, #8]
 8011fa2:	9600      	str	r6, [sp, #0]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011fa4:	f884 7051 	strb.w	r7, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011fa8:	9501      	str	r5, [sp, #4]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8011faa:	9d05      	ldr	r5, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011fac:	f7ff ff7c 	bl	8011ea8 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011fb0:	4620      	mov	r0, r4
 8011fb2:	f7ff fe45 	bl	8011c40 <prvAddNewTaskToReadyList>
	}
 8011fb6:	9804      	ldr	r0, [sp, #16]
 8011fb8:	b007      	add	sp, #28
 8011fba:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011fbc <xTaskCreate>:
	{
 8011fbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011fc0:	4607      	mov	r7, r0
 8011fc2:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8011fc4:	0090      	lsls	r0, r2, #2
	{
 8011fc6:	4616      	mov	r6, r2
 8011fc8:	4688      	mov	r8, r1
 8011fca:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8011fcc:	f001 f952 	bl	8013274 <pvPortMalloc>
			if( pxStack != NULL )
 8011fd0:	b320      	cbz	r0, 801201c <xTaskCreate+0x60>
 8011fd2:	4605      	mov	r5, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8011fd4:	2054      	movs	r0, #84	; 0x54
 8011fd6:	f001 f94d 	bl	8013274 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8011fda:	4604      	mov	r4, r0
 8011fdc:	b1b0      	cbz	r0, 801200c <xTaskCreate+0x50>
					pxNewTCB->pxStack = pxStack;
 8011fde:	6305      	str	r5, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8011fe0:	f04f 0c00 	mov.w	ip, #0
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011fe4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8011fe6:	464b      	mov	r3, r9
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8011fe8:	f884 c051 	strb.w	ip, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011fec:	4632      	mov	r2, r6
 8011fee:	9501      	str	r5, [sp, #4]
 8011ff0:	4641      	mov	r1, r8
 8011ff2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011ff4:	4638      	mov	r0, r7
 8011ff6:	9402      	str	r4, [sp, #8]
 8011ff8:	9500      	str	r5, [sp, #0]
 8011ffa:	f7ff ff55 	bl	8011ea8 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011ffe:	4620      	mov	r0, r4
 8012000:	f7ff fe1e 	bl	8011c40 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012004:	2001      	movs	r0, #1
	}
 8012006:	b005      	add	sp, #20
 8012008:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 801200c:	4628      	mov	r0, r5
 801200e:	f001 f9cf 	bl	80133b0 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012012:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8012016:	b005      	add	sp, #20
 8012018:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801201c:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 8012020:	e7f1      	b.n	8012006 <xTaskCreate+0x4a>
 8012022:	bf00      	nop

08012024 <vTaskStartScheduler>:
{
 8012024:	b530      	push	{r4, r5, lr}
 8012026:	b089      	sub	sp, #36	; 0x24
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012028:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801202a:	aa07      	add	r2, sp, #28
 801202c:	a906      	add	r1, sp, #24
 801202e:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8012030:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8012034:	f7ee fdc2 	bl	8000bbc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012038:	9a07      	ldr	r2, [sp, #28]
 801203a:	4623      	mov	r3, r4
 801203c:	9400      	str	r4, [sp, #0]
 801203e:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 8012042:	e9cd 1001 	strd	r1, r0, [sp, #4]
 8012046:	4916      	ldr	r1, [pc, #88]	; (80120a0 <vTaskStartScheduler+0x7c>)
 8012048:	4816      	ldr	r0, [pc, #88]	; (80120a4 <vTaskStartScheduler+0x80>)
 801204a:	f7ff ff79 	bl	8011f40 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 801204e:	b320      	cbz	r0, 801209a <vTaskStartScheduler+0x76>
			xReturn = xTimerCreateTimerTask();
 8012050:	f000 fd04 	bl	8012a5c <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8012054:	2801      	cmp	r0, #1
 8012056:	d00c      	beq.n	8012072 <vTaskStartScheduler+0x4e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012058:	3001      	adds	r0, #1
 801205a:	d11e      	bne.n	801209a <vTaskStartScheduler+0x76>
 801205c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012060:	b672      	cpsid	i
 8012062:	f383 8811 	msr	BASEPRI, r3
 8012066:	f3bf 8f6f 	isb	sy
 801206a:	f3bf 8f4f 	dsb	sy
 801206e:	b662      	cpsie	i
 8012070:	e7fe      	b.n	8012070 <vTaskStartScheduler+0x4c>
 8012072:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012076:	b672      	cpsid	i
 8012078:	f383 8811 	msr	BASEPRI, r3
 801207c:	f3bf 8f6f 	isb	sy
 8012080:	f3bf 8f4f 	dsb	sy
 8012084:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8012086:	4908      	ldr	r1, [pc, #32]	; (80120a8 <vTaskStartScheduler+0x84>)
 8012088:	f04f 35ff 	mov.w	r5, #4294967295
		xSchedulerRunning = pdTRUE;
 801208c:	4a07      	ldr	r2, [pc, #28]	; (80120ac <vTaskStartScheduler+0x88>)
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801208e:	4b08      	ldr	r3, [pc, #32]	; (80120b0 <vTaskStartScheduler+0x8c>)
		xNextTaskUnblockTime = portMAX_DELAY;
 8012090:	600d      	str	r5, [r1, #0]
		xSchedulerRunning = pdTRUE;
 8012092:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012094:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8012096:	f001 f82b 	bl	80130f0 <xPortStartScheduler>
}
 801209a:	b009      	add	sp, #36	; 0x24
 801209c:	bd30      	pop	{r4, r5, pc}
 801209e:	bf00      	nop
 80120a0:	08026830 	.word	0x08026830
 80120a4:	08011e21 	.word	0x08011e21
 80120a8:	20001784 	.word	0x20001784
 80120ac:	200017a0 	.word	0x200017a0
 80120b0:	200017cc 	.word	0x200017cc

080120b4 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80120b4:	4a02      	ldr	r2, [pc, #8]	; (80120c0 <vTaskSuspendAll+0xc>)
 80120b6:	6813      	ldr	r3, [r2, #0]
 80120b8:	3301      	adds	r3, #1
 80120ba:	6013      	str	r3, [r2, #0]
}
 80120bc:	4770      	bx	lr
 80120be:	bf00      	nop
 80120c0:	20001750 	.word	0x20001750

080120c4 <xTaskGetTickCount>:
		xTicks = xTickCount;
 80120c4:	4b01      	ldr	r3, [pc, #4]	; (80120cc <xTaskGetTickCount+0x8>)
 80120c6:	6818      	ldr	r0, [r3, #0]
}
 80120c8:	4770      	bx	lr
 80120ca:	bf00      	nop
 80120cc:	200017cc 	.word	0x200017cc

080120d0 <xTaskGetTickCountFromISR>:
{
 80120d0:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80120d2:	f001 f875 	bl	80131c0 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 80120d6:	4b01      	ldr	r3, [pc, #4]	; (80120dc <xTaskGetTickCountFromISR+0xc>)
 80120d8:	6818      	ldr	r0, [r3, #0]
}
 80120da:	bd08      	pop	{r3, pc}
 80120dc:	200017cc 	.word	0x200017cc

080120e0 <xTaskIncrementTick>:
{
 80120e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80120e4:	4b48      	ldr	r3, [pc, #288]	; (8012208 <xTaskIncrementTick+0x128>)
 80120e6:	681b      	ldr	r3, [r3, #0]
 80120e8:	b9bb      	cbnz	r3, 801211a <xTaskIncrementTick+0x3a>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80120ea:	4b48      	ldr	r3, [pc, #288]	; (801220c <xTaskIncrementTick+0x12c>)
 80120ec:	681e      	ldr	r6, [r3, #0]
 80120ee:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 80120f0:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80120f2:	b1fe      	cbz	r6, 8012134 <xTaskIncrementTick+0x54>
 80120f4:	4d46      	ldr	r5, [pc, #280]	; (8012210 <xTaskIncrementTick+0x130>)
		if( xConstTickCount >= xNextTaskUnblockTime )
 80120f6:	682b      	ldr	r3, [r5, #0]
BaseType_t xSwitchRequired = pdFALSE;
 80120f8:	2400      	movs	r4, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 80120fa:	42b3      	cmp	r3, r6
 80120fc:	d92c      	bls.n	8012158 <xTaskIncrementTick+0x78>
 80120fe:	4f45      	ldr	r7, [pc, #276]	; (8012214 <xTaskIncrementTick+0x134>)
 8012100:	f8df 8128 	ldr.w	r8, [pc, #296]	; 801222c <xTaskIncrementTick+0x14c>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012104:	f8d8 3000 	ldr.w	r3, [r8]
 8012108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801210a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 801210e:	009b      	lsls	r3, r3, #2
 8012110:	58fb      	ldr	r3, [r7, r3]
				xSwitchRequired = pdTRUE;
 8012112:	2b02      	cmp	r3, #2
 8012114:	bf28      	it	cs
 8012116:	2401      	movcs	r4, #1
 8012118:	e004      	b.n	8012124 <xTaskIncrementTick+0x44>
		++uxPendedTicks;
 801211a:	4a3f      	ldr	r2, [pc, #252]	; (8012218 <xTaskIncrementTick+0x138>)
BaseType_t xSwitchRequired = pdFALSE;
 801211c:	2400      	movs	r4, #0
		++uxPendedTicks;
 801211e:	6813      	ldr	r3, [r2, #0]
 8012120:	3301      	adds	r3, #1
 8012122:	6013      	str	r3, [r2, #0]
		if( xYieldPending != pdFALSE )
 8012124:	4b3d      	ldr	r3, [pc, #244]	; (801221c <xTaskIncrementTick+0x13c>)
 8012126:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 8012128:	2b00      	cmp	r3, #0
}
 801212a:	bf0c      	ite	eq
 801212c:	4620      	moveq	r0, r4
 801212e:	2001      	movne	r0, #1
 8012130:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8012134:	f8df b0f8 	ldr.w	fp, [pc, #248]	; 8012230 <xTaskIncrementTick+0x150>
 8012138:	f8db 2000 	ldr.w	r2, [fp]
 801213c:	6812      	ldr	r2, [r2, #0]
 801213e:	2a00      	cmp	r2, #0
 8012140:	d04b      	beq.n	80121da <xTaskIncrementTick+0xfa>
 8012142:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012146:	b672      	cpsid	i
 8012148:	f383 8811 	msr	BASEPRI, r3
 801214c:	f3bf 8f6f 	isb	sy
 8012150:	f3bf 8f4f 	dsb	sy
 8012154:	b662      	cpsie	i
 8012156:	e7fe      	b.n	8012156 <xTaskIncrementTick+0x76>
 8012158:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 8012230 <xTaskIncrementTick+0x150>
 801215c:	4f2d      	ldr	r7, [pc, #180]	; (8012214 <xTaskIncrementTick+0x134>)
 801215e:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 801222c <xTaskIncrementTick+0x14c>
 8012162:	e02f      	b.n	80121c4 <xTaskIncrementTick+0xe4>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012164:	f8db 2000 	ldr.w	r2, [fp]
 8012168:	68d2      	ldr	r2, [r2, #12]
 801216a:	f8d2 900c 	ldr.w	r9, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801216e:	f8d9 1004 	ldr.w	r1, [r9, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012172:	f109 0a04 	add.w	sl, r9, #4
					if( xConstTickCount < xItemValue )
 8012176:	428e      	cmp	r6, r1
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012178:	4650      	mov	r0, sl
					if( xConstTickCount < xItemValue )
 801217a:	d32c      	bcc.n	80121d6 <xTaskIncrementTick+0xf6>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801217c:	f7fe fffa 	bl	8011174 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012180:	f8d9 1028 	ldr.w	r1, [r9, #40]	; 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012184:	f109 0018 	add.w	r0, r9, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012188:	b109      	cbz	r1, 801218e <xTaskIncrementTick+0xae>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801218a:	f7fe fff3 	bl	8011174 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801218e:	4a24      	ldr	r2, [pc, #144]	; (8012220 <xTaskIncrementTick+0x140>)
 8012190:	f04f 0c01 	mov.w	ip, #1
 8012194:	f8d9 002c 	ldr.w	r0, [r9, #44]	; 0x2c
 8012198:	4651      	mov	r1, sl
 801219a:	6813      	ldr	r3, [r2, #0]
 801219c:	fa0c fc00 	lsl.w	ip, ip, r0
 80121a0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80121a4:	ea4c 0c03 	orr.w	ip, ip, r3
 80121a8:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 80121ac:	f8c2 c000 	str.w	ip, [r2]
 80121b0:	f7fe ffb6 	bl	8011120 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80121b4:	f8d8 0000 	ldr.w	r0, [r8]
 80121b8:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 80121bc:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 80121be:	4291      	cmp	r1, r2
 80121c0:	bf28      	it	cs
 80121c2:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80121c4:	f8db 2000 	ldr.w	r2, [fp]
 80121c8:	6812      	ldr	r2, [r2, #0]
 80121ca:	2a00      	cmp	r2, #0
 80121cc:	d1ca      	bne.n	8012164 <xTaskIncrementTick+0x84>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80121ce:	f04f 33ff 	mov.w	r3, #4294967295
 80121d2:	602b      	str	r3, [r5, #0]
					break;
 80121d4:	e796      	b.n	8012104 <xTaskIncrementTick+0x24>
						xNextTaskUnblockTime = xItemValue;
 80121d6:	6029      	str	r1, [r5, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80121d8:	e794      	b.n	8012104 <xTaskIncrementTick+0x24>
			taskSWITCH_DELAYED_LISTS();
 80121da:	4a12      	ldr	r2, [pc, #72]	; (8012224 <xTaskIncrementTick+0x144>)
 80121dc:	f8db 0000 	ldr.w	r0, [fp]
 80121e0:	4911      	ldr	r1, [pc, #68]	; (8012228 <xTaskIncrementTick+0x148>)
 80121e2:	6814      	ldr	r4, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 80121e4:	4d0a      	ldr	r5, [pc, #40]	; (8012210 <xTaskIncrementTick+0x130>)
			taskSWITCH_DELAYED_LISTS();
 80121e6:	f8cb 4000 	str.w	r4, [fp]
 80121ea:	6010      	str	r0, [r2, #0]
 80121ec:	680a      	ldr	r2, [r1, #0]
 80121ee:	3201      	adds	r2, #1
 80121f0:	600a      	str	r2, [r1, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80121f2:	f8db 3000 	ldr.w	r3, [fp]
 80121f6:	681b      	ldr	r3, [r3, #0]
 80121f8:	b91b      	cbnz	r3, 8012202 <xTaskIncrementTick+0x122>
		xNextTaskUnblockTime = portMAX_DELAY;
 80121fa:	f04f 33ff 	mov.w	r3, #4294967295
 80121fe:	602b      	str	r3, [r5, #0]
 8012200:	e779      	b.n	80120f6 <xTaskIncrementTick+0x16>
 8012202:	f7ff fe45 	bl	8011e90 <prvResetNextTaskUnblockTime.part.1>
 8012206:	e776      	b.n	80120f6 <xTaskIncrementTick+0x16>
 8012208:	20001750 	.word	0x20001750
 801220c:	200017cc 	.word	0x200017cc
 8012210:	20001784 	.word	0x20001784
 8012214:	200016b8 	.word	0x200016b8
 8012218:	2000174c 	.word	0x2000174c
 801221c:	200017d0 	.word	0x200017d0
 8012220:	20001758 	.word	0x20001758
 8012224:	200016b4 	.word	0x200016b4
 8012228:	20001788 	.word	0x20001788
 801222c:	200016ac 	.word	0x200016ac
 8012230:	200016b0 	.word	0x200016b0

08012234 <xTaskResumeAll>:
{
 8012234:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	configASSERT( uxSchedulerSuspended );
 8012238:	4c36      	ldr	r4, [pc, #216]	; (8012314 <xTaskResumeAll+0xe0>)
 801223a:	6823      	ldr	r3, [r4, #0]
 801223c:	b953      	cbnz	r3, 8012254 <xTaskResumeAll+0x20>
 801223e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012242:	b672      	cpsid	i
 8012244:	f383 8811 	msr	BASEPRI, r3
 8012248:	f3bf 8f6f 	isb	sy
 801224c:	f3bf 8f4f 	dsb	sy
 8012250:	b662      	cpsie	i
 8012252:	e7fe      	b.n	8012252 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
 8012254:	f000 fea6 	bl	8012fa4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8012258:	6823      	ldr	r3, [r4, #0]
 801225a:	3b01      	subs	r3, #1
 801225c:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801225e:	6824      	ldr	r4, [r4, #0]
 8012260:	bb74      	cbnz	r4, 80122c0 <xTaskResumeAll+0x8c>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012262:	4b2d      	ldr	r3, [pc, #180]	; (8012318 <xTaskResumeAll+0xe4>)
 8012264:	681b      	ldr	r3, [r3, #0]
 8012266:	b35b      	cbz	r3, 80122c0 <xTaskResumeAll+0x8c>
 8012268:	4d2c      	ldr	r5, [pc, #176]	; (801231c <xTaskResumeAll+0xe8>)
 801226a:	4f2d      	ldr	r7, [pc, #180]	; (8012320 <xTaskResumeAll+0xec>)
					prvAddTaskToReadyList( pxTCB );
 801226c:	4e2d      	ldr	r6, [pc, #180]	; (8012324 <xTaskResumeAll+0xf0>)
 801226e:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 8012338 <xTaskResumeAll+0x104>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012272:	f8df b0c8 	ldr.w	fp, [pc, #200]	; 801233c <xTaskResumeAll+0x108>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012276:	683b      	ldr	r3, [r7, #0]
					prvAddTaskToReadyList( pxTCB );
 8012278:	f04f 0801 	mov.w	r8, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801227c:	b333      	cbz	r3, 80122cc <xTaskResumeAll+0x98>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801227e:	68fb      	ldr	r3, [r7, #12]
 8012280:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012282:	f104 0a04 	add.w	sl, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012286:	f104 0018 	add.w	r0, r4, #24
 801228a:	f7fe ff73 	bl	8011174 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801228e:	4650      	mov	r0, sl
 8012290:	f7fe ff70 	bl	8011174 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012294:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8012296:	6832      	ldr	r2, [r6, #0]
 8012298:	4651      	mov	r1, sl
 801229a:	fa08 f300 	lsl.w	r3, r8, r0
 801229e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80122a2:	4313      	orrs	r3, r2
 80122a4:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 80122a8:	6033      	str	r3, [r6, #0]
 80122aa:	f7fe ff39 	bl	8011120 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80122ae:	f8db 3000 	ldr.w	r3, [fp]
 80122b2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80122b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80122b6:	429a      	cmp	r2, r3
 80122b8:	d3dd      	bcc.n	8012276 <xTaskResumeAll+0x42>
						xYieldPending = pdTRUE;
 80122ba:	f8c5 8000 	str.w	r8, [r5]
 80122be:	e7da      	b.n	8012276 <xTaskResumeAll+0x42>
BaseType_t xAlreadyYielded = pdFALSE;
 80122c0:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80122c2:	f000 fe95 	bl	8012ff0 <vPortExitCritical>
}
 80122c6:	4620      	mov	r0, r4
 80122c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( pxTCB != NULL )
 80122cc:	b13c      	cbz	r4, 80122de <xTaskResumeAll+0xaa>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80122ce:	4b16      	ldr	r3, [pc, #88]	; (8012328 <xTaskResumeAll+0xf4>)
 80122d0:	681b      	ldr	r3, [r3, #0]
 80122d2:	681b      	ldr	r3, [r3, #0]
 80122d4:	b9db      	cbnz	r3, 801230e <xTaskResumeAll+0xda>
		xNextTaskUnblockTime = portMAX_DELAY;
 80122d6:	4b15      	ldr	r3, [pc, #84]	; (801232c <xTaskResumeAll+0xf8>)
 80122d8:	f04f 32ff 	mov.w	r2, #4294967295
 80122dc:	601a      	str	r2, [r3, #0]
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80122de:	4e14      	ldr	r6, [pc, #80]	; (8012330 <xTaskResumeAll+0xfc>)
 80122e0:	6834      	ldr	r4, [r6, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80122e2:	b13c      	cbz	r4, 80122f4 <xTaskResumeAll+0xc0>
								xYieldPending = pdTRUE;
 80122e4:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 80122e6:	f7ff fefb 	bl	80120e0 <xTaskIncrementTick>
 80122ea:	b100      	cbz	r0, 80122ee <xTaskResumeAll+0xba>
								xYieldPending = pdTRUE;
 80122ec:	602f      	str	r7, [r5, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80122ee:	3c01      	subs	r4, #1
 80122f0:	d1f9      	bne.n	80122e6 <xTaskResumeAll+0xb2>
						uxPendedTicks = 0;
 80122f2:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 80122f4:	682b      	ldr	r3, [r5, #0]
 80122f6:	2b00      	cmp	r3, #0
 80122f8:	d0e2      	beq.n	80122c0 <xTaskResumeAll+0x8c>
					taskYIELD_IF_USING_PREEMPTION();
 80122fa:	4b0e      	ldr	r3, [pc, #56]	; (8012334 <xTaskResumeAll+0x100>)
 80122fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012300:	601a      	str	r2, [r3, #0]
 8012302:	f3bf 8f4f 	dsb	sy
 8012306:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 801230a:	2401      	movs	r4, #1
 801230c:	e7d9      	b.n	80122c2 <xTaskResumeAll+0x8e>
 801230e:	f7ff fdbf 	bl	8011e90 <prvResetNextTaskUnblockTime.part.1>
 8012312:	e7e4      	b.n	80122de <xTaskResumeAll+0xaa>
 8012314:	20001750 	.word	0x20001750
 8012318:	20001744 	.word	0x20001744
 801231c:	200017d0 	.word	0x200017d0
 8012320:	2000178c 	.word	0x2000178c
 8012324:	20001758 	.word	0x20001758
 8012328:	200016b0 	.word	0x200016b0
 801232c:	20001784 	.word	0x20001784
 8012330:	2000174c 	.word	0x2000174c
 8012334:	e000ed04 	.word	0xe000ed04
 8012338:	200016b8 	.word	0x200016b8
 801233c:	200016ac 	.word	0x200016ac

08012340 <vTaskDelay>:
	{
 8012340:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012342:	b1a8      	cbz	r0, 8012370 <vTaskDelay+0x30>
			configASSERT( uxSchedulerSuspended == 0 );
 8012344:	4b0f      	ldr	r3, [pc, #60]	; (8012384 <vTaskDelay+0x44>)
 8012346:	6819      	ldr	r1, [r3, #0]
 8012348:	b151      	cbz	r1, 8012360 <vTaskDelay+0x20>
 801234a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801234e:	b672      	cpsid	i
 8012350:	f383 8811 	msr	BASEPRI, r3
 8012354:	f3bf 8f6f 	isb	sy
 8012358:	f3bf 8f4f 	dsb	sy
 801235c:	b662      	cpsie	i
 801235e:	e7fe      	b.n	801235e <vTaskDelay+0x1e>
	++uxSchedulerSuspended;
 8012360:	681a      	ldr	r2, [r3, #0]
 8012362:	3201      	adds	r2, #1
 8012364:	601a      	str	r2, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012366:	f7ff fd17 	bl	8011d98 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 801236a:	f7ff ff63 	bl	8012234 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 801236e:	b938      	cbnz	r0, 8012380 <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
 8012370:	4b05      	ldr	r3, [pc, #20]	; (8012388 <vTaskDelay+0x48>)
 8012372:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012376:	601a      	str	r2, [r3, #0]
 8012378:	f3bf 8f4f 	dsb	sy
 801237c:	f3bf 8f6f 	isb	sy
	}
 8012380:	bd08      	pop	{r3, pc}
 8012382:	bf00      	nop
 8012384:	20001750 	.word	0x20001750
 8012388:	e000ed04 	.word	0xe000ed04

0801238c <vTaskSwitchContext>:
{
 801238c:	b538      	push	{r3, r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801238e:	4b1f      	ldr	r3, [pc, #124]	; (801240c <vTaskSwitchContext+0x80>)
 8012390:	681b      	ldr	r3, [r3, #0]
 8012392:	bb03      	cbnz	r3, 80123d6 <vTaskSwitchContext+0x4a>
		xYieldPending = pdFALSE;
 8012394:	4a1e      	ldr	r2, [pc, #120]	; (8012410 <vTaskSwitchContext+0x84>)
		taskCHECK_FOR_STACK_OVERFLOW();
 8012396:	4c1f      	ldr	r4, [pc, #124]	; (8012414 <vTaskSwitchContext+0x88>)
		xYieldPending = pdFALSE;
 8012398:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 801239a:	6822      	ldr	r2, [r4, #0]
 801239c:	6823      	ldr	r3, [r4, #0]
 801239e:	6812      	ldr	r2, [r2, #0]
 80123a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80123a2:	429a      	cmp	r2, r3
 80123a4:	d926      	bls.n	80123f4 <vTaskSwitchContext+0x68>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80123a6:	4b1c      	ldr	r3, [pc, #112]	; (8012418 <vTaskSwitchContext+0x8c>)
 80123a8:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80123aa:	fab3 f383 	clz	r3, r3
 80123ae:	b2db      	uxtb	r3, r3
 80123b0:	481a      	ldr	r0, [pc, #104]	; (801241c <vTaskSwitchContext+0x90>)
 80123b2:	f1c3 031f 	rsb	r3, r3, #31
 80123b6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80123ba:	0092      	lsls	r2, r2, #2
 80123bc:	5881      	ldr	r1, [r0, r2]
 80123be:	1885      	adds	r5, r0, r2
 80123c0:	b169      	cbz	r1, 80123de <vTaskSwitchContext+0x52>
 80123c2:	6869      	ldr	r1, [r5, #4]
 80123c4:	3208      	adds	r2, #8
 80123c6:	6849      	ldr	r1, [r1, #4]
 80123c8:	4402      	add	r2, r0
 80123ca:	4291      	cmp	r1, r2
 80123cc:	6069      	str	r1, [r5, #4]
 80123ce:	d017      	beq.n	8012400 <vTaskSwitchContext+0x74>
 80123d0:	68cb      	ldr	r3, [r1, #12]
 80123d2:	6023      	str	r3, [r4, #0]
}
 80123d4:	bd38      	pop	{r3, r4, r5, pc}
		xYieldPending = pdTRUE;
 80123d6:	4b0e      	ldr	r3, [pc, #56]	; (8012410 <vTaskSwitchContext+0x84>)
 80123d8:	2201      	movs	r2, #1
 80123da:	601a      	str	r2, [r3, #0]
}
 80123dc:	bd38      	pop	{r3, r4, r5, pc}
	__asm volatile
 80123de:	f04f 0330 	mov.w	r3, #48	; 0x30
 80123e2:	b672      	cpsid	i
 80123e4:	f383 8811 	msr	BASEPRI, r3
 80123e8:	f3bf 8f6f 	isb	sy
 80123ec:	f3bf 8f4f 	dsb	sy
 80123f0:	b662      	cpsie	i
 80123f2:	e7fe      	b.n	80123f2 <vTaskSwitchContext+0x66>
		taskCHECK_FOR_STACK_OVERFLOW();
 80123f4:	6820      	ldr	r0, [r4, #0]
 80123f6:	6821      	ldr	r1, [r4, #0]
 80123f8:	3134      	adds	r1, #52	; 0x34
 80123fa:	f7ee fbdb 	bl	8000bb4 <vApplicationStackOverflowHook>
 80123fe:	e7d2      	b.n	80123a6 <vTaskSwitchContext+0x1a>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012400:	2214      	movs	r2, #20
 8012402:	6849      	ldr	r1, [r1, #4]
 8012404:	fb02 0303 	mla	r3, r2, r3, r0
 8012408:	6059      	str	r1, [r3, #4]
 801240a:	e7e1      	b.n	80123d0 <vTaskSwitchContext+0x44>
 801240c:	20001750 	.word	0x20001750
 8012410:	200017d0 	.word	0x200017d0
 8012414:	200016ac 	.word	0x200016ac
 8012418:	20001758 	.word	0x20001758
 801241c:	200016b8 	.word	0x200016b8

08012420 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8012420:	b950      	cbnz	r0, 8012438 <vTaskPlaceOnEventList+0x18>
 8012422:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012426:	b672      	cpsid	i
 8012428:	f383 8811 	msr	BASEPRI, r3
 801242c:	f3bf 8f6f 	isb	sy
 8012430:	f3bf 8f4f 	dsb	sy
 8012434:	b662      	cpsie	i
 8012436:	e7fe      	b.n	8012436 <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012438:	4b06      	ldr	r3, [pc, #24]	; (8012454 <vTaskPlaceOnEventList+0x34>)
{
 801243a:	b510      	push	{r4, lr}
 801243c:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801243e:	6819      	ldr	r1, [r3, #0]
 8012440:	3118      	adds	r1, #24
 8012442:	f7fe fe7d 	bl	8011140 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012446:	4620      	mov	r0, r4
 8012448:	2101      	movs	r1, #1
}
 801244a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801244e:	f7ff bca3 	b.w	8011d98 <prvAddCurrentTaskToDelayedList>
 8012452:	bf00      	nop
 8012454:	200016ac 	.word	0x200016ac

08012458 <vTaskPlaceOnEventListRestricted>:
	{
 8012458:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 801245a:	b180      	cbz	r0, 801247e <vTaskPlaceOnEventListRestricted+0x26>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801245c:	4b0d      	ldr	r3, [pc, #52]	; (8012494 <vTaskPlaceOnEventListRestricted+0x3c>)
 801245e:	460d      	mov	r5, r1
 8012460:	4614      	mov	r4, r2
 8012462:	6819      	ldr	r1, [r3, #0]
 8012464:	3118      	adds	r1, #24
 8012466:	f7fe fe5b 	bl	8011120 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 801246a:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801246c:	4621      	mov	r1, r4
 801246e:	bf0c      	ite	eq
 8012470:	4628      	moveq	r0, r5
 8012472:	f04f 30ff 	movne.w	r0, #4294967295
	}
 8012476:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801247a:	f7ff bc8d 	b.w	8011d98 <prvAddCurrentTaskToDelayedList>
 801247e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012482:	b672      	cpsid	i
 8012484:	f383 8811 	msr	BASEPRI, r3
 8012488:	f3bf 8f6f 	isb	sy
 801248c:	f3bf 8f4f 	dsb	sy
 8012490:	b662      	cpsie	i
 8012492:	e7fe      	b.n	8012492 <vTaskPlaceOnEventListRestricted+0x3a>
 8012494:	200016ac 	.word	0x200016ac

08012498 <xTaskRemoveFromEventList>:
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012498:	68c3      	ldr	r3, [r0, #12]
{
 801249a:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801249c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 801249e:	b34c      	cbz	r4, 80124f4 <xTaskRemoveFromEventList+0x5c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80124a0:	f104 0518 	add.w	r5, r4, #24
 80124a4:	4628      	mov	r0, r5
 80124a6:	f7fe fe65 	bl	8011174 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80124aa:	4b19      	ldr	r3, [pc, #100]	; (8012510 <xTaskRemoveFromEventList+0x78>)
 80124ac:	681b      	ldr	r3, [r3, #0]
 80124ae:	b9e3      	cbnz	r3, 80124ea <xTaskRemoveFromEventList+0x52>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80124b0:	1d26      	adds	r6, r4, #4
		prvAddTaskToReadyList( pxUnblockedTCB );
 80124b2:	4d18      	ldr	r5, [pc, #96]	; (8012514 <xTaskRemoveFromEventList+0x7c>)
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80124b4:	4630      	mov	r0, r6
 80124b6:	f7fe fe5d 	bl	8011174 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80124ba:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80124bc:	2301      	movs	r3, #1
 80124be:	4631      	mov	r1, r6
 80124c0:	682e      	ldr	r6, [r5, #0]
 80124c2:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 80124c6:	4093      	lsls	r3, r2
 80124c8:	4a13      	ldr	r2, [pc, #76]	; (8012518 <xTaskRemoveFromEventList+0x80>)
 80124ca:	4333      	orrs	r3, r6
 80124cc:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 80124d0:	602b      	str	r3, [r5, #0]
 80124d2:	f7fe fe25 	bl	8011120 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80124d6:	4b11      	ldr	r3, [pc, #68]	; (801251c <xTaskRemoveFromEventList+0x84>)
 80124d8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80124da:	681b      	ldr	r3, [r3, #0]
 80124dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80124de:	429a      	cmp	r2, r3
 80124e0:	d913      	bls.n	801250a <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
 80124e2:	4b0f      	ldr	r3, [pc, #60]	; (8012520 <xTaskRemoveFromEventList+0x88>)
 80124e4:	2001      	movs	r0, #1
 80124e6:	6018      	str	r0, [r3, #0]
}
 80124e8:	bd70      	pop	{r4, r5, r6, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80124ea:	4629      	mov	r1, r5
 80124ec:	480d      	ldr	r0, [pc, #52]	; (8012524 <xTaskRemoveFromEventList+0x8c>)
 80124ee:	f7fe fe17 	bl	8011120 <vListInsertEnd>
 80124f2:	e7f0      	b.n	80124d6 <xTaskRemoveFromEventList+0x3e>
 80124f4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80124f8:	b672      	cpsid	i
 80124fa:	f383 8811 	msr	BASEPRI, r3
 80124fe:	f3bf 8f6f 	isb	sy
 8012502:	f3bf 8f4f 	dsb	sy
 8012506:	b662      	cpsie	i
 8012508:	e7fe      	b.n	8012508 <xTaskRemoveFromEventList+0x70>
		xReturn = pdFALSE;
 801250a:	2000      	movs	r0, #0
}
 801250c:	bd70      	pop	{r4, r5, r6, pc}
 801250e:	bf00      	nop
 8012510:	20001750 	.word	0x20001750
 8012514:	20001758 	.word	0x20001758
 8012518:	200016b8 	.word	0x200016b8
 801251c:	200016ac 	.word	0x200016ac
 8012520:	200017d0 	.word	0x200017d0
 8012524:	2000178c 	.word	0x2000178c

08012528 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8012528:	4a03      	ldr	r2, [pc, #12]	; (8012538 <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 801252a:	4b04      	ldr	r3, [pc, #16]	; (801253c <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801252c:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801252e:	681b      	ldr	r3, [r3, #0]
 8012530:	e9c0 2300 	strd	r2, r3, [r0]
}
 8012534:	4770      	bx	lr
 8012536:	bf00      	nop
 8012538:	20001788 	.word	0x20001788
 801253c:	200017cc 	.word	0x200017cc

08012540 <xTaskCheckForTimeOut>:
{
 8012540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 8012542:	b350      	cbz	r0, 801259a <xTaskCheckForTimeOut+0x5a>
	configASSERT( pxTicksToWait );
 8012544:	b1f1      	cbz	r1, 8012584 <xTaskCheckForTimeOut+0x44>
 8012546:	460d      	mov	r5, r1
 8012548:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 801254a:	f000 fd2b 	bl	8012fa4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 801254e:	f8df c080 	ldr.w	ip, [pc, #128]	; 80125d0 <xTaskCheckForTimeOut+0x90>
			if( *pxTicksToWait == portMAX_DELAY )
 8012552:	682b      	ldr	r3, [r5, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012554:	6867      	ldr	r7, [r4, #4]
		const TickType_t xConstTickCount = xTickCount;
 8012556:	f8dc 6000 	ldr.w	r6, [ip]
			if( *pxTicksToWait == portMAX_DELAY )
 801255a:	1c5a      	adds	r2, r3, #1
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801255c:	eba6 0007 	sub.w	r0, r6, r7
			if( *pxTicksToWait == portMAX_DELAY )
 8012560:	d026      	beq.n	80125b0 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8012562:	491a      	ldr	r1, [pc, #104]	; (80125cc <xTaskCheckForTimeOut+0x8c>)
 8012564:	6822      	ldr	r2, [r4, #0]
 8012566:	f8d1 e000 	ldr.w	lr, [r1]
 801256a:	4572      	cmp	r2, lr
 801256c:	d001      	beq.n	8012572 <xTaskCheckForTimeOut+0x32>
 801256e:	42b7      	cmp	r7, r6
 8012570:	d929      	bls.n	80125c6 <xTaskCheckForTimeOut+0x86>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012572:	4283      	cmp	r3, r0
 8012574:	d81e      	bhi.n	80125b4 <xTaskCheckForTimeOut+0x74>
			*pxTicksToWait = 0;
 8012576:	2300      	movs	r3, #0
			xReturn = pdTRUE;
 8012578:	2601      	movs	r6, #1
			*pxTicksToWait = 0;
 801257a:	602b      	str	r3, [r5, #0]
	taskEXIT_CRITICAL();
 801257c:	f000 fd38 	bl	8012ff0 <vPortExitCritical>
}
 8012580:	4630      	mov	r0, r6
 8012582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012584:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012588:	b672      	cpsid	i
 801258a:	f383 8811 	msr	BASEPRI, r3
 801258e:	f3bf 8f6f 	isb	sy
 8012592:	f3bf 8f4f 	dsb	sy
 8012596:	b662      	cpsie	i
 8012598:	e7fe      	b.n	8012598 <xTaskCheckForTimeOut+0x58>
 801259a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801259e:	b672      	cpsid	i
 80125a0:	f383 8811 	msr	BASEPRI, r3
 80125a4:	f3bf 8f6f 	isb	sy
 80125a8:	f3bf 8f4f 	dsb	sy
 80125ac:	b662      	cpsie	i
 80125ae:	e7fe      	b.n	80125ae <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
 80125b0:	2600      	movs	r6, #0
 80125b2:	e7e3      	b.n	801257c <xTaskCheckForTimeOut+0x3c>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80125b4:	6809      	ldr	r1, [r1, #0]
			*pxTicksToWait -= xElapsedTime;
 80125b6:	1a1b      	subs	r3, r3, r0
	pxTimeOut->xTimeOnEntering = xTickCount;
 80125b8:	f8dc 2000 	ldr.w	r2, [ip]
			xReturn = pdFALSE;
 80125bc:	2600      	movs	r6, #0
			*pxTicksToWait -= xElapsedTime;
 80125be:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80125c0:	e9c4 1200 	strd	r1, r2, [r4]
 80125c4:	e7da      	b.n	801257c <xTaskCheckForTimeOut+0x3c>
			xReturn = pdTRUE;
 80125c6:	2601      	movs	r6, #1
 80125c8:	e7d8      	b.n	801257c <xTaskCheckForTimeOut+0x3c>
 80125ca:	bf00      	nop
 80125cc:	20001788 	.word	0x20001788
 80125d0:	200017cc 	.word	0x200017cc

080125d4 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 80125d4:	4b01      	ldr	r3, [pc, #4]	; (80125dc <vTaskMissedYield+0x8>)
 80125d6:	2201      	movs	r2, #1
 80125d8:	601a      	str	r2, [r3, #0]
}
 80125da:	4770      	bx	lr
 80125dc:	200017d0 	.word	0x200017d0

080125e0 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 80125e0:	4b01      	ldr	r3, [pc, #4]	; (80125e8 <xTaskGetCurrentTaskHandle+0x8>)
 80125e2:	6818      	ldr	r0, [r3, #0]
	}
 80125e4:	4770      	bx	lr
 80125e6:	bf00      	nop
 80125e8:	200016ac 	.word	0x200016ac

080125ec <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80125ec:	4b05      	ldr	r3, [pc, #20]	; (8012604 <xTaskGetSchedulerState+0x18>)
 80125ee:	681b      	ldr	r3, [r3, #0]
 80125f0:	b133      	cbz	r3, 8012600 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80125f2:	4b05      	ldr	r3, [pc, #20]	; (8012608 <xTaskGetSchedulerState+0x1c>)
 80125f4:	681b      	ldr	r3, [r3, #0]
 80125f6:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 80125f8:	bf0c      	ite	eq
 80125fa:	2002      	moveq	r0, #2
 80125fc:	2000      	movne	r0, #0
 80125fe:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8012600:	2001      	movs	r0, #1
	}
 8012602:	4770      	bx	lr
 8012604:	200017a0 	.word	0x200017a0
 8012608:	20001750 	.word	0x20001750

0801260c <xTaskPriorityInherit>:
	{
 801260c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxMutexHolder != NULL )
 8012610:	4607      	mov	r7, r0
 8012612:	b1c8      	cbz	r0, 8012648 <xTaskPriorityInherit+0x3c>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8012614:	4c26      	ldr	r4, [pc, #152]	; (80126b0 <xTaskPriorityInherit+0xa4>)
 8012616:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8012618:	6821      	ldr	r1, [r4, #0]
 801261a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 801261c:	428a      	cmp	r2, r1
 801261e:	d215      	bcs.n	801264c <xTaskPriorityInherit+0x40>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012620:	6981      	ldr	r1, [r0, #24]
 8012622:	2900      	cmp	r1, #0
 8012624:	db04      	blt.n	8012630 <xTaskPriorityInherit+0x24>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012626:	6821      	ldr	r1, [r4, #0]
 8012628:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 801262a:	f1c1 0107 	rsb	r1, r1, #7
 801262e:	6181      	str	r1, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8012630:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8012634:	4d1f      	ldr	r5, [pc, #124]	; (80126b4 <xTaskPriorityInherit+0xa8>)
 8012636:	6979      	ldr	r1, [r7, #20]
 8012638:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 801263c:	4291      	cmp	r1, r2
 801263e:	d00e      	beq.n	801265e <xTaskPriorityInherit+0x52>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012640:	6822      	ldr	r2, [r4, #0]
				xReturn = pdTRUE;
 8012642:	2001      	movs	r0, #1
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012644:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8012646:	62fa      	str	r2, [r7, #44]	; 0x2c
	}
 8012648:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801264c:	6822      	ldr	r2, [r4, #0]
 801264e:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8012650:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8012652:	4298      	cmp	r0, r3
 8012654:	bf2c      	ite	cs
 8012656:	2000      	movcs	r0, #0
 8012658:	2001      	movcc	r0, #1
	}
 801265a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801265e:	f107 0804 	add.w	r8, r7, #4
 8012662:	4640      	mov	r0, r8
 8012664:	f7fe fd86 	bl	8011174 <uxListRemove>
 8012668:	b9f8      	cbnz	r0, 80126aa <xTaskPriorityInherit+0x9e>
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 801266a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801266c:	4e12      	ldr	r6, [pc, #72]	; (80126b8 <xTaskPriorityInherit+0xac>)
 801266e:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 8012672:	009b      	lsls	r3, r3, #2
 8012674:	58eb      	ldr	r3, [r5, r3]
 8012676:	b933      	cbnz	r3, 8012686 <xTaskPriorityInherit+0x7a>
 8012678:	2101      	movs	r1, #1
 801267a:	6833      	ldr	r3, [r6, #0]
 801267c:	fa01 f202 	lsl.w	r2, r1, r2
 8012680:	ea23 0202 	bic.w	r2, r3, r2
 8012684:	6032      	str	r2, [r6, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012686:	6822      	ldr	r2, [r4, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8012688:	2401      	movs	r4, #1
 801268a:	6833      	ldr	r3, [r6, #0]
 801268c:	4641      	mov	r1, r8
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801268e:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8012690:	fa04 f200 	lsl.w	r2, r4, r0
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012694:	62f8      	str	r0, [r7, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8012696:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 801269a:	4313      	orrs	r3, r2
 801269c:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 80126a0:	6033      	str	r3, [r6, #0]
 80126a2:	f7fe fd3d 	bl	8011120 <vListInsertEnd>
				xReturn = pdTRUE;
 80126a6:	4620      	mov	r0, r4
 80126a8:	e7ce      	b.n	8012648 <xTaskPriorityInherit+0x3c>
 80126aa:	4e03      	ldr	r6, [pc, #12]	; (80126b8 <xTaskPriorityInherit+0xac>)
 80126ac:	e7eb      	b.n	8012686 <xTaskPriorityInherit+0x7a>
 80126ae:	bf00      	nop
 80126b0:	200016ac 	.word	0x200016ac
 80126b4:	200016b8 	.word	0x200016b8
 80126b8:	20001758 	.word	0x20001758

080126bc <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 80126bc:	b178      	cbz	r0, 80126de <xTaskPriorityDisinherit+0x22>
	{
 80126be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 80126c0:	4b2a      	ldr	r3, [pc, #168]	; (801276c <xTaskPriorityDisinherit+0xb0>)
 80126c2:	681b      	ldr	r3, [r3, #0]
 80126c4:	4283      	cmp	r3, r0
 80126c6:	d00c      	beq.n	80126e2 <xTaskPriorityDisinherit+0x26>
 80126c8:	f04f 0330 	mov.w	r3, #48	; 0x30
 80126cc:	b672      	cpsid	i
 80126ce:	f383 8811 	msr	BASEPRI, r3
 80126d2:	f3bf 8f6f 	isb	sy
 80126d6:	f3bf 8f4f 	dsb	sy
 80126da:	b662      	cpsie	i
 80126dc:	e7fe      	b.n	80126dc <xTaskPriorityDisinherit+0x20>
	BaseType_t xReturn = pdFALSE;
 80126de:	2000      	movs	r0, #0
	}
 80126e0:	4770      	bx	lr
			configASSERT( pxTCB->uxMutexesHeld );
 80126e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80126e4:	b953      	cbnz	r3, 80126fc <xTaskPriorityDisinherit+0x40>
 80126e6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80126ea:	b672      	cpsid	i
 80126ec:	f383 8811 	msr	BASEPRI, r3
 80126f0:	f3bf 8f6f 	isb	sy
 80126f4:	f3bf 8f4f 	dsb	sy
 80126f8:	b662      	cpsie	i
 80126fa:	e7fe      	b.n	80126fa <xTaskPriorityDisinherit+0x3e>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80126fc:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
			( pxTCB->uxMutexesHeld )--;
 80126fe:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8012700:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8012702:	6483      	str	r3, [r0, #72]	; 0x48
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8012704:	4291      	cmp	r1, r2
 8012706:	d000      	beq.n	801270a <xTaskPriorityDisinherit+0x4e>
 8012708:	b10b      	cbz	r3, 801270e <xTaskPriorityDisinherit+0x52>
	BaseType_t xReturn = pdFALSE;
 801270a:	2000      	movs	r0, #0
	}
 801270c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801270e:	1d07      	adds	r7, r0, #4
 8012710:	4604      	mov	r4, r0
 8012712:	4638      	mov	r0, r7
 8012714:	f7fe fd2e 	bl	8011174 <uxListRemove>
 8012718:	b1b8      	cbz	r0, 801274a <xTaskPriorityDisinherit+0x8e>
 801271a:	4815      	ldr	r0, [pc, #84]	; (8012770 <xTaskPriorityDisinherit+0xb4>)
 801271c:	4a15      	ldr	r2, [pc, #84]	; (8012774 <xTaskPriorityDisinherit+0xb8>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801271e:	6c63      	ldr	r3, [r4, #68]	; 0x44
					prvAddTaskToReadyList( pxTCB );
 8012720:	2501      	movs	r5, #1
 8012722:	f04f 0c14 	mov.w	ip, #20
 8012726:	f8d2 e000 	ldr.w	lr, [r2]
 801272a:	fa05 f603 	lsl.w	r6, r5, r3
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801272e:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8012730:	fb0c 0003 	mla	r0, ip, r3, r0
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012734:	f1c3 0307 	rsb	r3, r3, #7
					prvAddTaskToReadyList( pxTCB );
 8012738:	ea46 060e 	orr.w	r6, r6, lr
 801273c:	4639      	mov	r1, r7
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801273e:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8012740:	6016      	str	r6, [r2, #0]
 8012742:	f7fe fced 	bl	8011120 <vListInsertEnd>
					xReturn = pdTRUE;
 8012746:	4628      	mov	r0, r5
	}
 8012748:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801274a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 801274c:	2314      	movs	r3, #20
 801274e:	4808      	ldr	r0, [pc, #32]	; (8012770 <xTaskPriorityDisinherit+0xb4>)
 8012750:	fb03 f301 	mul.w	r3, r3, r1
 8012754:	4a07      	ldr	r2, [pc, #28]	; (8012774 <xTaskPriorityDisinherit+0xb8>)
 8012756:	58c3      	ldr	r3, [r0, r3]
 8012758:	2b00      	cmp	r3, #0
 801275a:	d1e0      	bne.n	801271e <xTaskPriorityDisinherit+0x62>
 801275c:	2501      	movs	r5, #1
 801275e:	6813      	ldr	r3, [r2, #0]
 8012760:	408d      	lsls	r5, r1
 8012762:	ea23 0305 	bic.w	r3, r3, r5
 8012766:	6013      	str	r3, [r2, #0]
 8012768:	e7d9      	b.n	801271e <xTaskPriorityDisinherit+0x62>
 801276a:	bf00      	nop
 801276c:	200016ac 	.word	0x200016ac
 8012770:	200016b8 	.word	0x200016b8
 8012774:	20001758 	.word	0x20001758

08012778 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 8012778:	b1b8      	cbz	r0, 80127aa <vTaskPriorityDisinheritAfterTimeout+0x32>
	{
 801277a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			configASSERT( pxTCB->uxMutexesHeld );
 801277c:	6c84      	ldr	r4, [r0, #72]	; 0x48
 801277e:	b954      	cbnz	r4, 8012796 <vTaskPriorityDisinheritAfterTimeout+0x1e>
 8012780:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012784:	b672      	cpsid	i
 8012786:	f383 8811 	msr	BASEPRI, r3
 801278a:	f3bf 8f6f 	isb	sy
 801278e:	f3bf 8f4f 	dsb	sy
 8012792:	b662      	cpsie	i
 8012794:	e7fe      	b.n	8012794 <vTaskPriorityDisinheritAfterTimeout+0x1c>
 8012796:	6c43      	ldr	r3, [r0, #68]	; 0x44
			if( pxTCB->uxPriority != uxPriorityToUse )
 8012798:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 801279a:	428b      	cmp	r3, r1
 801279c:	bf38      	it	cc
 801279e:	460b      	movcc	r3, r1
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80127a0:	429a      	cmp	r2, r3
 80127a2:	d001      	beq.n	80127a8 <vTaskPriorityDisinheritAfterTimeout+0x30>
 80127a4:	2c01      	cmp	r4, #1
 80127a6:	d001      	beq.n	80127ac <vTaskPriorityDisinheritAfterTimeout+0x34>
	}
 80127a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80127aa:	4770      	bx	lr
					configASSERT( pxTCB != pxCurrentTCB );
 80127ac:	4920      	ldr	r1, [pc, #128]	; (8012830 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
 80127ae:	6809      	ldr	r1, [r1, #0]
 80127b0:	4281      	cmp	r1, r0
 80127b2:	d022      	beq.n	80127fa <vTaskPriorityDisinheritAfterTimeout+0x82>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80127b4:	6981      	ldr	r1, [r0, #24]
					pxTCB->uxPriority = uxPriorityToUse;
 80127b6:	62c3      	str	r3, [r0, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80127b8:	2900      	cmp	r1, #0
 80127ba:	db02      	blt.n	80127c2 <vTaskPriorityDisinheritAfterTimeout+0x4a>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80127bc:	f1c3 0307 	rsb	r3, r3, #7
 80127c0:	6183      	str	r3, [r0, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80127c2:	4e1c      	ldr	r6, [pc, #112]	; (8012834 <vTaskPriorityDisinheritAfterTimeout+0xbc>)
 80127c4:	2514      	movs	r5, #20
 80127c6:	6943      	ldr	r3, [r0, #20]
 80127c8:	fb05 6202 	mla	r2, r5, r2, r6
 80127cc:	4293      	cmp	r3, r2
 80127ce:	d1eb      	bne.n	80127a8 <vTaskPriorityDisinheritAfterTimeout+0x30>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80127d0:	1d07      	adds	r7, r0, #4
 80127d2:	4604      	mov	r4, r0
 80127d4:	4638      	mov	r0, r7
 80127d6:	f7fe fccd 	bl	8011174 <uxListRemove>
 80127da:	b1c8      	cbz	r0, 8012810 <vTaskPriorityDisinheritAfterTimeout+0x98>
 80127dc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80127de:	4b16      	ldr	r3, [pc, #88]	; (8012838 <vTaskPriorityDisinheritAfterTimeout+0xc0>)
						prvAddTaskToReadyList( pxTCB );
 80127e0:	2201      	movs	r2, #1
 80127e2:	681c      	ldr	r4, [r3, #0]
 80127e4:	2514      	movs	r5, #20
 80127e6:	4639      	mov	r1, r7
 80127e8:	4082      	lsls	r2, r0
 80127ea:	fb05 6000 	mla	r0, r5, r0, r6
 80127ee:	4322      	orrs	r2, r4
 80127f0:	601a      	str	r2, [r3, #0]
	}
 80127f2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
						prvAddTaskToReadyList( pxTCB );
 80127f6:	f7fe bc93 	b.w	8011120 <vListInsertEnd>
 80127fa:	f04f 0330 	mov.w	r3, #48	; 0x30
 80127fe:	b672      	cpsid	i
 8012800:	f383 8811 	msr	BASEPRI, r3
 8012804:	f3bf 8f6f 	isb	sy
 8012808:	f3bf 8f4f 	dsb	sy
 801280c:	b662      	cpsie	i
 801280e:	e7fe      	b.n	801280e <vTaskPriorityDisinheritAfterTimeout+0x96>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8012810:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8012812:	2201      	movs	r2, #1
 8012814:	fb05 f500 	mul.w	r5, r5, r0
 8012818:	fa02 f400 	lsl.w	r4, r2, r0
 801281c:	5973      	ldr	r3, [r6, r5]
 801281e:	b10b      	cbz	r3, 8012824 <vTaskPriorityDisinheritAfterTimeout+0xac>
 8012820:	4b05      	ldr	r3, [pc, #20]	; (8012838 <vTaskPriorityDisinheritAfterTimeout+0xc0>)
 8012822:	e7dd      	b.n	80127e0 <vTaskPriorityDisinheritAfterTimeout+0x68>
 8012824:	4b04      	ldr	r3, [pc, #16]	; (8012838 <vTaskPriorityDisinheritAfterTimeout+0xc0>)
 8012826:	681a      	ldr	r2, [r3, #0]
 8012828:	ea22 0204 	bic.w	r2, r2, r4
 801282c:	601a      	str	r2, [r3, #0]
 801282e:	e7d7      	b.n	80127e0 <vTaskPriorityDisinheritAfterTimeout+0x68>
 8012830:	200016ac 	.word	0x200016ac
 8012834:	200016b8 	.word	0x200016b8
 8012838:	20001758 	.word	0x20001758

0801283c <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 801283c:	4b04      	ldr	r3, [pc, #16]	; (8012850 <pvTaskIncrementMutexHeldCount+0x14>)
 801283e:	681a      	ldr	r2, [r3, #0]
 8012840:	b11a      	cbz	r2, 801284a <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8012842:	6819      	ldr	r1, [r3, #0]
 8012844:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 8012846:	3201      	adds	r2, #1
 8012848:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 801284a:	6818      	ldr	r0, [r3, #0]
	}
 801284c:	4770      	bx	lr
 801284e:	bf00      	nop
 8012850:	200016ac 	.word	0x200016ac

08012854 <ulTaskNotifyTake>:
	{
 8012854:	b570      	push	{r4, r5, r6, lr}
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8012856:	4c17      	ldr	r4, [pc, #92]	; (80128b4 <ulTaskNotifyTake+0x60>)
	{
 8012858:	4606      	mov	r6, r0
 801285a:	460d      	mov	r5, r1
		taskENTER_CRITICAL();
 801285c:	f000 fba2 	bl	8012fa4 <vPortEnterCritical>
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8012860:	6823      	ldr	r3, [r4, #0]
 8012862:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012864:	b923      	cbnz	r3, 8012870 <ulTaskNotifyTake+0x1c>
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8012866:	6823      	ldr	r3, [r4, #0]
 8012868:	2101      	movs	r1, #1
 801286a:	f883 1050 	strb.w	r1, [r3, #80]	; 0x50
				if( xTicksToWait > ( TickType_t ) 0 )
 801286e:	b9ad      	cbnz	r5, 801289c <ulTaskNotifyTake+0x48>
		taskEXIT_CRITICAL();
 8012870:	f000 fbbe 	bl	8012ff0 <vPortExitCritical>
		taskENTER_CRITICAL();
 8012874:	f000 fb96 	bl	8012fa4 <vPortEnterCritical>
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8012878:	6823      	ldr	r3, [r4, #0]
 801287a:	6cdd      	ldr	r5, [r3, #76]	; 0x4c
			if( ulReturn != 0UL )
 801287c:	b11d      	cbz	r5, 8012886 <ulTaskNotifyTake+0x32>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 801287e:	6823      	ldr	r3, [r4, #0]
				if( xClearCountOnExit != pdFALSE )
 8012880:	b94e      	cbnz	r6, 8012896 <ulTaskNotifyTake+0x42>
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8012882:	1e6a      	subs	r2, r5, #1
 8012884:	64da      	str	r2, [r3, #76]	; 0x4c
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012886:	6823      	ldr	r3, [r4, #0]
 8012888:	2200      	movs	r2, #0
 801288a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		taskEXIT_CRITICAL();
 801288e:	f000 fbaf 	bl	8012ff0 <vPortExitCritical>
	}
 8012892:	4628      	mov	r0, r5
 8012894:	bd70      	pop	{r4, r5, r6, pc}
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8012896:	2200      	movs	r2, #0
 8012898:	64da      	str	r2, [r3, #76]	; 0x4c
 801289a:	e7f4      	b.n	8012886 <ulTaskNotifyTake+0x32>
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801289c:	4628      	mov	r0, r5
 801289e:	f7ff fa7b 	bl	8011d98 <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 80128a2:	4b05      	ldr	r3, [pc, #20]	; (80128b8 <ulTaskNotifyTake+0x64>)
 80128a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80128a8:	601a      	str	r2, [r3, #0]
 80128aa:	f3bf 8f4f 	dsb	sy
 80128ae:	f3bf 8f6f 	isb	sy
 80128b2:	e7dd      	b.n	8012870 <ulTaskNotifyTake+0x1c>
 80128b4:	200016ac 	.word	0x200016ac
 80128b8:	e000ed04 	.word	0xe000ed04

080128bc <vTaskNotifyGiveFromISR>:
		configASSERT( xTaskToNotify );
 80128bc:	b308      	cbz	r0, 8012902 <vTaskNotifyGiveFromISR+0x46>
	{
 80128be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128c2:	4604      	mov	r4, r0
 80128c4:	460e      	mov	r6, r1
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80128c6:	f000 fc7b 	bl	80131c0 <vPortValidateInterruptPriority>
	__asm volatile
 80128ca:	f3ef 8711 	mrs	r7, BASEPRI
 80128ce:	f04f 0330 	mov.w	r3, #48	; 0x30
 80128d2:	b672      	cpsid	i
 80128d4:	f383 8811 	msr	BASEPRI, r3
 80128d8:	f3bf 8f6f 	isb	sy
 80128dc:	f3bf 8f4f 	dsb	sy
 80128e0:	b662      	cpsie	i
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80128e2:	2302      	movs	r3, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80128e4:	f894 5050 	ldrb.w	r5, [r4, #80]	; 0x50
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80128e8:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80128ec:	b2ed      	uxtb	r5, r5
			( pxTCB->ulNotifiedValue )++;
 80128ee:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80128f0:	2d01      	cmp	r5, #1
			( pxTCB->ulNotifiedValue )++;
 80128f2:	f103 0301 	add.w	r3, r3, #1
 80128f6:	64e3      	str	r3, [r4, #76]	; 0x4c
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80128f8:	d00e      	beq.n	8012918 <vTaskNotifyGiveFromISR+0x5c>
	__asm volatile
 80128fa:	f387 8811 	msr	BASEPRI, r7
	}
 80128fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
 8012902:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012906:	b672      	cpsid	i
 8012908:	f383 8811 	msr	BASEPRI, r3
 801290c:	f3bf 8f6f 	isb	sy
 8012910:	f3bf 8f4f 	dsb	sy
 8012914:	b662      	cpsie	i
 8012916:	e7fe      	b.n	8012916 <vTaskNotifyGiveFromISR+0x5a>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8012918:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801291a:	b153      	cbz	r3, 8012932 <vTaskNotifyGiveFromISR+0x76>
 801291c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012920:	b672      	cpsid	i
 8012922:	f383 8811 	msr	BASEPRI, r3
 8012926:	f3bf 8f6f 	isb	sy
 801292a:	f3bf 8f4f 	dsb	sy
 801292e:	b662      	cpsie	i
 8012930:	e7fe      	b.n	8012930 <vTaskNotifyGiveFromISR+0x74>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012932:	4b16      	ldr	r3, [pc, #88]	; (801298c <vTaskNotifyGiveFromISR+0xd0>)
 8012934:	681b      	ldr	r3, [r3, #0]
 8012936:	bb13      	cbnz	r3, 801297e <vTaskNotifyGiveFromISR+0xc2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012938:	f104 0804 	add.w	r8, r4, #4
 801293c:	4640      	mov	r0, r8
 801293e:	f7fe fc19 	bl	8011174 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012942:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8012944:	4a12      	ldr	r2, [pc, #72]	; (8012990 <vTaskNotifyGiveFromISR+0xd4>)
 8012946:	f04f 0c14 	mov.w	ip, #20
 801294a:	fa05 f300 	lsl.w	r3, r5, r0
 801294e:	4d11      	ldr	r5, [pc, #68]	; (8012994 <vTaskNotifyGiveFromISR+0xd8>)
 8012950:	f8d2 e000 	ldr.w	lr, [r2]
 8012954:	4641      	mov	r1, r8
 8012956:	fb0c 5000 	mla	r0, ip, r0, r5
 801295a:	ea43 030e 	orr.w	r3, r3, lr
 801295e:	6013      	str	r3, [r2, #0]
 8012960:	f7fe fbde 	bl	8011120 <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012964:	4b0c      	ldr	r3, [pc, #48]	; (8012998 <vTaskNotifyGiveFromISR+0xdc>)
 8012966:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8012968:	681b      	ldr	r3, [r3, #0]
 801296a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801296c:	429a      	cmp	r2, r3
 801296e:	d9c4      	bls.n	80128fa <vTaskNotifyGiveFromISR+0x3e>
					if( pxHigherPriorityTaskWoken != NULL )
 8012970:	b10e      	cbz	r6, 8012976 <vTaskNotifyGiveFromISR+0xba>
						*pxHigherPriorityTaskWoken = pdTRUE;
 8012972:	2301      	movs	r3, #1
 8012974:	6033      	str	r3, [r6, #0]
					xYieldPending = pdTRUE;
 8012976:	4b09      	ldr	r3, [pc, #36]	; (801299c <vTaskNotifyGiveFromISR+0xe0>)
 8012978:	2201      	movs	r2, #1
 801297a:	601a      	str	r2, [r3, #0]
 801297c:	e7bd      	b.n	80128fa <vTaskNotifyGiveFromISR+0x3e>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 801297e:	f104 0118 	add.w	r1, r4, #24
 8012982:	4807      	ldr	r0, [pc, #28]	; (80129a0 <vTaskNotifyGiveFromISR+0xe4>)
 8012984:	f7fe fbcc 	bl	8011120 <vListInsertEnd>
 8012988:	e7ec      	b.n	8012964 <vTaskNotifyGiveFromISR+0xa8>
 801298a:	bf00      	nop
 801298c:	20001750 	.word	0x20001750
 8012990:	20001758 	.word	0x20001758
 8012994:	200016b8 	.word	0x200016b8
 8012998:	200016ac 	.word	0x200016ac
 801299c:	200017d0 	.word	0x200017d0
 80129a0:	2000178c 	.word	0x2000178c

080129a4 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80129a4:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 80129a6:	4c14      	ldr	r4, [pc, #80]	; (80129f8 <prvCheckForValidListAndQueue+0x54>)
{
 80129a8:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 80129aa:	f000 fafb 	bl	8012fa4 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 80129ae:	6825      	ldr	r5, [r4, #0]
 80129b0:	b125      	cbz	r5, 80129bc <prvCheckForValidListAndQueue+0x18>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 80129b2:	b003      	add	sp, #12
 80129b4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 80129b8:	f000 bb1a 	b.w	8012ff0 <vPortExitCritical>
			vListInitialise( &xActiveTimerList1 );
 80129bc:	4f0f      	ldr	r7, [pc, #60]	; (80129fc <prvCheckForValidListAndQueue+0x58>)
			vListInitialise( &xActiveTimerList2 );
 80129be:	4e10      	ldr	r6, [pc, #64]	; (8012a00 <prvCheckForValidListAndQueue+0x5c>)
			vListInitialise( &xActiveTimerList1 );
 80129c0:	4638      	mov	r0, r7
 80129c2:	f7fe fb9d 	bl	8011100 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80129c6:	4630      	mov	r0, r6
 80129c8:	f7fe fb9a 	bl	8011100 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80129cc:	4b0d      	ldr	r3, [pc, #52]	; (8012a04 <prvCheckForValidListAndQueue+0x60>)
			pxOverflowTimerList = &xActiveTimerList2;
 80129ce:	4a0e      	ldr	r2, [pc, #56]	; (8012a08 <prvCheckForValidListAndQueue+0x64>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80129d0:	2110      	movs	r1, #16
 80129d2:	9500      	str	r5, [sp, #0]
 80129d4:	200a      	movs	r0, #10
			pxCurrentTimerList = &xActiveTimerList1;
 80129d6:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80129d8:	6016      	str	r6, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80129da:	4b0c      	ldr	r3, [pc, #48]	; (8012a0c <prvCheckForValidListAndQueue+0x68>)
 80129dc:	4a0c      	ldr	r2, [pc, #48]	; (8012a10 <prvCheckForValidListAndQueue+0x6c>)
 80129de:	f7fe fcb9 	bl	8011354 <xQueueGenericCreateStatic>
 80129e2:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 80129e4:	2800      	cmp	r0, #0
 80129e6:	d0e4      	beq.n	80129b2 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80129e8:	490a      	ldr	r1, [pc, #40]	; (8012a14 <prvCheckForValidListAndQueue+0x70>)
 80129ea:	f7ff f8f1 	bl	8011bd0 <vQueueAddToRegistry>
}
 80129ee:	b003      	add	sp, #12
 80129f0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 80129f4:	f000 bafc 	b.w	8012ff0 <vPortExitCritical>
 80129f8:	200018f0 	.word	0x200018f0
 80129fc:	2000187c 	.word	0x2000187c
 8012a00:	20001890 	.word	0x20001890
 8012a04:	200017d4 	.word	0x200017d4
 8012a08:	200017d8 	.word	0x200017d8
 8012a0c:	200018a8 	.word	0x200018a8
 8012a10:	200017dc 	.word	0x200017dc
 8012a14:	08026838 	.word	0x08026838

08012a18 <prvInsertTimerInActiveList>:
	if( xNextExpiryTime <= xTimeNow )
 8012a18:	4291      	cmp	r1, r2
{
 8012a1a:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012a1c:	6100      	str	r0, [r0, #16]
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8012a1e:	6041      	str	r1, [r0, #4]
	if( xNextExpiryTime <= xTimeNow )
 8012a20:	d805      	bhi.n	8012a2e <prvInsertTimerInActiveList+0x16>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012a22:	1ad2      	subs	r2, r2, r3
 8012a24:	6983      	ldr	r3, [r0, #24]
 8012a26:	429a      	cmp	r2, r3
 8012a28:	d30c      	bcc.n	8012a44 <prvInsertTimerInActiveList+0x2c>
			xProcessTimerNow = pdTRUE;
 8012a2a:	2001      	movs	r0, #1
}
 8012a2c:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8012a2e:	429a      	cmp	r2, r3
 8012a30:	d201      	bcs.n	8012a36 <prvInsertTimerInActiveList+0x1e>
 8012a32:	4299      	cmp	r1, r3
 8012a34:	d2f9      	bcs.n	8012a2a <prvInsertTimerInActiveList+0x12>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012a36:	4b07      	ldr	r3, [pc, #28]	; (8012a54 <prvInsertTimerInActiveList+0x3c>)
 8012a38:	1d01      	adds	r1, r0, #4
 8012a3a:	6818      	ldr	r0, [r3, #0]
 8012a3c:	f7fe fb80 	bl	8011140 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8012a40:	2000      	movs	r0, #0
}
 8012a42:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8012a44:	4b04      	ldr	r3, [pc, #16]	; (8012a58 <prvInsertTimerInActiveList+0x40>)
 8012a46:	1d01      	adds	r1, r0, #4
 8012a48:	6818      	ldr	r0, [r3, #0]
 8012a4a:	f7fe fb79 	bl	8011140 <vListInsert>
 8012a4e:	2000      	movs	r0, #0
}
 8012a50:	bd08      	pop	{r3, pc}
 8012a52:	bf00      	nop
 8012a54:	200017d4 	.word	0x200017d4
 8012a58:	200017d8 	.word	0x200017d8

08012a5c <xTimerCreateTimerTask>:
{
 8012a5c:	b530      	push	{r4, r5, lr}
 8012a5e:	b089      	sub	sp, #36	; 0x24
	prvCheckForValidListAndQueue();
 8012a60:	f7ff ffa0 	bl	80129a4 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8012a64:	4b13      	ldr	r3, [pc, #76]	; (8012ab4 <xTimerCreateTimerTask+0x58>)
 8012a66:	681b      	ldr	r3, [r3, #0]
 8012a68:	b1cb      	cbz	r3, 8012a9e <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8012a6a:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8012a6c:	aa07      	add	r2, sp, #28
 8012a6e:	a906      	add	r1, sp, #24
 8012a70:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8012a72:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8012a76:	f7ee f8af 	bl	8000bd8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8012a7a:	9806      	ldr	r0, [sp, #24]
 8012a7c:	2102      	movs	r1, #2
 8012a7e:	9d05      	ldr	r5, [sp, #20]
 8012a80:	4623      	mov	r3, r4
 8012a82:	9a07      	ldr	r2, [sp, #28]
 8012a84:	9100      	str	r1, [sp, #0]
 8012a86:	490c      	ldr	r1, [pc, #48]	; (8012ab8 <xTimerCreateTimerTask+0x5c>)
 8012a88:	e9cd 0501 	strd	r0, r5, [sp, #4]
 8012a8c:	480b      	ldr	r0, [pc, #44]	; (8012abc <xTimerCreateTimerTask+0x60>)
 8012a8e:	f7ff fa57 	bl	8011f40 <xTaskCreateStatic>
 8012a92:	4b0b      	ldr	r3, [pc, #44]	; (8012ac0 <xTimerCreateTimerTask+0x64>)
 8012a94:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8012a96:	b110      	cbz	r0, 8012a9e <xTimerCreateTimerTask+0x42>
}
 8012a98:	2001      	movs	r0, #1
 8012a9a:	b009      	add	sp, #36	; 0x24
 8012a9c:	bd30      	pop	{r4, r5, pc}
 8012a9e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012aa2:	b672      	cpsid	i
 8012aa4:	f383 8811 	msr	BASEPRI, r3
 8012aa8:	f3bf 8f6f 	isb	sy
 8012aac:	f3bf 8f4f 	dsb	sy
 8012ab0:	b662      	cpsie	i
 8012ab2:	e7fe      	b.n	8012ab2 <xTimerCreateTimerTask+0x56>
 8012ab4:	200018f0 	.word	0x200018f0
 8012ab8:	08026840 	.word	0x08026840
 8012abc:	08012ca9 	.word	0x08012ca9
 8012ac0:	200018f4 	.word	0x200018f4

08012ac4 <xTimerCreate>:
	{
 8012ac4:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
 8012ac8:	4681      	mov	r9, r0
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8012aca:	2028      	movs	r0, #40	; 0x28
	{
 8012acc:	460d      	mov	r5, r1
 8012ace:	4616      	mov	r6, r2
 8012ad0:	461f      	mov	r7, r3
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8012ad2:	f000 fbcf 	bl	8013274 <pvPortMalloc>
		if( pxNewTimer != NULL )
 8012ad6:	4604      	mov	r4, r0
 8012ad8:	b300      	cbz	r0, 8012b1c <xTimerCreate+0x58>
			pxNewTimer->ucStatus = 0x00;
 8012ada:	2300      	movs	r3, #0
 8012adc:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8012ae0:	b955      	cbnz	r5, 8012af8 <xTimerCreate+0x34>
 8012ae2:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012ae6:	b672      	cpsid	i
 8012ae8:	f383 8811 	msr	BASEPRI, r3
 8012aec:	f3bf 8f6f 	isb	sy
 8012af0:	f3bf 8f4f 	dsb	sy
 8012af4:	b662      	cpsie	i
 8012af6:	e7fe      	b.n	8012af6 <xTimerCreate+0x32>
		prvCheckForValidListAndQueue();
 8012af8:	f7ff ff54 	bl	80129a4 <prvCheckForValidListAndQueue>
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8012afc:	9b06      	ldr	r3, [sp, #24]
		pxNewTimer->pcTimerName = pcTimerName;
 8012afe:	f8c4 9000 	str.w	r9, [r4]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8012b02:	1d20      	adds	r0, r4, #4
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8012b04:	61a5      	str	r5, [r4, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8012b06:	61e7      	str	r7, [r4, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8012b08:	6223      	str	r3, [r4, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8012b0a:	f7fe fb05 	bl	8011118 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8012b0e:	b12e      	cbz	r6, 8012b1c <xTimerCreate+0x58>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8012b10:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8012b14:	f043 0304 	orr.w	r3, r3, #4
 8012b18:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
	}
 8012b1c:	4620      	mov	r0, r4
 8012b1e:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
 8012b22:	bf00      	nop

08012b24 <xTimerCreateStatic>:
	{
 8012b24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
			volatile size_t xSize = sizeof( StaticTimer_t );
 8012b28:	2428      	movs	r4, #40	; 0x28
	{
 8012b2a:	b083      	sub	sp, #12
			volatile size_t xSize = sizeof( StaticTimer_t );
 8012b2c:	9401      	str	r4, [sp, #4]
			configASSERT( xSize == sizeof( Timer_t ) );
 8012b2e:	9d01      	ldr	r5, [sp, #4]
 8012b30:	2d28      	cmp	r5, #40	; 0x28
	{
 8012b32:	e9dd 640a 	ldrd	r6, r4, [sp, #40]	; 0x28
			configASSERT( xSize == sizeof( Timer_t ) );
 8012b36:	d00a      	beq.n	8012b4e <xTimerCreateStatic+0x2a>
 8012b38:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012b3c:	b672      	cpsid	i
 8012b3e:	f383 8811 	msr	BASEPRI, r3
 8012b42:	f3bf 8f6f 	isb	sy
 8012b46:	f3bf 8f4f 	dsb	sy
 8012b4a:	b662      	cpsie	i
 8012b4c:	e7fe      	b.n	8012b4c <xTimerCreateStatic+0x28>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8012b4e:	9d01      	ldr	r5, [sp, #4]
		configASSERT( pxTimerBuffer );
 8012b50:	b954      	cbnz	r4, 8012b68 <xTimerCreateStatic+0x44>
 8012b52:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012b56:	b672      	cpsid	i
 8012b58:	f383 8811 	msr	BASEPRI, r3
 8012b5c:	f3bf 8f6f 	isb	sy
 8012b60:	f3bf 8f4f 	dsb	sy
 8012b64:	b662      	cpsie	i
 8012b66:	e7fe      	b.n	8012b66 <xTimerCreateStatic+0x42>
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8012b68:	2502      	movs	r5, #2
 8012b6a:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8012b6e:	b951      	cbnz	r1, 8012b86 <xTimerCreateStatic+0x62>
 8012b70:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012b74:	b672      	cpsid	i
 8012b76:	f383 8811 	msr	BASEPRI, r3
 8012b7a:	f3bf 8f6f 	isb	sy
 8012b7e:	f3bf 8f4f 	dsb	sy
 8012b82:	b662      	cpsie	i
 8012b84:	e7fe      	b.n	8012b84 <xTimerCreateStatic+0x60>
 8012b86:	4681      	mov	r9, r0
 8012b88:	4698      	mov	r8, r3
 8012b8a:	460d      	mov	r5, r1
 8012b8c:	4617      	mov	r7, r2
		prvCheckForValidListAndQueue();
 8012b8e:	f7ff ff09 	bl	80129a4 <prvCheckForValidListAndQueue>
		pxNewTimer->pcTimerName = pcTimerName;
 8012b92:	f8c4 9000 	str.w	r9, [r4]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8012b96:	61a5      	str	r5, [r4, #24]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8012b98:	1d20      	adds	r0, r4, #4
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8012b9a:	e9c4 8607 	strd	r8, r6, [r4, #28]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8012b9e:	f7fe fabb 	bl	8011118 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8012ba2:	b12f      	cbz	r7, 8012bb0 <xTimerCreateStatic+0x8c>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8012ba4:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8012ba8:	f043 0304 	orr.w	r3, r3, #4
 8012bac:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
	}
 8012bb0:	4620      	mov	r0, r4
 8012bb2:	b003      	add	sp, #12
 8012bb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08012bb8 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8012bb8:	b1c0      	cbz	r0, 8012bec <xTimerGenericCommand+0x34>
{
 8012bba:	b570      	push	{r4, r5, r6, lr}
	if( xTimerQueue != NULL )
 8012bbc:	4d17      	ldr	r5, [pc, #92]	; (8012c1c <xTimerGenericCommand+0x64>)
 8012bbe:	4604      	mov	r4, r0
{
 8012bc0:	b084      	sub	sp, #16
	if( xTimerQueue != NULL )
 8012bc2:	6828      	ldr	r0, [r5, #0]
 8012bc4:	b180      	cbz	r0, 8012be8 <xTimerGenericCommand+0x30>
 8012bc6:	4616      	mov	r6, r2
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8012bc8:	2905      	cmp	r1, #5
 8012bca:	461a      	mov	r2, r3
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8012bcc:	9402      	str	r4, [sp, #8]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8012bce:	e9cd 1600 	strd	r1, r6, [sp]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8012bd2:	dc16      	bgt.n	8012c02 <xTimerGenericCommand+0x4a>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8012bd4:	f7ff fd0a 	bl	80125ec <xTaskGetSchedulerState>
 8012bd8:	2802      	cmp	r0, #2
 8012bda:	d018      	beq.n	8012c0e <xTimerGenericCommand+0x56>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8012bdc:	2300      	movs	r3, #0
 8012bde:	6828      	ldr	r0, [r5, #0]
 8012be0:	4669      	mov	r1, sp
 8012be2:	461a      	mov	r2, r3
 8012be4:	f7fe fc40 	bl	8011468 <xQueueGenericSend>
}
 8012be8:	b004      	add	sp, #16
 8012bea:	bd70      	pop	{r4, r5, r6, pc}
 8012bec:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012bf0:	b672      	cpsid	i
 8012bf2:	f383 8811 	msr	BASEPRI, r3
 8012bf6:	f3bf 8f6f 	isb	sy
 8012bfa:	f3bf 8f4f 	dsb	sy
 8012bfe:	b662      	cpsie	i
 8012c00:	e7fe      	b.n	8012c00 <xTimerGenericCommand+0x48>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012c02:	2300      	movs	r3, #0
 8012c04:	4669      	mov	r1, sp
 8012c06:	f7fe fd21 	bl	801164c <xQueueGenericSendFromISR>
}
 8012c0a:	b004      	add	sp, #16
 8012c0c:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8012c0e:	6828      	ldr	r0, [r5, #0]
 8012c10:	2300      	movs	r3, #0
 8012c12:	9a08      	ldr	r2, [sp, #32]
 8012c14:	4669      	mov	r1, sp
 8012c16:	f7fe fc27 	bl	8011468 <xQueueGenericSend>
 8012c1a:	e7e5      	b.n	8012be8 <xTimerGenericCommand+0x30>
 8012c1c:	200018f0 	.word	0x200018f0

08012c20 <prvSwitchTimerLists>:
{
 8012c20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012c24:	4e1e      	ldr	r6, [pc, #120]	; (8012ca0 <prvSwitchTimerLists+0x80>)
 8012c26:	b082      	sub	sp, #8
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012c28:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012c2c:	e00d      	b.n	8012c4a <prvSwitchTimerLists+0x2a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012c2e:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012c30:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012c32:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012c34:	1d25      	adds	r5, r4, #4
 8012c36:	4628      	mov	r0, r5
 8012c38:	f7fe fa9c 	bl	8011174 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012c3c:	6a23      	ldr	r3, [r4, #32]
 8012c3e:	4620      	mov	r0, r4
 8012c40:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012c42:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8012c46:	075b      	lsls	r3, r3, #29
 8012c48:	d40a      	bmi.n	8012c60 <prvSwitchTimerLists+0x40>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012c4a:	6833      	ldr	r3, [r6, #0]
 8012c4c:	681a      	ldr	r2, [r3, #0]
 8012c4e:	2a00      	cmp	r2, #0
 8012c50:	d1ed      	bne.n	8012c2e <prvSwitchTimerLists+0xe>
	pxCurrentTimerList = pxOverflowTimerList;
 8012c52:	4a14      	ldr	r2, [pc, #80]	; (8012ca4 <prvSwitchTimerLists+0x84>)
 8012c54:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8012c56:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 8012c58:	6031      	str	r1, [r6, #0]
}
 8012c5a:	b002      	add	sp, #8
 8012c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012c60:	69a0      	ldr	r0, [r4, #24]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012c62:	4629      	mov	r1, r5
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012c64:	2300      	movs	r3, #0
 8012c66:	463a      	mov	r2, r7
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012c68:	183d      	adds	r5, r7, r0
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012c6a:	4620      	mov	r0, r4
			if( xReloadTime > xNextExpireTime )
 8012c6c:	42af      	cmp	r7, r5
 8012c6e:	d205      	bcs.n	8012c7c <prvSwitchTimerLists+0x5c>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012c70:	6065      	str	r5, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012c72:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012c74:	6830      	ldr	r0, [r6, #0]
 8012c76:	f7fe fa63 	bl	8011140 <vListInsert>
 8012c7a:	e7e6      	b.n	8012c4a <prvSwitchTimerLists+0x2a>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012c7c:	f8cd 8000 	str.w	r8, [sp]
 8012c80:	4619      	mov	r1, r3
 8012c82:	f7ff ff99 	bl	8012bb8 <xTimerGenericCommand>
				configASSERT( xResult );
 8012c86:	2800      	cmp	r0, #0
 8012c88:	d1df      	bne.n	8012c4a <prvSwitchTimerLists+0x2a>
 8012c8a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012c8e:	b672      	cpsid	i
 8012c90:	f383 8811 	msr	BASEPRI, r3
 8012c94:	f3bf 8f6f 	isb	sy
 8012c98:	f3bf 8f4f 	dsb	sy
 8012c9c:	b662      	cpsie	i
 8012c9e:	e7fe      	b.n	8012c9e <prvSwitchTimerLists+0x7e>
 8012ca0:	200017d4 	.word	0x200017d4
 8012ca4:	200017d8 	.word	0x200017d8

08012ca8 <prvTimerTask>:
{
 8012ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012cac:	4f82      	ldr	r7, [pc, #520]	; (8012eb8 <prvTimerTask+0x210>)
 8012cae:	b087      	sub	sp, #28
 8012cb0:	4e82      	ldr	r6, [pc, #520]	; (8012ebc <prvTimerTask+0x214>)
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8012cb2:	f04f 0900 	mov.w	r9, #0
 8012cb6:	4c82      	ldr	r4, [pc, #520]	; (8012ec0 <prvTimerTask+0x218>)
 8012cb8:	f8df a20c 	ldr.w	sl, [pc, #524]	; 8012ec8 <prvTimerTask+0x220>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012cbc:	683b      	ldr	r3, [r7, #0]
 8012cbe:	681d      	ldr	r5, [r3, #0]
 8012cc0:	2d00      	cmp	r5, #0
 8012cc2:	f000 8099 	beq.w	8012df8 <prvTimerTask+0x150>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012cc6:	68db      	ldr	r3, [r3, #12]
 8012cc8:	681d      	ldr	r5, [r3, #0]
	vTaskSuspendAll();
 8012cca:	f7ff f9f3 	bl	80120b4 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8012cce:	f7ff f9f9 	bl	80120c4 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8012cd2:	6833      	ldr	r3, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 8012cd4:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 8012cd6:	4298      	cmp	r0, r3
 8012cd8:	f0c0 8096 	bcc.w	8012e08 <prvTimerTask+0x160>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012cdc:	4285      	cmp	r5, r0
	xLastTime = xTimeNow;
 8012cde:	6030      	str	r0, [r6, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012ce0:	f240 80a5 	bls.w	8012e2e <prvTimerTask+0x186>
 8012ce4:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8012ce6:	eba5 010b 	sub.w	r1, r5, fp
 8012cea:	6820      	ldr	r0, [r4, #0]
 8012cec:	f7fe ff84 	bl	8011bf8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8012cf0:	f7ff faa0 	bl	8012234 <xTaskResumeAll>
 8012cf4:	b938      	cbnz	r0, 8012d06 <prvTimerTask+0x5e>
					portYIELD_WITHIN_API();
 8012cf6:	4b73      	ldr	r3, [pc, #460]	; (8012ec4 <prvTimerTask+0x21c>)
 8012cf8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012cfc:	601a      	str	r2, [r3, #0]
 8012cfe:	f3bf 8f4f 	dsb	sy
 8012d02:	f3bf 8f6f 	isb	sy
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012d06:	2200      	movs	r2, #0
 8012d08:	a902      	add	r1, sp, #8
 8012d0a:	6820      	ldr	r0, [r4, #0]
 8012d0c:	f7fe fd70 	bl	80117f0 <xQueueReceive>
 8012d10:	2800      	cmp	r0, #0
 8012d12:	d0d3      	beq.n	8012cbc <prvTimerTask+0x14>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8012d14:	9b02      	ldr	r3, [sp, #8]
 8012d16:	9d04      	ldr	r5, [sp, #16]
 8012d18:	2b00      	cmp	r3, #0
 8012d1a:	da07      	bge.n	8012d2c <prvTimerTask+0x84>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8012d1c:	9b03      	ldr	r3, [sp, #12]
 8012d1e:	4628      	mov	r0, r5
 8012d20:	9905      	ldr	r1, [sp, #20]
 8012d22:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8012d24:	9b02      	ldr	r3, [sp, #8]
 8012d26:	2b00      	cmp	r3, #0
 8012d28:	dbed      	blt.n	8012d06 <prvTimerTask+0x5e>
 8012d2a:	9d04      	ldr	r5, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8012d2c:	696b      	ldr	r3, [r5, #20]
 8012d2e:	b113      	cbz	r3, 8012d36 <prvTimerTask+0x8e>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012d30:	1d28      	adds	r0, r5, #4
 8012d32:	f7fe fa1f 	bl	8011174 <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 8012d36:	f7ff f9c5 	bl	80120c4 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8012d3a:	6833      	ldr	r3, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 8012d3c:	4680      	mov	r8, r0
	if( xTimeNow < xLastTime )
 8012d3e:	4298      	cmp	r0, r3
 8012d40:	d369      	bcc.n	8012e16 <prvTimerTask+0x16e>
			switch( xMessage.xMessageID )
 8012d42:	9b02      	ldr	r3, [sp, #8]
	xLastTime = xTimeNow;
 8012d44:	f8c6 8000 	str.w	r8, [r6]
			switch( xMessage.xMessageID )
 8012d48:	2b09      	cmp	r3, #9
 8012d4a:	d8dc      	bhi.n	8012d06 <prvTimerTask+0x5e>
 8012d4c:	e8df f003 	tbb	[pc, r3]
 8012d50:	20272727 	.word	0x20272727
 8012d54:	2727050e 	.word	0x2727050e
 8012d58:	0e20      	.short	0x0e20
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8012d5a:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8012d5e:	079a      	lsls	r2, r3, #30
 8012d60:	d57c      	bpl.n	8012e5c <prvTimerTask+0x1b4>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012d62:	f023 0301 	bic.w	r3, r3, #1
 8012d66:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 8012d6a:	e7cc      	b.n	8012d06 <prvTimerTask+0x5e>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012d6c:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012d70:	9903      	ldr	r1, [sp, #12]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012d72:	f043 0301 	orr.w	r3, r3, #1
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012d76:	61a9      	str	r1, [r5, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012d78:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012d7c:	2900      	cmp	r1, #0
 8012d7e:	f000 8090 	beq.w	8012ea2 <prvTimerTask+0x1fa>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8012d82:	4441      	add	r1, r8
 8012d84:	4628      	mov	r0, r5
 8012d86:	4643      	mov	r3, r8
 8012d88:	4642      	mov	r2, r8
 8012d8a:	f7ff fe45 	bl	8012a18 <prvInsertTimerInActiveList>
 8012d8e:	e7ba      	b.n	8012d06 <prvTimerTask+0x5e>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012d90:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8012d94:	f023 0301 	bic.w	r3, r3, #1
 8012d98:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 8012d9c:	e7b3      	b.n	8012d06 <prvTimerTask+0x5e>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012d9e:	f895 c024 	ldrb.w	ip, [r5, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012da2:	4642      	mov	r2, r8
 8012da4:	9b03      	ldr	r3, [sp, #12]
 8012da6:	4628      	mov	r0, r5
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012da8:	f04c 0c01 	orr.w	ip, ip, #1
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012dac:	69a9      	ldr	r1, [r5, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012dae:	f885 c024 	strb.w	ip, [r5, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012db2:	4419      	add	r1, r3
 8012db4:	f7ff fe30 	bl	8012a18 <prvInsertTimerInActiveList>
 8012db8:	2800      	cmp	r0, #0
 8012dba:	d0a4      	beq.n	8012d06 <prvTimerTask+0x5e>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012dbc:	6a2b      	ldr	r3, [r5, #32]
 8012dbe:	4628      	mov	r0, r5
 8012dc0:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012dc2:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8012dc6:	0759      	lsls	r1, r3, #29
 8012dc8:	d59d      	bpl.n	8012d06 <prvTimerTask+0x5e>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012dca:	69aa      	ldr	r2, [r5, #24]
 8012dcc:	2300      	movs	r3, #0
 8012dce:	4628      	mov	r0, r5
 8012dd0:	9d03      	ldr	r5, [sp, #12]
 8012dd2:	f8cd 9000 	str.w	r9, [sp]
 8012dd6:	4619      	mov	r1, r3
 8012dd8:	442a      	add	r2, r5
 8012dda:	f7ff feed 	bl	8012bb8 <xTimerGenericCommand>
							configASSERT( xResult );
 8012dde:	2800      	cmp	r0, #0
 8012de0:	d191      	bne.n	8012d06 <prvTimerTask+0x5e>
 8012de2:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012de6:	b672      	cpsid	i
 8012de8:	f383 8811 	msr	BASEPRI, r3
 8012dec:	f3bf 8f6f 	isb	sy
 8012df0:	f3bf 8f4f 	dsb	sy
 8012df4:	b662      	cpsie	i
 8012df6:	e7fe      	b.n	8012df6 <prvTimerTask+0x14e>
	vTaskSuspendAll();
 8012df8:	f7ff f95c 	bl	80120b4 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8012dfc:	f7ff f962 	bl	80120c4 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8012e00:	6833      	ldr	r3, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 8012e02:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 8012e04:	4298      	cmp	r0, r3
 8012e06:	d209      	bcs.n	8012e1c <prvTimerTask+0x174>
		prvSwitchTimerLists();
 8012e08:	f7ff ff0a 	bl	8012c20 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 8012e0c:	f8c6 b000 	str.w	fp, [r6]
			( void ) xTaskResumeAll();
 8012e10:	f7ff fa10 	bl	8012234 <xTaskResumeAll>
 8012e14:	e777      	b.n	8012d06 <prvTimerTask+0x5e>
		prvSwitchTimerLists();
 8012e16:	f7ff ff03 	bl	8012c20 <prvSwitchTimerLists>
 8012e1a:	e792      	b.n	8012d42 <prvTimerTask+0x9a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8012e1c:	f8da 3000 	ldr.w	r3, [sl]
	xLastTime = xTimeNow;
 8012e20:	f8c6 b000 	str.w	fp, [r6]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8012e24:	681a      	ldr	r2, [r3, #0]
 8012e26:	fab2 f282 	clz	r2, r2
 8012e2a:	0952      	lsrs	r2, r2, #5
 8012e2c:	e75b      	b.n	8012ce6 <prvTimerTask+0x3e>
				( void ) xTaskResumeAll();
 8012e2e:	f7ff fa01 	bl	8012234 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012e32:	683b      	ldr	r3, [r7, #0]
 8012e34:	68db      	ldr	r3, [r3, #12]
 8012e36:	f8d3 800c 	ldr.w	r8, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012e3a:	f108 0004 	add.w	r0, r8, #4
 8012e3e:	f7fe f999 	bl	8011174 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012e42:	f898 3024 	ldrb.w	r3, [r8, #36]	; 0x24
 8012e46:	0758      	lsls	r0, r3, #29
 8012e48:	d40c      	bmi.n	8012e64 <prvTimerTask+0x1bc>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012e4a:	f023 0301 	bic.w	r3, r3, #1
 8012e4e:	f888 3024 	strb.w	r3, [r8, #36]	; 0x24
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012e52:	f8d8 3020 	ldr.w	r3, [r8, #32]
 8012e56:	4640      	mov	r0, r8
 8012e58:	4798      	blx	r3
 8012e5a:	e754      	b.n	8012d06 <prvTimerTask+0x5e>
							vPortFree( pxTimer );
 8012e5c:	4628      	mov	r0, r5
 8012e5e:	f000 faa7 	bl	80133b0 <vPortFree>
 8012e62:	e750      	b.n	8012d06 <prvTimerTask+0x5e>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8012e64:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8012e68:	465a      	mov	r2, fp
 8012e6a:	462b      	mov	r3, r5
 8012e6c:	4640      	mov	r0, r8
 8012e6e:	4429      	add	r1, r5
 8012e70:	f7ff fdd2 	bl	8012a18 <prvInsertTimerInActiveList>
 8012e74:	2800      	cmp	r0, #0
 8012e76:	d0ec      	beq.n	8012e52 <prvTimerTask+0x1aa>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012e78:	2300      	movs	r3, #0
 8012e7a:	f8cd 9000 	str.w	r9, [sp]
 8012e7e:	462a      	mov	r2, r5
 8012e80:	4640      	mov	r0, r8
 8012e82:	4619      	mov	r1, r3
 8012e84:	f7ff fe98 	bl	8012bb8 <xTimerGenericCommand>
			configASSERT( xResult );
 8012e88:	2800      	cmp	r0, #0
 8012e8a:	d1e2      	bne.n	8012e52 <prvTimerTask+0x1aa>
 8012e8c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012e90:	b672      	cpsid	i
 8012e92:	f383 8811 	msr	BASEPRI, r3
 8012e96:	f3bf 8f6f 	isb	sy
 8012e9a:	f3bf 8f4f 	dsb	sy
 8012e9e:	b662      	cpsie	i
 8012ea0:	e7fe      	b.n	8012ea0 <prvTimerTask+0x1f8>
 8012ea2:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012ea6:	b672      	cpsid	i
 8012ea8:	f383 8811 	msr	BASEPRI, r3
 8012eac:	f3bf 8f6f 	isb	sy
 8012eb0:	f3bf 8f4f 	dsb	sy
 8012eb4:	b662      	cpsie	i
 8012eb6:	e7fe      	b.n	8012eb6 <prvTimerTask+0x20e>
 8012eb8:	200017d4 	.word	0x200017d4
 8012ebc:	200018a4 	.word	0x200018a4
 8012ec0:	200018f0 	.word	0x200018f0
 8012ec4:	e000ed04 	.word	0xe000ed04
 8012ec8:	200017d8 	.word	0x200017d8

08012ecc <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8012ecc:	4b10      	ldr	r3, [pc, #64]	; (8012f10 <prvTaskExitError+0x44>)
{
 8012ece:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8012ed0:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 8012ed2:	681b      	ldr	r3, [r3, #0]
volatile uint32_t ulDummy = 0;
 8012ed4:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 8012ed6:	3301      	adds	r3, #1
 8012ed8:	d00a      	beq.n	8012ef0 <prvTaskExitError+0x24>
 8012eda:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012ede:	b672      	cpsid	i
 8012ee0:	f383 8811 	msr	BASEPRI, r3
 8012ee4:	f3bf 8f6f 	isb	sy
 8012ee8:	f3bf 8f4f 	dsb	sy
 8012eec:	b662      	cpsie	i
 8012eee:	e7fe      	b.n	8012eee <prvTaskExitError+0x22>
 8012ef0:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012ef4:	b672      	cpsid	i
 8012ef6:	f383 8811 	msr	BASEPRI, r3
 8012efa:	f3bf 8f6f 	isb	sy
 8012efe:	f3bf 8f4f 	dsb	sy
 8012f02:	b662      	cpsie	i
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8012f04:	9b01      	ldr	r3, [sp, #4]
 8012f06:	2b00      	cmp	r3, #0
 8012f08:	d0fc      	beq.n	8012f04 <prvTaskExitError+0x38>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8012f0a:	b002      	add	sp, #8
 8012f0c:	4770      	bx	lr
 8012f0e:	bf00      	nop
 8012f10:	200003d0 	.word	0x200003d0

08012f14 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8012f14:	4808      	ldr	r0, [pc, #32]	; (8012f38 <prvPortStartFirstTask+0x24>)
 8012f16:	6800      	ldr	r0, [r0, #0]
 8012f18:	6800      	ldr	r0, [r0, #0]
 8012f1a:	f380 8808 	msr	MSP, r0
 8012f1e:	f04f 0000 	mov.w	r0, #0
 8012f22:	f380 8814 	msr	CONTROL, r0
 8012f26:	b662      	cpsie	i
 8012f28:	b661      	cpsie	f
 8012f2a:	f3bf 8f4f 	dsb	sy
 8012f2e:	f3bf 8f6f 	isb	sy
 8012f32:	df00      	svc	0
 8012f34:	bf00      	nop
 8012f36:	0000      	.short	0x0000
 8012f38:	e000ed08 	.word	0xe000ed08

08012f3c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8012f3c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8012f4c <vPortEnableVFP+0x10>
 8012f40:	6801      	ldr	r1, [r0, #0]
 8012f42:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8012f46:	6001      	str	r1, [r0, #0]
 8012f48:	4770      	bx	lr
 8012f4a:	0000      	.short	0x0000
 8012f4c:	e000ed88 	.word	0xe000ed88

08012f50 <pxPortInitialiseStack>:
{
 8012f50:	b470      	push	{r4, r5, r6}
 8012f52:	4603      	mov	r3, r0
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012f54:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8012f58:	4d08      	ldr	r5, [pc, #32]	; (8012f7c <pxPortInitialiseStack+0x2c>)
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8012f5a:	f06f 0402 	mvn.w	r4, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8012f5e:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8012f62:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8012f66:	3844      	subs	r0, #68	; 0x44
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8012f68:	63c1      	str	r1, [r0, #60]	; 0x3c
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012f6a:	f843 6c04 	str.w	r6, [r3, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8012f6e:	f843 5c0c 	str.w	r5, [r3, #-12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8012f72:	f843 4c24 	str.w	r4, [r3, #-36]
}
 8012f76:	bc70      	pop	{r4, r5, r6}
 8012f78:	4770      	bx	lr
 8012f7a:	bf00      	nop
 8012f7c:	08012ecd 	.word	0x08012ecd

08012f80 <SVC_Handler>:
	__asm volatile (
 8012f80:	4b07      	ldr	r3, [pc, #28]	; (8012fa0 <pxCurrentTCBConst2>)
 8012f82:	6819      	ldr	r1, [r3, #0]
 8012f84:	6808      	ldr	r0, [r1, #0]
 8012f86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f8a:	f380 8809 	msr	PSP, r0
 8012f8e:	f3bf 8f6f 	isb	sy
 8012f92:	f04f 0000 	mov.w	r0, #0
 8012f96:	f380 8811 	msr	BASEPRI, r0
 8012f9a:	4770      	bx	lr
 8012f9c:	f3af 8000 	nop.w

08012fa0 <pxCurrentTCBConst2>:
 8012fa0:	200016ac 	.word	0x200016ac

08012fa4 <vPortEnterCritical>:
 8012fa4:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012fa8:	b672      	cpsid	i
 8012faa:	f383 8811 	msr	BASEPRI, r3
 8012fae:	f3bf 8f6f 	isb	sy
 8012fb2:	f3bf 8f4f 	dsb	sy
 8012fb6:	b662      	cpsie	i
	uxCriticalNesting++;
 8012fb8:	4a0b      	ldr	r2, [pc, #44]	; (8012fe8 <vPortEnterCritical+0x44>)
 8012fba:	6813      	ldr	r3, [r2, #0]
 8012fbc:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8012fbe:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8012fc0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8012fc2:	d000      	beq.n	8012fc6 <vPortEnterCritical+0x22>
}
 8012fc4:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8012fc6:	4b09      	ldr	r3, [pc, #36]	; (8012fec <vPortEnterCritical+0x48>)
 8012fc8:	681b      	ldr	r3, [r3, #0]
 8012fca:	f013 0fff 	tst.w	r3, #255	; 0xff
 8012fce:	d0f9      	beq.n	8012fc4 <vPortEnterCritical+0x20>
 8012fd0:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012fd4:	b672      	cpsid	i
 8012fd6:	f383 8811 	msr	BASEPRI, r3
 8012fda:	f3bf 8f6f 	isb	sy
 8012fde:	f3bf 8f4f 	dsb	sy
 8012fe2:	b662      	cpsie	i
 8012fe4:	e7fe      	b.n	8012fe4 <vPortEnterCritical+0x40>
 8012fe6:	bf00      	nop
 8012fe8:	200003d0 	.word	0x200003d0
 8012fec:	e000ed04 	.word	0xe000ed04

08012ff0 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8012ff0:	4a09      	ldr	r2, [pc, #36]	; (8013018 <vPortExitCritical+0x28>)
 8012ff2:	6813      	ldr	r3, [r2, #0]
 8012ff4:	b953      	cbnz	r3, 801300c <vPortExitCritical+0x1c>
 8012ff6:	f04f 0330 	mov.w	r3, #48	; 0x30
 8012ffa:	b672      	cpsid	i
 8012ffc:	f383 8811 	msr	BASEPRI, r3
 8013000:	f3bf 8f6f 	isb	sy
 8013004:	f3bf 8f4f 	dsb	sy
 8013008:	b662      	cpsie	i
 801300a:	e7fe      	b.n	801300a <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 801300c:	3b01      	subs	r3, #1
 801300e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013010:	b90b      	cbnz	r3, 8013016 <vPortExitCritical+0x26>
	__asm volatile
 8013012:	f383 8811 	msr	BASEPRI, r3
}
 8013016:	4770      	bx	lr
 8013018:	200003d0 	.word	0x200003d0
 801301c:	00000000 	.word	0x00000000

08013020 <PendSV_Handler>:
	__asm volatile
 8013020:	f3ef 8009 	mrs	r0, PSP
 8013024:	f3bf 8f6f 	isb	sy
 8013028:	4b15      	ldr	r3, [pc, #84]	; (8013080 <pxCurrentTCBConst>)
 801302a:	681a      	ldr	r2, [r3, #0]
 801302c:	f01e 0f10 	tst.w	lr, #16
 8013030:	bf08      	it	eq
 8013032:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013036:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801303a:	6010      	str	r0, [r2, #0]
 801303c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013040:	f04f 0030 	mov.w	r0, #48	; 0x30
 8013044:	b672      	cpsid	i
 8013046:	f380 8811 	msr	BASEPRI, r0
 801304a:	f3bf 8f4f 	dsb	sy
 801304e:	f3bf 8f6f 	isb	sy
 8013052:	b662      	cpsie	i
 8013054:	f7ff f99a 	bl	801238c <vTaskSwitchContext>
 8013058:	f04f 0000 	mov.w	r0, #0
 801305c:	f380 8811 	msr	BASEPRI, r0
 8013060:	bc09      	pop	{r0, r3}
 8013062:	6819      	ldr	r1, [r3, #0]
 8013064:	6808      	ldr	r0, [r1, #0]
 8013066:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801306a:	f01e 0f10 	tst.w	lr, #16
 801306e:	bf08      	it	eq
 8013070:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013074:	f380 8809 	msr	PSP, r0
 8013078:	f3bf 8f6f 	isb	sy
 801307c:	4770      	bx	lr
 801307e:	bf00      	nop

08013080 <pxCurrentTCBConst>:
 8013080:	200016ac 	.word	0x200016ac

08013084 <SysTick_Handler>:
{
 8013084:	b508      	push	{r3, lr}
	__asm volatile
 8013086:	f04f 0330 	mov.w	r3, #48	; 0x30
 801308a:	b672      	cpsid	i
 801308c:	f383 8811 	msr	BASEPRI, r3
 8013090:	f3bf 8f6f 	isb	sy
 8013094:	f3bf 8f4f 	dsb	sy
 8013098:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 801309a:	f7ff f821 	bl	80120e0 <xTaskIncrementTick>
 801309e:	b118      	cbz	r0, 80130a8 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80130a0:	4b03      	ldr	r3, [pc, #12]	; (80130b0 <SysTick_Handler+0x2c>)
 80130a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80130a6:	601a      	str	r2, [r3, #0]
	__asm volatile
 80130a8:	2300      	movs	r3, #0
 80130aa:	f383 8811 	msr	BASEPRI, r3
}
 80130ae:	bd08      	pop	{r3, pc}
 80130b0:	e000ed04 	.word	0xe000ed04

080130b4 <vPortSetupTimerInterrupt>:
{
 80130b4:	b410      	push	{r4}
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80130b6:	2300      	movs	r3, #0
 80130b8:	4a08      	ldr	r2, [pc, #32]	; (80130dc <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80130ba:	4c09      	ldr	r4, [pc, #36]	; (80130e0 <vPortSetupTimerInterrupt+0x2c>)
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80130bc:	2107      	movs	r1, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80130be:	4809      	ldr	r0, [pc, #36]	; (80130e4 <vPortSetupTimerInterrupt+0x30>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80130c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80130c2:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80130c4:	4c08      	ldr	r4, [pc, #32]	; (80130e8 <vPortSetupTimerInterrupt+0x34>)
 80130c6:	6803      	ldr	r3, [r0, #0]
 80130c8:	4808      	ldr	r0, [pc, #32]	; (80130ec <vPortSetupTimerInterrupt+0x38>)
 80130ca:	fba4 4303 	umull	r4, r3, r4, r3
}
 80130ce:	f85d 4b04 	ldr.w	r4, [sp], #4
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80130d2:	099b      	lsrs	r3, r3, #6
 80130d4:	3b01      	subs	r3, #1
 80130d6:	6003      	str	r3, [r0, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80130d8:	6011      	str	r1, [r2, #0]
}
 80130da:	4770      	bx	lr
 80130dc:	e000e010 	.word	0xe000e010
 80130e0:	e000e018 	.word	0xe000e018
 80130e4:	20000244 	.word	0x20000244
 80130e8:	10624dd3 	.word	0x10624dd3
 80130ec:	e000e014 	.word	0xe000e014

080130f0 <xPortStartScheduler>:
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80130f0:	4b2d      	ldr	r3, [pc, #180]	; (80131a8 <xPortStartScheduler+0xb8>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80130f2:	492e      	ldr	r1, [pc, #184]	; (80131ac <xPortStartScheduler+0xbc>)
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80130f4:	482e      	ldr	r0, [pc, #184]	; (80131b0 <xPortStartScheduler+0xc0>)
{
 80130f6:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80130f8:	781a      	ldrb	r2, [r3, #0]
{
 80130fa:	b083      	sub	sp, #12
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80130fc:	25ff      	movs	r5, #255	; 0xff
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80130fe:	2407      	movs	r4, #7
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8013100:	b2d2      	uxtb	r2, r2
 8013102:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013104:	701d      	strb	r5, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8013106:	781b      	ldrb	r3, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8013108:	6004      	str	r4, [r0, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801310a:	b2db      	uxtb	r3, r3
 801310c:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013110:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013114:	f89d 2003 	ldrb.w	r2, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013118:	f003 0330 	and.w	r3, r3, #48	; 0x30
 801311c:	700b      	strb	r3, [r1, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801311e:	0611      	lsls	r1, r2, #24
 8013120:	d510      	bpl.n	8013144 <xPortStartScheduler+0x54>
 8013122:	2306      	movs	r3, #6
 8013124:	e000      	b.n	8013128 <xPortStartScheduler+0x38>
 8013126:	460b      	mov	r3, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013128:	f89d 2003 	ldrb.w	r2, [sp, #3]
 801312c:	1e59      	subs	r1, r3, #1
 801312e:	0052      	lsls	r2, r2, #1
 8013130:	b2d2      	uxtb	r2, r2
 8013132:	f88d 2003 	strb.w	r2, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013136:	f89d 2003 	ldrb.w	r2, [sp, #3]
 801313a:	0612      	lsls	r2, r2, #24
 801313c:	d4f3      	bmi.n	8013126 <xPortStartScheduler+0x36>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801313e:	2b03      	cmp	r3, #3
 8013140:	6003      	str	r3, [r0, #0]
 8013142:	d00a      	beq.n	801315a <xPortStartScheduler+0x6a>
	__asm volatile
 8013144:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013148:	b672      	cpsid	i
 801314a:	f383 8811 	msr	BASEPRI, r3
 801314e:	f3bf 8f6f 	isb	sy
 8013152:	f3bf 8f4f 	dsb	sy
 8013156:	b662      	cpsie	i
 8013158:	e7fe      	b.n	8013158 <xPortStartScheduler+0x68>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801315a:	9901      	ldr	r1, [sp, #4]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801315c:	021b      	lsls	r3, r3, #8
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801315e:	4a15      	ldr	r2, [pc, #84]	; (80131b4 <xPortStartScheduler+0xc4>)
	uxCriticalNesting = 0;
 8013160:	2400      	movs	r4, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013162:	b2c9      	uxtb	r1, r1
 8013164:	4d10      	ldr	r5, [pc, #64]	; (80131a8 <xPortStartScheduler+0xb8>)
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013166:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801316a:	6003      	str	r3, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801316c:	7029      	strb	r1, [r5, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801316e:	6813      	ldr	r3, [r2, #0]
 8013170:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8013174:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013176:	6813      	ldr	r3, [r2, #0]
 8013178:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801317c:	6013      	str	r3, [r2, #0]
	vPortSetupTimerInterrupt();
 801317e:	f7ff ff99 	bl	80130b4 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8013182:	4b0d      	ldr	r3, [pc, #52]	; (80131b8 <xPortStartScheduler+0xc8>)
 8013184:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8013186:	f7ff fed9 	bl	8012f3c <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801318a:	4a0c      	ldr	r2, [pc, #48]	; (80131bc <xPortStartScheduler+0xcc>)
 801318c:	6813      	ldr	r3, [r2, #0]
 801318e:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8013192:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8013194:	f7ff febe 	bl	8012f14 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8013198:	f7ff f8f8 	bl	801238c <vTaskSwitchContext>
	prvTaskExitError();
 801319c:	f7ff fe96 	bl	8012ecc <prvTaskExitError>
}
 80131a0:	4620      	mov	r0, r4
 80131a2:	b003      	add	sp, #12
 80131a4:	bd30      	pop	{r4, r5, pc}
 80131a6:	bf00      	nop
 80131a8:	e000e400 	.word	0xe000e400
 80131ac:	200018f8 	.word	0x200018f8
 80131b0:	200018fc 	.word	0x200018fc
 80131b4:	e000ed20 	.word	0xe000ed20
 80131b8:	200003d0 	.word	0x200003d0
 80131bc:	e000ef34 	.word	0xe000ef34

080131c0 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80131c0:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80131c4:	2b0f      	cmp	r3, #15
 80131c6:	d910      	bls.n	80131ea <vPortValidateInterruptPriority+0x2a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80131c8:	4912      	ldr	r1, [pc, #72]	; (8013214 <vPortValidateInterruptPriority+0x54>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80131ca:	4a13      	ldr	r2, [pc, #76]	; (8013218 <vPortValidateInterruptPriority+0x58>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80131cc:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80131ce:	7812      	ldrb	r2, [r2, #0]
 80131d0:	429a      	cmp	r2, r3
 80131d2:	d90a      	bls.n	80131ea <vPortValidateInterruptPriority+0x2a>
 80131d4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80131d8:	b672      	cpsid	i
 80131da:	f383 8811 	msr	BASEPRI, r3
 80131de:	f3bf 8f6f 	isb	sy
 80131e2:	f3bf 8f4f 	dsb	sy
 80131e6:	b662      	cpsie	i
 80131e8:	e7fe      	b.n	80131e8 <vPortValidateInterruptPriority+0x28>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80131ea:	4b0c      	ldr	r3, [pc, #48]	; (801321c <vPortValidateInterruptPriority+0x5c>)
 80131ec:	4a0c      	ldr	r2, [pc, #48]	; (8013220 <vPortValidateInterruptPriority+0x60>)
 80131ee:	681b      	ldr	r3, [r3, #0]
 80131f0:	6812      	ldr	r2, [r2, #0]
 80131f2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80131f6:	4293      	cmp	r3, r2
 80131f8:	d90a      	bls.n	8013210 <vPortValidateInterruptPriority+0x50>
 80131fa:	f04f 0330 	mov.w	r3, #48	; 0x30
 80131fe:	b672      	cpsid	i
 8013200:	f383 8811 	msr	BASEPRI, r3
 8013204:	f3bf 8f6f 	isb	sy
 8013208:	f3bf 8f4f 	dsb	sy
 801320c:	b662      	cpsie	i
 801320e:	e7fe      	b.n	801320e <vPortValidateInterruptPriority+0x4e>
	}
 8013210:	4770      	bx	lr
 8013212:	bf00      	nop
 8013214:	e000e3f0 	.word	0xe000e3f0
 8013218:	200018f8 	.word	0x200018f8
 801321c:	e000ed0c 	.word	0xe000ed0c
 8013220:	200018fc 	.word	0x200018fc

08013224 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8013224:	4b11      	ldr	r3, [pc, #68]	; (801326c <prvInsertBlockIntoFreeList+0x48>)
{
 8013226:	b430      	push	{r4, r5}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8013228:	681a      	ldr	r2, [r3, #0]
 801322a:	4282      	cmp	r2, r0
 801322c:	d201      	bcs.n	8013232 <prvInsertBlockIntoFreeList+0xe>
 801322e:	4613      	mov	r3, r2
 8013230:	e7fa      	b.n	8013228 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013232:	685c      	ldr	r4, [r3, #4]
 8013234:	1919      	adds	r1, r3, r4
 8013236:	4288      	cmp	r0, r1
 8013238:	d103      	bne.n	8013242 <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 801323a:	6841      	ldr	r1, [r0, #4]
 801323c:	4618      	mov	r0, r3
 801323e:	4421      	add	r1, r4
 8013240:	6059      	str	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8013242:	6844      	ldr	r4, [r0, #4]
 8013244:	1901      	adds	r1, r0, r4
 8013246:	428a      	cmp	r2, r1
 8013248:	d109      	bne.n	801325e <prvInsertBlockIntoFreeList+0x3a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801324a:	4909      	ldr	r1, [pc, #36]	; (8013270 <prvInsertBlockIntoFreeList+0x4c>)
 801324c:	6809      	ldr	r1, [r1, #0]
 801324e:	428a      	cmp	r2, r1
 8013250:	d005      	beq.n	801325e <prvInsertBlockIntoFreeList+0x3a>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8013252:	e9d2 5100 	ldrd	r5, r1, [r2]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013256:	4421      	add	r1, r4
 8013258:	e9c0 5100 	strd	r5, r1, [r0]
 801325c:	e000      	b.n	8013260 <prvInsertBlockIntoFreeList+0x3c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801325e:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8013260:	4298      	cmp	r0, r3
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013262:	bc30      	pop	{r4, r5}
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8013264:	bf18      	it	ne
 8013266:	6018      	strne	r0, [r3, #0]
}
 8013268:	4770      	bx	lr
 801326a:	bf00      	nop
 801326c:	20021910 	.word	0x20021910
 8013270:	20001900 	.word	0x20001900

08013274 <pvPortMalloc>:
{
 8013274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013278:	4604      	mov	r4, r0
	vTaskSuspendAll();
 801327a:	f7fe ff1b 	bl	80120b4 <vTaskSuspendAll>
		if( pxEnd == NULL )
 801327e:	4845      	ldr	r0, [pc, #276]	; (8013394 <pvPortMalloc+0x120>)
 8013280:	6803      	ldr	r3, [r0, #0]
 8013282:	2b00      	cmp	r3, #0
 8013284:	d037      	beq.n	80132f6 <pvPortMalloc+0x82>
 8013286:	4b44      	ldr	r3, [pc, #272]	; (8013398 <pvPortMalloc+0x124>)
 8013288:	681f      	ldr	r7, [r3, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 801328a:	423c      	tst	r4, r7
 801328c:	d156      	bne.n	801333c <pvPortMalloc+0xc8>
			if( xWantedSize > 0 )
 801328e:	2c00      	cmp	r4, #0
 8013290:	d054      	beq.n	801333c <pvPortMalloc+0xc8>
				xWantedSize += xHeapStructSize;
 8013292:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013296:	0759      	lsls	r1, r3, #29
 8013298:	d002      	beq.n	80132a0 <pvPortMalloc+0x2c>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801329a:	f023 0307 	bic.w	r3, r3, #7
 801329e:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80132a0:	2b00      	cmp	r3, #0
 80132a2:	d04b      	beq.n	801333c <pvPortMalloc+0xc8>
 80132a4:	f8df 8104 	ldr.w	r8, [pc, #260]	; 80133ac <pvPortMalloc+0x138>
 80132a8:	f8d8 6000 	ldr.w	r6, [r8]
 80132ac:	429e      	cmp	r6, r3
 80132ae:	d345      	bcc.n	801333c <pvPortMalloc+0xc8>
				pxBlock = xStart.pxNextFreeBlock;
 80132b0:	493a      	ldr	r1, [pc, #232]	; (801339c <pvPortMalloc+0x128>)
 80132b2:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80132b4:	e003      	b.n	80132be <pvPortMalloc+0x4a>
 80132b6:	6825      	ldr	r5, [r4, #0]
 80132b8:	b125      	cbz	r5, 80132c4 <pvPortMalloc+0x50>
 80132ba:	4621      	mov	r1, r4
 80132bc:	462c      	mov	r4, r5
 80132be:	6862      	ldr	r2, [r4, #4]
 80132c0:	429a      	cmp	r2, r3
 80132c2:	d3f8      	bcc.n	80132b6 <pvPortMalloc+0x42>
				if( pxBlock != pxEnd )
 80132c4:	6800      	ldr	r0, [r0, #0]
 80132c6:	42a0      	cmp	r0, r4
 80132c8:	d038      	beq.n	801333c <pvPortMalloc+0xc8>
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80132ca:	eba2 0c03 	sub.w	ip, r2, r3
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80132ce:	6820      	ldr	r0, [r4, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80132d0:	680d      	ldr	r5, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80132d2:	f1bc 0f10 	cmp.w	ip, #16
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80132d6:	6008      	str	r0, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80132d8:	d93e      	bls.n	8013358 <pvPortMalloc+0xe4>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80132da:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80132dc:	0742      	lsls	r2, r0, #29
 80132de:	d035      	beq.n	801334c <pvPortMalloc+0xd8>
 80132e0:	f04f 0330 	mov.w	r3, #48	; 0x30
 80132e4:	b672      	cpsid	i
 80132e6:	f383 8811 	msr	BASEPRI, r3
 80132ea:	f3bf 8f6f 	isb	sy
 80132ee:	f3bf 8f4f 	dsb	sy
 80132f2:	b662      	cpsie	i
 80132f4:	e7fe      	b.n	80132f4 <pvPortMalloc+0x80>
	uxAddress = ( size_t ) ucHeap;
 80132f6:	4b2a      	ldr	r3, [pc, #168]	; (80133a0 <pvPortMalloc+0x12c>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80132f8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
	uxAddress -= xHeapStructSize;
 80132fc:	4a29      	ldr	r2, [pc, #164]	; (80133a4 <pvPortMalloc+0x130>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80132fe:	075d      	lsls	r5, r3, #29
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013300:	4f29      	ldr	r7, [pc, #164]	; (80133a8 <pvPortMalloc+0x134>)
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013302:	f022 0207 	bic.w	r2, r2, #7
	xStart.xBlockSize = ( size_t ) 0;
 8013306:	f04f 0500 	mov.w	r5, #0
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801330a:	bf18      	it	ne
 801330c:	3307      	addne	r3, #7
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801330e:	f8df c09c 	ldr.w	ip, [pc, #156]	; 80133ac <pvPortMalloc+0x138>
	pxEnd = ( void * ) uxAddress;
 8013312:	6002      	str	r2, [r0, #0]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013314:	bf18      	it	ne
 8013316:	f023 0307 	bicne.w	r3, r3, #7
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801331a:	4619      	mov	r1, r3
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801331c:	1ad3      	subs	r3, r2, r3
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801331e:	603b      	str	r3, [r7, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8013320:	4637      	mov	r7, r6
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013322:	f8cc 3000 	str.w	r3, [ip]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013326:	423c      	tst	r4, r7
	pxEnd->pxNextFreeBlock = NULL;
 8013328:	e9c2 5500 	strd	r5, r5, [r2]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801332c:	e9c1 2300 	strd	r2, r3, [r1]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013330:	4b1a      	ldr	r3, [pc, #104]	; (801339c <pvPortMalloc+0x128>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8013332:	4a19      	ldr	r2, [pc, #100]	; (8013398 <pvPortMalloc+0x124>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013334:	e9c3 1500 	strd	r1, r5, [r3]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8013338:	6016      	str	r6, [r2, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 801333a:	d0a8      	beq.n	801328e <pvPortMalloc+0x1a>
	( void ) xTaskResumeAll();
 801333c:	f7fe ff7a 	bl	8012234 <xTaskResumeAll>
			vApplicationMallocFailedHook();
 8013340:	2500      	movs	r5, #0
 8013342:	f7ed fc39 	bl	8000bb8 <vApplicationMallocFailedHook>
}
 8013346:	4628      	mov	r0, r5
 8013348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 801334c:	f8c0 c004 	str.w	ip, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013350:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8013352:	f7ff ff67 	bl	8013224 <prvInsertBlockIntoFreeList>
 8013356:	6862      	ldr	r2, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013358:	4913      	ldr	r1, [pc, #76]	; (80133a8 <pvPortMalloc+0x134>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 801335a:	1ab6      	subs	r6, r6, r2
					pxBlock->pxNextFreeBlock = NULL;
 801335c:	2300      	movs	r3, #0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801335e:	433a      	orrs	r2, r7
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013360:	6808      	ldr	r0, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013362:	3508      	adds	r5, #8
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013364:	f8c8 6000 	str.w	r6, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013368:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 801336a:	e9c4 3200 	strd	r3, r2, [r4]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801336e:	bf38      	it	cc
 8013370:	600e      	strcc	r6, [r1, #0]
	( void ) xTaskResumeAll();
 8013372:	f7fe ff5f 	bl	8012234 <xTaskResumeAll>
		if( pvReturn == NULL )
 8013376:	2d00      	cmp	r5, #0
 8013378:	d0e2      	beq.n	8013340 <pvPortMalloc+0xcc>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801337a:	076b      	lsls	r3, r5, #29
 801337c:	d0e3      	beq.n	8013346 <pvPortMalloc+0xd2>
 801337e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013382:	b672      	cpsid	i
 8013384:	f383 8811 	msr	BASEPRI, r3
 8013388:	f3bf 8f6f 	isb	sy
 801338c:	f3bf 8f4f 	dsb	sy
 8013390:	b662      	cpsie	i
 8013392:	e7fe      	b.n	8013392 <pvPortMalloc+0x11e>
 8013394:	20001900 	.word	0x20001900
 8013398:	20021904 	.word	0x20021904
 801339c:	20021910 	.word	0x20021910
 80133a0:	20001904 	.word	0x20001904
 80133a4:	200218fc 	.word	0x200218fc
 80133a8:	2002190c 	.word	0x2002190c
 80133ac:	20021908 	.word	0x20021908

080133b0 <vPortFree>:
	if( pv != NULL )
 80133b0:	b1f0      	cbz	r0, 80133f0 <vPortFree+0x40>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80133b2:	4a1b      	ldr	r2, [pc, #108]	; (8013420 <vPortFree+0x70>)
 80133b4:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80133b8:	6812      	ldr	r2, [r2, #0]
 80133ba:	4213      	tst	r3, r2
 80133bc:	d10a      	bne.n	80133d4 <vPortFree+0x24>
 80133be:	f04f 0330 	mov.w	r3, #48	; 0x30
 80133c2:	b672      	cpsid	i
 80133c4:	f383 8811 	msr	BASEPRI, r3
 80133c8:	f3bf 8f6f 	isb	sy
 80133cc:	f3bf 8f4f 	dsb	sy
 80133d0:	b662      	cpsie	i
 80133d2:	e7fe      	b.n	80133d2 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80133d4:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80133d8:	b159      	cbz	r1, 80133f2 <vPortFree+0x42>
 80133da:	f04f 0330 	mov.w	r3, #48	; 0x30
 80133de:	b672      	cpsid	i
 80133e0:	f383 8811 	msr	BASEPRI, r3
 80133e4:	f3bf 8f6f 	isb	sy
 80133e8:	f3bf 8f4f 	dsb	sy
 80133ec:	b662      	cpsie	i
 80133ee:	e7fe      	b.n	80133ee <vPortFree+0x3e>
 80133f0:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80133f2:	ea23 0302 	bic.w	r3, r3, r2
{
 80133f6:	b510      	push	{r4, lr}
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80133f8:	f840 3c04 	str.w	r3, [r0, #-4]
 80133fc:	4604      	mov	r4, r0
				vTaskSuspendAll();
 80133fe:	f7fe fe59 	bl	80120b4 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8013402:	4a08      	ldr	r2, [pc, #32]	; (8013424 <vPortFree+0x74>)
 8013404:	f854 3c04 	ldr.w	r3, [r4, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013408:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 801340c:	6811      	ldr	r1, [r2, #0]
 801340e:	440b      	add	r3, r1
 8013410:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013412:	f7ff ff07 	bl	8013224 <prvInsertBlockIntoFreeList>
}
 8013416:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 801341a:	f7fe bf0b 	b.w	8012234 <xTaskResumeAll>
 801341e:	bf00      	nop
 8013420:	20021904 	.word	0x20021904
 8013424:	20021908 	.word	0x20021908

08013428 <pbuf_free_int>:
 */
static void
pbuf_free_int(void *p)
{
  struct pbuf *q = (struct pbuf *)p;
  pbuf_free(q);
 8013428:	f003 b91e 	b.w	8016668 <pbuf_free>

0801342c <tcpip_thread>:
{
 801342c:	b580      	push	{r7, lr}
  LOCK_TCPIP_CORE();
 801342e:	483a      	ldr	r0, [pc, #232]	; (8013518 <tcpip_thread+0xec>)
{
 8013430:	b082      	sub	sp, #8
  LOCK_TCPIP_CORE();
 8013432:	f00b febd 	bl	801f1b0 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8013436:	4b39      	ldr	r3, [pc, #228]	; (801351c <tcpip_thread+0xf0>)
 8013438:	681b      	ldr	r3, [r3, #0]
 801343a:	b113      	cbz	r3, 8013442 <tcpip_thread+0x16>
    tcpip_init_done(tcpip_init_done_arg);
 801343c:	4a38      	ldr	r2, [pc, #224]	; (8013520 <tcpip_thread+0xf4>)
 801343e:	6810      	ldr	r0, [r2, #0]
 8013440:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 8013442:	4d35      	ldr	r5, [pc, #212]	; (8013518 <tcpip_thread+0xec>)
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8013444:	4e37      	ldr	r6, [pc, #220]	; (8013524 <tcpip_thread+0xf8>)
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8013446:	4f38      	ldr	r7, [pc, #224]	; (8013528 <tcpip_thread+0xfc>)
 8013448:	e010      	b.n	801346c <tcpip_thread+0x40>
  } else if (sleeptime == 0) {
 801344a:	b168      	cbz	r0, 8013468 <tcpip_thread+0x3c>
  UNLOCK_TCPIP_CORE();
 801344c:	4628      	mov	r0, r5
 801344e:	f00b feb5 	bl	801f1bc <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8013452:	4622      	mov	r2, r4
 8013454:	a901      	add	r1, sp, #4
 8013456:	4630      	mov	r0, r6
 8013458:	f00b fe50 	bl	801f0fc <sys_arch_mbox_fetch>
 801345c:	4604      	mov	r4, r0
  LOCK_TCPIP_CORE();
 801345e:	4628      	mov	r0, r5
 8013460:	f00b fea6 	bl	801f1b0 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8013464:	3401      	adds	r4, #1
 8013466:	d111      	bne.n	801348c <tcpip_thread+0x60>
    sys_check_timeouts();
 8013468:	f008 f87e 	bl	801b568 <sys_check_timeouts>
  sleeptime = sys_timeouts_sleeptime();
 801346c:	f008 f8a0 	bl	801b5b0 <sys_timeouts_sleeptime>
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8013470:	1c43      	adds	r3, r0, #1
  sleeptime = sys_timeouts_sleeptime();
 8013472:	4604      	mov	r4, r0
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8013474:	d1e9      	bne.n	801344a <tcpip_thread+0x1e>
    UNLOCK_TCPIP_CORE();
 8013476:	4628      	mov	r0, r5
 8013478:	f00b fea0 	bl	801f1bc <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 801347c:	2200      	movs	r2, #0
 801347e:	a901      	add	r1, sp, #4
 8013480:	4630      	mov	r0, r6
 8013482:	f00b fe3b 	bl	801f0fc <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8013486:	4628      	mov	r0, r5
 8013488:	f00b fe92 	bl	801f1b0 <sys_mutex_lock>
    if (msg == NULL) {
 801348c:	9c01      	ldr	r4, [sp, #4]
 801348e:	2c00      	cmp	r4, #0
 8013490:	d033      	beq.n	80134fa <tcpip_thread+0xce>
  switch (msg->type) {
 8013492:	7823      	ldrb	r3, [r4, #0]
 8013494:	2b04      	cmp	r3, #4
 8013496:	d837      	bhi.n	8013508 <tcpip_thread+0xdc>
 8013498:	e8df f003 	tbb	[pc, r3]
 801349c:	070f1822 	.word	0x070f1822
 80134a0:	03          	.byte	0x03
 80134a1:	00          	.byte	0x00
      msg->msg.cb.function(msg->msg.cb.ctx);
 80134a2:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 80134a6:	4798      	blx	r3
 80134a8:	e7e0      	b.n	801346c <tcpip_thread+0x40>
      msg->msg.cb.function(msg->msg.cb.ctx);
 80134aa:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 80134ae:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 80134b0:	4621      	mov	r1, r4
 80134b2:	2009      	movs	r0, #9
 80134b4:	f002 fdfe 	bl	80160b4 <memp_free>
 80134b8:	e7d8      	b.n	801346c <tcpip_thread+0x40>
      sys_untimeout(msg->msg.tmo.h, msg->msg.tmo.arg);
 80134ba:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 80134be:	f008 f835 	bl	801b52c <sys_untimeout>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 80134c2:	4621      	mov	r1, r4
 80134c4:	2009      	movs	r0, #9
 80134c6:	f002 fdf5 	bl	80160b4 <memp_free>
 80134ca:	e7cf      	b.n	801346c <tcpip_thread+0x40>
      sys_timeout(msg->msg.tmo.msecs, msg->msg.tmo.h, msg->msg.tmo.arg);
 80134cc:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80134d0:	6860      	ldr	r0, [r4, #4]
 80134d2:	f007 fff3 	bl	801b4bc <sys_timeout>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 80134d6:	4621      	mov	r1, r4
 80134d8:	2009      	movs	r0, #9
 80134da:	f002 fdeb 	bl	80160b4 <memp_free>
 80134de:	e7c5      	b.n	801346c <tcpip_thread+0x40>
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 80134e0:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 80134e4:	6860      	ldr	r0, [r4, #4]
 80134e6:	4798      	blx	r3
 80134e8:	b110      	cbz	r0, 80134f0 <tcpip_thread+0xc4>
        pbuf_free(msg->msg.inp.p);
 80134ea:	6860      	ldr	r0, [r4, #4]
 80134ec:	f003 f8bc 	bl	8016668 <pbuf_free>
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 80134f0:	4621      	mov	r1, r4
 80134f2:	200a      	movs	r0, #10
 80134f4:	f002 fdde 	bl	80160b4 <memp_free>
 80134f8:	e7b8      	b.n	801346c <tcpip_thread+0x40>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80134fa:	463b      	mov	r3, r7
 80134fc:	2291      	movs	r2, #145	; 0x91
 80134fe:	490b      	ldr	r1, [pc, #44]	; (801352c <tcpip_thread+0x100>)
 8013500:	480b      	ldr	r0, [pc, #44]	; (8013530 <tcpip_thread+0x104>)
 8013502:	f00d fa09 	bl	8020918 <iprintf>
      continue;
 8013506:	e7b1      	b.n	801346c <tcpip_thread+0x40>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8013508:	463b      	mov	r3, r7
 801350a:	22cf      	movs	r2, #207	; 0xcf
 801350c:	4907      	ldr	r1, [pc, #28]	; (801352c <tcpip_thread+0x100>)
 801350e:	4808      	ldr	r0, [pc, #32]	; (8013530 <tcpip_thread+0x104>)
 8013510:	f00d fa02 	bl	8020918 <iprintf>
 8013514:	e7aa      	b.n	801346c <tcpip_thread+0x40>
 8013516:	bf00      	nop
 8013518:	20026a20 	.word	0x20026a20
 801351c:	20021918 	.word	0x20021918
 8013520:	2002191c 	.word	0x2002191c
 8013524:	20021920 	.word	0x20021920
 8013528:	080268b0 	.word	0x080268b0
 801352c:	080268e0 	.word	0x080268e0
 8013530:	08026800 	.word	0x08026800

08013534 <tcpip_inpkt>:
{
 8013534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013536:	4607      	mov	r7, r0
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8013538:	4814      	ldr	r0, [pc, #80]	; (801358c <tcpip_inpkt+0x58>)
{
 801353a:	460e      	mov	r6, r1
 801353c:	4615      	mov	r5, r2
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801353e:	f00b fdff 	bl	801f140 <sys_mbox_valid>
 8013542:	b188      	cbz	r0, 8013568 <tcpip_inpkt+0x34>
  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8013544:	22fe      	movs	r2, #254	; 0xfe
 8013546:	4912      	ldr	r1, [pc, #72]	; (8013590 <tcpip_inpkt+0x5c>)
 8013548:	200a      	movs	r0, #10
 801354a:	f002 fd8f 	bl	801606c <memp_malloc_fn>
  if (msg == NULL) {
 801354e:	4604      	mov	r4, r0
 8013550:	b1c0      	cbz	r0, 8013584 <tcpip_inpkt+0x50>
  msg->type = TCPIP_MSG_INPKT;
 8013552:	2300      	movs	r3, #0
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8013554:	4601      	mov	r1, r0
  msg->msg.inp.input_fn = input_fn;
 8013556:	60c5      	str	r5, [r0, #12]
  msg->type = TCPIP_MSG_INPKT;
 8013558:	7003      	strb	r3, [r0, #0]
  msg->msg.inp.netif = inp;
 801355a:	e9c0 7601 	strd	r7, r6, [r0, #4]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801355e:	480b      	ldr	r0, [pc, #44]	; (801358c <tcpip_inpkt+0x58>)
 8013560:	f00b fdba 	bl	801f0d8 <sys_mbox_trypost>
 8013564:	b938      	cbnz	r0, 8013576 <tcpip_inpkt+0x42>
}
 8013566:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8013568:	4b09      	ldr	r3, [pc, #36]	; (8013590 <tcpip_inpkt+0x5c>)
 801356a:	22fc      	movs	r2, #252	; 0xfc
 801356c:	4909      	ldr	r1, [pc, #36]	; (8013594 <tcpip_inpkt+0x60>)
 801356e:	480a      	ldr	r0, [pc, #40]	; (8013598 <tcpip_inpkt+0x64>)
 8013570:	f00d f9d2 	bl	8020918 <iprintf>
 8013574:	e7e6      	b.n	8013544 <tcpip_inpkt+0x10>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8013576:	4621      	mov	r1, r4
 8013578:	200a      	movs	r0, #10
 801357a:	f002 fd9b 	bl	80160b4 <memp_free>
    return ERR_MEM;
 801357e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8013582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_MEM;
 8013584:	f04f 30ff 	mov.w	r0, #4294967295
}
 8013588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801358a:	bf00      	nop
 801358c:	20021920 	.word	0x20021920
 8013590:	080268b0 	.word	0x080268b0
 8013594:	080268a0 	.word	0x080268a0
 8013598:	08026800 	.word	0x08026800

0801359c <tcpip_input>:
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801359c:	f891 3035 	ldrb.w	r3, [r1, #53]	; 0x35
 80135a0:	f013 0f18 	tst.w	r3, #24
 80135a4:	d102      	bne.n	80135ac <tcpip_input+0x10>
    return tcpip_inpkt(p, inp, ip_input);
 80135a6:	4a03      	ldr	r2, [pc, #12]	; (80135b4 <tcpip_input+0x18>)
 80135a8:	f7ff bfc4 	b.w	8013534 <tcpip_inpkt>
    return tcpip_inpkt(p, inp, ethernet_input);
 80135ac:	4a02      	ldr	r2, [pc, #8]	; (80135b8 <tcpip_input+0x1c>)
 80135ae:	f7ff bfc1 	b.w	8013534 <tcpip_inpkt>
 80135b2:	bf00      	nop
 80135b4:	0801e07d 	.word	0x0801e07d
 80135b8:	0801ef51 	.word	0x0801ef51

080135bc <tcpip_try_callback>:
{
 80135bc:	b570      	push	{r4, r5, r6, lr}
 80135be:	4606      	mov	r6, r0
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80135c0:	4814      	ldr	r0, [pc, #80]	; (8013614 <tcpip_try_callback+0x58>)
{
 80135c2:	460d      	mov	r5, r1
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80135c4:	f00b fdbc 	bl	801f140 <sys_mbox_valid>
 80135c8:	b188      	cbz	r0, 80135ee <tcpip_try_callback+0x32>
  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 80135ca:	f240 125f 	movw	r2, #351	; 0x15f
 80135ce:	4912      	ldr	r1, [pc, #72]	; (8013618 <tcpip_try_callback+0x5c>)
 80135d0:	2009      	movs	r0, #9
 80135d2:	f002 fd4b 	bl	801606c <memp_malloc_fn>
  if (msg == NULL) {
 80135d6:	4604      	mov	r4, r0
 80135d8:	b1c0      	cbz	r0, 801360c <tcpip_try_callback+0x50>
  msg->type = TCPIP_MSG_CALLBACK;
 80135da:	2303      	movs	r3, #3
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80135dc:	4601      	mov	r1, r0
  msg->msg.cb.ctx = ctx;
 80135de:	e9c0 6501 	strd	r6, r5, [r0, #4]
  msg->type = TCPIP_MSG_CALLBACK;
 80135e2:	7003      	strb	r3, [r0, #0]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80135e4:	480b      	ldr	r0, [pc, #44]	; (8013614 <tcpip_try_callback+0x58>)
 80135e6:	f00b fd77 	bl	801f0d8 <sys_mbox_trypost>
 80135ea:	b940      	cbnz	r0, 80135fe <tcpip_try_callback+0x42>
}
 80135ec:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80135ee:	4b0a      	ldr	r3, [pc, #40]	; (8013618 <tcpip_try_callback+0x5c>)
 80135f0:	f240 125d 	movw	r2, #349	; 0x15d
 80135f4:	4909      	ldr	r1, [pc, #36]	; (801361c <tcpip_try_callback+0x60>)
 80135f6:	480a      	ldr	r0, [pc, #40]	; (8013620 <tcpip_try_callback+0x64>)
 80135f8:	f00d f98e 	bl	8020918 <iprintf>
 80135fc:	e7e5      	b.n	80135ca <tcpip_try_callback+0xe>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 80135fe:	4621      	mov	r1, r4
 8013600:	2009      	movs	r0, #9
 8013602:	f002 fd57 	bl	80160b4 <memp_free>
    return ERR_MEM;
 8013606:	f04f 30ff 	mov.w	r0, #4294967295
}
 801360a:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_MEM;
 801360c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8013610:	bd70      	pop	{r4, r5, r6, pc}
 8013612:	bf00      	nop
 8013614:	20021920 	.word	0x20021920
 8013618:	080268b0 	.word	0x080268b0
 801361c:	080268a0 	.word	0x080268a0
 8013620:	08026800 	.word	0x08026800

08013624 <tcpip_init>:
{
 8013624:	b530      	push	{r4, r5, lr}
 8013626:	b083      	sub	sp, #12
 8013628:	4605      	mov	r5, r0
 801362a:	460c      	mov	r4, r1
  lwip_init();
 801362c:	f001 ff9c 	bl	8015568 <lwip_init>
  tcpip_init_done = initfunc;
 8013630:	4a12      	ldr	r2, [pc, #72]	; (801367c <tcpip_init+0x58>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8013632:	2106      	movs	r1, #6
  tcpip_init_done_arg = arg;
 8013634:	4b12      	ldr	r3, [pc, #72]	; (8013680 <tcpip_init+0x5c>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8013636:	4813      	ldr	r0, [pc, #76]	; (8013684 <tcpip_init+0x60>)
  tcpip_init_done = initfunc;
 8013638:	6015      	str	r5, [r2, #0]
  tcpip_init_done_arg = arg;
 801363a:	601c      	str	r4, [r3, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 801363c:	f00b fd28 	bl	801f090 <sys_mbox_new>
 8013640:	b9a0      	cbnz	r0, 801366c <tcpip_init+0x48>
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8013642:	4811      	ldr	r0, [pc, #68]	; (8013688 <tcpip_init+0x64>)
 8013644:	f00b fd8e 	bl	801f164 <sys_mutex_new>
 8013648:	b130      	cbz	r0, 8013658 <tcpip_init+0x34>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 801364a:	4b10      	ldr	r3, [pc, #64]	; (801368c <tcpip_init+0x68>)
 801364c:	f240 2265 	movw	r2, #613	; 0x265
 8013650:	490f      	ldr	r1, [pc, #60]	; (8013690 <tcpip_init+0x6c>)
 8013652:	4810      	ldr	r0, [pc, #64]	; (8013694 <tcpip_init+0x70>)
 8013654:	f00d f960 	bl	8020918 <iprintf>
  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8013658:	2200      	movs	r2, #0
 801365a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801365e:	490e      	ldr	r1, [pc, #56]	; (8013698 <tcpip_init+0x74>)
 8013660:	9200      	str	r2, [sp, #0]
 8013662:	480e      	ldr	r0, [pc, #56]	; (801369c <tcpip_init+0x78>)
 8013664:	f00b fdae 	bl	801f1c4 <sys_thread_new>
}
 8013668:	b003      	add	sp, #12
 801366a:	bd30      	pop	{r4, r5, pc}
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 801366c:	4b07      	ldr	r3, [pc, #28]	; (801368c <tcpip_init+0x68>)
 801366e:	f240 2261 	movw	r2, #609	; 0x261
 8013672:	490b      	ldr	r1, [pc, #44]	; (80136a0 <tcpip_init+0x7c>)
 8013674:	4807      	ldr	r0, [pc, #28]	; (8013694 <tcpip_init+0x70>)
 8013676:	f00d f94f 	bl	8020918 <iprintf>
 801367a:	e7e2      	b.n	8013642 <tcpip_init+0x1e>
 801367c:	20021918 	.word	0x20021918
 8013680:	2002191c 	.word	0x2002191c
 8013684:	20021920 	.word	0x20021920
 8013688:	20026a20 	.word	0x20026a20
 801368c:	080268b0 	.word	0x080268b0
 8013690:	0802686c 	.word	0x0802686c
 8013694:	08026800 	.word	0x08026800
 8013698:	0801342d 	.word	0x0801342d
 801369c:	08026890 	.word	0x08026890
 80136a0:	08026848 	.word	0x08026848

080136a4 <pbuf_free_callback>:
 * @return ERR_OK if callback could be enqueued, an err_t if not
 */
err_t
pbuf_free_callback(struct pbuf *p)
{
  return tcpip_try_callback(pbuf_free_int, p);
 80136a4:	4601      	mov	r1, r0
 80136a6:	4801      	ldr	r0, [pc, #4]	; (80136ac <pbuf_free_callback+0x8>)
 80136a8:	f7ff bf88 	b.w	80135bc <tcpip_try_callback>
 80136ac:	08013429 	.word	0x08013429

080136b0 <fs_open>:
err_t
fs_open(struct fs_file *file, const char *name)
{
  const struct fsdata_file *f;

  if ((file == NULL) || (name == NULL)) {
 80136b0:	b1e8      	cbz	r0, 80136ee <fs_open+0x3e>
 80136b2:	b1e1      	cbz	r1, 80136ee <fs_open+0x3e>
{
 80136b4:	b570      	push	{r4, r5, r6, lr}
 80136b6:	460d      	mov	r5, r1
 80136b8:	4606      	mov	r6, r0
 80136ba:	490f      	ldr	r1, [pc, #60]	; (80136f8 <fs_open+0x48>)
    return ERR_OK;
  }
  file->is_custom_file = 0;
#endif /* LWIP_HTTPD_CUSTOM_FILES */

  for (f = FS_ROOT; f != NULL; f = f->next) {
 80136bc:	4c0f      	ldr	r4, [pc, #60]	; (80136fc <fs_open+0x4c>)
 80136be:	e000      	b.n	80136c2 <fs_open+0x12>
 80136c0:	6861      	ldr	r1, [r4, #4]
    if (!strcmp(name, (const char *)f->name)) {
 80136c2:	4628      	mov	r0, r5
 80136c4:	f7ec fdbc 	bl	8000240 <strcmp>
 80136c8:	b130      	cbz	r0, 80136d8 <fs_open+0x28>
  for (f = FS_ROOT; f != NULL; f = f->next) {
 80136ca:	6824      	ldr	r4, [r4, #0]
 80136cc:	2c00      	cmp	r4, #0
 80136ce:	d1f7      	bne.n	80136c0 <fs_open+0x10>
#endif /* #if LWIP_HTTPD_FILE_STATE */
      return ERR_OK;
    }
  }
  /* file not found */
  return ERR_VAL;
 80136d0:	f06f 0305 	mvn.w	r3, #5
}
 80136d4:	4618      	mov	r0, r3
 80136d6:	bd70      	pop	{r4, r5, r6, pc}
      file->len = f->len;
 80136d8:	68e2      	ldr	r2, [r4, #12]
      return ERR_OK;
 80136da:	4603      	mov	r3, r0
      file->data = (const char *)f->data;
 80136dc:	68a1      	ldr	r1, [r4, #8]
      file->pextension = NULL;
 80136de:	e9c6 2002 	strd	r2, r0, [r6, #8]
      file->len = f->len;
 80136e2:	e9c6 1200 	strd	r1, r2, [r6]
      file->flags = f->flags;
 80136e6:	7c22      	ldrb	r2, [r4, #16]
}
 80136e8:	4618      	mov	r0, r3
      file->flags = f->flags;
 80136ea:	7432      	strb	r2, [r6, #16]
}
 80136ec:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_ARG;
 80136ee:	f06f 030f 	mvn.w	r3, #15
}
 80136f2:	4618      	mov	r0, r3
 80136f4:	4770      	bx	lr
 80136f6:	bf00      	nop
 80136f8:	08031784 	.word	0x08031784
 80136fc:	0803c8f0 	.word	0x0803c8f0

08013700 <fs_close>:
#endif /* LWIP_HTTPD_CUSTOM_FILES */
#if LWIP_HTTPD_FILE_STATE
  fs_state_free(file, file->state);
#endif /* #if LWIP_HTTPD_FILE_STATE */
  LWIP_UNUSED_ARG(file);
}
 8013700:	4770      	bx	lr
 8013702:	bf00      	nop

08013704 <fs_bytes_left>:
#endif /* LWIP_HTTPD_FS_ASYNC_READ */
/*-----------------------------------------------------------------------------------*/
int
fs_bytes_left(struct fs_file *file)
{
  return file->len - file->index;
 8013704:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
}
 8013708:	1a10      	subs	r0, r2, r0
 801370a:	4770      	bx	lr

0801370c <http_write>:
 * @param apiflags directly passed to tcp_write
 * @return the return value of tcp_write
 */
static err_t
http_write(struct altcp_pcb *pcb, const void *ptr, u16_t *length, u8_t apiflags)
{
 801370c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t len, max_len;
  err_t err;
  LWIP_ASSERT("length != NULL", length != NULL);
  len = *length;
 8013710:	8814      	ldrh	r4, [r2, #0]
  if (len == 0) {
 8013712:	b374      	cbz	r4, 8013772 <http_write+0x66>
 8013714:	461f      	mov	r7, r3
  if (max_len < len) {
    len = max_len;
  }
#ifdef HTTPD_MAX_WRITE_LEN
  /* Additional limitation: e.g. don't enqueue more than 2*mss at once */
  max_len = HTTPD_MAX_WRITE_LEN(pcb);
 8013716:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8013718:	4605      	mov	r5, r0
 801371a:	4690      	mov	r8, r2
 801371c:	005b      	lsls	r3, r3, #1
 801371e:	f8b0 2064 	ldrh.w	r2, [r0, #100]	; 0x64
 8013722:	460e      	mov	r6, r1
 8013724:	b298      	uxth	r0, r3
 8013726:	4290      	cmp	r0, r2
 8013728:	bf28      	it	cs
 801372a:	4610      	movcs	r0, r2
 801372c:	4284      	cmp	r4, r0
 801372e:	bf28      	it	cs
 8013730:	4604      	movcs	r4, r0
    len = max_len;
  }
#endif /* HTTPD_MAX_WRITE_LEN */
  do {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Trying to send %d bytes\n", len));
    err = altcp_write(pcb, ptr, len, apiflags);
 8013732:	463b      	mov	r3, r7
 8013734:	4622      	mov	r2, r4
 8013736:	4631      	mov	r1, r6
 8013738:	4628      	mov	r0, r5
 801373a:	f006 fd41 	bl	801a1c0 <tcp_write>
    if (err == ERR_MEM) {
 801373e:	1c43      	adds	r3, r0, #1
 8013740:	d003      	beq.n	801374a <http_write+0x3e>
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE,
                  ("Send failed, trying less (%d bytes)\n", len));
    }
  } while ((err == ERR_MEM) && (len > 1));

  if (err == ERR_OK) {
 8013742:	b950      	cbnz	r0, 801375a <http_write+0x4e>
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Sent %d bytes\n", len));
    *length = len;
 8013744:	f8a8 4000 	strh.w	r4, [r8]
 8013748:	e00a      	b.n	8013760 <http_write+0x54>
      if ((altcp_sndbuf(pcb) == 0) ||
 801374a:	f8b5 3064 	ldrh.w	r3, [r5, #100]	; 0x64
 801374e:	b123      	cbz	r3, 801375a <http_write+0x4e>
 8013750:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
        len /= 2;
 8013754:	0864      	lsrs	r4, r4, #1
      if ((altcp_sndbuf(pcb) == 0) ||
 8013756:	2b08      	cmp	r3, #8
 8013758:	d908      	bls.n	801376c <http_write+0x60>
  } else {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Send failed with err %d (\"%s\")\n", err, lwip_strerr(err)));
    *length = 0;
 801375a:	2300      	movs	r3, #0
 801375c:	f8a8 3000 	strh.w	r3, [r8]

#if LWIP_HTTPD_SUPPORT_11_KEEPALIVE
  /* ensure nagle is normally enabled (only disabled for persistent connections
     when all data has been enqueued but the connection stays open for the next
     request */
  altcp_nagle_enable(pcb);
 8013760:	8b6b      	ldrh	r3, [r5, #26]
 8013762:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013766:	836b      	strh	r3, [r5, #26]
#endif

  return err;
}
 8013768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  } while ((err == ERR_MEM) && (len > 1));
 801376c:	2c01      	cmp	r4, #1
 801376e:	d8e0      	bhi.n	8013732 <http_write+0x26>
 8013770:	e7f3      	b.n	801375a <http_write+0x4e>
    return ERR_OK;
 8013772:	4620      	mov	r0, r4
}
 8013774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013778 <http_state_eof>:
{
 8013778:	b510      	push	{r4, lr}
 801377a:	4604      	mov	r4, r0
  if (hs->handle) {
 801377c:	6940      	ldr	r0, [r0, #20]
 801377e:	b118      	cbz	r0, 8013788 <http_state_eof+0x10>
    fs_close(hs->handle);
 8013780:	f7ff ffbe 	bl	8013700 <fs_close>
    hs->handle = NULL;
 8013784:	2300      	movs	r3, #0
 8013786:	6163      	str	r3, [r4, #20]
  if (hs->ssi) {
 8013788:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 801378a:	b118      	cbz	r0, 8013794 <http_state_eof+0x1c>
    HTTP_FREE_SSI_STATE(ssi);
 801378c:	f002 f8ac 	bl	80158e8 <mem_free>
    hs->ssi = NULL;
 8013790:	2300      	movs	r3, #0
 8013792:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (hs->req) {
 8013794:	6a20      	ldr	r0, [r4, #32]
 8013796:	b118      	cbz	r0, 80137a0 <http_state_eof+0x28>
    pbuf_free(hs->req);
 8013798:	f002 ff66 	bl	8016668 <pbuf_free>
    hs->req = NULL;
 801379c:	2300      	movs	r3, #0
 801379e:	6223      	str	r3, [r4, #32]
}
 80137a0:	bd10      	pop	{r4, pc}
 80137a2:	bf00      	nop

080137a4 <http_get_404_file>:
 * @param uri pointer that receives the actual file name URI
 * @return file struct for the error page or NULL no matching file was found
 */
static struct fs_file *
http_get_404_file(struct http_state *hs, const char **uri)
{
 80137a4:	b538      	push	{r3, r4, r5, lr}
 80137a6:	460d      	mov	r5, r1
  err_t err;

  *uri = "/404.html";
 80137a8:	490c      	ldr	r1, [pc, #48]	; (80137dc <http_get_404_file+0x38>)
  err = fs_open(&hs->file_handle, *uri);
 80137aa:	4604      	mov	r4, r0
  *uri = "/404.html";
 80137ac:	6029      	str	r1, [r5, #0]
  err = fs_open(&hs->file_handle, *uri);
 80137ae:	f7ff ff7f 	bl	80136b0 <fs_open>
  if (err != ERR_OK) {
 80137b2:	b908      	cbnz	r0, 80137b8 <http_get_404_file+0x14>
      }
    }
  }

  return &hs->file_handle;
}
 80137b4:	4620      	mov	r0, r4
 80137b6:	bd38      	pop	{r3, r4, r5, pc}
    *uri = "/404.htm";
 80137b8:	4909      	ldr	r1, [pc, #36]	; (80137e0 <http_get_404_file+0x3c>)
    err = fs_open(&hs->file_handle, *uri);
 80137ba:	4620      	mov	r0, r4
    *uri = "/404.htm";
 80137bc:	6029      	str	r1, [r5, #0]
    err = fs_open(&hs->file_handle, *uri);
 80137be:	f7ff ff77 	bl	80136b0 <fs_open>
    if (err != ERR_OK) {
 80137c2:	2800      	cmp	r0, #0
 80137c4:	d0f6      	beq.n	80137b4 <http_get_404_file+0x10>
      *uri = "/404.shtml";
 80137c6:	4907      	ldr	r1, [pc, #28]	; (80137e4 <http_get_404_file+0x40>)
      err = fs_open(&hs->file_handle, *uri);
 80137c8:	4620      	mov	r0, r4
      *uri = "/404.shtml";
 80137ca:	6029      	str	r1, [r5, #0]
      err = fs_open(&hs->file_handle, *uri);
 80137cc:	f7ff ff70 	bl	80136b0 <fs_open>
      if (err != ERR_OK) {
 80137d0:	2800      	cmp	r0, #0
 80137d2:	d0ef      	beq.n	80137b4 <http_get_404_file+0x10>
        *uri = NULL;
 80137d4:	2300      	movs	r3, #0
        return NULL;
 80137d6:	461c      	mov	r4, r3
        *uri = NULL;
 80137d8:	602b      	str	r3, [r5, #0]
        return NULL;
 80137da:	e7eb      	b.n	80137b4 <http_get_404_file+0x10>
 80137dc:	0803c960 	.word	0x0803c960
 80137e0:	0803c96c 	.word	0x0803c96c
 80137e4:	0803c978 	.word	0x0803c978

080137e8 <http_accept>:
  struct http_state *hs;
  LWIP_UNUSED_ARG(err);
  LWIP_UNUSED_ARG(arg);
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept %p / %p\n", (void *)pcb, arg));

  if ((err != ERR_OK) || (pcb == NULL)) {
 80137e8:	bb82      	cbnz	r2, 801384c <http_accept+0x64>
{
 80137ea:	b570      	push	{r4, r5, r6, lr}
  if ((err != ERR_OK) || (pcb == NULL)) {
 80137ec:	fab1 f581 	clz	r5, r1
 80137f0:	096d      	lsrs	r5, r5, #5
 80137f2:	bb45      	cbnz	r5, 8013846 <http_accept+0x5e>
 80137f4:	460c      	mov	r4, r1
    return ERR_VAL;
  }

  /* Set priority */
  altcp_setprio(pcb, HTTPD_TCP_PRIO);
 80137f6:	2101      	movs	r1, #1
 80137f8:	4620      	mov	r0, r4
 80137fa:	f003 fd81 	bl	8017300 <tcp_setprio>
  struct http_state *ret = HTTP_ALLOC_HTTP_STATE();
 80137fe:	2034      	movs	r0, #52	; 0x34
 8013800:	f002 fa42 	bl	8015c88 <mem_malloc>
  if (ret != NULL) {
 8013804:	4606      	mov	r6, r0
 8013806:	b1d8      	cbz	r0, 8013840 <http_accept+0x58>
  memset(hs, 0, sizeof(struct http_state));
 8013808:	2234      	movs	r2, #52	; 0x34
 801380a:	4629      	mov	r1, r5
 801380c:	f00c f903 	bl	801fa16 <memset>
  }
  hs->pcb = pcb;

  /* Tell TCP that this is the structure we wish to be passed for our
     callbacks. */
  altcp_arg(pcb, hs);
 8013810:	4631      	mov	r1, r6
 8013812:	4620      	mov	r0, r4
  hs->pcb = pcb;
 8013814:	61f4      	str	r4, [r6, #28]
  altcp_arg(pcb, hs);
 8013816:	f003 fda9 	bl	801736c <tcp_arg>

  /* Set up the various callback functions */
  altcp_recv(pcb, http_recv);
 801381a:	4620      	mov	r0, r4
 801381c:	490d      	ldr	r1, [pc, #52]	; (8013854 <http_accept+0x6c>)
 801381e:	f003 fda9 	bl	8017374 <tcp_recv>
  altcp_err(pcb, http_err);
 8013822:	4620      	mov	r0, r4
 8013824:	490c      	ldr	r1, [pc, #48]	; (8013858 <http_accept+0x70>)
 8013826:	f003 fddd 	bl	80173e4 <tcp_err>
  altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 801382a:	2204      	movs	r2, #4
 801382c:	4620      	mov	r0, r4
 801382e:	490b      	ldr	r1, [pc, #44]	; (801385c <http_accept+0x74>)
 8013830:	f003 fdfa 	bl	8017428 <tcp_poll>
  altcp_sent(pcb, http_sent);
 8013834:	4620      	mov	r0, r4
 8013836:	490a      	ldr	r1, [pc, #40]	; (8013860 <http_accept+0x78>)
 8013838:	f003 fdb8 	bl	80173ac <tcp_sent>

  return ERR_OK;
 801383c:	4628      	mov	r0, r5
}
 801383e:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_MEM;
 8013840:	f04f 30ff 	mov.w	r0, #4294967295
}
 8013844:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_VAL;
 8013846:	f06f 0005 	mvn.w	r0, #5
}
 801384a:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_VAL;
 801384c:	f06f 0005 	mvn.w	r0, #5
}
 8013850:	4770      	bx	lr
 8013852:	bf00      	nop
 8013854:	08014421 	.word	0x08014421
 8013858:	08014875 	.word	0x08014875
 801385c:	080143c9 	.word	0x080143c9
 8013860:	080143ad 	.word	0x080143ad

08013864 <http_init_file>:
{
 8013864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013868:	b087      	sub	sp, #28
 801386a:	4604      	mov	r4, r0
  if (file != NULL) {
 801386c:	460d      	mov	r5, r1
{
 801386e:	f89d 7040 	ldrb.w	r7, [sp, #64]	; 0x40
 8013872:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8013874:	e9cd 2303 	strd	r2, r3, [sp, #12]
  if (file != NULL) {
 8013878:	2900      	cmp	r1, #0
 801387a:	f000 80ad 	beq.w	80139d8 <http_init_file+0x174>
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 801387e:	680b      	ldr	r3, [r1, #0]
 8013880:	2b00      	cmp	r3, #0
 8013882:	f000 80af 	beq.w	80139e4 <http_init_file+0x180>
    if (tag_check) {
 8013886:	2f00      	cmp	r7, #0
 8013888:	d16e      	bne.n	8013968 <http_init_file+0x104>
    hs->handle = file;
 801388a:	6165      	str	r5, [r4, #20]
    if (params != NULL) {
 801388c:	2e00      	cmp	r6, #0
 801388e:	d04e      	beq.n	801392e <http_init_file+0xca>
 8013890:	4b64      	ldr	r3, [pc, #400]	; (8013a24 <http_init_file+0x1c0>)
  if (!params || (params[0] == '\0')) {
 8013892:	7837      	ldrb	r7, [r6, #0]
 8013894:	9305      	str	r3, [sp, #20]
 8013896:	2f00      	cmp	r7, #0
 8013898:	d041      	beq.n	801391e <http_init_file+0xba>
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 801389a:	2700      	movs	r7, #0
 801389c:	f8df a188 	ldr.w	sl, [pc, #392]	; 8013a28 <http_init_file+0x1c4>
 80138a0:	4699      	mov	r9, r3
 80138a2:	46b3      	mov	fp, r6
 80138a4:	e016      	b.n	80138d4 <http_init_file+0x70>
      *pair = '\0';
 80138a6:	f04f 0300 	mov.w	r3, #0
 80138aa:	f808 3b01 	strb.w	r3, [r8], #1
 80138ae:	f1b8 0f00 	cmp.w	r8, #0
 80138b2:	bf08      	it	eq
 80138b4:	2600      	moveq	r6, #0
    equals = strchr(equals, '=');
 80138b6:	4658      	mov	r0, fp
 80138b8:	213d      	movs	r1, #61	; 0x3d
 80138ba:	f00d fa1d 	bl	8020cf8 <strchr>
    if (equals) {
 80138be:	b338      	cbz	r0, 8013910 <http_init_file+0xac>
      *equals = '\0';
 80138c0:	f04f 0300 	mov.w	r3, #0
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 80138c4:	46c3      	mov	fp, r8
 80138c6:	f109 0904 	add.w	r9, r9, #4
      *equals = '\0';
 80138ca:	f800 3b01 	strb.w	r3, [r0], #1
      http_cgi_param_vals[loop] = equals + 1;
 80138ce:	f849 0c04 	str.w	r0, [r9, #-4]
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 80138d2:	b326      	cbz	r6, 801391e <http_init_file+0xba>
 80138d4:	3701      	adds	r7, #1
    pair = strchr(pair, '&');
 80138d6:	2126      	movs	r1, #38	; 0x26
 80138d8:	4658      	mov	r0, fp
    http_cgi_params[loop] = pair;
 80138da:	f84a bb04 	str.w	fp, [sl], #4
    pair = strchr(pair, '&');
 80138de:	f00d fa0b 	bl	8020cf8 <strchr>
 80138e2:	2f0f      	cmp	r7, #15
    if (pair) {
 80138e4:	4680      	mov	r8, r0
 80138e6:	bfcc      	ite	gt
 80138e8:	2600      	movgt	r6, #0
 80138ea:	2601      	movle	r6, #1
 80138ec:	2800      	cmp	r0, #0
 80138ee:	d1da      	bne.n	80138a6 <http_init_file+0x42>
      pair = strchr(equals, ' ');
 80138f0:	2120      	movs	r1, #32
 80138f2:	4658      	mov	r0, fp
 80138f4:	f00d fa00 	bl	8020cf8 <strchr>
      if (pair) {
 80138f8:	2800      	cmp	r0, #0
 80138fa:	f000 8090 	beq.w	8013a1e <http_init_file+0x1ba>
        *pair = '\0';
 80138fe:	f880 8000 	strb.w	r8, [r0]
    equals = strchr(equals, '=');
 8013902:	213d      	movs	r1, #61	; 0x3d
 8013904:	4658      	mov	r0, fp
        *pair = '\0';
 8013906:	4646      	mov	r6, r8
    equals = strchr(equals, '=');
 8013908:	f00d f9f6 	bl	8020cf8 <strchr>
    if (equals) {
 801390c:	2800      	cmp	r0, #0
 801390e:	d1d7      	bne.n	80138c0 <http_init_file+0x5c>
      http_cgi_param_vals[loop] = NULL;
 8013910:	f8c9 0000 	str.w	r0, [r9]
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8013914:	46c3      	mov	fp, r8
 8013916:	f109 0904 	add.w	r9, r9, #4
 801391a:	2e00      	cmp	r6, #0
 801391c:	d1da      	bne.n	80138d4 <http_init_file+0x70>
      httpd_cgi_handler(file, uri, count, http_cgi_params, http_cgi_param_vals
 801391e:	9b05      	ldr	r3, [sp, #20]
 8013920:	463a      	mov	r2, r7
 8013922:	9904      	ldr	r1, [sp, #16]
 8013924:	4628      	mov	r0, r5
 8013926:	9300      	str	r3, [sp, #0]
 8013928:	4b3f      	ldr	r3, [pc, #252]	; (8013a28 <http_init_file+0x1c4>)
 801392a:	f7f1 fbdb 	bl	80050e4 <httpd_cgi_handler>
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 801392e:	e9d5 3200 	ldrd	r3, r2, [r5]
 8013932:	2a00      	cmp	r2, #0
    hs->file = file->data;
 8013934:	61a3      	str	r3, [r4, #24]
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 8013936:	db69      	blt.n	8013a0c <http_init_file+0x1a8>
    hs->retries = 0;
 8013938:	2100      	movs	r1, #0
    LWIP_ASSERT("HTTP headers not included in file system",
 801393a:	6963      	ldr	r3, [r4, #20]
      hs->left = (u32_t)file->len;
 801393c:	6262      	str	r2, [r4, #36]	; 0x24
    hs->retries = 0;
 801393e:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
    LWIP_ASSERT("HTTP headers not included in file system",
 8013942:	7c1b      	ldrb	r3, [r3, #16]
 8013944:	07d9      	lsls	r1, r3, #31
 8013946:	d52a      	bpl.n	801399e <http_init_file+0x13a>
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 8013948:	9b03      	ldr	r3, [sp, #12]
 801394a:	2b00      	cmp	r3, #0
 801394c:	d136      	bne.n	80139bc <http_init_file+0x158>
  if (hs->keepalive) {
 801394e:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8013952:	b12b      	cbz	r3, 8013960 <http_init_file+0xfc>
    if (hs->ssi != NULL) {
 8013954:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8013956:	2b00      	cmp	r3, #0
 8013958:	d04f      	beq.n	80139fa <http_init_file+0x196>
      hs->keepalive = 0;
 801395a:	2300      	movs	r3, #0
 801395c:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
}
 8013960:	2000      	movs	r0, #0
 8013962:	b007      	add	sp, #28
 8013964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  struct http_ssi_state *ret = HTTP_ALLOC_SSI_STATE();
 8013968:	f44f 7090 	mov.w	r0, #288	; 0x120
 801396c:	f002 f98c 	bl	8015c88 <mem_malloc>
  if (ret != NULL) {
 8013970:	4607      	mov	r7, r0
 8013972:	2800      	cmp	r0, #0
 8013974:	d089      	beq.n	801388a <http_init_file+0x26>
    memset(ret, 0, sizeof(struct http_ssi_state));
 8013976:	f44f 7290 	mov.w	r2, #288	; 0x120
 801397a:	2100      	movs	r1, #0
 801397c:	f00c f84b 	bl	801fa16 <memset>
        ssi->tag_index = 0;
 8013980:	2200      	movs	r2, #0
        ssi->parse_left = file->len;
 8013982:	e9d5 3100 	ldrd	r3, r1, [r5]
        ssi->tag_index = 0;
 8013986:	823a      	strh	r2, [r7, #16]
        ssi->tag_state = TAG_NONE;
 8013988:	f887 211e 	strb.w	r2, [r7, #286]	; 0x11e
        ssi->parsed = file->data;
 801398c:	603b      	str	r3, [r7, #0]
        ssi->parse_left = file->len;
 801398e:	e9c7 3102 	strd	r3, r1, [r7, #8]
        hs->ssi = ssi;
 8013992:	62e7      	str	r7, [r4, #44]	; 0x2c
    hs->handle = file;
 8013994:	6165      	str	r5, [r4, #20]
    if (params != NULL) {
 8013996:	2e00      	cmp	r6, #0
 8013998:	f47f af7a 	bne.w	8013890 <http_init_file+0x2c>
 801399c:	e7c7      	b.n	801392e <http_init_file+0xca>
    LWIP_ASSERT("HTTP headers not included in file system",
 801399e:	4b23      	ldr	r3, [pc, #140]	; (8013a2c <http_init_file+0x1c8>)
 80139a0:	f640 1244 	movw	r2, #2372	; 0x944
 80139a4:	4922      	ldr	r1, [pc, #136]	; (8013a30 <http_init_file+0x1cc>)
 80139a6:	4823      	ldr	r0, [pc, #140]	; (8013a34 <http_init_file+0x1d0>)
 80139a8:	f00c ffb6 	bl	8020918 <iprintf>
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 80139ac:	9b03      	ldr	r3, [sp, #12]
 80139ae:	2b00      	cmp	r3, #0
 80139b0:	d0cd      	beq.n	801394e <http_init_file+0xea>
 80139b2:	6963      	ldr	r3, [r4, #20]
 80139b4:	7c1b      	ldrb	r3, [r3, #16]
 80139b6:	07db      	lsls	r3, r3, #31
 80139b8:	d5c9      	bpl.n	801394e <http_init_file+0xea>
 80139ba:	6a62      	ldr	r2, [r4, #36]	; 0x24
      char *file_start = lwip_strnstr(hs->file, CRLF CRLF, hs->left);
 80139bc:	491e      	ldr	r1, [pc, #120]	; (8013a38 <http_init_file+0x1d4>)
 80139be:	69a0      	ldr	r0, [r4, #24]
 80139c0:	f000 ffea 	bl	8014998 <lwip_strnstr>
      if (file_start != NULL) {
 80139c4:	2800      	cmp	r0, #0
 80139c6:	d0c2      	beq.n	801394e <http_init_file+0xea>
        int diff = file_start + 4 - hs->file;
 80139c8:	3004      	adds	r0, #4
 80139ca:	69a2      	ldr	r2, [r4, #24]
        hs->left -= (u32_t)diff;
 80139cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
        int diff = file_start + 4 - hs->file;
 80139ce:	1a82      	subs	r2, r0, r2
        hs->file += diff;
 80139d0:	61a0      	str	r0, [r4, #24]
        hs->left -= (u32_t)diff;
 80139d2:	1a9b      	subs	r3, r3, r2
 80139d4:	6263      	str	r3, [r4, #36]	; 0x24
 80139d6:	e7ba      	b.n	801394e <http_init_file+0xea>
    hs->file = NULL;
 80139d8:	e9c0 1105 	strd	r1, r1, [r0, #20]
    hs->left = 0;
 80139dc:	6261      	str	r1, [r4, #36]	; 0x24
    hs->retries = 0;
 80139de:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
 80139e2:	e7b4      	b.n	801394e <http_init_file+0xea>
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 80139e4:	4b11      	ldr	r3, [pc, #68]	; (8013a2c <http_init_file+0x1c8>)
 80139e6:	f640 120b 	movw	r2, #2315	; 0x90b
 80139ea:	4914      	ldr	r1, [pc, #80]	; (8013a3c <http_init_file+0x1d8>)
 80139ec:	4811      	ldr	r0, [pc, #68]	; (8013a34 <http_init_file+0x1d0>)
 80139ee:	f00c ff93 	bl	8020918 <iprintf>
    if (tag_check) {
 80139f2:	2f00      	cmp	r7, #0
 80139f4:	f43f af49 	beq.w	801388a <http_init_file+0x26>
 80139f8:	e7b6      	b.n	8013968 <http_init_file+0x104>
      if ((hs->handle != NULL) &&
 80139fa:	6963      	ldr	r3, [r4, #20]
 80139fc:	2b00      	cmp	r3, #0
 80139fe:	d0af      	beq.n	8013960 <http_init_file+0xfc>
 8013a00:	7c1b      	ldrb	r3, [r3, #16]
 8013a02:	f003 0303 	and.w	r3, r3, #3
 8013a06:	2b01      	cmp	r3, #1
 8013a08:	d1aa      	bne.n	8013960 <http_init_file+0xfc>
 8013a0a:	e7a6      	b.n	801395a <http_init_file+0xf6>
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 8013a0c:	f640 1234 	movw	r2, #2356	; 0x934
 8013a10:	4b06      	ldr	r3, [pc, #24]	; (8013a2c <http_init_file+0x1c8>)
 8013a12:	490b      	ldr	r1, [pc, #44]	; (8013a40 <http_init_file+0x1dc>)
 8013a14:	4807      	ldr	r0, [pc, #28]	; (8013a34 <http_init_file+0x1d0>)
 8013a16:	f00c ff7f 	bl	8020918 <iprintf>
 8013a1a:	686a      	ldr	r2, [r5, #4]
 8013a1c:	e78c      	b.n	8013938 <http_init_file+0xd4>
      if (pair) {
 8013a1e:	4646      	mov	r6, r8
 8013a20:	e749      	b.n	80138b6 <http_init_file+0x52>
 8013a22:	bf00      	nop
 8013a24:	20021924 	.word	0x20021924
 8013a28:	20021964 	.word	0x20021964
 8013a2c:	0803c984 	.word	0x0803c984
 8013a30:	0803c9f0 	.word	0x0803c9f0
 8013a34:	08026800 	.word	0x08026800
 8013a38:	0802494c 	.word	0x0802494c
 8013a3c:	0803c9bc 	.word	0x0803c9bc
 8013a40:	0803c9d0 	.word	0x0803c9d0

08013a44 <http_find_file>:
{
 8013a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a48:	4605      	mov	r5, r0
 8013a4a:	b087      	sub	sp, #28
  size_t uri_len = strlen(uri);
 8013a4c:	4608      	mov	r0, r1
 8013a4e:	460c      	mov	r4, r1
{
 8013a50:	9105      	str	r1, [sp, #20]
 8013a52:	4690      	mov	r8, r2
 8013a54:	462e      	mov	r6, r5
  size_t uri_len = strlen(uri);
 8013a56:	f7ec fbfd 	bl	8000254 <strlen>
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 8013a5a:	4607      	mov	r7, r0
 8013a5c:	b118      	cbz	r0, 8013a66 <http_find_file+0x22>
 8013a5e:	1e43      	subs	r3, r0, #1
 8013a60:	5ce2      	ldrb	r2, [r4, r3]
 8013a62:	2a2f      	cmp	r2, #47	; 0x2f
 8013a64:	d064      	beq.n	8013b30 <http_find_file+0xec>
  u8_t tag_check = 0;
 8013a66:	f04f 0900 	mov.w	r9, #0
    params = (char *)strchr(uri, '?');
 8013a6a:	213f      	movs	r1, #63	; 0x3f
 8013a6c:	4620      	mov	r0, r4
 8013a6e:	f00d f943 	bl	8020cf8 <strchr>
    if (params != NULL) {
 8013a72:	4607      	mov	r7, r0
 8013a74:	b118      	cbz	r0, 8013a7e <http_find_file+0x3a>
      *params = '\0';
 8013a76:	2300      	movs	r3, #0
 8013a78:	f807 3b01 	strb.w	r3, [r7], #1
 8013a7c:	9c05      	ldr	r4, [sp, #20]
    err = fs_open(&hs->file_handle, uri);
 8013a7e:	4621      	mov	r1, r4
 8013a80:	4628      	mov	r0, r5
 8013a82:	f7ff fe15 	bl	80136b0 <fs_open>
    if (err == ERR_OK) {
 8013a86:	b998      	cbnz	r0, 8013ab0 <http_find_file+0x6c>
    if (file != NULL) {
 8013a88:	b1ce      	cbz	r6, 8013abe <http_find_file+0x7a>
      if (file->flags & FS_FILE_FLAGS_SSI) {
 8013a8a:	7c33      	ldrb	r3, [r6, #16]
 8013a8c:	9c05      	ldr	r4, [sp, #20]
 8013a8e:	f013 0908 	ands.w	r9, r3, #8
 8013a92:	d01b      	beq.n	8013acc <http_find_file+0x88>
        tag_check = 1;
 8013a94:	f04f 0901 	mov.w	r9, #1
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 8013a98:	4623      	mov	r3, r4
 8013a9a:	4642      	mov	r2, r8
 8013a9c:	4631      	mov	r1, r6
 8013a9e:	9701      	str	r7, [sp, #4]
 8013aa0:	f8cd 9000 	str.w	r9, [sp]
 8013aa4:	4628      	mov	r0, r5
 8013aa6:	f7ff fedd 	bl	8013864 <http_init_file>
}
 8013aaa:	b007      	add	sp, #28
 8013aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      file = http_get_404_file(hs, &uri);
 8013ab0:	a905      	add	r1, sp, #20
 8013ab2:	4628      	mov	r0, r5
 8013ab4:	f7ff fe76 	bl	80137a4 <http_get_404_file>
 8013ab8:	4606      	mov	r6, r0
    if (file != NULL) {
 8013aba:	2e00      	cmp	r6, #0
 8013abc:	d1e5      	bne.n	8013a8a <http_find_file+0x46>
    file = http_get_404_file(hs, &uri);
 8013abe:	a905      	add	r1, sp, #20
 8013ac0:	4628      	mov	r0, r5
 8013ac2:	f7ff fe6f 	bl	80137a4 <http_get_404_file>
 8013ac6:	9c05      	ldr	r4, [sp, #20]
 8013ac8:	4606      	mov	r6, r0
 8013aca:	e7e5      	b.n	8013a98 <http_find_file+0x54>
    char *param = (char *)strstr(uri, "?");
 8013acc:	213f      	movs	r1, #63	; 0x3f
 8013ace:	4620      	mov	r0, r4
 8013ad0:	f00d f912 	bl	8020cf8 <strchr>
    if (param != NULL) {
 8013ad4:	4682      	mov	sl, r0
 8013ad6:	b108      	cbz	r0, 8013adc <http_find_file+0x98>
      *param = 0;
 8013ad8:	f880 9000 	strb.w	r9, [r0]
    for (sub = strstr(sub, "."); sub != NULL; sub = strstr(sub, ".")) {
 8013adc:	212e      	movs	r1, #46	; 0x2e
 8013ade:	4620      	mov	r0, r4
 8013ae0:	f00d f90a 	bl	8020cf8 <strchr>
 8013ae4:	4681      	mov	r9, r0
 8013ae6:	b908      	cbnz	r0, 8013aec <http_find_file+0xa8>
 8013ae8:	e08b      	b.n	8013c02 <http_find_file+0x1be>
 8013aea:	4681      	mov	r9, r0
 8013aec:	212e      	movs	r1, #46	; 0x2e
 8013aee:	f109 0001 	add.w	r0, r9, #1
 8013af2:	f00d f901 	bl	8020cf8 <strchr>
 8013af6:	2800      	cmp	r0, #0
 8013af8:	d1f7      	bne.n	8013aea <http_find_file+0xa6>
 8013afa:	4c43      	ldr	r4, [pc, #268]	; (8013c08 <http_find_file+0x1c4>)
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 8013afc:	4648      	mov	r0, r9
    for (sub = strstr(sub, "."); sub != NULL; sub = strstr(sub, ".")) {
 8013afe:	4943      	ldr	r1, [pc, #268]	; (8013c0c <http_find_file+0x1c8>)
 8013b00:	f104 0b10 	add.w	fp, r4, #16
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 8013b04:	f000 ff70 	bl	80149e8 <lwip_stricmp>
 8013b08:	b140      	cbz	r0, 8013b1c <http_find_file+0xd8>
    for (loop = 0; loop < NUM_SHTML_EXTENSIONS; loop++) {
 8013b0a:	455c      	cmp	r4, fp
 8013b0c:	d04c      	beq.n	8013ba8 <http_find_file+0x164>
 8013b0e:	f854 1b04 	ldr.w	r1, [r4], #4
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 8013b12:	4648      	mov	r0, r9
 8013b14:	f000 ff68 	bl	80149e8 <lwip_stricmp>
 8013b18:	2800      	cmp	r0, #0
 8013b1a:	d1f6      	bne.n	8013b0a <http_find_file+0xc6>
        tag_check = 1;
 8013b1c:	f04f 0901 	mov.w	r9, #1
    if (param != NULL) {
 8013b20:	f1ba 0f00 	cmp.w	sl, #0
 8013b24:	d002      	beq.n	8013b2c <http_find_file+0xe8>
      *param = '?';
 8013b26:	233f      	movs	r3, #63	; 0x3f
 8013b28:	f88a 3000 	strb.w	r3, [sl]
 8013b2c:	9c05      	ldr	r4, [sp, #20]
 8013b2e:	e7b3      	b.n	8013a98 <http_find_file+0x54>
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 8013b30:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 8013c10 <http_find_file+0x1cc>
      ((uri != http_uri_buf) || (uri_len == 1))) {
 8013b34:	4554      	cmp	r4, sl
 8013b36:	d106      	bne.n	8013b46 <http_find_file+0x102>
 8013b38:	f1a0 0201 	sub.w	r2, r0, #1
 8013b3c:	fab2 f282 	clz	r2, r2
 8013b40:	0952      	lsrs	r2, r2, #5
 8013b42:	2a00      	cmp	r2, #0
 8013b44:	d05a      	beq.n	8013bfc <http_find_file+0x1b8>
    size_t copy_len = LWIP_MIN(sizeof(http_uri_buf) - 1, uri_len - 1);
 8013b46:	2b3f      	cmp	r3, #63	; 0x3f
 8013b48:	bf28      	it	cs
 8013b4a:	233f      	movcs	r3, #63	; 0x3f
    if (copy_len > 0) {
 8013b4c:	2f01      	cmp	r7, #1
    size_t copy_len = LWIP_MIN(sizeof(http_uri_buf) - 1, uri_len - 1);
 8013b4e:	9302      	str	r3, [sp, #8]
    if (copy_len > 0) {
 8013b50:	d008      	beq.n	8013b64 <http_find_file+0x120>
      MEMCPY(http_uri_buf, uri, copy_len);
 8013b52:	4621      	mov	r1, r4
 8013b54:	461a      	mov	r2, r3
 8013b56:	482e      	ldr	r0, [pc, #184]	; (8013c10 <http_find_file+0x1cc>)
 8013b58:	461c      	mov	r4, r3
 8013b5a:	f00b ff38 	bl	801f9ce <memcpy>
      http_uri_buf[copy_len] = 0;
 8013b5e:	2300      	movs	r3, #0
 8013b60:	f80a 3004 	strb.w	r3, [sl, r4]
{
 8013b64:	f04f 0900 	mov.w	r9, #0
        file_name = http_uri_buf;
 8013b68:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 8013c10 <http_find_file+0x1cc>
 8013b6c:	9603      	str	r6, [sp, #12]
 8013b6e:	9e02      	ldr	r6, [sp, #8]
 8013b70:	f8cd 8008 	str.w	r8, [sp, #8]
      if (copy_len > 0) {
 8013b74:	2f01      	cmp	r7, #1
        file_name = http_uri_buf;
 8013b76:	465c      	mov	r4, fp
      if (copy_len > 0) {
 8013b78:	d012      	beq.n	8013ba0 <http_find_file+0x15c>
        if (len_left > 0) {
 8013b7a:	f1d6 033f 	rsbs	r3, r6, #63	; 0x3f
 8013b7e:	d116      	bne.n	8013bae <http_find_file+0x16a>
      err = fs_open(&hs->file_handle, file_name);
 8013b80:	4621      	mov	r1, r4
 8013b82:	4628      	mov	r0, r5
 8013b84:	f7ff fd94 	bl	80136b0 <fs_open>
      if (err == ERR_OK) {
 8013b88:	b358      	cbz	r0, 8013be2 <http_find_file+0x19e>
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 8013b8a:	f109 0901 	add.w	r9, r9, #1
 8013b8e:	f1b9 0f05 	cmp.w	r9, #5
 8013b92:	d1ef      	bne.n	8013b74 <http_find_file+0x130>
 8013b94:	9c05      	ldr	r4, [sp, #20]
  u8_t tag_check = 0;
 8013b96:	f04f 0900 	mov.w	r9, #0
 8013b9a:	e9dd 8602 	ldrd	r8, r6, [sp, #8]
 8013b9e:	e764      	b.n	8013a6a <http_find_file+0x26>
        file_name = httpd_default_filenames[loop].name;
 8013ba0:	4b1c      	ldr	r3, [pc, #112]	; (8013c14 <http_find_file+0x1d0>)
 8013ba2:	f853 4039 	ldr.w	r4, [r3, r9, lsl #3]
 8013ba6:	e7eb      	b.n	8013b80 <http_find_file+0x13c>
  u8_t tag_check = 0;
 8013ba8:	f04f 0900 	mov.w	r9, #0
 8013bac:	e7b8      	b.n	8013b20 <http_find_file+0xdc>
 8013bae:	9304      	str	r3, [sp, #16]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8013bb0:	eb0a 0806 	add.w	r8, sl, r6
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 8013bb4:	4b17      	ldr	r3, [pc, #92]	; (8013c14 <http_find_file+0x1d0>)
 8013bb6:	f853 1039 	ldr.w	r1, [r3, r9, lsl #3]
 8013bba:	4608      	mov	r0, r1
 8013bbc:	468a      	mov	sl, r1
 8013bbe:	f7ec fb49 	bl	8000254 <strlen>
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 8013bc2:	9b04      	ldr	r3, [sp, #16]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8013bc4:	4651      	mov	r1, sl
        file_name = http_uri_buf;
 8013bc6:	46da      	mov	sl, fp
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 8013bc8:	4283      	cmp	r3, r0
 8013bca:	bf28      	it	cs
 8013bcc:	4603      	movcs	r3, r0
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8013bce:	4640      	mov	r0, r8
 8013bd0:	461a      	mov	r2, r3
 8013bd2:	9304      	str	r3, [sp, #16]
 8013bd4:	f00b fefb 	bl	801f9ce <memcpy>
          http_uri_buf[copy_len + name_copy_len] = 0;
 8013bd8:	2200      	movs	r2, #0
 8013bda:	9b04      	ldr	r3, [sp, #16]
 8013bdc:	f808 2003 	strb.w	r2, [r8, r3]
 8013be0:	e7ce      	b.n	8013b80 <http_find_file+0x13c>
        tag_check = httpd_default_filenames[loop].shtml;
 8013be2:	4b0c      	ldr	r3, [pc, #48]	; (8013c14 <http_find_file+0x1d0>)
        uri = file_name;
 8013be4:	9405      	str	r4, [sp, #20]
        tag_check = httpd_default_filenames[loop].shtml;
 8013be6:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8013bea:	e9dd 8602 	ldrd	r8, r6, [sp, #8]
 8013bee:	f899 9004 	ldrb.w	r9, [r9, #4]
  if (file == NULL) {
 8013bf2:	2d00      	cmp	r5, #0
 8013bf4:	f43f af39 	beq.w	8013a6a <http_find_file+0x26>
  char *params = NULL;
 8013bf8:	4607      	mov	r7, r0
 8013bfa:	e74d      	b.n	8013a98 <http_find_file+0x54>
 8013bfc:	4654      	mov	r4, sl
  u8_t tag_check = 0;
 8013bfe:	4691      	mov	r9, r2
 8013c00:	e733      	b.n	8013a6a <http_find_file+0x26>
    for (sub = strstr(sub, "."); sub != NULL; sub = strstr(sub, ".")) {
 8013c02:	46a1      	mov	r9, r4
 8013c04:	e779      	b.n	8013afa <http_find_file+0xb6>
 8013c06:	bf00      	nop
 8013c08:	0803c908 	.word	0x0803c908
 8013c0c:	0803c940 	.word	0x0803c940
 8013c10:	200219a4 	.word	0x200219a4
 8013c14:	0803cb8c 	.word	0x0803cb8c

08013c18 <http_post_rxpbuf>:
{
 8013c18:	b570      	push	{r4, r5, r6, lr}
 8013c1a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8013c1c:	4604      	mov	r4, r0
  if (p != NULL) {
 8013c1e:	b1d1      	cbz	r1, 8013c56 <http_post_rxpbuf+0x3e>
    if (hs->post_content_len_left < p->tot_len) {
 8013c20:	890a      	ldrh	r2, [r1, #8]
 8013c22:	429a      	cmp	r2, r3
      hs->post_content_len_left = 0;
 8013c24:	bf8c      	ite	hi
 8013c26:	2300      	movhi	r3, #0
      hs->post_content_len_left -= p->tot_len;
 8013c28:	1a9b      	subls	r3, r3, r2
 8013c2a:	6303      	str	r3, [r0, #48]	; 0x30
    err = httpd_post_receive_data(hs, p);
 8013c2c:	f7f1 fb5a 	bl	80052e4 <httpd_post_receive_data>
  if (err != ERR_OK) {
 8013c30:	b180      	cbz	r0, 8013c54 <http_post_rxpbuf+0x3c>
    hs->post_content_len_left = 0;
 8013c32:	2300      	movs	r3, #0
 8013c34:	6323      	str	r3, [r4, #48]	; 0x30
  http_uri_buf[0] = 0;
 8013c36:	4d0a      	ldr	r5, [pc, #40]	; (8013c60 <http_post_rxpbuf+0x48>)
 8013c38:	2600      	movs	r6, #0
  httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8013c3a:	4620      	mov	r0, r4
 8013c3c:	223f      	movs	r2, #63	; 0x3f
 8013c3e:	4629      	mov	r1, r5
  http_uri_buf[0] = 0;
 8013c40:	702e      	strb	r6, [r5, #0]
  httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8013c42:	f7f1 fb5f 	bl	8005304 <httpd_post_finished>
  return http_find_file(hs, http_uri_buf, 0);
 8013c46:	4632      	mov	r2, r6
 8013c48:	4629      	mov	r1, r5
 8013c4a:	4620      	mov	r0, r4
}
 8013c4c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  return http_find_file(hs, http_uri_buf, 0);
 8013c50:	f7ff bef8 	b.w	8013a44 <http_find_file>
 8013c54:	6b23      	ldr	r3, [r4, #48]	; 0x30
  if (hs->post_content_len_left == 0) {
 8013c56:	2b00      	cmp	r3, #0
 8013c58:	d0ed      	beq.n	8013c36 <http_post_rxpbuf+0x1e>
}
 8013c5a:	2000      	movs	r0, #0
 8013c5c:	bd70      	pop	{r4, r5, r6, pc}
 8013c5e:	bf00      	nop
 8013c60:	200219a4 	.word	0x200219a4

08013c64 <http_find_error_file>:
  if (error_nr == 501) {
 8013c64:	f240 12f5 	movw	r2, #501	; 0x1f5
    uri3 = "/400.shtml";
 8013c68:	4b16      	ldr	r3, [pc, #88]	; (8013cc4 <http_find_error_file+0x60>)
 8013c6a:	4291      	cmp	r1, r2
 8013c6c:	4a16      	ldr	r2, [pc, #88]	; (8013cc8 <http_find_error_file+0x64>)
{
 8013c6e:	b5f0      	push	{r4, r5, r6, r7, lr}
    uri3 = "/400.shtml";
 8013c70:	4c16      	ldr	r4, [pc, #88]	; (8013ccc <http_find_error_file+0x68>)
 8013c72:	bf18      	it	ne
 8013c74:	461c      	movne	r4, r3
 8013c76:	4b16      	ldr	r3, [pc, #88]	; (8013cd0 <http_find_error_file+0x6c>)
{
 8013c78:	b083      	sub	sp, #12
  if (fs_open(&hs->file_handle, uri1) == ERR_OK) {
 8013c7a:	4621      	mov	r1, r4
    uri3 = "/400.shtml";
 8013c7c:	4e15      	ldr	r6, [pc, #84]	; (8013cd4 <http_find_error_file+0x70>)
 8013c7e:	4d16      	ldr	r5, [pc, #88]	; (8013cd8 <http_find_error_file+0x74>)
 8013c80:	bf04      	itt	eq
 8013c82:	4616      	moveq	r6, r2
 8013c84:	461d      	moveq	r5, r3
{
 8013c86:	4607      	mov	r7, r0
  if (fs_open(&hs->file_handle, uri1) == ERR_OK) {
 8013c88:	f7ff fd12 	bl	80136b0 <fs_open>
 8013c8c:	b128      	cbz	r0, 8013c9a <http_find_error_file+0x36>
  } else if (fs_open(&hs->file_handle, uri2) == ERR_OK) {
 8013c8e:	4629      	mov	r1, r5
 8013c90:	4638      	mov	r0, r7
 8013c92:	f7ff fd0d 	bl	80136b0 <fs_open>
 8013c96:	b958      	cbnz	r0, 8013cb0 <http_find_error_file+0x4c>
    uri = uri2;
 8013c98:	462c      	mov	r4, r5
  return http_init_file(hs, &hs->file_handle, 0, uri, 0, NULL);
 8013c9a:	2500      	movs	r5, #0
 8013c9c:	4623      	mov	r3, r4
 8013c9e:	4639      	mov	r1, r7
 8013ca0:	4638      	mov	r0, r7
 8013ca2:	9501      	str	r5, [sp, #4]
 8013ca4:	462a      	mov	r2, r5
 8013ca6:	9500      	str	r5, [sp, #0]
 8013ca8:	f7ff fddc 	bl	8013864 <http_init_file>
}
 8013cac:	b003      	add	sp, #12
 8013cae:	bdf0      	pop	{r4, r5, r6, r7, pc}
  } else if (fs_open(&hs->file_handle, uri3) == ERR_OK) {
 8013cb0:	4631      	mov	r1, r6
 8013cb2:	4638      	mov	r0, r7
 8013cb4:	f7ff fcfc 	bl	80136b0 <fs_open>
 8013cb8:	b908      	cbnz	r0, 8013cbe <http_find_error_file+0x5a>
    uri = uri3;
 8013cba:	4634      	mov	r4, r6
 8013cbc:	e7ed      	b.n	8013c9a <http_find_error_file+0x36>
    return ERR_ARG;
 8013cbe:	f06f 000f 	mvn.w	r0, #15
 8013cc2:	e7f3      	b.n	8013cac <http_find_error_file+0x48>
 8013cc4:	0803c954 	.word	0x0803c954
 8013cc8:	0803c918 	.word	0x0803c918
 8013ccc:	0803c930 	.word	0x0803c930
 8013cd0:	0803c924 	.word	0x0803c924
 8013cd4:	0803c93c 	.word	0x0803c93c
 8013cd8:	0803c948 	.word	0x0803c948

08013cdc <http_close_or_abort_conn.constprop.9>:
http_close_or_abort_conn(struct altcp_pcb *pcb, struct http_state *hs, u8_t abort_conn)
 8013cdc:	b538      	push	{r3, r4, r5, lr}
 8013cde:	4604      	mov	r4, r0
  if (hs != NULL) {
 8013ce0:	460d      	mov	r5, r1
 8013ce2:	b381      	cbz	r1, 8013d46 <http_close_or_abort_conn.constprop.9+0x6a>
    if ((hs->post_content_len_left != 0)
 8013ce4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8013ce6:	bb33      	cbnz	r3, 8013d36 <http_close_or_abort_conn.constprop.9+0x5a>
  altcp_arg(pcb, NULL);
 8013ce8:	2100      	movs	r1, #0
 8013cea:	4620      	mov	r0, r4
 8013cec:	f003 fb3e 	bl	801736c <tcp_arg>
  altcp_recv(pcb, NULL);
 8013cf0:	2100      	movs	r1, #0
 8013cf2:	4620      	mov	r0, r4
 8013cf4:	f003 fb3e 	bl	8017374 <tcp_recv>
  altcp_err(pcb, NULL);
 8013cf8:	2100      	movs	r1, #0
 8013cfa:	4620      	mov	r0, r4
 8013cfc:	f003 fb72 	bl	80173e4 <tcp_err>
  altcp_poll(pcb, NULL, 0);
 8013d00:	2200      	movs	r2, #0
 8013d02:	4620      	mov	r0, r4
 8013d04:	4611      	mov	r1, r2
 8013d06:	f003 fb8f 	bl	8017428 <tcp_poll>
  altcp_sent(pcb, NULL);
 8013d0a:	2100      	movs	r1, #0
 8013d0c:	4620      	mov	r0, r4
 8013d0e:	f003 fb4d 	bl	80173ac <tcp_sent>
    http_state_eof(hs);
 8013d12:	4628      	mov	r0, r5
 8013d14:	f7ff fd30 	bl	8013778 <http_state_eof>
    HTTP_FREE_HTTP_STATE(hs);
 8013d18:	4628      	mov	r0, r5
 8013d1a:	f001 fde5 	bl	80158e8 <mem_free>
  err = altcp_close(pcb);
 8013d1e:	4620      	mov	r0, r4
 8013d20:	f004 f988 	bl	8018034 <tcp_close>
  if (err != ERR_OK) {
 8013d24:	4605      	mov	r5, r0
 8013d26:	b120      	cbz	r0, 8013d32 <http_close_or_abort_conn.constprop.9+0x56>
    altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 8013d28:	4620      	mov	r0, r4
 8013d2a:	2204      	movs	r2, #4
 8013d2c:	4910      	ldr	r1, [pc, #64]	; (8013d70 <http_close_or_abort_conn.constprop.9+0x94>)
 8013d2e:	f003 fb7b 	bl	8017428 <tcp_poll>
}
 8013d32:	4628      	mov	r0, r5
 8013d34:	bd38      	pop	{r3, r4, r5, pc}
      http_uri_buf[0] = 0;
 8013d36:	490f      	ldr	r1, [pc, #60]	; (8013d74 <http_close_or_abort_conn.constprop.9+0x98>)
 8013d38:	2300      	movs	r3, #0
      httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8013d3a:	223f      	movs	r2, #63	; 0x3f
 8013d3c:	4628      	mov	r0, r5
      http_uri_buf[0] = 0;
 8013d3e:	700b      	strb	r3, [r1, #0]
      httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8013d40:	f7f1 fae0 	bl	8005304 <httpd_post_finished>
 8013d44:	e7d0      	b.n	8013ce8 <http_close_or_abort_conn.constprop.9+0xc>
  altcp_arg(pcb, NULL);
 8013d46:	f003 fb11 	bl	801736c <tcp_arg>
  altcp_recv(pcb, NULL);
 8013d4a:	4629      	mov	r1, r5
 8013d4c:	4620      	mov	r0, r4
 8013d4e:	f003 fb11 	bl	8017374 <tcp_recv>
  altcp_err(pcb, NULL);
 8013d52:	4629      	mov	r1, r5
 8013d54:	4620      	mov	r0, r4
 8013d56:	f003 fb45 	bl	80173e4 <tcp_err>
  altcp_poll(pcb, NULL, 0);
 8013d5a:	4629      	mov	r1, r5
 8013d5c:	4620      	mov	r0, r4
 8013d5e:	462a      	mov	r2, r5
 8013d60:	f003 fb62 	bl	8017428 <tcp_poll>
  altcp_sent(pcb, NULL);
 8013d64:	4629      	mov	r1, r5
 8013d66:	4620      	mov	r0, r4
 8013d68:	f003 fb20 	bl	80173ac <tcp_sent>
 8013d6c:	e7d7      	b.n	8013d1e <http_close_or_abort_conn.constprop.9+0x42>
 8013d6e:	bf00      	nop
 8013d70:	080143c9 	.word	0x080143c9
 8013d74:	200219a4 	.word	0x200219a4

08013d78 <http_eof>:
  if (hs->keepalive) {
 8013d78:	f891 2029 	ldrb.w	r2, [r1, #41]	; 0x29
 8013d7c:	b90a      	cbnz	r2, 8013d82 <http_eof+0xa>
  return http_close_or_abort_conn(pcb, hs, 0);
 8013d7e:	f7ff bfad 	b.w	8013cdc <http_close_or_abort_conn.constprop.9>
{
 8013d82:	b538      	push	{r3, r4, r5, lr}
 8013d84:	460c      	mov	r4, r1
 8013d86:	4605      	mov	r5, r0
    http_state_eof(hs);
 8013d88:	4608      	mov	r0, r1
 8013d8a:	f7ff fcf5 	bl	8013778 <http_state_eof>
  memset(hs, 0, sizeof(struct http_state));
 8013d8e:	2234      	movs	r2, #52	; 0x34
 8013d90:	2100      	movs	r1, #0
 8013d92:	4620      	mov	r0, r4
 8013d94:	f00b fe3f 	bl	801fa16 <memset>
    hs->keepalive = 1;
 8013d98:	2301      	movs	r3, #1
    hs->pcb = pcb;
 8013d9a:	61e5      	str	r5, [r4, #28]
    hs->keepalive = 1;
 8013d9c:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
    altcp_nagle_disable(pcb);
 8013da0:	8b6b      	ldrh	r3, [r5, #26]
 8013da2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013da6:	836b      	strh	r3, [r5, #26]
}
 8013da8:	bd38      	pop	{r3, r4, r5, pc}
 8013daa:	bf00      	nop

08013dac <http_send>:
{
 8013dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013db0:	b089      	sub	sp, #36	; 0x24
  if (hs == NULL) {
 8013db2:	2900      	cmp	r1, #0
 8013db4:	d05f      	beq.n	8013e76 <http_send+0xca>
  if (hs->left == 0) {
 8013db6:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8013db8:	460d      	mov	r5, r1
 8013dba:	4683      	mov	fp, r0
 8013dbc:	b323      	cbz	r3, 8013e08 <http_send+0x5c>
  if (hs->ssi) {
 8013dbe:	6aec      	ldr	r4, [r5, #44]	; 0x2c
 8013dc0:	69a9      	ldr	r1, [r5, #24]
 8013dc2:	2c00      	cmp	r4, #0
 8013dc4:	d032      	beq.n	8013e2c <http_send+0x80>
  if (ssi->parsed > hs->file) {
 8013dc6:	6826      	ldr	r6, [r4, #0]
  len = altcp_sndbuf(pcb);
 8013dc8:	f8bb 2064 	ldrh.w	r2, [fp, #100]	; 0x64
  if (ssi->parsed > hs->file) {
 8013dcc:	428e      	cmp	r6, r1
  len = altcp_sndbuf(pcb);
 8013dce:	f8ad 201e 	strh.w	r2, [sp, #30]
  if (ssi->parsed > hs->file) {
 8013dd2:	d955      	bls.n	8013e80 <http_send+0xd4>
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8013dd4:	1a76      	subs	r6, r6, r1
 8013dd6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013dda:	aa08      	add	r2, sp, #32
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8013ddc:	4658      	mov	r0, fp
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8013dde:	429e      	cmp	r6, r3
 8013de0:	bfa8      	it	ge
 8013de2:	461e      	movge	r6, r3
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8013de4:	2300      	movs	r3, #0
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8013de6:	f822 6d02 	strh.w	r6, [r2, #-2]!
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8013dea:	f7ff fc8f 	bl	801370c <http_write>
    if (err == ERR_OK) {
 8013dee:	4606      	mov	r6, r0
 8013df0:	2800      	cmp	r0, #0
 8013df2:	f000 81c0 	beq.w	8014176 <http_send+0x3ca>
    if (altcp_sndbuf(pcb) == 0) {
 8013df6:	f8bb 3064 	ldrh.w	r3, [fp, #100]	; 0x64
  u8_t data_to_send = 0;
 8013dfa:	2700      	movs	r7, #0
    if (altcp_sndbuf(pcb) == 0) {
 8013dfc:	2b00      	cmp	r3, #0
 8013dfe:	f000 81c8 	beq.w	8014192 <http_send+0x3e6>
 8013e02:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8013e06:	e03d      	b.n	8013e84 <http_send+0xd8>
  if (hs->handle == NULL) {
 8013e08:	6948      	ldr	r0, [r1, #20]
 8013e0a:	2800      	cmp	r0, #0
 8013e0c:	d02f      	beq.n	8013e6e <http_send+0xc2>
  bytes_left = fs_bytes_left(hs->handle);
 8013e0e:	f7ff fc79 	bl	8013704 <fs_bytes_left>
  if (bytes_left <= 0) {
 8013e12:	2800      	cmp	r0, #0
 8013e14:	dd2b      	ble.n	8013e6e <http_send+0xc2>
  LWIP_ASSERT("SSI and DYNAMIC_HEADERS turned off but eof not reached", 0);
 8013e16:	49b2      	ldr	r1, [pc, #712]	; (80140e0 <http_send+0x334>)
 8013e18:	f240 429d 	movw	r2, #1181	; 0x49d
 8013e1c:	4bb1      	ldr	r3, [pc, #708]	; (80140e4 <http_send+0x338>)
 8013e1e:	48b2      	ldr	r0, [pc, #712]	; (80140e8 <http_send+0x33c>)
 8013e20:	f00c fd7a 	bl	8020918 <iprintf>
  if (hs->ssi) {
 8013e24:	6aec      	ldr	r4, [r5, #44]	; 0x2c
 8013e26:	69a9      	ldr	r1, [r5, #24]
 8013e28:	2c00      	cmp	r4, #0
 8013e2a:	d1cc      	bne.n	8013dc6 <http_send+0x1a>
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8013e2c:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 8013e30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013e34:	6a6e      	ldr	r6, [r5, #36]	; 0x24
 8013e36:	aa08      	add	r2, sp, #32
 8013e38:	4286      	cmp	r6, r0
 8013e3a:	bf88      	it	hi
 8013e3c:	461e      	movhi	r6, r3
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8013e3e:	4623      	mov	r3, r4
 8013e40:	4658      	mov	r0, fp
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8013e42:	f822 6d02 	strh.w	r6, [r2, #-2]!
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8013e46:	f7ff fc61 	bl	801370c <http_write>
  if (err == ERR_OK) {
 8013e4a:	2800      	cmp	r0, #0
 8013e4c:	f040 8278 	bne.w	8014340 <http_send+0x594>
    hs->file += len;
 8013e50:	f8bd 101e 	ldrh.w	r1, [sp, #30]
    data_to_send = 1;
 8013e54:	2701      	movs	r7, #1
    hs->file += len;
 8013e56:	69aa      	ldr	r2, [r5, #24]
    hs->left -= len;
 8013e58:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    hs->file += len;
 8013e5a:	440a      	add	r2, r1
    hs->left -= len;
 8013e5c:	1a5b      	subs	r3, r3, r1
    hs->file += len;
 8013e5e:	61aa      	str	r2, [r5, #24]
    hs->left -= len;
 8013e60:	626b      	str	r3, [r5, #36]	; 0x24
  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 8013e62:	b94b      	cbnz	r3, 8013e78 <http_send+0xcc>
 8013e64:	6968      	ldr	r0, [r5, #20]
 8013e66:	f7ff fc4d 	bl	8013704 <fs_bytes_left>
 8013e6a:	2800      	cmp	r0, #0
 8013e6c:	dc04      	bgt.n	8013e78 <http_send+0xcc>
    http_eof(pcb, hs);
 8013e6e:	4629      	mov	r1, r5
 8013e70:	4658      	mov	r0, fp
 8013e72:	f7ff ff81 	bl	8013d78 <http_eof>
      return 0;
 8013e76:	2700      	movs	r7, #0
}
 8013e78:	4638      	mov	r0, r7
 8013e7a:	b009      	add	sp, #36	; 0x24
 8013e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  u8_t data_to_send = 0;
 8013e80:	2700      	movs	r7, #0
  err_t err = ERR_OK;
 8013e82:	463e      	mov	r6, r7
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 8013e84:	46d9      	mov	r9, fp
 8013e86:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
              ssi->tag_index = 0;
 8013e8a:	f04f 0a00 	mov.w	sl, #0
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 8013e8e:	46bb      	mov	fp, r7
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8013e90:	2b04      	cmp	r3, #4
 8013e92:	d003      	beq.n	8013e9c <http_send+0xf0>
 8013e94:	68e1      	ldr	r1, [r4, #12]
 8013e96:	2900      	cmp	r1, #0
 8013e98:	f000 8196 	beq.w	80141c8 <http_send+0x41c>
 8013e9c:	2e00      	cmp	r6, #0
 8013e9e:	f040 8245 	bne.w	801432c <http_send+0x580>
    if (len == 0) {
 8013ea2:	2a00      	cmp	r2, #0
 8013ea4:	f000 8248 	beq.w	8014338 <http_send+0x58c>
    switch (ssi->tag_state) {
 8013ea8:	2b04      	cmp	r3, #4
 8013eaa:	d8f1      	bhi.n	8013e90 <http_send+0xe4>
 8013eac:	e8df f003 	tbb	[pc, r3]
 8013eb0:	253d606e 	.word	0x253d606e
 8013eb4:	03          	.byte	0x03
 8013eb5:	00          	.byte	0x00
        if (ssi->tag_end > hs->file) {
 8013eb6:	68a0      	ldr	r0, [r4, #8]
 8013eb8:	69a9      	ldr	r1, [r5, #24]
 8013eba:	4288      	cmp	r0, r1
 8013ebc:	f240 8086 	bls.w	8013fcc <http_send+0x220>
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 8013ec0:	6863      	ldr	r3, [r4, #4]
 8013ec2:	4299      	cmp	r1, r3
 8013ec4:	f200 8228 	bhi.w	8014318 <http_send+0x56c>
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8013ec8:	1a5a      	subs	r2, r3, r1
 8013eca:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 8013ece:	4282      	cmp	r2, r0
 8013ed0:	f340 80ed 	ble.w	80140ae <http_send+0x302>
 8013ed4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013ed8:	f8ad 301e 	strh.w	r3, [sp, #30]
            err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8013edc:	2300      	movs	r3, #0
 8013ede:	f10d 021e 	add.w	r2, sp, #30
 8013ee2:	4648      	mov	r0, r9
 8013ee4:	f7ff fc12 	bl	801370c <http_write>
          if (err == ERR_OK) {
 8013ee8:	2800      	cmp	r0, #0
 8013eea:	f000 8184 	beq.w	80141f6 <http_send+0x44a>
 8013eee:	4606      	mov	r6, r0
 8013ef0:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8013ef4:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
 8013ef8:	e7ca      	b.n	8013e90 <http_send+0xe4>
 8013efa:	6820      	ldr	r0, [r4, #0]
 8013efc:	68e7      	ldr	r7, [r4, #12]
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 8013efe:	8a21      	ldrh	r1, [r4, #16]
 8013f00:	f810 cb01 	ldrb.w	ip, [r0], #1
 8013f04:	f107 3eff 	add.w	lr, r7, #4294967295
 8013f08:	2900      	cmp	r1, #0
 8013f0a:	d14d      	bne.n	8013fa8 <http_send+0x1fc>
 8013f0c:	f1ac 0709 	sub.w	r7, ip, #9
 8013f10:	b2ff      	uxtb	r7, r7
 8013f12:	2f17      	cmp	r7, #23
 8013f14:	d848      	bhi.n	8013fa8 <http_send+0x1fc>
 8013f16:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 80140f0 <http_send+0x344>
 8013f1a:	fa28 f707 	lsr.w	r7, r8, r7
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 8013f1e:	07ff      	lsls	r7, r7, #31
 8013f20:	d542      	bpl.n	8013fa8 <http_send+0x1fc>
          ssi->parse_left--;
 8013f22:	f8c4 e00c 	str.w	lr, [r4, #12]
          ssi->parsed++;
 8013f26:	6020      	str	r0, [r4, #0]
 8013f28:	e7b2      	b.n	8013e90 <http_send+0xe4>
 8013f2a:	6820      	ldr	r0, [r4, #0]
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 8013f2c:	f8b4 c010 	ldrh.w	ip, [r4, #16]
 8013f30:	f890 e000 	ldrb.w	lr, [r0]
 8013f34:	f1bc 0f00 	cmp.w	ip, #0
 8013f38:	d163      	bne.n	8014002 <http_send+0x256>
 8013f3a:	f1ae 0709 	sub.w	r7, lr, #9
 8013f3e:	b2ff      	uxtb	r7, r7
 8013f40:	2f17      	cmp	r7, #23
 8013f42:	d94f      	bls.n	8013fe4 <http_send+0x238>
 8013f44:	68e1      	ldr	r1, [r4, #12]
 8013f46:	f100 0801 	add.w	r8, r0, #1
 8013f4a:	3901      	subs	r1, #1
 8013f4c:	9101      	str	r1, [sp, #4]
        if ((*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) ||
 8013f4e:	7d27      	ldrb	r7, [r4, #20]
 8013f50:	4966      	ldr	r1, [pc, #408]	; (80140ec <http_send+0x340>)
 8013f52:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 8013f56:	687f      	ldr	r7, [r7, #4]
 8013f58:	783f      	ldrb	r7, [r7, #0]
 8013f5a:	4577      	cmp	r7, lr
 8013f5c:	f000 80a2 	beq.w	80140a4 <http_send+0x2f8>
            ssi->tag_name[ssi->tag_index++] = *ssi->parsed;
 8013f60:	f10c 0701 	add.w	r7, ip, #1
 8013f64:	44a4      	add	ip, r4
 8013f66:	8227      	strh	r7, [r4, #16]
 8013f68:	7800      	ldrb	r0, [r0, #0]
 8013f6a:	f88c 0016 	strb.w	r0, [ip, #22]
 8013f6e:	e09c      	b.n	80140aa <http_send+0x2fe>
        if (http_ssi_tag_desc[ssi->tag_type].lead_in[ssi->tag_index] == 0) {
 8013f70:	495e      	ldr	r1, [pc, #376]	; (80140ec <http_send+0x340>)
 8013f72:	7d20      	ldrb	r0, [r4, #20]
 8013f74:	8a27      	ldrh	r7, [r4, #16]
 8013f76:	f851 1030 	ldr.w	r1, [r1, r0, lsl #3]
 8013f7a:	5dc9      	ldrb	r1, [r1, r7]
 8013f7c:	2900      	cmp	r1, #0
 8013f7e:	f040 8082 	bne.w	8014086 <http_send+0x2da>
          ssi->tag_state = TAG_FOUND;
 8013f82:	2302      	movs	r3, #2
          ssi->tag_index = 0;
 8013f84:	8221      	strh	r1, [r4, #16]
          ssi->tag_state = TAG_FOUND;
 8013f86:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
 8013f8a:	e783      	b.n	8013e94 <http_send+0xe8>
          if (*ssi->parsed == http_ssi_tag_desc[tag_type].lead_in[0]) {
 8013f8c:	6821      	ldr	r1, [r4, #0]
 8013f8e:	7808      	ldrb	r0, [r1, #0]
 8013f90:	283c      	cmp	r0, #60	; 0x3c
 8013f92:	f000 81d7 	beq.w	8014344 <http_send+0x598>
 8013f96:	282f      	cmp	r0, #47	; 0x2f
 8013f98:	f000 81dd 	beq.w	8014356 <http_send+0x5aa>
        ssi->parse_left--;
 8013f9c:	68e0      	ldr	r0, [r4, #12]
        ssi->parsed++;
 8013f9e:	3101      	adds	r1, #1
        ssi->parse_left--;
 8013fa0:	3801      	subs	r0, #1
        ssi->parsed++;
 8013fa2:	6021      	str	r1, [r4, #0]
        ssi->parse_left--;
 8013fa4:	60e0      	str	r0, [r4, #12]
 8013fa6:	e773      	b.n	8013e90 <http_send+0xe4>
        if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[ssi->tag_index]) {
 8013fa8:	f894 8014 	ldrb.w	r8, [r4, #20]
 8013fac:	4f4f      	ldr	r7, [pc, #316]	; (80140ec <http_send+0x340>)
 8013fae:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
 8013fb2:	687f      	ldr	r7, [r7, #4]
 8013fb4:	f817 8001 	ldrb.w	r8, [r7, r1]
 8013fb8:	45e0      	cmp	r8, ip
 8013fba:	f000 809b 	beq.w	80140f4 <http_send+0x348>
          ssi->parse_left--;
 8013fbe:	f8c4 e00c 	str.w	lr, [r4, #12]
          ssi->tag_state = TAG_NONE;
 8013fc2:	2300      	movs	r3, #0
          ssi->parsed++;
 8013fc4:	6020      	str	r0, [r4, #0]
          ssi->tag_state = TAG_NONE;
 8013fc6:	f884 a11e 	strb.w	sl, [r4, #286]	; 0x11e
 8013fca:	e763      	b.n	8013e94 <http_send+0xe8>
          if (ssi->tag_index < ssi->tag_insert_len) {
 8013fcc:	8a21      	ldrh	r1, [r4, #16]
 8013fce:	8a63      	ldrh	r3, [r4, #18]
 8013fd0:	4299      	cmp	r1, r3
 8013fd2:	f0c0 8189 	bcc.w	80142e8 <http_send+0x53c>
              ssi->tag_index = 0;
 8013fd6:	f8a4 a010 	strh.w	sl, [r4, #16]
              ssi->parsed = ssi->tag_end;
 8013fda:	2300      	movs	r3, #0
              ssi->tag_state = TAG_NONE;
 8013fdc:	f884 a11e 	strb.w	sl, [r4, #286]	; 0x11e
              ssi->parsed = ssi->tag_end;
 8013fe0:	6020      	str	r0, [r4, #0]
 8013fe2:	e757      	b.n	8013e94 <http_send+0xe8>
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 8013fe4:	4942      	ldr	r1, [pc, #264]	; (80140f0 <http_send+0x344>)
 8013fe6:	f100 0801 	add.w	r8, r0, #1
 8013fea:	fa21 f707 	lsr.w	r7, r1, r7
 8013fee:	68e1      	ldr	r1, [r4, #12]
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 8013ff0:	07ff      	lsls	r7, r7, #31
 8013ff2:	f101 31ff 	add.w	r1, r1, #4294967295
 8013ff6:	9101      	str	r1, [sp, #4]
 8013ff8:	d5a9      	bpl.n	8013f4e <http_send+0x1a2>
        ssi->parse_left--;
 8013ffa:	60e1      	str	r1, [r4, #12]
        ssi->parsed++;
 8013ffc:	f8c4 8000 	str.w	r8, [r4]
 8014000:	e746      	b.n	8013e90 <http_send+0xe4>
        if ((*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) ||
 8014002:	4f3a      	ldr	r7, [pc, #232]	; (80140ec <http_send+0x340>)
 8014004:	7d21      	ldrb	r1, [r4, #20]
 8014006:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 801400a:	6849      	ldr	r1, [r1, #4]
 801400c:	f891 8000 	ldrb.w	r8, [r1]
 8014010:	45f0      	cmp	r8, lr
 8014012:	d01a      	beq.n	801404a <http_send+0x29e>
            (*ssi->parsed == ' ')  || (*ssi->parsed == '\t') ||
 8014014:	f1ae 0e09 	sub.w	lr, lr, #9
 8014018:	fa5f fe8e 	uxtb.w	lr, lr
 801401c:	f1be 0f17 	cmp.w	lr, #23
 8014020:	d90c      	bls.n	801403c <http_send+0x290>
 8014022:	68e1      	ldr	r1, [r4, #12]
          if (ssi->tag_index < LWIP_HTTPD_MAX_TAG_NAME_LEN) {
 8014024:	f1bc 0f07 	cmp.w	ip, #7
 8014028:	f100 0801 	add.w	r8, r0, #1
 801402c:	f101 31ff 	add.w	r1, r1, #4294967295
 8014030:	9101      	str	r1, [sp, #4]
 8014032:	d995      	bls.n	8013f60 <http_send+0x1b4>
            ssi->tag_state = TAG_NONE;
 8014034:	2300      	movs	r3, #0
 8014036:	f884 a11e 	strb.w	sl, [r4, #286]	; 0x11e
 801403a:	e036      	b.n	80140aa <http_send+0x2fe>
            (*ssi->parsed == ' ')  || (*ssi->parsed == '\t') ||
 801403c:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 80140f0 <http_send+0x344>
 8014040:	fa28 fe0e 	lsr.w	lr, r8, lr
            (*ssi->parsed == '\n') || (*ssi->parsed == '\r')) {
 8014044:	f01e 0f01 	tst.w	lr, #1
 8014048:	d0eb      	beq.n	8014022 <http_send+0x276>
            ssi->tag_state = TAG_LEADOUT;
 801404a:	2303      	movs	r3, #3
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 801404c:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
            ssi->tag_state = TAG_LEADOUT;
 8014050:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 8014054:	f200 80a9 	bhi.w	80141aa <http_send+0x3fe>
            ssi->tag_name[ssi->tag_index] = '\0';
 8014058:	eb04 030c 	add.w	r3, r4, ip
            ssi->tag_name_len = (u8_t)ssi->tag_index;
 801405c:	f884 c015 	strb.w	ip, [r4, #21]
 8014060:	f100 0801 	add.w	r8, r0, #1
            ssi->tag_name[ssi->tag_index] = '\0';
 8014064:	f883 a016 	strb.w	sl, [r3, #22]
            if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) {
 8014068:	780b      	ldrb	r3, [r1, #0]
 801406a:	7802      	ldrb	r2, [r0, #0]
 801406c:	429a      	cmp	r2, r3
 801406e:	f000 8092 	beq.w	8014196 <http_send+0x3ea>
 8014072:	68e1      	ldr	r1, [r4, #12]
              ssi->tag_index = 0;
 8014074:	f8a4 a010 	strh.w	sl, [r4, #16]
 8014078:	1e4b      	subs	r3, r1, #1
 801407a:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 801407e:	9301      	str	r3, [sp, #4]
 8014080:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
 8014084:	e011      	b.n	80140aa <http_send+0x2fe>
          if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_in[ssi->tag_index]) {
 8014086:	6820      	ldr	r0, [r4, #0]
 8014088:	f890 c000 	ldrb.w	ip, [r0]
 801408c:	458c      	cmp	ip, r1
 801408e:	f000 8128 	beq.w	80142e2 <http_send+0x536>
            ssi->tag_state = TAG_NONE;
 8014092:	2300      	movs	r3, #0
 8014094:	f884 a11e 	strb.w	sl, [r4, #286]	; 0x11e
          ssi->parse_left--;
 8014098:	68e1      	ldr	r1, [r4, #12]
          ssi->parsed++;
 801409a:	3001      	adds	r0, #1
          ssi->parse_left--;
 801409c:	3901      	subs	r1, #1
          ssi->parsed++;
 801409e:	6020      	str	r0, [r4, #0]
          ssi->parse_left--;
 80140a0:	60e1      	str	r1, [r4, #12]
 80140a2:	e6f5      	b.n	8013e90 <http_send+0xe4>
            ssi->tag_state = TAG_NONE;
 80140a4:	2300      	movs	r3, #0
 80140a6:	f884 a11e 	strb.w	sl, [r4, #286]	; 0x11e
        ssi->parse_left--;
 80140aa:	9901      	ldr	r1, [sp, #4]
 80140ac:	e7a5      	b.n	8013ffa <http_send+0x24e>
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 80140ae:	b292      	uxth	r2, r2
 80140b0:	f8ad 201e 	strh.w	r2, [sp, #30]
          if (len != 0) {
 80140b4:	2a00      	cmp	r2, #0
 80140b6:	f47f af11 	bne.w	8013edc <http_send+0x130>
            if (ssi->tag_started <= hs->file) {
 80140ba:	428b      	cmp	r3, r1
 80140bc:	d805      	bhi.n	80140ca <http_send+0x31e>
              len += (u16_t)(ssi->tag_end - ssi->tag_started);
 80140be:	68a0      	ldr	r0, [r4, #8]
 80140c0:	1ac3      	subs	r3, r0, r3
 80140c2:	441a      	add	r2, r3
 80140c4:	b292      	uxth	r2, r2
 80140c6:	f8ad 201e 	strh.w	r2, [sp, #30]
            hs->left -= len;
 80140ca:	6a68      	ldr	r0, [r5, #36]	; 0x24
            hs->file += len;
 80140cc:	4411      	add	r1, r2
 80140ce:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
            data_to_send = 1;
 80140d2:	f04f 0b01 	mov.w	fp, #1
            hs->left -= len;
 80140d6:	1a80      	subs	r0, r0, r2
            hs->file += len;
 80140d8:	61a9      	str	r1, [r5, #24]
            hs->left -= len;
 80140da:	6268      	str	r0, [r5, #36]	; 0x24
 80140dc:	e6d8      	b.n	8013e90 <http_send+0xe4>
 80140de:	bf00      	nop
 80140e0:	0803ca9c 	.word	0x0803ca9c
 80140e4:	0803c984 	.word	0x0803c984
 80140e8:	08026800 	.word	0x08026800
 80140ec:	0803cb7c 	.word	0x0803cb7c
 80140f0:	00800013 	.word	0x00800013
          ssi->tag_index++;
 80140f4:	3101      	adds	r1, #1
          ssi->parse_left--;
 80140f6:	f8c4 e00c 	str.w	lr, [r4, #12]
          ssi->parsed++;
 80140fa:	6020      	str	r0, [r4, #0]
          ssi->tag_index++;
 80140fc:	b289      	uxth	r1, r1
 80140fe:	8221      	strh	r1, [r4, #16]
          if (http_ssi_tag_desc[ssi->tag_type].lead_out[ssi->tag_index] == 0) {
 8014100:	5c79      	ldrb	r1, [r7, r1]
 8014102:	2900      	cmp	r1, #0
 8014104:	f47f aec4 	bne.w	8013e90 <http_send+0xe4>
  ssi = hs->ssi;
 8014108:	f8d5 802c 	ldr.w	r8, [r5, #44]	; 0x2c
  LWIP_ASSERT("ssi != NULL", ssi != NULL);
 801410c:	f1b8 0f00 	cmp.w	r8, #0
 8014110:	f000 812e 	beq.w	8014370 <http_send+0x5c4>
  if (httpd_ssi_handler
 8014114:	4b9a      	ldr	r3, [pc, #616]	; (8014380 <http_send+0x5d4>)
 8014116:	f108 0116 	add.w	r1, r8, #22
 801411a:	681b      	ldr	r3, [r3, #0]
 801411c:	9101      	str	r1, [sp, #4]
 801411e:	9302      	str	r3, [sp, #8]
 8014120:	2b00      	cmp	r3, #0
 8014122:	d070      	beq.n	8014206 <http_send+0x45a>
      && httpd_tags && httpd_num_tags
 8014124:	4b97      	ldr	r3, [pc, #604]	; (8014384 <http_send+0x5d8>)
 8014126:	681b      	ldr	r3, [r3, #0]
 8014128:	2b00      	cmp	r3, #0
 801412a:	d06c      	beq.n	8014206 <http_send+0x45a>
 801412c:	4a96      	ldr	r2, [pc, #600]	; (8014388 <http_send+0x5dc>)
 801412e:	6812      	ldr	r2, [r2, #0]
    for (tag = 0; tag < httpd_num_tags; tag++) {
 8014130:	2a00      	cmp	r2, #0
 8014132:	dd68      	ble.n	8014206 <http_send+0x45a>
 8014134:	2700      	movs	r7, #0
 8014136:	3b04      	subs	r3, #4
 8014138:	9505      	str	r5, [sp, #20]
 801413a:	463d      	mov	r5, r7
 801413c:	4617      	mov	r7, r2
 801413e:	e9cd 4603 	strd	r4, r6, [sp, #12]
 8014142:	461c      	mov	r4, r3
 8014144:	460e      	mov	r6, r1
 8014146:	e002      	b.n	801414e <http_send+0x3a2>
 8014148:	3501      	adds	r5, #1
 801414a:	42af      	cmp	r7, r5
 801414c:	d058      	beq.n	8014200 <http_send+0x454>
      if (strcmp(ssi->tag_name, httpd_tags[tag]) == 0)
 801414e:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8014152:	4630      	mov	r0, r6
 8014154:	f7ec f874 	bl	8000240 <strcmp>
 8014158:	2800      	cmp	r0, #0
 801415a:	d1f5      	bne.n	8014148 <http_send+0x39c>
 801415c:	462f      	mov	r7, r5
        ssi->tag_insert_len = httpd_ssi_handler(tag, ssi->tag_insert,
 801415e:	22fe      	movs	r2, #254	; 0xfe
 8014160:	f108 011f 	add.w	r1, r8, #31
 8014164:	9b02      	ldr	r3, [sp, #8]
 8014166:	4638      	mov	r0, r7
 8014168:	9d05      	ldr	r5, [sp, #20]
 801416a:	e9dd 4603 	ldrd	r4, r6, [sp, #12]
 801416e:	4798      	blx	r3
 8014170:	f8a8 0012 	strh.w	r0, [r8, #18]
 8014174:	e082      	b.n	801427c <http_send+0x4d0>
      hs->file += len;
 8014176:	f8bd 101e 	ldrh.w	r1, [sp, #30]
      data_to_send = 1;
 801417a:	2701      	movs	r7, #1
      hs->left -= len;
 801417c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      hs->file += len;
 801417e:	69aa      	ldr	r2, [r5, #24]
      hs->left -= len;
 8014180:	1a5b      	subs	r3, r3, r1
      hs->file += len;
 8014182:	440a      	add	r2, r1
      hs->left -= len;
 8014184:	626b      	str	r3, [r5, #36]	; 0x24
    if (altcp_sndbuf(pcb) == 0) {
 8014186:	f8bb 3064 	ldrh.w	r3, [fp, #100]	; 0x64
      hs->file += len;
 801418a:	61aa      	str	r2, [r5, #24]
    if (altcp_sndbuf(pcb) == 0) {
 801418c:	2b00      	cmp	r3, #0
 801418e:	f47f ae38 	bne.w	8013e02 <http_send+0x56>
 8014192:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8014194:	e665      	b.n	8013e62 <http_send+0xb6>
              ssi->tag_index = 1;
 8014196:	2201      	movs	r2, #1
 8014198:	68e1      	ldr	r1, [r4, #12]
 801419a:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
 801419e:	8222      	strh	r2, [r4, #16]
 80141a0:	1e4a      	subs	r2, r1, #1
 80141a2:	9201      	str	r2, [sp, #4]
 80141a4:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 80141a8:	e77f      	b.n	80140aa <http_send+0x2fe>
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 80141aa:	4b78      	ldr	r3, [pc, #480]	; (801438c <http_send+0x5e0>)
 80141ac:	f240 523a 	movw	r2, #1338	; 0x53a
 80141b0:	4977      	ldr	r1, [pc, #476]	; (8014390 <http_send+0x5e4>)
 80141b2:	4878      	ldr	r0, [pc, #480]	; (8014394 <http_send+0x5e8>)
 80141b4:	f00c fbb0 	bl	8020918 <iprintf>
 80141b8:	7d23      	ldrb	r3, [r4, #20]
 80141ba:	f8b4 c010 	ldrh.w	ip, [r4, #16]
 80141be:	eb07 07c3 	add.w	r7, r7, r3, lsl #3
 80141c2:	6820      	ldr	r0, [r4, #0]
 80141c4:	6879      	ldr	r1, [r7, #4]
 80141c6:	e747      	b.n	8014058 <http_send+0x2ac>
 80141c8:	465f      	mov	r7, fp
 80141ca:	46cb      	mov	fp, r9
  if ((ssi->tag_state != TAG_SENDING) && (ssi->parsed > hs->file)) {
 80141cc:	6824      	ldr	r4, [r4, #0]
 80141ce:	69a9      	ldr	r1, [r5, #24]
 80141d0:	428c      	cmp	r4, r1
 80141d2:	d9de      	bls.n	8014192 <http_send+0x3e6>
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 80141d4:	1a64      	subs	r4, r4, r1
 80141d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80141da:	aa08      	add	r2, sp, #32
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80141dc:	4658      	mov	r0, fp
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 80141de:	429c      	cmp	r4, r3
 80141e0:	bfa8      	it	ge
 80141e2:	461c      	movge	r4, r3
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80141e4:	2300      	movs	r3, #0
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 80141e6:	f822 4d02 	strh.w	r4, [r2, #-2]!
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80141ea:	f7ff fa8f 	bl	801370c <http_write>
    if (err == ERR_OK) {
 80141ee:	2800      	cmp	r0, #0
 80141f0:	f43f ae2e 	beq.w	8013e50 <http_send+0xa4>
 80141f4:	e7cd      	b.n	8014192 <http_send+0x3e6>
 80141f6:	6863      	ldr	r3, [r4, #4]
 80141f8:	69a9      	ldr	r1, [r5, #24]
 80141fa:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 80141fe:	e75c      	b.n	80140ba <http_send+0x30e>
 8014200:	e9dd 4603 	ldrd	r4, r6, [sp, #12]
 8014204:	9d05      	ldr	r5, [sp, #20]
  len = LWIP_MIN(sizeof(ssi->tag_name), LWIP_MIN(strlen(ssi->tag_name),
 8014206:	9801      	ldr	r0, [sp, #4]
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8014208:	f108 071f 	add.w	r7, r8, #31
  len = LWIP_MIN(sizeof(ssi->tag_name), LWIP_MIN(strlen(ssi->tag_name),
 801420c:	f7ec f822 	bl	8000254 <strlen>
 8014210:	2809      	cmp	r0, #9
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8014212:	f8df c194 	ldr.w	ip, [pc, #404]	; 80143a8 <http_send+0x5fc>
 8014216:	bf28      	it	cs
 8014218:	2009      	movcs	r0, #9
 801421a:	9002      	str	r0, [sp, #8]
 801421c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014220:	f8bc c000 	ldrh.w	ip, [ip]
 8014224:	f8c8 001f 	str.w	r0, [r8, #31]
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8014228:	f108 0031 	add.w	r0, r8, #49	; 0x31
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 801422c:	f8a8 c02f 	strh.w	ip, [r8, #47]	; 0x2f
 8014230:	f8c8 1023 	str.w	r1, [r8, #35]	; 0x23
 8014234:	f8c8 2027 	str.w	r2, [r8, #39]	; 0x27
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8014238:	9901      	ldr	r1, [sp, #4]
 801423a:	9a02      	ldr	r2, [sp, #8]
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 801423c:	f8c8 302b 	str.w	r3, [r8, #43]	; 0x2b
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8014240:	f00b fbc5 	bl	801f9ce <memcpy>
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8014244:	9802      	ldr	r0, [sp, #8]
 8014246:	4b54      	ldr	r3, [pc, #336]	; (8014398 <http_send+0x5ec>)
 8014248:	f100 0131 	add.w	r1, r0, #49	; 0x31
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 801424c:	eb08 0e00 	add.w	lr, r8, r0
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8014250:	f8b3 c004 	ldrh.w	ip, [r3, #4]
 8014254:	eb08 0201 	add.w	r2, r8, r1
 8014258:	6818      	ldr	r0, [r3, #0]
 801425a:	799b      	ldrb	r3, [r3, #6]
 801425c:	f848 0001 	str.w	r0, [r8, r1]
  len = strlen(ssi->tag_insert);
 8014260:	4638      	mov	r0, r7
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8014262:	f8a2 c004 	strh.w	ip, [r2, #4]
 8014266:	7193      	strb	r3, [r2, #6]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8014268:	f88e a038 	strb.w	sl, [lr, #56]	; 0x38
  len = strlen(ssi->tag_insert);
 801426c:	f7eb fff2 	bl	8000254 <strlen>
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8014270:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  len = strlen(ssi->tag_insert);
 8014274:	4607      	mov	r7, r0
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8014276:	d273      	bcs.n	8014360 <http_send+0x5b4>
  ssi->tag_insert_len = (u16_t)len;
 8014278:	f8a8 7012 	strh.w	r7, [r8, #18]
            if (ssi->tag_end > hs->file) {
 801427c:	69a9      	ldr	r1, [r5, #24]
            ssi->tag_state = TAG_SENDING;
 801427e:	2304      	movs	r3, #4
            ssi->tag_index = 0;
 8014280:	f8a4 a010 	strh.w	sl, [r4, #16]
            ssi->tag_state = TAG_SENDING;
 8014284:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
            ssi->parsed = ssi->tag_started;
 8014288:	e9d4 0200 	ldrd	r0, r2, [r4]
            if (ssi->tag_end > hs->file) {
 801428c:	4288      	cmp	r0, r1
            ssi->tag_end = ssi->parsed;
 801428e:	60a0      	str	r0, [r4, #8]
            ssi->parsed = ssi->tag_started;
 8014290:	6022      	str	r2, [r4, #0]
            if (ssi->tag_end > hs->file) {
 8014292:	d962      	bls.n	801435a <http_send+0x5ae>
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8014294:	1a56      	subs	r6, r2, r1
 8014296:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801429a:	aa08      	add	r2, sp, #32
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 801429c:	4648      	mov	r0, r9
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 801429e:	429e      	cmp	r6, r3
 80142a0:	bfa8      	it	ge
 80142a2:	461e      	movge	r6, r3
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80142a4:	2300      	movs	r3, #0
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 80142a6:	f822 6d02 	strh.w	r6, [r2, #-2]!
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80142aa:	f7ff fa2f 	bl	801370c <http_write>
              if (err == ERR_OK) {
 80142ae:	4606      	mov	r6, r0
 80142b0:	2800      	cmp	r0, #0
 80142b2:	f47f ae1d 	bne.w	8013ef0 <http_send+0x144>
                if (ssi->tag_started <= hs->file) {
 80142b6:	6860      	ldr	r0, [r4, #4]
 80142b8:	69ab      	ldr	r3, [r5, #24]
 80142ba:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 80142be:	4298      	cmp	r0, r3
 80142c0:	d805      	bhi.n	80142ce <http_send+0x522>
                  len += (u16_t)(ssi->tag_end - ssi->tag_started);
 80142c2:	68a1      	ldr	r1, [r4, #8]
 80142c4:	1a09      	subs	r1, r1, r0
 80142c6:	440a      	add	r2, r1
 80142c8:	b292      	uxth	r2, r2
 80142ca:	f8ad 201e 	strh.w	r2, [sp, #30]
                hs->left -= len;
 80142ce:	6a69      	ldr	r1, [r5, #36]	; 0x24
                hs->file += len;
 80142d0:	1898      	adds	r0, r3, r2
                data_to_send = 1;
 80142d2:	f04f 0b01 	mov.w	fp, #1
 80142d6:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
                hs->left -= len;
 80142da:	1a89      	subs	r1, r1, r2
                hs->file += len;
 80142dc:	61a8      	str	r0, [r5, #24]
                hs->left -= len;
 80142de:	6269      	str	r1, [r5, #36]	; 0x24
 80142e0:	e5d6      	b.n	8013e90 <http_send+0xe4>
            ssi->tag_index++;
 80142e2:	3701      	adds	r7, #1
 80142e4:	8227      	strh	r7, [r4, #16]
 80142e6:	e6d7      	b.n	8014098 <http_send+0x2ec>
            len = (ssi->tag_insert_len - ssi->tag_index);
 80142e8:	1a5e      	subs	r6, r3, r1
 80142ea:	aa08      	add	r2, sp, #32
            err = http_write(pcb, &(ssi->tag_insert[ssi->tag_index]), &len,
 80142ec:	311f      	adds	r1, #31
 80142ee:	2301      	movs	r3, #1
            len = (ssi->tag_insert_len - ssi->tag_index);
 80142f0:	f822 6d02 	strh.w	r6, [r2, #-2]!
            err = http_write(pcb, &(ssi->tag_insert[ssi->tag_index]), &len,
 80142f4:	4648      	mov	r0, r9
 80142f6:	4421      	add	r1, r4
 80142f8:	f7ff fa08 	bl	801370c <http_write>
              ssi->tag_index += len;
 80142fc:	f8bd 201e 	ldrh.w	r2, [sp, #30]
            if (err == ERR_OK) {
 8014300:	4606      	mov	r6, r0
 8014302:	2800      	cmp	r0, #0
 8014304:	f47f adf6 	bne.w	8013ef4 <http_send+0x148>
              ssi->tag_index += len;
 8014308:	8a21      	ldrh	r1, [r4, #16]
              data_to_send = 1;
 801430a:	f04f 0b01 	mov.w	fp, #1
 801430e:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
              ssi->tag_index += len;
 8014312:	4411      	add	r1, r2
 8014314:	8221      	strh	r1, [r4, #16]
 8014316:	e5bb      	b.n	8013e90 <http_send+0xe4>
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 8014318:	4b1c      	ldr	r3, [pc, #112]	; (801438c <http_send+0x5e0>)
 801431a:	f240 52ac 	movw	r2, #1452	; 0x5ac
 801431e:	491f      	ldr	r1, [pc, #124]	; (801439c <http_send+0x5f0>)
 8014320:	481c      	ldr	r0, [pc, #112]	; (8014394 <http_send+0x5e8>)
 8014322:	f00c faf9 	bl	8020918 <iprintf>
 8014326:	6863      	ldr	r3, [r4, #4]
 8014328:	69a9      	ldr	r1, [r5, #24]
 801432a:	e5cd      	b.n	8013ec8 <http_send+0x11c>
  if ((ssi->tag_state != TAG_SENDING) && (ssi->parsed > hs->file)) {
 801432c:	2b04      	cmp	r3, #4
 801432e:	465f      	mov	r7, fp
 8014330:	46cb      	mov	fp, r9
 8014332:	f43f af2e 	beq.w	8014192 <http_send+0x3e6>
 8014336:	e749      	b.n	80141cc <http_send+0x420>
 8014338:	465f      	mov	r7, fp
 801433a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801433c:	46cb      	mov	fp, r9
 801433e:	e590      	b.n	8013e62 <http_send+0xb6>
  u8_t data_to_send = 0;
 8014340:	4627      	mov	r7, r4
 8014342:	e726      	b.n	8014192 <http_send+0x3e6>
        for (tag_type = 0; tag_type < LWIP_ARRAYSIZE(http_ssi_tag_desc); tag_type++) {
 8014344:	2300      	movs	r3, #0
            ssi->tag_state = TAG_LEADIN;
 8014346:	2001      	movs	r0, #1
            ssi->tag_type = tag_type;
 8014348:	7523      	strb	r3, [r4, #20]
            ssi->tag_started = ssi->parsed;
 801434a:	6061      	str	r1, [r4, #4]
 801434c:	4603      	mov	r3, r0
            ssi->tag_state = TAG_LEADIN;
 801434e:	f884 011e 	strb.w	r0, [r4, #286]	; 0x11e
            ssi->tag_index = 1;
 8014352:	8220      	strh	r0, [r4, #16]
 8014354:	e622      	b.n	8013f9c <http_send+0x1f0>
        for (tag_type = 0; tag_type < LWIP_ARRAYSIZE(http_ssi_tag_desc); tag_type++) {
 8014356:	2301      	movs	r3, #1
 8014358:	e7f5      	b.n	8014346 <http_send+0x59a>
 801435a:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 801435e:	e59d      	b.n	8013e9c <http_send+0xf0>
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8014360:	4b0a      	ldr	r3, [pc, #40]	; (801438c <http_send+0x5e0>)
 8014362:	f240 323f 	movw	r2, #831	; 0x33f
 8014366:	490e      	ldr	r1, [pc, #56]	; (80143a0 <http_send+0x5f4>)
 8014368:	480a      	ldr	r0, [pc, #40]	; (8014394 <http_send+0x5e8>)
 801436a:	f00c fad5 	bl	8020918 <iprintf>
 801436e:	e783      	b.n	8014278 <http_send+0x4cc>
  LWIP_ASSERT("ssi != NULL", ssi != NULL);
 8014370:	4b06      	ldr	r3, [pc, #24]	; (801438c <http_send+0x5e0>)
 8014372:	f240 3206 	movw	r2, #774	; 0x306
 8014376:	490b      	ldr	r1, [pc, #44]	; (80143a4 <http_send+0x5f8>)
 8014378:	4806      	ldr	r0, [pc, #24]	; (8014394 <http_send+0x5e8>)
 801437a:	f00c facd 	bl	8020918 <iprintf>
 801437e:	e6c9      	b.n	8014114 <http_send+0x368>
 8014380:	20021de8 	.word	0x20021de8
 8014384:	20021dec 	.word	0x20021dec
 8014388:	200219e4 	.word	0x200219e4
 801438c:	0803c984 	.word	0x0803c984
 8014390:	0803cad4 	.word	0x0803cad4
 8014394:	08026800 	.word	0x08026800
 8014398:	0803cb0c 	.word	0x0803cb0c
 801439c:	0803cb24 	.word	0x0803cb24
 80143a0:	0803cb14 	.word	0x0803cb14
 80143a4:	0803caec 	.word	0x0803caec
 80143a8:	0803caf8 	.word	0x0803caf8

080143ac <http_sent>:
  if (hs == NULL) {
 80143ac:	b150      	cbz	r0, 80143c4 <http_sent+0x18>
  hs->retries = 0;
 80143ae:	2200      	movs	r2, #0
{
 80143b0:	b508      	push	{r3, lr}
 80143b2:	4603      	mov	r3, r0
 80143b4:	4608      	mov	r0, r1
  hs->retries = 0;
 80143b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  http_send(pcb, hs);
 80143ba:	4619      	mov	r1, r3
 80143bc:	f7ff fcf6 	bl	8013dac <http_send>
}
 80143c0:	2000      	movs	r0, #0
 80143c2:	bd08      	pop	{r3, pc}
 80143c4:	2000      	movs	r0, #0
 80143c6:	4770      	bx	lr

080143c8 <http_poll>:
{
 80143c8:	b510      	push	{r4, lr}
 80143ca:	460c      	mov	r4, r1
  if (hs == NULL) {
 80143cc:	b1a8      	cbz	r0, 80143fa <http_poll+0x32>
    hs->retries++;
 80143ce:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 80143d2:	3301      	adds	r3, #1
 80143d4:	b2db      	uxtb	r3, r3
    if (hs->retries == HTTPD_MAX_RETRIES) {
 80143d6:	2b04      	cmp	r3, #4
    hs->retries++;
 80143d8:	f880 3028 	strb.w	r3, [r0, #40]	; 0x28
    if (hs->retries == HTTPD_MAX_RETRIES) {
 80143dc:	d019      	beq.n	8014412 <http_poll+0x4a>
    if (hs->handle) {
 80143de:	6943      	ldr	r3, [r0, #20]
 80143e0:	b123      	cbz	r3, 80143ec <http_poll+0x24>
      if (http_send(pcb, hs)) {
 80143e2:	4601      	mov	r1, r0
 80143e4:	4620      	mov	r0, r4
 80143e6:	f7ff fce1 	bl	8013dac <http_send>
 80143ea:	b908      	cbnz	r0, 80143f0 <http_poll+0x28>
  return ERR_OK;
 80143ec:	2000      	movs	r0, #0
}
 80143ee:	bd10      	pop	{r4, pc}
        altcp_output(pcb);
 80143f0:	4620      	mov	r0, r4
 80143f2:	f006 fd0f 	bl	801ae14 <tcp_output>
  return ERR_OK;
 80143f6:	2000      	movs	r0, #0
 80143f8:	e7f9      	b.n	80143ee <http_poll+0x26>
  return http_close_or_abort_conn(pcb, hs, 0);
 80143fa:	4601      	mov	r1, r0
 80143fc:	4620      	mov	r0, r4
 80143fe:	f7ff fc6d 	bl	8013cdc <http_close_or_abort_conn.constprop.9>
    if (closed == ERR_MEM) {
 8014402:	3001      	adds	r0, #1
 8014404:	d1f2      	bne.n	80143ec <http_poll+0x24>
      altcp_abort(pcb);
 8014406:	4620      	mov	r0, r4
 8014408:	f003 fbfe 	bl	8017c08 <tcp_abort>
      return ERR_ABRT;
 801440c:	f06f 000c 	mvn.w	r0, #12
}
 8014410:	bd10      	pop	{r4, pc}
  return http_close_or_abort_conn(pcb, hs, 0);
 8014412:	4601      	mov	r1, r0
 8014414:	4620      	mov	r0, r4
 8014416:	f7ff fc61 	bl	8013cdc <http_close_or_abort_conn.constprop.9>
      return ERR_OK;
 801441a:	2000      	movs	r0, #0
}
 801441c:	bd10      	pop	{r4, pc}
 801441e:	bf00      	nop

08014420 <http_recv>:
{
 8014420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014424:	4605      	mov	r5, r0
 8014426:	b08d      	sub	sp, #52	; 0x34
 8014428:	460e      	mov	r6, r1
 801442a:	4614      	mov	r4, r2
  if ((err != ERR_OK) || (p == NULL) || (hs == NULL)) {
 801442c:	b99b      	cbnz	r3, 8014456 <http_recv+0x36>
 801442e:	fab2 f782 	clz	r7, r2
 8014432:	097f      	lsrs	r7, r7, #5
 8014434:	b97f      	cbnz	r7, 8014456 <http_recv+0x36>
 8014436:	8911      	ldrh	r1, [r2, #8]
 8014438:	b1b8      	cbz	r0, 801446a <http_recv+0x4a>
    altcp_recved(pcb, p->tot_len);
 801443a:	4630      	mov	r0, r6
 801443c:	f002 ff08 	bl	8017250 <tcp_recved>
  if (hs->post_content_len_left > 0) {
 8014440:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8014442:	b9cb      	cbnz	r3, 8014478 <http_recv+0x58>
    if (hs->handle == NULL) {
 8014444:	696f      	ldr	r7, [r5, #20]
 8014446:	b32f      	cbz	r7, 8014494 <http_recv+0x74>
      pbuf_free(p);
 8014448:	4620      	mov	r0, r4
 801444a:	f002 f90d 	bl	8016668 <pbuf_free>
}
 801444e:	2000      	movs	r0, #0
 8014450:	b00d      	add	sp, #52	; 0x34
 8014452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (p != NULL) {
 8014456:	b93c      	cbnz	r4, 8014468 <http_recv+0x48>
  return http_close_or_abort_conn(pcb, hs, 0);
 8014458:	4629      	mov	r1, r5
 801445a:	4630      	mov	r0, r6
 801445c:	f7ff fc3e 	bl	8013cdc <http_close_or_abort_conn.constprop.9>
}
 8014460:	2000      	movs	r0, #0
 8014462:	b00d      	add	sp, #52	; 0x34
 8014464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014468:	8921      	ldrh	r1, [r4, #8]
      altcp_recved(pcb, p->tot_len);
 801446a:	4630      	mov	r0, r6
 801446c:	f002 fef0 	bl	8017250 <tcp_recved>
      pbuf_free(p);
 8014470:	4620      	mov	r0, r4
 8014472:	f002 f8f9 	bl	8016668 <pbuf_free>
 8014476:	e7ef      	b.n	8014458 <http_recv+0x38>
    hs->retries = 0;
 8014478:	f885 7028 	strb.w	r7, [r5, #40]	; 0x28
    http_post_rxpbuf(hs, p);
 801447c:	4621      	mov	r1, r4
 801447e:	4628      	mov	r0, r5
 8014480:	f7ff fbca 	bl	8013c18 <http_post_rxpbuf>
    if (hs->post_content_len_left == 0) {
 8014484:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8014486:	2b00      	cmp	r3, #0
 8014488:	d1ea      	bne.n	8014460 <http_recv+0x40>
      http_send(pcb, hs);
 801448a:	4629      	mov	r1, r5
 801448c:	4630      	mov	r0, r6
 801448e:	f7ff fc8d 	bl	8013dac <http_send>
 8014492:	e7e5      	b.n	8014460 <http_recv+0x40>
  if ((hs->handle != NULL) || (hs->file != NULL)) {
 8014494:	69ab      	ldr	r3, [r5, #24]
 8014496:	6a28      	ldr	r0, [r5, #32]
 8014498:	2b00      	cmp	r3, #0
 801449a:	f040 814b 	bne.w	8014734 <http_recv+0x314>
  if (hs->req == NULL) {
 801449e:	2800      	cmp	r0, #0
 80144a0:	f000 80e9 	beq.w	8014676 <http_recv+0x256>
    pbuf_cat(hs->req, p);
 80144a4:	4621      	mov	r1, r4
 80144a6:	f002 fa67 	bl	8016978 <pbuf_cat>
  pbuf_ref(p);
 80144aa:	4620      	mov	r0, r4
 80144ac:	f002 fa50 	bl	8016950 <pbuf_ref>
  if (hs->req->next != NULL) {
 80144b0:	6a28      	ldr	r0, [r5, #32]
 80144b2:	6803      	ldr	r3, [r0, #0]
 80144b4:	2b00      	cmp	r3, #0
 80144b6:	f000 8110 	beq.w	80146da <http_recv+0x2ba>
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 80144ba:	8907      	ldrh	r7, [r0, #8]
 80144bc:	f240 32ff 	movw	r2, #1023	; 0x3ff
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 80144c0:	49bb      	ldr	r1, [pc, #748]	; (80147b0 <http_recv+0x390>)
 80144c2:	2300      	movs	r3, #0
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 80144c4:	4297      	cmp	r7, r2
    data = httpd_req_buf;
 80144c6:	4688      	mov	r8, r1
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 80144c8:	bf28      	it	cs
 80144ca:	4617      	movcs	r7, r2
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 80144cc:	463a      	mov	r2, r7
 80144ce:	f002 fb5b 	bl	8016b88 <pbuf_copy_partial>
  if (data_len >= MIN_REQ_LEN) {
 80144d2:	2f06      	cmp	r7, #6
 80144d4:	f240 80d1 	bls.w	801467a <http_recv+0x25a>
    crlf = lwip_strnstr(data, CRLF, data_len);
 80144d8:	463a      	mov	r2, r7
 80144da:	49b6      	ldr	r1, [pc, #728]	; (80147b4 <http_recv+0x394>)
 80144dc:	4640      	mov	r0, r8
 80144de:	f000 fa5b 	bl	8014998 <lwip_strnstr>
    if (crlf != NULL) {
 80144e2:	2800      	cmp	r0, #0
 80144e4:	f000 80c9 	beq.w	801467a <http_recv+0x25a>
      if (!strncmp(data, "GET ", 4)) {
 80144e8:	2204      	movs	r2, #4
 80144ea:	49b3      	ldr	r1, [pc, #716]	; (80147b8 <http_recv+0x398>)
 80144ec:	4640      	mov	r0, r8
 80144ee:	f00d f98f 	bl	8021810 <strncmp>
 80144f2:	9005      	str	r0, [sp, #20]
 80144f4:	2800      	cmp	r0, #0
 80144f6:	f040 80fa 	bne.w	80146ee <http_recv+0x2ce>
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 80144fa:	f1a7 0a04 	sub.w	sl, r7, #4
 80144fe:	f108 0b04 	add.w	fp, r8, #4
        sp1 = data + 3;
 8014502:	f108 0303 	add.w	r3, r8, #3
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 8014506:	49ad      	ldr	r1, [pc, #692]	; (80147bc <http_recv+0x39c>)
 8014508:	fa1f fa8a 	uxth.w	sl, sl
 801450c:	4658      	mov	r0, fp
        sp1 = data + 3;
 801450e:	9304      	str	r3, [sp, #16]
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 8014510:	4652      	mov	r2, sl
 8014512:	f000 fa41 	bl	8014998 <lwip_strnstr>
      if (sp2 == NULL) {
 8014516:	9b05      	ldr	r3, [sp, #20]
 8014518:	4681      	mov	r9, r0
 801451a:	2800      	cmp	r0, #0
 801451c:	f000 811b 	beq.w	8014756 <http_recv+0x336>
      int is_09 = 0;
 8014520:	469a      	mov	sl, r3
 8014522:	9305      	str	r3, [sp, #20]
      if ((sp2 != 0) && (sp2 > sp1)) {
 8014524:	f1b9 0f00 	cmp.w	r9, #0
 8014528:	f000 80a7 	beq.w	801467a <http_recv+0x25a>
 801452c:	9b04      	ldr	r3, [sp, #16]
 801452e:	4599      	cmp	r9, r3
 8014530:	f240 80a3 	bls.w	801467a <http_recv+0x25a>
        if (lwip_strnstr(data, CRLF CRLF, data_len) != NULL) {
 8014534:	463a      	mov	r2, r7
 8014536:	49a2      	ldr	r1, [pc, #648]	; (80147c0 <http_recv+0x3a0>)
 8014538:	4640      	mov	r0, r8
 801453a:	f000 fa2d 	bl	8014998 <lwip_strnstr>
 801453e:	2800      	cmp	r0, #0
 8014540:	f000 809b 	beq.w	801467a <http_recv+0x25a>
          if (!is_09 && (lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE, data_len) ||
 8014544:	9b05      	ldr	r3, [sp, #20]
 8014546:	f1ba 0f00 	cmp.w	sl, #0
 801454a:	f000 8115 	beq.w	8014778 <http_recv+0x358>
            hs->keepalive = 0;
 801454e:	2200      	movs	r2, #0
 8014550:	f885 2029 	strb.w	r2, [r5, #41]	; 0x29
      uri_len = (u16_t)(sp2 - (sp1 + 1));
 8014554:	eba9 020b 	sub.w	r2, r9, fp
          *sp1 = 0;
 8014558:	2100      	movs	r1, #0
 801455a:	9804      	ldr	r0, [sp, #16]
          uri[uri_len] = 0;
 801455c:	b292      	uxth	r2, r2
          *sp1 = 0;
 801455e:	7001      	strb	r1, [r0, #0]
          uri[uri_len] = 0;
 8014560:	eb0b 0002 	add.w	r0, fp, r2
 8014564:	f80b 1002 	strb.w	r1, [fp, r2]
 8014568:	9005      	str	r0, [sp, #20]
          if (is_post) {
 801456a:	2b00      	cmp	r3, #0
 801456c:	f000 80ec 	beq.w	8014748 <http_recv+0x328>
  char *crlfcrlf = lwip_strnstr(uri_end + 1, CRLF CRLF, data_len - (uri_end + 1 - data));
 8014570:	f109 0301 	add.w	r3, r9, #1
 8014574:	4992      	ldr	r1, [pc, #584]	; (80147c0 <http_recv+0x3a0>)
            struct pbuf *q = hs->req;
 8014576:	f8d5 a020 	ldr.w	sl, [r5, #32]
  char *crlfcrlf = lwip_strnstr(uri_end + 1, CRLF CRLF, data_len - (uri_end + 1 - data));
 801457a:	eba3 0208 	sub.w	r2, r3, r8
 801457e:	4618      	mov	r0, r3
 8014580:	9306      	str	r3, [sp, #24]
 8014582:	1aba      	subs	r2, r7, r2
 8014584:	f000 fa08 	bl	8014998 <lwip_strnstr>
  if (crlfcrlf != NULL) {
 8014588:	9008      	str	r0, [sp, #32]
 801458a:	2800      	cmp	r0, #0
 801458c:	f000 8166 	beq.w	801485c <http_recv+0x43c>
    char *scontent_len = lwip_strnstr(uri_end + 1, HTTP_HDR_CONTENT_LEN, crlfcrlf - (uri_end + 1));
 8014590:	9b06      	ldr	r3, [sp, #24]
 8014592:	498c      	ldr	r1, [pc, #560]	; (80147c4 <http_recv+0x3a4>)
 8014594:	1ac2      	subs	r2, r0, r3
 8014596:	4618      	mov	r0, r3
 8014598:	f000 f9fe 	bl	8014998 <lwip_strnstr>
    if (scontent_len != NULL) {
 801459c:	2800      	cmp	r0, #0
 801459e:	f000 80ff 	beq.w	80147a0 <http_recv+0x380>
      char *scontent_len_end = lwip_strnstr(scontent_len + HTTP_HDR_CONTENT_LEN_LEN, CRLF, HTTP_HDR_CONTENT_LEN_DIGIT_MAX_LEN);
 80145a2:	f100 0310 	add.w	r3, r0, #16
 80145a6:	9009      	str	r0, [sp, #36]	; 0x24
 80145a8:	220a      	movs	r2, #10
 80145aa:	4982      	ldr	r1, [pc, #520]	; (80147b4 <http_recv+0x394>)
 80145ac:	4618      	mov	r0, r3
 80145ae:	9307      	str	r3, [sp, #28]
 80145b0:	f000 f9f2 	bl	8014998 <lwip_strnstr>
      if (scontent_len_end != NULL) {
 80145b4:	2800      	cmp	r0, #0
 80145b6:	f000 80f3 	beq.w	80147a0 <http_recv+0x380>
        content_len = atoi(content_len_num);
 80145ba:	9b07      	ldr	r3, [sp, #28]
 80145bc:	4618      	mov	r0, r3
 80145be:	f00b f895 	bl	801f6ec <atoi>
        if (content_len == 0) {
 80145c2:	1e01      	subs	r1, r0, #0
 80145c4:	9107      	str	r1, [sp, #28]
 80145c6:	f000 80e3 	beq.w	8014790 <http_recv+0x370>
        if (content_len >= 0) {
 80145ca:	f2c0 80e9 	blt.w	80147a0 <http_recv+0x380>
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 80145ce:	9b08      	ldr	r3, [sp, #32]
          u8_t post_auto_wnd = 1;
 80145d0:	2001      	movs	r0, #1
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 80145d2:	9a06      	ldr	r2, [sp, #24]
          u8_t post_auto_wnd = 1;
 80145d4:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 80145d8:	3304      	adds	r3, #4
          http_uri_buf[0] = 0;
 80145da:	f04f 0e00 	mov.w	lr, #0
          u8_t post_auto_wnd = 1;
 80145de:	f80c 0d01 	strb.w	r0, [ip, #-1]!
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 80145e2:	4659      	mov	r1, fp
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 80145e4:	eba3 0808 	sub.w	r8, r3, r8
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 80145e8:	1a9b      	subs	r3, r3, r2
          http_uri_buf[0] = 0;
 80145ea:	4877      	ldr	r0, [pc, #476]	; (80147c8 <http_recv+0x3a8>)
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 80145ec:	f04f 0b3f 	mov.w	fp, #63	; 0x3f
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 80145f0:	4547      	cmp	r7, r8
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 80145f2:	9a06      	ldr	r2, [sp, #24]
          http_uri_buf[0] = 0;
 80145f4:	f880 e000 	strb.w	lr, [r0]
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 80145f8:	bfb4      	ite	lt
 80145fa:	46b8      	movlt	r8, r7
 80145fc:	fa1f f888 	uxthge.w	r8, r8
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 8014600:	429f      	cmp	r7, r3
 8014602:	bfa8      	it	ge
 8014604:	b29f      	uxthge	r7, r3
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 8014606:	463b      	mov	r3, r7
          http_uri_buf[0] = 0;
 8014608:	4607      	mov	r7, r0
          *crlfcrlf = 0;
 801460a:	9808      	ldr	r0, [sp, #32]
 801460c:	f880 e000 	strb.w	lr, [r0]
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 8014610:	4628      	mov	r0, r5
 8014612:	9701      	str	r7, [sp, #4]
 8014614:	9f07      	ldr	r7, [sp, #28]
 8014616:	f8cd c00c 	str.w	ip, [sp, #12]
 801461a:	9700      	str	r7, [sp, #0]
 801461c:	f8cd b008 	str.w	fp, [sp, #8]
 8014620:	f7f0 fe68 	bl	80052f4 <httpd_post_begin>
          if (err == ERR_OK) {
 8014624:	2800      	cmp	r0, #0
 8014626:	f040 80f9 	bne.w	801481c <http_recv+0x3fc>
            hs->post_content_len_left = (u32_t)content_len;
 801462a:	632f      	str	r7, [r5, #48]	; 0x30
            while ((q != NULL) && (q->len <= start_offset)) {
 801462c:	f1ba 0f00 	cmp.w	sl, #0
 8014630:	d011      	beq.n	8014656 <http_recv+0x236>
 8014632:	f8ba 300a 	ldrh.w	r3, [sl, #10]
 8014636:	4598      	cmp	r8, r3
 8014638:	f0c0 80d5 	bcc.w	80147e6 <http_recv+0x3c6>
 801463c:	4652      	mov	r2, sl
 801463e:	e003      	b.n	8014648 <http_recv+0x228>
 8014640:	8953      	ldrh	r3, [r2, #10]
 8014642:	4543      	cmp	r3, r8
 8014644:	f200 80ce 	bhi.w	80147e4 <http_recv+0x3c4>
              start_offset -= q->len;
 8014648:	eba8 0803 	sub.w	r8, r8, r3
              q = q->next;
 801464c:	6812      	ldr	r2, [r2, #0]
              start_offset -= q->len;
 801464e:	fa1f f888 	uxth.w	r8, r8
            while ((q != NULL) && (q->len <= start_offset)) {
 8014652:	2a00      	cmp	r2, #0
 8014654:	d1f4      	bne.n	8014640 <http_recv+0x220>
            } else if (hs->post_content_len_left == 0) {
 8014656:	9b07      	ldr	r3, [sp, #28]
 8014658:	2b00      	cmp	r3, #0
 801465a:	f000 80f4 	beq.w	8014846 <http_recv+0x426>
        if (hs->req != NULL) {
 801465e:	6a28      	ldr	r0, [r5, #32]
 8014660:	2800      	cmp	r0, #0
 8014662:	f000 80ec 	beq.w	801483e <http_recv+0x41e>
          pbuf_free(hs->req);
 8014666:	f001 ffff 	bl	8016668 <pbuf_free>
          hs->req = NULL;
 801466a:	2300      	movs	r3, #0
      pbuf_free(p);
 801466c:	4620      	mov	r0, r4
          hs->req = NULL;
 801466e:	622b      	str	r3, [r5, #32]
      pbuf_free(p);
 8014670:	f001 fffa 	bl	8016668 <pbuf_free>
 8014674:	e706      	b.n	8014484 <http_recv+0x64>
    hs->req = p;
 8014676:	622c      	str	r4, [r5, #32]
 8014678:	e717      	b.n	80144aa <http_recv+0x8a>
  clen = pbuf_clen(hs->req);
 801467a:	6a28      	ldr	r0, [r5, #32]
 801467c:	f002 f95c 	bl	8016938 <pbuf_clen>
  if ((hs->req->tot_len <= LWIP_HTTPD_REQ_BUFSIZE) &&
 8014680:	6a2b      	ldr	r3, [r5, #32]
 8014682:	891b      	ldrh	r3, [r3, #8]
 8014684:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8014688:	d202      	bcs.n	8014690 <http_recv+0x270>
 801468a:	2805      	cmp	r0, #5
 801468c:	f67f aedc 	bls.w	8014448 <http_recv+0x28>
    return http_find_error_file(hs, 400);
 8014690:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8014694:	4628      	mov	r0, r5
 8014696:	f7ff fae5 	bl	8013c64 <http_find_error_file>
 801469a:	4607      	mov	r7, r0
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 801469c:	f107 0310 	add.w	r3, r7, #16
 80146a0:	b2db      	uxtb	r3, r3
 80146a2:	2b10      	cmp	r3, #16
 80146a4:	d91d      	bls.n	80146e2 <http_recv+0x2c2>
 80146a6:	4b49      	ldr	r3, [pc, #292]	; (80147cc <http_recv+0x3ac>)
 80146a8:	f640 2205 	movw	r2, #2565	; 0xa05
 80146ac:	4948      	ldr	r1, [pc, #288]	; (80147d0 <http_recv+0x3b0>)
 80146ae:	4849      	ldr	r0, [pc, #292]	; (80147d4 <http_recv+0x3b4>)
 80146b0:	f00c f932 	bl	8020918 <iprintf>
      if (parsed != ERR_INPROGRESS) {
 80146b4:	1d7b      	adds	r3, r7, #5
 80146b6:	f43f aec7 	beq.w	8014448 <http_recv+0x28>
        if (hs->req != NULL) {
 80146ba:	6a28      	ldr	r0, [r5, #32]
 80146bc:	b118      	cbz	r0, 80146c6 <http_recv+0x2a6>
          pbuf_free(hs->req);
 80146be:	f001 ffd3 	bl	8016668 <pbuf_free>
          hs->req = NULL;
 80146c2:	2300      	movs	r3, #0
 80146c4:	622b      	str	r3, [r5, #32]
      pbuf_free(p);
 80146c6:	4620      	mov	r0, r4
 80146c8:	f001 ffce 	bl	8016668 <pbuf_free>
      if (parsed == ERR_OK) {
 80146cc:	2f00      	cmp	r7, #0
 80146ce:	f43f aed9 	beq.w	8014484 <http_recv+0x64>
      } else if (parsed == ERR_ARG) {
 80146d2:	3710      	adds	r7, #16
 80146d4:	f43f aec0 	beq.w	8014458 <http_recv+0x38>
 80146d8:	e6c2      	b.n	8014460 <http_recv+0x40>
    data = (char *)p->payload;
 80146da:	f8d4 8004 	ldr.w	r8, [r4, #4]
    data_len = p->len;
 80146de:	8967      	ldrh	r7, [r4, #10]
 80146e0:	e6f7      	b.n	80144d2 <http_recv+0xb2>
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 80146e2:	4a3d      	ldr	r2, [pc, #244]	; (80147d8 <http_recv+0x3b8>)
 80146e4:	fa22 f303 	lsr.w	r3, r2, r3
 80146e8:	07da      	lsls	r2, r3, #31
 80146ea:	d4e3      	bmi.n	80146b4 <http_recv+0x294>
 80146ec:	e7db      	b.n	80146a6 <http_recv+0x286>
      } else if (!strncmp(data, "POST ", 5)) {
 80146ee:	2205      	movs	r2, #5
 80146f0:	493a      	ldr	r1, [pc, #232]	; (80147dc <http_recv+0x3bc>)
 80146f2:	4640      	mov	r0, r8
 80146f4:	f00d f88c 	bl	8021810 <strncmp>
 80146f8:	4682      	mov	sl, r0
 80146fa:	b988      	cbnz	r0, 8014720 <http_recv+0x300>
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 80146fc:	1f7b      	subs	r3, r7, #5
        sp1 = data + 4;
 80146fe:	f108 0204 	add.w	r2, r8, #4
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 8014702:	f108 0b05 	add.w	fp, r8, #5
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 8014706:	492d      	ldr	r1, [pc, #180]	; (80147bc <http_recv+0x39c>)
 8014708:	b29b      	uxth	r3, r3
        sp1 = data + 4;
 801470a:	9204      	str	r2, [sp, #16]
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 801470c:	4658      	mov	r0, fp
 801470e:	461a      	mov	r2, r3
 8014710:	9305      	str	r3, [sp, #20]
 8014712:	f000 f941 	bl	8014998 <lwip_strnstr>
      if (sp2 == NULL) {
 8014716:	9b05      	ldr	r3, [sp, #20]
 8014718:	4681      	mov	r9, r0
 801471a:	b338      	cbz	r0, 801476c <http_recv+0x34c>
        is_post = 1;
 801471c:	2301      	movs	r3, #1
 801471e:	e700      	b.n	8014522 <http_recv+0x102>
        data[4] = 0;
 8014720:	2300      	movs	r3, #0
        return http_find_error_file(hs, 501);
 8014722:	f240 11f5 	movw	r1, #501	; 0x1f5
 8014726:	4628      	mov	r0, r5
        data[4] = 0;
 8014728:	f888 3004 	strb.w	r3, [r8, #4]
        return http_find_error_file(hs, 501);
 801472c:	f7ff fa9a 	bl	8013c64 <http_find_error_file>
 8014730:	4607      	mov	r7, r0
 8014732:	e7b3      	b.n	801469c <http_recv+0x27c>
        if (hs->req != NULL) {
 8014734:	2800      	cmp	r0, #0
 8014736:	f43f ae87 	beq.w	8014448 <http_recv+0x28>
          pbuf_free(hs->req);
 801473a:	f001 ff95 	bl	8016668 <pbuf_free>
          hs->req = NULL;
 801473e:	622f      	str	r7, [r5, #32]
      pbuf_free(p);
 8014740:	4620      	mov	r0, r4
 8014742:	f001 ff91 	bl	8016668 <pbuf_free>
 8014746:	e68b      	b.n	8014460 <http_recv+0x40>
            return http_find_file(hs, uri, is_09);
 8014748:	4652      	mov	r2, sl
 801474a:	4659      	mov	r1, fp
 801474c:	4628      	mov	r0, r5
 801474e:	f7ff f979 	bl	8013a44 <http_find_file>
 8014752:	4607      	mov	r7, r0
 8014754:	e7a2      	b.n	801469c <http_recv+0x27c>
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 8014756:	4652      	mov	r2, sl
 8014758:	4916      	ldr	r1, [pc, #88]	; (80147b4 <http_recv+0x394>)
 801475a:	4658      	mov	r0, fp
 801475c:	9305      	str	r3, [sp, #20]
        is_09 = 1;
 801475e:	f04f 0a01 	mov.w	sl, #1
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 8014762:	f000 f919 	bl	8014998 <lwip_strnstr>
 8014766:	9b05      	ldr	r3, [sp, #20]
 8014768:	4681      	mov	r9, r0
 801476a:	e6da      	b.n	8014522 <http_recv+0x102>
 801476c:	461a      	mov	r2, r3
 801476e:	4658      	mov	r0, fp
 8014770:	4910      	ldr	r1, [pc, #64]	; (80147b4 <http_recv+0x394>)
 8014772:	f000 f911 	bl	8014998 <lwip_strnstr>
 8014776:	e78b      	b.n	8014690 <http_recv+0x270>
          if (!is_09 && (lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE, data_len) ||
 8014778:	463a      	mov	r2, r7
 801477a:	4919      	ldr	r1, [pc, #100]	; (80147e0 <http_recv+0x3c0>)
 801477c:	4640      	mov	r0, r8
 801477e:	f000 f90b 	bl	8014998 <lwip_strnstr>
 8014782:	9b05      	ldr	r3, [sp, #20]
 8014784:	2800      	cmp	r0, #0
 8014786:	d050      	beq.n	801482a <http_recv+0x40a>
            hs->keepalive = 1;
 8014788:	2201      	movs	r2, #1
 801478a:	f885 2029 	strb.w	r2, [r5, #41]	; 0x29
 801478e:	e6e1      	b.n	8014554 <http_recv+0x134>
          if ((content_len_num[0] != '0') || (content_len_num[1] != '\r')) {
 8014790:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014792:	7c13      	ldrb	r3, [r2, #16]
 8014794:	2b30      	cmp	r3, #48	; 0x30
 8014796:	d103      	bne.n	80147a0 <http_recv+0x380>
 8014798:	7c53      	ldrb	r3, [r2, #17]
 801479a:	2b0d      	cmp	r3, #13
 801479c:	f43f af17 	beq.w	80145ce <http_recv+0x1ae>
              *sp1 = ' ';
 80147a0:	2320      	movs	r3, #32
 80147a2:	9a04      	ldr	r2, [sp, #16]
 80147a4:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 80147a6:	9a05      	ldr	r2, [sp, #20]
              *sp2 = ' ';
 80147a8:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 80147ac:	7013      	strb	r3, [r2, #0]
 80147ae:	e76f      	b.n	8014690 <http_recv+0x270>
 80147b0:	200219e8 	.word	0x200219e8
 80147b4:	08025944 	.word	0x08025944
 80147b8:	0803ca1c 	.word	0x0803ca1c
 80147bc:	08026024 	.word	0x08026024
 80147c0:	0802494c 	.word	0x0802494c
 80147c4:	0803ca5c 	.word	0x0803ca5c
 80147c8:	200219a4 	.word	0x200219a4
 80147cc:	0803c984 	.word	0x0803c984
 80147d0:	0803ca70 	.word	0x0803ca70
 80147d4:	08026800 	.word	0x08026800
 80147d8:	00010901 	.word	0x00010901
 80147dc:	0803ca24 	.word	0x0803ca24
 80147e0:	0803ca2c 	.word	0x0803ca2c
 80147e4:	4692      	mov	sl, r2
              pbuf_remove_header(q, start_offset);
 80147e6:	4641      	mov	r1, r8
 80147e8:	4650      	mov	r0, sl
 80147ea:	f001 ff01 	bl	80165f0 <pbuf_remove_header>
              pbuf_ref(q);
 80147ee:	4650      	mov	r0, sl
 80147f0:	f002 f8ae 	bl	8016950 <pbuf_ref>
              return http_post_rxpbuf(hs, q);
 80147f4:	4651      	mov	r1, sl
 80147f6:	4628      	mov	r0, r5
 80147f8:	f7ff fa0e 	bl	8013c18 <http_post_rxpbuf>
 80147fc:	4607      	mov	r7, r0
            if (err != ERR_OK) {
 80147fe:	2f00      	cmp	r7, #0
 8014800:	f43f af2d 	beq.w	801465e <http_recv+0x23e>
              *sp1 = ' ';
 8014804:	2320      	movs	r3, #32
 8014806:	9a04      	ldr	r2, [sp, #16]
            if (err == ERR_ARG) {
 8014808:	f117 0f10 	cmn.w	r7, #16
              *sp1 = ' ';
 801480c:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 801480e:	9a05      	ldr	r2, [sp, #20]
              *sp2 = ' ';
 8014810:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 8014814:	7013      	strb	r3, [r2, #0]
            if (err == ERR_ARG) {
 8014816:	f43f af3b 	beq.w	8014690 <http_recv+0x270>
 801481a:	e73f      	b.n	801469c <http_recv+0x27c>
            return http_find_file(hs, http_uri_buf, 0);
 801481c:	2200      	movs	r2, #0
 801481e:	4913      	ldr	r1, [pc, #76]	; (801486c <http_recv+0x44c>)
 8014820:	4628      	mov	r0, r5
 8014822:	f7ff f90f 	bl	8013a44 <http_find_file>
 8014826:	4607      	mov	r7, r0
 8014828:	e7e9      	b.n	80147fe <http_recv+0x3de>
                         lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE2, data_len))) {
 801482a:	463a      	mov	r2, r7
 801482c:	4910      	ldr	r1, [pc, #64]	; (8014870 <http_recv+0x450>)
 801482e:	4640      	mov	r0, r8
 8014830:	9305      	str	r3, [sp, #20]
 8014832:	f000 f8b1 	bl	8014998 <lwip_strnstr>
          if (!is_09 && (lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE, data_len) ||
 8014836:	9b05      	ldr	r3, [sp, #20]
 8014838:	2800      	cmp	r0, #0
 801483a:	d1a5      	bne.n	8014788 <http_recv+0x368>
 801483c:	e687      	b.n	801454e <http_recv+0x12e>
      pbuf_free(p);
 801483e:	4620      	mov	r0, r4
 8014840:	f001 ff12 	bl	8016668 <pbuf_free>
 8014844:	e61e      	b.n	8014484 <http_recv+0x64>
              q = pbuf_alloc(PBUF_RAW, 0, PBUF_REF);
 8014846:	9907      	ldr	r1, [sp, #28]
 8014848:	2241      	movs	r2, #65	; 0x41
 801484a:	4608      	mov	r0, r1
 801484c:	f001 ff7a 	bl	8016744 <pbuf_alloc>
              return http_post_rxpbuf(hs, q);
 8014850:	4601      	mov	r1, r0
 8014852:	4628      	mov	r0, r5
 8014854:	f7ff f9e0 	bl	8013c18 <http_post_rxpbuf>
 8014858:	4607      	mov	r7, r0
 801485a:	e7d0      	b.n	80147fe <http_recv+0x3de>
              *sp1 = ' ';
 801485c:	2320      	movs	r3, #32
 801485e:	9a04      	ldr	r2, [sp, #16]
 8014860:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 8014862:	9a05      	ldr	r2, [sp, #20]
              *sp2 = ' ';
 8014864:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 8014868:	7013      	strb	r3, [r2, #0]
 801486a:	e5ed      	b.n	8014448 <http_recv+0x28>
 801486c:	200219a4 	.word	0x200219a4
 8014870:	0803ca44 	.word	0x0803ca44

08014874 <http_err>:
  if (hs != NULL) {
 8014874:	b140      	cbz	r0, 8014888 <http_err+0x14>
{
 8014876:	b510      	push	{r4, lr}
 8014878:	4604      	mov	r4, r0
    http_state_eof(hs);
 801487a:	f7fe ff7d 	bl	8013778 <http_state_eof>
    HTTP_FREE_HTTP_STATE(hs);
 801487e:	4620      	mov	r0, r4
}
 8014880:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HTTP_FREE_HTTP_STATE(hs);
 8014884:	f001 b830 	b.w	80158e8 <mem_free>
 8014888:	4770      	bx	lr
 801488a:	bf00      	nop

0801488c <httpd_init>:
 * @ingroup httpd
 * Initialize the httpd: set up a listening PCB and bind it to the defined port
 */
void
httpd_init(void)
{
 801488c:	b510      	push	{r4, lr}
#endif
  LWIP_DEBUGF(HTTPD_DEBUG, ("httpd_init\n"));

  /* LWIP_ASSERT_CORE_LOCKED(); is checked by tcp_new() */

  pcb = altcp_tcp_new_ip_type(IPADDR_TYPE_ANY);
 801488e:	202e      	movs	r0, #46	; 0x2e
 8014890:	f003 fafe 	bl	8017e90 <tcp_new_ip_type>
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 8014894:	b310      	cbz	r0, 80148dc <httpd_init+0x50>
 8014896:	4604      	mov	r4, r0
    altcp_setprio(pcb, HTTPD_TCP_PRIO);
 8014898:	2101      	movs	r1, #1
 801489a:	f002 fd31 	bl	8017300 <tcp_setprio>
    err = altcp_bind(pcb, IP_ANY_TYPE, port);
 801489e:	2250      	movs	r2, #80	; 0x50
 80148a0:	4917      	ldr	r1, [pc, #92]	; (8014900 <httpd_init+0x74>)
 80148a2:	4620      	mov	r0, r4
 80148a4:	f002 fbca 	bl	801703c <tcp_bind>
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 80148a8:	bb08      	cbnz	r0, 80148ee <httpd_init+0x62>
    pcb = altcp_listen(pcb);
 80148aa:	4620      	mov	r0, r4
 80148ac:	21ff      	movs	r1, #255	; 0xff
 80148ae:	f002 fc93 	bl	80171d8 <tcp_listen_with_backlog>
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 80148b2:	4604      	mov	r4, r0
 80148b4:	b128      	cbz	r0, 80148c2 <httpd_init+0x36>
    altcp_accept(pcb, http_accept);
 80148b6:	4620      	mov	r0, r4
 80148b8:	4912      	ldr	r1, [pc, #72]	; (8014904 <httpd_init+0x78>)
  httpd_init_pcb(pcb, HTTPD_SERVER_PORT);
}
 80148ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    altcp_accept(pcb, http_accept);
 80148be:	f002 bdad 	b.w	801741c <tcp_accept>
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 80148c2:	4911      	ldr	r1, [pc, #68]	; (8014908 <httpd_init+0x7c>)
 80148c4:	f640 2259 	movw	r2, #2649	; 0xa59
 80148c8:	4b10      	ldr	r3, [pc, #64]	; (801490c <httpd_init+0x80>)
 80148ca:	4811      	ldr	r0, [pc, #68]	; (8014910 <httpd_init+0x84>)
 80148cc:	f00c f824 	bl	8020918 <iprintf>
    altcp_accept(pcb, http_accept);
 80148d0:	4620      	mov	r0, r4
 80148d2:	490c      	ldr	r1, [pc, #48]	; (8014904 <httpd_init+0x78>)
}
 80148d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    altcp_accept(pcb, http_accept);
 80148d8:	f002 bda0 	b.w	801741c <tcp_accept>
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 80148dc:	4b0b      	ldr	r3, [pc, #44]	; (801490c <httpd_init+0x80>)
 80148de:	f640 2272 	movw	r2, #2674	; 0xa72
 80148e2:	490c      	ldr	r1, [pc, #48]	; (8014914 <httpd_init+0x88>)
 80148e4:	480a      	ldr	r0, [pc, #40]	; (8014910 <httpd_init+0x84>)
}
 80148e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 80148ea:	f00c b815 	b.w	8020918 <iprintf>
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 80148ee:	4b07      	ldr	r3, [pc, #28]	; (801490c <httpd_init+0x80>)
 80148f0:	f640 2257 	movw	r2, #2647	; 0xa57
 80148f4:	4908      	ldr	r1, [pc, #32]	; (8014918 <httpd_init+0x8c>)
 80148f6:	4806      	ldr	r0, [pc, #24]	; (8014910 <httpd_init+0x84>)
 80148f8:	f00c f80e 	bl	8020918 <iprintf>
 80148fc:	e7d5      	b.n	80148aa <httpd_init+0x1e>
 80148fe:	bf00      	nop
 8014900:	0803f4f0 	.word	0x0803f4f0
 8014904:	080137e9 	.word	0x080137e9
 8014908:	0803cbec 	.word	0x0803cbec
 801490c:	0803c984 	.word	0x0803c984
 8014910:	08026800 	.word	0x08026800
 8014914:	0803cbb4 	.word	0x0803cbb4
 8014918:	0803cbd0 	.word	0x0803cbd0

0801491c <http_set_ssi_handler>:
 * @param tags an array of SSI tag strings to search for in SSI-enabled files
 * @param num_tags number of tags in the 'tags' array
 */
void
http_set_ssi_handler(tSSIHandler ssi_handler, const char **tags, int num_tags)
{
 801491c:	b570      	push	{r4, r5, r6, lr}
 801491e:	460d      	mov	r5, r1
 8014920:	4614      	mov	r4, r2
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_set_ssi_handler\n"));

  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 8014922:	4606      	mov	r6, r0
 8014924:	b1c8      	cbz	r0, 801495a <http_set_ssi_handler+0x3e>
  httpd_ssi_handler = ssi_handler;
 8014926:	4b11      	ldr	r3, [pc, #68]	; (801496c <http_set_ssi_handler+0x50>)
 8014928:	601e      	str	r6, [r3, #0]

#if LWIP_HTTPD_SSI_RAW
  LWIP_UNUSED_ARG(tags);
  LWIP_UNUSED_ARG(num_tags);
#else /* LWIP_HTTPD_SSI_RAW */
  LWIP_ASSERT("no tags given", tags != NULL);
 801492a:	b175      	cbz	r5, 801494a <http_set_ssi_handler+0x2e>
  LWIP_ASSERT("invalid number of tags", num_tags > 0);
 801492c:	2c00      	cmp	r4, #0
 801492e:	dd04      	ble.n	801493a <http_set_ssi_handler+0x1e>

  httpd_tags = tags;
 8014930:	4a0f      	ldr	r2, [pc, #60]	; (8014970 <http_set_ssi_handler+0x54>)
  httpd_num_tags = num_tags;
 8014932:	4b10      	ldr	r3, [pc, #64]	; (8014974 <http_set_ssi_handler+0x58>)
  httpd_tags = tags;
 8014934:	6015      	str	r5, [r2, #0]
  httpd_num_tags = num_tags;
 8014936:	601c      	str	r4, [r3, #0]
#endif /* !LWIP_HTTPD_SSI_RAW */
}
 8014938:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid number of tags", num_tags > 0);
 801493a:	4b0f      	ldr	r3, [pc, #60]	; (8014978 <http_set_ssi_handler+0x5c>)
 801493c:	f640 229f 	movw	r2, #2719	; 0xa9f
 8014940:	490e      	ldr	r1, [pc, #56]	; (801497c <http_set_ssi_handler+0x60>)
 8014942:	480f      	ldr	r0, [pc, #60]	; (8014980 <http_set_ssi_handler+0x64>)
 8014944:	f00b ffe8 	bl	8020918 <iprintf>
 8014948:	e7f2      	b.n	8014930 <http_set_ssi_handler+0x14>
  LWIP_ASSERT("no tags given", tags != NULL);
 801494a:	4b0b      	ldr	r3, [pc, #44]	; (8014978 <http_set_ssi_handler+0x5c>)
 801494c:	f640 229e 	movw	r2, #2718	; 0xa9e
 8014950:	490c      	ldr	r1, [pc, #48]	; (8014984 <http_set_ssi_handler+0x68>)
 8014952:	480b      	ldr	r0, [pc, #44]	; (8014980 <http_set_ssi_handler+0x64>)
 8014954:	f00b ffe0 	bl	8020918 <iprintf>
 8014958:	e7e8      	b.n	801492c <http_set_ssi_handler+0x10>
  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 801495a:	4b07      	ldr	r3, [pc, #28]	; (8014978 <http_set_ssi_handler+0x5c>)
 801495c:	f640 2297 	movw	r2, #2711	; 0xa97
 8014960:	4909      	ldr	r1, [pc, #36]	; (8014988 <http_set_ssi_handler+0x6c>)
 8014962:	4807      	ldr	r0, [pc, #28]	; (8014980 <http_set_ssi_handler+0x64>)
 8014964:	f00b ffd8 	bl	8020918 <iprintf>
 8014968:	e7dd      	b.n	8014926 <http_set_ssi_handler+0xa>
 801496a:	bf00      	nop
 801496c:	20021de8 	.word	0x20021de8
 8014970:	20021dec 	.word	0x20021dec
 8014974:	200219e4 	.word	0x200219e4
 8014978:	0803c984 	.word	0x0803c984
 801497c:	0803cb64 	.word	0x0803cb64
 8014980:	08026800 	.word	0x08026800
 8014984:	0803cb54 	.word	0x0803cb54
 8014988:	0803cb3c 	.word	0x0803cb3c

0801498c <lwip_htons>:
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
  return PP_HTONS(n);
 801498c:	ba40      	rev16	r0, r0
}
 801498e:	b280      	uxth	r0, r0
 8014990:	4770      	bx	lr
 8014992:	bf00      	nop

08014994 <lwip_htonl>:
 */
u32_t
lwip_htonl(u32_t n)
{
  return PP_HTONL(n);
}
 8014994:	ba00      	rev	r0, r0
 8014996:	4770      	bx	lr

08014998 <lwip_strnstr>:
 * lwIP default implementation for strnstr() non-standard function.
 * This can be \#defined to strnstr() depending on your platform port.
 */
char *
lwip_strnstr(const char *buffer, const char *token, size_t n)
{
 8014998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801499c:	4604      	mov	r4, r0
  const char *p;
  size_t tokenlen = strlen(token);
 801499e:	4608      	mov	r0, r1
{
 80149a0:	4688      	mov	r8, r1
 80149a2:	4616      	mov	r6, r2
  size_t tokenlen = strlen(token);
 80149a4:	f7eb fc56 	bl	8000254 <strlen>
  if (tokenlen == 0) {
 80149a8:	b1c0      	cbz	r0, 80149dc <lwip_strnstr+0x44>
 80149aa:	4605      	mov	r5, r0
    return LWIP_CONST_CAST(char *, buffer);
  }
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 80149ac:	7820      	ldrb	r0, [r4, #0]
 80149ae:	b1b0      	cbz	r0, 80149de <lwip_strnstr+0x46>
 80149b0:	4426      	add	r6, r4
 80149b2:	1963      	adds	r3, r4, r5
 80149b4:	429e      	cmp	r6, r3
 80149b6:	d314      	bcc.n	80149e2 <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 80149b8:	f898 7000 	ldrb.w	r7, [r8]
 80149bc:	e005      	b.n	80149ca <lwip_strnstr+0x32>
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 80149be:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80149c2:	1963      	adds	r3, r4, r5
 80149c4:	b158      	cbz	r0, 80149de <lwip_strnstr+0x46>
 80149c6:	429e      	cmp	r6, r3
 80149c8:	d30b      	bcc.n	80149e2 <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 80149ca:	4287      	cmp	r7, r0
 80149cc:	d1f7      	bne.n	80149be <lwip_strnstr+0x26>
 80149ce:	462a      	mov	r2, r5
 80149d0:	4641      	mov	r1, r8
 80149d2:	4620      	mov	r0, r4
 80149d4:	f00c ff1c 	bl	8021810 <strncmp>
 80149d8:	2800      	cmp	r0, #0
 80149da:	d1f0      	bne.n	80149be <lwip_strnstr+0x26>
 80149dc:	4620      	mov	r0, r4
      return LWIP_CONST_CAST(char *, p);
    }
  }
  return NULL;
}
 80149de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return NULL;
 80149e2:	2000      	movs	r0, #0
}
 80149e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080149e8 <lwip_stricmp>:
lwip_stricmp(const char *str1, const char *str2)
{
  char c1, c2;

  do {
    c1 = *str1++;
 80149e8:	f810 3b01 	ldrb.w	r3, [r0], #1
    c2 = *str2++;
 80149ec:	f811 2b01 	ldrb.w	r2, [r1], #1
    if (c1 != c2) {
 80149f0:	4293      	cmp	r3, r2
 80149f2:	d01c      	beq.n	8014a2e <lwip_stricmp+0x46>
{
 80149f4:	b430      	push	{r4, r5}
 80149f6:	f043 0420 	orr.w	r4, r3, #32
 80149fa:	f042 0520 	orr.w	r5, r2, #32
 80149fe:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
      char c1_upc = c1 | 0x20;
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8014a02:	2a19      	cmp	r2, #25
 8014a04:	d810      	bhi.n	8014a28 <lwip_stricmp+0x40>
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
        if (c1_upc != c2_upc) {
 8014a06:	42ac      	cmp	r4, r5
 8014a08:	d10e      	bne.n	8014a28 <lwip_stricmp+0x40>
      } else {
        /* characters are not equal but none is in the alphabet range */
        return 1;
      }
    }
  } while (c1 != 0);
 8014a0a:	b1a3      	cbz	r3, 8014a36 <lwip_stricmp+0x4e>
    c1 = *str1++;
 8014a0c:	f810 3b01 	ldrb.w	r3, [r0], #1
    c2 = *str2++;
 8014a10:	f811 2b01 	ldrb.w	r2, [r1], #1
    if (c1 != c2) {
 8014a14:	4293      	cmp	r3, r2
 8014a16:	d0f8      	beq.n	8014a0a <lwip_stricmp+0x22>
 8014a18:	f043 0420 	orr.w	r4, r3, #32
 8014a1c:	f042 0520 	orr.w	r5, r2, #32
 8014a20:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8014a24:	2a19      	cmp	r2, #25
 8014a26:	d9ee      	bls.n	8014a06 <lwip_stricmp+0x1e>
        return 1;
 8014a28:	2001      	movs	r0, #1
  return 0;
}
 8014a2a:	bc30      	pop	{r4, r5}
 8014a2c:	4770      	bx	lr
  } while (c1 != 0);
 8014a2e:	2b00      	cmp	r3, #0
 8014a30:	d1da      	bne.n	80149e8 <lwip_stricmp>
  return 0;
 8014a32:	4618      	mov	r0, r3
}
 8014a34:	4770      	bx	lr
  return 0;
 8014a36:	4618      	mov	r0, r3
}
 8014a38:	bc30      	pop	{r4, r5}
 8014a3a:	4770      	bx	lr

08014a3c <lwip_strnicmp>:
 * lwIP default implementation for strnicmp() non-standard function.
 * This can be \#defined to strnicmp() depending on your platform port.
 */
int
lwip_strnicmp(const char *str1, const char *str2, size_t len)
{
 8014a3c:	b470      	push	{r4, r5, r6}
 8014a3e:	e005      	b.n	8014a4c <lwip_strnicmp+0x10>
      char c1_upc = c1 | 0x20;
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
        if (c1_upc != c2_upc) {
 8014a40:	42b5      	cmp	r5, r6
 8014a42:	d111      	bne.n	8014a68 <lwip_strnicmp+0x2c>
        /* characters are not equal but none is in the alphabet range */
        return 1;
      }
    }
    len--;
  } while ((len != 0) && (c1 != 0));
 8014a44:	f112 32ff 	adds.w	r2, r2, #4294967295
 8014a48:	d011      	beq.n	8014a6e <lwip_strnicmp+0x32>
 8014a4a:	b183      	cbz	r3, 8014a6e <lwip_strnicmp+0x32>
    c1 = *str1++;
 8014a4c:	f810 3b01 	ldrb.w	r3, [r0], #1
    c2 = *str2++;
 8014a50:	f811 4b01 	ldrb.w	r4, [r1], #1
    if (c1 != c2) {
 8014a54:	42a3      	cmp	r3, r4
 8014a56:	d0f5      	beq.n	8014a44 <lwip_strnicmp+0x8>
 8014a58:	f043 0520 	orr.w	r5, r3, #32
 8014a5c:	f044 0620 	orr.w	r6, r4, #32
 8014a60:	f1a5 0461 	sub.w	r4, r5, #97	; 0x61
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8014a64:	2c19      	cmp	r4, #25
 8014a66:	d9eb      	bls.n	8014a40 <lwip_strnicmp+0x4>
        return 1;
 8014a68:	2001      	movs	r0, #1
  return 0;
}
 8014a6a:	bc70      	pop	{r4, r5, r6}
 8014a6c:	4770      	bx	lr
  return 0;
 8014a6e:	2000      	movs	r0, #0
}
 8014a70:	bc70      	pop	{r4, r5, r6}
 8014a72:	4770      	bx	lr

08014a74 <dns_call_found>:
 * @param idx dns table index of the entry that is resolved or removed
 * @param addr IP address for the hostname (or NULL on error or memory shortage)
 */
static void
dns_call_found(u8_t idx, ip_addr_t *addr)
{
 8014a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014a78:	0106      	lsls	r6, r0, #4
 8014a7a:	4c24      	ldr	r4, [pc, #144]	; (8014b0c <dns_call_found+0x98>)
 8014a7c:	4605      	mov	r5, r0
 8014a7e:	468a      	mov	sl, r1
#endif /* LWIP_IPV4 && LWIP_IPV6 */

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 8014a80:	eb06 0800 	add.w	r8, r6, r0
 8014a84:	4f22      	ldr	r7, [pc, #136]	; (8014b10 <dns_call_found+0x9c>)
 8014a86:	f104 0930 	add.w	r9, r4, #48	; 0x30
 8014a8a:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8014a8e:	f108 0810 	add.w	r8, r8, #16
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 8014a92:	6823      	ldr	r3, [r4, #0]
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 8014a94:	4651      	mov	r1, sl
 8014a96:	eb07 0008 	add.w	r0, r7, r8
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 8014a9a:	b133      	cbz	r3, 8014aaa <dns_call_found+0x36>
 8014a9c:	7a22      	ldrb	r2, [r4, #8]
 8014a9e:	42aa      	cmp	r2, r5
 8014aa0:	d103      	bne.n	8014aaa <dns_call_found+0x36>
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 8014aa2:	6862      	ldr	r2, [r4, #4]
 8014aa4:	4798      	blx	r3
      /* flush this entry */
      dns_requests[i].found = NULL;
 8014aa6:	2300      	movs	r3, #0
 8014aa8:	6023      	str	r3, [r4, #0]
 8014aaa:	340c      	adds	r4, #12
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 8014aac:	454c      	cmp	r4, r9
 8014aae:	d1f0      	bne.n	8014a92 <dns_call_found+0x1e>
 8014ab0:	1973      	adds	r3, r6, r5
 8014ab2:	2400      	movs	r4, #0
 8014ab4:	eb07 1303 	add.w	r3, r7, r3, lsl #4
 8014ab8:	4f15      	ldr	r7, [pc, #84]	; (8014b10 <dns_call_found+0x9c>)
 8014aba:	7bd9      	ldrb	r1, [r3, #15]
 8014abc:	463a      	mov	r2, r7
  dns_requests[idx].found = NULL;
#endif
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  /* close the pcb used unless other request are using it */
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
    if (i == idx) {
 8014abe:	b2e3      	uxtb	r3, r4
 8014ac0:	3401      	adds	r4, #1
 8014ac2:	42ab      	cmp	r3, r5
 8014ac4:	d002      	beq.n	8014acc <dns_call_found+0x58>
      continue; /* only check other requests */
    }
    if (dns_table[i].state == DNS_STATE_ASKING) {
 8014ac6:	7a93      	ldrb	r3, [r2, #10]
 8014ac8:	2b02      	cmp	r3, #2
 8014aca:	d015      	beq.n	8014af8 <dns_call_found+0x84>
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 8014acc:	2c04      	cmp	r4, #4
 8014ace:	f502 7288 	add.w	r2, r2, #272	; 0x110
 8014ad2:	d1f4      	bne.n	8014abe <dns_call_found+0x4a>
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
        break;
      }
    }
  }
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 8014ad4:	2903      	cmp	r1, #3
 8014ad6:	d80d      	bhi.n	8014af4 <dns_call_found+0x80>
    /* if we come here, the pcb is not used any more and can be removed */
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 8014ad8:	4435      	add	r5, r6
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 8014ada:	f8df 8038 	ldr.w	r8, [pc, #56]	; 8014b14 <dns_call_found+0xa0>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 8014ade:	eb07 1705 	add.w	r7, r7, r5, lsl #4
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 8014ae2:	f858 0021 	ldr.w	r0, [r8, r1, lsl #2]
 8014ae6:	f007 f8d9 	bl	801bc9c <udp_remove>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 8014aea:	2200      	movs	r2, #0
 8014aec:	7bfb      	ldrb	r3, [r7, #15]
    dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 8014aee:	73fc      	strb	r4, [r7, #15]
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 8014af0:	f848 2023 	str.w	r2, [r8, r3, lsl #2]
  }
#endif
}
 8014af4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 8014af8:	7bd3      	ldrb	r3, [r2, #15]
 8014afa:	428b      	cmp	r3, r1
 8014afc:	d1e6      	bne.n	8014acc <dns_call_found+0x58>
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 8014afe:	4435      	add	r5, r6
 8014b00:	2304      	movs	r3, #4
 8014b02:	eb07 1705 	add.w	r7, r7, r5, lsl #4
 8014b06:	73fb      	strb	r3, [r7, #15]
 8014b08:	e7f4      	b.n	8014af4 <dns_call_found+0x80>
 8014b0a:	bf00      	nop
 8014b0c:	20021e04 	.word	0x20021e04
 8014b10:	20021e40 	.word	0x20021e40
 8014b14:	20021df4 	.word	0x20021df4

08014b18 <dns_send>:
{
 8014b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 8014b1c:	0103      	lsls	r3, r0, #4
{
 8014b1e:	b087      	sub	sp, #28
 8014b20:	4681      	mov	r9, r0
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 8014b22:	181c      	adds	r4, r3, r0
 8014b24:	9301      	str	r3, [sp, #4]
 8014b26:	4b60      	ldr	r3, [pc, #384]	; (8014ca8 <dns_send+0x190>)
 8014b28:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 8014b2c:	7ae3      	ldrb	r3, [r4, #11]
 8014b2e:	2b01      	cmp	r3, #1
 8014b30:	d907      	bls.n	8014b42 <dns_send+0x2a>
 8014b32:	4b5e      	ldr	r3, [pc, #376]	; (8014cac <dns_send+0x194>)
 8014b34:	f240 22fa 	movw	r2, #762	; 0x2fa
 8014b38:	495d      	ldr	r1, [pc, #372]	; (8014cb0 <dns_send+0x198>)
 8014b3a:	485e      	ldr	r0, [pc, #376]	; (8014cb4 <dns_send+0x19c>)
 8014b3c:	f00b feec 	bl	8020918 <iprintf>
 8014b40:	7ae3      	ldrb	r3, [r4, #11]
  if (ip_addr_isany_val(dns_servers[entry->server_idx])
 8014b42:	4a5d      	ldr	r2, [pc, #372]	; (8014cb8 <dns_send+0x1a0>)
 8014b44:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8014b48:	2c00      	cmp	r4, #0
 8014b4a:	f000 8099 	beq.w	8014c80 <dns_send+0x168>
  p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)(SIZEOF_DNS_HDR + strlen(entry->name) + 2 +
 8014b4e:	9b01      	ldr	r3, [sp, #4]
 8014b50:	4e55      	ldr	r6, [pc, #340]	; (8014ca8 <dns_send+0x190>)
 8014b52:	eb03 0409 	add.w	r4, r3, r9
 8014b56:	0124      	lsls	r4, r4, #4
 8014b58:	f104 0510 	add.w	r5, r4, #16
 8014b5c:	4435      	add	r5, r6
 8014b5e:	4628      	mov	r0, r5
 8014b60:	f7eb fb78 	bl	8000254 <strlen>
 8014b64:	f100 0112 	add.w	r1, r0, #18
 8014b68:	f44f 7220 	mov.w	r2, #640	; 0x280
 8014b6c:	2036      	movs	r0, #54	; 0x36
 8014b6e:	b289      	uxth	r1, r1
 8014b70:	f001 fde8 	bl	8016744 <pbuf_alloc>
  if (p != NULL) {
 8014b74:	4680      	mov	r8, r0
 8014b76:	2800      	cmp	r0, #0
 8014b78:	f000 8093 	beq.w	8014ca2 <dns_send+0x18a>
    hdr.id = lwip_htons(entry->txid);
 8014b7c:	4434      	add	r4, r6
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 8014b7e:	2300      	movs	r3, #0
    query_idx = SIZEOF_DNS_HDR;
 8014b80:	260c      	movs	r6, #12
    --hostname;
 8014b82:	3d01      	subs	r5, #1
    hdr.id = lwip_htons(entry->txid);
 8014b84:	8920      	ldrh	r0, [r4, #8]
      if (query_idx + n + 1 > 0xFFFF) {
 8014b86:	f64f 7bfe 	movw	fp, #65534	; 0xfffe
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 8014b8a:	9304      	str	r3, [sp, #16]
 8014b8c:	9303      	str	r3, [sp, #12]
 8014b8e:	9305      	str	r3, [sp, #20]
    hdr.id = lwip_htons(entry->txid);
 8014b90:	f7ff fefc 	bl	801498c <lwip_htons>
    hdr.flags1 = DNS_FLAG1_RD;
 8014b94:	2201      	movs	r2, #1
    hdr.numquestions = PP_HTONS(1);
 8014b96:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdr.id = lwip_htons(entry->txid);
 8014b9a:	f8ad 000c 	strh.w	r0, [sp, #12]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 8014b9e:	eb0d 0106 	add.w	r1, sp, r6
    hdr.flags1 = DNS_FLAG1_RD;
 8014ba2:	f88d 200e 	strb.w	r2, [sp, #14]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 8014ba6:	4640      	mov	r0, r8
 8014ba8:	4632      	mov	r2, r6
    hdr.numquestions = PP_HTONS(1);
 8014baa:	f8ad 3010 	strh.w	r3, [sp, #16]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 8014bae:	f002 f83f 	bl	8016c30 <pbuf_take>
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8014bb2:	786b      	ldrb	r3, [r5, #1]
      ++hostname;
 8014bb4:	1c6f      	adds	r7, r5, #1
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8014bb6:	2b2e      	cmp	r3, #46	; 0x2e
 8014bb8:	d051      	beq.n	8014c5e <dns_send+0x146>
 8014bba:	2b00      	cmp	r3, #0
 8014bbc:	d04f      	beq.n	8014c5e <dns_send+0x146>
      ++hostname;
 8014bbe:	463d      	mov	r5, r7
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8014bc0:	2400      	movs	r4, #0
 8014bc2:	e000      	b.n	8014bc6 <dns_send+0xae>
 8014bc4:	b12b      	cbz	r3, 8014bd2 <dns_send+0xba>
 8014bc6:	f815 3f01 	ldrb.w	r3, [r5, #1]!
        ++n;
 8014bca:	3401      	adds	r4, #1
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8014bcc:	2b2e      	cmp	r3, #46	; 0x2e
        ++n;
 8014bce:	b2e4      	uxtb	r4, r4
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8014bd0:	d1f8      	bne.n	8014bc4 <dns_send+0xac>
 8014bd2:	4623      	mov	r3, r4
 8014bd4:	eba5 0a07 	sub.w	sl, r5, r7
      if (query_idx + n + 1 > 0xFFFF) {
 8014bd8:	4433      	add	r3, r6
 8014bda:	fa1f fa8a 	uxth.w	sl, sl
 8014bde:	455b      	cmp	r3, fp
 8014be0:	dc45      	bgt.n	8014c6e <dns_send+0x156>
      pbuf_put_at(p, query_idx, n);
 8014be2:	4622      	mov	r2, r4
 8014be4:	4631      	mov	r1, r6
 8014be6:	4640      	mov	r0, r8
      query_idx = (u16_t)(query_idx + n + 1);
 8014be8:	4434      	add	r4, r6
      pbuf_put_at(p, query_idx, n);
 8014bea:	f002 f8ef 	bl	8016dcc <pbuf_put_at>
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 8014bee:	1c73      	adds	r3, r6, #1
      query_idx = (u16_t)(query_idx + n + 1);
 8014bf0:	b2a4      	uxth	r4, r4
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 8014bf2:	4652      	mov	r2, sl
 8014bf4:	4639      	mov	r1, r7
 8014bf6:	b29b      	uxth	r3, r3
 8014bf8:	4640      	mov	r0, r8
      query_idx = (u16_t)(query_idx + n + 1);
 8014bfa:	1c66      	adds	r6, r4, #1
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 8014bfc:	f002 f880 	bl	8016d00 <pbuf_take_at>
    } while (*hostname != 0);
 8014c00:	782a      	ldrb	r2, [r5, #0]
      query_idx = (u16_t)(query_idx + n + 1);
 8014c02:	b2b6      	uxth	r6, r6
    } while (*hostname != 0);
 8014c04:	2a00      	cmp	r2, #0
 8014c06:	d1d4      	bne.n	8014bb2 <dns_send+0x9a>
    pbuf_put_at(p, query_idx, 0);
 8014c08:	4631      	mov	r1, r6
 8014c0a:	4640      	mov	r0, r8
 8014c0c:	f002 f8de 	bl	8016dcc <pbuf_put_at>
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 8014c10:	a906      	add	r1, sp, #24
    query_idx++;
 8014c12:	1ca3      	adds	r3, r4, #2
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 8014c14:	f04f 2001 	mov.w	r0, #16777472	; 0x1000100
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 8014c18:	2204      	movs	r2, #4
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8014c1a:	4d27      	ldr	r5, [pc, #156]	; (8014cb8 <dns_send+0x1a0>)
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 8014c1c:	f841 0d10 	str.w	r0, [r1, #-16]!
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 8014c20:	b29b      	uxth	r3, r3
 8014c22:	4640      	mov	r0, r8
 8014c24:	f002 f86c 	bl	8016d00 <pbuf_take_at>
      dst = &dns_servers[entry->server_idx];
 8014c28:	9b01      	ldr	r3, [sp, #4]
 8014c2a:	4a1f      	ldr	r2, [pc, #124]	; (8014ca8 <dns_send+0x190>)
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8014c2c:	4641      	mov	r1, r8
      dst = &dns_servers[entry->server_idx];
 8014c2e:	444b      	add	r3, r9
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8014c30:	4822      	ldr	r0, [pc, #136]	; (8014cbc <dns_send+0x1a4>)
      dst = &dns_servers[entry->server_idx];
 8014c32:	4699      	mov	r9, r3
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8014c34:	2335      	movs	r3, #53	; 0x35
      dst = &dns_servers[entry->server_idx];
 8014c36:	eb02 1a09 	add.w	sl, r2, r9, lsl #4
 8014c3a:	f89a 200b 	ldrb.w	r2, [sl, #11]
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8014c3e:	f89a 400f 	ldrb.w	r4, [sl, #15]
 8014c42:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 8014c46:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8014c4a:	f006 ff81 	bl	801bb50 <udp_sendto>
 8014c4e:	4605      	mov	r5, r0
    pbuf_free(p);
 8014c50:	4640      	mov	r0, r8
 8014c52:	f001 fd09 	bl	8016668 <pbuf_free>
}
 8014c56:	4628      	mov	r0, r5
 8014c58:	b007      	add	sp, #28
 8014c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8014c5e:	f04f 0a00 	mov.w	sl, #0
      ++hostname;
 8014c62:	463d      	mov	r5, r7
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8014c64:	4653      	mov	r3, sl
 8014c66:	4654      	mov	r4, sl
      if (query_idx + n + 1 > 0xFFFF) {
 8014c68:	4433      	add	r3, r6
 8014c6a:	455b      	cmp	r3, fp
 8014c6c:	ddb9      	ble.n	8014be2 <dns_send+0xca>
  return ERR_VAL;
 8014c6e:	f06f 0505 	mvn.w	r5, #5
  pbuf_free(p);
 8014c72:	4640      	mov	r0, r8
 8014c74:	f001 fcf8 	bl	8016668 <pbuf_free>
}
 8014c78:	4628      	mov	r0, r5
 8014c7a:	b007      	add	sp, #28
 8014c7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dns_call_found(idx, NULL);
 8014c80:	4648      	mov	r0, r9
 8014c82:	4621      	mov	r1, r4
 8014c84:	f7ff fef6 	bl	8014a74 <dns_call_found>
    entry->state = DNS_STATE_UNUSED;
 8014c88:	9b01      	ldr	r3, [sp, #4]
    return ERR_OK;
 8014c8a:	4625      	mov	r5, r4
    entry->state = DNS_STATE_UNUSED;
 8014c8c:	444b      	add	r3, r9
}
 8014c8e:	4628      	mov	r0, r5
    entry->state = DNS_STATE_UNUSED;
 8014c90:	4699      	mov	r9, r3
 8014c92:	4b05      	ldr	r3, [pc, #20]	; (8014ca8 <dns_send+0x190>)
 8014c94:	eb03 1a09 	add.w	sl, r3, r9, lsl #4
 8014c98:	f88a 400a 	strb.w	r4, [sl, #10]
}
 8014c9c:	b007      	add	sp, #28
 8014c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    err = ERR_MEM;
 8014ca2:	f04f 35ff 	mov.w	r5, #4294967295
 8014ca6:	e7d6      	b.n	8014c56 <dns_send+0x13e>
 8014ca8:	20021e40 	.word	0x20021e40
 8014cac:	0803ccbc 	.word	0x0803ccbc
 8014cb0:	0803ccec 	.word	0x0803ccec
 8014cb4:	08026800 	.word	0x08026800
 8014cb8:	20021e38 	.word	0x20021e38
 8014cbc:	20021df4 	.word	0x20021df4

08014cc0 <dns_check_entry>:
dns_check_entry(u8_t i)
{
  err_t err;
  struct dns_table_entry *entry = &dns_table[i];

  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 8014cc0:	2803      	cmp	r0, #3
{
 8014cc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014cc6:	4604      	mov	r4, r0
  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 8014cc8:	d84a      	bhi.n	8014d60 <dns_check_entry+0xa0>

  switch (entry->state) {
 8014cca:	0125      	lsls	r5, r4, #4
 8014ccc:	4e39      	ldr	r6, [pc, #228]	; (8014db4 <dns_check_entry+0xf4>)
 8014cce:	192b      	adds	r3, r5, r4
 8014cd0:	eb06 1303 	add.w	r3, r6, r3, lsl #4
 8014cd4:	7a9b      	ldrb	r3, [r3, #10]
 8014cd6:	2b03      	cmp	r3, #3
 8014cd8:	d84e      	bhi.n	8014d78 <dns_check_entry+0xb8>
 8014cda:	e8df f003 	tbb	[pc, r3]
 8014cde:	100e      	.short	0x100e
 8014ce0:	022c      	.short	0x022c
        }
      }
      break;
    case DNS_STATE_DONE:
      /* if the time to live is nul */
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 8014ce2:	192b      	adds	r3, r5, r4
 8014ce4:	011b      	lsls	r3, r3, #4
 8014ce6:	58f2      	ldr	r2, [r6, r3]
 8014ce8:	b112      	cbz	r2, 8014cf0 <dns_check_entry+0x30>
 8014cea:	3a01      	subs	r2, #1
 8014cec:	50f2      	str	r2, [r6, r3]
 8014cee:	b922      	cbnz	r2, 8014cfa <dns_check_entry+0x3a>
        LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": flush\n", entry->name));
        /* flush this entry, there cannot be any related pending entries in this state */
        entry->state = DNS_STATE_UNUSED;
 8014cf0:	442c      	add	r4, r5
 8014cf2:	2300      	movs	r3, #0
 8014cf4:	eb06 1604 	add.w	r6, r6, r4, lsl #4
 8014cf8:	72b3      	strb	r3, [r6, #10]
      break;
    default:
      LWIP_ASSERT("unknown dns_table entry state:", 0);
      break;
  }
}
 8014cfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014cfe:	4f2e      	ldr	r7, [pc, #184]	; (8014db8 <dns_check_entry+0xf8>)
  txid = (u16_t)DNS_RAND_TXID();
 8014d00:	f00b fe9a 	bl	8020a38 <rand>
 8014d04:	4b2b      	ldr	r3, [pc, #172]	; (8014db4 <dns_check_entry+0xf4>)
 8014d06:	b281      	uxth	r1, r0
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8014d08:	7a9a      	ldrb	r2, [r3, #10]
 8014d0a:	2a02      	cmp	r2, #2
 8014d0c:	d030      	beq.n	8014d70 <dns_check_entry+0xb0>
 8014d0e:	f503 7388 	add.w	r3, r3, #272	; 0x110
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8014d12:	429f      	cmp	r7, r3
 8014d14:	d1f8      	bne.n	8014d08 <dns_check_entry+0x48>
      entry->txid = dns_create_txid();
 8014d16:	4425      	add	r5, r4
      err = dns_send(i);
 8014d18:	4620      	mov	r0, r4
      entry->server_idx = 0;
 8014d1a:	2201      	movs	r2, #1
      entry->state = DNS_STATE_ASKING;
 8014d1c:	2402      	movs	r4, #2
      entry->txid = dns_create_txid();
 8014d1e:	012d      	lsls	r5, r5, #4
 8014d20:	f105 0308 	add.w	r3, r5, #8
 8014d24:	4435      	add	r5, r6
 8014d26:	441e      	add	r6, r3
 8014d28:	8129      	strh	r1, [r5, #8]
      entry->state = DNS_STATE_ASKING;
 8014d2a:	8074      	strh	r4, [r6, #2]
      entry->server_idx = 0;
 8014d2c:	80b2      	strh	r2, [r6, #4]
}
 8014d2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      err = dns_send(i);
 8014d32:	f7ff bef1 	b.w	8014b18 <dns_send>
      if (--entry->tmr == 0) {
 8014d36:	192a      	adds	r2, r5, r4
 8014d38:	eb06 1202 	add.w	r2, r6, r2, lsl #4
 8014d3c:	7b13      	ldrb	r3, [r2, #12]
 8014d3e:	3b01      	subs	r3, #1
 8014d40:	b2db      	uxtb	r3, r3
 8014d42:	7313      	strb	r3, [r2, #12]
 8014d44:	2b00      	cmp	r3, #0
 8014d46:	d1d8      	bne.n	8014cfa <dns_check_entry+0x3a>
        if (++entry->retries == DNS_MAX_RETRIES) {
 8014d48:	7b53      	ldrb	r3, [r2, #13]
 8014d4a:	3301      	adds	r3, #1
 8014d4c:	b2db      	uxtb	r3, r3
 8014d4e:	2b04      	cmp	r3, #4
 8014d50:	7353      	strb	r3, [r2, #13]
 8014d52:	d01a      	beq.n	8014d8a <dns_check_entry+0xca>
          entry->tmr = entry->retries;
 8014d54:	7313      	strb	r3, [r2, #12]
        err = dns_send(i);
 8014d56:	4620      	mov	r0, r4
}
 8014d58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        err = dns_send(i);
 8014d5c:	f7ff bedc 	b.w	8014b18 <dns_send>
  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 8014d60:	4b16      	ldr	r3, [pc, #88]	; (8014dbc <dns_check_entry+0xfc>)
 8014d62:	f240 421c 	movw	r2, #1052	; 0x41c
 8014d66:	4916      	ldr	r1, [pc, #88]	; (8014dc0 <dns_check_entry+0x100>)
 8014d68:	4816      	ldr	r0, [pc, #88]	; (8014dc4 <dns_check_entry+0x104>)
 8014d6a:	f00b fdd5 	bl	8020918 <iprintf>
 8014d6e:	e7ac      	b.n	8014cca <dns_check_entry+0xa>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8014d70:	891a      	ldrh	r2, [r3, #8]
 8014d72:	428a      	cmp	r2, r1
 8014d74:	d1cb      	bne.n	8014d0e <dns_check_entry+0x4e>
 8014d76:	e7c3      	b.n	8014d00 <dns_check_entry+0x40>
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 8014d78:	4b10      	ldr	r3, [pc, #64]	; (8014dbc <dns_check_entry+0xfc>)
 8014d7a:	f240 425b 	movw	r2, #1115	; 0x45b
 8014d7e:	4912      	ldr	r1, [pc, #72]	; (8014dc8 <dns_check_entry+0x108>)
 8014d80:	4810      	ldr	r0, [pc, #64]	; (8014dc4 <dns_check_entry+0x104>)
}
 8014d82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 8014d86:	f00b bdc7 	b.w	8020918 <iprintf>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 8014d8a:	7ad3      	ldrb	r3, [r2, #11]
 8014d8c:	b93b      	cbnz	r3, 8014d9e <dns_check_entry+0xde>
 8014d8e:	490f      	ldr	r1, [pc, #60]	; (8014dcc <dns_check_entry+0x10c>)
 8014d90:	6849      	ldr	r1, [r1, #4]
 8014d92:	b121      	cbz	r1, 8014d9e <dns_check_entry+0xde>
            entry->server_idx++;
 8014d94:	2101      	movs	r1, #1
            entry->retries = 0;
 8014d96:	7353      	strb	r3, [r2, #13]
            entry->server_idx++;
 8014d98:	72d1      	strb	r1, [r2, #11]
            entry->tmr = 1;
 8014d9a:	7311      	strb	r1, [r2, #12]
 8014d9c:	e7db      	b.n	8014d56 <dns_check_entry+0x96>
            dns_call_found(i, NULL);
 8014d9e:	4620      	mov	r0, r4
            entry->state = DNS_STATE_UNUSED;
 8014da0:	442c      	add	r4, r5
            dns_call_found(i, NULL);
 8014da2:	2100      	movs	r1, #0
 8014da4:	f7ff fe66 	bl	8014a74 <dns_call_found>
            entry->state = DNS_STATE_UNUSED;
 8014da8:	2300      	movs	r3, #0
 8014daa:	eb06 1604 	add.w	r6, r6, r4, lsl #4
 8014dae:	72b3      	strb	r3, [r6, #10]
            break;
 8014db0:	e7a3      	b.n	8014cfa <dns_check_entry+0x3a>
 8014db2:	bf00      	nop
 8014db4:	20021e40 	.word	0x20021e40
 8014db8:	20022280 	.word	0x20022280
 8014dbc:	0803ccbc 	.word	0x0803ccbc
 8014dc0:	0803cc80 	.word	0x0803cc80
 8014dc4:	08026800 	.word	0x08026800
 8014dc8:	0803cc9c 	.word	0x0803cc9c
 8014dcc:	20021e38 	.word	0x20021e38

08014dd0 <dns_recv>:
/**
 * Receive input function for DNS response packets arriving for the dns UDP pcb.
 */
static void
dns_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8014dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014dd4:	4699      	mov	r9, r3
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(port);

  /* is the dns message big enough ? */
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 8014dd6:	8913      	ldrh	r3, [r2, #8]
{
 8014dd8:	b08d      	sub	sp, #52	; 0x34
 8014dda:	4614      	mov	r4, r2
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 8014ddc:	2b0f      	cmp	r3, #15
 8014dde:	d908      	bls.n	8014df2 <dns_recv+0x22>
    /* free pbuf and return */
    goto ignore_packet;
  }

  /* copy dns payload inside static buffer for processing */
  if (pbuf_copy_partial(p, &hdr, SIZEOF_DNS_HDR, 0) == SIZEOF_DNS_HDR) {
 8014de0:	2300      	movs	r3, #0
 8014de2:	220c      	movs	r2, #12
 8014de4:	a906      	add	r1, sp, #24
 8014de6:	4620      	mov	r0, r4
 8014de8:	f001 fece 	bl	8016b88 <pbuf_copy_partial>
 8014dec:	280c      	cmp	r0, #12
 8014dee:	4606      	mov	r6, r0
 8014df0:	d005      	beq.n	8014dfe <dns_recv+0x2e>
    }
  }

ignore_packet:
  /* deallocate memory and return */
  pbuf_free(p);
 8014df2:	4620      	mov	r0, r4
 8014df4:	f001 fc38 	bl	8016668 <pbuf_free>
  return;
}
 8014df8:	b00d      	add	sp, #52	; 0x34
 8014dfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014dfe:	f8df 8300 	ldr.w	r8, [pc, #768]	; 8015100 <dns_recv+0x330>
    txid = lwip_htons(hdr.id);
 8014e02:	2500      	movs	r5, #0
 8014e04:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 8014e08:	f7ff fdc0 	bl	801498c <lwip_htons>
 8014e0c:	4643      	mov	r3, r8
 8014e0e:	b2ef      	uxtb	r7, r5
      if ((entry->state == DNS_STATE_ASKING) &&
 8014e10:	7a9a      	ldrb	r2, [r3, #10]
 8014e12:	2a02      	cmp	r2, #2
 8014e14:	d008      	beq.n	8014e28 <dns_recv+0x58>
 8014e16:	3501      	adds	r5, #1
 8014e18:	f503 7388 	add.w	r3, r3, #272	; 0x110
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8014e1c:	2d04      	cmp	r5, #4
 8014e1e:	d0e8      	beq.n	8014df2 <dns_recv+0x22>
      if ((entry->state == DNS_STATE_ASKING) &&
 8014e20:	7a9a      	ldrb	r2, [r3, #10]
 8014e22:	b2ef      	uxtb	r7, r5
 8014e24:	2a02      	cmp	r2, #2
 8014e26:	d1f6      	bne.n	8014e16 <dns_recv+0x46>
 8014e28:	891a      	ldrh	r2, [r3, #8]
 8014e2a:	4282      	cmp	r2, r0
 8014e2c:	d1f3      	bne.n	8014e16 <dns_recv+0x46>
        nquestions = lwip_htons(hdr.numquestions);
 8014e2e:	f8bd 001c 	ldrh.w	r0, [sp, #28]
 8014e32:	f7ff fdab 	bl	801498c <lwip_htons>
 8014e36:	4682      	mov	sl, r0
        nanswers   = lwip_htons(hdr.numanswers);
 8014e38:	f8bd 001e 	ldrh.w	r0, [sp, #30]
 8014e3c:	f7ff fda6 	bl	801498c <lwip_htons>
        if ((hdr.flags1 & DNS_FLAG1_RESPONSE) == 0) {
 8014e40:	f89d 301a 	ldrb.w	r3, [sp, #26]
        nanswers   = lwip_htons(hdr.numanswers);
 8014e44:	4683      	mov	fp, r0
        if (nquestions != 1) {
 8014e46:	09db      	lsrs	r3, r3, #7
 8014e48:	d0d3      	beq.n	8014df2 <dns_recv+0x22>
 8014e4a:	f1ba 0f01 	cmp.w	sl, #1
 8014e4e:	d1d0      	bne.n	8014df2 <dns_recv+0x22>
          if (!ip_addr_cmp(addr, &dns_servers[entry->server_idx])) {
 8014e50:	eb05 1305 	add.w	r3, r5, r5, lsl #4
 8014e54:	49a8      	ldr	r1, [pc, #672]	; (80150f8 <dns_recv+0x328>)
 8014e56:	f8d9 2000 	ldr.w	r2, [r9]
 8014e5a:	eb08 1303 	add.w	r3, r8, r3, lsl #4
 8014e5e:	7adb      	ldrb	r3, [r3, #11]
 8014e60:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8014e64:	429a      	cmp	r2, r3
 8014e66:	d1c4      	bne.n	8014df2 <dns_recv+0x22>
 8014e68:	f44f 7388 	mov.w	r3, #272	; 0x110
        res_idx = dns_compare_name(entry->name, p, SIZEOF_DNS_HDR);
 8014e6c:	9502      	str	r5, [sp, #8]
 8014e6e:	fb03 f305 	mul.w	r3, r3, r5
 8014e72:	4625      	mov	r5, r4
 8014e74:	9301      	str	r3, [sp, #4]
 8014e76:	3310      	adds	r3, #16
 8014e78:	4443      	add	r3, r8
 8014e7a:	9300      	str	r3, [sp, #0]
    n = pbuf_try_get_at(p, response_offset);
 8014e7c:	4631      	mov	r1, r6
 8014e7e:	4628      	mov	r0, r5
 8014e80:	f001 ff90 	bl	8016da4 <pbuf_try_get_at>
    if ((n < 0) || (response_offset == 0xFFFF)) {
 8014e84:	2800      	cmp	r0, #0
 8014e86:	db3c      	blt.n	8014f02 <dns_recv+0x132>
 8014e88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014e8c:	429e      	cmp	r6, r3
 8014e8e:	d038      	beq.n	8014f02 <dns_recv+0x132>
    if ((n & 0xc0) == 0xc0) {
 8014e90:	f000 02c0 	and.w	r2, r0, #192	; 0xc0
    response_offset++;
 8014e94:	1c73      	adds	r3, r6, #1
    if ((n & 0xc0) == 0xc0) {
 8014e96:	2ac0      	cmp	r2, #192	; 0xc0
    response_offset++;
 8014e98:	b29e      	uxth	r6, r3
    if ((n & 0xc0) == 0xc0) {
 8014e9a:	d032      	beq.n	8014f02 <dns_recv+0x132>
      while (n > 0) {
 8014e9c:	b398      	cbz	r0, 8014f06 <dns_recv+0x136>
 8014e9e:	9c00      	ldr	r4, [sp, #0]
 8014ea0:	eb04 0a00 	add.w	sl, r4, r0
 8014ea4:	e026      	b.n	8014ef4 <dns_recv+0x124>
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 8014ea6:	f814 2b01 	ldrb.w	r2, [r4], #1
 8014eaa:	9200      	str	r2, [sp, #0]
 8014eac:	f00a fd50 	bl	801f950 <__locale_ctype_ptr>
 8014eb0:	9a00      	ldr	r2, [sp, #0]
        ++query;
 8014eb2:	9400      	str	r4, [sp, #0]
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 8014eb4:	4410      	add	r0, r2
 8014eb6:	7843      	ldrb	r3, [r0, #1]
 8014eb8:	f003 0303 	and.w	r3, r3, #3
 8014ebc:	2b01      	cmp	r3, #1
 8014ebe:	bf08      	it	eq
 8014ec0:	3220      	addeq	r2, #32
 8014ec2:	9203      	str	r2, [sp, #12]
 8014ec4:	f00a fd44 	bl	801f950 <__locale_ctype_ptr>
 8014ec8:	fa5f f389 	uxtb.w	r3, r9
 8014ecc:	9a03      	ldr	r2, [sp, #12]
        response_offset++;
 8014ece:	f106 0c01 	add.w	ip, r6, #1
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 8014ed2:	4418      	add	r0, r3
 8014ed4:	7841      	ldrb	r1, [r0, #1]
 8014ed6:	f001 0103 	and.w	r1, r1, #3
 8014eda:	2901      	cmp	r1, #1
 8014edc:	bf08      	it	eq
 8014ede:	3320      	addeq	r3, #32
        if (response_offset == 0xFFFF) {
 8014ee0:	429a      	cmp	r2, r3
 8014ee2:	d10e      	bne.n	8014f02 <dns_recv+0x132>
 8014ee4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014ee8:	429e      	cmp	r6, r3
        response_offset++;
 8014eea:	fa1f f68c 	uxth.w	r6, ip
        if (response_offset == 0xFFFF) {
 8014eee:	d008      	beq.n	8014f02 <dns_recv+0x132>
      while (n > 0) {
 8014ef0:	45a2      	cmp	sl, r4
 8014ef2:	d008      	beq.n	8014f06 <dns_recv+0x136>
        int c = pbuf_try_get_at(p, response_offset);
 8014ef4:	4631      	mov	r1, r6
 8014ef6:	4628      	mov	r0, r5
 8014ef8:	f001 ff54 	bl	8016da4 <pbuf_try_get_at>
        if (c < 0) {
 8014efc:	f1b0 0900 	subs.w	r9, r0, #0
 8014f00:	dad1      	bge.n	8014ea6 <dns_recv+0xd6>
 8014f02:	462c      	mov	r4, r5
 8014f04:	e775      	b.n	8014df2 <dns_recv+0x22>
      ++query;
 8014f06:	9b00      	ldr	r3, [sp, #0]
    n = pbuf_try_get_at(p, response_offset);
 8014f08:	4631      	mov	r1, r6
 8014f0a:	4628      	mov	r0, r5
      ++query;
 8014f0c:	3301      	adds	r3, #1
 8014f0e:	9300      	str	r3, [sp, #0]
    n = pbuf_try_get_at(p, response_offset);
 8014f10:	f001 ff48 	bl	8016da4 <pbuf_try_get_at>
    if (n < 0) {
 8014f14:	2800      	cmp	r0, #0
 8014f16:	dbf4      	blt.n	8014f02 <dns_recv+0x132>
  } while (n != 0);
 8014f18:	d1b0      	bne.n	8014e7c <dns_recv+0xac>
  if (response_offset == 0xFFFF) {
 8014f1a:	f64f 79ff 	movw	r9, #65535	; 0xffff
 8014f1e:	462c      	mov	r4, r5
 8014f20:	9d02      	ldr	r5, [sp, #8]
 8014f22:	454e      	cmp	r6, r9
 8014f24:	f43f af65 	beq.w	8014df2 <dns_recv+0x22>
  return (u16_t)(response_offset + 1);
 8014f28:	f106 0a01 	add.w	sl, r6, #1
 8014f2c:	fa1f fa8a 	uxth.w	sl, sl
        if (res_idx == 0xFFFF) {
 8014f30:	45ca      	cmp	sl, r9
 8014f32:	f43f af5e 	beq.w	8014df2 <dns_recv+0x22>
        if (pbuf_copy_partial(p, &qry, SIZEOF_DNS_QUERY, res_idx) != SIZEOF_DNS_QUERY) {
 8014f36:	4653      	mov	r3, sl
 8014f38:	2204      	movs	r2, #4
 8014f3a:	a904      	add	r1, sp, #16
 8014f3c:	4620      	mov	r0, r4
 8014f3e:	f001 fe23 	bl	8016b88 <pbuf_copy_partial>
 8014f42:	2804      	cmp	r0, #4
 8014f44:	f47f af55 	bne.w	8014df2 <dns_recv+0x22>
        if ((qry.cls != PP_HTONS(DNS_RRCLASS_IN)) ||
 8014f48:	f8bd 3012 	ldrh.w	r3, [sp, #18]
 8014f4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014f50:	f47f af4f 	bne.w	8014df2 <dns_recv+0x22>
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
 8014f54:	f8bd 3010 	ldrh.w	r3, [sp, #16]
        if (res_idx + SIZEOF_DNS_QUERY > 0xFFFF) {
 8014f58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014f5c:	f47f af49 	bne.w	8014df2 <dns_recv+0x22>
 8014f60:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8014f64:	459a      	cmp	sl, r3
 8014f66:	f63f af44 	bhi.w	8014df2 <dns_recv+0x22>
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 8014f6a:	f89d 301b 	ldrb.w	r3, [sp, #27]
        res_idx = (u16_t)(res_idx + SIZEOF_DNS_QUERY);
 8014f6e:	3605      	adds	r6, #5
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 8014f70:	071b      	lsls	r3, r3, #28
        res_idx = (u16_t)(res_idx + SIZEOF_DNS_QUERY);
 8014f72:	b2b6      	uxth	r6, r6
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 8014f74:	d04d      	beq.n	8015012 <dns_recv+0x242>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 8014f76:	f44f 7388 	mov.w	r3, #272	; 0x110
 8014f7a:	fb03 8305 	mla	r3, r3, r5, r8
 8014f7e:	7adb      	ldrb	r3, [r3, #11]
 8014f80:	2b00      	cmp	r3, #0
 8014f82:	d16e      	bne.n	8015062 <dns_recv+0x292>
 8014f84:	4b5c      	ldr	r3, [pc, #368]	; (80150f8 <dns_recv+0x328>)
 8014f86:	685b      	ldr	r3, [r3, #4]
 8014f88:	2b00      	cmp	r3, #0
 8014f8a:	d06a      	beq.n	8015062 <dns_recv+0x292>
            entry->tmr     = 1;
 8014f8c:	f44f 7388 	mov.w	r3, #272	; 0x110
 8014f90:	f240 3201 	movw	r2, #769	; 0x301
            dns_check_entry(i);
 8014f94:	4638      	mov	r0, r7
            entry->tmr     = 1;
 8014f96:	fb03 8505 	mla	r5, r3, r5, r8
 8014f9a:	81aa      	strh	r2, [r5, #12]
            dns_check_entry(i);
 8014f9c:	f7ff fe90 	bl	8014cc0 <dns_check_entry>
            goto ignore_packet;
 8014fa0:	e727      	b.n	8014df2 <dns_recv+0x22>
    n = pbuf_try_get_at(p, offset++);
 8014fa2:	4656      	mov	r6, sl
  if (offset == 0xFFFF) {
 8014fa4:	454e      	cmp	r6, r9
 8014fa6:	f43f af24 	beq.w	8014df2 <dns_recv+0x22>
  return (u16_t)(offset + 1);
 8014faa:	f106 0a01 	add.w	sl, r6, #1
 8014fae:	fa1f fa8a 	uxth.w	sl, sl
            if (res_idx == 0xFFFF) {
 8014fb2:	45ca      	cmp	sl, r9
 8014fb4:	f43f af1d 	beq.w	8014df2 <dns_recv+0x22>
            if (pbuf_copy_partial(p, &ans, SIZEOF_DNS_ANSWER, res_idx) != SIZEOF_DNS_ANSWER) {
 8014fb8:	4653      	mov	r3, sl
 8014fba:	220a      	movs	r2, #10
 8014fbc:	a909      	add	r1, sp, #36	; 0x24
 8014fbe:	4620      	mov	r0, r4
 8014fc0:	f001 fde2 	bl	8016b88 <pbuf_copy_partial>
            if (res_idx + SIZEOF_DNS_ANSWER > 0xFFFF) {
 8014fc4:	280a      	cmp	r0, #10
 8014fc6:	f47f af14 	bne.w	8014df2 <dns_recv+0x22>
 8014fca:	f64f 73f5 	movw	r3, #65525	; 0xfff5
 8014fce:	459a      	cmp	sl, r3
 8014fd0:	f63f af0f 	bhi.w	8014df2 <dns_recv+0x22>
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 8014fd4:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 8014fd8:	360b      	adds	r6, #11
 8014fda:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 8014fde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 8014fe2:	b2b6      	uxth	r6, r6
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 8014fe4:	d104      	bne.n	8014ff0 <dns_recv+0x220>
              if ((ans.type == PP_HTONS(DNS_RRTYPE_A)) && (ans.len == PP_HTONS(sizeof(ip4_addr_t)))) {
 8014fe6:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 8014fea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014fee:	d046      	beq.n	801507e <dns_recv+0x2ae>
            if ((int)(res_idx + lwip_htons(ans.len)) > 0xFFFF) {
 8014ff0:	f7ff fccc 	bl	801498c <lwip_htons>
 8014ff4:	4430      	add	r0, r6
 8014ff6:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8014ffa:	f6bf aefa 	bge.w	8014df2 <dns_recv+0x22>
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 8014ffe:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
            --nanswers;
 8015002:	f10b 3bff 	add.w	fp, fp, #4294967295
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 8015006:	f7ff fcc1 	bl	801498c <lwip_htons>
 801500a:	4406      	add	r6, r0
            --nanswers;
 801500c:	fa1f fb8b 	uxth.w	fp, fp
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 8015010:	b2b6      	uxth	r6, r6
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
 8015012:	f1bb 0f00 	cmp.w	fp, #0
 8015016:	d024      	beq.n	8015062 <dns_recv+0x292>
 8015018:	8923      	ldrh	r3, [r4, #8]
 801501a:	42b3      	cmp	r3, r6
 801501c:	d812      	bhi.n	8015044 <dns_recv+0x274>
 801501e:	e020      	b.n	8015062 <dns_recv+0x292>
      offset = (u16_t)(offset + n);
 8015020:	b29e      	uxth	r6, r3
    if ((n < 0) || (offset == 0)) {
 8015022:	f1ba 0f00 	cmp.w	sl, #0
 8015026:	f43f aee4 	beq.w	8014df2 <dns_recv+0x22>
    if ((n & 0xc0) == 0xc0) {
 801502a:	2ac0      	cmp	r2, #192	; 0xc0
    n = pbuf_try_get_at(p, offset);
 801502c:	4631      	mov	r1, r6
    if ((n & 0xc0) == 0xc0) {
 801502e:	d0b8      	beq.n	8014fa2 <dns_recv+0x1d2>
      if (offset + n >= p->tot_len) {
 8015030:	8922      	ldrh	r2, [r4, #8]
 8015032:	4293      	cmp	r3, r2
 8015034:	f6bf aedd 	bge.w	8014df2 <dns_recv+0x22>
    n = pbuf_try_get_at(p, offset);
 8015038:	f001 feb4 	bl	8016da4 <pbuf_try_get_at>
    if (n < 0) {
 801503c:	2800      	cmp	r0, #0
 801503e:	f6ff aed8 	blt.w	8014df2 <dns_recv+0x22>
  } while (n != 0);
 8015042:	d0af      	beq.n	8014fa4 <dns_recv+0x1d4>
    n = pbuf_try_get_at(p, offset++);
 8015044:	f106 0a01 	add.w	sl, r6, #1
 8015048:	4631      	mov	r1, r6
 801504a:	4620      	mov	r0, r4
 801504c:	f001 feaa 	bl	8016da4 <pbuf_try_get_at>
    if ((n < 0) || (offset == 0)) {
 8015050:	1e03      	subs	r3, r0, #0
    n = pbuf_try_get_at(p, offset++);
 8015052:	fa1f fa8a 	uxth.w	sl, sl
    n = pbuf_try_get_at(p, offset);
 8015056:	4620      	mov	r0, r4
    if ((n & 0xc0) == 0xc0) {
 8015058:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
      if (offset + n >= p->tot_len) {
 801505c:	4453      	add	r3, sl
    if ((n < 0) || (offset == 0)) {
 801505e:	dadf      	bge.n	8015020 <dns_recv+0x250>
 8015060:	e6c7      	b.n	8014df2 <dns_recv+0x22>
        pbuf_free(p);
 8015062:	4620      	mov	r0, r4
 8015064:	f001 fb00 	bl	8016668 <pbuf_free>
        dns_call_found(i, NULL);
 8015068:	4638      	mov	r0, r7
 801506a:	2100      	movs	r1, #0
 801506c:	f7ff fd02 	bl	8014a74 <dns_call_found>
        dns_table[i].state = DNS_STATE_UNUSED;
 8015070:	f44f 7388 	mov.w	r3, #272	; 0x110
 8015074:	2200      	movs	r2, #0
 8015076:	fb03 8505 	mla	r5, r3, r5, r8
 801507a:	72aa      	strb	r2, [r5, #10]
        return;
 801507c:	e6bc      	b.n	8014df8 <dns_recv+0x28>
              if ((ans.type == PP_HTONS(DNS_RRTYPE_A)) && (ans.len == PP_HTONS(sizeof(ip4_addr_t)))) {
 801507e:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8015082:	d1b5      	bne.n	8014ff0 <dns_recv+0x220>
                  if (pbuf_copy_partial(p, &ip4addr, sizeof(ip4_addr_t), res_idx) != sizeof(ip4_addr_t)) {
 8015084:	4633      	mov	r3, r6
 8015086:	2204      	movs	r2, #4
 8015088:	a905      	add	r1, sp, #20
 801508a:	4620      	mov	r0, r4
 801508c:	f001 fd7c 	bl	8016b88 <pbuf_copy_partial>
 8015090:	2804      	cmp	r0, #4
 8015092:	f47f aeae 	bne.w	8014df2 <dns_recv+0x22>
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 8015096:	f44f 7388 	mov.w	r3, #272	; 0x110
                  pbuf_free(p);
 801509a:	4620      	mov	r0, r4
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 801509c:	9a05      	ldr	r2, [sp, #20]
 801509e:	fb03 f405 	mul.w	r4, r3, r5
 80150a2:	eb08 0604 	add.w	r6, r8, r4
 80150a6:	6072      	str	r2, [r6, #4]
                  pbuf_free(p);
 80150a8:	f001 fade 	bl	8016668 <pbuf_free>
                  dns_correct_response(i, lwip_ntohl(ans.ttl));
 80150ac:	980a      	ldr	r0, [sp, #40]	; 0x28
 80150ae:	f7ff fc71 	bl	8014994 <lwip_htonl>
  if (entry->ttl > DNS_MAX_TTL) {
 80150b2:	4b12      	ldr	r3, [pc, #72]	; (80150fc <dns_recv+0x32c>)
  dns_call_found(idx, &entry->ipaddr);
 80150b4:	9901      	ldr	r1, [sp, #4]
  entry->state = DNS_STATE_DONE;
 80150b6:	2203      	movs	r2, #3
  if (entry->ttl > DNS_MAX_TTL) {
 80150b8:	4298      	cmp	r0, r3
  entry->ttl = ttl;
 80150ba:	f848 0004 	str.w	r0, [r8, r4]
  dns_call_found(idx, &entry->ipaddr);
 80150be:	f101 0104 	add.w	r1, r1, #4
  entry->state = DNS_STATE_DONE;
 80150c2:	72b2      	strb	r2, [r6, #10]
    entry->ttl = DNS_MAX_TTL;
 80150c4:	bf88      	it	hi
 80150c6:	f848 3004 	strhi.w	r3, [r8, r4]
  dns_call_found(idx, &entry->ipaddr);
 80150ca:	4638      	mov	r0, r7
 80150cc:	4441      	add	r1, r8
 80150ce:	f7ff fcd1 	bl	8014a74 <dns_call_found>
  if (entry->ttl == 0) {
 80150d2:	f44f 7388 	mov.w	r3, #272	; 0x110
 80150d6:	fb03 f505 	mul.w	r5, r3, r5
 80150da:	f858 3005 	ldr.w	r3, [r8, r5]
 80150de:	44a8      	add	r8, r5
 80150e0:	2b00      	cmp	r3, #0
 80150e2:	f47f ae89 	bne.w	8014df8 <dns_recv+0x28>
    if (entry->state == DNS_STATE_DONE) {
 80150e6:	f898 200a 	ldrb.w	r2, [r8, #10]
 80150ea:	2a03      	cmp	r2, #3
 80150ec:	f47f ae84 	bne.w	8014df8 <dns_recv+0x28>
      entry->state = DNS_STATE_UNUSED;
 80150f0:	f888 300a 	strb.w	r3, [r8, #10]
 80150f4:	e680      	b.n	8014df8 <dns_recv+0x28>
 80150f6:	bf00      	nop
 80150f8:	20021e38 	.word	0x20021e38
 80150fc:	00093a80 	.word	0x00093a80
 8015100:	20021e40 	.word	0x20021e40

08015104 <dns_init>:
}
 8015104:	4770      	bx	lr
 8015106:	bf00      	nop

08015108 <dns_setserver>:
  if (numdns < DNS_MAX_SERVERS) {
 8015108:	2801      	cmp	r0, #1
 801510a:	d900      	bls.n	801510e <dns_setserver+0x6>
}
 801510c:	4770      	bx	lr
    if (dnsserver != NULL) {
 801510e:	b121      	cbz	r1, 801511a <dns_setserver+0x12>
      dns_servers[numdns] = (*dnsserver);
 8015110:	680a      	ldr	r2, [r1, #0]
 8015112:	4b05      	ldr	r3, [pc, #20]	; (8015128 <dns_setserver+0x20>)
 8015114:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 8015118:	4770      	bx	lr
      dns_servers[numdns] = *IP_ADDR_ANY;
 801511a:	4a04      	ldr	r2, [pc, #16]	; (801512c <dns_setserver+0x24>)
 801511c:	4b02      	ldr	r3, [pc, #8]	; (8015128 <dns_setserver+0x20>)
 801511e:	6812      	ldr	r2, [r2, #0]
 8015120:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
 8015124:	4770      	bx	lr
 8015126:	bf00      	nop
 8015128:	20021e38 	.word	0x20021e38
 801512c:	0803f4f0 	.word	0x0803f4f0

08015130 <dns_tmr>:
{
 8015130:	b508      	push	{r3, lr}
    dns_check_entry(i);
 8015132:	2000      	movs	r0, #0
 8015134:	f7ff fdc4 	bl	8014cc0 <dns_check_entry>
 8015138:	2001      	movs	r0, #1
 801513a:	f7ff fdc1 	bl	8014cc0 <dns_check_entry>
 801513e:	2002      	movs	r0, #2
 8015140:	f7ff fdbe 	bl	8014cc0 <dns_check_entry>
 8015144:	2003      	movs	r0, #3
}
 8015146:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    dns_check_entry(i);
 801514a:	f7ff bdb9 	b.w	8014cc0 <dns_check_entry>
 801514e:	bf00      	nop

08015150 <dns_gethostbyname_addrtype>:
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  u8_t is_mdns;
#endif
  /* not initialized or no valid server yet, or invalid addr pointer
   * or invalid hostname or invalid hostname length */
  if ((addr == NULL) ||
 8015150:	2900      	cmp	r1, #0
 8015152:	f000 8139 	beq.w	80153c8 <dns_gethostbyname_addrtype+0x278>
{
 8015156:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if ((addr == NULL) ||
 801515a:	fab0 f580 	clz	r5, r0
{
 801515e:	b083      	sub	sp, #12
 8015160:	4604      	mov	r4, r0
  if ((addr == NULL) ||
 8015162:	096d      	lsrs	r5, r5, #5
 8015164:	2d00      	cmp	r5, #0
 8015166:	f040 808c 	bne.w	8015282 <dns_gethostbyname_addrtype+0x132>
      (!hostname) || (!hostname[0])) {
 801516a:	7806      	ldrb	r6, [r0, #0]
 801516c:	2e00      	cmp	r6, #0
 801516e:	f000 8088 	beq.w	8015282 <dns_gethostbyname_addrtype+0x132>
 8015172:	468b      	mov	fp, r1
 8015174:	461f      	mov	r7, r3
 8015176:	4616      	mov	r6, r2
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) == 0)
  if (dns_pcbs[0] == NULL) {
    return ERR_ARG;
  }
#endif
  hostnamelen = strlen(hostname);
 8015178:	f7eb f86c 	bl	8000254 <strlen>
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 801517c:	28ff      	cmp	r0, #255	; 0xff
  hostnamelen = strlen(hostname);
 801517e:	4680      	mov	r8, r0
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 8015180:	d87f      	bhi.n	8015282 <dns_gethostbyname_addrtype+0x132>
    return ERR_OK;
  }
#endif /* LWIP_HAVE_LOOPIF */

  /* host name already in octet notation? set ip addr and return ERR_OK */
  if (ipaddr_aton(hostname, addr)) {
 8015182:	4659      	mov	r1, fp
 8015184:	4620      	mov	r0, r4
 8015186:	f009 f985 	bl	801e494 <ip4addr_aton>
 801518a:	b118      	cbz	r0, 8015194 <dns_gethostbyname_addrtype+0x44>
#if LWIP_IPV4 && LWIP_IPV6
    if ((IP_IS_V6(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV4)) ||
        (IP_IS_V4(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV6)))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
    {
      return ERR_OK;
 801518c:	4628      	mov	r0, r5
  }

  /* queue query with specified callback */
  return dns_enqueue(hostname, hostnamelen, found, callback_arg LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)
                     LWIP_DNS_ISMDNS_ARG(is_mdns));
}
 801518e:	b003      	add	sp, #12
 8015190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015194:	f8df a244 	ldr.w	sl, [pc, #580]	; 80153dc <dns_gethostbyname_addrtype+0x28c>
  if (ipaddr_aton(hostname, addr)) {
 8015198:	4605      	mov	r5, r0
 801519a:	46d1      	mov	r9, sl
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 801519c:	f899 300a 	ldrb.w	r3, [r9, #10]
 80151a0:	2b03      	cmp	r3, #3
 80151a2:	d03b      	beq.n	801521c <dns_gethostbyname_addrtype+0xcc>
 80151a4:	3501      	adds	r5, #1
 80151a6:	f509 7988 	add.w	r9, r9, #272	; 0x110
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 80151aa:	2d04      	cmp	r5, #4
 80151ac:	d1f6      	bne.n	801519c <dns_gethostbyname_addrtype+0x4c>
    if (ip_addr_isany_val(dns_servers[0])) {
 80151ae:	4b88      	ldr	r3, [pc, #544]	; (80153d0 <dns_gethostbyname_addrtype+0x280>)
 80151b0:	681b      	ldr	r3, [r3, #0]
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	f000 80f2 	beq.w	801539c <dns_gethostbyname_addrtype+0x24c>
 80151b8:	f8df b220 	ldr.w	fp, [pc, #544]	; 80153dc <dns_gethostbyname_addrtype+0x28c>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 80151bc:	2500      	movs	r5, #0
 80151be:	4b85      	ldr	r3, [pc, #532]	; (80153d4 <dns_gethostbyname_addrtype+0x284>)
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 80151c0:	f89b 200a 	ldrb.w	r2, [fp, #10]
 80151c4:	2a02      	cmp	r2, #2
 80151c6:	d045      	beq.n	8015254 <dns_gethostbyname_addrtype+0x104>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 80151c8:	3501      	adds	r5, #1
 80151ca:	f50b 7b88 	add.w	fp, fp, #272	; 0x110
 80151ce:	b2ed      	uxtb	r5, r5
 80151d0:	2d04      	cmp	r5, #4
 80151d2:	d1f5      	bne.n	80151c0 <dns_gethostbyname_addrtype+0x70>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 80151d4:	2300      	movs	r3, #0
 80151d6:	4a80      	ldr	r2, [pc, #512]	; (80153d8 <dns_gethostbyname_addrtype+0x288>)
  lseqi = DNS_TABLE_SIZE;
 80151d8:	4629      	mov	r1, r5
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 80151da:	7810      	ldrb	r0, [r2, #0]
  lseq = 0;
 80151dc:	469c      	mov	ip, r3
    if (entry->state == DNS_STATE_UNUSED) {
 80151de:	f89a 200a 	ldrb.w	r2, [sl, #10]
 80151e2:	fa5f fb83 	uxtb.w	fp, r3
 80151e6:	2a00      	cmp	r2, #0
 80151e8:	f000 80a9 	beq.w	801533e <dns_gethostbyname_addrtype+0x1ee>
    if (entry->state == DNS_STATE_DONE) {
 80151ec:	2a03      	cmp	r2, #3
 80151ee:	f103 0301 	add.w	r3, r3, #1
 80151f2:	d026      	beq.n	8015242 <dns_gethostbyname_addrtype+0xf2>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 80151f4:	2b04      	cmp	r3, #4
 80151f6:	f50a 7a88 	add.w	sl, sl, #272	; 0x110
 80151fa:	d1f0      	bne.n	80151de <dns_gethostbyname_addrtype+0x8e>
    if ((lseqi >= DNS_TABLE_SIZE) || (dns_table[lseqi].state != DNS_STATE_DONE)) {
 80151fc:	2904      	cmp	r1, #4
 80151fe:	d008      	beq.n	8015212 <dns_gethostbyname_addrtype+0xc2>
 8015200:	eb01 1301 	add.w	r3, r1, r1, lsl #4
 8015204:	4a75      	ldr	r2, [pc, #468]	; (80153dc <dns_gethostbyname_addrtype+0x28c>)
 8015206:	eb02 1903 	add.w	r9, r2, r3, lsl #4
 801520a:	f899 300a 	ldrb.w	r3, [r9, #10]
 801520e:	2b03      	cmp	r3, #3
 8015210:	d03a      	beq.n	8015288 <dns_gethostbyname_addrtype+0x138>
      return ERR_MEM;
 8015212:	f04f 30ff 	mov.w	r0, #4294967295
}
 8015216:	b003      	add	sp, #12
 8015218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0) &&
 801521c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8015220:	f109 0110 	add.w	r1, r9, #16
 8015224:	4620      	mov	r0, r4
 8015226:	f7ff fc09 	bl	8014a3c <lwip_strnicmp>
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 801522a:	2800      	cmp	r0, #0
 801522c:	d1ba      	bne.n	80151a4 <dns_gethostbyname_addrtype+0x54>
        ip_addr_copy(*addr, dns_table[i].ipaddr);
 801522e:	4b6b      	ldr	r3, [pc, #428]	; (80153dc <dns_gethostbyname_addrtype+0x28c>)
 8015230:	eb05 1505 	add.w	r5, r5, r5, lsl #4
 8015234:	eb03 1905 	add.w	r9, r3, r5, lsl #4
 8015238:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801523c:	f8cb 3000 	str.w	r3, [fp]
 8015240:	e7a5      	b.n	801518e <dns_gethostbyname_addrtype+0x3e>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 8015242:	f89a 200e 	ldrb.w	r2, [sl, #14]
 8015246:	1a82      	subs	r2, r0, r2
 8015248:	b2d2      	uxtb	r2, r2
      if (age > lseq) {
 801524a:	4562      	cmp	r2, ip
 801524c:	d9d2      	bls.n	80151f4 <dns_gethostbyname_addrtype+0xa4>
 801524e:	4659      	mov	r1, fp
 8015250:	4694      	mov	ip, r2
 8015252:	e7cf      	b.n	80151f4 <dns_gethostbyname_addrtype+0xa4>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0)) {
 8015254:	f44f 7280 	mov.w	r2, #256	; 0x100
 8015258:	f10b 0110 	add.w	r1, fp, #16
 801525c:	4620      	mov	r0, r4
 801525e:	9300      	str	r3, [sp, #0]
 8015260:	f7ff fbec 	bl	8014a3c <lwip_strnicmp>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8015264:	9b00      	ldr	r3, [sp, #0]
 8015266:	2800      	cmp	r0, #0
 8015268:	d1ae      	bne.n	80151c8 <dns_gethostbyname_addrtype+0x78>
        if (dns_requests[r].found == 0) {
 801526a:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 801526e:	3001      	adds	r0, #1
 8015270:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015274:	0092      	lsls	r2, r2, #2
 8015276:	2900      	cmp	r1, #0
 8015278:	f000 8095 	beq.w	80153a6 <dns_gethostbyname_addrtype+0x256>
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 801527c:	2804      	cmp	r0, #4
 801527e:	d1f4      	bne.n	801526a <dns_gethostbyname_addrtype+0x11a>
 8015280:	e7a2      	b.n	80151c8 <dns_gethostbyname_addrtype+0x78>
    return ERR_ARG;
 8015282:	f06f 000f 	mvn.w	r0, #15
 8015286:	e782      	b.n	801518e <dns_gethostbyname_addrtype+0x3e>
      entry = &dns_table[i];
 8015288:	468b      	mov	fp, r1
 801528a:	f8cd 9000 	str.w	r9, [sp]
 801528e:	f04f 0900 	mov.w	r9, #0
    if (dns_requests[r].found == NULL) {
 8015292:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8015296:	4b4f      	ldr	r3, [pc, #316]	; (80153d4 <dns_gethostbyname_addrtype+0x284>)
 8015298:	eb0a 0209 	add.w	r2, sl, r9
 801529c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80152a0:	0092      	lsls	r2, r2, #2
 80152a2:	b12b      	cbz	r3, 80152b0 <dns_gethostbyname_addrtype+0x160>
 80152a4:	f109 0901 	add.w	r9, r9, #1
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 80152a8:	f1b9 0f04 	cmp.w	r9, #4
 80152ac:	d1f1      	bne.n	8015292 <dns_gethostbyname_addrtype+0x142>
 80152ae:	e7b0      	b.n	8015212 <dns_gethostbyname_addrtype+0xc2>
 80152b0:	4611      	mov	r1, r2
  req->dns_table_idx = i;
 80152b2:	4a48      	ldr	r2, [pc, #288]	; (80153d4 <dns_gethostbyname_addrtype+0x284>)
  entry->state = DNS_STATE_NEW;
 80152b4:	f04f 0e01 	mov.w	lr, #1
  req->dns_table_idx = i;
 80152b8:	eb02 0c01 	add.w	ip, r2, r1
 80152bc:	9101      	str	r1, [sp, #4]
  MEMCPY(entry->name, name, namelen);
 80152be:	4621      	mov	r1, r4
  entry->seqno = dns_seqno;
 80152c0:	9c00      	ldr	r4, [sp, #0]
  req->found = found;
 80152c2:	4a44      	ldr	r2, [pc, #272]	; (80153d4 <dns_gethostbyname_addrtype+0x284>)
  entry->seqno = dns_seqno;
 80152c4:	73a0      	strb	r0, [r4, #14]
  req->found = found;
 80152c6:	9801      	ldr	r0, [sp, #4]
  req->arg   = callback_arg;
 80152c8:	f8cc 7004 	str.w	r7, [ip, #4]
  req->found = found;
 80152cc:	5016      	str	r6, [r2, r0]
  MEMCPY(entry->name, name, namelen);
 80152ce:	4626      	mov	r6, r4
 80152d0:	4620      	mov	r0, r4
 80152d2:	4642      	mov	r2, r8
  entry->state = DNS_STATE_NEW;
 80152d4:	4637      	mov	r7, r6
 80152d6:	f886 e00a 	strb.w	lr, [r6, #10]
 80152da:	4e41      	ldr	r6, [pc, #260]	; (80153e0 <dns_gethostbyname_addrtype+0x290>)
  MEMCPY(entry->name, name, namelen);
 80152dc:	3010      	adds	r0, #16
  req->dns_table_idx = i;
 80152de:	f88c b008 	strb.w	fp, [ip, #8]
  entry->name[namelen] = 0;
 80152e2:	461c      	mov	r4, r3
 80152e4:	9301      	str	r3, [sp, #4]
 80152e6:	44b8      	add	r8, r7
  MEMCPY(entry->name, name, namelen);
 80152e8:	f00a fb71 	bl	801f9ce <memcpy>
  entry->name[namelen] = 0;
 80152ec:	9b01      	ldr	r3, [sp, #4]
 80152ee:	4632      	mov	r2, r6
 80152f0:	f888 3010 	strb.w	r3, [r8, #16]
    if (dns_pcbs[i] == NULL) {
 80152f4:	f852 3b04 	ldr.w	r3, [r2], #4
 80152f8:	b2e7      	uxtb	r7, r4
 80152fa:	b33b      	cbz	r3, 801534c <dns_gethostbyname_addrtype+0x1fc>
 80152fc:	3401      	adds	r4, #1
  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 80152fe:	2c04      	cmp	r4, #4
 8015300:	d1f8      	bne.n	80152f4 <dns_gethostbyname_addrtype+0x1a4>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 8015302:	4938      	ldr	r1, [pc, #224]	; (80153e4 <dns_gethostbyname_addrtype+0x294>)
 8015304:	780f      	ldrb	r7, [r1, #0]
 8015306:	3701      	adds	r7, #1
 8015308:	b2ff      	uxtb	r7, r7
    if (idx >= DNS_MAX_SOURCE_PORTS) {
 801530a:	2f03      	cmp	r7, #3
 801530c:	463b      	mov	r3, r7
 801530e:	d901      	bls.n	8015314 <dns_gethostbyname_addrtype+0x1c4>
 8015310:	2700      	movs	r7, #0
      idx = 0;
 8015312:	463b      	mov	r3, r7
    if (dns_pcbs[idx] != NULL) {
 8015314:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 8015318:	1c7a      	adds	r2, r7, #1
 801531a:	3d01      	subs	r5, #1
    if (dns_pcbs[idx] != NULL) {
 801531c:	2b00      	cmp	r3, #0
 801531e:	d140      	bne.n	80153a2 <dns_gethostbyname_addrtype+0x252>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 8015320:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
 8015324:	b2d7      	uxtb	r7, r2
 8015326:	d1f0      	bne.n	801530a <dns_gethostbyname_addrtype+0x1ba>
    entry->state = DNS_STATE_UNUSED;
 8015328:	9a00      	ldr	r2, [sp, #0]
    req->found = NULL;
 801532a:	44d1      	add	r9, sl
  entry->pcb_idx = dns_alloc_pcb();
 801532c:	2304      	movs	r3, #4
    req->found = NULL;
 801532e:	4929      	ldr	r1, [pc, #164]	; (80153d4 <dns_gethostbyname_addrtype+0x284>)
    entry->state = DNS_STATE_UNUSED;
 8015330:	7295      	strb	r5, [r2, #10]
    return ERR_MEM;
 8015332:	f04f 30ff 	mov.w	r0, #4294967295
    req->found = NULL;
 8015336:	f841 5029 	str.w	r5, [r1, r9, lsl #2]
  entry->pcb_idx = dns_alloc_pcb();
 801533a:	73d3      	strb	r3, [r2, #15]
 801533c:	e727      	b.n	801518e <dns_gethostbyname_addrtype+0x3e>
    entry = &dns_table[i];
 801533e:	eb03 1303 	add.w	r3, r3, r3, lsl #4
 8015342:	4a26      	ldr	r2, [pc, #152]	; (80153dc <dns_gethostbyname_addrtype+0x28c>)
 8015344:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 8015348:	9300      	str	r3, [sp, #0]
 801534a:	e7a0      	b.n	801528e <dns_gethostbyname_addrtype+0x13e>
  pcb = udp_new_ip_type(IPADDR_TYPE_ANY);
 801534c:	202e      	movs	r0, #46	; 0x2e
 801534e:	f006 fce5 	bl	801bd1c <udp_new_ip_type>
  if (pcb == NULL) {
 8015352:	4680      	mov	r8, r0
 8015354:	b3a8      	cbz	r0, 80153c2 <dns_gethostbyname_addrtype+0x272>
    u16_t port = (u16_t)DNS_RAND_TXID();
 8015356:	f00b fb6f 	bl	8020a38 <rand>
 801535a:	b282      	uxth	r2, r0
    if (DNS_PORT_ALLOWED(port)) {
 801535c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8015360:	d3f9      	bcc.n	8015356 <dns_gethostbyname_addrtype+0x206>
      err = udp_bind(pcb, IP_ANY_TYPE, port);
 8015362:	4921      	ldr	r1, [pc, #132]	; (80153e8 <dns_gethostbyname_addrtype+0x298>)
 8015364:	4640      	mov	r0, r8
 8015366:	f006 fa63 	bl	801b830 <udp_bind>
  } while (err == ERR_USE);
 801536a:	f110 0f08 	cmn.w	r0, #8
 801536e:	d0f2      	beq.n	8015356 <dns_gethostbyname_addrtype+0x206>
  if (err != ERR_OK) {
 8015370:	bb00      	cbnz	r0, 80153b4 <dns_gethostbyname_addrtype+0x264>
  udp_recv(pcb, dns_recv, NULL);
 8015372:	4602      	mov	r2, r0
 8015374:	491d      	ldr	r1, [pc, #116]	; (80153ec <dns_gethostbyname_addrtype+0x29c>)
 8015376:	4640      	mov	r0, r8
 8015378:	f006 fc7e 	bl	801bc78 <udp_recv>
      dns_last_pcb_idx = i;
 801537c:	4b19      	ldr	r3, [pc, #100]	; (80153e4 <dns_gethostbyname_addrtype+0x294>)
    dns_pcbs[i] = dns_alloc_random_port();
 801537e:	f846 8024 	str.w	r8, [r6, r4, lsl #2]
      dns_last_pcb_idx = i;
 8015382:	701f      	strb	r7, [r3, #0]
  dns_seqno++;
 8015384:	4a14      	ldr	r2, [pc, #80]	; (80153d8 <dns_gethostbyname_addrtype+0x288>)
  dns_check_entry(i);
 8015386:	4658      	mov	r0, fp
  entry->pcb_idx = dns_alloc_pcb();
 8015388:	9900      	ldr	r1, [sp, #0]
  dns_seqno++;
 801538a:	7813      	ldrb	r3, [r2, #0]
  entry->pcb_idx = dns_alloc_pcb();
 801538c:	73cf      	strb	r7, [r1, #15]
  dns_seqno++;
 801538e:	3301      	adds	r3, #1
 8015390:	7013      	strb	r3, [r2, #0]
  dns_check_entry(i);
 8015392:	f7ff fc95 	bl	8014cc0 <dns_check_entry>
  return ERR_INPROGRESS;
 8015396:	f06f 0004 	mvn.w	r0, #4
 801539a:	e6f8      	b.n	801518e <dns_gethostbyname_addrtype+0x3e>
      return ERR_VAL;
 801539c:	f06f 0005 	mvn.w	r0, #5
 80153a0:	e6f5      	b.n	801518e <dns_gethostbyname_addrtype+0x3e>
      dns_last_pcb_idx = idx;
 80153a2:	700f      	strb	r7, [r1, #0]
 80153a4:	e7ee      	b.n	8015384 <dns_gethostbyname_addrtype+0x234>
          dns_requests[r].found = found;
 80153a6:	1899      	adds	r1, r3, r2
 80153a8:	509e      	str	r6, [r3, r2]
          return ERR_INPROGRESS;
 80153aa:	f06f 0004 	mvn.w	r0, #4
          dns_requests[r].arg = callback_arg;
 80153ae:	604f      	str	r7, [r1, #4]
          dns_requests[r].dns_table_idx = i;
 80153b0:	720d      	strb	r5, [r1, #8]
 80153b2:	e6ec      	b.n	801518e <dns_gethostbyname_addrtype+0x3e>
    udp_remove(pcb);
 80153b4:	4640      	mov	r0, r8
 80153b6:	f006 fc71 	bl	801bc9c <udp_remove>
    dns_pcbs[i] = dns_alloc_random_port();
 80153ba:	2300      	movs	r3, #0
 80153bc:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
 80153c0:	e79f      	b.n	8015302 <dns_gethostbyname_addrtype+0x1b2>
 80153c2:	f846 8024 	str.w	r8, [r6, r4, lsl #2]
 80153c6:	e79c      	b.n	8015302 <dns_gethostbyname_addrtype+0x1b2>
    return ERR_ARG;
 80153c8:	f06f 000f 	mvn.w	r0, #15
}
 80153cc:	4770      	bx	lr
 80153ce:	bf00      	nop
 80153d0:	20021e38 	.word	0x20021e38
 80153d4:	20021e04 	.word	0x20021e04
 80153d8:	20021e34 	.word	0x20021e34
 80153dc:	20021e40 	.word	0x20021e40
 80153e0:	20021df4 	.word	0x20021df4
 80153e4:	20021df0 	.word	0x20021df0
 80153e8:	0803f4f0 	.word	0x0803f4f0
 80153ec:	08014dd1 	.word	0x08014dd1

080153f0 <dns_gethostbyname>:
{
 80153f0:	b510      	push	{r4, lr}
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 80153f2:	2400      	movs	r4, #0
{
 80153f4:	b082      	sub	sp, #8
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 80153f6:	9400      	str	r4, [sp, #0]
 80153f8:	f7ff feaa 	bl	8015150 <dns_gethostbyname_addrtype>
}
 80153fc:	b002      	add	sp, #8
 80153fe:	bd10      	pop	{r4, pc}

08015400 <lwip_standard_chksum>:
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
  const u8_t *pb = (const u8_t *)dataptr;
  const u16_t *ps;
  u16_t t = 0;
 8015400:	2300      	movs	r3, #0
{
 8015402:	b470      	push	{r4, r5, r6}
  u32_t sum = 0;
  int odd = ((mem_ptr_t)pb & 1);

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 8015404:	4299      	cmp	r1, r3
{
 8015406:	b083      	sub	sp, #12
  int odd = ((mem_ptr_t)pb & 1);
 8015408:	f000 0601 	and.w	r6, r0, #1
  u16_t t = 0;
 801540c:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (odd && len > 0) {
 8015410:	dd05      	ble.n	801541e <lwip_standard_chksum+0x1e>
 8015412:	b126      	cbz	r6, 801541e <lwip_standard_chksum+0x1e>
    ((u8_t *)&t)[1] = *pb++;
 8015414:	7803      	ldrb	r3, [r0, #0]
    len--;
 8015416:	3901      	subs	r1, #1
    ((u8_t *)&t)[1] = *pb++;
 8015418:	3001      	adds	r0, #1
 801541a:	f88d 3007 	strb.w	r3, [sp, #7]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
  while (len > 1) {
 801541e:	2901      	cmp	r1, #1
 8015420:	dd26      	ble.n	8015470 <lwip_standard_chksum+0x70>
 8015422:	3902      	subs	r1, #2
  u32_t sum = 0;
 8015424:	2300      	movs	r3, #0
 8015426:	084d      	lsrs	r5, r1, #1
 8015428:	1c6c      	adds	r4, r5, #1
 801542a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
    sum += *ps++;
 801542e:	f830 2b02 	ldrh.w	r2, [r0], #2
  while (len > 1) {
 8015432:	4284      	cmp	r4, r0
    sum += *ps++;
 8015434:	4413      	add	r3, r2
  while (len > 1) {
 8015436:	d1fa      	bne.n	801542e <lwip_standard_chksum+0x2e>
 8015438:	ebc5 75c5 	rsb	r5, r5, r5, lsl #31
 801543c:	eb01 0145 	add.w	r1, r1, r5, lsl #1
    len -= 2;
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 8015440:	2901      	cmp	r1, #1
 8015442:	d102      	bne.n	801544a <lwip_standard_chksum+0x4a>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 8015444:	7802      	ldrb	r2, [r0, #0]
 8015446:	f88d 2006 	strb.w	r2, [sp, #6]
  }

  /* Add end bytes */
  sum += t;
 801544a:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 801544e:	4403      	add	r3, r0

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 8015450:	b298      	uxth	r0, r3
 8015452:	eb00 4313 	add.w	r3, r0, r3, lsr #16
  sum = FOLD_U32T(sum);
 8015456:	b298      	uxth	r0, r3
 8015458:	eb00 4013 	add.w	r0, r0, r3, lsr #16

  /* Swap if alignment was odd */
  if (odd) {
 801545c:	b126      	cbz	r6, 8015468 <lwip_standard_chksum+0x68>
    sum = SWAP_BYTES_IN_WORD(sum);
 801545e:	0203      	lsls	r3, r0, #8
 8015460:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8015464:	b29b      	uxth	r3, r3
 8015466:	4318      	orrs	r0, r3
  }

  return (u16_t)sum;
}
 8015468:	b280      	uxth	r0, r0
 801546a:	b003      	add	sp, #12
 801546c:	bc70      	pop	{r4, r5, r6}
 801546e:	4770      	bx	lr
  u32_t sum = 0;
 8015470:	2300      	movs	r3, #0
 8015472:	e7e5      	b.n	8015440 <lwip_standard_chksum+0x40>

08015474 <inet_chksum_pseudo>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pseudo(struct pbuf *p, u8_t proto, u16_t proto_len,
                   const ip4_addr_t *src, const ip4_addr_t *dest)
{
 8015474:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015478:	9d06      	ldr	r5, [sp, #24]
 801547a:	4617      	mov	r7, r2
  u32_t acc;
  u32_t addr;

  addr = ip4_addr_get_u32(src);
 801547c:	681c      	ldr	r4, [r3, #0]
{
 801547e:	4688      	mov	r8, r1
  acc = (addr & 0xffffUL);
  acc = (u32_t)(acc + ((addr >> 16) & 0xffffUL));
  addr = ip4_addr_get_u32(dest);
 8015480:	682b      	ldr	r3, [r5, #0]
  acc = (u32_t)(acc + (addr & 0xffffUL));
  acc = (u32_t)(acc + ((addr >> 16) & 0xffffUL));
 8015482:	0c1a      	lsrs	r2, r3, #16
 8015484:	fa12 f383 	uxtah	r3, r2, r3
 8015488:	fa13 f384 	uxtah	r3, r3, r4
 801548c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
  /* fold down to 16 bits */
  acc = FOLD_U32T(acc);
 8015490:	b29c      	uxth	r4, r3
 8015492:	eb04 4313 	add.w	r3, r4, r3, lsr #16
  acc = FOLD_U32T(acc);
 8015496:	b29c      	uxth	r4, r3
 8015498:	eb04 4413 	add.w	r4, r4, r3, lsr #16
  for (q = p; q != NULL; q = q->next) {
 801549c:	b1f8      	cbz	r0, 80154de <inet_chksum_pseudo+0x6a>
 801549e:	4605      	mov	r5, r0
  int swapped = 0;
 80154a0:	2600      	movs	r6, #0
    acc += LWIP_CHKSUM(q->payload, q->len);
 80154a2:	8969      	ldrh	r1, [r5, #10]
 80154a4:	6868      	ldr	r0, [r5, #4]
 80154a6:	f7ff ffab 	bl	8015400 <lwip_standard_chksum>
 80154aa:	4404      	add	r4, r0
    if (q->len % 2 != 0) {
 80154ac:	896b      	ldrh	r3, [r5, #10]
    acc = FOLD_U32T(acc);
 80154ae:	b2a0      	uxth	r0, r4
    if (q->len % 2 != 0) {
 80154b0:	f013 0f01 	tst.w	r3, #1
    acc = FOLD_U32T(acc);
 80154b4:	eb00 4414 	add.w	r4, r0, r4, lsr #16
      acc = SWAP_BYTES_IN_WORD(acc);
 80154b8:	ea4f 2004 	mov.w	r0, r4, lsl #8
 80154bc:	f3c4 2307 	ubfx	r3, r4, #8, #8
    if (q->len % 2 != 0) {
 80154c0:	d004      	beq.n	80154cc <inet_chksum_pseudo+0x58>
      acc = SWAP_BYTES_IN_WORD(acc);
 80154c2:	b280      	uxth	r0, r0
 80154c4:	f086 0601 	eor.w	r6, r6, #1
 80154c8:	ea40 0403 	orr.w	r4, r0, r3
  for (q = p; q != NULL; q = q->next) {
 80154cc:	682d      	ldr	r5, [r5, #0]
 80154ce:	2d00      	cmp	r5, #0
 80154d0:	d1e7      	bne.n	80154a2 <inet_chksum_pseudo+0x2e>
  if (swapped) {
 80154d2:	b126      	cbz	r6, 80154de <inet_chksum_pseudo+0x6a>
    acc = SWAP_BYTES_IN_WORD(acc);
 80154d4:	0223      	lsls	r3, r4, #8
 80154d6:	f3c4 2407 	ubfx	r4, r4, #8, #8
 80154da:	b29b      	uxth	r3, r3
 80154dc:	431c      	orrs	r4, r3
  acc += (u32_t)lwip_htons((u16_t)proto);
 80154de:	4640      	mov	r0, r8
 80154e0:	f7ff fa54 	bl	801498c <lwip_htons>
 80154e4:	4605      	mov	r5, r0
  acc += (u32_t)lwip_htons(proto_len);
 80154e6:	4638      	mov	r0, r7
 80154e8:	f7ff fa50 	bl	801498c <lwip_htons>
 80154ec:	4428      	add	r0, r5
 80154ee:	4404      	add	r4, r0
  acc = FOLD_U32T(acc);
 80154f0:	b2a0      	uxth	r0, r4
 80154f2:	eb00 4414 	add.w	r4, r0, r4, lsr #16
  acc = FOLD_U32T(acc);
 80154f6:	b2a0      	uxth	r0, r4
 80154f8:	eb00 4014 	add.w	r0, r0, r4, lsr #16
  return (u16_t)~(acc & 0xffffUL);
 80154fc:	43c0      	mvns	r0, r0

  return inet_cksum_pseudo_base(p, proto, proto_len, acc);
}
 80154fe:	b280      	uxth	r0, r0
 8015500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08015504 <ip_chksum_pseudo>:
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
  {
    return inet_chksum_pseudo(p, proto, proto_len, ip_2_ip4(src), ip_2_ip4(dest));
 8015504:	f7ff bfb6 	b.w	8015474 <inet_chksum_pseudo>

08015508 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 8015508:	b508      	push	{r3, lr}
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 801550a:	f7ff ff79 	bl	8015400 <lwip_standard_chksum>
 801550e:	43c0      	mvns	r0, r0
}
 8015510:	b280      	uxth	r0, r0
 8015512:	bd08      	pop	{r3, pc}

08015514 <inet_chksum_pbuf>:
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;

  acc = 0;
  for (q = p; q != NULL; q = q->next) {
 8015514:	b320      	cbz	r0, 8015560 <inet_chksum_pbuf+0x4c>
{
 8015516:	b570      	push	{r4, r5, r6, lr}
  int swapped = 0;
 8015518:	2600      	movs	r6, #0
 801551a:	4605      	mov	r5, r0
  acc = 0;
 801551c:	4634      	mov	r4, r6
    acc += LWIP_CHKSUM(q->payload, q->len);
 801551e:	8969      	ldrh	r1, [r5, #10]
 8015520:	6868      	ldr	r0, [r5, #4]
 8015522:	f7ff ff6d 	bl	8015400 <lwip_standard_chksum>
 8015526:	4404      	add	r4, r0
    acc = FOLD_U32T(acc);
    if (q->len % 2 != 0) {
 8015528:	896b      	ldrh	r3, [r5, #10]
    acc = FOLD_U32T(acc);
 801552a:	b2a0      	uxth	r0, r4
    if (q->len % 2 != 0) {
 801552c:	f013 0f01 	tst.w	r3, #1
    acc = FOLD_U32T(acc);
 8015530:	eb00 4414 	add.w	r4, r0, r4, lsr #16
      swapped = !swapped;
      acc = SWAP_BYTES_IN_WORD(acc);
 8015534:	ea4f 2004 	mov.w	r0, r4, lsl #8
 8015538:	f3c4 2307 	ubfx	r3, r4, #8, #8
    if (q->len % 2 != 0) {
 801553c:	d004      	beq.n	8015548 <inet_chksum_pbuf+0x34>
      acc = SWAP_BYTES_IN_WORD(acc);
 801553e:	b280      	uxth	r0, r0
 8015540:	f086 0601 	eor.w	r6, r6, #1
 8015544:	ea40 0403 	orr.w	r4, r0, r3
  for (q = p; q != NULL; q = q->next) {
 8015548:	682d      	ldr	r5, [r5, #0]
 801554a:	2d00      	cmp	r5, #0
 801554c:	d1e7      	bne.n	801551e <inet_chksum_pbuf+0xa>
    }
  }

  if (swapped) {
 801554e:	b126      	cbz	r6, 801555a <inet_chksum_pbuf+0x46>
    acc = SWAP_BYTES_IN_WORD(acc);
 8015550:	0220      	lsls	r0, r4, #8
 8015552:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8015556:	b280      	uxth	r0, r0
 8015558:	4304      	orrs	r4, r0
 801555a:	43e4      	mvns	r4, r4
 801555c:	b2a0      	uxth	r0, r4
  }
  return (u16_t)~(acc & 0xffffUL);
}
 801555e:	bd70      	pop	{r4, r5, r6, pc}
  for (q = p; q != NULL; q = q->next) {
 8015560:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 8015564:	4770      	bx	lr
 8015566:	bf00      	nop

08015568 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8015568:	b508      	push	{r3, lr}
#ifndef LWIP_SKIP_PACKING_CHECK
  LWIP_ASSERT("Struct packing not implemented correctly. Check your lwIP port.", sizeof(struct packed_struct_test) == PACKED_STRUCT_TEST_EXPECTED_SIZE);
#endif

  /* Modules initialization */
  stats_init();
 801556a:	f001 fcd3 	bl	8016f14 <stats_init>
#if !NO_SYS
  sys_init();
 801556e:	f009 fded 	bl	801f14c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8015572:	f000 f97b 	bl	801586c <mem_init>
  memp_init();
 8015576:	f000 fd5d 	bl	8016034 <memp_init>
  pbuf_init();
  netif_init();
 801557a:	f000 fe21 	bl	80161c0 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 801557e:	f006 f829 	bl	801b5d4 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8015582:	f001 fd31 	bl	8016fe8 <tcp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
#endif /* LWIP_IGMP */
#if LWIP_DNS
  dns_init();
 8015586:	f7ff fdbd 	bl	8015104 <dns_init>
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
#endif /* LWIP_TIMERS */
}
 801558a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeouts_init();
 801558e:	f005 bfb3 	b.w	801b4f8 <sys_timeouts_init>
 8015592:	bf00      	nop

08015594 <mem_link_valid>:
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
  nmem = ptr_to_mem(mem->next);
  pmem = ptr_to_mem(mem->prev);
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8015594:	f642 63e0 	movw	r3, #12000	; 0x2ee0
  pmem = ptr_to_mem(mem->prev);
 8015598:	8841      	ldrh	r1, [r0, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801559a:	4299      	cmp	r1, r3
{
 801559c:	b430      	push	{r4, r5}
  nmem = ptr_to_mem(mem->next);
 801559e:	8804      	ldrh	r4, [r0, #0]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80155a0:	d804      	bhi.n	80155ac <mem_link_valid+0x18>
 80155a2:	429c      	cmp	r4, r3
 80155a4:	bf94      	ite	ls
 80155a6:	2300      	movls	r3, #0
 80155a8:	2301      	movhi	r3, #1
 80155aa:	b113      	cbz	r3, 80155b2 <mem_link_valid+0x1e>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
    return 0;
 80155ac:	2000      	movs	r0, #0
  }
  return 1;
}
 80155ae:	bc30      	pop	{r4, r5}
 80155b0:	4770      	bx	lr
  return (mem_size_t)((u8_t *)mem - ram);
 80155b2:	4a0b      	ldr	r2, [pc, #44]	; (80155e0 <mem_link_valid+0x4c>)
 80155b4:	6815      	ldr	r5, [r2, #0]
 80155b6:	1b40      	subs	r0, r0, r5
 80155b8:	b282      	uxth	r2, r0
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80155ba:	4291      	cmp	r1, r2
 80155bc:	d002      	beq.n	80155c4 <mem_link_valid+0x30>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80155be:	5a69      	ldrh	r1, [r5, r1]
 80155c0:	4291      	cmp	r1, r2
 80155c2:	d1f3      	bne.n	80155ac <mem_link_valid+0x18>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80155c4:	4b07      	ldr	r3, [pc, #28]	; (80155e4 <mem_link_valid+0x50>)
  return (struct mem *)(void *)&ram[ptr];
 80155c6:	442c      	add	r4, r5
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80155c8:	681b      	ldr	r3, [r3, #0]
 80155ca:	42a3      	cmp	r3, r4
 80155cc:	d006      	beq.n	80155dc <mem_link_valid+0x48>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80155ce:	8860      	ldrh	r0, [r4, #2]
 80155d0:	1a80      	subs	r0, r0, r2
 80155d2:	fab0 f080 	clz	r0, r0
}
 80155d6:	bc30      	pop	{r4, r5}
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80155d8:	0940      	lsrs	r0, r0, #5
}
 80155da:	4770      	bx	lr
  return 1;
 80155dc:	2001      	movs	r0, #1
 80155de:	e7e6      	b.n	80155ae <mem_link_valid+0x1a>
 80155e0:	2002228c 	.word	0x2002228c
 80155e4:	20022290 	.word	0x20022290

080155e8 <mem_sanity>:

#if MEM_SANITY_CHECK
static void
mem_sanity(void)
{
 80155e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  struct mem *mem;
  u8_t last_used;

  /* begin with first element here */
  mem = (struct mem *)ram;
 80155ec:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80157a0 <mem_sanity+0x1b8>
 80155f0:	f8d8 6000 	ldr.w	r6, [r8]
  LWIP_ASSERT("heap element used valid", (mem->used == 0) || (mem->used == 1));
 80155f4:	7935      	ldrb	r5, [r6, #4]
 80155f6:	2d01      	cmp	r5, #1
 80155f8:	d907      	bls.n	801560a <mem_sanity+0x22>
 80155fa:	4b60      	ldr	r3, [pc, #384]	; (801577c <mem_sanity+0x194>)
 80155fc:	f240 223f 	movw	r2, #575	; 0x23f
 8015600:	495f      	ldr	r1, [pc, #380]	; (8015780 <mem_sanity+0x198>)
 8015602:	4860      	ldr	r0, [pc, #384]	; (8015784 <mem_sanity+0x19c>)
 8015604:	f00b f988 	bl	8020918 <iprintf>
 8015608:	7935      	ldrb	r5, [r6, #4]
  last_used = mem->used;
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == 0);
 801560a:	8873      	ldrh	r3, [r6, #2]
 801560c:	2b00      	cmp	r3, #0
 801560e:	f040 80ac 	bne.w	801576a <mem_sanity+0x182>
  LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 8015612:	8834      	ldrh	r4, [r6, #0]
 8015614:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8015618:	429c      	cmp	r4, r3
 801561a:	f200 809d 	bhi.w	8015758 <mem_sanity+0x170>
  return (struct mem *)(void *)&ram[ptr];
 801561e:	f8d8 3000 	ldr.w	r3, [r8]
 8015622:	441c      	add	r4, r3
  LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(mem->next)));

  /* check all elements before the end of the heap */
  for (mem = ptr_to_mem(mem->next);
 8015624:	429c      	cmp	r4, r3
 8015626:	d965      	bls.n	80156f4 <mem_sanity+0x10c>
       ((u8_t *)mem > ram) && (mem < ram_end);
 8015628:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80157a4 <mem_sanity+0x1bc>
 801562c:	f8d9 2000 	ldr.w	r2, [r9]
 8015630:	4294      	cmp	r4, r2
 8015632:	d25f      	bcs.n	80156f4 <mem_sanity+0x10c>
       mem = ptr_to_mem(mem->next)) {
    LWIP_ASSERT("heap element aligned", LWIP_MEM_ALIGN(mem) == mem);
 8015634:	4f51      	ldr	r7, [pc, #324]	; (801577c <mem_sanity+0x194>)
 8015636:	f8df a170 	ldr.w	sl, [pc, #368]	; 80157a8 <mem_sanity+0x1c0>
 801563a:	4e52      	ldr	r6, [pc, #328]	; (8015784 <mem_sanity+0x19c>)
 801563c:	e017      	b.n	801566e <mem_sanity+0x86>
    LWIP_ASSERT("heap element prev ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->prev) == ptr_to_mem(mem->prev)));
    LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(mem->next)));

    if (last_used == 0) {
      /* 2 unused elements in a row? */
      LWIP_ASSERT("heap element unused?", mem->used == 1);
 801563e:	2b01      	cmp	r3, #1
 8015640:	d006      	beq.n	8015650 <mem_sanity+0x68>
 8015642:	463b      	mov	r3, r7
 8015644:	f240 2251 	movw	r2, #593	; 0x251
 8015648:	494f      	ldr	r1, [pc, #316]	; (8015788 <mem_sanity+0x1a0>)
 801564a:	4630      	mov	r0, r6
 801564c:	f00b f964 	bl	8020918 <iprintf>
    } else {
      LWIP_ASSERT("heap element unused member", (mem->used == 0) || (mem->used == 1));
    }

    LWIP_ASSERT("heap element link valid", mem_link_valid(mem));
 8015650:	4620      	mov	r0, r4
 8015652:	f7ff ff9f 	bl	8015594 <mem_link_valid>
 8015656:	b388      	cbz	r0, 80156bc <mem_sanity+0xd4>
  return (struct mem *)(void *)&ram[ptr];
 8015658:	f8d8 3000 	ldr.w	r3, [r8]
 801565c:	8822      	ldrh	r2, [r4, #0]

    /* used/unused altering */
    last_used = mem->used;
 801565e:	7925      	ldrb	r5, [r4, #4]
  return (struct mem *)(void *)&ram[ptr];
 8015660:	189c      	adds	r4, r3, r2
  for (mem = ptr_to_mem(mem->next);
 8015662:	42a3      	cmp	r3, r4
 8015664:	d246      	bcs.n	80156f4 <mem_sanity+0x10c>
       ((u8_t *)mem > ram) && (mem < ram_end);
 8015666:	f8d9 2000 	ldr.w	r2, [r9]
 801566a:	42a2      	cmp	r2, r4
 801566c:	d942      	bls.n	80156f4 <mem_sanity+0x10c>
    LWIP_ASSERT("heap element aligned", LWIP_MEM_ALIGN(mem) == mem);
 801566e:	1ce3      	adds	r3, r4, #3
 8015670:	f023 0303 	bic.w	r3, r3, #3
 8015674:	429c      	cmp	r4, r3
 8015676:	d006      	beq.n	8015686 <mem_sanity+0x9e>
 8015678:	463b      	mov	r3, r7
 801567a:	f240 2249 	movw	r2, #585	; 0x249
 801567e:	4651      	mov	r1, sl
 8015680:	4630      	mov	r0, r6
 8015682:	f00b f949 	bl	8020918 <iprintf>
    LWIP_ASSERT("heap element prev ptr valid", mem->prev <= MEM_SIZE_ALIGNED);
 8015686:	8862      	ldrh	r2, [r4, #2]
 8015688:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 801568c:	429a      	cmp	r2, r3
 801568e:	d81d      	bhi.n	80156cc <mem_sanity+0xe4>
    LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 8015690:	8822      	ldrh	r2, [r4, #0]
 8015692:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8015696:	429a      	cmp	r2, r3
 8015698:	d824      	bhi.n	80156e4 <mem_sanity+0xfc>
 801569a:	7923      	ldrb	r3, [r4, #4]
    if (last_used == 0) {
 801569c:	2d00      	cmp	r5, #0
 801569e:	d0ce      	beq.n	801563e <mem_sanity+0x56>
      LWIP_ASSERT("heap element unused member", (mem->used == 0) || (mem->used == 1));
 80156a0:	2b01      	cmp	r3, #1
 80156a2:	d9d5      	bls.n	8015650 <mem_sanity+0x68>
 80156a4:	463b      	mov	r3, r7
 80156a6:	f240 2253 	movw	r2, #595	; 0x253
 80156aa:	4938      	ldr	r1, [pc, #224]	; (801578c <mem_sanity+0x1a4>)
 80156ac:	4630      	mov	r0, r6
 80156ae:	f00b f933 	bl	8020918 <iprintf>
    LWIP_ASSERT("heap element link valid", mem_link_valid(mem));
 80156b2:	4620      	mov	r0, r4
 80156b4:	f7ff ff6e 	bl	8015594 <mem_link_valid>
 80156b8:	2800      	cmp	r0, #0
 80156ba:	d1cd      	bne.n	8015658 <mem_sanity+0x70>
 80156bc:	463b      	mov	r3, r7
 80156be:	f240 2256 	movw	r2, #598	; 0x256
 80156c2:	4933      	ldr	r1, [pc, #204]	; (8015790 <mem_sanity+0x1a8>)
 80156c4:	4630      	mov	r0, r6
 80156c6:	f00b f927 	bl	8020918 <iprintf>
 80156ca:	e7c5      	b.n	8015658 <mem_sanity+0x70>
    LWIP_ASSERT("heap element prev ptr valid", mem->prev <= MEM_SIZE_ALIGNED);
 80156cc:	463b      	mov	r3, r7
 80156ce:	f240 224a 	movw	r2, #586	; 0x24a
 80156d2:	4930      	ldr	r1, [pc, #192]	; (8015794 <mem_sanity+0x1ac>)
 80156d4:	4630      	mov	r0, r6
 80156d6:	f00b f91f 	bl	8020918 <iprintf>
    LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 80156da:	8822      	ldrh	r2, [r4, #0]
 80156dc:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 80156e0:	429a      	cmp	r2, r3
 80156e2:	d9da      	bls.n	801569a <mem_sanity+0xb2>
 80156e4:	463b      	mov	r3, r7
 80156e6:	f240 224b 	movw	r2, #587	; 0x24b
 80156ea:	492b      	ldr	r1, [pc, #172]	; (8015798 <mem_sanity+0x1b0>)
 80156ec:	4630      	mov	r0, r6
 80156ee:	f00b f913 	bl	8020918 <iprintf>
 80156f2:	e7d2      	b.n	801569a <mem_sanity+0xb2>
  return (struct mem *)(void *)&ram[ptr];
 80156f4:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 80156f8:	441a      	add	r2, r3
  }
  LWIP_ASSERT("heap end ptr sanity", mem == ptr_to_mem(MEM_SIZE_ALIGNED));
 80156fa:	4294      	cmp	r4, r2
 80156fc:	d006      	beq.n	801570c <mem_sanity+0x124>
 80156fe:	4b1f      	ldr	r3, [pc, #124]	; (801577c <mem_sanity+0x194>)
 8015700:	f240 225b 	movw	r2, #603	; 0x25b
 8015704:	4925      	ldr	r1, [pc, #148]	; (801579c <mem_sanity+0x1b4>)
 8015706:	481f      	ldr	r0, [pc, #124]	; (8015784 <mem_sanity+0x19c>)
 8015708:	f00b f906 	bl	8020918 <iprintf>
  LWIP_ASSERT("heap element used valid", mem->used == 1);
 801570c:	7923      	ldrb	r3, [r4, #4]
 801570e:	2b01      	cmp	r3, #1
 8015710:	d006      	beq.n	8015720 <mem_sanity+0x138>
 8015712:	4b1a      	ldr	r3, [pc, #104]	; (801577c <mem_sanity+0x194>)
 8015714:	f44f 7217 	mov.w	r2, #604	; 0x25c
 8015718:	4919      	ldr	r1, [pc, #100]	; (8015780 <mem_sanity+0x198>)
 801571a:	481a      	ldr	r0, [pc, #104]	; (8015784 <mem_sanity+0x19c>)
 801571c:	f00b f8fc 	bl	8020918 <iprintf>
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == MEM_SIZE_ALIGNED);
 8015720:	8862      	ldrh	r2, [r4, #2]
 8015722:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8015726:	429a      	cmp	r2, r3
 8015728:	d006      	beq.n	8015738 <mem_sanity+0x150>
 801572a:	4b14      	ldr	r3, [pc, #80]	; (801577c <mem_sanity+0x194>)
 801572c:	f240 225d 	movw	r2, #605	; 0x25d
 8015730:	4918      	ldr	r1, [pc, #96]	; (8015794 <mem_sanity+0x1ac>)
 8015732:	4814      	ldr	r0, [pc, #80]	; (8015784 <mem_sanity+0x19c>)
 8015734:	f00b f8f0 	bl	8020918 <iprintf>
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 8015738:	8822      	ldrh	r2, [r4, #0]
 801573a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 801573e:	429a      	cmp	r2, r3
 8015740:	d008      	beq.n	8015754 <mem_sanity+0x16c>
 8015742:	4b0e      	ldr	r3, [pc, #56]	; (801577c <mem_sanity+0x194>)
 8015744:	f240 225e 	movw	r2, #606	; 0x25e
 8015748:	4913      	ldr	r1, [pc, #76]	; (8015798 <mem_sanity+0x1b0>)
 801574a:	480e      	ldr	r0, [pc, #56]	; (8015784 <mem_sanity+0x19c>)
}
 801574c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 8015750:	f00b b8e2 	b.w	8020918 <iprintf>
}
 8015754:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 8015758:	4b08      	ldr	r3, [pc, #32]	; (801577c <mem_sanity+0x194>)
 801575a:	f240 2242 	movw	r2, #578	; 0x242
 801575e:	490e      	ldr	r1, [pc, #56]	; (8015798 <mem_sanity+0x1b0>)
 8015760:	4808      	ldr	r0, [pc, #32]	; (8015784 <mem_sanity+0x19c>)
 8015762:	f00b f8d9 	bl	8020918 <iprintf>
 8015766:	8834      	ldrh	r4, [r6, #0]
 8015768:	e759      	b.n	801561e <mem_sanity+0x36>
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == 0);
 801576a:	4b04      	ldr	r3, [pc, #16]	; (801577c <mem_sanity+0x194>)
 801576c:	f240 2241 	movw	r2, #577	; 0x241
 8015770:	4908      	ldr	r1, [pc, #32]	; (8015794 <mem_sanity+0x1ac>)
 8015772:	4804      	ldr	r0, [pc, #16]	; (8015784 <mem_sanity+0x19c>)
 8015774:	f00b f8d0 	bl	8020918 <iprintf>
 8015778:	e74b      	b.n	8015612 <mem_sanity+0x2a>
 801577a:	bf00      	nop
 801577c:	0803cf20 	.word	0x0803cf20
 8015780:	0803cf50 	.word	0x0803cf50
 8015784:	08026800 	.word	0x08026800
 8015788:	0803cfb8 	.word	0x0803cfb8
 801578c:	0803cfd0 	.word	0x0803cfd0
 8015790:	0803cfec 	.word	0x0803cfec
 8015794:	0803cf68 	.word	0x0803cf68
 8015798:	0803cf84 	.word	0x0803cf84
 801579c:	0803d004 	.word	0x0803d004
 80157a0:	2002228c 	.word	0x2002228c
 80157a4:	20022290 	.word	0x20022290
 80157a8:	0803cfa0 	.word	0x0803cfa0

080157ac <mem_overflow_check_raw>:
{
 80157ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80157b0:	1e4c      	subs	r4, r1, #1
 80157b2:	310f      	adds	r1, #15
 80157b4:	b0a3      	sub	sp, #140	; 0x8c
 80157b6:	4606      	mov	r6, r0
 80157b8:	4615      	mov	r5, r2
 80157ba:	4699      	mov	r9, r3
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 80157bc:	f8df 8078 	ldr.w	r8, [pc, #120]	; 8015838 <mem_overflow_check_raw+0x8c>
 80157c0:	4404      	add	r4, r0
 80157c2:	180f      	adds	r7, r1, r0
      LWIP_ASSERT(errstr, 0);
 80157c4:	f8df b074 	ldr.w	fp, [pc, #116]	; 801583c <mem_overflow_check_raw+0x90>
 80157c8:	f8df a074 	ldr.w	sl, [pc, #116]	; 8015840 <mem_overflow_check_raw+0x94>
    if (m[k] != 0xcd) {
 80157cc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 80157d0:	4642      	mov	r2, r8
 80157d2:	2180      	movs	r1, #128	; 0x80
 80157d4:	a802      	add	r0, sp, #8
    if (m[k] != 0xcd) {
 80157d6:	2bcd      	cmp	r3, #205	; 0xcd
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 80157d8:	462b      	mov	r3, r5
    if (m[k] != 0xcd) {
 80157da:	d009      	beq.n	80157f0 <mem_overflow_check_raw+0x44>
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 80157dc:	f8cd 9000 	str.w	r9, [sp]
 80157e0:	f00b f9be 	bl	8020b60 <sniprintf>
      LWIP_ASSERT(errstr, 0);
 80157e4:	465b      	mov	r3, fp
 80157e6:	a902      	add	r1, sp, #8
 80157e8:	226d      	movs	r2, #109	; 0x6d
 80157ea:	4650      	mov	r0, sl
 80157ec:	f00b f894 	bl	8020918 <iprintf>
  for (k = 0; k < MEM_SANITY_REGION_AFTER_ALIGNED; k++) {
 80157f0:	42bc      	cmp	r4, r7
 80157f2:	d1eb      	bne.n	80157cc <mem_overflow_check_raw+0x20>
 80157f4:	f1a6 0411 	sub.w	r4, r6, #17
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 80157f8:	4f0e      	ldr	r7, [pc, #56]	; (8015834 <mem_overflow_check_raw+0x88>)
 80157fa:	3e01      	subs	r6, #1
      LWIP_ASSERT(errstr, 0);
 80157fc:	f8df a03c 	ldr.w	sl, [pc, #60]	; 801583c <mem_overflow_check_raw+0x90>
 8015800:	f8df 803c 	ldr.w	r8, [pc, #60]	; 8015840 <mem_overflow_check_raw+0x94>
    if (m[k] != 0xcd) {
 8015804:	f814 3f01 	ldrb.w	r3, [r4, #1]!
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 8015808:	463a      	mov	r2, r7
 801580a:	2180      	movs	r1, #128	; 0x80
 801580c:	a802      	add	r0, sp, #8
    if (m[k] != 0xcd) {
 801580e:	2bcd      	cmp	r3, #205	; 0xcd
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 8015810:	462b      	mov	r3, r5
    if (m[k] != 0xcd) {
 8015812:	d009      	beq.n	8015828 <mem_overflow_check_raw+0x7c>
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 8015814:	f8cd 9000 	str.w	r9, [sp]
 8015818:	f00b f9a2 	bl	8020b60 <sniprintf>
      LWIP_ASSERT(errstr, 0);
 801581c:	4653      	mov	r3, sl
 801581e:	a902      	add	r1, sp, #8
 8015820:	2278      	movs	r2, #120	; 0x78
 8015822:	4640      	mov	r0, r8
 8015824:	f00b f878 	bl	8020918 <iprintf>
  for (k = 0; k < MEM_SANITY_REGION_BEFORE_ALIGNED; k++) {
 8015828:	42b4      	cmp	r4, r6
 801582a:	d1eb      	bne.n	8015804 <mem_overflow_check_raw+0x58>
}
 801582c:	b023      	add	sp, #140	; 0x8c
 801582e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015832:	bf00      	nop
 8015834:	0803cf00 	.word	0x0803cf00
 8015838:	0803cee0 	.word	0x0803cee0
 801583c:	0803cf20 	.word	0x0803cf20
 8015840:	08026800 	.word	0x08026800

08015844 <mem_overflow_init_raw>:
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 8015844:	f04f 33cd 	mov.w	r3, #3452816845	; 0xcdcdcdcd
  m = (u8_t *)p + size;
 8015848:	1842      	adds	r2, r0, r1
{
 801584a:	b410      	push	{r4}
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 801584c:	f840 3c10 	str.w	r3, [r0, #-16]
 8015850:	f840 3c0c 	str.w	r3, [r0, #-12]
 8015854:	f840 3c08 	str.w	r3, [r0, #-8]
 8015858:	f840 3c04 	str.w	r3, [r0, #-4]
  memset(m, 0xcd, MEM_SANITY_REGION_AFTER_ALIGNED);
 801585c:	5043      	str	r3, [r0, r1]
 801585e:	6053      	str	r3, [r2, #4]
 8015860:	6093      	str	r3, [r2, #8]
 8015862:	60d3      	str	r3, [r2, #12]
}
 8015864:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015868:	4770      	bx	lr
 801586a:	bf00      	nop

0801586c <mem_init>:
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801586c:	4b14      	ldr	r3, [pc, #80]	; (80158c0 <mem_init+0x54>)
  ram_end->prev = MEM_SIZE_ALIGNED;
 801586e:	f642 60e4 	movw	r0, #12004	; 0x2ee4
  mem->prev = 0;
 8015872:	2100      	movs	r1, #0
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8015874:	4a13      	ldr	r2, [pc, #76]	; (80158c4 <mem_init+0x58>)
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8015876:	f023 0303 	bic.w	r3, r3, #3
{
 801587a:	b570      	push	{r4, r5, r6, lr}
  mem->next = MEM_SIZE_ALIGNED;
 801587c:	f642 64e0 	movw	r4, #12000	; 0x2ee0
  ram_end->prev = MEM_SIZE_ALIGNED;
 8015880:	2501      	movs	r5, #1
  ram_end->next = MEM_SIZE_ALIGNED;
 8015882:	4e11      	ldr	r6, [pc, #68]	; (80158c8 <mem_init+0x5c>)
  mem->prev = 0;
 8015884:	7119      	strb	r1, [r3, #4]
  return (struct mem *)(void *)&ram[ptr];
 8015886:	1919      	adds	r1, r3, r4
  mem->next = MEM_SIZE_ALIGNED;
 8015888:	601c      	str	r4, [r3, #0]
  ram_end->next = MEM_SIZE_ALIGNED;
 801588a:	511e      	str	r6, [r3, r4]
  ram_end->prev = MEM_SIZE_ALIGNED;
 801588c:	541d      	strb	r5, [r3, r0]
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801588e:	4d0f      	ldr	r5, [pc, #60]	; (80158cc <mem_init+0x60>)
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8015890:	6011      	str	r1, [r2, #0]
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8015892:	602b      	str	r3, [r5, #0]
  MEM_SANITY();
 8015894:	f7ff fea8 	bl	80155e8 <mem_sanity>
  lfree = (struct mem *)(void *)ram;
 8015898:	682a      	ldr	r2, [r5, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);
 801589a:	490d      	ldr	r1, [pc, #52]	; (80158d0 <mem_init+0x64>)
  lfree = (struct mem *)(void *)ram;
 801589c:	4b0d      	ldr	r3, [pc, #52]	; (80158d4 <mem_init+0x68>)
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 801589e:	480e      	ldr	r0, [pc, #56]	; (80158d8 <mem_init+0x6c>)
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);
 80158a0:	f8a1 40aa 	strh.w	r4, [r1, #170]	; 0xaa
  lfree = (struct mem *)(void *)ram;
 80158a4:	601a      	str	r2, [r3, #0]
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 80158a6:	f009 fc5d 	bl	801f164 <sys_mutex_new>
 80158aa:	b900      	cbnz	r0, 80158ae <mem_init+0x42>
}
 80158ac:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 80158ae:	4b0b      	ldr	r3, [pc, #44]	; (80158dc <mem_init+0x70>)
 80158b0:	f240 221f 	movw	r2, #543	; 0x21f
 80158b4:	490a      	ldr	r1, [pc, #40]	; (80158e0 <mem_init+0x74>)
 80158b6:	480b      	ldr	r0, [pc, #44]	; (80158e4 <mem_init+0x78>)
}
 80158b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 80158bc:	f00b b82c 	b.w	8020918 <iprintf>
 80158c0:	20026a3f 	.word	0x20026a3f
 80158c4:	20022290 	.word	0x20022290
 80158c8:	2ee02ee0 	.word	0x2ee02ee0
 80158cc:	2002228c 	.word	0x2002228c
 80158d0:	2003611c 	.word	0x2003611c
 80158d4:	20022280 	.word	0x20022280
 80158d8:	20022288 	.word	0x20022288
 80158dc:	0803cf20 	.word	0x0803cf20
 80158e0:	0803ce24 	.word	0x0803ce24
 80158e4:	08026800 	.word	0x08026800

080158e8 <mem_free>:
mem_free(void *rmem)
{
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 80158e8:	b300      	cbz	r0, 801592c <mem_free+0x44>
{
 80158ea:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 80158ee:	f010 0803 	ands.w	r8, r0, #3
 80158f2:	4604      	mov	r4, r0
 80158f4:	d11b      	bne.n	801592e <mem_free+0x46>

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 80158f6:	4e5e      	ldr	r6, [pc, #376]	; (8015a70 <mem_free+0x188>)
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80158f8:	f1a0 0518 	sub.w	r5, r0, #24
  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 80158fc:	6833      	ldr	r3, [r6, #0]
 80158fe:	42ab      	cmp	r3, r5
 8015900:	d805      	bhi.n	801590e <mem_free+0x26>
 8015902:	4f5c      	ldr	r7, [pc, #368]	; (8015a74 <mem_free+0x18c>)
 8015904:	f100 030c 	add.w	r3, r0, #12
 8015908:	683a      	ldr	r2, [r7, #0]
 801590a:	429a      	cmp	r2, r3
 801590c:	d214      	bcs.n	8015938 <mem_free+0x50>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 801590e:	4b5a      	ldr	r3, [pc, #360]	; (8015a78 <mem_free+0x190>)
 8015910:	f240 227f 	movw	r2, #639	; 0x27f
 8015914:	4959      	ldr	r1, [pc, #356]	; (8015a7c <mem_free+0x194>)
    MEM_STATS_INC_LOCKED(illegal);
    return;
  }

  if (!mem_link_valid(mem)) {
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8015916:	485a      	ldr	r0, [pc, #360]	; (8015a80 <mem_free+0x198>)
 8015918:	f00a fffe 	bl	8020918 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801591c:	4a59      	ldr	r2, [pc, #356]	; (8015a84 <mem_free+0x19c>)
 801591e:	f8b2 30b0 	ldrh.w	r3, [r2, #176]	; 0xb0
 8015922:	3301      	adds	r3, #1
 8015924:	f8a2 30b0 	strh.w	r3, [r2, #176]	; 0xb0
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 8015928:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801592c:	4770      	bx	lr
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 801592e:	4b52      	ldr	r3, [pc, #328]	; (8015a78 <mem_free+0x190>)
 8015930:	f240 2273 	movw	r2, #627	; 0x273
 8015934:	4954      	ldr	r1, [pc, #336]	; (8015a88 <mem_free+0x1a0>)
 8015936:	e7ee      	b.n	8015916 <mem_free+0x2e>
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 8015938:	4b54      	ldr	r3, [pc, #336]	; (8015a8c <mem_free+0x1a4>)
 801593a:	4a55      	ldr	r2, [pc, #340]	; (8015a90 <mem_free+0x1a8>)
 801593c:	f830 1c12 	ldrh.w	r1, [r0, #-18]
 8015940:	f7ff ff34 	bl	80157ac <mem_overflow_check_raw>
  if (!mem->used) {
 8015944:	f814 3c14 	ldrb.w	r3, [r4, #-20]
 8015948:	2b00      	cmp	r3, #0
 801594a:	d06e      	beq.n	8015a2a <mem_free+0x142>
  if (!mem_link_valid(mem)) {
 801594c:	4628      	mov	r0, r5
 801594e:	f7ff fe21 	bl	8015594 <mem_link_valid>
 8015952:	2800      	cmp	r0, #0
 8015954:	d06e      	beq.n	8015a34 <mem_free+0x14c>
  if (mem < lfree) {
 8015956:	f8df 9158 	ldr.w	r9, [pc, #344]	; 8015ab0 <mem_free+0x1c8>
  mem->used = 0;
 801595a:	f804 8c14 	strb.w	r8, [r4, #-20]
  if (mem < lfree) {
 801595e:	f8d9 3000 	ldr.w	r3, [r9]
 8015962:	42ab      	cmp	r3, r5
 8015964:	d901      	bls.n	801596a <mem_free+0x82>
    lfree = mem;
 8015966:	f8c9 5000 	str.w	r5, [r9]
  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));
 801596a:	4846      	ldr	r0, [pc, #280]	; (8015a84 <mem_free+0x19c>)
 801596c:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 8015970:	f8b0 20ac 	ldrh.w	r2, [r0, #172]	; 0xac
 8015974:	6831      	ldr	r1, [r6, #0]
 8015976:	1ad2      	subs	r2, r2, r3
 8015978:	eba5 0c01 	sub.w	ip, r5, r1
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 801597c:	42a9      	cmp	r1, r5
  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));
 801597e:	4462      	add	r2, ip
 8015980:	f8a0 20ac 	strh.w	r2, [r0, #172]	; 0xac
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8015984:	d83a      	bhi.n	80159fc <mem_free+0x114>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8015986:	683a      	ldr	r2, [r7, #0]
 8015988:	4295      	cmp	r5, r2
 801598a:	d258      	bcs.n	8015a3e <mem_free+0x156>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801598c:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8015990:	4293      	cmp	r3, r2
 8015992:	d85c      	bhi.n	8015a4e <mem_free+0x166>
  return (struct mem *)(void *)&ram[ptr];
 8015994:	6832      	ldr	r2, [r6, #0]
 8015996:	4413      	add	r3, r2
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8015998:	429d      	cmp	r5, r3
 801599a:	d013      	beq.n	80159c4 <mem_free+0xdc>
 801599c:	7919      	ldrb	r1, [r3, #4]
 801599e:	b989      	cbnz	r1, 80159c4 <mem_free+0xdc>
 80159a0:	6839      	ldr	r1, [r7, #0]
 80159a2:	428b      	cmp	r3, r1
 80159a4:	d00e      	beq.n	80159c4 <mem_free+0xdc>
    if (lfree == nmem) {
 80159a6:	f8d9 1000 	ldr.w	r1, [r9]
 80159aa:	428b      	cmp	r3, r1
 80159ac:	d05c      	beq.n	8015a68 <mem_free+0x180>
    mem->next = nmem->next;
 80159ae:	8818      	ldrh	r0, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 80159b0:	f642 61e0 	movw	r1, #12000	; 0x2ee0
    mem->next = nmem->next;
 80159b4:	f824 0c18 	strh.w	r0, [r4, #-24]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 80159b8:	881b      	ldrh	r3, [r3, #0]
 80159ba:	428b      	cmp	r3, r1
 80159bc:	d002      	beq.n	80159c4 <mem_free+0xdc>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 80159be:	4413      	add	r3, r2
  return (mem_size_t)((u8_t *)mem - ram);
 80159c0:	1aa9      	subs	r1, r5, r2
 80159c2:	8059      	strh	r1, [r3, #2]
  pmem = ptr_to_mem(mem->prev);
 80159c4:	f834 1c16 	ldrh.w	r1, [r4, #-22]
  return (struct mem *)(void *)&ram[ptr];
 80159c8:	1853      	adds	r3, r2, r1
  if (pmem != mem && pmem->used == 0) {
 80159ca:	429d      	cmp	r5, r3
 80159cc:	d010      	beq.n	80159f0 <mem_free+0x108>
 80159ce:	7918      	ldrb	r0, [r3, #4]
 80159d0:	b970      	cbnz	r0, 80159f0 <mem_free+0x108>
    if (lfree == mem) {
 80159d2:	f8d9 0000 	ldr.w	r0, [r9]
 80159d6:	4285      	cmp	r5, r0
 80159d8:	d043      	beq.n	8015a62 <mem_free+0x17a>
    pmem->next = mem->next;
 80159da:	f834 3c18 	ldrh.w	r3, [r4, #-24]
    if (mem->next != MEM_SIZE_ALIGNED) {
 80159de:	f642 60e0 	movw	r0, #12000	; 0x2ee0
    pmem->next = mem->next;
 80159e2:	5253      	strh	r3, [r2, r1]
    if (mem->next != MEM_SIZE_ALIGNED) {
 80159e4:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 80159e8:	4283      	cmp	r3, r0
 80159ea:	d001      	beq.n	80159f0 <mem_free+0x108>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 80159ec:	441a      	add	r2, r3
 80159ee:	8051      	strh	r1, [r2, #2]
  MEM_SANITY();
 80159f0:	f7ff fdfa 	bl	80155e8 <mem_sanity>
  mem_free_count = 1;
 80159f4:	4b27      	ldr	r3, [pc, #156]	; (8015a94 <mem_free+0x1ac>)
 80159f6:	2201      	movs	r2, #1
 80159f8:	701a      	strb	r2, [r3, #0]
 80159fa:	e795      	b.n	8015928 <mem_free+0x40>
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 80159fc:	4b1e      	ldr	r3, [pc, #120]	; (8015a78 <mem_free+0x190>)
 80159fe:	f240 12df 	movw	r2, #479	; 0x1df
 8015a02:	4925      	ldr	r1, [pc, #148]	; (8015a98 <mem_free+0x1b0>)
 8015a04:	481e      	ldr	r0, [pc, #120]	; (8015a80 <mem_free+0x198>)
 8015a06:	f00a ff87 	bl	8020918 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8015a0a:	683b      	ldr	r3, [r7, #0]
 8015a0c:	429d      	cmp	r5, r3
 8015a0e:	d216      	bcs.n	8015a3e <mem_free+0x156>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8015a10:	f814 3c14 	ldrb.w	r3, [r4, #-20]
 8015a14:	b133      	cbz	r3, 8015a24 <mem_free+0x13c>
 8015a16:	4b18      	ldr	r3, [pc, #96]	; (8015a78 <mem_free+0x190>)
 8015a18:	f240 12e1 	movw	r2, #481	; 0x1e1
 8015a1c:	491f      	ldr	r1, [pc, #124]	; (8015a9c <mem_free+0x1b4>)
 8015a1e:	4818      	ldr	r0, [pc, #96]	; (8015a80 <mem_free+0x198>)
 8015a20:	f00a ff7a 	bl	8020918 <iprintf>
 8015a24:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 8015a28:	e7b0      	b.n	801598c <mem_free+0xa4>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8015a2a:	4b13      	ldr	r3, [pc, #76]	; (8015a78 <mem_free+0x190>)
 8015a2c:	f44f 7223 	mov.w	r2, #652	; 0x28c
 8015a30:	491b      	ldr	r1, [pc, #108]	; (8015aa0 <mem_free+0x1b8>)
 8015a32:	e770      	b.n	8015916 <mem_free+0x2e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8015a34:	4b10      	ldr	r3, [pc, #64]	; (8015a78 <mem_free+0x190>)
 8015a36:	f240 2295 	movw	r2, #661	; 0x295
 8015a3a:	491a      	ldr	r1, [pc, #104]	; (8015aa4 <mem_free+0x1bc>)
 8015a3c:	e76b      	b.n	8015916 <mem_free+0x2e>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8015a3e:	4b0e      	ldr	r3, [pc, #56]	; (8015a78 <mem_free+0x190>)
 8015a40:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8015a44:	4918      	ldr	r1, [pc, #96]	; (8015aa8 <mem_free+0x1c0>)
 8015a46:	480e      	ldr	r0, [pc, #56]	; (8015a80 <mem_free+0x198>)
 8015a48:	f00a ff66 	bl	8020918 <iprintf>
 8015a4c:	e7e0      	b.n	8015a10 <mem_free+0x128>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8015a4e:	4b0a      	ldr	r3, [pc, #40]	; (8015a78 <mem_free+0x190>)
 8015a50:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 8015a54:	4915      	ldr	r1, [pc, #84]	; (8015aac <mem_free+0x1c4>)
 8015a56:	480a      	ldr	r0, [pc, #40]	; (8015a80 <mem_free+0x198>)
 8015a58:	f00a ff5e 	bl	8020918 <iprintf>
 8015a5c:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 8015a60:	e798      	b.n	8015994 <mem_free+0xac>
      lfree = pmem;
 8015a62:	f8c9 3000 	str.w	r3, [r9]
 8015a66:	e7b8      	b.n	80159da <mem_free+0xf2>
      lfree = mem;
 8015a68:	f8c9 5000 	str.w	r5, [r9]
 8015a6c:	e79f      	b.n	80159ae <mem_free+0xc6>
 8015a6e:	bf00      	nop
 8015a70:	2002228c 	.word	0x2002228c
 8015a74:	20022290 	.word	0x20022290
 8015a78:	0803cf20 	.word	0x0803cf20
 8015a7c:	0803cd28 	.word	0x0803cd28
 8015a80:	08026800 	.word	0x08026800
 8015a84:	2003611c 	.word	0x2003611c
 8015a88:	0803cd04 	.word	0x0803cd04
 8015a8c:	08024950 	.word	0x08024950
 8015a90:	0803cd44 	.word	0x0803cd44
 8015a94:	20022284 	.word	0x20022284
 8015a98:	0803cda8 	.word	0x0803cda8
 8015a9c:	0803cddc 	.word	0x0803cddc
 8015aa0:	0803cd4c 	.word	0x0803cd4c
 8015aa4:	0803cd74 	.word	0x0803cd74
 8015aa8:	0803cdc0 	.word	0x0803cdc0
 8015aac:	0803cdf8 	.word	0x0803cdf8
 8015ab0:	20022280 	.word	0x20022280

08015ab4 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8015ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8015ab8:	1ccc      	adds	r4, r1, #3
    newsize = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8015aba:	f642 63e0 	movw	r3, #12000	; 0x2ee0
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8015abe:	f024 0403 	bic.w	r4, r4, #3
 8015ac2:	b2a4      	uxth	r4, r4
 8015ac4:	2c0c      	cmp	r4, #12
 8015ac6:	bf38      	it	cc
 8015ac8:	240c      	movcc	r4, #12
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 8015aca:	3420      	adds	r4, #32
 8015acc:	b2a4      	uxth	r4, r4
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8015ace:	429c      	cmp	r4, r3
 8015ad0:	d87a      	bhi.n	8015bc8 <mem_trim+0x114>
 8015ad2:	42a1      	cmp	r1, r4
 8015ad4:	d878      	bhi.n	8015bc8 <mem_trim+0x114>
    return NULL;
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8015ad6:	4f60      	ldr	r7, [pc, #384]	; (8015c58 <mem_trim+0x1a4>)
 8015ad8:	4605      	mov	r5, r0
 8015ada:	460e      	mov	r6, r1
 8015adc:	683b      	ldr	r3, [r7, #0]
 8015ade:	4283      	cmp	r3, r0
 8015ae0:	d85a      	bhi.n	8015b98 <mem_trim+0xe4>
 8015ae2:	4b5e      	ldr	r3, [pc, #376]	; (8015c5c <mem_trim+0x1a8>)
 8015ae4:	681b      	ldr	r3, [r3, #0]
 8015ae6:	4283      	cmp	r3, r0
 8015ae8:	d956      	bls.n	8015b98 <mem_trim+0xe4>
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 8015aea:	4b5d      	ldr	r3, [pc, #372]	; (8015c60 <mem_trim+0x1ac>)
 8015aec:	4628      	mov	r0, r5
 8015aee:	4a5d      	ldr	r2, [pc, #372]	; (8015c64 <mem_trim+0x1b0>)
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8015af0:	f1a5 0818 	sub.w	r8, r5, #24
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 8015af4:	f835 1c12 	ldrh.w	r1, [r5, #-18]
 8015af8:	f7ff fe58 	bl	80157ac <mem_overflow_check_raw>
  return (mem_size_t)((u8_t *)mem - ram);
 8015afc:	683b      	ldr	r3, [r7, #0]
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8015afe:	f835 2c18 	ldrh.w	r2, [r5, #-24]
  return (mem_size_t)((u8_t *)mem - ram);
 8015b02:	eba8 0803 	sub.w	r8, r8, r3
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8015b06:	f1a2 0928 	sub.w	r9, r2, #40	; 0x28
  return (mem_size_t)((u8_t *)mem - ram);
 8015b0a:	fa1f f888 	uxth.w	r8, r8
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8015b0e:	eba9 0908 	sub.w	r9, r9, r8
 8015b12:	fa1f f989 	uxth.w	r9, r9
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8015b16:	454c      	cmp	r4, r9
 8015b18:	d858      	bhi.n	8015bcc <mem_trim+0x118>
  if (newsize > size) {
    /* not supported */
    return NULL;
  }
  if (newsize == size) {
 8015b1a:	f000 8084 	beq.w	8015c26 <mem_trim+0x172>
  return (struct mem *)(void *)&ram[ptr];
 8015b1e:	eb03 0a02 	add.w	sl, r3, r2

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
  if (mem2->used == 0) {
 8015b22:	f89a 1004 	ldrb.w	r1, [sl, #4]
 8015b26:	2900      	cmp	r1, #0
 8015b28:	d159      	bne.n	8015bde <mem_trim+0x12a>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8015b2a:	f642 61e0 	movw	r1, #12000	; 0x2ee0
 8015b2e:	428a      	cmp	r2, r1
 8015b30:	d07d      	beq.n	8015c2e <mem_trim+0x17a>
    /* remember the old next pointer */
    next = mem2->next;
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8015b32:	f108 0208 	add.w	r2, r8, #8
    if (lfree == mem2) {
 8015b36:	484c      	ldr	r0, [pc, #304]	; (8015c68 <mem_trim+0x1b4>)
    next = mem2->next;
 8015b38:	f8ba 7000 	ldrh.w	r7, [sl]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8015b3c:	4422      	add	r2, r4
    if (lfree == mem2) {
 8015b3e:	f8d0 c000 	ldr.w	ip, [r0]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8015b42:	b292      	uxth	r2, r2
    if (lfree == mem2) {
 8015b44:	45d4      	cmp	ip, sl
 8015b46:	eb03 0102 	add.w	r1, r3, r2
 8015b4a:	d06e      	beq.n	8015c2a <mem_trim+0x176>
      lfree = ptr_to_mem(ptr2);
    }
    mem2 = ptr_to_mem(ptr2);
    mem2->used = 0;
 8015b4c:	f04f 0c00 	mov.w	ip, #0
    /* restore the next pointer */
    mem2->next = next;
 8015b50:	800f      	strh	r7, [r1, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8015b52:	f8a1 8002 	strh.w	r8, [r1, #2]
    /* link mem to it */
    mem->next = ptr2;
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8015b56:	f642 60e0 	movw	r0, #12000	; 0x2ee0
    mem2->used = 0;
 8015b5a:	f881 c004 	strb.w	ip, [r1, #4]
    mem->next = ptr2;
 8015b5e:	f825 2c18 	strh.w	r2, [r5, #-24]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8015b62:	8809      	ldrh	r1, [r1, #0]
 8015b64:	4281      	cmp	r1, r0
 8015b66:	d001      	beq.n	8015b6c <mem_trim+0xb8>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8015b68:	440b      	add	r3, r1
 8015b6a:	805a      	strh	r2, [r3, #2]
    mem2->prev = ptr;
    mem->next = ptr2;
    if (mem2->next != MEM_SIZE_ALIGNED) {
      ptr_to_mem(mem2->next)->prev = ptr2;
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
 8015b6c:	4a3f      	ldr	r2, [pc, #252]	; (8015c6c <mem_trim+0x1b8>)
 8015b6e:	f8b2 30ac 	ldrh.w	r3, [r2, #172]	; 0xac
 8015b72:	441c      	add	r4, r3
 8015b74:	eba4 0909 	sub.w	r9, r4, r9
 8015b78:	f8a2 90ac 	strh.w	r9, [r2, #172]	; 0xac
  mem_overflow_init_raw(p, user_size);
 8015b7c:	4628      	mov	r0, r5
 8015b7e:	4631      	mov	r1, r6
  mem->user_size = user_size;
 8015b80:	f825 6c12 	strh.w	r6, [r5, #-18]
  mem_overflow_init_raw(p, user_size);
 8015b84:	f7ff fe5e 	bl	8015844 <mem_overflow_init_raw>
    -> the remaining space stays unused since it is too small
  } */
#if MEM_OVERFLOW_CHECK
  mem_overflow_init_element(mem, new_size);
#endif
  MEM_SANITY();
 8015b88:	f7ff fd2e 	bl	80155e8 <mem_sanity>
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
 8015b8c:	4b38      	ldr	r3, [pc, #224]	; (8015c70 <mem_trim+0x1bc>)
 8015b8e:	2201      	movs	r2, #1
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 8015b90:	4628      	mov	r0, r5
  mem_free_count = 1;
 8015b92:	701a      	strb	r2, [r3, #0]
}
 8015b94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8015b98:	4b36      	ldr	r3, [pc, #216]	; (8015c74 <mem_trim+0x1c0>)
 8015b9a:	f240 22d2 	movw	r2, #722	; 0x2d2
 8015b9e:	4936      	ldr	r1, [pc, #216]	; (8015c78 <mem_trim+0x1c4>)
 8015ba0:	4836      	ldr	r0, [pc, #216]	; (8015c7c <mem_trim+0x1c8>)
 8015ba2:	f00a feb9 	bl	8020918 <iprintf>
  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8015ba6:	683b      	ldr	r3, [r7, #0]
 8015ba8:	42ab      	cmp	r3, r5
 8015baa:	d908      	bls.n	8015bbe <mem_trim+0x10a>
    MEM_STATS_INC_LOCKED(illegal);
 8015bac:	4a2f      	ldr	r2, [pc, #188]	; (8015c6c <mem_trim+0x1b8>)
    return rmem;
 8015bae:	4628      	mov	r0, r5
    MEM_STATS_INC_LOCKED(illegal);
 8015bb0:	f8b2 30b0 	ldrh.w	r3, [r2, #176]	; 0xb0
 8015bb4:	3301      	adds	r3, #1
 8015bb6:	f8a2 30b0 	strh.w	r3, [r2, #176]	; 0xb0
}
 8015bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8015bbe:	4b27      	ldr	r3, [pc, #156]	; (8015c5c <mem_trim+0x1a8>)
 8015bc0:	681b      	ldr	r3, [r3, #0]
 8015bc2:	429d      	cmp	r5, r3
 8015bc4:	d2f2      	bcs.n	8015bac <mem_trim+0xf8>
 8015bc6:	e790      	b.n	8015aea <mem_trim+0x36>
    return NULL;
 8015bc8:	2000      	movs	r0, #0
 8015bca:	e7f6      	b.n	8015bba <mem_trim+0x106>
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8015bcc:	4b29      	ldr	r3, [pc, #164]	; (8015c74 <mem_trim+0x1c0>)
 8015bce:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 8015bd2:	492b      	ldr	r1, [pc, #172]	; (8015c80 <mem_trim+0x1cc>)
 8015bd4:	4829      	ldr	r0, [pc, #164]	; (8015c7c <mem_trim+0x1c8>)
 8015bd6:	f00a fe9f 	bl	8020918 <iprintf>
    return NULL;
 8015bda:	2000      	movs	r0, #0
 8015bdc:	e7ed      	b.n	8015bba <mem_trim+0x106>
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8015bde:	f104 0114 	add.w	r1, r4, #20
 8015be2:	4549      	cmp	r1, r9
 8015be4:	d8ca      	bhi.n	8015b7c <mem_trim+0xc8>
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8015be6:	f108 0a08 	add.w	sl, r8, #8
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8015bea:	f642 61e0 	movw	r1, #12000	; 0x2ee0
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8015bee:	44a2      	add	sl, r4
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8015bf0:	428a      	cmp	r2, r1
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8015bf2:	fa1f fa8a 	uxth.w	sl, sl
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8015bf6:	d023      	beq.n	8015c40 <mem_trim+0x18c>
    if (mem2 < lfree) {
 8015bf8:	481b      	ldr	r0, [pc, #108]	; (8015c68 <mem_trim+0x1b4>)
  return (struct mem *)(void *)&ram[ptr];
 8015bfa:	eb03 010a 	add.w	r1, r3, sl
    if (mem2 < lfree) {
 8015bfe:	6807      	ldr	r7, [r0, #0]
 8015c00:	428f      	cmp	r7, r1
 8015c02:	d900      	bls.n	8015c06 <mem_trim+0x152>
      lfree = mem2;
 8015c04:	6001      	str	r1, [r0, #0]
    mem2->used = 0;
 8015c06:	2700      	movs	r7, #0
    mem2->next = mem->next;
 8015c08:	800a      	strh	r2, [r1, #0]
    mem2->prev = ptr;
 8015c0a:	f8a1 8002 	strh.w	r8, [r1, #2]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8015c0e:	f642 60e0 	movw	r0, #12000	; 0x2ee0
    mem2->used = 0;
 8015c12:	710f      	strb	r7, [r1, #4]
    mem->next = ptr2;
 8015c14:	f825 ac18 	strh.w	sl, [r5, #-24]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8015c18:	880a      	ldrh	r2, [r1, #0]
 8015c1a:	4282      	cmp	r2, r0
 8015c1c:	d0a6      	beq.n	8015b6c <mem_trim+0xb8>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8015c1e:	4413      	add	r3, r2
 8015c20:	f8a3 a002 	strh.w	sl, [r3, #2]
 8015c24:	e7a2      	b.n	8015b6c <mem_trim+0xb8>
 8015c26:	4628      	mov	r0, r5
 8015c28:	e7c7      	b.n	8015bba <mem_trim+0x106>
      lfree = ptr_to_mem(ptr2);
 8015c2a:	6001      	str	r1, [r0, #0]
 8015c2c:	e78e      	b.n	8015b4c <mem_trim+0x98>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8015c2e:	4b11      	ldr	r3, [pc, #68]	; (8015c74 <mem_trim+0x1c0>)
 8015c30:	f240 22f5 	movw	r2, #757	; 0x2f5
 8015c34:	4913      	ldr	r1, [pc, #76]	; (8015c84 <mem_trim+0x1d0>)
 8015c36:	4811      	ldr	r0, [pc, #68]	; (8015c7c <mem_trim+0x1c8>)
 8015c38:	f00a fe6e 	bl	8020918 <iprintf>
 8015c3c:	683b      	ldr	r3, [r7, #0]
 8015c3e:	e778      	b.n	8015b32 <mem_trim+0x7e>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8015c40:	4b0c      	ldr	r3, [pc, #48]	; (8015c74 <mem_trim+0x1c0>)
 8015c42:	f240 3216 	movw	r2, #790	; 0x316
 8015c46:	490f      	ldr	r1, [pc, #60]	; (8015c84 <mem_trim+0x1d0>)
 8015c48:	480c      	ldr	r0, [pc, #48]	; (8015c7c <mem_trim+0x1c8>)
 8015c4a:	f00a fe65 	bl	8020918 <iprintf>
 8015c4e:	683b      	ldr	r3, [r7, #0]
 8015c50:	f835 2c18 	ldrh.w	r2, [r5, #-24]
 8015c54:	e7d0      	b.n	8015bf8 <mem_trim+0x144>
 8015c56:	bf00      	nop
 8015c58:	2002228c 	.word	0x2002228c
 8015c5c:	20022290 	.word	0x20022290
 8015c60:	08024950 	.word	0x08024950
 8015c64:	0803cd44 	.word	0x0803cd44
 8015c68:	20022280 	.word	0x20022280
 8015c6c:	2003611c 	.word	0x2003611c
 8015c70:	20022284 	.word	0x20022284
 8015c74:	0803cf20 	.word	0x0803cf20
 8015c78:	0803d018 	.word	0x0803d018
 8015c7c:	08026800 	.word	0x08026800
 8015c80:	0803d030 	.word	0x0803d030
 8015c84:	0803d050 	.word	0x0803d050

08015c88 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8015c88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8015c8c:	2800      	cmp	r0, #0
 8015c8e:	f000 80e0 	beq.w	8015e52 <mem_malloc+0x1ca>
    return NULL;
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8015c92:	f100 0a03 	add.w	sl, r0, #3
    size = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8015c96:	f642 64e0 	movw	r4, #12000	; 0x2ee0
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8015c9a:	f02a 0a03 	bic.w	sl, sl, #3
 8015c9e:	fa1f fa8a 	uxth.w	sl, sl
 8015ca2:	f1ba 0f0c 	cmp.w	sl, #12
 8015ca6:	bf38      	it	cc
 8015ca8:	f04f 0a0c 	movcc.w	sl, #12
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 8015cac:	f10a 0720 	add.w	r7, sl, #32
 8015cb0:	b2bf      	uxth	r7, r7
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8015cb2:	42a7      	cmp	r7, r4
 8015cb4:	f200 80cd 	bhi.w	8015e52 <mem_malloc+0x1ca>
 8015cb8:	42b8      	cmp	r0, r7
 8015cba:	bf94      	ite	ls
 8015cbc:	2500      	movls	r5, #0
 8015cbe:	2501      	movhi	r5, #1
 8015cc0:	2d00      	cmp	r5, #0
 8015cc2:	f040 80c6 	bne.w	8015e52 <mem_malloc+0x1ca>
 8015cc6:	4681      	mov	r9, r0
    return NULL;
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8015cc8:	4871      	ldr	r0, [pc, #452]	; (8015e90 <mem_malloc+0x208>)
 8015cca:	f009 fa71 	bl	801f1b0 <sys_mutex_lock>
  return (mem_size_t)((u8_t *)mem - ram);
 8015cce:	4b71      	ldr	r3, [pc, #452]	; (8015e94 <mem_malloc+0x20c>)
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
      mem_free_count = 0;
 8015cd0:	46ae      	mov	lr, r5
 8015cd2:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 8015ec0 <mem_malloc+0x238>
 8015cd6:	eba4 0c07 	sub.w	ip, r4, r7
  return (mem_size_t)((u8_t *)mem - ram);
 8015cda:	6818      	ldr	r0, [r3, #0]
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8015cdc:	f06f 0b07 	mvn.w	fp, #7
      mem_free_count = 0;
 8015ce0:	4d6d      	ldr	r5, [pc, #436]	; (8015e98 <mem_malloc+0x210>)
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8015ce2:	f8d8 6000 	ldr.w	r6, [r8]
  return (mem_size_t)((u8_t *)mem - ram);
 8015ce6:	1a36      	subs	r6, r6, r0
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8015ce8:	b2b3      	uxth	r3, r6
 8015cea:	459c      	cmp	ip, r3
  return (mem_size_t)((u8_t *)mem - ram);
 8015cec:	461e      	mov	r6, r3
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8015cee:	d918      	bls.n	8015d22 <mem_malloc+0x9a>
      mem_free_count = 0;
 8015cf0:	f885 e000 	strb.w	lr, [r5]
  return (struct mem *)(void *)&ram[ptr];
 8015cf4:	18c4      	adds	r4, r0, r3
      if (mem_free_count != 0) {
 8015cf6:	782a      	ldrb	r2, [r5, #0]
 8015cf8:	b132      	cbz	r2, 8015d08 <mem_malloc+0x80>
 8015cfa:	e7f2      	b.n	8015ce2 <mem_malloc+0x5a>
      mem_free_count = 0;
 8015cfc:	f885 e000 	strb.w	lr, [r5]
 8015d00:	461e      	mov	r6, r3
      if (mem_free_count != 0) {
 8015d02:	782a      	ldrb	r2, [r5, #0]
 8015d04:	2a00      	cmp	r2, #0
 8015d06:	d1ec      	bne.n	8015ce2 <mem_malloc+0x5a>
      if ((!mem->used) &&
 8015d08:	7921      	ldrb	r1, [r4, #4]
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8015d0a:	ebab 0303 	sub.w	r3, fp, r3
 8015d0e:	8822      	ldrh	r2, [r4, #0]
      if ((!mem->used) &&
 8015d10:	b911      	cbnz	r1, 8015d18 <mem_malloc+0x90>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8015d12:	4413      	add	r3, r2
      if ((!mem->used) &&
 8015d14:	42bb      	cmp	r3, r7
 8015d16:	d211      	bcs.n	8015d3c <mem_malloc+0xb4>
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8015d18:	4594      	cmp	ip, r2
 8015d1a:	4613      	mov	r3, r2
  return (struct mem *)(void *)&ram[ptr];
 8015d1c:	eb00 0402 	add.w	r4, r0, r2
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8015d20:	d8ec      	bhi.n	8015cfc <mem_malloc+0x74>
    }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
 8015d22:	4a5e      	ldr	r2, [pc, #376]	; (8015e9c <mem_malloc+0x214>)
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8015d24:	2500      	movs	r5, #0
  sys_mutex_unlock(&mem_mutex);
 8015d26:	485a      	ldr	r0, [pc, #360]	; (8015e90 <mem_malloc+0x208>)
  MEM_STATS_INC(err);
 8015d28:	f8b2 30a8 	ldrh.w	r3, [r2, #168]	; 0xa8
 8015d2c:	3301      	adds	r3, #1
 8015d2e:	f8a2 30a8 	strh.w	r3, [r2, #168]	; 0xa8
  sys_mutex_unlock(&mem_mutex);
 8015d32:	f009 fa43 	bl	801f1bc <sys_mutex_unlock>
}
 8015d36:	4628      	mov	r0, r5
 8015d38:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8015d3c:	f107 0114 	add.w	r1, r7, #20
 8015d40:	428b      	cmp	r3, r1
 8015d42:	d258      	bcs.n	8015df6 <mem_malloc+0x16e>
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
 8015d44:	4955      	ldr	r1, [pc, #340]	; (8015e9c <mem_malloc+0x214>)
          mem->used = 1;
 8015d46:	2301      	movs	r3, #1
 8015d48:	7123      	strb	r3, [r4, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
 8015d4a:	f8b1 30ac 	ldrh.w	r3, [r1, #172]	; 0xac
 8015d4e:	f8b1 c0ae 	ldrh.w	ip, [r1, #174]	; 0xae
 8015d52:	4413      	add	r3, r2
 8015d54:	1b9b      	subs	r3, r3, r6
 8015d56:	b29b      	uxth	r3, r3
 8015d58:	459c      	cmp	ip, r3
 8015d5a:	f8a1 30ac 	strh.w	r3, [r1, #172]	; 0xac
 8015d5e:	bf38      	it	cc
 8015d60:	f8a1 30ae 	strhcc.w	r3, [r1, #174]	; 0xae
          while (cur->used && cur != ram_end) {
 8015d64:	4e4e      	ldr	r6, [pc, #312]	; (8015ea0 <mem_malloc+0x218>)
            mem_free_count = 0;
 8015d66:	f04f 0c00 	mov.w	ip, #0
          while (cur->used && cur != ram_end) {
 8015d6a:	6831      	ldr	r1, [r6, #0]
        if (mem == lfree) {
 8015d6c:	f8d8 3000 	ldr.w	r3, [r8]
 8015d70:	42a3      	cmp	r3, r4
 8015d72:	d11b      	bne.n	8015dac <mem_malloc+0x124>
          struct mem *cur = lfree;
 8015d74:	f8d8 3000 	ldr.w	r3, [r8]
          while (cur->used && cur != ram_end) {
 8015d78:	791a      	ldrb	r2, [r3, #4]
 8015d7a:	b94a      	cbnz	r2, 8015d90 <mem_malloc+0x108>
 8015d7c:	e00b      	b.n	8015d96 <mem_malloc+0x10e>
            mem_free_count = 0;
 8015d7e:	f885 c000 	strb.w	ip, [r5]
            if (mem_free_count != 0) {
 8015d82:	782a      	ldrb	r2, [r5, #0]
 8015d84:	2a00      	cmp	r2, #0
 8015d86:	d1f1      	bne.n	8015d6c <mem_malloc+0xe4>
  return (struct mem *)(void *)&ram[ptr];
 8015d88:	881b      	ldrh	r3, [r3, #0]
 8015d8a:	4403      	add	r3, r0
          while (cur->used && cur != ram_end) {
 8015d8c:	791a      	ldrb	r2, [r3, #4]
 8015d8e:	b112      	cbz	r2, 8015d96 <mem_malloc+0x10e>
 8015d90:	4299      	cmp	r1, r3
 8015d92:	d1f4      	bne.n	8015d7e <mem_malloc+0xf6>
 8015d94:	460b      	mov	r3, r1
          lfree = cur;
 8015d96:	f8c8 3000 	str.w	r3, [r8]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8015d9a:	f8d8 3000 	ldr.w	r3, [r8]
 8015d9e:	428b      	cmp	r3, r1
 8015da0:	d004      	beq.n	8015dac <mem_malloc+0x124>
 8015da2:	f8d8 3000 	ldr.w	r3, [r8]
 8015da6:	791b      	ldrb	r3, [r3, #4]
 8015da8:	2b00      	cmp	r3, #0
 8015daa:	d15e      	bne.n	8015e6a <mem_malloc+0x1e2>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8015dac:	3708      	adds	r7, #8
        sys_mutex_unlock(&mem_mutex);
 8015dae:	4838      	ldr	r0, [pc, #224]	; (8015e90 <mem_malloc+0x208>)
 8015db0:	f009 fa04 	bl	801f1bc <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8015db4:	6833      	ldr	r3, [r6, #0]
 8015db6:	4427      	add	r7, r4
 8015db8:	42bb      	cmp	r3, r7
 8015dba:	d34e      	bcc.n	8015e5a <mem_malloc+0x1d2>
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8015dbc:	07a3      	lsls	r3, r4, #30
 8015dbe:	d00d      	beq.n	8015ddc <mem_malloc+0x154>
 8015dc0:	4b38      	ldr	r3, [pc, #224]	; (8015ea4 <mem_malloc+0x21c>)
 8015dc2:	f44f 726f 	mov.w	r2, #956	; 0x3bc
 8015dc6:	4938      	ldr	r1, [pc, #224]	; (8015ea8 <mem_malloc+0x220>)
 8015dc8:	4838      	ldr	r0, [pc, #224]	; (8015eac <mem_malloc+0x224>)
 8015dca:	f00a fda5 	bl	8020918 <iprintf>
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8015dce:	4b35      	ldr	r3, [pc, #212]	; (8015ea4 <mem_malloc+0x21c>)
 8015dd0:	f240 32be 	movw	r2, #958	; 0x3be
 8015dd4:	4936      	ldr	r1, [pc, #216]	; (8015eb0 <mem_malloc+0x228>)
 8015dd6:	4835      	ldr	r0, [pc, #212]	; (8015eac <mem_malloc+0x224>)
 8015dd8:	f00a fd9e 	bl	8020918 <iprintf>
  void *p = (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8015ddc:	f104 0518 	add.w	r5, r4, #24
  mem_overflow_init_raw(p, user_size);
 8015de0:	4649      	mov	r1, r9
  mem->user_size = user_size;
 8015de2:	f8a4 9006 	strh.w	r9, [r4, #6]
  mem_overflow_init_raw(p, user_size);
 8015de6:	4628      	mov	r0, r5
 8015de8:	f7ff fd2c 	bl	8015844 <mem_overflow_init_raw>
        MEM_SANITY();
 8015dec:	f7ff fbfc 	bl	80155e8 <mem_sanity>
}
 8015df0:	4628      	mov	r0, r5
 8015df2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8015df6:	f10a 0a28 	add.w	sl, sl, #40	; 0x28
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8015dfa:	f642 63e0 	movw	r3, #12000	; 0x2ee0
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8015dfe:	44b2      	add	sl, r6
 8015e00:	fa1f fa8a 	uxth.w	sl, sl
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8015e04:	459a      	cmp	sl, r3
 8015e06:	d038      	beq.n	8015e7a <mem_malloc+0x1f2>
  return (struct mem *)(void *)&ram[ptr];
 8015e08:	eb00 030a 	add.w	r3, r0, sl
          mem2->used = 0;
 8015e0c:	2100      	movs	r1, #0
          mem->used = 1;
 8015e0e:	f04f 0c01 	mov.w	ip, #1
          mem2->used = 0;
 8015e12:	7119      	strb	r1, [r3, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 8015e14:	f642 61e0 	movw	r1, #12000	; 0x2ee0
          mem2->next = mem->next;
 8015e18:	f820 200a 	strh.w	r2, [r0, sl]
          mem2->prev = ptr;
 8015e1c:	805e      	strh	r6, [r3, #2]
          mem->next = ptr2;
 8015e1e:	f8a4 a000 	strh.w	sl, [r4]
          mem->used = 1;
 8015e22:	f884 c004 	strb.w	ip, [r4, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 8015e26:	f830 300a 	ldrh.w	r3, [r0, sl]
 8015e2a:	428b      	cmp	r3, r1
 8015e2c:	d002      	beq.n	8015e34 <mem_malloc+0x1ac>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8015e2e:	4403      	add	r3, r0
 8015e30:	f8a3 a002 	strh.w	sl, [r3, #2]
          MEM_STATS_INC_USED(used, (size + SIZEOF_STRUCT_MEM));
 8015e34:	4a19      	ldr	r2, [pc, #100]	; (8015e9c <mem_malloc+0x214>)
 8015e36:	f8b2 30ac 	ldrh.w	r3, [r2, #172]	; 0xac
 8015e3a:	f8b2 10ae 	ldrh.w	r1, [r2, #174]	; 0xae
 8015e3e:	3308      	adds	r3, #8
 8015e40:	443b      	add	r3, r7
 8015e42:	b29b      	uxth	r3, r3
 8015e44:	4299      	cmp	r1, r3
 8015e46:	f8a2 30ac 	strh.w	r3, [r2, #172]	; 0xac
 8015e4a:	d28b      	bcs.n	8015d64 <mem_malloc+0xdc>
 8015e4c:	f8a2 30ae 	strh.w	r3, [r2, #174]	; 0xae
 8015e50:	e788      	b.n	8015d64 <mem_malloc+0xdc>
    return NULL;
 8015e52:	2500      	movs	r5, #0
}
 8015e54:	4628      	mov	r0, r5
 8015e56:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8015e5a:	4b12      	ldr	r3, [pc, #72]	; (8015ea4 <mem_malloc+0x21c>)
 8015e5c:	f240 32ba 	movw	r2, #954	; 0x3ba
 8015e60:	4914      	ldr	r1, [pc, #80]	; (8015eb4 <mem_malloc+0x22c>)
 8015e62:	4812      	ldr	r0, [pc, #72]	; (8015eac <mem_malloc+0x224>)
 8015e64:	f00a fd58 	bl	8020918 <iprintf>
 8015e68:	e7a8      	b.n	8015dbc <mem_malloc+0x134>
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8015e6a:	4b0e      	ldr	r3, [pc, #56]	; (8015ea4 <mem_malloc+0x21c>)
 8015e6c:	f240 32b5 	movw	r2, #949	; 0x3b5
 8015e70:	4911      	ldr	r1, [pc, #68]	; (8015eb8 <mem_malloc+0x230>)
 8015e72:	480e      	ldr	r0, [pc, #56]	; (8015eac <mem_malloc+0x224>)
 8015e74:	f00a fd50 	bl	8020918 <iprintf>
 8015e78:	e798      	b.n	8015dac <mem_malloc+0x124>
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8015e7a:	4b0a      	ldr	r3, [pc, #40]	; (8015ea4 <mem_malloc+0x21c>)
 8015e7c:	f240 3287 	movw	r2, #903	; 0x387
 8015e80:	490e      	ldr	r1, [pc, #56]	; (8015ebc <mem_malloc+0x234>)
 8015e82:	480a      	ldr	r0, [pc, #40]	; (8015eac <mem_malloc+0x224>)
 8015e84:	f00a fd48 	bl	8020918 <iprintf>
 8015e88:	4b02      	ldr	r3, [pc, #8]	; (8015e94 <mem_malloc+0x20c>)
 8015e8a:	8822      	ldrh	r2, [r4, #0]
 8015e8c:	6818      	ldr	r0, [r3, #0]
 8015e8e:	e7bb      	b.n	8015e08 <mem_malloc+0x180>
 8015e90:	20022288 	.word	0x20022288
 8015e94:	2002228c 	.word	0x2002228c
 8015e98:	20022284 	.word	0x20022284
 8015e9c:	2003611c 	.word	0x2003611c
 8015ea0:	20022290 	.word	0x20022290
 8015ea4:	0803cf20 	.word	0x0803cf20
 8015ea8:	0803ce8c 	.word	0x0803ce8c
 8015eac:	08026800 	.word	0x08026800
 8015eb0:	0803cebc 	.word	0x0803cebc
 8015eb4:	0803ce5c 	.word	0x0803ce5c
 8015eb8:	0803ce40 	.word	0x0803ce40
 8015ebc:	0803d050 	.word	0x0803d050
 8015ec0:	20022280 	.word	0x20022280

08015ec4 <memp_overflow_check_all>:
 *
 * @see memp_overflow_check_element for a description of the check
 */
static void
memp_overflow_check_all(void)
{
 8015ec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015ec8:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8015f20 <memp_overflow_check_all+0x5c>
 8015ecc:	2308      	movs	r3, #8
 8015ece:	4d11      	ldr	r5, [pc, #68]	; (8015f14 <memp_overflow_check_all+0x50>)
 8015ed0:	f108 093c 	add.w	r9, r8, #60	; 0x3c
 8015ed4:	4e10      	ldr	r6, [pc, #64]	; (8015f18 <memp_overflow_check_all+0x54>)
  mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 8015ed6:	4f11      	ldr	r7, [pc, #68]	; (8015f1c <memp_overflow_check_all+0x58>)
  struct memp *p;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);

  for (i = 0; i < MEMP_MAX; ++i) {
    p = (struct memp *)LWIP_MEM_ALIGN(memp_pools[i]->base);
 8015ed8:	3503      	adds	r5, #3
 8015eda:	f025 0503 	bic.w	r5, r5, #3
    for (j = 0; j < memp_pools[i]->num; ++j) {
 8015ede:	b183      	cbz	r3, 8015f02 <memp_overflow_check_all+0x3e>
 8015ee0:	8931      	ldrh	r1, [r6, #8]
 8015ee2:	2400      	movs	r4, #0
 8015ee4:	3401      	adds	r4, #1
  mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 8015ee6:	6833      	ldr	r3, [r6, #0]
 8015ee8:	463a      	mov	r2, r7
 8015eea:	f105 001c 	add.w	r0, r5, #28
 8015eee:	f7ff fc5d 	bl	80157ac <mem_overflow_check_raw>
      memp_overflow_check_element(p, memp_pools[i]);
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 8015ef2:	8931      	ldrh	r1, [r6, #8]
    for (j = 0; j < memp_pools[i]->num; ++j) {
 8015ef4:	b2a4      	uxth	r4, r4
 8015ef6:	8973      	ldrh	r3, [r6, #10]
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 8015ef8:	f101 022c 	add.w	r2, r1, #44	; 0x2c
    for (j = 0; j < memp_pools[i]->num; ++j) {
 8015efc:	42a3      	cmp	r3, r4
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 8015efe:	4415      	add	r5, r2
    for (j = 0; j < memp_pools[i]->num; ++j) {
 8015f00:	d8f0      	bhi.n	8015ee4 <memp_overflow_check_all+0x20>
  for (i = 0; i < MEMP_MAX; ++i) {
 8015f02:	45c1      	cmp	r9, r8
 8015f04:	d004      	beq.n	8015f10 <memp_overflow_check_all+0x4c>
 8015f06:	f858 6b04 	ldr.w	r6, [r8], #4
 8015f0a:	68f5      	ldr	r5, [r6, #12]
 8015f0c:	8973      	ldrh	r3, [r6, #10]
 8015f0e:	e7e3      	b.n	8015ed8 <memp_overflow_check_all+0x14>
    }
  }
  SYS_ARCH_UNPROTECT(old_level);
}
 8015f10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015f14:	2002a310 	.word	0x2002a310
 8015f18:	0803d170 	.word	0x0803d170
 8015f1c:	0803d260 	.word	0x0803d260
 8015f20:	0803d26c 	.word	0x0803d26c

08015f24 <do_memp_malloc_pool_fn.isra.3>:

static void *
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
 8015f24:	b570      	push	{r4, r5, r6, lr}
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 8015f26:	680c      	ldr	r4, [r1, #0]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8015f28:	b1e4      	cbz	r4, 8015f64 <do_memp_malloc_pool_fn.isra.3+0x40>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8015f2a:	6826      	ldr	r6, [r4, #0]
 8015f2c:	4605      	mov	r5, r0
#if MEMP_OVERFLOW_CHECK
    memp->next = NULL;
 8015f2e:	2000      	movs	r0, #0
    *desc->tab = memp->next;
 8015f30:	600e      	str	r6, [r1, #0]
    memp->next = NULL;
 8015f32:	6020      	str	r0, [r4, #0]
#endif /* MEMP_OVERFLOW_CHECK */
#endif /* !MEMP_MEM_MALLOC */
#if MEMP_OVERFLOW_CHECK
    memp->file = file;
    memp->line = line;
 8015f34:	e9c4 2301 	strd	r2, r3, [r4, #4]
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8015f38:	07a3      	lsls	r3, r4, #30
 8015f3a:	d10b      	bne.n	8015f54 <do_memp_malloc_pool_fn.isra.3+0x30>
                ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
#if MEMP_STATS
    desc->stats->used++;
 8015f3c:	682a      	ldr	r2, [r5, #0]
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8015f3e:	f104 001c 	add.w	r0, r4, #28
    desc->stats->used++;
 8015f42:	8893      	ldrh	r3, [r2, #4]
    if (desc->stats->used > desc->stats->max) {
 8015f44:	88d1      	ldrh	r1, [r2, #6]
    desc->stats->used++;
 8015f46:	3301      	adds	r3, #1
 8015f48:	b29b      	uxth	r3, r3
    if (desc->stats->used > desc->stats->max) {
 8015f4a:	4299      	cmp	r1, r3
    desc->stats->used++;
 8015f4c:	8093      	strh	r3, [r2, #4]
      desc->stats->max = desc->stats->used;
 8015f4e:	bf38      	it	cc
 8015f50:	80d3      	strhcc	r3, [r2, #6]
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
}
 8015f52:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8015f54:	4b06      	ldr	r3, [pc, #24]	; (8015f70 <do_memp_malloc_pool_fn.isra.3+0x4c>)
 8015f56:	f240 1219 	movw	r2, #281	; 0x119
 8015f5a:	4906      	ldr	r1, [pc, #24]	; (8015f74 <do_memp_malloc_pool_fn.isra.3+0x50>)
 8015f5c:	4806      	ldr	r0, [pc, #24]	; (8015f78 <do_memp_malloc_pool_fn.isra.3+0x54>)
 8015f5e:	f00a fcdb 	bl	8020918 <iprintf>
 8015f62:	e7eb      	b.n	8015f3c <do_memp_malloc_pool_fn.isra.3+0x18>
    desc->stats->err++;
 8015f64:	6802      	ldr	r2, [r0, #0]
 8015f66:	4620      	mov	r0, r4
 8015f68:	8813      	ldrh	r3, [r2, #0]
 8015f6a:	3301      	adds	r3, #1
 8015f6c:	8013      	strh	r3, [r2, #0]
}
 8015f6e:	bd70      	pop	{r4, r5, r6, pc}
 8015f70:	0803d090 	.word	0x0803d090
 8015f74:	0803d0c0 	.word	0x0803d0c0
 8015f78:	08026800 	.word	0x08026800

08015f7c <do_memp_free_pool.isra.5>:
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8015f7c:	0793      	lsls	r3, r2, #30
do_memp_free_pool(const struct memp_desc *desc, void *mem)
 8015f7e:	b570      	push	{r4, r5, r6, lr}
 8015f80:	4614      	mov	r4, r2
 8015f82:	4606      	mov	r6, r0
 8015f84:	460d      	mov	r5, r1
  LWIP_ASSERT("memp_free: mem properly aligned",
 8015f86:	d122      	bne.n	8015fce <do_memp_free_pool.isra.5+0x52>
#if MEMP_OVERFLOW_CHECK == 1
  memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

#if MEMP_STATS
  desc->stats->used--;
 8015f88:	6830      	ldr	r0, [r6, #0]
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8015f8a:	f1a4 021c 	sub.w	r2, r4, #28
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8015f8e:	6829      	ldr	r1, [r5, #0]
  desc->stats->used--;
 8015f90:	8883      	ldrh	r3, [r0, #4]
  memp->next = *desc->tab;
 8015f92:	680d      	ldr	r5, [r1, #0]
  desc->stats->used--;
 8015f94:	3b01      	subs	r3, #1
 8015f96:	8083      	strh	r3, [r0, #4]
  memp->next = *desc->tab;
 8015f98:	f844 5c1c 	str.w	r5, [r4, #-28]
  *desc->tab = memp;
 8015f9c:	600a      	str	r2, [r1, #0]
  if (t != NULL) {
 8015f9e:	b162      	cbz	r2, 8015fba <do_memp_free_pool.isra.5+0x3e>
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 8015fa0:	f854 3c1c 	ldr.w	r3, [r4, #-28]
 8015fa4:	b14a      	cbz	r2, 8015fba <do_memp_free_pool.isra.5+0x3e>
 8015fa6:	b143      	cbz	r3, 8015fba <do_memp_free_pool.isra.5+0x3e>
      if (t == h) {
 8015fa8:	429a      	cmp	r2, r3
 8015faa:	d007      	beq.n	8015fbc <do_memp_free_pool.isra.5+0x40>
         h = ((h->next != NULL) ? h->next->next : NULL)) {
 8015fac:	681b      	ldr	r3, [r3, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 8015fae:	6812      	ldr	r2, [r2, #0]
         h = ((h->next != NULL) ? h->next->next : NULL)) {
 8015fb0:	2b00      	cmp	r3, #0
 8015fb2:	d0f7      	beq.n	8015fa4 <do_memp_free_pool.isra.5+0x28>
 8015fb4:	681b      	ldr	r3, [r3, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 8015fb6:	2a00      	cmp	r2, #0
 8015fb8:	d1f5      	bne.n	8015fa6 <do_memp_free_pool.isra.5+0x2a>
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 8015fba:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
 8015fbc:	4b08      	ldr	r3, [pc, #32]	; (8015fe0 <do_memp_free_pool.isra.5+0x64>)
 8015fbe:	f240 1285 	movw	r2, #389	; 0x185
 8015fc2:	4908      	ldr	r1, [pc, #32]	; (8015fe4 <do_memp_free_pool.isra.5+0x68>)
 8015fc4:	4808      	ldr	r0, [pc, #32]	; (8015fe8 <do_memp_free_pool.isra.5+0x6c>)
}
 8015fc6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
 8015fca:	f00a bca5 	b.w	8020918 <iprintf>
  LWIP_ASSERT("memp_free: mem properly aligned",
 8015fce:	4b04      	ldr	r3, [pc, #16]	; (8015fe0 <do_memp_free_pool.isra.5+0x64>)
 8015fd0:	f240 126d 	movw	r2, #365	; 0x16d
 8015fd4:	4905      	ldr	r1, [pc, #20]	; (8015fec <do_memp_free_pool.isra.5+0x70>)
 8015fd6:	4804      	ldr	r0, [pc, #16]	; (8015fe8 <do_memp_free_pool.isra.5+0x6c>)
 8015fd8:	f00a fc9e 	bl	8020918 <iprintf>
 8015fdc:	e7d4      	b.n	8015f88 <do_memp_free_pool.isra.5+0xc>
 8015fde:	bf00      	nop
 8015fe0:	0803d090 	.word	0x0803d090
 8015fe4:	0803d084 	.word	0x0803d084
 8015fe8:	08026800 	.word	0x08026800
 8015fec:	0803d064 	.word	0x0803d064

08015ff0 <memp_init_pool>:
{
 8015ff0:	b570      	push	{r4, r5, r6, lr}
  *desc->tab = NULL;
 8015ff2:	2200      	movs	r2, #0
{
 8015ff4:	4605      	mov	r5, r0
  *desc->tab = NULL;
 8015ff6:	e9d0 4303 	ldrd	r4, r3, [r0, #12]
  for (i = 0; i < desc->num; ++i) {
 8015ffa:	8940      	ldrh	r0, [r0, #10]
  *desc->tab = NULL;
 8015ffc:	601a      	str	r2, [r3, #0]
  for (i = 0; i < desc->num; ++i) {
 8015ffe:	b1a8      	cbz	r0, 801602c <memp_init_pool+0x3c>
 8016000:	3403      	adds	r4, #3
 8016002:	8929      	ldrh	r1, [r5, #8]
 8016004:	4616      	mov	r6, r2
 8016006:	f024 0403 	bic.w	r4, r4, #3
 801600a:	e001      	b.n	8016010 <memp_init_pool+0x20>
 801600c:	692b      	ldr	r3, [r5, #16]
 801600e:	681a      	ldr	r2, [r3, #0]
    memp->next = *desc->tab;
 8016010:	6022      	str	r2, [r4, #0]
  mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 8016012:	f104 001c 	add.w	r0, r4, #28
    *desc->tab = memp;
 8016016:	601c      	str	r4, [r3, #0]
  for (i = 0; i < desc->num; ++i) {
 8016018:	3601      	adds	r6, #1
  mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 801601a:	f7ff fc13 	bl	8015844 <mem_overflow_init_raw>
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 801601e:	8929      	ldrh	r1, [r5, #8]
  for (i = 0; i < desc->num; ++i) {
 8016020:	8968      	ldrh	r0, [r5, #10]
                                   + MEM_SANITY_REGION_AFTER_ALIGNED
 8016022:	f101 032c 	add.w	r3, r1, #44	; 0x2c
  for (i = 0; i < desc->num; ++i) {
 8016026:	42b0      	cmp	r0, r6
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8016028:	441c      	add	r4, r3
  for (i = 0; i < desc->num; ++i) {
 801602a:	dcef      	bgt.n	801600c <memp_init_pool+0x1c>
  desc->stats->avail = desc->num;
 801602c:	686b      	ldr	r3, [r5, #4]
 801602e:	8058      	strh	r0, [r3, #2]
}
 8016030:	bd70      	pop	{r4, r5, r6, pc}
 8016032:	bf00      	nop

08016034 <memp_init>:
{
 8016034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016036:	4c0a      	ldr	r4, [pc, #40]	; (8016060 <memp_init+0x2c>)
 8016038:	4e0a      	ldr	r6, [pc, #40]	; (8016064 <memp_init+0x30>)
 801603a:	f104 0740 	add.w	r7, r4, #64	; 0x40
 801603e:	4d0a      	ldr	r5, [pc, #40]	; (8016068 <memp_init+0x34>)
 8016040:	e001      	b.n	8016046 <memp_init+0x12>
 8016042:	f856 5b04 	ldr.w	r5, [r6], #4
    memp_init_pool(memp_pools[i]);
 8016046:	4628      	mov	r0, r5
 8016048:	f7ff ffd2 	bl	8015ff0 <memp_init_pool>
    lwip_stats.memp[i] = memp_pools[i]->stats;
 801604c:	686b      	ldr	r3, [r5, #4]
 801604e:	f844 3b04 	str.w	r3, [r4], #4
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8016052:	42bc      	cmp	r4, r7
 8016054:	d1f5      	bne.n	8016042 <memp_init+0xe>
}
 8016056:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  memp_overflow_check_all();
 801605a:	f7ff bf33 	b.w	8015ec4 <memp_overflow_check_all>
 801605e:	bf00      	nop
 8016060:	200361d0 	.word	0x200361d0
 8016064:	0803d26c 	.word	0x0803d26c
 8016068:	0803d170 	.word	0x0803d170

0801606c <memp_malloc_fn>:
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801606c:	280f      	cmp	r0, #15
{
 801606e:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8016070:	d80f      	bhi.n	8016092 <memp_malloc_fn+0x26>
 8016072:	460d      	mov	r5, r1
 8016074:	4616      	mov	r6, r2
 8016076:	4604      	mov	r4, r0
  memp_overflow_check_all();
 8016078:	f7ff ff24 	bl	8015ec4 <memp_overflow_check_all>
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
 801607c:	4909      	ldr	r1, [pc, #36]	; (80160a4 <memp_malloc_fn+0x38>)
 801607e:	4633      	mov	r3, r6
 8016080:	462a      	mov	r2, r5
 8016082:	f851 0024 	ldr.w	r0, [r1, r4, lsl #2]
}
 8016086:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
 801608a:	6901      	ldr	r1, [r0, #16]
 801608c:	3004      	adds	r0, #4
 801608e:	f7ff bf49 	b.w	8015f24 <do_memp_malloc_pool_fn.isra.3>
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8016092:	4b05      	ldr	r3, [pc, #20]	; (80160a8 <memp_malloc_fn+0x3c>)
 8016094:	f240 1257 	movw	r2, #343	; 0x157
 8016098:	4904      	ldr	r1, [pc, #16]	; (80160ac <memp_malloc_fn+0x40>)
 801609a:	4805      	ldr	r0, [pc, #20]	; (80160b0 <memp_malloc_fn+0x44>)
 801609c:	f00a fc3c 	bl	8020918 <iprintf>
}
 80160a0:	2000      	movs	r0, #0
 80160a2:	bd70      	pop	{r4, r5, r6, pc}
 80160a4:	0803d268 	.word	0x0803d268
 80160a8:	0803d090 	.word	0x0803d090
 80160ac:	0803d240 	.word	0x0803d240
 80160b0:	08026800 	.word	0x08026800

080160b4 <memp_free>:
{
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 80160b4:	280f      	cmp	r0, #15
 80160b6:	d811      	bhi.n	80160dc <memp_free+0x28>

  if (mem == NULL) {
 80160b8:	b179      	cbz	r1, 80160da <memp_free+0x26>
{
 80160ba:	b570      	push	{r4, r5, r6, lr}
 80160bc:	460d      	mov	r5, r1
 80160be:	4604      	mov	r4, r0
    return;
  }

#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
 80160c0:	f7ff ff00 	bl	8015ec4 <memp_overflow_check_all>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80160c4:	4b09      	ldr	r3, [pc, #36]	; (80160ec <memp_free+0x38>)
 80160c6:	462a      	mov	r2, r5
 80160c8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80160cc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  do_memp_free_pool(memp_pools[type], mem);
 80160d0:	f100 0110 	add.w	r1, r0, #16
 80160d4:	3004      	adds	r0, #4
 80160d6:	f7ff bf51 	b.w	8015f7c <do_memp_free_pool.isra.5>
 80160da:	4770      	bx	lr
  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 80160dc:	4b04      	ldr	r3, [pc, #16]	; (80160f0 <memp_free+0x3c>)
 80160de:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 80160e2:	4904      	ldr	r1, [pc, #16]	; (80160f4 <memp_free+0x40>)
 80160e4:	4804      	ldr	r0, [pc, #16]	; (80160f8 <memp_free+0x44>)
 80160e6:	f00a bc17 	b.w	8020918 <iprintf>
 80160ea:	bf00      	nop
 80160ec:	0803d268 	.word	0x0803d268
 80160f0:	0803d090 	.word	0x0803d090
 80160f4:	0803d224 	.word	0x0803d224
 80160f8:	08026800 	.word	0x08026800

080160fc <netif_null_output_ip4>:
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
}
 80160fc:	f06f 000b 	mvn.w	r0, #11
 8016100:	4770      	bx	lr
 8016102:	bf00      	nop

08016104 <netif_issue_reports>:
{
 8016104:	b538      	push	{r3, r4, r5, lr}
 8016106:	460d      	mov	r5, r1
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8016108:	4604      	mov	r4, r0
 801610a:	b198      	cbz	r0, 8016134 <netif_issue_reports+0x30>
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 801610c:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8016110:	f003 0205 	and.w	r2, r3, #5
 8016114:	2a05      	cmp	r2, #5
 8016116:	d000      	beq.n	801611a <netif_issue_reports+0x16>
}
 8016118:	bd38      	pop	{r3, r4, r5, pc}
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801611a:	07ea      	lsls	r2, r5, #31
 801611c:	d5fc      	bpl.n	8016118 <netif_issue_reports+0x14>
 801611e:	6862      	ldr	r2, [r4, #4]
 8016120:	2a00      	cmp	r2, #0
 8016122:	d0f9      	beq.n	8016118 <netif_issue_reports+0x14>
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8016124:	071b      	lsls	r3, r3, #28
 8016126:	d5f7      	bpl.n	8016118 <netif_issue_reports+0x14>
      etharp_gratuitous(netif);
 8016128:	1d21      	adds	r1, r4, #4
 801612a:	4620      	mov	r0, r4
}
 801612c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      etharp_gratuitous(netif);
 8016130:	f007 bdd6 	b.w	801dce0 <etharp_request>
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8016134:	4b03      	ldr	r3, [pc, #12]	; (8016144 <netif_issue_reports+0x40>)
 8016136:	f240 326d 	movw	r2, #877	; 0x36d
 801613a:	4903      	ldr	r1, [pc, #12]	; (8016148 <netif_issue_reports+0x44>)
 801613c:	4803      	ldr	r0, [pc, #12]	; (801614c <netif_issue_reports+0x48>)
 801613e:	f00a fbeb 	bl	8020918 <iprintf>
 8016142:	e7e3      	b.n	801610c <netif_issue_reports+0x8>
 8016144:	0803d3f0 	.word	0x0803d3f0
 8016148:	0803d424 	.word	0x0803d424
 801614c:	08026800 	.word	0x08026800

08016150 <netif_do_set_ipaddr>:
{
 8016150:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016152:	4604      	mov	r4, r0
 8016154:	b083      	sub	sp, #12
 8016156:	4617      	mov	r7, r2
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8016158:	460d      	mov	r5, r1
 801615a:	b319      	cbz	r1, 80161a4 <netif_do_set_ipaddr+0x54>
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 801615c:	6863      	ldr	r3, [r4, #4]
 801615e:	682a      	ldr	r2, [r5, #0]
 8016160:	429a      	cmp	r2, r3
 8016162:	d01c      	beq.n	801619e <netif_do_set_ipaddr+0x4e>
    *ip_2_ip4(&new_addr) = *ipaddr;
 8016164:	ae02      	add	r6, sp, #8
    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8016166:	603b      	str	r3, [r7, #0]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8016168:	4638      	mov	r0, r7
    *ip_2_ip4(&new_addr) = *ipaddr;
 801616a:	f846 2d04 	str.w	r2, [r6, #-4]!
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 801616e:	4631      	mov	r1, r6
 8016170:	f002 f928 	bl	80183c4 <tcp_netif_ip_addr_changed>
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8016174:	4631      	mov	r1, r6
 8016176:	4638      	mov	r0, r7
 8016178:	f005 fdd2 	bl	801bd20 <udp_netif_ip_addr_changed>
  raw_netif_ip_addr_changed(old_addr, new_addr);
 801617c:	4631      	mov	r1, r6
 801617e:	4638      	mov	r0, r7
 8016180:	f000 feae 	bl	8016ee0 <raw_netif_ip_addr_changed>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8016184:	682b      	ldr	r3, [r5, #0]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8016186:	2101      	movs	r1, #1
 8016188:	4620      	mov	r0, r4
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801618a:	6063      	str	r3, [r4, #4]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 801618c:	f7ff ffba 	bl	8016104 <netif_issue_reports>
    NETIF_STATUS_CALLBACK(netif);
 8016190:	69e3      	ldr	r3, [r4, #28]
 8016192:	b10b      	cbz	r3, 8016198 <netif_do_set_ipaddr+0x48>
 8016194:	4620      	mov	r0, r4
 8016196:	4798      	blx	r3
    return 1; /* address changed */
 8016198:	2001      	movs	r0, #1
}
 801619a:	b003      	add	sp, #12
 801619c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return 0; /* address unchanged */
 801619e:	2000      	movs	r0, #0
}
 80161a0:	b003      	add	sp, #12
 80161a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80161a4:	4b03      	ldr	r3, [pc, #12]	; (80161b4 <netif_do_set_ipaddr+0x64>)
 80161a6:	f240 12cb 	movw	r2, #459	; 0x1cb
 80161aa:	4903      	ldr	r1, [pc, #12]	; (80161b8 <netif_do_set_ipaddr+0x68>)
 80161ac:	4803      	ldr	r0, [pc, #12]	; (80161bc <netif_do_set_ipaddr+0x6c>)
 80161ae:	f00a fbb3 	bl	8020918 <iprintf>
 80161b2:	e7d3      	b.n	801615c <netif_do_set_ipaddr+0xc>
 80161b4:	0803d3f0 	.word	0x0803d3f0
 80161b8:	0803d3e0 	.word	0x0803d3e0
 80161bc:	08026800 	.word	0x08026800

080161c0 <netif_init>:
}
 80161c0:	4770      	bx	lr
 80161c2:	bf00      	nop

080161c4 <netif_set_addr>:
{
 80161c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    ipaddr = IP4_ADDR_ANY4;
 80161c6:	4c14      	ldr	r4, [pc, #80]	; (8016218 <netif_set_addr+0x54>)
{
 80161c8:	b083      	sub	sp, #12
 80161ca:	4605      	mov	r5, r0
    ipaddr = IP4_ADDR_ANY4;
 80161cc:	2900      	cmp	r1, #0
 80161ce:	bf14      	ite	ne
 80161d0:	460e      	movne	r6, r1
 80161d2:	4626      	moveq	r6, r4
    netmask = IP4_ADDR_ANY4;
 80161d4:	2a00      	cmp	r2, #0
 80161d6:	bf14      	ite	ne
 80161d8:	4617      	movne	r7, r2
 80161da:	4627      	moveq	r7, r4
    gw = IP4_ADDR_ANY4;
 80161dc:	2b00      	cmp	r3, #0
 80161de:	bf18      	it	ne
 80161e0:	461c      	movne	r4, r3
  remove = ip4_addr_isany(ipaddr);
 80161e2:	6833      	ldr	r3, [r6, #0]
 80161e4:	b193      	cbz	r3, 801620c <netif_set_addr+0x48>
 80161e6:	2200      	movs	r2, #0
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 80161e8:	683b      	ldr	r3, [r7, #0]
 80161ea:	68a9      	ldr	r1, [r5, #8]
 80161ec:	428b      	cmp	r3, r1
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 80161ee:	68e9      	ldr	r1, [r5, #12]
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 80161f0:	bf18      	it	ne
 80161f2:	60ab      	strne	r3, [r5, #8]
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 80161f4:	6823      	ldr	r3, [r4, #0]
 80161f6:	428b      	cmp	r3, r1
    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80161f8:	bf18      	it	ne
 80161fa:	60eb      	strne	r3, [r5, #12]
  if (!remove) {
 80161fc:	b922      	cbnz	r2, 8016208 <netif_set_addr+0x44>
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80161fe:	4631      	mov	r1, r6
 8016200:	4628      	mov	r0, r5
 8016202:	aa01      	add	r2, sp, #4
 8016204:	f7ff ffa4 	bl	8016150 <netif_do_set_ipaddr>
}
 8016208:	b003      	add	sp, #12
 801620a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 801620c:	aa01      	add	r2, sp, #4
 801620e:	4631      	mov	r1, r6
 8016210:	f7ff ff9e 	bl	8016150 <netif_do_set_ipaddr>
 8016214:	2201      	movs	r2, #1
 8016216:	e7e7      	b.n	80161e8 <netif_set_addr+0x24>
 8016218:	0803f4f0 	.word	0x0803f4f0

0801621c <netif_add>:
{
 801621c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016220:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8016222:	4606      	mov	r6, r0
 8016224:	2800      	cmp	r0, #0
 8016226:	f000 8087 	beq.w	8016338 <netif_add+0x11c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 801622a:	2f00      	cmp	r7, #0
 801622c:	d07b      	beq.n	8016326 <netif_add+0x10a>
 801622e:	4688      	mov	r8, r1
  netif->num = netif_num;
 8016230:	f8df b130 	ldr.w	fp, [pc, #304]	; 8016364 <netif_add+0x148>
  netif->state = state;
 8016234:	990a      	ldr	r1, [sp, #40]	; 0x28
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8016236:	2400      	movs	r4, #0
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8016238:	4d44      	ldr	r5, [pc, #272]	; (801634c <netif_add+0x130>)
  netif->state = state;
 801623a:	6241      	str	r1, [r0, #36]	; 0x24
  netif->num = netif_num;
 801623c:	f89b e000 	ldrb.w	lr, [fp]
  netif_set_addr(netif, ipaddr, netmask, gw);
 8016240:	42a3      	cmp	r3, r4
 8016242:	bf08      	it	eq
 8016244:	462b      	moveq	r3, r5
  netif->input = input;
 8016246:	990c      	ldr	r1, [sp, #48]	; 0x30
  netif_set_addr(netif, ipaddr, netmask, gw);
 8016248:	42a2      	cmp	r2, r4
 801624a:	bf08      	it	eq
 801624c:	462a      	moveq	r2, r5
  netif->output = netif_null_output_ip4;
 801624e:	f8df c118 	ldr.w	ip, [pc, #280]	; 8016368 <netif_add+0x14c>
  netif->input = input;
 8016252:	6101      	str	r1, [r0, #16]
  netif_set_addr(netif, ipaddr, netmask, gw);
 8016254:	45a0      	cmp	r8, r4
 8016256:	bf14      	ite	ne
 8016258:	4641      	movne	r1, r8
 801625a:	4629      	moveq	r1, r5
  netif->num = netif_num;
 801625c:	f880 e038 	strb.w	lr, [r0, #56]	; 0x38
  ip_addr_set_zero_ip4(&netif->gw);
 8016260:	60c4      	str	r4, [r0, #12]
  netif->mtu = 0;
 8016262:	8584      	strh	r4, [r0, #44]	; 0x2c
  netif->flags = 0;
 8016264:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  memset(netif->client_data, 0, sizeof(netif->client_data));
 8016268:	6284      	str	r4, [r0, #40]	; 0x28
  netif->output = netif_null_output_ip4;
 801626a:	f8c0 c014 	str.w	ip, [r0, #20]
  ip_addr_set_zero_ip4(&netif->netmask);
 801626e:	e9c0 4401 	strd	r4, r4, [r0, #4]
  netif->link_callback = NULL;
 8016272:	e9c0 4407 	strd	r4, r4, [r0, #28]
  netif_set_addr(netif, ipaddr, netmask, gw);
 8016276:	f7ff ffa5 	bl	80161c4 <netif_set_addr>
  if (init(netif) != ERR_OK) {
 801627a:	4630      	mov	r0, r6
 801627c:	47b8      	blx	r7
 801627e:	2800      	cmp	r0, #0
 8016280:	d14f      	bne.n	8016322 <netif_add+0x106>
 8016282:	f896 3038 	ldrb.w	r3, [r6, #56]	; 0x38
 8016286:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 801636c <netif_add+0x150>
        LWIP_ASSERT("netif already added", netif2 != netif);
 801628a:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 8016358 <netif_add+0x13c>
 801628e:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 8016370 <netif_add+0x154>
 8016292:	4f2f      	ldr	r7, [pc, #188]	; (8016350 <netif_add+0x134>)
      if (netif->num == 255) {
 8016294:	2bff      	cmp	r3, #255	; 0xff
 8016296:	d102      	bne.n	801629e <netif_add+0x82>
        netif->num = 0;
 8016298:	2300      	movs	r3, #0
 801629a:	f886 3038 	strb.w	r3, [r6, #56]	; 0x38
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801629e:	f8d9 4000 	ldr.w	r4, [r9]
 80162a2:	b3b4      	cbz	r4, 8016312 <netif_add+0xf6>
      num_netifs = 0;
 80162a4:	2500      	movs	r5, #0
 80162a6:	e007      	b.n	80162b8 <netif_add+0x9c>
        if (netif2->num == netif->num) {
 80162a8:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 80162ac:	f896 2038 	ldrb.w	r2, [r6, #56]	; 0x38
 80162b0:	4293      	cmp	r3, r2
 80162b2:	d014      	beq.n	80162de <netif_add+0xc2>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80162b4:	6824      	ldr	r4, [r4, #0]
 80162b6:	b1fc      	cbz	r4, 80162f8 <netif_add+0xdc>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80162b8:	42a6      	cmp	r6, r4
        num_netifs++;
 80162ba:	f105 0501 	add.w	r5, r5, #1
        LWIP_ASSERT("netif already added", netif2 != netif);
 80162be:	d013      	beq.n	80162e8 <netif_add+0xcc>
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80162c0:	2dff      	cmp	r5, #255	; 0xff
 80162c2:	ddf1      	ble.n	80162a8 <netif_add+0x8c>
 80162c4:	4643      	mov	r3, r8
 80162c6:	f240 128d 	movw	r2, #397	; 0x18d
 80162ca:	4922      	ldr	r1, [pc, #136]	; (8016354 <netif_add+0x138>)
 80162cc:	4638      	mov	r0, r7
 80162ce:	f00a fb23 	bl	8020918 <iprintf>
        if (netif2->num == netif->num) {
 80162d2:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 80162d6:	f896 2038 	ldrb.w	r2, [r6, #56]	; 0x38
 80162da:	4293      	cmp	r3, r2
 80162dc:	d1ea      	bne.n	80162b4 <netif_add+0x98>
          netif->num++;
 80162de:	3301      	adds	r3, #1
 80162e0:	b2db      	uxtb	r3, r3
 80162e2:	f886 3038 	strb.w	r3, [r6, #56]	; 0x38
 80162e6:	e7d5      	b.n	8016294 <netif_add+0x78>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80162e8:	4643      	mov	r3, r8
 80162ea:	f240 128b 	movw	r2, #395	; 0x18b
 80162ee:	4651      	mov	r1, sl
 80162f0:	4638      	mov	r0, r7
 80162f2:	f00a fb11 	bl	8020918 <iprintf>
 80162f6:	e7e3      	b.n	80162c0 <netif_add+0xa4>
  if (netif->num == 254) {
 80162f8:	2afe      	cmp	r2, #254	; 0xfe
 80162fa:	f8d9 4000 	ldr.w	r4, [r9]
 80162fe:	d00c      	beq.n	801631a <netif_add+0xfe>
    netif_num = (u8_t)(netif->num + 1);
 8016300:	3201      	adds	r2, #1
 8016302:	f88b 2000 	strb.w	r2, [fp]
  return netif;
 8016306:	4630      	mov	r0, r6
  netif->next = netif_list;
 8016308:	6034      	str	r4, [r6, #0]
  netif_list = netif;
 801630a:	f8c9 6000 	str.w	r6, [r9]
}
 801630e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016312:	f896 2038 	ldrb.w	r2, [r6, #56]	; 0x38
  if (netif->num == 254) {
 8016316:	2afe      	cmp	r2, #254	; 0xfe
 8016318:	d1f2      	bne.n	8016300 <netif_add+0xe4>
    netif_num = 0;
 801631a:	2300      	movs	r3, #0
 801631c:	f88b 3000 	strb.w	r3, [fp]
 8016320:	e7f1      	b.n	8016306 <netif_add+0xea>
    return NULL;
 8016322:	4620      	mov	r0, r4
 8016324:	e7f3      	b.n	801630e <netif_add+0xf2>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8016326:	4b0c      	ldr	r3, [pc, #48]	; (8016358 <netif_add+0x13c>)
 8016328:	f44f 7294 	mov.w	r2, #296	; 0x128
 801632c:	490b      	ldr	r1, [pc, #44]	; (801635c <netif_add+0x140>)
 801632e:	4808      	ldr	r0, [pc, #32]	; (8016350 <netif_add+0x134>)
 8016330:	f00a faf2 	bl	8020918 <iprintf>
 8016334:	4638      	mov	r0, r7
 8016336:	e7ea      	b.n	801630e <netif_add+0xf2>
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8016338:	4b07      	ldr	r3, [pc, #28]	; (8016358 <netif_add+0x13c>)
 801633a:	f240 1227 	movw	r2, #295	; 0x127
 801633e:	4908      	ldr	r1, [pc, #32]	; (8016360 <netif_add+0x144>)
 8016340:	4803      	ldr	r0, [pc, #12]	; (8016350 <netif_add+0x134>)
 8016342:	f00a fae9 	bl	8020918 <iprintf>
 8016346:	4630      	mov	r0, r6
 8016348:	e7e1      	b.n	801630e <netif_add+0xf2>
 801634a:	bf00      	nop
 801634c:	0803f4f0 	.word	0x0803f4f0
 8016350:	08026800 	.word	0x08026800
 8016354:	0803d3b0 	.word	0x0803d3b0
 8016358:	0803d3f0 	.word	0x0803d3f0
 801635c:	0803d378 	.word	0x0803d378
 8016360:	0803d35c 	.word	0x0803d35c
 8016364:	20022394 	.word	0x20022394
 8016368:	080160fd 	.word	0x080160fd
 801636c:	20036110 	.word	0x20036110
 8016370:	0803d39c 	.word	0x0803d39c

08016374 <netif_set_default>:
  netif_default = netif;
 8016374:	4b01      	ldr	r3, [pc, #4]	; (801637c <netif_set_default+0x8>)
 8016376:	6018      	str	r0, [r3, #0]
}
 8016378:	4770      	bx	lr
 801637a:	bf00      	nop
 801637c:	20036114 	.word	0x20036114

08016380 <netif_set_up>:
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8016380:	b198      	cbz	r0, 80163aa <netif_set_up+0x2a>
{
 8016382:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_UP)) {
 8016384:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8016388:	4604      	mov	r4, r0
 801638a:	07d3      	lsls	r3, r2, #31
 801638c:	d40c      	bmi.n	80163a8 <netif_set_up+0x28>
    netif_set_flags(netif, NETIF_FLAG_UP);
 801638e:	f042 0201 	orr.w	r2, r2, #1
    NETIF_STATUS_CALLBACK(netif);
 8016392:	69c3      	ldr	r3, [r0, #28]
    netif_set_flags(netif, NETIF_FLAG_UP);
 8016394:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    NETIF_STATUS_CALLBACK(netif);
 8016398:	b103      	cbz	r3, 801639c <netif_set_up+0x1c>
 801639a:	4798      	blx	r3
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801639c:	4620      	mov	r0, r4
 801639e:	2103      	movs	r1, #3
}
 80163a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80163a4:	f7ff beae 	b.w	8016104 <netif_issue_reports>
}
 80163a8:	bd10      	pop	{r4, pc}
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 80163aa:	4b03      	ldr	r3, [pc, #12]	; (80163b8 <netif_set_up+0x38>)
 80163ac:	f44f 7254 	mov.w	r2, #848	; 0x350
 80163b0:	4902      	ldr	r1, [pc, #8]	; (80163bc <netif_set_up+0x3c>)
 80163b2:	4803      	ldr	r0, [pc, #12]	; (80163c0 <netif_set_up+0x40>)
 80163b4:	f00a bab0 	b.w	8020918 <iprintf>
 80163b8:	0803d3f0 	.word	0x0803d3f0
 80163bc:	0803d4b0 	.word	0x0803d4b0
 80163c0:	08026800 	.word	0x08026800

080163c4 <netif_set_down>:
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 80163c4:	b190      	cbz	r0, 80163ec <netif_set_down+0x28>
{
 80163c6:	b510      	push	{r4, lr}
  if (netif->flags & NETIF_FLAG_UP) {
 80163c8:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 80163cc:	4604      	mov	r4, r0
 80163ce:	07d1      	lsls	r1, r2, #31
 80163d0:	d50b      	bpl.n	80163ea <netif_set_down+0x26>
    netif_clear_flags(netif, NETIF_FLAG_UP);
 80163d2:	f022 0301 	bic.w	r3, r2, #1
 80163d6:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    if (netif->flags & NETIF_FLAG_ETHARP) {
 80163da:	0713      	lsls	r3, r2, #28
 80163dc:	d40d      	bmi.n	80163fa <netif_set_down+0x36>
    NETIF_STATUS_CALLBACK(netif);
 80163de:	69e3      	ldr	r3, [r4, #28]
 80163e0:	b11b      	cbz	r3, 80163ea <netif_set_down+0x26>
 80163e2:	4620      	mov	r0, r4
}
 80163e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_STATUS_CALLBACK(netif);
 80163e8:	4718      	bx	r3
}
 80163ea:	bd10      	pop	{r4, pc}
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 80163ec:	4b04      	ldr	r3, [pc, #16]	; (8016400 <netif_set_down+0x3c>)
 80163ee:	f240 329b 	movw	r2, #923	; 0x39b
 80163f2:	4904      	ldr	r1, [pc, #16]	; (8016404 <netif_set_down+0x40>)
 80163f4:	4804      	ldr	r0, [pc, #16]	; (8016408 <netif_set_down+0x44>)
 80163f6:	f00a ba8f 	b.w	8020918 <iprintf>
      etharp_cleanup_netif(netif);
 80163fa:	f007 f9c3 	bl	801d784 <etharp_cleanup_netif>
 80163fe:	e7ee      	b.n	80163de <netif_set_down+0x1a>
 8016400:	0803d3f0 	.word	0x0803d3f0
 8016404:	0803d448 	.word	0x0803d448
 8016408:	08026800 	.word	0x08026800

0801640c <netif_set_status_callback>:
  if (netif) {
 801640c:	b100      	cbz	r0, 8016410 <netif_set_status_callback+0x4>
    netif->status_callback = status_callback;
 801640e:	61c1      	str	r1, [r0, #28]
}
 8016410:	4770      	bx	lr
 8016412:	bf00      	nop

08016414 <netif_set_link_up>:
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8016414:	b1b8      	cbz	r0, 8016446 <netif_set_link_up+0x32>
{
 8016416:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8016418:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 801641c:	4604      	mov	r4, r0
 801641e:	0753      	lsls	r3, r2, #29
 8016420:	d500      	bpl.n	8016424 <netif_set_link_up+0x10>
}
 8016422:	bd10      	pop	{r4, pc}
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8016424:	f042 0204 	orr.w	r2, r2, #4
 8016428:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    dhcp_network_changed(netif);
 801642c:	f006 fc9c 	bl	801cd68 <dhcp_network_changed>
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8016430:	2103      	movs	r1, #3
 8016432:	4620      	mov	r0, r4
 8016434:	f7ff fe66 	bl	8016104 <netif_issue_reports>
    NETIF_LINK_CALLBACK(netif);
 8016438:	6a23      	ldr	r3, [r4, #32]
 801643a:	2b00      	cmp	r3, #0
 801643c:	d0f1      	beq.n	8016422 <netif_set_link_up+0xe>
 801643e:	4620      	mov	r0, r4
}
 8016440:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_LINK_CALLBACK(netif);
 8016444:	4718      	bx	r3
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8016446:	4b03      	ldr	r3, [pc, #12]	; (8016454 <netif_set_link_up+0x40>)
 8016448:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 801644c:	4902      	ldr	r1, [pc, #8]	; (8016458 <netif_set_link_up+0x44>)
 801644e:	4803      	ldr	r0, [pc, #12]	; (801645c <netif_set_link_up+0x48>)
 8016450:	f00a ba62 	b.w	8020918 <iprintf>
 8016454:	0803d3f0 	.word	0x0803d3f0
 8016458:	0803d48c 	.word	0x0803d48c
 801645c:	08026800 	.word	0x08026800

08016460 <netif_set_link_down>:
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8016460:	b158      	cbz	r0, 801647a <netif_set_link_down+0x1a>
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8016462:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8016466:	0759      	lsls	r1, r3, #29
 8016468:	d506      	bpl.n	8016478 <netif_set_link_down+0x18>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 801646a:	f023 0304 	bic.w	r3, r3, #4
    NETIF_LINK_CALLBACK(netif);
 801646e:	6a01      	ldr	r1, [r0, #32]
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8016470:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    NETIF_LINK_CALLBACK(netif);
 8016474:	b101      	cbz	r1, 8016478 <netif_set_link_down+0x18>
 8016476:	4708      	bx	r1
}
 8016478:	4770      	bx	lr
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 801647a:	4b03      	ldr	r3, [pc, #12]	; (8016488 <netif_set_link_down+0x28>)
 801647c:	f240 4206 	movw	r2, #1030	; 0x406
 8016480:	4902      	ldr	r1, [pc, #8]	; (801648c <netif_set_link_down+0x2c>)
 8016482:	4803      	ldr	r0, [pc, #12]	; (8016490 <netif_set_link_down+0x30>)
 8016484:	f00a ba48 	b.w	8020918 <iprintf>
 8016488:	0803d3f0 	.word	0x0803d3f0
 801648c:	0803d468 	.word	0x0803d468
 8016490:	08026800 	.word	0x08026800

08016494 <netif_set_link_callback>:
  if (netif) {
 8016494:	b100      	cbz	r0, 8016498 <netif_set_link_callback+0x4>
    netif->link_callback = link_callback;
 8016496:	6201      	str	r1, [r0, #32]
}
 8016498:	4770      	bx	lr
 801649a:	bf00      	nop

0801649c <netif_get_by_index>:
{
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 801649c:	b1a0      	cbz	r0, 80164c8 <netif_get_by_index+0x2c>
    NETIF_FOREACH(netif) {
 801649e:	4b0b      	ldr	r3, [pc, #44]	; (80164cc <netif_get_by_index+0x30>)
 80164a0:	681a      	ldr	r2, [r3, #0]
 80164a2:	b17a      	cbz	r2, 80164c4 <netif_get_by_index+0x28>
      if (idx == netif_get_index(netif)) {
 80164a4:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 80164a8:	3301      	adds	r3, #1
 80164aa:	b2db      	uxtb	r3, r3
 80164ac:	4298      	cmp	r0, r3
 80164ae:	d106      	bne.n	80164be <netif_get_by_index+0x22>
 80164b0:	e008      	b.n	80164c4 <netif_get_by_index+0x28>
 80164b2:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 80164b6:	3301      	adds	r3, #1
 80164b8:	b2db      	uxtb	r3, r3
 80164ba:	4283      	cmp	r3, r0
 80164bc:	d002      	beq.n	80164c4 <netif_get_by_index+0x28>
    NETIF_FOREACH(netif) {
 80164be:	6812      	ldr	r2, [r2, #0]
 80164c0:	2a00      	cmp	r2, #0
 80164c2:	d1f6      	bne.n	80164b2 <netif_get_by_index+0x16>
      }
    }
  }

  return NULL;
}
 80164c4:	4610      	mov	r0, r2
 80164c6:	4770      	bx	lr
  return NULL;
 80164c8:	4602      	mov	r2, r0
 80164ca:	e7fb      	b.n	80164c4 <netif_get_by_index+0x28>
 80164cc:	20036110 	.word	0x20036110

080164d0 <pbuf_free_ooseq_callback>:
pbuf_free_ooseq(void)
{
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80164d0:	4907      	ldr	r1, [pc, #28]	; (80164f0 <pbuf_free_ooseq_callback+0x20>)
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 80164d2:	2200      	movs	r2, #0
 80164d4:	4b07      	ldr	r3, [pc, #28]	; (80164f4 <pbuf_free_ooseq_callback+0x24>)
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80164d6:	6808      	ldr	r0, [r1, #0]
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 80164d8:	701a      	strb	r2, [r3, #0]
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80164da:	b910      	cbnz	r0, 80164e2 <pbuf_free_ooseq_callback+0x12>
 80164dc:	e006      	b.n	80164ec <pbuf_free_ooseq_callback+0x1c>
 80164de:	68c0      	ldr	r0, [r0, #12]
 80164e0:	b120      	cbz	r0, 80164ec <pbuf_free_ooseq_callback+0x1c>
    if (pcb->ooseq != NULL) {
 80164e2:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80164e4:	2b00      	cmp	r3, #0
 80164e6:	d0fa      	beq.n	80164de <pbuf_free_ooseq_callback+0xe>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 80164e8:	f001 bf96 	b.w	8018418 <tcp_free_ooseq>
static void
pbuf_free_ooseq_callback(void *arg)
{
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
}
 80164ec:	4770      	bx	lr
 80164ee:	bf00      	nop
 80164f0:	20036228 	.word	0x20036228
 80164f4:	20036118 	.word	0x20036118

080164f8 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80164f8:	b538      	push	{r3, r4, r5, lr}
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80164fa:	b308      	cbz	r0, 8016540 <pbuf_add_header_impl+0x48>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 80164fc:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8016500:	d21b      	bcs.n	801653a <pbuf_add_header_impl+0x42>
    return 1;
  }
  if (header_size_increment == 0) {
 8016502:	b191      	cbz	r1, 801652a <pbuf_add_header_impl+0x32>
    return 0;
  }

  increment_magnitude = (u16_t)header_size_increment;
 8016504:	b28c      	uxth	r4, r1
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8016506:	8903      	ldrh	r3, [r0, #8]
 8016508:	4423      	add	r3, r4
 801650a:	b29b      	uxth	r3, r3
 801650c:	429c      	cmp	r4, r3
 801650e:	d814      	bhi.n	801653a <pbuf_add_header_impl+0x42>
  }

  type_internal = p->type_internal;

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8016510:	f990 500c 	ldrsb.w	r5, [r0, #12]
 8016514:	2d00      	cmp	r5, #0
 8016516:	db0a      	blt.n	801652e <pbuf_add_header_impl+0x36>
      return 1;
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8016518:	b17a      	cbz	r2, 801653a <pbuf_add_header_impl+0x42>
      payload = (u8_t *)p->payload - header_size_increment;
 801651a:	6842      	ldr	r2, [r0, #4]
 801651c:	1a52      	subs	r2, r2, r1
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
  p->len = (u16_t)(p->len + increment_magnitude);
 801651e:	8945      	ldrh	r5, [r0, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);


  return 0;
 8016520:	2100      	movs	r1, #0
  p->payload = payload;
 8016522:	6042      	str	r2, [r0, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8016524:	442c      	add	r4, r5
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8016526:	8103      	strh	r3, [r0, #8]
  p->len = (u16_t)(p->len + increment_magnitude);
 8016528:	8144      	strh	r4, [r0, #10]
}
 801652a:	4608      	mov	r0, r1
 801652c:	bd38      	pop	{r3, r4, r5, pc}
    payload = (u8_t *)p->payload - header_size_increment;
 801652e:	6842      	ldr	r2, [r0, #4]
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8016530:	f100 0510 	add.w	r5, r0, #16
    payload = (u8_t *)p->payload - header_size_increment;
 8016534:	1a52      	subs	r2, r2, r1
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8016536:	42aa      	cmp	r2, r5
 8016538:	d2f1      	bcs.n	801651e <pbuf_add_header_impl+0x26>
    return 1;
 801653a:	2101      	movs	r1, #1
}
 801653c:	4608      	mov	r0, r1
 801653e:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 8016540:	4b04      	ldr	r3, [pc, #16]	; (8016554 <pbuf_add_header_impl+0x5c>)
 8016542:	f240 12df 	movw	r2, #479	; 0x1df
 8016546:	4904      	ldr	r1, [pc, #16]	; (8016558 <pbuf_add_header_impl+0x60>)
 8016548:	4804      	ldr	r0, [pc, #16]	; (801655c <pbuf_add_header_impl+0x64>)
 801654a:	f00a f9e5 	bl	8020918 <iprintf>
    return 1;
 801654e:	2101      	movs	r1, #1
}
 8016550:	4608      	mov	r0, r1
 8016552:	bd38      	pop	{r3, r4, r5, pc}
 8016554:	0803d4cc 	.word	0x0803d4cc
 8016558:	0803eea4 	.word	0x0803eea4
 801655c:	08026800 	.word	0x08026800

08016560 <pbuf_alloc_reference>:
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8016560:	f022 0340 	bic.w	r3, r2, #64	; 0x40
 8016564:	2b01      	cmp	r3, #1
{
 8016566:	b570      	push	{r4, r5, r6, lr}
 8016568:	4614      	mov	r4, r2
 801656a:	4606      	mov	r6, r0
 801656c:	460d      	mov	r5, r1
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 801656e:	d111      	bne.n	8016594 <pbuf_alloc_reference+0x34>
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8016570:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 8016574:	490b      	ldr	r1, [pc, #44]	; (80165a4 <pbuf_alloc_reference+0x44>)
 8016576:	200e      	movs	r0, #14
 8016578:	f7ff fd78 	bl	801606c <memp_malloc_fn>
  if (p == NULL) {
 801657c:	b148      	cbz	r0, 8016592 <pbuf_alloc_reference+0x32>
  p->next = NULL;
 801657e:	2300      	movs	r3, #0
  p->ref = 1;
 8016580:	2201      	movs	r2, #1
  p->payload = payload;
 8016582:	6046      	str	r6, [r0, #4]
  p->tot_len = tot_len;
 8016584:	8105      	strh	r5, [r0, #8]
  p->len = len;
 8016586:	8145      	strh	r5, [r0, #10]
  p->type_internal = (u8_t)type;
 8016588:	7304      	strb	r4, [r0, #12]
  p->next = NULL;
 801658a:	6003      	str	r3, [r0, #0]
  p->flags = flags;
 801658c:	7343      	strb	r3, [r0, #13]
  p->if_idx = NETIF_NO_INDEX;
 801658e:	73c3      	strb	r3, [r0, #15]
  p->ref = 1;
 8016590:	7382      	strb	r2, [r0, #14]
}
 8016592:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8016594:	4b03      	ldr	r3, [pc, #12]	; (80165a4 <pbuf_alloc_reference+0x44>)
 8016596:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 801659a:	4903      	ldr	r1, [pc, #12]	; (80165a8 <pbuf_alloc_reference+0x48>)
 801659c:	4803      	ldr	r0, [pc, #12]	; (80165ac <pbuf_alloc_reference+0x4c>)
 801659e:	f00a f9bb 	bl	8020918 <iprintf>
 80165a2:	e7e5      	b.n	8016570 <pbuf_alloc_reference+0x10>
 80165a4:	0803d4cc 	.word	0x0803d4cc
 80165a8:	0803d518 	.word	0x0803d518
 80165ac:	08026800 	.word	0x08026800

080165b0 <pbuf_alloced_custom>:
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80165b0:	3003      	adds	r0, #3
 80165b2:	f020 0003 	bic.w	r0, r0, #3
{
 80165b6:	b470      	push	{r4, r5, r6}
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80165b8:	180e      	adds	r6, r1, r0
{
 80165ba:	f8bd 5010 	ldrh.w	r5, [sp, #16]
 80165be:	9c03      	ldr	r4, [sp, #12]
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80165c0:	42ae      	cmp	r6, r5
 80165c2:	d80f      	bhi.n	80165e4 <pbuf_alloced_custom+0x34>
  if (payload_mem != NULL) {
 80165c4:	b104      	cbz	r4, 80165c8 <pbuf_alloced_custom+0x18>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80165c6:	4404      	add	r4, r0
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80165c8:	4618      	mov	r0, r3
  p->flags = flags;
 80165ca:	2602      	movs	r6, #2
  p->next = NULL;
 80165cc:	2300      	movs	r3, #0
  p->ref = 1;
 80165ce:	2501      	movs	r5, #1
  p->payload = payload;
 80165d0:	6044      	str	r4, [r0, #4]
  p->tot_len = tot_len;
 80165d2:	8101      	strh	r1, [r0, #8]
  p->len = len;
 80165d4:	8141      	strh	r1, [r0, #10]
  p->type_internal = (u8_t)type;
 80165d6:	7302      	strb	r2, [r0, #12]
  p->flags = flags;
 80165d8:	7346      	strb	r6, [r0, #13]
  p->ref = 1;
 80165da:	7385      	strb	r5, [r0, #14]
  p->next = NULL;
 80165dc:	6003      	str	r3, [r0, #0]
  p->if_idx = NETIF_NO_INDEX;
 80165de:	73c3      	strb	r3, [r0, #15]
}
 80165e0:	bc70      	pop	{r4, r5, r6}
 80165e2:	4770      	bx	lr
    return NULL;
 80165e4:	2000      	movs	r0, #0
 80165e6:	e7fb      	b.n	80165e0 <pbuf_alloced_custom+0x30>

080165e8 <pbuf_add_header>:
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80165e8:	2200      	movs	r2, #0
 80165ea:	f7ff bf85 	b.w	80164f8 <pbuf_add_header_impl>
 80165ee:	bf00      	nop

080165f0 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80165f0:	b538      	push	{r3, r4, r5, lr}
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80165f2:	b1a8      	cbz	r0, 8016620 <pbuf_remove_header+0x30>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80165f4:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 80165f8:	d20f      	bcs.n	801661a <pbuf_remove_header+0x2a>
    return 1;
  }
  if (header_size_decrement == 0) {
 80165fa:	b161      	cbz	r1, 8016616 <pbuf_remove_header+0x26>
    return 0;
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80165fc:	b28a      	uxth	r2, r1
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80165fe:	8943      	ldrh	r3, [r0, #10]
 8016600:	4293      	cmp	r3, r2
 8016602:	d317      	bcc.n	8016634 <pbuf_remove_header+0x44>
  /* remember current payload pointer */
  payload = p->payload;
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8016604:	6845      	ldr	r5, [r0, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8016606:	1a9b      	subs	r3, r3, r2
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8016608:	8904      	ldrh	r4, [r0, #8]
  p->payload = (u8_t *)p->payload + header_size_decrement;
 801660a:	440d      	add	r5, r1

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 801660c:	2100      	movs	r1, #0
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801660e:	1aa2      	subs	r2, r4, r2
  p->len = (u16_t)(p->len - increment_magnitude);
 8016610:	8143      	strh	r3, [r0, #10]
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8016612:	6045      	str	r5, [r0, #4]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8016614:	8102      	strh	r2, [r0, #8]
}
 8016616:	4608      	mov	r0, r1
 8016618:	bd38      	pop	{r3, r4, r5, pc}
    return 1;
 801661a:	2101      	movs	r1, #1
}
 801661c:	4608      	mov	r0, r1
 801661e:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 8016620:	4b09      	ldr	r3, [pc, #36]	; (8016648 <pbuf_remove_header+0x58>)
 8016622:	f240 224b 	movw	r2, #587	; 0x24b
 8016626:	4909      	ldr	r1, [pc, #36]	; (801664c <pbuf_remove_header+0x5c>)
 8016628:	4809      	ldr	r0, [pc, #36]	; (8016650 <pbuf_remove_header+0x60>)
 801662a:	f00a f975 	bl	8020918 <iprintf>
    return 1;
 801662e:	2101      	movs	r1, #1
}
 8016630:	4608      	mov	r0, r1
 8016632:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8016634:	4907      	ldr	r1, [pc, #28]	; (8016654 <pbuf_remove_header+0x64>)
 8016636:	f240 2255 	movw	r2, #597	; 0x255
 801663a:	4b03      	ldr	r3, [pc, #12]	; (8016648 <pbuf_remove_header+0x58>)
 801663c:	4804      	ldr	r0, [pc, #16]	; (8016650 <pbuf_remove_header+0x60>)
 801663e:	f00a f96b 	bl	8020918 <iprintf>
 8016642:	2101      	movs	r1, #1
 8016644:	e7e7      	b.n	8016616 <pbuf_remove_header+0x26>
 8016646:	bf00      	nop
 8016648:	0803d4cc 	.word	0x0803d4cc
 801664c:	0803eea4 	.word	0x0803eea4
 8016650:	08026800 	.word	0x08026800
 8016654:	0803d74c 	.word	0x0803d74c

08016658 <pbuf_header_force>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
  if (header_size_increment < 0) {
 8016658:	1e0b      	subs	r3, r1, #0
 801665a:	db02      	blt.n	8016662 <pbuf_header_force+0xa>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 801665c:	2201      	movs	r2, #1
 801665e:	f7ff bf4b 	b.w	80164f8 <pbuf_add_header_impl>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8016662:	4259      	negs	r1, r3
 8016664:	f7ff bfc4 	b.w	80165f0 <pbuf_remove_header>

08016668 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8016668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 801666c:	4604      	mov	r4, r0
 801666e:	2800      	cmp	r0, #0
 8016670:	d050      	beq.n	8016714 <pbuf_free+0xac>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8016672:	2500      	movs	r5, #0
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8016674:	4f2d      	ldr	r7, [pc, #180]	; (801672c <pbuf_free+0xc4>)
 8016676:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 8016740 <pbuf_free+0xd8>
 801667a:	4e2d      	ldr	r6, [pc, #180]	; (8016730 <pbuf_free+0xc8>)
 801667c:	e008      	b.n	8016690 <pbuf_free+0x28>
      alloc_src = pbuf_get_allocsrc(p);
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801667e:	6923      	ldr	r3, [r4, #16]
 8016680:	2b00      	cmp	r3, #0
 8016682:	d039      	beq.n	80166f8 <pbuf_free+0x90>
        pc->custom_free_function(p);
 8016684:	4620      	mov	r0, r4
 8016686:	4798      	blx	r3
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
        }
      }
      count++;
 8016688:	3501      	adds	r5, #1
  while (p != NULL) {
 801668a:	464c      	mov	r4, r9
      count++;
 801668c:	b2ed      	uxtb	r5, r5
  while (p != NULL) {
 801668e:	b1d4      	cbz	r4, 80166c6 <pbuf_free+0x5e>
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8016690:	7ba3      	ldrb	r3, [r4, #14]
 8016692:	b1db      	cbz	r3, 80166cc <pbuf_free+0x64>
    ref = --(p->ref);
 8016694:	3b01      	subs	r3, #1
 8016696:	b2db      	uxtb	r3, r3
 8016698:	73a3      	strb	r3, [r4, #14]
    if (ref == 0) {
 801669a:	b9a3      	cbnz	r3, 80166c6 <pbuf_free+0x5e>
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801669c:	7b63      	ldrb	r3, [r4, #13]
      q = p->next;
 801669e:	f8d4 9000 	ldr.w	r9, [r4]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 80166a2:	079b      	lsls	r3, r3, #30
 80166a4:	d4eb      	bmi.n	801667e <pbuf_free+0x16>
      alloc_src = pbuf_get_allocsrc(p);
 80166a6:	7b23      	ldrb	r3, [r4, #12]
 80166a8:	f003 030f 	and.w	r3, r3, #15
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 80166ac:	2b02      	cmp	r3, #2
 80166ae:	d01e      	beq.n	80166ee <pbuf_free+0x86>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 80166b0:	2b01      	cmp	r3, #1
 80166b2:	d02a      	beq.n	801670a <pbuf_free+0xa2>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 80166b4:	b99b      	cbnz	r3, 80166de <pbuf_free+0x76>
          mem_free(p);
 80166b6:	4620      	mov	r0, r4
      count++;
 80166b8:	3501      	adds	r5, #1
  while (p != NULL) {
 80166ba:	464c      	mov	r4, r9
          mem_free(p);
 80166bc:	f7ff f914 	bl	80158e8 <mem_free>
      count++;
 80166c0:	b2ed      	uxtb	r5, r5
  while (p != NULL) {
 80166c2:	2c00      	cmp	r4, #0
 80166c4:	d1e4      	bne.n	8016690 <pbuf_free+0x28>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
}
 80166c6:	4628      	mov	r0, r5
 80166c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80166cc:	463b      	mov	r3, r7
 80166ce:	f240 22f1 	movw	r2, #753	; 0x2f1
 80166d2:	4641      	mov	r1, r8
 80166d4:	4630      	mov	r0, r6
 80166d6:	f00a f91f 	bl	8020918 <iprintf>
 80166da:	7ba3      	ldrb	r3, [r4, #14]
 80166dc:	e7da      	b.n	8016694 <pbuf_free+0x2c>
          LWIP_ASSERT("invalid pbuf type", 0);
 80166de:	463b      	mov	r3, r7
 80166e0:	f240 320f 	movw	r2, #783	; 0x30f
 80166e4:	4913      	ldr	r1, [pc, #76]	; (8016734 <pbuf_free+0xcc>)
 80166e6:	4630      	mov	r0, r6
 80166e8:	f00a f916 	bl	8020918 <iprintf>
 80166ec:	e7cc      	b.n	8016688 <pbuf_free+0x20>
          memp_free(MEMP_PBUF_POOL, p);
 80166ee:	4621      	mov	r1, r4
 80166f0:	200f      	movs	r0, #15
 80166f2:	f7ff fcdf 	bl	80160b4 <memp_free>
 80166f6:	e7c7      	b.n	8016688 <pbuf_free+0x20>
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80166f8:	463b      	mov	r3, r7
 80166fa:	f240 22ff 	movw	r2, #767	; 0x2ff
 80166fe:	490e      	ldr	r1, [pc, #56]	; (8016738 <pbuf_free+0xd0>)
 8016700:	4630      	mov	r0, r6
 8016702:	f00a f909 	bl	8020918 <iprintf>
 8016706:	6923      	ldr	r3, [r4, #16]
 8016708:	e7bc      	b.n	8016684 <pbuf_free+0x1c>
          memp_free(MEMP_PBUF, p);
 801670a:	4621      	mov	r1, r4
 801670c:	200e      	movs	r0, #14
 801670e:	f7ff fcd1 	bl	80160b4 <memp_free>
 8016712:	e7b9      	b.n	8016688 <pbuf_free+0x20>
    return 0;
 8016714:	4605      	mov	r5, r0
    LWIP_ASSERT("p != NULL", p != NULL);
 8016716:	4b05      	ldr	r3, [pc, #20]	; (801672c <pbuf_free+0xc4>)
 8016718:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 801671c:	4907      	ldr	r1, [pc, #28]	; (801673c <pbuf_free+0xd4>)
 801671e:	4804      	ldr	r0, [pc, #16]	; (8016730 <pbuf_free+0xc8>)
 8016720:	f00a f8fa 	bl	8020918 <iprintf>
}
 8016724:	4628      	mov	r0, r5
 8016726:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801672a:	bf00      	nop
 801672c:	0803d4cc 	.word	0x0803d4cc
 8016730:	08026800 	.word	0x08026800
 8016734:	0803d6d8 	.word	0x0803d6d8
 8016738:	0803d6b4 	.word	0x0803d6b4
 801673c:	0803eea4 	.word	0x0803eea4
 8016740:	0803d69c 	.word	0x0803d69c

08016744 <pbuf_alloc>:
  switch (type) {
 8016744:	2a41      	cmp	r2, #65	; 0x41
{
 8016746:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801674a:	4688      	mov	r8, r1
  switch (type) {
 801674c:	d06a      	beq.n	8016824 <pbuf_alloc+0xe0>
 801674e:	d95c      	bls.n	801680a <pbuf_alloc+0xc6>
 8016750:	f5b2 7fc1 	cmp.w	r2, #386	; 0x182
 8016754:	fa1f f980 	uxth.w	r9, r0
 8016758:	d027      	beq.n	80167aa <pbuf_alloc+0x66>
 801675a:	f5b2 7f20 	cmp.w	r2, #640	; 0x280
 801675e:	d156      	bne.n	801680e <pbuf_alloc+0xca>
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8016760:	f109 0303 	add.w	r3, r9, #3
 8016764:	1cca      	adds	r2, r1, #3
 8016766:	4605      	mov	r5, r0
 8016768:	f022 0203 	bic.w	r2, r2, #3
 801676c:	f023 0303 	bic.w	r3, r3, #3
 8016770:	4413      	add	r3, r2
 8016772:	b29b      	uxth	r3, r3
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8016774:	f103 0010 	add.w	r0, r3, #16
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8016778:	4293      	cmp	r3, r2
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801677a:	b280      	uxth	r0, r0
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801677c:	d358      	bcc.n	8016830 <pbuf_alloc+0xec>
 801677e:	4282      	cmp	r2, r0
 8016780:	d856      	bhi.n	8016830 <pbuf_alloc+0xec>
      p = (struct pbuf *)mem_malloc(alloc_len);
 8016782:	f7ff fa81 	bl	8015c88 <mem_malloc>
      if (p == NULL) {
 8016786:	4604      	mov	r4, r0
 8016788:	b160      	cbz	r0, 80167a4 <pbuf_alloc+0x60>
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 801678a:	4405      	add	r5, r0
  p->next = NULL;
 801678c:	2200      	movs	r2, #0
  p->type_internal = (u8_t)type;
 801678e:	4b35      	ldr	r3, [pc, #212]	; (8016864 <pbuf_alloc+0x120>)
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8016790:	3513      	adds	r5, #19
  p->tot_len = tot_len;
 8016792:	f8a0 8008 	strh.w	r8, [r0, #8]
  p->len = len;
 8016796:	f8a0 800a 	strh.w	r8, [r0, #10]
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 801679a:	f025 0503 	bic.w	r5, r5, #3
  p->next = NULL;
 801679e:	6002      	str	r2, [r0, #0]
  p->type_internal = (u8_t)type;
 80167a0:	60c3      	str	r3, [r0, #12]
  p->payload = payload;
 80167a2:	6045      	str	r5, [r0, #4]
}
 80167a4:	4620      	mov	r0, r4
 80167a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      last = NULL;
 80167aa:	2500      	movs	r5, #0
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80167ac:	4e2e      	ldr	r6, [pc, #184]	; (8016868 <pbuf_alloc+0x124>)
  p->type_internal = (u8_t)type;
 80167ae:	4f2f      	ldr	r7, [pc, #188]	; (801686c <pbuf_alloc+0x128>)
      p = NULL;
 80167b0:	462c      	mov	r4, r5
 80167b2:	e00a      	b.n	80167ca <pbuf_alloc+0x86>
          last->next = q;
 80167b4:	6028      	str	r0, [r5, #0]
        rem_len = (u16_t)(rem_len - qlen);
 80167b6:	eba8 0101 	sub.w	r1, r8, r1
 80167ba:	4605      	mov	r5, r0
        offset = 0;
 80167bc:	f04f 0900 	mov.w	r9, #0
        rem_len = (u16_t)(rem_len - qlen);
 80167c0:	fa1f f881 	uxth.w	r8, r1
      } while (rem_len > 0);
 80167c4:	f1b8 0f00 	cmp.w	r8, #0
 80167c8:	d0ec      	beq.n	80167a4 <pbuf_alloc+0x60>
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80167ca:	22f3      	movs	r2, #243	; 0xf3
 80167cc:	4631      	mov	r1, r6
 80167ce:	200f      	movs	r0, #15
 80167d0:	f7ff fc4c 	bl	801606c <memp_malloc_fn>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80167d4:	f109 0303 	add.w	r3, r9, #3
  p->next = NULL;
 80167d8:	2200      	movs	r2, #0
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80167da:	4481      	add	r9, r0
        if (q == NULL) {
 80167dc:	b360      	cbz	r0, 8016838 <pbuf_alloc+0xf4>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80167de:	f023 0103 	bic.w	r1, r3, #3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80167e2:	f109 0913 	add.w	r9, r9, #19
  p->next = NULL;
 80167e6:	6002      	str	r2, [r0, #0]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80167e8:	f5c1 7114 	rsb	r1, r1, #592	; 0x250
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80167ec:	f029 0303 	bic.w	r3, r9, #3
  p->tot_len = tot_len;
 80167f0:	f8a0 8008 	strh.w	r8, [r0, #8]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80167f4:	b289      	uxth	r1, r1
  p->type_internal = (u8_t)type;
 80167f6:	60c7      	str	r7, [r0, #12]
  p->payload = payload;
 80167f8:	6043      	str	r3, [r0, #4]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80167fa:	4541      	cmp	r1, r8
 80167fc:	bf28      	it	cs
 80167fe:	4641      	movcs	r1, r8
  p->len = len;
 8016800:	8141      	strh	r1, [r0, #10]
        if (p == NULL) {
 8016802:	2c00      	cmp	r4, #0
 8016804:	d1d6      	bne.n	80167b4 <pbuf_alloc+0x70>
 8016806:	4604      	mov	r4, r0
 8016808:	e7d5      	b.n	80167b6 <pbuf_alloc+0x72>
  switch (type) {
 801680a:	2a01      	cmp	r2, #1
 801680c:	d00a      	beq.n	8016824 <pbuf_alloc+0xe0>
      return NULL;
 801680e:	2400      	movs	r4, #0
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8016810:	4b15      	ldr	r3, [pc, #84]	; (8016868 <pbuf_alloc+0x124>)
 8016812:	f240 1227 	movw	r2, #295	; 0x127
 8016816:	4916      	ldr	r1, [pc, #88]	; (8016870 <pbuf_alloc+0x12c>)
 8016818:	4816      	ldr	r0, [pc, #88]	; (8016874 <pbuf_alloc+0x130>)
 801681a:	f00a f87d 	bl	8020918 <iprintf>
}
 801681e:	4620      	mov	r0, r4
 8016820:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      p = pbuf_alloc_reference(NULL, length, type);
 8016824:	4641      	mov	r1, r8
 8016826:	2000      	movs	r0, #0
}
 8016828:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
      p = pbuf_alloc_reference(NULL, length, type);
 801682c:	f7ff be98 	b.w	8016560 <pbuf_alloc_reference>
          return NULL;
 8016830:	2400      	movs	r4, #0
}
 8016832:	4620      	mov	r0, r4
 8016834:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  queued = pbuf_free_ooseq_pending;
 8016838:	4d0f      	ldr	r5, [pc, #60]	; (8016878 <pbuf_alloc+0x134>)
  pbuf_free_ooseq_pending = 1;
 801683a:	2201      	movs	r2, #1
  queued = pbuf_free_ooseq_pending;
 801683c:	782b      	ldrb	r3, [r5, #0]
  pbuf_free_ooseq_pending = 1;
 801683e:	702a      	strb	r2, [r5, #0]
  if (!queued) {
 8016840:	f003 06ff 	and.w	r6, r3, #255	; 0xff
 8016844:	b133      	cbz	r3, 8016854 <pbuf_alloc+0x110>
          if (p) {
 8016846:	2c00      	cmp	r4, #0
 8016848:	d0f2      	beq.n	8016830 <pbuf_alloc+0xec>
            pbuf_free(p);
 801684a:	4620      	mov	r0, r4
          return NULL;
 801684c:	2400      	movs	r4, #0
            pbuf_free(p);
 801684e:	f7ff ff0b 	bl	8016668 <pbuf_free>
 8016852:	e7a7      	b.n	80167a4 <pbuf_alloc+0x60>
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8016854:	4631      	mov	r1, r6
 8016856:	4809      	ldr	r0, [pc, #36]	; (801687c <pbuf_alloc+0x138>)
 8016858:	f7fc feb0 	bl	80135bc <tcpip_try_callback>
 801685c:	2800      	cmp	r0, #0
 801685e:	d0f2      	beq.n	8016846 <pbuf_alloc+0x102>
 8016860:	702e      	strb	r6, [r5, #0]
 8016862:	e7f0      	b.n	8016846 <pbuf_alloc+0x102>
 8016864:	00010080 	.word	0x00010080
 8016868:	0803d4cc 	.word	0x0803d4cc
 801686c:	00010082 	.word	0x00010082
 8016870:	0803d4fc 	.word	0x0803d4fc
 8016874:	08026800 	.word	0x08026800
 8016878:	20036118 	.word	0x20036118
 801687c:	080164d1 	.word	0x080164d1

08016880 <pbuf_realloc>:
{
 8016880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016884:	460d      	mov	r5, r1
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8016886:	4604      	mov	r4, r0
 8016888:	2800      	cmp	r0, #0
 801688a:	d043      	beq.n	8016914 <pbuf_realloc+0x94>
  if (new_len >= p->tot_len) {
 801688c:	8926      	ldrh	r6, [r4, #8]
 801688e:	42ae      	cmp	r6, r5
 8016890:	d928      	bls.n	80168e4 <pbuf_realloc+0x64>
  shrink = (u16_t)(p->tot_len - new_len);
 8016892:	1b76      	subs	r6, r6, r5
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8016894:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8016928 <pbuf_realloc+0xa8>
 8016898:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8016934 <pbuf_realloc+0xb4>
  shrink = (u16_t)(p->tot_len - new_len);
 801689c:	b2b6      	uxth	r6, r6
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 801689e:	4f21      	ldr	r7, [pc, #132]	; (8016924 <pbuf_realloc+0xa4>)
  while (rem_len > q->len) {
 80168a0:	8961      	ldrh	r1, [r4, #10]
 80168a2:	42a9      	cmp	r1, r5
 80168a4:	d211      	bcs.n	80168ca <pbuf_realloc+0x4a>
    q->tot_len = (u16_t)(q->tot_len - shrink);
 80168a6:	8923      	ldrh	r3, [r4, #8]
    rem_len = (u16_t)(rem_len - q->len);
 80168a8:	1a69      	subs	r1, r5, r1
    q->tot_len = (u16_t)(q->tot_len - shrink);
 80168aa:	1b9b      	subs	r3, r3, r6
    rem_len = (u16_t)(rem_len - q->len);
 80168ac:	b28d      	uxth	r5, r1
    q->tot_len = (u16_t)(q->tot_len - shrink);
 80168ae:	8123      	strh	r3, [r4, #8]
    q = q->next;
 80168b0:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 80168b2:	2c00      	cmp	r4, #0
 80168b4:	d1f4      	bne.n	80168a0 <pbuf_realloc+0x20>
 80168b6:	4641      	mov	r1, r8
 80168b8:	464b      	mov	r3, r9
 80168ba:	f240 12af 	movw	r2, #431	; 0x1af
 80168be:	4638      	mov	r0, r7
 80168c0:	f00a f82a 	bl	8020918 <iprintf>
  while (rem_len > q->len) {
 80168c4:	8961      	ldrh	r1, [r4, #10]
 80168c6:	42a9      	cmp	r1, r5
 80168c8:	d3ed      	bcc.n	80168a6 <pbuf_realloc+0x26>
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 80168ca:	7b23      	ldrb	r3, [r4, #12]
 80168cc:	071a      	lsls	r2, r3, #28
 80168ce:	d101      	bne.n	80168d4 <pbuf_realloc+0x54>
 80168d0:	42a9      	cmp	r1, r5
 80168d2:	d109      	bne.n	80168e8 <pbuf_realloc+0x68>
  if (q->next != NULL) {
 80168d4:	6820      	ldr	r0, [r4, #0]
  q->len = rem_len;
 80168d6:	8165      	strh	r5, [r4, #10]
  q->tot_len = q->len;
 80168d8:	8125      	strh	r5, [r4, #8]
  if (q->next != NULL) {
 80168da:	b108      	cbz	r0, 80168e0 <pbuf_realloc+0x60>
    pbuf_free(q->next);
 80168dc:	f7ff fec4 	bl	8016668 <pbuf_free>
  q->next = NULL;
 80168e0:	2300      	movs	r3, #0
 80168e2:	6023      	str	r3, [r4, #0]
}
 80168e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 80168e8:	7b63      	ldrb	r3, [r4, #13]
 80168ea:	079b      	lsls	r3, r3, #30
 80168ec:	d4f2      	bmi.n	80168d4 <pbuf_realloc+0x54>
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 80168ee:	6863      	ldr	r3, [r4, #4]
 80168f0:	4620      	mov	r0, r4
 80168f2:	1b1c      	subs	r4, r3, r4
 80168f4:	1929      	adds	r1, r5, r4
 80168f6:	b289      	uxth	r1, r1
 80168f8:	f7ff f8dc 	bl	8015ab4 <mem_trim>
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 80168fc:	4604      	mov	r4, r0
 80168fe:	2800      	cmp	r0, #0
 8016900:	d1e8      	bne.n	80168d4 <pbuf_realloc+0x54>
 8016902:	4b09      	ldr	r3, [pc, #36]	; (8016928 <pbuf_realloc+0xa8>)
 8016904:	f240 12bd 	movw	r2, #445	; 0x1bd
 8016908:	4908      	ldr	r1, [pc, #32]	; (801692c <pbuf_realloc+0xac>)
 801690a:	4806      	ldr	r0, [pc, #24]	; (8016924 <pbuf_realloc+0xa4>)
 801690c:	f00a f804 	bl	8020918 <iprintf>
  q->len = rem_len;
 8016910:	8164      	strh	r4, [r4, #10]
 8016912:	deff      	udf	#255	; 0xff
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8016914:	4b04      	ldr	r3, [pc, #16]	; (8016928 <pbuf_realloc+0xa8>)
 8016916:	f44f 72cc 	mov.w	r2, #408	; 0x198
 801691a:	4905      	ldr	r1, [pc, #20]	; (8016930 <pbuf_realloc+0xb0>)
 801691c:	4801      	ldr	r0, [pc, #4]	; (8016924 <pbuf_realloc+0xa4>)
 801691e:	f009 fffb 	bl	8020918 <iprintf>
 8016922:	e7b3      	b.n	801688c <pbuf_realloc+0xc>
 8016924:	08026800 	.word	0x08026800
 8016928:	0803d4cc 	.word	0x0803d4cc
 801692c:	0803d71c 	.word	0x0803d71c
 8016930:	0803d6ec 	.word	0x0803d6ec
 8016934:	0803d704 	.word	0x0803d704

08016938 <pbuf_clen>:
pbuf_clen(const struct pbuf *p)
{
  u16_t len;

  len = 0;
  while (p != NULL) {
 8016938:	b138      	cbz	r0, 801694a <pbuf_clen+0x12>
  len = 0;
 801693a:	2300      	movs	r3, #0
    ++len;
 801693c:	3301      	adds	r3, #1
    p = p->next;
 801693e:	6800      	ldr	r0, [r0, #0]
    ++len;
 8016940:	b29b      	uxth	r3, r3
  while (p != NULL) {
 8016942:	2800      	cmp	r0, #0
 8016944:	d1fa      	bne.n	801693c <pbuf_clen+0x4>
  }
  return len;
}
 8016946:	4618      	mov	r0, r3
 8016948:	4770      	bx	lr
  len = 0;
 801694a:	4603      	mov	r3, r0
}
 801694c:	4618      	mov	r0, r3
 801694e:	4770      	bx	lr

08016950 <pbuf_ref>:
 */
void
pbuf_ref(struct pbuf *p)
{
  /* pbuf given? */
  if (p != NULL) {
 8016950:	b120      	cbz	r0, 801695c <pbuf_ref+0xc>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8016952:	7b83      	ldrb	r3, [r0, #14]
 8016954:	3301      	adds	r3, #1
 8016956:	b2db      	uxtb	r3, r3
 8016958:	7383      	strb	r3, [r0, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801695a:	b103      	cbz	r3, 801695e <pbuf_ref+0xe>
  }
}
 801695c:	4770      	bx	lr
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801695e:	4b03      	ldr	r3, [pc, #12]	; (801696c <pbuf_ref+0x1c>)
 8016960:	f240 3242 	movw	r2, #834	; 0x342
 8016964:	4902      	ldr	r1, [pc, #8]	; (8016970 <pbuf_ref+0x20>)
 8016966:	4803      	ldr	r0, [pc, #12]	; (8016974 <pbuf_ref+0x24>)
 8016968:	f009 bfd6 	b.w	8020918 <iprintf>
 801696c:	0803d4cc 	.word	0x0803d4cc
 8016970:	0803d738 	.word	0x0803d738
 8016974:	08026800 	.word	0x08026800

08016978 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8016978:	b570      	push	{r4, r5, r6, lr}
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801697a:	b338      	cbz	r0, 80169cc <pbuf_cat+0x54>
 801697c:	460d      	mov	r5, r1
 801697e:	b329      	cbz	r1, 80169cc <pbuf_cat+0x54>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8016980:	6804      	ldr	r4, [r0, #0]
 8016982:	b90c      	cbnz	r4, 8016988 <pbuf_cat+0x10>
 8016984:	e02b      	b.n	80169de <pbuf_cat+0x66>
 8016986:	4614      	mov	r4, r2
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8016988:	8903      	ldrh	r3, [r0, #8]
 801698a:	8929      	ldrh	r1, [r5, #8]
  for (p = h; p->next != NULL; p = p->next) {
 801698c:	6822      	ldr	r2, [r4, #0]
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801698e:	440b      	add	r3, r1
 8016990:	8103      	strh	r3, [r0, #8]
 8016992:	4620      	mov	r0, r4
  for (p = h; p->next != NULL; p = p->next) {
 8016994:	2a00      	cmp	r2, #0
 8016996:	d1f6      	bne.n	8016986 <pbuf_cat+0xe>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8016998:	8963      	ldrh	r3, [r4, #10]
 801699a:	8922      	ldrh	r2, [r4, #8]
 801699c:	429a      	cmp	r2, r3
 801699e:	d010      	beq.n	80169c2 <pbuf_cat+0x4a>
 80169a0:	4b12      	ldr	r3, [pc, #72]	; (80169ec <pbuf_cat+0x74>)
 80169a2:	f240 3262 	movw	r2, #866	; 0x362
 80169a6:	4912      	ldr	r1, [pc, #72]	; (80169f0 <pbuf_cat+0x78>)
 80169a8:	4812      	ldr	r0, [pc, #72]	; (80169f4 <pbuf_cat+0x7c>)
 80169aa:	f009 ffb5 	bl	8020918 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80169ae:	6823      	ldr	r3, [r4, #0]
 80169b0:	b133      	cbz	r3, 80169c0 <pbuf_cat+0x48>
 80169b2:	4b0e      	ldr	r3, [pc, #56]	; (80169ec <pbuf_cat+0x74>)
 80169b4:	f240 3263 	movw	r2, #867	; 0x363
 80169b8:	490f      	ldr	r1, [pc, #60]	; (80169f8 <pbuf_cat+0x80>)
 80169ba:	480e      	ldr	r0, [pc, #56]	; (80169f4 <pbuf_cat+0x7c>)
 80169bc:	f009 ffac 	bl	8020918 <iprintf>
 80169c0:	8923      	ldrh	r3, [r4, #8]
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80169c2:	892a      	ldrh	r2, [r5, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 80169c4:	6025      	str	r5, [r4, #0]
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80169c6:	4413      	add	r3, r2
 80169c8:	8123      	strh	r3, [r4, #8]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80169ca:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 80169cc:	4b07      	ldr	r3, [pc, #28]	; (80169ec <pbuf_cat+0x74>)
 80169ce:	f240 325a 	movw	r2, #858	; 0x35a
 80169d2:	490a      	ldr	r1, [pc, #40]	; (80169fc <pbuf_cat+0x84>)
 80169d4:	4807      	ldr	r0, [pc, #28]	; (80169f4 <pbuf_cat+0x7c>)
}
 80169d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 80169da:	f009 bf9d 	b.w	8020918 <iprintf>
  for (p = h; p->next != NULL; p = p->next) {
 80169de:	4604      	mov	r4, r0
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80169e0:	8963      	ldrh	r3, [r4, #10]
 80169e2:	8922      	ldrh	r2, [r4, #8]
 80169e4:	429a      	cmp	r2, r3
 80169e6:	d1db      	bne.n	80169a0 <pbuf_cat+0x28>
 80169e8:	e7eb      	b.n	80169c2 <pbuf_cat+0x4a>
 80169ea:	bf00      	nop
 80169ec:	0803d4cc 	.word	0x0803d4cc
 80169f0:	0803d564 	.word	0x0803d564
 80169f4:	08026800 	.word	0x08026800
 80169f8:	0803d594 	.word	0x0803d594
 80169fc:	0803d52c 	.word	0x0803d52c

08016a00 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8016a00:	b510      	push	{r4, lr}
 8016a02:	460c      	mov	r4, r1
  pbuf_cat(h, t);
 8016a04:	f7ff ffb8 	bl	8016978 <pbuf_cat>
  if (p != NULL) {
 8016a08:	b124      	cbz	r4, 8016a14 <pbuf_chain+0x14>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8016a0a:	7ba3      	ldrb	r3, [r4, #14]
 8016a0c:	3301      	adds	r3, #1
 8016a0e:	b2db      	uxtb	r3, r3
 8016a10:	73a3      	strb	r3, [r4, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8016a12:	b103      	cbz	r3, 8016a16 <pbuf_chain+0x16>
  /* t is now referenced by h */
  pbuf_ref(t);
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8016a14:	bd10      	pop	{r4, pc}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8016a16:	4b04      	ldr	r3, [pc, #16]	; (8016a28 <pbuf_chain+0x28>)
 8016a18:	f240 3242 	movw	r2, #834	; 0x342
 8016a1c:	4903      	ldr	r1, [pc, #12]	; (8016a2c <pbuf_chain+0x2c>)
 8016a1e:	4804      	ldr	r0, [pc, #16]	; (8016a30 <pbuf_chain+0x30>)
}
 8016a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8016a24:	f009 bf78 	b.w	8020918 <iprintf>
 8016a28:	0803d4cc 	.word	0x0803d4cc
 8016a2c:	0803d738 	.word	0x0803d738
 8016a30:	08026800 	.word	0x08026800

08016a34 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8016a34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8016a38:	2800      	cmp	r0, #0
 8016a3a:	f000 808c 	beq.w	8016b56 <pbuf_copy+0x122>
 8016a3e:	fab1 f681 	clz	r6, r1
 8016a42:	460f      	mov	r7, r1
 8016a44:	0976      	lsrs	r6, r6, #5
 8016a46:	2e00      	cmp	r6, #0
 8016a48:	f040 8085 	bne.w	8016b56 <pbuf_copy+0x122>
 8016a4c:	8902      	ldrh	r2, [r0, #8]
 8016a4e:	4605      	mov	r5, r0
 8016a50:	890b      	ldrh	r3, [r1, #8]
 8016a52:	429a      	cmp	r2, r3
 8016a54:	d37f      	bcc.n	8016b56 <pbuf_copy+0x122>
 8016a56:	8943      	ldrh	r3, [r0, #10]
  size_t offset_to = 0, offset_from = 0, len;
 8016a58:	46b0      	mov	r8, r6
 8016a5a:	894c      	ldrh	r4, [r1, #10]
      len = p_to->len - offset_to;
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
    offset_to += len;
    offset_from += len;
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8016a5c:	f8df a10c 	ldr.w	sl, [pc, #268]	; 8016b6c <pbuf_copy+0x138>
 8016a60:	f8df b120 	ldr.w	fp, [pc, #288]	; 8016b84 <pbuf_copy+0x150>
 8016a64:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8016b74 <pbuf_copy+0x140>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8016a68:	eba3 0308 	sub.w	r3, r3, r8
 8016a6c:	1ba4      	subs	r4, r4, r6
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8016a6e:	6868      	ldr	r0, [r5, #4]
 8016a70:	429c      	cmp	r4, r3
 8016a72:	6879      	ldr	r1, [r7, #4]
 8016a74:	4440      	add	r0, r8
 8016a76:	bf28      	it	cs
 8016a78:	461c      	movcs	r4, r3
 8016a7a:	4431      	add	r1, r6
 8016a7c:	4622      	mov	r2, r4
    offset_to += len;
 8016a7e:	44a0      	add	r8, r4
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8016a80:	f008 ffa5 	bl	801f9ce <memcpy>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8016a84:	896b      	ldrh	r3, [r5, #10]
    offset_from += len;
 8016a86:	4426      	add	r6, r4
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8016a88:	4598      	cmp	r8, r3
 8016a8a:	d83d      	bhi.n	8016b08 <pbuf_copy+0xd4>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8016a8c:	897b      	ldrh	r3, [r7, #10]
 8016a8e:	429e      	cmp	r6, r3
 8016a90:	d831      	bhi.n	8016af6 <pbuf_copy+0xc2>
    if (offset_from >= p_from->len) {
 8016a92:	429e      	cmp	r6, r3
 8016a94:	d301      	bcc.n	8016a9a <pbuf_copy+0x66>
      /* on to next p_from (if any) */
      offset_from = 0;
      p_from = p_from->next;
 8016a96:	683f      	ldr	r7, [r7, #0]
      offset_from = 0;
 8016a98:	2600      	movs	r6, #0
    }
    if (offset_to == p_to->len) {
 8016a9a:	896b      	ldrh	r3, [r5, #10]
 8016a9c:	4598      	cmp	r8, r3
 8016a9e:	d011      	beq.n	8016ac4 <pbuf_copy+0x90>
      offset_to = 0;
      p_to = p_to->next;
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8016aa0:	2f00      	cmp	r7, #0
 8016aa2:	d03b      	beq.n	8016b1c <pbuf_copy+0xe8>
 8016aa4:	897c      	ldrh	r4, [r7, #10]
 8016aa6:	893b      	ldrh	r3, [r7, #8]
 8016aa8:	429c      	cmp	r4, r3
 8016aaa:	d016      	beq.n	8016ada <pbuf_copy+0xa6>
 8016aac:	896b      	ldrh	r3, [r5, #10]
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8016aae:	892a      	ldrh	r2, [r5, #8]
 8016ab0:	429a      	cmp	r2, r3
 8016ab2:	d1d9      	bne.n	8016a68 <pbuf_copy+0x34>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8016ab4:	682a      	ldr	r2, [r5, #0]
 8016ab6:	2a00      	cmp	r2, #0
 8016ab8:	d137      	bne.n	8016b2a <pbuf_copy+0xf6>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8016aba:	2f00      	cmp	r7, #0
 8016abc:	d1d4      	bne.n	8016a68 <pbuf_copy+0x34>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8016abe:	2000      	movs	r0, #0
}
 8016ac0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      p_to = p_to->next;
 8016ac4:	682d      	ldr	r5, [r5, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8016ac6:	b90d      	cbnz	r5, 8016acc <pbuf_copy+0x98>
 8016ac8:	2f00      	cmp	r7, #0
 8016aca:	d139      	bne.n	8016b40 <pbuf_copy+0x10c>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8016acc:	b327      	cbz	r7, 8016b18 <pbuf_copy+0xe4>
 8016ace:	897c      	ldrh	r4, [r7, #10]
      offset_to = 0;
 8016ad0:	f04f 0800 	mov.w	r8, #0
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8016ad4:	893b      	ldrh	r3, [r7, #8]
 8016ad6:	429c      	cmp	r4, r3
 8016ad8:	d1e8      	bne.n	8016aac <pbuf_copy+0x78>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8016ada:	683b      	ldr	r3, [r7, #0]
 8016adc:	2b00      	cmp	r3, #0
 8016ade:	d0e5      	beq.n	8016aac <pbuf_copy+0x78>
 8016ae0:	4b22      	ldr	r3, [pc, #136]	; (8016b6c <pbuf_copy+0x138>)
 8016ae2:	f240 32ea 	movw	r2, #1002	; 0x3ea
 8016ae6:	4922      	ldr	r1, [pc, #136]	; (8016b70 <pbuf_copy+0x13c>)
 8016ae8:	4822      	ldr	r0, [pc, #136]	; (8016b74 <pbuf_copy+0x140>)
 8016aea:	f009 ff15 	bl	8020918 <iprintf>
 8016aee:	f06f 0005 	mvn.w	r0, #5
}
 8016af2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8016af6:	4653      	mov	r3, sl
 8016af8:	f240 32da 	movw	r2, #986	; 0x3da
 8016afc:	491e      	ldr	r1, [pc, #120]	; (8016b78 <pbuf_copy+0x144>)
 8016afe:	4648      	mov	r0, r9
 8016b00:	f009 ff0a 	bl	8020918 <iprintf>
 8016b04:	897b      	ldrh	r3, [r7, #10]
 8016b06:	e7c4      	b.n	8016a92 <pbuf_copy+0x5e>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8016b08:	4653      	mov	r3, sl
 8016b0a:	f240 32d9 	movw	r2, #985	; 0x3d9
 8016b0e:	4659      	mov	r1, fp
 8016b10:	4648      	mov	r0, r9
 8016b12:	f009 ff01 	bl	8020918 <iprintf>
 8016b16:	e7b9      	b.n	8016a8c <pbuf_copy+0x58>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8016b18:	2d00      	cmp	r5, #0
 8016b1a:	d0d0      	beq.n	8016abe <pbuf_copy+0x8a>
 8016b1c:	892a      	ldrh	r2, [r5, #8]
 8016b1e:	896b      	ldrh	r3, [r5, #10]
 8016b20:	429a      	cmp	r2, r3
 8016b22:	d1cc      	bne.n	8016abe <pbuf_copy+0x8a>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8016b24:	6828      	ldr	r0, [r5, #0]
 8016b26:	2800      	cmp	r0, #0
 8016b28:	d0ca      	beq.n	8016ac0 <pbuf_copy+0x8c>
 8016b2a:	4b10      	ldr	r3, [pc, #64]	; (8016b6c <pbuf_copy+0x138>)
 8016b2c:	f240 32ef 	movw	r2, #1007	; 0x3ef
 8016b30:	490f      	ldr	r1, [pc, #60]	; (8016b70 <pbuf_copy+0x13c>)
 8016b32:	4810      	ldr	r0, [pc, #64]	; (8016b74 <pbuf_copy+0x140>)
 8016b34:	f009 fef0 	bl	8020918 <iprintf>
 8016b38:	f06f 0005 	mvn.w	r0, #5
}
 8016b3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8016b40:	4b0a      	ldr	r3, [pc, #40]	; (8016b6c <pbuf_copy+0x138>)
 8016b42:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8016b46:	490d      	ldr	r1, [pc, #52]	; (8016b7c <pbuf_copy+0x148>)
 8016b48:	480a      	ldr	r0, [pc, #40]	; (8016b74 <pbuf_copy+0x140>)
 8016b4a:	f009 fee5 	bl	8020918 <iprintf>
 8016b4e:	f06f 000f 	mvn.w	r0, #15
}
 8016b52:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8016b56:	4b05      	ldr	r3, [pc, #20]	; (8016b6c <pbuf_copy+0x138>)
 8016b58:	f240 32ca 	movw	r2, #970	; 0x3ca
 8016b5c:	4908      	ldr	r1, [pc, #32]	; (8016b80 <pbuf_copy+0x14c>)
 8016b5e:	4805      	ldr	r0, [pc, #20]	; (8016b74 <pbuf_copy+0x140>)
 8016b60:	f009 feda 	bl	8020918 <iprintf>
 8016b64:	f06f 000f 	mvn.w	r0, #15
 8016b68:	e7aa      	b.n	8016ac0 <pbuf_copy+0x8c>
 8016b6a:	bf00      	nop
 8016b6c:	0803d4cc 	.word	0x0803d4cc
 8016b70:	0803d62c 	.word	0x0803d62c
 8016b74:	08026800 	.word	0x08026800
 8016b78:	0803d600 	.word	0x0803d600
 8016b7c:	0803d61c 	.word	0x0803d61c
 8016b80:	0803d5b8 	.word	0x0803d5b8
 8016b84:	0803d5e8 	.word	0x0803d5e8

08016b88 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8016b88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  const struct pbuf *p;
  u16_t left = 0;
  u16_t buf_copy_len;
  u16_t copied_total = 0;

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8016b8c:	4605      	mov	r5, r0
 8016b8e:	b368      	cbz	r0, 8016bec <pbuf_copy_partial+0x64>
 8016b90:	460f      	mov	r7, r1
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8016b92:	2900      	cmp	r1, #0
 8016b94:	d035      	beq.n	8016c02 <pbuf_copy_partial+0x7a>
 8016b96:	4690      	mov	r8, r2

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8016b98:	2a00      	cmp	r2, #0
 8016b9a:	d03d      	beq.n	8016c18 <pbuf_copy_partial+0x90>
  u16_t left = 0;
 8016b9c:	2600      	movs	r6, #0
 8016b9e:	e009      	b.n	8016bb4 <pbuf_copy_partial+0x2c>
    if ((offset != 0) && (offset >= p->len)) {
 8016ba0:	429a      	cmp	r2, r3
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8016ba2:	eba3 0102 	sub.w	r1, r3, r2
    if ((offset != 0) && (offset >= p->len)) {
 8016ba6:	d809      	bhi.n	8016bbc <pbuf_copy_partial+0x34>
      offset = (u16_t)(offset - p->len);
 8016ba8:	b28b      	uxth	r3, r1
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8016baa:	682d      	ldr	r5, [r5, #0]
 8016bac:	f1b8 0f00 	cmp.w	r8, #0
 8016bb0:	d019      	beq.n	8016be6 <pbuf_copy_partial+0x5e>
 8016bb2:	b1c5      	cbz	r5, 8016be6 <pbuf_copy_partial+0x5e>
      buf_copy_len = (u16_t)(p->len - offset);
      if (buf_copy_len > len) {
        buf_copy_len = len;
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8016bb4:	19b8      	adds	r0, r7, r6
 8016bb6:	896a      	ldrh	r2, [r5, #10]
    if ((offset != 0) && (offset >= p->len)) {
 8016bb8:	2b00      	cmp	r3, #0
 8016bba:	d1f1      	bne.n	8016ba0 <pbuf_copy_partial+0x18>
      buf_copy_len = (u16_t)(p->len - offset);
 8016bbc:	1ad4      	subs	r4, r2, r3
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8016bbe:	6869      	ldr	r1, [r5, #4]
      buf_copy_len = (u16_t)(p->len - offset);
 8016bc0:	b2a4      	uxth	r4, r4
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8016bc2:	4419      	add	r1, r3
 8016bc4:	4544      	cmp	r4, r8
 8016bc6:	bf28      	it	cs
 8016bc8:	4644      	movcs	r4, r8
 8016bca:	4622      	mov	r2, r4
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8016bcc:	4426      	add	r6, r4
      left = (u16_t)(left + buf_copy_len);
      len = (u16_t)(len - buf_copy_len);
 8016bce:	eba8 0404 	sub.w	r4, r8, r4
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8016bd2:	f008 fefc 	bl	801f9ce <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8016bd6:	b2b6      	uxth	r6, r6
      offset = 0;
 8016bd8:	2300      	movs	r3, #0
      len = (u16_t)(len - buf_copy_len);
 8016bda:	fa1f f884 	uxth.w	r8, r4
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8016bde:	682d      	ldr	r5, [r5, #0]
 8016be0:	f1b8 0f00 	cmp.w	r8, #0
 8016be4:	d1e5      	bne.n	8016bb2 <pbuf_copy_partial+0x2a>
    }
  }
  return copied_total;
}
 8016be6:	4630      	mov	r0, r6
 8016be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8016bec:	4606      	mov	r6, r0
 8016bee:	4b0c      	ldr	r3, [pc, #48]	; (8016c20 <pbuf_copy_partial+0x98>)
 8016bf0:	f240 420a 	movw	r2, #1034	; 0x40a
 8016bf4:	490b      	ldr	r1, [pc, #44]	; (8016c24 <pbuf_copy_partial+0x9c>)
 8016bf6:	480c      	ldr	r0, [pc, #48]	; (8016c28 <pbuf_copy_partial+0xa0>)
 8016bf8:	f009 fe8e 	bl	8020918 <iprintf>
}
 8016bfc:	4630      	mov	r0, r6
 8016bfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8016c02:	463e      	mov	r6, r7
 8016c04:	4b06      	ldr	r3, [pc, #24]	; (8016c20 <pbuf_copy_partial+0x98>)
 8016c06:	f240 420b 	movw	r2, #1035	; 0x40b
 8016c0a:	4908      	ldr	r1, [pc, #32]	; (8016c2c <pbuf_copy_partial+0xa4>)
 8016c0c:	4806      	ldr	r0, [pc, #24]	; (8016c28 <pbuf_copy_partial+0xa0>)
 8016c0e:	f009 fe83 	bl	8020918 <iprintf>
}
 8016c12:	4630      	mov	r0, r6
 8016c14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  u16_t left = 0;
 8016c18:	4616      	mov	r6, r2
}
 8016c1a:	4630      	mov	r0, r6
 8016c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016c20:	0803d4cc 	.word	0x0803d4cc
 8016c24:	0803d658 	.word	0x0803d658
 8016c28:	08026800 	.word	0x08026800
 8016c2c:	0803d678 	.word	0x0803d678

08016c30 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 8016c30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
  size_t copied_total = 0;

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 8016c34:	2800      	cmp	r0, #0
 8016c36:	d04a      	beq.n	8016cce <pbuf_take+0x9e>
 8016c38:	460f      	mov	r7, r1
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8016c3a:	2900      	cmp	r1, #0
 8016c3c:	d03d      	beq.n	8016cba <pbuf_take+0x8a>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 8016c3e:	8903      	ldrh	r3, [r0, #8]
 8016c40:	4690      	mov	r8, r2
 8016c42:	4604      	mov	r4, r0
 8016c44:	4293      	cmp	r3, r2
 8016c46:	d32e      	bcc.n	8016ca6 <pbuf_take+0x76>
  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
    return ERR_ARG;
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 8016c48:	b352      	cbz	r2, 8016ca0 <pbuf_take+0x70>
 8016c4a:	4615      	mov	r5, r2
  size_t copied_total = 0;
 8016c4c:	2600      	movs	r6, #0
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 8016c4e:	f8df b098 	ldr.w	fp, [pc, #152]	; 8016ce8 <pbuf_take+0xb8>
 8016c52:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 8016cfc <pbuf_take+0xcc>
    buf_copy_len = total_copy_len;
    if (buf_copy_len > p->len) {
 8016c56:	8963      	ldrh	r3, [r4, #10]
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 8016c58:	19b9      	adds	r1, r7, r6
 8016c5a:	6860      	ldr	r0, [r4, #4]
 8016c5c:	42ab      	cmp	r3, r5
 8016c5e:	bf28      	it	cs
 8016c60:	462b      	movcs	r3, r5
 8016c62:	4699      	mov	r9, r3
 8016c64:	461a      	mov	r2, r3
    total_copy_len -= buf_copy_len;
    copied_total += buf_copy_len;
 8016c66:	441e      	add	r6, r3
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 8016c68:	f008 feb1 	bl	801f9ce <memcpy>
  for (p = buf; total_copy_len != 0; p = p->next) {
 8016c6c:	ebb5 0509 	subs.w	r5, r5, r9
 8016c70:	6824      	ldr	r4, [r4, #0]
 8016c72:	d009      	beq.n	8016c88 <pbuf_take+0x58>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 8016c74:	2c00      	cmp	r4, #0
 8016c76:	d1ee      	bne.n	8016c56 <pbuf_take+0x26>
 8016c78:	465b      	mov	r3, fp
 8016c7a:	f240 42bd 	movw	r2, #1213	; 0x4bd
 8016c7e:	4651      	mov	r1, sl
 8016c80:	4818      	ldr	r0, [pc, #96]	; (8016ce4 <pbuf_take+0xb4>)
 8016c82:	f009 fe49 	bl	8020918 <iprintf>
 8016c86:	e7e6      	b.n	8016c56 <pbuf_take+0x26>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 8016c88:	45b0      	cmp	r8, r6
 8016c8a:	d009      	beq.n	8016ca0 <pbuf_take+0x70>
 8016c8c:	4b16      	ldr	r3, [pc, #88]	; (8016ce8 <pbuf_take+0xb8>)
 8016c8e:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 8016c92:	4916      	ldr	r1, [pc, #88]	; (8016cec <pbuf_take+0xbc>)
 8016c94:	4813      	ldr	r0, [pc, #76]	; (8016ce4 <pbuf_take+0xb4>)
 8016c96:	f009 fe3f 	bl	8020918 <iprintf>
  return ERR_OK;
 8016c9a:	4628      	mov	r0, r5
}
 8016c9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return ERR_OK;
 8016ca0:	2000      	movs	r0, #0
}
 8016ca2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 8016ca6:	4b10      	ldr	r3, [pc, #64]	; (8016ce8 <pbuf_take+0xb8>)
 8016ca8:	f240 42b5 	movw	r2, #1205	; 0x4b5
 8016cac:	4910      	ldr	r1, [pc, #64]	; (8016cf0 <pbuf_take+0xc0>)
 8016cae:	480d      	ldr	r0, [pc, #52]	; (8016ce4 <pbuf_take+0xb4>)
 8016cb0:	f009 fe32 	bl	8020918 <iprintf>
 8016cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8016cb8:	e7f0      	b.n	8016c9c <pbuf_take+0x6c>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8016cba:	4b0b      	ldr	r3, [pc, #44]	; (8016ce8 <pbuf_take+0xb8>)
 8016cbc:	f240 42b4 	movw	r2, #1204	; 0x4b4
 8016cc0:	490c      	ldr	r1, [pc, #48]	; (8016cf4 <pbuf_take+0xc4>)
 8016cc2:	4808      	ldr	r0, [pc, #32]	; (8016ce4 <pbuf_take+0xb4>)
 8016cc4:	f009 fe28 	bl	8020918 <iprintf>
 8016cc8:	f06f 000f 	mvn.w	r0, #15
 8016ccc:	e7e6      	b.n	8016c9c <pbuf_take+0x6c>
  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 8016cce:	4b06      	ldr	r3, [pc, #24]	; (8016ce8 <pbuf_take+0xb8>)
 8016cd0:	f240 42b3 	movw	r2, #1203	; 0x4b3
 8016cd4:	4908      	ldr	r1, [pc, #32]	; (8016cf8 <pbuf_take+0xc8>)
 8016cd6:	4803      	ldr	r0, [pc, #12]	; (8016ce4 <pbuf_take+0xb4>)
 8016cd8:	f009 fe1e 	bl	8020918 <iprintf>
 8016cdc:	f06f 000f 	mvn.w	r0, #15
 8016ce0:	e7dc      	b.n	8016c9c <pbuf_take+0x6c>
 8016ce2:	bf00      	nop
 8016ce4:	08026800 	.word	0x08026800
 8016ce8:	0803d4cc 	.word	0x0803d4cc
 8016cec:	0803d7d8 	.word	0x0803d7d8
 8016cf0:	0803d7a0 	.word	0x0803d7a0
 8016cf4:	0803d784 	.word	0x0803d784
 8016cf8:	0803d76c 	.word	0x0803d76c
 8016cfc:	0803d7c0 	.word	0x0803d7c0

08016d00 <pbuf_take_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 8016d00:	b380      	cbz	r0, 8016d64 <pbuf_take_at+0x64>
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset)
{
 8016d02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016d04:	4604      	mov	r4, r0
  while ((q != NULL) && (q->len <= offset_left)) {
 8016d06:	8940      	ldrh	r0, [r0, #10]
 8016d08:	460e      	mov	r6, r1
 8016d0a:	4615      	mov	r5, r2
 8016d0c:	4283      	cmp	r3, r0
 8016d0e:	d203      	bcs.n	8016d18 <pbuf_take_at+0x18>
 8016d10:	e00a      	b.n	8016d28 <pbuf_take_at+0x28>
 8016d12:	8960      	ldrh	r0, [r4, #10]
 8016d14:	4298      	cmp	r0, r3
 8016d16:	d807      	bhi.n	8016d28 <pbuf_take_at+0x28>
    offset_left = (u16_t)(offset_left - q->len);
 8016d18:	1a1b      	subs	r3, r3, r0
    q = q->next;
 8016d1a:	6824      	ldr	r4, [r4, #0]
    offset_left = (u16_t)(offset_left - q->len);
 8016d1c:	b29b      	uxth	r3, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 8016d1e:	2c00      	cmp	r4, #0
 8016d20:	d1f7      	bne.n	8016d12 <pbuf_take_at+0x12>
    if (remaining_len > 0) {
      return pbuf_take(q->next, src_ptr, remaining_len);
    }
    return ERR_OK;
  }
  return ERR_MEM;
 8016d22:	f04f 30ff 	mov.w	r0, #4294967295
}
 8016d26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((q != NULL) && (q->tot_len >= target_offset + len)) {
 8016d28:	8921      	ldrh	r1, [r4, #8]
 8016d2a:	195a      	adds	r2, r3, r5
 8016d2c:	4291      	cmp	r1, r2
 8016d2e:	dbf8      	blt.n	8016d22 <pbuf_take_at+0x22>
    first_copy_len = (u16_t)LWIP_MIN(q->len - target_offset, len);
 8016d30:	8962      	ldrh	r2, [r4, #10]
 8016d32:	6860      	ldr	r0, [r4, #4]
 8016d34:	1ad2      	subs	r2, r2, r3
 8016d36:	4418      	add	r0, r3
 8016d38:	42aa      	cmp	r2, r5
 8016d3a:	da0d      	bge.n	8016d58 <pbuf_take_at+0x58>
 8016d3c:	b297      	uxth	r7, r2
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 8016d3e:	4631      	mov	r1, r6
 8016d40:	463a      	mov	r2, r7
 8016d42:	f008 fe44 	bl	801f9ce <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
 8016d46:	1be8      	subs	r0, r5, r7
 8016d48:	b282      	uxth	r2, r0
    if (remaining_len > 0) {
 8016d4a:	b14a      	cbz	r2, 8016d60 <pbuf_take_at+0x60>
      return pbuf_take(q->next, src_ptr, remaining_len);
 8016d4c:	19f1      	adds	r1, r6, r7
 8016d4e:	6820      	ldr	r0, [r4, #0]
}
 8016d50:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      return pbuf_take(q->next, src_ptr, remaining_len);
 8016d54:	f7ff bf6c 	b.w	8016c30 <pbuf_take>
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 8016d58:	462a      	mov	r2, r5
 8016d5a:	4631      	mov	r1, r6
 8016d5c:	f008 fe37 	bl	801f9ce <memcpy>
    return ERR_OK;
 8016d60:	2000      	movs	r0, #0
}
 8016d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return ERR_MEM;
 8016d64:	f04f 30ff 	mov.w	r0, #4294967295
}
 8016d68:	4770      	bx	lr
 8016d6a:	bf00      	nop

08016d6c <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8016d6c:	b538      	push	{r3, r4, r5, lr}
 8016d6e:	4614      	mov	r4, r2
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8016d70:	460a      	mov	r2, r1
 8016d72:	8921      	ldrh	r1, [r4, #8]
 8016d74:	f7ff fce6 	bl	8016744 <pbuf_alloc>
  if (q == NULL) {
 8016d78:	4605      	mov	r5, r0
 8016d7a:	b150      	cbz	r0, 8016d92 <pbuf_clone+0x26>
    return NULL;
  }
  err = pbuf_copy(q, p);
 8016d7c:	4621      	mov	r1, r4
 8016d7e:	f7ff fe59 	bl	8016a34 <pbuf_copy>
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8016d82:	b130      	cbz	r0, 8016d92 <pbuf_clone+0x26>
 8016d84:	4b04      	ldr	r3, [pc, #16]	; (8016d98 <pbuf_clone+0x2c>)
 8016d86:	f240 5224 	movw	r2, #1316	; 0x524
 8016d8a:	4904      	ldr	r1, [pc, #16]	; (8016d9c <pbuf_clone+0x30>)
 8016d8c:	4804      	ldr	r0, [pc, #16]	; (8016da0 <pbuf_clone+0x34>)
 8016d8e:	f009 fdc3 	bl	8020918 <iprintf>
  return q;
}
 8016d92:	4628      	mov	r0, r5
 8016d94:	bd38      	pop	{r3, r4, r5, pc}
 8016d96:	bf00      	nop
 8016d98:	0803d4cc 	.word	0x0803d4cc
 8016d9c:	0803d5a4 	.word	0x0803d5a4
 8016da0:	08026800 	.word	0x08026800

08016da4 <pbuf_try_get_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 8016da4:	b158      	cbz	r0, 8016dbe <pbuf_try_get_at+0x1a>
 8016da6:	8943      	ldrh	r3, [r0, #10]
 8016da8:	4299      	cmp	r1, r3
 8016daa:	d203      	bcs.n	8016db4 <pbuf_try_get_at+0x10>
 8016dac:	e00a      	b.n	8016dc4 <pbuf_try_get_at+0x20>
 8016dae:	8943      	ldrh	r3, [r0, #10]
 8016db0:	428b      	cmp	r3, r1
 8016db2:	d807      	bhi.n	8016dc4 <pbuf_try_get_at+0x20>
    offset_left = (u16_t)(offset_left - q->len);
 8016db4:	1ac9      	subs	r1, r1, r3
    q = q->next;
 8016db6:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 8016db8:	b289      	uxth	r1, r1
  while ((q != NULL) && (q->len <= offset_left)) {
 8016dba:	2800      	cmp	r0, #0
 8016dbc:	d1f7      	bne.n	8016dae <pbuf_try_get_at+0xa>

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
    return ((u8_t *)q->payload)[q_idx];
  }
  return -1;
 8016dbe:	f04f 30ff 	mov.w	r0, #4294967295
 8016dc2:	4770      	bx	lr
    return ((u8_t *)q->payload)[q_idx];
 8016dc4:	6843      	ldr	r3, [r0, #4]
 8016dc6:	5c58      	ldrb	r0, [r3, r1]
}
 8016dc8:	4770      	bx	lr
 8016dca:	bf00      	nop

08016dcc <pbuf_put_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 8016dcc:	b158      	cbz	r0, 8016de6 <pbuf_put_at+0x1a>
 8016dce:	8943      	ldrh	r3, [r0, #10]
 8016dd0:	4299      	cmp	r1, r3
 8016dd2:	d203      	bcs.n	8016ddc <pbuf_put_at+0x10>
 8016dd4:	e008      	b.n	8016de8 <pbuf_put_at+0x1c>
 8016dd6:	8943      	ldrh	r3, [r0, #10]
 8016dd8:	428b      	cmp	r3, r1
 8016dda:	d805      	bhi.n	8016de8 <pbuf_put_at+0x1c>
    offset_left = (u16_t)(offset_left - q->len);
 8016ddc:	1ac9      	subs	r1, r1, r3
    q = q->next;
 8016dde:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 8016de0:	b289      	uxth	r1, r1
  while ((q != NULL) && (q->len <= offset_left)) {
 8016de2:	2800      	cmp	r0, #0
 8016de4:	d1f7      	bne.n	8016dd6 <pbuf_put_at+0xa>

  /* write requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
    ((u8_t *)q->payload)[q_idx] = data;
  }
}
 8016de6:	4770      	bx	lr
    ((u8_t *)q->payload)[q_idx] = data;
 8016de8:	6843      	ldr	r3, [r0, #4]
 8016dea:	545a      	strb	r2, [r3, r1]
}
 8016dec:	4770      	bx	lr
 8016dee:	bf00      	nop

08016df0 <raw_input>:
 *           caller).
 *
 */
raw_input_state_t
raw_input(struct pbuf *p, struct netif *inp)
{
 8016df0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct raw_pcb *pcb, *prev;
  s16_t proto;
  raw_input_state_t ret = RAW_INPUT_NONE;
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8016df4:	4b34      	ldr	r3, [pc, #208]	; (8016ec8 <raw_input+0xd8>)
{
 8016df6:	4680      	mov	r8, r0
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
  }
#endif /* LWIP_IPV4 */

  prev = NULL;
  pcb = raw_pcbs;
 8016df8:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 8016edc <raw_input+0xec>
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8016dfc:	6819      	ldr	r1, [r3, #0]
 8016dfe:	6958      	ldr	r0, [r3, #20]
 8016e00:	f007 fb2e 	bl	801e460 <ip4_addr_isbroadcast_u32>
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
 8016e04:	f8d8 3004 	ldr.w	r3, [r8, #4]
  pcb = raw_pcbs;
 8016e08:	f8db 4000 	ldr.w	r4, [fp]
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
 8016e0c:	7a5d      	ldrb	r5, [r3, #9]
  /* loop through all raw pcbs until the packet is eaten by one */
  /* this allows multiple pcbs to match against the packet by design */
  while (pcb != NULL) {
 8016e0e:	2c00      	cmp	r4, #0
 8016e10:	d04b      	beq.n	8016eaa <raw_input+0xba>
 8016e12:	4681      	mov	r9, r0
  raw_input_state_t ret = RAW_INPUT_NONE;
 8016e14:	2000      	movs	r0, #0
 8016e16:	46ca      	mov	sl, r9
  prev = NULL;
 8016e18:	4606      	mov	r6, r0
 8016e1a:	e004      	b.n	8016e26 <raw_input+0x36>
      }
      /* no receive callback function was set for this raw PCB */
    }
    /* drop the packet */
    prev = pcb;
    pcb = pcb->next;
 8016e1c:	68e3      	ldr	r3, [r4, #12]
 8016e1e:	4626      	mov	r6, r4
  while (pcb != NULL) {
 8016e20:	2b00      	cmp	r3, #0
 8016e22:	d037      	beq.n	8016e94 <raw_input+0xa4>
 8016e24:	461c      	mov	r4, r3
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 8016e26:	7c23      	ldrb	r3, [r4, #16]
 8016e28:	42ab      	cmp	r3, r5
 8016e2a:	d1f7      	bne.n	8016e1c <raw_input+0x2c>
 8016e2c:	7a22      	ldrb	r2, [r4, #8]
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016e2e:	b13a      	cbz	r2, 8016e40 <raw_input+0x50>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8016e30:	4b25      	ldr	r3, [pc, #148]	; (8016ec8 <raw_input+0xd8>)
 8016e32:	685b      	ldr	r3, [r3, #4]
 8016e34:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016e38:	3301      	adds	r3, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016e3a:	b2db      	uxtb	r3, r3
 8016e3c:	429a      	cmp	r2, r3
 8016e3e:	d1ed      	bne.n	8016e1c <raw_input+0x2c>
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 8016e40:	6823      	ldr	r3, [r4, #0]
    if (broadcast != 0) {
 8016e42:	f1ba 0f00 	cmp.w	sl, #0
 8016e46:	d027      	beq.n	8016e98 <raw_input+0xa8>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip))) {
 8016e48:	2b00      	cmp	r3, #0
 8016e4a:	d1e7      	bne.n	8016e1c <raw_input+0x2c>
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 8016e4c:	7c63      	ldrb	r3, [r4, #17]
 8016e4e:	07db      	lsls	r3, r3, #31
 8016e50:	d504      	bpl.n	8016e5c <raw_input+0x6c>
        (((pcb->flags & RAW_FLAGS_CONNECTED) == 0) ||
 8016e52:	4b1d      	ldr	r3, [pc, #116]	; (8016ec8 <raw_input+0xd8>)
 8016e54:	6862      	ldr	r2, [r4, #4]
 8016e56:	691b      	ldr	r3, [r3, #16]
 8016e58:	429a      	cmp	r2, r3
 8016e5a:	d1df      	bne.n	8016e1c <raw_input+0x2c>
      if (pcb->recv != NULL) {
 8016e5c:	f8d4 9014 	ldr.w	r9, [r4, #20]
 8016e60:	f1b9 0f00 	cmp.w	r9, #0
 8016e64:	d0da      	beq.n	8016e1c <raw_input+0x2c>
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 8016e66:	4b19      	ldr	r3, [pc, #100]	; (8016ecc <raw_input+0xdc>)
 8016e68:	4642      	mov	r2, r8
 8016e6a:	4621      	mov	r1, r4
 8016e6c:	69a0      	ldr	r0, [r4, #24]
        void *old_payload = p->payload;
 8016e6e:	f8d8 7004 	ldr.w	r7, [r8, #4]
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 8016e72:	47c8      	blx	r9
        if (eaten != 0) {
 8016e74:	b9d8      	cbnz	r0, 8016eae <raw_input+0xbe>
          LWIP_ASSERT("raw pcb recv callback altered pbuf payload pointer without eating packet",
 8016e76:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8016e7a:	42bb      	cmp	r3, r7
 8016e7c:	d013      	beq.n	8016ea6 <raw_input+0xb6>
 8016e7e:	4b14      	ldr	r3, [pc, #80]	; (8016ed0 <raw_input+0xe0>)
 8016e80:	22c1      	movs	r2, #193	; 0xc1
 8016e82:	4914      	ldr	r1, [pc, #80]	; (8016ed4 <raw_input+0xe4>)
 8016e84:	4626      	mov	r6, r4
 8016e86:	4814      	ldr	r0, [pc, #80]	; (8016ed8 <raw_input+0xe8>)
 8016e88:	f009 fd46 	bl	8020918 <iprintf>
    pcb = pcb->next;
 8016e8c:	68e3      	ldr	r3, [r4, #12]
        ret = RAW_INPUT_DELIVERED;
 8016e8e:	2002      	movs	r0, #2
  while (pcb != NULL) {
 8016e90:	2b00      	cmp	r3, #0
 8016e92:	d1c7      	bne.n	8016e24 <raw_input+0x34>
  }
  return ret;
}
 8016e94:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) ||
 8016e98:	2b00      	cmp	r3, #0
 8016e9a:	d0d7      	beq.n	8016e4c <raw_input+0x5c>
 8016e9c:	4a0a      	ldr	r2, [pc, #40]	; (8016ec8 <raw_input+0xd8>)
 8016e9e:	6952      	ldr	r2, [r2, #20]
 8016ea0:	4293      	cmp	r3, r2
 8016ea2:	d1bb      	bne.n	8016e1c <raw_input+0x2c>
 8016ea4:	e7d2      	b.n	8016e4c <raw_input+0x5c>
        ret = RAW_INPUT_DELIVERED;
 8016ea6:	2002      	movs	r0, #2
 8016ea8:	e7b8      	b.n	8016e1c <raw_input+0x2c>
  raw_input_state_t ret = RAW_INPUT_NONE;
 8016eaa:	4620      	mov	r0, r4
 8016eac:	e7f2      	b.n	8016e94 <raw_input+0xa4>
          if (prev != NULL) {
 8016eae:	b146      	cbz	r6, 8016ec2 <raw_input+0xd2>
            prev->next = pcb->next;
 8016eb0:	68e2      	ldr	r2, [r4, #12]
          return RAW_INPUT_EATEN;
 8016eb2:	2001      	movs	r0, #1
            pcb->next = raw_pcbs;
 8016eb4:	f8db 3000 	ldr.w	r3, [fp]
            prev->next = pcb->next;
 8016eb8:	60f2      	str	r2, [r6, #12]
            raw_pcbs = pcb;
 8016eba:	f8cb 4000 	str.w	r4, [fp]
            pcb->next = raw_pcbs;
 8016ebe:	60e3      	str	r3, [r4, #12]
 8016ec0:	e7e8      	b.n	8016e94 <raw_input+0xa4>
          return RAW_INPUT_EATEN;
 8016ec2:	2001      	movs	r0, #1
 8016ec4:	e7e6      	b.n	8016e94 <raw_input+0xa4>
 8016ec6:	bf00      	nop
 8016ec8:	20026a24 	.word	0x20026a24
 8016ecc:	20026a34 	.word	0x20026a34
 8016ed0:	0803d7f0 	.word	0x0803d7f0
 8016ed4:	0803d820 	.word	0x0803d820
 8016ed8:	08026800 	.word	0x08026800
 8016edc:	20022398 	.word	0x20022398

08016ee0 <raw_netif_ip_addr_changed>:
 */
void raw_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct raw_pcb *rpcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8016ee0:	b1a8      	cbz	r0, 8016f0e <raw_netif_ip_addr_changed+0x2e>
 8016ee2:	6802      	ldr	r2, [r0, #0]
 8016ee4:	b199      	cbz	r1, 8016f0e <raw_netif_ip_addr_changed+0x2e>
 8016ee6:	b192      	cbz	r2, 8016f0e <raw_netif_ip_addr_changed+0x2e>
 8016ee8:	680b      	ldr	r3, [r1, #0]
 8016eea:	b183      	cbz	r3, 8016f0e <raw_netif_ip_addr_changed+0x2e>
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 8016eec:	4b08      	ldr	r3, [pc, #32]	; (8016f10 <raw_netif_ip_addr_changed+0x30>)
 8016eee:	681b      	ldr	r3, [r3, #0]
 8016ef0:	b16b      	cbz	r3, 8016f0e <raw_netif_ip_addr_changed+0x2e>
{
 8016ef2:	b410      	push	{r4}
 8016ef4:	e000      	b.n	8016ef8 <raw_netif_ip_addr_changed+0x18>
 8016ef6:	6802      	ldr	r2, [r0, #0]
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&rpcb->local_ip, old_addr)) {
 8016ef8:	681c      	ldr	r4, [r3, #0]
 8016efa:	4294      	cmp	r4, r2
 8016efc:	d101      	bne.n	8016f02 <raw_netif_ip_addr_changed+0x22>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(rpcb->local_ip, *new_addr);
 8016efe:	680a      	ldr	r2, [r1, #0]
 8016f00:	601a      	str	r2, [r3, #0]
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 8016f02:	68db      	ldr	r3, [r3, #12]
 8016f04:	2b00      	cmp	r3, #0
 8016f06:	d1f6      	bne.n	8016ef6 <raw_netif_ip_addr_changed+0x16>
      }
    }
  }
}
 8016f08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016f0c:	4770      	bx	lr
 8016f0e:	4770      	bx	lr
 8016f10:	20022398 	.word	0x20022398

08016f14 <stats_init>:
#ifdef LWIP_DEBUG
#if MEM_STATS
  lwip_stats.mem.name = "MEM";
#endif /* MEM_STATS */
#endif /* LWIP_DEBUG */
}
 8016f14:	4770      	bx	lr
 8016f16:	bf00      	nop

08016f18 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8016f18:	f8df c060 	ldr.w	ip, [pc, #96]	; 8016f7c <tcp_new_port+0x64>
 8016f1c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8016f20:	b4f0      	push	{r4, r5, r6, r7}
 8016f22:	f8bc 0000 	ldrh.w	r0, [ip]
  u16_t n = 0;
  struct tcp_pcb *pcb;

again:
  tcp_port++;
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8016f26:	f64f 76ff 	movw	r6, #65535	; 0xffff
 8016f2a:	4f11      	ldr	r7, [pc, #68]	; (8016f70 <tcp_new_port+0x58>)
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8016f2c:	4d11      	ldr	r5, [pc, #68]	; (8016f74 <tcp_new_port+0x5c>)
  tcp_port++;
 8016f2e:	3001      	adds	r0, #1
 8016f30:	4c11      	ldr	r4, [pc, #68]	; (8016f78 <tcp_new_port+0x60>)
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8016f32:	462b      	mov	r3, r5
  tcp_port++;
 8016f34:	b280      	uxth	r0, r0
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8016f36:	42b0      	cmp	r0, r6
 8016f38:	bf08      	it	eq
 8016f3a:	f44f 4040 	moveq.w	r0, #49152	; 0xc000
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8016f3e:	681b      	ldr	r3, [r3, #0]
 8016f40:	b913      	cbnz	r3, 8016f48 <tcp_new_port+0x30>
 8016f42:	e00c      	b.n	8016f5e <tcp_new_port+0x46>
 8016f44:	68db      	ldr	r3, [r3, #12]
 8016f46:	b153      	cbz	r3, 8016f5e <tcp_new_port+0x46>
      if (pcb->local_port == tcp_port) {
 8016f48:	8ada      	ldrh	r2, [r3, #22]
 8016f4a:	4282      	cmp	r2, r0
 8016f4c:	d1fa      	bne.n	8016f44 <tcp_new_port+0x2c>
 8016f4e:	3901      	subs	r1, #1
 8016f50:	b289      	uxth	r1, r1
        n++;
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8016f52:	2900      	cmp	r1, #0
 8016f54:	d1eb      	bne.n	8016f2e <tcp_new_port+0x16>
 8016f56:	f8ac 0000 	strh.w	r0, [ip]
          return 0;
 8016f5a:	4608      	mov	r0, r1
 8016f5c:	e006      	b.n	8016f6c <tcp_new_port+0x54>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8016f5e:	42a7      	cmp	r7, r4
 8016f60:	d002      	beq.n	8016f68 <tcp_new_port+0x50>
 8016f62:	f854 3b04 	ldr.w	r3, [r4], #4
 8016f66:	e7ea      	b.n	8016f3e <tcp_new_port+0x26>
 8016f68:	f8ac 0000 	strh.w	r0, [ip]
        goto again;
      }
    }
  }
  return tcp_port;
}
 8016f6c:	bcf0      	pop	{r4, r5, r6, r7}
 8016f6e:	4770      	bx	lr
 8016f70:	0803db6c 	.word	0x0803db6c
 8016f74:	20036230 	.word	0x20036230
 8016f78:	0803db60 	.word	0x0803db60
 8016f7c:	200003d8 	.word	0x200003d8

08016f80 <tcp_close_shutdown_fin>:
{
 8016f80:	b510      	push	{r4, lr}
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8016f82:	4604      	mov	r4, r0
 8016f84:	b310      	cbz	r0, 8016fcc <tcp_close_shutdown_fin+0x4c>
  switch (pcb->state) {
 8016f86:	7d23      	ldrb	r3, [r4, #20]
 8016f88:	2b04      	cmp	r3, #4
 8016f8a:	d005      	beq.n	8016f98 <tcp_close_shutdown_fin+0x18>
 8016f8c:	2b07      	cmp	r3, #7
 8016f8e:	d00e      	beq.n	8016fae <tcp_close_shutdown_fin+0x2e>
 8016f90:	2b03      	cmp	r3, #3
 8016f92:	d001      	beq.n	8016f98 <tcp_close_shutdown_fin+0x18>
      return ERR_OK;
 8016f94:	2000      	movs	r0, #0
}
 8016f96:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 8016f98:	4620      	mov	r0, r4
 8016f9a:	f003 fdcd 	bl	801ab38 <tcp_send_fin>
      if (err == ERR_OK) {
 8016f9e:	b950      	cbnz	r0, 8016fb6 <tcp_close_shutdown_fin+0x36>
        pcb->state = FIN_WAIT_1;
 8016fa0:	2305      	movs	r3, #5
 8016fa2:	7523      	strb	r3, [r4, #20]
    tcp_output(pcb);
 8016fa4:	4620      	mov	r0, r4
 8016fa6:	f003 ff35 	bl	801ae14 <tcp_output>
 8016faa:	2000      	movs	r0, #0
}
 8016fac:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 8016fae:	4620      	mov	r0, r4
 8016fb0:	f003 fdc2 	bl	801ab38 <tcp_send_fin>
      if (err == ERR_OK) {
 8016fb4:	b138      	cbz	r0, 8016fc6 <tcp_close_shutdown_fin+0x46>
  } else if (err == ERR_MEM) {
 8016fb6:	1c43      	adds	r3, r0, #1
 8016fb8:	d1ed      	bne.n	8016f96 <tcp_close_shutdown_fin+0x16>
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8016fba:	8b63      	ldrh	r3, [r4, #26]
    return ERR_OK;
 8016fbc:	2000      	movs	r0, #0
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8016fbe:	f043 0308 	orr.w	r3, r3, #8
 8016fc2:	8363      	strh	r3, [r4, #26]
}
 8016fc4:	bd10      	pop	{r4, pc}
        pcb->state = LAST_ACK;
 8016fc6:	2309      	movs	r3, #9
 8016fc8:	7523      	strb	r3, [r4, #20]
 8016fca:	e7eb      	b.n	8016fa4 <tcp_close_shutdown_fin+0x24>
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8016fcc:	4b03      	ldr	r3, [pc, #12]	; (8016fdc <tcp_close_shutdown_fin+0x5c>)
 8016fce:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8016fd2:	4903      	ldr	r1, [pc, #12]	; (8016fe0 <tcp_close_shutdown_fin+0x60>)
 8016fd4:	4803      	ldr	r0, [pc, #12]	; (8016fe4 <tcp_close_shutdown_fin+0x64>)
 8016fd6:	f009 fc9f 	bl	8020918 <iprintf>
 8016fda:	e7d4      	b.n	8016f86 <tcp_close_shutdown_fin+0x6>
 8016fdc:	0803d99c 	.word	0x0803d99c
 8016fe0:	0803d9cc 	.word	0x0803d9cc
 8016fe4:	08026800 	.word	0x08026800

08016fe8 <tcp_init>:
{
 8016fe8:	b508      	push	{r3, lr}
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8016fea:	f009 fd25 	bl	8020a38 <rand>
 8016fee:	4b02      	ldr	r3, [pc, #8]	; (8016ff8 <tcp_init+0x10>)
 8016ff0:	4a02      	ldr	r2, [pc, #8]	; (8016ffc <tcp_init+0x14>)
 8016ff2:	4303      	orrs	r3, r0
 8016ff4:	8013      	strh	r3, [r2, #0]
}
 8016ff6:	bd08      	pop	{r3, pc}
 8016ff8:	ffffc000 	.word	0xffffc000
 8016ffc:	200003d8 	.word	0x200003d8

08017000 <tcp_free>:
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8017000:	7d03      	ldrb	r3, [r0, #20]
 8017002:	2b01      	cmp	r3, #1
{
 8017004:	b510      	push	{r4, lr}
 8017006:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8017008:	d005      	beq.n	8017016 <tcp_free+0x16>
  memp_free(MEMP_TCP_PCB, pcb);
 801700a:	4621      	mov	r1, r4
 801700c:	2002      	movs	r0, #2
}
 801700e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 8017012:	f7ff b84f 	b.w	80160b4 <memp_free>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8017016:	4906      	ldr	r1, [pc, #24]	; (8017030 <tcp_free+0x30>)
 8017018:	22d4      	movs	r2, #212	; 0xd4
 801701a:	4b06      	ldr	r3, [pc, #24]	; (8017034 <tcp_free+0x34>)
 801701c:	4806      	ldr	r0, [pc, #24]	; (8017038 <tcp_free+0x38>)
 801701e:	f009 fc7b 	bl	8020918 <iprintf>
  memp_free(MEMP_TCP_PCB, pcb);
 8017022:	4621      	mov	r1, r4
 8017024:	2002      	movs	r0, #2
}
 8017026:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 801702a:	f7ff b843 	b.w	80160b4 <memp_free>
 801702e:	bf00      	nop
 8017030:	0803da90 	.word	0x0803da90
 8017034:	0803d99c 	.word	0x0803d99c
 8017038:	08026800 	.word	0x08026800

0801703c <tcp_bind>:
{
 801703c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ipaddr = IP4_ADDR_ANY;
 801703e:	4d25      	ldr	r5, [pc, #148]	; (80170d4 <tcp_bind+0x98>)
 8017040:	2900      	cmp	r1, #0
 8017042:	bf18      	it	ne
 8017044:	460d      	movne	r5, r1
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8017046:	2800      	cmp	r0, #0
 8017048:	d03a      	beq.n	80170c0 <tcp_bind+0x84>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 801704a:	7d01      	ldrb	r1, [r0, #20]
 801704c:	4606      	mov	r6, r0
 801704e:	bb69      	cbnz	r1, 80170ac <tcp_bind+0x70>
  if (port == 0) {
 8017050:	b30a      	cbz	r2, 8017096 <tcp_bind+0x5a>
 8017052:	4b21      	ldr	r3, [pc, #132]	; (80170d8 <tcp_bind+0x9c>)
 8017054:	4f21      	ldr	r7, [pc, #132]	; (80170dc <tcp_bind+0xa0>)
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8017056:	681b      	ldr	r3, [r3, #0]
 8017058:	b913      	cbnz	r3, 8017060 <tcp_bind+0x24>
 801705a:	e00d      	b.n	8017078 <tcp_bind+0x3c>
 801705c:	68db      	ldr	r3, [r3, #12]
 801705e:	b15b      	cbz	r3, 8017078 <tcp_bind+0x3c>
        if (cpcb->local_port == port) {
 8017060:	8ad8      	ldrh	r0, [r3, #22]
 8017062:	4290      	cmp	r0, r2
 8017064:	d1fa      	bne.n	801705c <tcp_bind+0x20>
                (ip_addr_isany(&cpcb->local_ip) ||
 8017066:	6818      	ldr	r0, [r3, #0]
 8017068:	b118      	cbz	r0, 8017072 <tcp_bind+0x36>
                 ip_addr_isany(ipaddr) ||
 801706a:	682c      	ldr	r4, [r5, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 801706c:	b10c      	cbz	r4, 8017072 <tcp_bind+0x36>
 801706e:	42a0      	cmp	r0, r4
 8017070:	d1f4      	bne.n	801705c <tcp_bind+0x20>
              return ERR_USE;
 8017072:	f06f 0007 	mvn.w	r0, #7
}
 8017076:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    for (i = 0; i < max_pcb_list; i++) {
 8017078:	3101      	adds	r1, #1
 801707a:	2904      	cmp	r1, #4
 801707c:	d113      	bne.n	80170a6 <tcp_bind+0x6a>
  if (!ip_addr_isany(ipaddr)
 801707e:	682b      	ldr	r3, [r5, #0]
 8017080:	b103      	cbz	r3, 8017084 <tcp_bind+0x48>
    ip_addr_set(&pcb->local_ip, ipaddr);
 8017082:	6033      	str	r3, [r6, #0]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8017084:	4b16      	ldr	r3, [pc, #88]	; (80170e0 <tcp_bind+0xa4>)
  pcb->local_port = port;
 8017086:	82f2      	strh	r2, [r6, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8017088:	681a      	ldr	r2, [r3, #0]
 801708a:	601e      	str	r6, [r3, #0]
 801708c:	60f2      	str	r2, [r6, #12]
 801708e:	f004 f9f5 	bl	801b47c <tcp_timer_needed>
  return ERR_OK;
 8017092:	2000      	movs	r0, #0
}
 8017094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    port = tcp_new_port();
 8017096:	f7ff ff3f 	bl	8016f18 <tcp_new_port>
    if (port == 0) {
 801709a:	4602      	mov	r2, r0
 801709c:	2800      	cmp	r0, #0
 801709e:	d1ee      	bne.n	801707e <tcp_bind+0x42>
      return ERR_BUF;
 80170a0:	f06f 0001 	mvn.w	r0, #1
}
 80170a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80170a6:	f857 3021 	ldr.w	r3, [r7, r1, lsl #2]
 80170aa:	e7d4      	b.n	8017056 <tcp_bind+0x1a>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 80170ac:	4b0d      	ldr	r3, [pc, #52]	; (80170e4 <tcp_bind+0xa8>)
 80170ae:	f240 22ab 	movw	r2, #683	; 0x2ab
 80170b2:	490d      	ldr	r1, [pc, #52]	; (80170e8 <tcp_bind+0xac>)
 80170b4:	480d      	ldr	r0, [pc, #52]	; (80170ec <tcp_bind+0xb0>)
 80170b6:	f009 fc2f 	bl	8020918 <iprintf>
 80170ba:	f06f 0005 	mvn.w	r0, #5
}
 80170be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80170c0:	4b08      	ldr	r3, [pc, #32]	; (80170e4 <tcp_bind+0xa8>)
 80170c2:	f240 22a9 	movw	r2, #681	; 0x2a9
 80170c6:	490a      	ldr	r1, [pc, #40]	; (80170f0 <tcp_bind+0xb4>)
 80170c8:	4808      	ldr	r0, [pc, #32]	; (80170ec <tcp_bind+0xb0>)
 80170ca:	f009 fc25 	bl	8020918 <iprintf>
 80170ce:	f06f 000f 	mvn.w	r0, #15
}
 80170d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80170d4:	0803f4f0 	.word	0x0803f4f0
 80170d8:	20036230 	.word	0x20036230
 80170dc:	0803db5c 	.word	0x0803db5c
 80170e0:	20036234 	.word	0x20036234
 80170e4:	0803d99c 	.word	0x0803d99c
 80170e8:	0803d904 	.word	0x0803d904
 80170ec:	08026800 	.word	0x08026800
 80170f0:	0803d8ec 	.word	0x0803d8ec

080170f4 <tcp_listen_with_backlog_and_err>:
{
 80170f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80170f6:	4616      	mov	r6, r2
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 80170f8:	4605      	mov	r5, r0
 80170fa:	2800      	cmp	r0, #0
 80170fc:	d053      	beq.n	80171a6 <tcp_listen_with_backlog_and_err+0xb2>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 80170fe:	7d07      	ldrb	r7, [r0, #20]
 8017100:	2f00      	cmp	r7, #0
 8017102:	d145      	bne.n	8017190 <tcp_listen_with_backlog_and_err+0x9c>
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 8017104:	f240 3272 	movw	r2, #882	; 0x372
 8017108:	492c      	ldr	r1, [pc, #176]	; (80171bc <tcp_listen_with_backlog_and_err+0xc8>)
 801710a:	2003      	movs	r0, #3
 801710c:	f7fe ffae 	bl	801606c <memp_malloc_fn>
  if (lpcb == NULL) {
 8017110:	4604      	mov	r4, r0
 8017112:	2800      	cmp	r0, #0
 8017114:	d033      	beq.n	801717e <tcp_listen_with_backlog_and_err+0x8a>
  lpcb->callback_arg = pcb->callback_arg;
 8017116:	6929      	ldr	r1, [r5, #16]
  lpcb->state = LISTEN;
 8017118:	2201      	movs	r2, #1
  lpcb->local_port = pcb->local_port;
 801711a:	8aeb      	ldrh	r3, [r5, #22]
  lpcb->callback_arg = pcb->callback_arg;
 801711c:	6101      	str	r1, [r0, #16]
  lpcb->local_port = pcb->local_port;
 801711e:	82c3      	strh	r3, [r0, #22]
  lpcb->state = LISTEN;
 8017120:	7502      	strb	r2, [r0, #20]
  lpcb->prio = pcb->prio;
 8017122:	7d6a      	ldrb	r2, [r5, #21]
 8017124:	7542      	strb	r2, [r0, #21]
  lpcb->so_options = pcb->so_options;
 8017126:	7a6a      	ldrb	r2, [r5, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 8017128:	7207      	strb	r7, [r0, #8]
  lpcb->so_options = pcb->so_options;
 801712a:	7242      	strb	r2, [r0, #9]
  lpcb->ttl = pcb->ttl;
 801712c:	7aea      	ldrb	r2, [r5, #11]
 801712e:	72c2      	strb	r2, [r0, #11]
  lpcb->tos = pcb->tos;
 8017130:	7aaa      	ldrb	r2, [r5, #10]
 8017132:	7282      	strb	r2, [r0, #10]
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 8017134:	682a      	ldr	r2, [r5, #0]
 8017136:	6002      	str	r2, [r0, #0]
  if (pcb->local_port != 0) {
 8017138:	b18b      	cbz	r3, 801715e <tcp_listen_with_backlog_and_err+0x6a>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 801713a:	4b21      	ldr	r3, [pc, #132]	; (80171c0 <tcp_listen_with_backlog_and_err+0xcc>)
 801713c:	681a      	ldr	r2, [r3, #0]
 801713e:	42aa      	cmp	r2, r5
 8017140:	d009      	beq.n	8017156 <tcp_listen_with_backlog_and_err+0x62>
 8017142:	b152      	cbz	r2, 801715a <tcp_listen_with_backlog_and_err+0x66>
 8017144:	68d3      	ldr	r3, [r2, #12]
 8017146:	429d      	cmp	r5, r3
 8017148:	d01c      	beq.n	8017184 <tcp_listen_with_backlog_and_err+0x90>
 801714a:	b133      	cbz	r3, 801715a <tcp_listen_with_backlog_and_err+0x66>
 801714c:	68da      	ldr	r2, [r3, #12]
 801714e:	42aa      	cmp	r2, r5
 8017150:	d019      	beq.n	8017186 <tcp_listen_with_backlog_and_err+0x92>
 8017152:	4613      	mov	r3, r2
 8017154:	e7f9      	b.n	801714a <tcp_listen_with_backlog_and_err+0x56>
 8017156:	68ea      	ldr	r2, [r5, #12]
 8017158:	601a      	str	r2, [r3, #0]
 801715a:	2300      	movs	r3, #0
 801715c:	60eb      	str	r3, [r5, #12]
  tcp_free(pcb);
 801715e:	4628      	mov	r0, r5
 8017160:	f7ff ff4e 	bl	8017000 <tcp_free>
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8017164:	4b17      	ldr	r3, [pc, #92]	; (80171c4 <tcp_listen_with_backlog_and_err+0xd0>)
  lpcb->accept = tcp_accept_null;
 8017166:	4918      	ldr	r1, [pc, #96]	; (80171c8 <tcp_listen_with_backlog_and_err+0xd4>)
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8017168:	681a      	ldr	r2, [r3, #0]
  lpcb->accept = tcp_accept_null;
 801716a:	61a1      	str	r1, [r4, #24]
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 801716c:	60e2      	str	r2, [r4, #12]
 801716e:	601c      	str	r4, [r3, #0]
 8017170:	f004 f984 	bl	801b47c <tcp_timer_needed>
  res = ERR_OK;
 8017174:	2300      	movs	r3, #0
  if (err != NULL) {
 8017176:	b106      	cbz	r6, 801717a <tcp_listen_with_backlog_and_err+0x86>
    *err = res;
 8017178:	7033      	strb	r3, [r6, #0]
}
 801717a:	4620      	mov	r0, r4
 801717c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    res = ERR_MEM;
 801717e:	f04f 33ff 	mov.w	r3, #4294967295
 8017182:	e7f8      	b.n	8017176 <tcp_listen_with_backlog_and_err+0x82>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8017184:	4613      	mov	r3, r2
 8017186:	68ea      	ldr	r2, [r5, #12]
 8017188:	60da      	str	r2, [r3, #12]
 801718a:	2300      	movs	r3, #0
 801718c:	60eb      	str	r3, [r5, #12]
 801718e:	e7e6      	b.n	801715e <tcp_listen_with_backlog_and_err+0x6a>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8017190:	4b0a      	ldr	r3, [pc, #40]	; (80171bc <tcp_listen_with_backlog_and_err+0xc8>)
 8017192:	f240 325a 	movw	r2, #858	; 0x35a
 8017196:	490d      	ldr	r1, [pc, #52]	; (80171cc <tcp_listen_with_backlog_and_err+0xd8>)
  struct tcp_pcb_listen *lpcb = NULL;
 8017198:	2400      	movs	r4, #0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 801719a:	480d      	ldr	r0, [pc, #52]	; (80171d0 <tcp_listen_with_backlog_and_err+0xdc>)
 801719c:	f009 fbbc 	bl	8020918 <iprintf>
 80171a0:	f06f 030e 	mvn.w	r3, #14
 80171a4:	e7e7      	b.n	8017176 <tcp_listen_with_backlog_and_err+0x82>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 80171a6:	4b05      	ldr	r3, [pc, #20]	; (80171bc <tcp_listen_with_backlog_and_err+0xc8>)
 80171a8:	f240 3259 	movw	r2, #857	; 0x359
 80171ac:	4909      	ldr	r1, [pc, #36]	; (80171d4 <tcp_listen_with_backlog_and_err+0xe0>)
  struct tcp_pcb_listen *lpcb = NULL;
 80171ae:	4604      	mov	r4, r0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 80171b0:	4807      	ldr	r0, [pc, #28]	; (80171d0 <tcp_listen_with_backlog_and_err+0xdc>)
 80171b2:	f009 fbb1 	bl	8020918 <iprintf>
 80171b6:	f06f 030f 	mvn.w	r3, #15
 80171ba:	e7dc      	b.n	8017176 <tcp_listen_with_backlog_and_err+0x82>
 80171bc:	0803d99c 	.word	0x0803d99c
 80171c0:	20036234 	.word	0x20036234
 80171c4:	20036230 	.word	0x20036230
 80171c8:	08017c11 	.word	0x08017c11
 80171cc:	0803dad4 	.word	0x0803dad4
 80171d0:	08026800 	.word	0x08026800
 80171d4:	0803daa4 	.word	0x0803daa4

080171d8 <tcp_listen_with_backlog>:
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 80171d8:	2200      	movs	r2, #0
 80171da:	f7ff bf8b 	b.w	80170f4 <tcp_listen_with_backlog_and_err>
 80171de:	bf00      	nop

080171e0 <tcp_update_rcv_ann_wnd>:
{
 80171e0:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80171e2:	4604      	mov	r4, r0
 80171e4:	b1a8      	cbz	r0, 8017212 <tcp_update_rcv_ann_wnd+0x32>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80171e6:	8d21      	ldrh	r1, [r4, #40]	; 0x28
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80171e8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80171ea:	8e63      	ldrh	r3, [r4, #50]	; 0x32
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80171ec:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80171ee:	1a88      	subs	r0, r1, r2
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80171f0:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 80171f4:	4428      	add	r0, r5
 80171f6:	bf94      	ite	ls
 80171f8:	1ac3      	subls	r3, r0, r3
 80171fa:	f5a0 6386 	subhi.w	r3, r0, #1072	; 0x430
 80171fe:	2b00      	cmp	r3, #0
 8017200:	db01      	blt.n	8017206 <tcp_update_rcv_ann_wnd+0x26>
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8017202:	8561      	strh	r1, [r4, #42]	; 0x2a
}
 8017204:	bd38      	pop	{r3, r4, r5, pc}
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8017206:	1aab      	subs	r3, r5, r2
 8017208:	2b00      	cmp	r3, #0
 801720a:	dd0a      	ble.n	8017222 <tcp_update_rcv_ann_wnd+0x42>
      pcb->rcv_ann_wnd = 0;
 801720c:	2000      	movs	r0, #0
 801720e:	8560      	strh	r0, [r4, #42]	; 0x2a
}
 8017210:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8017212:	4b0b      	ldr	r3, [pc, #44]	; (8017240 <tcp_update_rcv_ann_wnd+0x60>)
 8017214:	f240 32a6 	movw	r2, #934	; 0x3a6
 8017218:	490a      	ldr	r1, [pc, #40]	; (8017244 <tcp_update_rcv_ann_wnd+0x64>)
 801721a:	480b      	ldr	r0, [pc, #44]	; (8017248 <tcp_update_rcv_ann_wnd+0x68>)
 801721c:	f009 fb7c 	bl	8020918 <iprintf>
 8017220:	e7e1      	b.n	80171e6 <tcp_update_rcv_ann_wnd+0x6>
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8017222:	1b55      	subs	r5, r2, r5
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8017224:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 8017228:	d202      	bcs.n	8017230 <tcp_update_rcv_ann_wnd+0x50>
    return 0;
 801722a:	2000      	movs	r0, #0
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 801722c:	8565      	strh	r5, [r4, #42]	; 0x2a
}
 801722e:	bd38      	pop	{r3, r4, r5, pc}
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8017230:	4b03      	ldr	r3, [pc, #12]	; (8017240 <tcp_update_rcv_ann_wnd+0x60>)
 8017232:	f240 32b6 	movw	r2, #950	; 0x3b6
 8017236:	4905      	ldr	r1, [pc, #20]	; (801724c <tcp_update_rcv_ann_wnd+0x6c>)
 8017238:	4803      	ldr	r0, [pc, #12]	; (8017248 <tcp_update_rcv_ann_wnd+0x68>)
 801723a:	f009 fb6d 	bl	8020918 <iprintf>
 801723e:	e7f4      	b.n	801722a <tcp_update_rcv_ann_wnd+0x4a>
 8017240:	0803d99c 	.word	0x0803d99c
 8017244:	0803df28 	.word	0x0803df28
 8017248:	08026800 	.word	0x08026800
 801724c:	0803df4c 	.word	0x0803df4c

08017250 <tcp_recved>:
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8017250:	b378      	cbz	r0, 80172b2 <tcp_recved+0x62>
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8017252:	7d03      	ldrb	r3, [r0, #20]
 8017254:	2b01      	cmp	r3, #1
{
 8017256:	b570      	push	{r4, r5, r6, lr}
 8017258:	4604      	mov	r4, r0
 801725a:	460d      	mov	r5, r1
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801725c:	d021      	beq.n	80172a2 <tcp_recved+0x52>
  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 801725e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8017260:	1959      	adds	r1, r3, r5
 8017262:	b289      	uxth	r1, r1
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8017264:	428b      	cmp	r3, r1
 8017266:	d802      	bhi.n	801726e <tcp_recved+0x1e>
 8017268:	f5b1 6f06 	cmp.w	r1, #2144	; 0x860
 801726c:	d909      	bls.n	8017282 <tcp_recved+0x32>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 801726e:	f44f 6306 	mov.w	r3, #2144	; 0x860
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8017272:	4620      	mov	r0, r4
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8017274:	8523      	strh	r3, [r4, #40]	; 0x28
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8017276:	f7ff ffb3 	bl	80171e0 <tcp_update_rcv_ann_wnd>
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801727a:	f5b0 7f06 	cmp.w	r0, #536	; 0x218
 801727e:	d207      	bcs.n	8017290 <tcp_recved+0x40>
}
 8017280:	bd70      	pop	{r4, r5, r6, pc}
    pcb->rcv_wnd = rcv_wnd;
 8017282:	8521      	strh	r1, [r4, #40]	; 0x28
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8017284:	4620      	mov	r0, r4
 8017286:	f7ff ffab 	bl	80171e0 <tcp_update_rcv_ann_wnd>
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801728a:	f5b0 7f06 	cmp.w	r0, #536	; 0x218
 801728e:	d3f7      	bcc.n	8017280 <tcp_recved+0x30>
    tcp_ack_now(pcb);
 8017290:	8b63      	ldrh	r3, [r4, #26]
    tcp_output(pcb);
 8017292:	4620      	mov	r0, r4
    tcp_ack_now(pcb);
 8017294:	f043 0302 	orr.w	r3, r3, #2
 8017298:	8363      	strh	r3, [r4, #26]
}
 801729a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    tcp_output(pcb);
 801729e:	f003 bdb9 	b.w	801ae14 <tcp_output>
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 80172a2:	4b07      	ldr	r3, [pc, #28]	; (80172c0 <tcp_recved+0x70>)
 80172a4:	f240 32d3 	movw	r2, #979	; 0x3d3
 80172a8:	4906      	ldr	r1, [pc, #24]	; (80172c4 <tcp_recved+0x74>)
 80172aa:	4807      	ldr	r0, [pc, #28]	; (80172c8 <tcp_recved+0x78>)
 80172ac:	f009 fb34 	bl	8020918 <iprintf>
 80172b0:	e7d5      	b.n	801725e <tcp_recved+0xe>
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 80172b2:	4b03      	ldr	r3, [pc, #12]	; (80172c0 <tcp_recved+0x70>)
 80172b4:	f240 32cf 	movw	r2, #975	; 0x3cf
 80172b8:	4904      	ldr	r1, [pc, #16]	; (80172cc <tcp_recved+0x7c>)
 80172ba:	4803      	ldr	r0, [pc, #12]	; (80172c8 <tcp_recved+0x78>)
 80172bc:	f009 bb2c 	b.w	8020918 <iprintf>
 80172c0:	0803d99c 	.word	0x0803d99c
 80172c4:	0803dcd4 	.word	0x0803dcd4
 80172c8:	08026800 	.word	0x08026800
 80172cc:	0803dcbc 	.word	0x0803dcbc

080172d0 <tcp_seg_free>:
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
  if (seg != NULL) {
 80172d0:	b158      	cbz	r0, 80172ea <tcp_seg_free+0x1a>
{
 80172d2:	b510      	push	{r4, lr}
 80172d4:	4604      	mov	r4, r0
    if (seg->p != NULL) {
 80172d6:	6840      	ldr	r0, [r0, #4]
 80172d8:	b108      	cbz	r0, 80172de <tcp_seg_free+0xe>
      pbuf_free(seg->p);
 80172da:	f7ff f9c5 	bl	8016668 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 80172de:	4621      	mov	r1, r4
 80172e0:	2004      	movs	r0, #4
  }
}
 80172e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    memp_free(MEMP_TCP_SEG, seg);
 80172e6:	f7fe bee5 	b.w	80160b4 <memp_free>
 80172ea:	4770      	bx	lr

080172ec <tcp_segs_free>:
  while (seg != NULL) {
 80172ec:	b138      	cbz	r0, 80172fe <tcp_segs_free+0x12>
{
 80172ee:	b510      	push	{r4, lr}
    struct tcp_seg *next = seg->next;
 80172f0:	6804      	ldr	r4, [r0, #0]
    tcp_seg_free(seg);
 80172f2:	f7ff ffed 	bl	80172d0 <tcp_seg_free>
  while (seg != NULL) {
 80172f6:	4620      	mov	r0, r4
 80172f8:	2c00      	cmp	r4, #0
 80172fa:	d1f9      	bne.n	80172f0 <tcp_segs_free+0x4>
}
 80172fc:	bd10      	pop	{r4, pc}
 80172fe:	4770      	bx	lr

08017300 <tcp_setprio>:
void
tcp_setprio(struct tcp_pcb *pcb, u8_t prio)
{
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 8017300:	b108      	cbz	r0, 8017306 <tcp_setprio+0x6>

  pcb->prio = prio;
 8017302:	7541      	strb	r1, [r0, #21]
}
 8017304:	4770      	bx	lr
  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 8017306:	4b03      	ldr	r3, [pc, #12]	; (8017314 <tcp_setprio+0x14>)
 8017308:	f44f 62ce 	mov.w	r2, #1648	; 0x670
 801730c:	4902      	ldr	r1, [pc, #8]	; (8017318 <tcp_setprio+0x18>)
 801730e:	4803      	ldr	r0, [pc, #12]	; (801731c <tcp_setprio+0x1c>)
 8017310:	f009 bb02 	b.w	8020918 <iprintf>
 8017314:	0803d99c 	.word	0x0803d99c
 8017318:	0803dd40 	.word	0x0803dd40
 801731c:	08026800 	.word	0x08026800

08017320 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8017320:	b538      	push	{r3, r4, r5, lr}
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8017322:	4605      	mov	r5, r0
 8017324:	b1a0      	cbz	r0, 8017350 <tcp_seg_copy+0x30>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8017326:	f240 6284 	movw	r2, #1668	; 0x684
 801732a:	490d      	ldr	r1, [pc, #52]	; (8017360 <tcp_seg_copy+0x40>)
 801732c:	2004      	movs	r0, #4
 801732e:	f7fe fe9d 	bl	801606c <memp_malloc_fn>
  if (cseg == NULL) {
 8017332:	4604      	mov	r4, r0
 8017334:	b150      	cbz	r0, 801734c <tcp_seg_copy+0x2c>
    return NULL;
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8017336:	6828      	ldr	r0, [r5, #0]
 8017338:	6869      	ldr	r1, [r5, #4]
 801733a:	68aa      	ldr	r2, [r5, #8]
 801733c:	68eb      	ldr	r3, [r5, #12]
 801733e:	6020      	str	r0, [r4, #0]
 8017340:	6061      	str	r1, [r4, #4]
 8017342:	60a2      	str	r2, [r4, #8]
 8017344:	60e3      	str	r3, [r4, #12]
  pbuf_ref(cseg->p);
 8017346:	6860      	ldr	r0, [r4, #4]
 8017348:	f7ff fb02 	bl	8016950 <pbuf_ref>
  return cseg;
}
 801734c:	4620      	mov	r0, r4
 801734e:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8017350:	4b03      	ldr	r3, [pc, #12]	; (8017360 <tcp_seg_copy+0x40>)
 8017352:	f240 6282 	movw	r2, #1666	; 0x682
 8017356:	4903      	ldr	r1, [pc, #12]	; (8017364 <tcp_seg_copy+0x44>)
 8017358:	4803      	ldr	r0, [pc, #12]	; (8017368 <tcp_seg_copy+0x48>)
 801735a:	f009 fadd 	bl	8020918 <iprintf>
 801735e:	e7e2      	b.n	8017326 <tcp_seg_copy+0x6>
 8017360:	0803d99c 	.word	0x0803d99c
 8017364:	0803dcfc 	.word	0x0803dcfc
 8017368:	08026800 	.word	0x08026800

0801736c <tcp_arg>:
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 801736c:	b100      	cbz	r0, 8017370 <tcp_arg+0x4>
    pcb->callback_arg = arg;
 801736e:	6101      	str	r1, [r0, #16]
  }
}
 8017370:	4770      	bx	lr
 8017372:	bf00      	nop

08017374 <tcp_recv>:
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8017374:	b140      	cbz	r0, 8017388 <tcp_recv+0x14>
{
 8017376:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8017378:	7d03      	ldrb	r3, [r0, #20]
 801737a:	4604      	mov	r4, r0
 801737c:	460d      	mov	r5, r1
 801737e:	2b01      	cmp	r3, #1
 8017380:	d003      	beq.n	801738a <tcp_recv+0x16>
    pcb->recv = recv;
 8017382:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  }
}
 8017386:	bd38      	pop	{r3, r4, r5, pc}
 8017388:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 801738a:	4b05      	ldr	r3, [pc, #20]	; (80173a0 <tcp_recv+0x2c>)
 801738c:	f240 72df 	movw	r2, #2015	; 0x7df
 8017390:	4904      	ldr	r1, [pc, #16]	; (80173a4 <tcp_recv+0x30>)
 8017392:	4805      	ldr	r0, [pc, #20]	; (80173a8 <tcp_recv+0x34>)
 8017394:	f009 fac0 	bl	8020918 <iprintf>
    pcb->recv = recv;
 8017398:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
}
 801739c:	bd38      	pop	{r3, r4, r5, pc}
 801739e:	bf00      	nop
 80173a0:	0803d99c 	.word	0x0803d99c
 80173a4:	0803dc78 	.word	0x0803dc78
 80173a8:	08026800 	.word	0x08026800

080173ac <tcp_sent>:
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80173ac:	b140      	cbz	r0, 80173c0 <tcp_sent+0x14>
{
 80173ae:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 80173b0:	7d03      	ldrb	r3, [r0, #20]
 80173b2:	4604      	mov	r4, r0
 80173b4:	460d      	mov	r5, r1
 80173b6:	2b01      	cmp	r3, #1
 80173b8:	d003      	beq.n	80173c2 <tcp_sent+0x16>
    pcb->sent = sent;
 80173ba:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  }
}
 80173be:	bd38      	pop	{r3, r4, r5, pc}
 80173c0:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 80173c2:	4b05      	ldr	r3, [pc, #20]	; (80173d8 <tcp_sent+0x2c>)
 80173c4:	f240 72f3 	movw	r2, #2035	; 0x7f3
 80173c8:	4904      	ldr	r1, [pc, #16]	; (80173dc <tcp_sent+0x30>)
 80173ca:	4805      	ldr	r0, [pc, #20]	; (80173e0 <tcp_sent+0x34>)
 80173cc:	f009 faa4 	bl	8020918 <iprintf>
    pcb->sent = sent;
 80173d0:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
}
 80173d4:	bd38      	pop	{r3, r4, r5, pc}
 80173d6:	bf00      	nop
 80173d8:	0803d99c 	.word	0x0803d99c
 80173dc:	0803dd18 	.word	0x0803dd18
 80173e0:	08026800 	.word	0x08026800

080173e4 <tcp_err>:
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80173e4:	b140      	cbz	r0, 80173f8 <tcp_err+0x14>
{
 80173e6:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 80173e8:	7d03      	ldrb	r3, [r0, #20]
 80173ea:	4604      	mov	r4, r0
 80173ec:	460d      	mov	r5, r1
 80173ee:	2b01      	cmp	r3, #1
 80173f0:	d003      	beq.n	80173fa <tcp_err+0x16>
    pcb->errf = err;
 80173f2:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
  }
}
 80173f6:	bd38      	pop	{r3, r4, r5, pc}
 80173f8:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 80173fa:	4b05      	ldr	r3, [pc, #20]	; (8017410 <tcp_err+0x2c>)
 80173fc:	f640 020d 	movw	r2, #2061	; 0x80d
 8017400:	4904      	ldr	r1, [pc, #16]	; (8017414 <tcp_err+0x30>)
 8017402:	4805      	ldr	r0, [pc, #20]	; (8017418 <tcp_err+0x34>)
 8017404:	f009 fa88 	bl	8020918 <iprintf>
    pcb->errf = err;
 8017408:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
}
 801740c:	bd38      	pop	{r3, r4, r5, pc}
 801740e:	bf00      	nop
 8017410:	0803d99c 	.word	0x0803d99c
 8017414:	0803da68 	.word	0x0803da68
 8017418:	08026800 	.word	0x08026800

0801741c <tcp_accept>:
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 801741c:	b118      	cbz	r0, 8017426 <tcp_accept+0xa>
 801741e:	7d03      	ldrb	r3, [r0, #20]
 8017420:	2b01      	cmp	r3, #1
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
    lpcb->accept = accept;
 8017422:	bf08      	it	eq
 8017424:	6181      	streq	r1, [r0, #24]
  }
}
 8017426:	4770      	bx	lr

08017428 <tcp_poll>:
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8017428:	b1a8      	cbz	r0, 8017456 <tcp_poll+0x2e>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 801742a:	7d03      	ldrb	r3, [r0, #20]
 801742c:	2b01      	cmp	r3, #1
{
 801742e:	b570      	push	{r4, r5, r6, lr}
 8017430:	4604      	mov	r4, r0
 8017432:	4615      	mov	r5, r2
 8017434:	460e      	mov	r6, r1
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8017436:	d003      	beq.n	8017440 <tcp_poll+0x18>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8017438:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 801743c:	7765      	strb	r5, [r4, #29]
}
 801743e:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8017440:	4b08      	ldr	r3, [pc, #32]	; (8017464 <tcp_poll+0x3c>)
 8017442:	f640 023e 	movw	r2, #2110	; 0x83e
 8017446:	4908      	ldr	r1, [pc, #32]	; (8017468 <tcp_poll+0x40>)
 8017448:	4808      	ldr	r0, [pc, #32]	; (801746c <tcp_poll+0x44>)
 801744a:	f009 fa65 	bl	8020918 <iprintf>
  pcb->poll = poll;
 801744e:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
  pcb->pollinterval = interval;
 8017452:	7765      	strb	r5, [r4, #29]
}
 8017454:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8017456:	4b03      	ldr	r3, [pc, #12]	; (8017464 <tcp_poll+0x3c>)
 8017458:	f640 023d 	movw	r2, #2109	; 0x83d
 801745c:	4904      	ldr	r1, [pc, #16]	; (8017470 <tcp_poll+0x48>)
 801745e:	4803      	ldr	r0, [pc, #12]	; (801746c <tcp_poll+0x44>)
 8017460:	f009 ba5a 	b.w	8020918 <iprintf>
 8017464:	0803d99c 	.word	0x0803d99c
 8017468:	0803dc30 	.word	0x0803dc30
 801746c:	08026800 	.word	0x08026800
 8017470:	0803dc18 	.word	0x0803dc18

08017474 <tcp_pcb_purge>:
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8017474:	2800      	cmp	r0, #0
 8017476:	d02f      	beq.n	80174d8 <tcp_pcb_purge+0x64>

  if (pcb->state != CLOSED &&
 8017478:	7d03      	ldrb	r3, [r0, #20]
      pcb->state != TIME_WAIT &&
 801747a:	2b0a      	cmp	r3, #10
 801747c:	d02b      	beq.n	80174d6 <tcp_pcb_purge+0x62>
 801747e:	2b01      	cmp	r3, #1
 8017480:	d929      	bls.n	80174d6 <tcp_pcb_purge+0x62>
{
 8017482:	b570      	push	{r4, r5, r6, lr}
 8017484:	4604      	mov	r4, r0

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8017486:	6f80      	ldr	r0, [r0, #120]	; 0x78
 8017488:	b118      	cbz	r0, 8017492 <tcp_pcb_purge+0x1e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 801748a:	f7ff f8ed 	bl	8016668 <pbuf_free>
      pcb->refused_data = NULL;
 801748e:	2300      	movs	r3, #0
 8017490:	67a3      	str	r3, [r4, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8017492:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8017494:	b130      	cbz	r0, 80174a4 <tcp_pcb_purge+0x30>
    struct tcp_seg *next = seg->next;
 8017496:	6805      	ldr	r5, [r0, #0]
    tcp_seg_free(seg);
 8017498:	f7ff ff1a 	bl	80172d0 <tcp_seg_free>
  while (seg != NULL) {
 801749c:	4628      	mov	r0, r5
 801749e:	2d00      	cmp	r5, #0
 80174a0:	d1f9      	bne.n	8017496 <tcp_pcb_purge+0x22>
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
  if (pcb->ooseq) {
    tcp_segs_free(pcb->ooseq);
    pcb->ooseq = NULL;
 80174a2:	6765      	str	r5, [r4, #116]	; 0x74
    pcb->rtime = -1;
 80174a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
    tcp_segs_free(pcb->unsent);
 80174a8:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
    pcb->rtime = -1;
 80174aa:	8623      	strh	r3, [r4, #48]	; 0x30
  while (seg != NULL) {
 80174ac:	b128      	cbz	r0, 80174ba <tcp_pcb_purge+0x46>
    struct tcp_seg *next = seg->next;
 80174ae:	6805      	ldr	r5, [r0, #0]
    tcp_seg_free(seg);
 80174b0:	f7ff ff0e 	bl	80172d0 <tcp_seg_free>
  while (seg != NULL) {
 80174b4:	4628      	mov	r0, r5
 80174b6:	2d00      	cmp	r5, #0
 80174b8:	d1f9      	bne.n	80174ae <tcp_pcb_purge+0x3a>
    tcp_segs_free(pcb->unacked);
 80174ba:	6f20      	ldr	r0, [r4, #112]	; 0x70
  while (seg != NULL) {
 80174bc:	b128      	cbz	r0, 80174ca <tcp_pcb_purge+0x56>
    struct tcp_seg *next = seg->next;
 80174be:	6805      	ldr	r5, [r0, #0]
    tcp_seg_free(seg);
 80174c0:	f7ff ff06 	bl	80172d0 <tcp_seg_free>
  while (seg != NULL) {
 80174c4:	4628      	mov	r0, r5
 80174c6:	2d00      	cmp	r5, #0
 80174c8:	d1f9      	bne.n	80174be <tcp_pcb_purge+0x4a>
    pcb->unacked = pcb->unsent = NULL;
 80174ca:	2300      	movs	r3, #0
 80174cc:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
    pcb->unsent_oversize = 0;
 80174d0:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
}
 80174d4:	bd70      	pop	{r4, r5, r6, pc}
 80174d6:	4770      	bx	lr
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 80174d8:	4b03      	ldr	r3, [pc, #12]	; (80174e8 <tcp_pcb_purge+0x74>)
 80174da:	f640 0251 	movw	r2, #2129	; 0x851
 80174de:	4903      	ldr	r1, [pc, #12]	; (80174ec <tcp_pcb_purge+0x78>)
 80174e0:	4803      	ldr	r0, [pc, #12]	; (80174f0 <tcp_pcb_purge+0x7c>)
 80174e2:	f009 ba19 	b.w	8020918 <iprintf>
 80174e6:	bf00      	nop
 80174e8:	0803d99c 	.word	0x0803d99c
 80174ec:	0803db6c 	.word	0x0803db6c
 80174f0:	08026800 	.word	0x08026800

080174f4 <tcp_slowtmr>:
{
 80174f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ++tcp_ticks;
 80174f8:	4e9d      	ldr	r6, [pc, #628]	; (8017770 <tcp_slowtmr+0x27c>)
{
 80174fa:	b087      	sub	sp, #28
  ++tcp_timer_ctr;
 80174fc:	f8df 829c 	ldr.w	r8, [pc, #668]	; 801779c <tcp_slowtmr+0x2a8>
  ++tcp_ticks;
 8017500:	6832      	ldr	r2, [r6, #0]
  ++tcp_timer_ctr;
 8017502:	f898 3000 	ldrb.w	r3, [r8]
  ++tcp_ticks;
 8017506:	3201      	adds	r2, #1
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8017508:	f8df 9294 	ldr.w	r9, [pc, #660]	; 80177a0 <tcp_slowtmr+0x2ac>
  ++tcp_timer_ctr;
 801750c:	3301      	adds	r3, #1
  ++tcp_ticks;
 801750e:	6032      	str	r2, [r6, #0]
  ++tcp_timer_ctr;
 8017510:	f888 3000 	strb.w	r3, [r8]
  pcb = tcp_active_pcbs;
 8017514:	4b97      	ldr	r3, [pc, #604]	; (8017774 <tcp_slowtmr+0x280>)
 8017516:	681c      	ldr	r4, [r3, #0]
  while (pcb != NULL) {
 8017518:	2c00      	cmp	r4, #0
 801751a:	d07f      	beq.n	801761c <tcp_slowtmr+0x128>
  prev = NULL;
 801751c:	2700      	movs	r7, #0
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801751e:	7d23      	ldrb	r3, [r4, #20]
 8017520:	2b00      	cmp	r3, #0
 8017522:	f000 80f6 	beq.w	8017712 <tcp_slowtmr+0x21e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8017526:	2b01      	cmp	r3, #1
 8017528:	f000 80fe 	beq.w	8017728 <tcp_slowtmr+0x234>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801752c:	2b0a      	cmp	r3, #10
 801752e:	f000 8106 	beq.w	801773e <tcp_slowtmr+0x24a>
    if (pcb->last_timer == tcp_timer_ctr) {
 8017532:	f898 2000 	ldrb.w	r2, [r8]
 8017536:	7fa3      	ldrb	r3, [r4, #30]
 8017538:	4293      	cmp	r3, r2
 801753a:	f000 810d 	beq.w	8017758 <tcp_slowtmr+0x264>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801753e:	7d23      	ldrb	r3, [r4, #20]
    pcb->last_timer = tcp_timer_ctr;
 8017540:	77a2      	strb	r2, [r4, #30]
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8017542:	2b02      	cmp	r3, #2
 8017544:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 8017548:	f000 810c 	beq.w	8017764 <tcp_slowtmr+0x270>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801754c:	2a0b      	cmp	r2, #11
 801754e:	f240 80c7 	bls.w	80176e0 <tcp_slowtmr+0x1ec>
      ++pcb_remove;
 8017552:	2501      	movs	r5, #1
    if (pcb->state == FIN_WAIT_2) {
 8017554:	2b06      	cmp	r3, #6
 8017556:	f000 80b6 	beq.w	80176c6 <tcp_slowtmr+0x1d2>
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 801755a:	f894 a009 	ldrb.w	sl, [r4, #9]
 801755e:	f01a 0a08 	ands.w	sl, sl, #8
 8017562:	d01d      	beq.n	80175a0 <tcp_slowtmr+0xac>
 8017564:	2b04      	cmp	r3, #4
 8017566:	d007      	beq.n	8017578 <tcp_slowtmr+0x84>
 8017568:	f1a3 0307 	sub.w	r3, r3, #7
 801756c:	fab3 f383 	clz	r3, r3
 8017570:	095b      	lsrs	r3, r3, #5
 8017572:	2b00      	cmp	r3, #0
 8017574:	f000 80b1 	beq.w	80176da <tcp_slowtmr+0x1e6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017578:	6832      	ldr	r2, [r6, #0]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801757a:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 801757e:	4b7e      	ldr	r3, [pc, #504]	; (8017778 <tcp_slowtmr+0x284>)
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017580:	9205      	str	r2, [sp, #20]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8017582:	4403      	add	r3, r0
 8017584:	4a7d      	ldr	r2, [pc, #500]	; (801777c <tcp_slowtmr+0x288>)
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017586:	6a21      	ldr	r1, [r4, #32]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8017588:	fba2 2303 	umull	r2, r3, r2, r3
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801758c:	9a05      	ldr	r2, [sp, #20]
 801758e:	1a52      	subs	r2, r2, r1
 8017590:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 8017594:	f240 8157 	bls.w	8017846 <tcp_slowtmr+0x352>
        ++pcb_remove;
 8017598:	3501      	adds	r5, #1
        ++pcb_reset;
 801759a:	f04f 0a01 	mov.w	sl, #1
        ++pcb_remove;
 801759e:	b2ed      	uxtb	r5, r5
    if (pcb->ooseq != NULL &&
 80175a0:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80175a2:	b148      	cbz	r0, 80175b8 <tcp_slowtmr+0xc4>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 80175a4:	6833      	ldr	r3, [r6, #0]
 80175a6:	6a22      	ldr	r2, [r4, #32]
 80175a8:	f9b4 1040 	ldrsh.w	r1, [r4, #64]	; 0x40
 80175ac:	1a9b      	subs	r3, r3, r2
 80175ae:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    if (pcb->ooseq != NULL &&
 80175b2:	ebb3 0f41 	cmp.w	r3, r1, lsl #1
 80175b6:	d252      	bcs.n	801765e <tcp_slowtmr+0x16a>
    if (pcb->state == SYN_RCVD) {
 80175b8:	7d23      	ldrb	r3, [r4, #20]
 80175ba:	2b03      	cmp	r3, #3
 80175bc:	d05b      	beq.n	8017676 <tcp_slowtmr+0x182>
    if (pcb->state == LAST_ACK) {
 80175be:	2b09      	cmp	r3, #9
 80175c0:	d15e      	bne.n	8017680 <tcp_slowtmr+0x18c>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80175c2:	6833      	ldr	r3, [r6, #0]
 80175c4:	6a22      	ldr	r2, [r4, #32]
 80175c6:	1a9b      	subs	r3, r3, r2
 80175c8:	2bf0      	cmp	r3, #240	; 0xf0
 80175ca:	d959      	bls.n	8017680 <tcp_slowtmr+0x18c>
      tcp_pcb_purge(pcb);
 80175cc:	4620      	mov	r0, r4
      tcp_err_fn err_fn = pcb->errf;
 80175ce:	f8d4 b090 	ldr.w	fp, [r4, #144]	; 0x90
      tcp_pcb_purge(pcb);
 80175d2:	f7ff ff4f 	bl	8017474 <tcp_pcb_purge>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80175d6:	4b67      	ldr	r3, [pc, #412]	; (8017774 <tcp_slowtmr+0x280>)
 80175d8:	681b      	ldr	r3, [r3, #0]
      if (prev != NULL) {
 80175da:	2f00      	cmp	r7, #0
 80175dc:	f000 8197 	beq.w	801790e <tcp_slowtmr+0x41a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80175e0:	42a3      	cmp	r3, r4
 80175e2:	f000 81aa 	beq.w	801793a <tcp_slowtmr+0x446>
        prev->next = pcb->next;
 80175e6:	68e3      	ldr	r3, [r4, #12]
 80175e8:	60fb      	str	r3, [r7, #12]
      if (pcb_reset) {
 80175ea:	f1ba 0f00 	cmp.w	sl, #0
 80175ee:	f040 8157 	bne.w	80178a0 <tcp_slowtmr+0x3ac>
      tcp_free(pcb2);
 80175f2:	4620      	mov	r0, r4
      tcp_active_pcbs_changed = 0;
 80175f4:	4d62      	ldr	r5, [pc, #392]	; (8017780 <tcp_slowtmr+0x28c>)
      pcb = pcb->next;
 80175f6:	e9d4 4a03 	ldrd	r4, sl, [r4, #12]
      tcp_free(pcb2);
 80175fa:	f7ff fd01 	bl	8017000 <tcp_free>
      tcp_active_pcbs_changed = 0;
 80175fe:	2300      	movs	r3, #0
 8017600:	702b      	strb	r3, [r5, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8017602:	f1bb 0f00 	cmp.w	fp, #0
 8017606:	d007      	beq.n	8017618 <tcp_slowtmr+0x124>
 8017608:	4650      	mov	r0, sl
 801760a:	f06f 010c 	mvn.w	r1, #12
 801760e:	47d8      	blx	fp
      if (tcp_active_pcbs_changed) {
 8017610:	782b      	ldrb	r3, [r5, #0]
 8017612:	2b00      	cmp	r3, #0
 8017614:	f47f af7e 	bne.w	8017514 <tcp_slowtmr+0x20>
  while (pcb != NULL) {
 8017618:	2c00      	cmp	r4, #0
 801761a:	d180      	bne.n	801751e <tcp_slowtmr+0x2a>
  pcb = tcp_tw_pcbs;
 801761c:	4f59      	ldr	r7, [pc, #356]	; (8017784 <tcp_slowtmr+0x290>)
 801761e:	683c      	ldr	r4, [r7, #0]
  while (pcb != NULL) {
 8017620:	b1d4      	cbz	r4, 8017658 <tcp_slowtmr+0x164>
  prev = NULL;
 8017622:	2500      	movs	r5, #0
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8017624:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80177a0 <tcp_slowtmr+0x2ac>
 8017628:	f8df a178 	ldr.w	sl, [pc, #376]	; 80177a4 <tcp_slowtmr+0x2b0>
 801762c:	f8df 815c 	ldr.w	r8, [pc, #348]	; 801778c <tcp_slowtmr+0x298>
 8017630:	7d23      	ldrb	r3, [r4, #20]
 8017632:	2b0a      	cmp	r3, #10
 8017634:	d006      	beq.n	8017644 <tcp_slowtmr+0x150>
 8017636:	464b      	mov	r3, r9
 8017638:	f240 52a1 	movw	r2, #1441	; 0x5a1
 801763c:	4651      	mov	r1, sl
 801763e:	4640      	mov	r0, r8
 8017640:	f009 f96a 	bl	8020918 <iprintf>
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8017644:	6833      	ldr	r3, [r6, #0]
 8017646:	6a22      	ldr	r2, [r4, #32]
 8017648:	1a9b      	subs	r3, r3, r2
 801764a:	2bf0      	cmp	r3, #240	; 0xf0
 801764c:	f200 8114 	bhi.w	8017878 <tcp_slowtmr+0x384>
      pcb = pcb->next;
 8017650:	4625      	mov	r5, r4
 8017652:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 8017654:	2c00      	cmp	r4, #0
 8017656:	d1eb      	bne.n	8017630 <tcp_slowtmr+0x13c>
}
 8017658:	b007      	add	sp, #28
 801765a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    struct tcp_seg *next = seg->next;
 801765e:	f8d0 b000 	ldr.w	fp, [r0]
    tcp_seg_free(seg);
 8017662:	f7ff fe35 	bl	80172d0 <tcp_seg_free>
  while (seg != NULL) {
 8017666:	4658      	mov	r0, fp
 8017668:	2800      	cmp	r0, #0
 801766a:	d1f8      	bne.n	801765e <tcp_slowtmr+0x16a>
    if (pcb->state == SYN_RCVD) {
 801766c:	7d23      	ldrb	r3, [r4, #20]
    pcb->ooseq = NULL;
 801766e:	f8c4 b074 	str.w	fp, [r4, #116]	; 0x74
    if (pcb->state == SYN_RCVD) {
 8017672:	2b03      	cmp	r3, #3
 8017674:	d1a3      	bne.n	80175be <tcp_slowtmr+0xca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017676:	6833      	ldr	r3, [r6, #0]
 8017678:	6a22      	ldr	r2, [r4, #32]
 801767a:	1a9b      	subs	r3, r3, r2
 801767c:	2b28      	cmp	r3, #40	; 0x28
 801767e:	d8a5      	bhi.n	80175cc <tcp_slowtmr+0xd8>
    if (pcb_remove) {
 8017680:	2d00      	cmp	r5, #0
 8017682:	d1a3      	bne.n	80175cc <tcp_slowtmr+0xd8>
      ++prev->polltmr;
 8017684:	7f23      	ldrb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8017686:	7f62      	ldrb	r2, [r4, #29]
      ++prev->polltmr;
 8017688:	3301      	adds	r3, #1
      pcb = pcb->next;
 801768a:	f8d4 a00c 	ldr.w	sl, [r4, #12]
      ++prev->polltmr;
 801768e:	b2db      	uxtb	r3, r3
      if (prev->polltmr >= prev->pollinterval) {
 8017690:	429a      	cmp	r2, r3
      ++prev->polltmr;
 8017692:	7723      	strb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8017694:	d811      	bhi.n	80176ba <tcp_slowtmr+0x1c6>
        tcp_active_pcbs_changed = 0;
 8017696:	4f3a      	ldr	r7, [pc, #232]	; (8017780 <tcp_slowtmr+0x28c>)
        TCP_EVENT_POLL(prev, err);
 8017698:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
        prev->polltmr = 0;
 801769c:	7725      	strb	r5, [r4, #28]
        tcp_active_pcbs_changed = 0;
 801769e:	703d      	strb	r5, [r7, #0]
        TCP_EVENT_POLL(prev, err);
 80176a0:	2b00      	cmp	r3, #0
 80176a2:	f000 810a 	beq.w	80178ba <tcp_slowtmr+0x3c6>
 80176a6:	4621      	mov	r1, r4
 80176a8:	6920      	ldr	r0, [r4, #16]
 80176aa:	4798      	blx	r3
        if (tcp_active_pcbs_changed) {
 80176ac:	783b      	ldrb	r3, [r7, #0]
 80176ae:	2b00      	cmp	r3, #0
 80176b0:	f47f af30 	bne.w	8017514 <tcp_slowtmr+0x20>
        if (err == ERR_OK) {
 80176b4:	2800      	cmp	r0, #0
 80176b6:	f000 8100 	beq.w	80178ba <tcp_slowtmr+0x3c6>
 80176ba:	4627      	mov	r7, r4
      pcb = pcb->next;
 80176bc:	4654      	mov	r4, sl
  while (pcb != NULL) {
 80176be:	2c00      	cmp	r4, #0
 80176c0:	f47f af2d 	bne.w	801751e <tcp_slowtmr+0x2a>
 80176c4:	e7aa      	b.n	801761c <tcp_slowtmr+0x128>
      if (pcb->flags & TF_RXCLOSED) {
 80176c6:	8b63      	ldrh	r3, [r4, #26]
 80176c8:	06db      	lsls	r3, r3, #27
 80176ca:	d506      	bpl.n	80176da <tcp_slowtmr+0x1e6>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 80176cc:	6833      	ldr	r3, [r6, #0]
 80176ce:	6a22      	ldr	r2, [r4, #32]
 80176d0:	1a9b      	subs	r3, r3, r2
 80176d2:	2b28      	cmp	r3, #40	; 0x28
 80176d4:	d901      	bls.n	80176da <tcp_slowtmr+0x1e6>
          ++pcb_remove;
 80176d6:	3501      	adds	r5, #1
 80176d8:	b2ed      	uxtb	r5, r5
    pcb_reset = 0;
 80176da:	f04f 0a00 	mov.w	sl, #0
 80176de:	e75f      	b.n	80175a0 <tcp_slowtmr+0xac>
      if (pcb->persist_backoff > 0) {
 80176e0:	f894 5099 	ldrb.w	r5, [r4, #153]	; 0x99
 80176e4:	2d00      	cmp	r5, #0
 80176e6:	d05f      	beq.n	80177a8 <tcp_slowtmr+0x2b4>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 80176e8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80176ea:	b133      	cbz	r3, 80176fa <tcp_slowtmr+0x206>
 80176ec:	464b      	mov	r3, r9
 80176ee:	f240 42d4 	movw	r2, #1236	; 0x4d4
 80176f2:	4925      	ldr	r1, [pc, #148]	; (8017788 <tcp_slowtmr+0x294>)
 80176f4:	4825      	ldr	r0, [pc, #148]	; (801778c <tcp_slowtmr+0x298>)
 80176f6:	f009 f90f 	bl	8020918 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 80176fa:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80176fc:	2b00      	cmp	r3, #0
 80176fe:	f000 8131 	beq.w	8017964 <tcp_slowtmr+0x470>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8017702:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 8017706:	2b0b      	cmp	r3, #11
 8017708:	f240 80e0 	bls.w	80178cc <tcp_slowtmr+0x3d8>
 801770c:	7d23      	ldrb	r3, [r4, #20]
          ++pcb_remove; /* max probes reached */
 801770e:	2501      	movs	r5, #1
 8017710:	e720      	b.n	8017554 <tcp_slowtmr+0x60>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8017712:	464b      	mov	r3, r9
 8017714:	f240 42be 	movw	r2, #1214	; 0x4be
 8017718:	491d      	ldr	r1, [pc, #116]	; (8017790 <tcp_slowtmr+0x29c>)
 801771a:	481c      	ldr	r0, [pc, #112]	; (801778c <tcp_slowtmr+0x298>)
 801771c:	f009 f8fc 	bl	8020918 <iprintf>
 8017720:	7d23      	ldrb	r3, [r4, #20]
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8017722:	2b01      	cmp	r3, #1
 8017724:	f47f af02 	bne.w	801752c <tcp_slowtmr+0x38>
 8017728:	464b      	mov	r3, r9
 801772a:	f240 42bf 	movw	r2, #1215	; 0x4bf
 801772e:	4919      	ldr	r1, [pc, #100]	; (8017794 <tcp_slowtmr+0x2a0>)
 8017730:	4816      	ldr	r0, [pc, #88]	; (801778c <tcp_slowtmr+0x298>)
 8017732:	f009 f8f1 	bl	8020918 <iprintf>
 8017736:	7d23      	ldrb	r3, [r4, #20]
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8017738:	2b0a      	cmp	r3, #10
 801773a:	f47f aefa 	bne.w	8017532 <tcp_slowtmr+0x3e>
 801773e:	464b      	mov	r3, r9
 8017740:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8017744:	4914      	ldr	r1, [pc, #80]	; (8017798 <tcp_slowtmr+0x2a4>)
 8017746:	4811      	ldr	r0, [pc, #68]	; (801778c <tcp_slowtmr+0x298>)
 8017748:	f009 f8e6 	bl	8020918 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 801774c:	f898 2000 	ldrb.w	r2, [r8]
 8017750:	7fa3      	ldrb	r3, [r4, #30]
 8017752:	4293      	cmp	r3, r2
 8017754:	f47f aef3 	bne.w	801753e <tcp_slowtmr+0x4a>
      continue;
 8017758:	4627      	mov	r7, r4
      pcb = pcb->next;
 801775a:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 801775c:	2c00      	cmp	r4, #0
 801775e:	f47f aede 	bne.w	801751e <tcp_slowtmr+0x2a>
 8017762:	e75b      	b.n	801761c <tcp_slowtmr+0x128>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8017764:	2a05      	cmp	r2, #5
 8017766:	d9bb      	bls.n	80176e0 <tcp_slowtmr+0x1ec>
    pcb_reset = 0;
 8017768:	f04f 0a00 	mov.w	sl, #0
      ++pcb_remove;
 801776c:	2501      	movs	r5, #1
 801776e:	e717      	b.n	80175a0 <tcp_slowtmr+0xac>
 8017770:	2003622c 	.word	0x2003622c
 8017774:	20036228 	.word	0x20036228
 8017778:	000a4cb8 	.word	0x000a4cb8
 801777c:	10624dd3 	.word	0x10624dd3
 8017780:	20036224 	.word	0x20036224
 8017784:	20036238 	.word	0x20036238
 8017788:	0803dde4 	.word	0x0803dde4
 801778c:	08026800 	.word	0x08026800
 8017790:	0803dd5c 	.word	0x0803dd5c
 8017794:	0803dd88 	.word	0x0803dd88
 8017798:	0803ddb4 	.word	0x0803ddb4
 801779c:	2002239d 	.word	0x2002239d
 80177a0:	0803d99c 	.word	0x0803d99c
 80177a4:	0803dea8 	.word	0x0803dea8
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 80177a8:	f9b4 2030 	ldrsh.w	r2, [r4, #48]	; 0x30
 80177ac:	2a00      	cmp	r2, #0
 80177ae:	db06      	blt.n	80177be <tcp_slowtmr+0x2ca>
 80177b0:	f647 71ff 	movw	r1, #32767	; 0x7fff
 80177b4:	428a      	cmp	r2, r1
 80177b6:	d002      	beq.n	80177be <tcp_slowtmr+0x2ca>
          ++pcb->rtime;
 80177b8:	3201      	adds	r2, #1
 80177ba:	b212      	sxth	r2, r2
 80177bc:	8622      	strh	r2, [r4, #48]	; 0x30
        if (pcb->rtime >= pcb->rto) {
 80177be:	f9b4 1040 	ldrsh.w	r1, [r4, #64]	; 0x40
 80177c2:	4291      	cmp	r1, r2
 80177c4:	f73f aec6 	bgt.w	8017554 <tcp_slowtmr+0x60>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 80177c8:	4620      	mov	r0, r4
 80177ca:	f003 f9e9 	bl	801aba0 <tcp_rexmit_rto_prepare>
 80177ce:	2800      	cmp	r0, #0
 80177d0:	f040 80d0 	bne.w	8017974 <tcp_slowtmr+0x480>
 80177d4:	7d23      	ldrb	r3, [r4, #20]
            if (pcb->state != SYN_SENT) {
 80177d6:	2b02      	cmp	r3, #2
 80177d8:	d016      	beq.n	8017808 <tcp_slowtmr+0x314>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 80177da:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 80177de:	f647 71ff 	movw	r1, #32767	; 0x7fff
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80177e2:	f8df c1f8 	ldr.w	ip, [pc, #504]	; 80179dc <tcp_slowtmr+0x4e8>
 80177e6:	2a0c      	cmp	r2, #12
 80177e8:	f9b4 003c 	ldrsh.w	r0, [r4, #60]	; 0x3c
 80177ec:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	; 0x3e
 80177f0:	bf28      	it	cs
 80177f2:	220c      	movcs	r2, #12
 80177f4:	eb03 03e0 	add.w	r3, r3, r0, asr #3
 80177f8:	f81c 2002 	ldrb.w	r2, [ip, r2]
 80177fc:	4093      	lsls	r3, r2
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 80177fe:	428b      	cmp	r3, r1
 8017800:	bfa8      	it	ge
 8017802:	460b      	movge	r3, r1
 8017804:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8017808:	f8b4 0048 	ldrh.w	r0, [r4, #72]	; 0x48
            pcb->rtime = 0;
 801780c:	2200      	movs	r2, #0
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 801780e:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8017812:	8e61      	ldrh	r1, [r4, #50]	; 0x32
            pcb->ssthresh = eff_wnd >> 1;
 8017814:	4283      	cmp	r3, r0
            pcb->rtime = 0;
 8017816:	8622      	strh	r2, [r4, #48]	; 0x30
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8017818:	ea4f 0241 	mov.w	r2, r1, lsl #1
            pcb->cwnd = pcb->mss;
 801781c:	f8a4 1048 	strh.w	r1, [r4, #72]	; 0x48
            pcb->ssthresh = eff_wnd >> 1;
 8017820:	bf28      	it	cs
 8017822:	4603      	movcs	r3, r0
            tcp_rexmit_rto_commit(pcb);
 8017824:	4620      	mov	r0, r4
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8017826:	b292      	uxth	r2, r2
            pcb->ssthresh = eff_wnd >> 1;
 8017828:	085b      	lsrs	r3, r3, #1
 801782a:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 801782e:	4293      	cmp	r3, r2
            pcb->bytes_acked = 0;
 8017830:	f04f 0300 	mov.w	r3, #0
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8017834:	bf38      	it	cc
 8017836:	f8a4 204a 	strhcc.w	r2, [r4, #74]	; 0x4a
            pcb->bytes_acked = 0;
 801783a:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
            tcp_rexmit_rto_commit(pcb);
 801783e:	f003 fce1 	bl	801b204 <tcp_rexmit_rto_commit>
 8017842:	7d23      	ldrb	r3, [r4, #20]
 8017844:	e686      	b.n	8017554 <tcp_slowtmr+0x60>
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8017846:	495b      	ldr	r1, [pc, #364]	; (80179b4 <tcp_slowtmr+0x4c0>)
 8017848:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
 801784c:	fb01 0303 	mla	r3, r1, r3, r0
                 / TCP_SLOW_INTERVAL) {
 8017850:	4959      	ldr	r1, [pc, #356]	; (80179b8 <tcp_slowtmr+0x4c4>)
 8017852:	fba1 1303 	umull	r1, r3, r1, r3
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017856:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 801785a:	f67f af3e 	bls.w	80176da <tcp_slowtmr+0x1e6>
        err = tcp_keepalive(pcb);
 801785e:	4620      	mov	r0, r4
 8017860:	f003 fd0a 	bl	801b278 <tcp_keepalive>
        if (err == ERR_OK) {
 8017864:	2800      	cmp	r0, #0
 8017866:	f47f af38 	bne.w	80176da <tcp_slowtmr+0x1e6>
          pcb->keep_cnt_sent++;
 801786a:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
    pcb_reset = 0;
 801786e:	4682      	mov	sl, r0
          pcb->keep_cnt_sent++;
 8017870:	3301      	adds	r3, #1
 8017872:	f884 309b 	strb.w	r3, [r4, #155]	; 0x9b
 8017876:	e693      	b.n	80175a0 <tcp_slowtmr+0xac>
      tcp_pcb_purge(pcb);
 8017878:	4620      	mov	r0, r4
 801787a:	f7ff fdfb 	bl	8017474 <tcp_pcb_purge>
      if (prev != NULL) {
 801787e:	2d00      	cmp	r5, #0
 8017880:	d063      	beq.n	801794a <tcp_slowtmr+0x456>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8017882:	683b      	ldr	r3, [r7, #0]
 8017884:	42a3      	cmp	r3, r4
 8017886:	f000 8086 	beq.w	8017996 <tcp_slowtmr+0x4a2>
        prev->next = pcb->next;
 801788a:	68e3      	ldr	r3, [r4, #12]
 801788c:	60eb      	str	r3, [r5, #12]
 801788e:	68e3      	ldr	r3, [r4, #12]
      tcp_free(pcb2);
 8017890:	4620      	mov	r0, r4
      pcb = pcb->next;
 8017892:	461c      	mov	r4, r3
      tcp_free(pcb2);
 8017894:	f7ff fbb4 	bl	8017000 <tcp_free>
  while (pcb != NULL) {
 8017898:	2c00      	cmp	r4, #0
 801789a:	f47f aec9 	bne.w	8017630 <tcp_slowtmr+0x13c>
 801789e:	e6db      	b.n	8017658 <tcp_slowtmr+0x164>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80178a0:	8b25      	ldrh	r5, [r4, #24]
 80178a2:	1d20      	adds	r0, r4, #4
 80178a4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80178a6:	4623      	mov	r3, r4
 80178a8:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80178aa:	9502      	str	r5, [sp, #8]
 80178ac:	8ae5      	ldrh	r5, [r4, #22]
 80178ae:	9000      	str	r0, [sp, #0]
 80178b0:	4620      	mov	r0, r4
 80178b2:	9501      	str	r5, [sp, #4]
 80178b4:	f003 fa32 	bl	801ad1c <tcp_rst>
 80178b8:	e69b      	b.n	80175f2 <tcp_slowtmr+0xfe>
          tcp_output(prev);
 80178ba:	4620      	mov	r0, r4
 80178bc:	4627      	mov	r7, r4
      pcb = pcb->next;
 80178be:	4654      	mov	r4, sl
          tcp_output(prev);
 80178c0:	f003 faa8 	bl	801ae14 <tcp_output>
  while (pcb != NULL) {
 80178c4:	2c00      	cmp	r4, #0
 80178c6:	f47f ae2a 	bne.w	801751e <tcp_slowtmr+0x2a>
 80178ca:	e6a7      	b.n	801761c <tcp_slowtmr+0x128>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80178cc:	4a3b      	ldr	r2, [pc, #236]	; (80179bc <tcp_slowtmr+0x4c8>)
 80178ce:	f894 1099 	ldrb.w	r1, [r4, #153]	; 0x99
          if (pcb->persist_cnt < backoff_cnt) {
 80178d2:	f894 3098 	ldrb.w	r3, [r4, #152]	; 0x98
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80178d6:	440a      	add	r2, r1
 80178d8:	f812 2c01 	ldrb.w	r2, [r2, #-1]
          if (pcb->persist_cnt < backoff_cnt) {
 80178dc:	4293      	cmp	r3, r2
 80178de:	d323      	bcc.n	8017928 <tcp_slowtmr+0x434>
            if (pcb->snd_wnd == 0) {
 80178e0:	f8b4 5060 	ldrh.w	r5, [r4, #96]	; 0x60
 80178e4:	2d00      	cmp	r5, #0
 80178e6:	d04f      	beq.n	8017988 <tcp_slowtmr+0x494>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 80178e8:	4629      	mov	r1, r5
 80178ea:	4620      	mov	r0, r4
 80178ec:	f002 ff9a 	bl	801a824 <tcp_split_unsent_seg>
 80178f0:	2800      	cmp	r0, #0
 80178f2:	d058      	beq.n	80179a6 <tcp_slowtmr+0x4b2>
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80178f4:	f894 2099 	ldrb.w	r2, [r4, #153]	; 0x99
              pcb->persist_cnt = 0;
 80178f8:	2500      	movs	r5, #0
 80178fa:	7d23      	ldrb	r3, [r4, #20]
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80178fc:	2a06      	cmp	r2, #6
              pcb->persist_cnt = 0;
 80178fe:	f884 5098 	strb.w	r5, [r4, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8017902:	f63f ae27 	bhi.w	8017554 <tcp_slowtmr+0x60>
                pcb->persist_backoff++;
 8017906:	3201      	adds	r2, #1
 8017908:	f884 2099 	strb.w	r2, [r4, #153]	; 0x99
 801790c:	e622      	b.n	8017554 <tcp_slowtmr+0x60>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 801790e:	42a3      	cmp	r3, r4
 8017910:	d006      	beq.n	8017920 <tcp_slowtmr+0x42c>
 8017912:	464b      	mov	r3, r9
 8017914:	f240 5271 	movw	r2, #1393	; 0x571
 8017918:	4929      	ldr	r1, [pc, #164]	; (80179c0 <tcp_slowtmr+0x4cc>)
 801791a:	482a      	ldr	r0, [pc, #168]	; (80179c4 <tcp_slowtmr+0x4d0>)
 801791c:	f008 fffc 	bl	8020918 <iprintf>
        tcp_active_pcbs = pcb->next;
 8017920:	68e3      	ldr	r3, [r4, #12]
 8017922:	4a29      	ldr	r2, [pc, #164]	; (80179c8 <tcp_slowtmr+0x4d4>)
 8017924:	6013      	str	r3, [r2, #0]
 8017926:	e660      	b.n	80175ea <tcp_slowtmr+0xf6>
            pcb->persist_cnt++;
 8017928:	3301      	adds	r3, #1
 801792a:	b2db      	uxtb	r3, r3
          if (pcb->persist_cnt >= backoff_cnt) {
 801792c:	4293      	cmp	r3, r2
            pcb->persist_cnt++;
 801792e:	f884 3098 	strb.w	r3, [r4, #152]	; 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 8017932:	d2d5      	bcs.n	80178e0 <tcp_slowtmr+0x3ec>
 8017934:	7d23      	ldrb	r3, [r4, #20]
    pcb_remove = 0;
 8017936:	2500      	movs	r5, #0
 8017938:	e60c      	b.n	8017554 <tcp_slowtmr+0x60>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801793a:	464b      	mov	r3, r9
 801793c:	f240 526d 	movw	r2, #1389	; 0x56d
 8017940:	4922      	ldr	r1, [pc, #136]	; (80179cc <tcp_slowtmr+0x4d8>)
 8017942:	4820      	ldr	r0, [pc, #128]	; (80179c4 <tcp_slowtmr+0x4d0>)
 8017944:	f008 ffe8 	bl	8020918 <iprintf>
 8017948:	e64d      	b.n	80175e6 <tcp_slowtmr+0xf2>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 801794a:	683b      	ldr	r3, [r7, #0]
 801794c:	42a3      	cmp	r3, r4
 801794e:	d006      	beq.n	801795e <tcp_slowtmr+0x46a>
 8017950:	464b      	mov	r3, r9
 8017952:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8017956:	491e      	ldr	r1, [pc, #120]	; (80179d0 <tcp_slowtmr+0x4dc>)
 8017958:	4640      	mov	r0, r8
 801795a:	f008 ffdd 	bl	8020918 <iprintf>
        tcp_tw_pcbs = pcb->next;
 801795e:	68e3      	ldr	r3, [r4, #12]
 8017960:	603b      	str	r3, [r7, #0]
 8017962:	e795      	b.n	8017890 <tcp_slowtmr+0x39c>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8017964:	464b      	mov	r3, r9
 8017966:	f240 42d5 	movw	r2, #1237	; 0x4d5
 801796a:	491a      	ldr	r1, [pc, #104]	; (80179d4 <tcp_slowtmr+0x4e0>)
 801796c:	4815      	ldr	r0, [pc, #84]	; (80179c4 <tcp_slowtmr+0x4d0>)
 801796e:	f008 ffd3 	bl	8020918 <iprintf>
 8017972:	e6c6      	b.n	8017702 <tcp_slowtmr+0x20e>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8017974:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8017976:	7d23      	ldrb	r3, [r4, #20]
 8017978:	2a00      	cmp	r2, #0
 801797a:	f47f adeb 	bne.w	8017554 <tcp_slowtmr+0x60>
 801797e:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8017980:	2a00      	cmp	r2, #0
 8017982:	f47f af28 	bne.w	80177d6 <tcp_slowtmr+0x2e2>
 8017986:	e5e5      	b.n	8017554 <tcp_slowtmr+0x60>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8017988:	4620      	mov	r0, r4
 801798a:	f003 fc9f 	bl	801b2cc <tcp_zero_window_probe>
 801798e:	2800      	cmp	r0, #0
 8017990:	d0b0      	beq.n	80178f4 <tcp_slowtmr+0x400>
 8017992:	7d23      	ldrb	r3, [r4, #20]
 8017994:	e5de      	b.n	8017554 <tcp_slowtmr+0x60>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8017996:	464b      	mov	r3, r9
 8017998:	f240 52af 	movw	r2, #1455	; 0x5af
 801799c:	490e      	ldr	r1, [pc, #56]	; (80179d8 <tcp_slowtmr+0x4e4>)
 801799e:	4640      	mov	r0, r8
 80179a0:	f008 ffba 	bl	8020918 <iprintf>
 80179a4:	e771      	b.n	801788a <tcp_slowtmr+0x396>
                if (tcp_output(pcb) == ERR_OK) {
 80179a6:	4620      	mov	r0, r4
 80179a8:	f003 fa34 	bl	801ae14 <tcp_output>
 80179ac:	2800      	cmp	r0, #0
 80179ae:	d1a1      	bne.n	80178f4 <tcp_slowtmr+0x400>
    pcb_remove = 0;
 80179b0:	4605      	mov	r5, r0
 80179b2:	e7ee      	b.n	8017992 <tcp_slowtmr+0x49e>
 80179b4:	000124f8 	.word	0x000124f8
 80179b8:	10624dd3 	.word	0x10624dd3
 80179bc:	0803dc10 	.word	0x0803dc10
 80179c0:	0803de7c 	.word	0x0803de7c
 80179c4:	08026800 	.word	0x08026800
 80179c8:	20036228 	.word	0x20036228
 80179cc:	0803de50 	.word	0x0803de50
 80179d0:	0803df00 	.word	0x0803df00
 80179d4:	0803de18 	.word	0x0803de18
 80179d8:	0803ded8 	.word	0x0803ded8
 80179dc:	0803d8dc 	.word	0x0803d8dc

080179e0 <tcp_pcb_remove>:
{
 80179e0:	b538      	push	{r3, r4, r5, lr}
 80179e2:	4605      	mov	r5, r0
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 80179e4:	460c      	mov	r4, r1
 80179e6:	2900      	cmp	r1, #0
 80179e8:	d04f      	beq.n	8017a8a <tcp_pcb_remove+0xaa>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 80179ea:	2d00      	cmp	r5, #0
 80179ec:	d056      	beq.n	8017a9c <tcp_pcb_remove+0xbc>
  TCP_RMV(pcblist, pcb);
 80179ee:	682a      	ldr	r2, [r5, #0]
 80179f0:	42a2      	cmp	r2, r4
 80179f2:	d047      	beq.n	8017a84 <tcp_pcb_remove+0xa4>
 80179f4:	b14a      	cbz	r2, 8017a0a <tcp_pcb_remove+0x2a>
 80179f6:	68d3      	ldr	r3, [r2, #12]
 80179f8:	429c      	cmp	r4, r3
 80179fa:	d03f      	beq.n	8017a7c <tcp_pcb_remove+0x9c>
 80179fc:	b12b      	cbz	r3, 8017a0a <tcp_pcb_remove+0x2a>
 80179fe:	68da      	ldr	r2, [r3, #12]
 8017a00:	42a2      	cmp	r2, r4
 8017a02:	d03c      	beq.n	8017a7e <tcp_pcb_remove+0x9e>
 8017a04:	4613      	mov	r3, r2
 8017a06:	2b00      	cmp	r3, #0
 8017a08:	d1f9      	bne.n	80179fe <tcp_pcb_remove+0x1e>
 8017a0a:	2300      	movs	r3, #0
  tcp_pcb_purge(pcb);
 8017a0c:	4620      	mov	r0, r4
  TCP_RMV(pcblist, pcb);
 8017a0e:	60e3      	str	r3, [r4, #12]
  tcp_pcb_purge(pcb);
 8017a10:	f7ff fd30 	bl	8017474 <tcp_pcb_purge>
  if ((pcb->state != TIME_WAIT) &&
 8017a14:	7d23      	ldrb	r3, [r4, #20]
 8017a16:	2b0a      	cmp	r3, #10
 8017a18:	d02a      	beq.n	8017a70 <tcp_pcb_remove+0x90>
 8017a1a:	2b01      	cmp	r3, #1
 8017a1c:	d028      	beq.n	8017a70 <tcp_pcb_remove+0x90>
      (pcb->flags & TF_ACK_DELAY)) {
 8017a1e:	8b63      	ldrh	r3, [r4, #26]
      (pcb->state != LISTEN) &&
 8017a20:	07da      	lsls	r2, r3, #31
 8017a22:	d41e      	bmi.n	8017a62 <tcp_pcb_remove+0x82>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8017a24:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8017a26:	b133      	cbz	r3, 8017a36 <tcp_pcb_remove+0x56>
 8017a28:	4b20      	ldr	r3, [pc, #128]	; (8017aac <tcp_pcb_remove+0xcc>)
 8017a2a:	f640 0293 	movw	r2, #2195	; 0x893
 8017a2e:	4920      	ldr	r1, [pc, #128]	; (8017ab0 <tcp_pcb_remove+0xd0>)
 8017a30:	4820      	ldr	r0, [pc, #128]	; (8017ab4 <tcp_pcb_remove+0xd4>)
 8017a32:	f008 ff71 	bl	8020918 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8017a36:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8017a38:	b133      	cbz	r3, 8017a48 <tcp_pcb_remove+0x68>
 8017a3a:	4b1c      	ldr	r3, [pc, #112]	; (8017aac <tcp_pcb_remove+0xcc>)
 8017a3c:	f640 0294 	movw	r2, #2196	; 0x894
 8017a40:	491d      	ldr	r1, [pc, #116]	; (8017ab8 <tcp_pcb_remove+0xd8>)
 8017a42:	481c      	ldr	r0, [pc, #112]	; (8017ab4 <tcp_pcb_remove+0xd4>)
 8017a44:	f008 ff68 	bl	8020918 <iprintf>
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8017a48:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8017a4a:	b133      	cbz	r3, 8017a5a <tcp_pcb_remove+0x7a>
 8017a4c:	4b17      	ldr	r3, [pc, #92]	; (8017aac <tcp_pcb_remove+0xcc>)
 8017a4e:	f640 0296 	movw	r2, #2198	; 0x896
 8017a52:	491a      	ldr	r1, [pc, #104]	; (8017abc <tcp_pcb_remove+0xdc>)
 8017a54:	4817      	ldr	r0, [pc, #92]	; (8017ab4 <tcp_pcb_remove+0xd4>)
 8017a56:	f008 ff5f 	bl	8020918 <iprintf>
  pcb->state = CLOSED;
 8017a5a:	2300      	movs	r3, #0
 8017a5c:	7523      	strb	r3, [r4, #20]
  pcb->local_port = 0;
 8017a5e:	82e3      	strh	r3, [r4, #22]
}
 8017a60:	bd38      	pop	{r3, r4, r5, pc}
    tcp_ack_now(pcb);
 8017a62:	f043 0302 	orr.w	r3, r3, #2
    tcp_output(pcb);
 8017a66:	4620      	mov	r0, r4
    tcp_ack_now(pcb);
 8017a68:	8363      	strh	r3, [r4, #26]
    tcp_output(pcb);
 8017a6a:	f003 f9d3 	bl	801ae14 <tcp_output>
 8017a6e:	7d23      	ldrb	r3, [r4, #20]
  if (pcb->state != LISTEN) {
 8017a70:	2b01      	cmp	r3, #1
 8017a72:	d0f2      	beq.n	8017a5a <tcp_pcb_remove+0x7a>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8017a74:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8017a76:	2b00      	cmp	r3, #0
 8017a78:	d1d6      	bne.n	8017a28 <tcp_pcb_remove+0x48>
 8017a7a:	e7dc      	b.n	8017a36 <tcp_pcb_remove+0x56>
  TCP_RMV(pcblist, pcb);
 8017a7c:	4613      	mov	r3, r2
 8017a7e:	68e2      	ldr	r2, [r4, #12]
 8017a80:	60da      	str	r2, [r3, #12]
 8017a82:	e7c2      	b.n	8017a0a <tcp_pcb_remove+0x2a>
 8017a84:	68e3      	ldr	r3, [r4, #12]
 8017a86:	602b      	str	r3, [r5, #0]
 8017a88:	e7bf      	b.n	8017a0a <tcp_pcb_remove+0x2a>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8017a8a:	4b08      	ldr	r3, [pc, #32]	; (8017aac <tcp_pcb_remove+0xcc>)
 8017a8c:	f640 0283 	movw	r2, #2179	; 0x883
 8017a90:	490b      	ldr	r1, [pc, #44]	; (8017ac0 <tcp_pcb_remove+0xe0>)
 8017a92:	4808      	ldr	r0, [pc, #32]	; (8017ab4 <tcp_pcb_remove+0xd4>)
 8017a94:	f008 ff40 	bl	8020918 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8017a98:	2d00      	cmp	r5, #0
 8017a9a:	d1a8      	bne.n	80179ee <tcp_pcb_remove+0xe>
 8017a9c:	4b03      	ldr	r3, [pc, #12]	; (8017aac <tcp_pcb_remove+0xcc>)
 8017a9e:	f640 0284 	movw	r2, #2180	; 0x884
 8017aa2:	4908      	ldr	r1, [pc, #32]	; (8017ac4 <tcp_pcb_remove+0xe4>)
 8017aa4:	4803      	ldr	r0, [pc, #12]	; (8017ab4 <tcp_pcb_remove+0xd4>)
 8017aa6:	f008 ff37 	bl	8020918 <iprintf>
 8017aaa:	e7a0      	b.n	80179ee <tcp_pcb_remove+0xe>
 8017aac:	0803d99c 	.word	0x0803d99c
 8017ab0:	0803dbc4 	.word	0x0803dbc4
 8017ab4:	08026800 	.word	0x08026800
 8017ab8:	0803dbdc 	.word	0x0803dbdc
 8017abc:	0803dbf8 	.word	0x0803dbf8
 8017ac0:	0803db88 	.word	0x0803db88
 8017ac4:	0803dba4 	.word	0x0803dba4

08017ac8 <tcp_abandon>:
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8017ac8:	2800      	cmp	r0, #0
 8017aca:	d07e      	beq.n	8017bca <tcp_abandon+0x102>
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8017acc:	7d03      	ldrb	r3, [r0, #20]
 8017ace:	2b01      	cmp	r3, #1
{
 8017ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ad4:	460d      	mov	r5, r1
 8017ad6:	b085      	sub	sp, #20
 8017ad8:	4604      	mov	r4, r0
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8017ada:	d062      	beq.n	8017ba2 <tcp_abandon+0xda>
  if (pcb->state == TIME_WAIT) {
 8017adc:	2b0a      	cmp	r3, #10
 8017ade:	d06a      	beq.n	8017bb6 <tcp_abandon+0xee>
    seqno = pcb->snd_nxt;
 8017ae0:	f8d4 9050 	ldr.w	r9, [r4, #80]	; 0x50
    ackno = pcb->rcv_nxt;
 8017ae4:	f8d4 a024 	ldr.w	sl, [r4, #36]	; 0x24
    errf = pcb->errf;
 8017ae8:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
    errf_arg = pcb->callback_arg;
 8017aec:	f8d4 8010 	ldr.w	r8, [r4, #16]
 8017af0:	8ae7      	ldrh	r7, [r4, #22]
    if (pcb->state == CLOSED) {
 8017af2:	b98b      	cbnz	r3, 8017b18 <tcp_abandon+0x50>
      if (pcb->local_port != 0) {
 8017af4:	2f00      	cmp	r7, #0
 8017af6:	d03f      	beq.n	8017b78 <tcp_abandon+0xb0>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8017af8:	4b3b      	ldr	r3, [pc, #236]	; (8017be8 <tcp_abandon+0x120>)
 8017afa:	681a      	ldr	r2, [r3, #0]
 8017afc:	42a2      	cmp	r2, r4
 8017afe:	d049      	beq.n	8017b94 <tcp_abandon+0xcc>
 8017b00:	2a00      	cmp	r2, #0
 8017b02:	d049      	beq.n	8017b98 <tcp_abandon+0xd0>
 8017b04:	68d3      	ldr	r3, [r2, #12]
 8017b06:	429c      	cmp	r4, r3
 8017b08:	d066      	beq.n	8017bd8 <tcp_abandon+0x110>
 8017b0a:	2b00      	cmp	r3, #0
 8017b0c:	d044      	beq.n	8017b98 <tcp_abandon+0xd0>
 8017b0e:	68da      	ldr	r2, [r3, #12]
 8017b10:	42a2      	cmp	r2, r4
 8017b12:	d062      	beq.n	8017bda <tcp_abandon+0x112>
 8017b14:	4613      	mov	r3, r2
 8017b16:	e7f8      	b.n	8017b0a <tcp_abandon+0x42>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8017b18:	4621      	mov	r1, r4
 8017b1a:	4834      	ldr	r0, [pc, #208]	; (8017bec <tcp_abandon+0x124>)
 8017b1c:	f7ff ff60 	bl	80179e0 <tcp_pcb_remove>
 8017b20:	4b33      	ldr	r3, [pc, #204]	; (8017bf0 <tcp_abandon+0x128>)
 8017b22:	2201      	movs	r2, #1
 8017b24:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 8017b26:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8017b28:	b130      	cbz	r0, 8017b38 <tcp_abandon+0x70>
    struct tcp_seg *next = seg->next;
 8017b2a:	f8d0 b000 	ldr.w	fp, [r0]
    tcp_seg_free(seg);
 8017b2e:	f7ff fbcf 	bl	80172d0 <tcp_seg_free>
  while (seg != NULL) {
 8017b32:	4658      	mov	r0, fp
 8017b34:	2800      	cmp	r0, #0
 8017b36:	d1f8      	bne.n	8017b2a <tcp_abandon+0x62>
    if (pcb->unsent != NULL) {
 8017b38:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8017b3a:	b130      	cbz	r0, 8017b4a <tcp_abandon+0x82>
    struct tcp_seg *next = seg->next;
 8017b3c:	f8d0 b000 	ldr.w	fp, [r0]
    tcp_seg_free(seg);
 8017b40:	f7ff fbc6 	bl	80172d0 <tcp_seg_free>
  while (seg != NULL) {
 8017b44:	4658      	mov	r0, fp
 8017b46:	2800      	cmp	r0, #0
 8017b48:	d1f8      	bne.n	8017b3c <tcp_abandon+0x74>
    if (pcb->ooseq != NULL) {
 8017b4a:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8017b4c:	b130      	cbz	r0, 8017b5c <tcp_abandon+0x94>
    struct tcp_seg *next = seg->next;
 8017b4e:	f8d0 b000 	ldr.w	fp, [r0]
    tcp_seg_free(seg);
 8017b52:	f7ff fbbd 	bl	80172d0 <tcp_seg_free>
  while (seg != NULL) {
 8017b56:	4658      	mov	r0, fp
 8017b58:	2800      	cmp	r0, #0
 8017b5a:	d1f8      	bne.n	8017b4e <tcp_abandon+0x86>
    if (send_rst) {
 8017b5c:	b975      	cbnz	r5, 8017b7c <tcp_abandon+0xb4>
    tcp_free(pcb);
 8017b5e:	4620      	mov	r0, r4
 8017b60:	f7ff fa4e 	bl	8017000 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8017b64:	2e00      	cmp	r6, #0
 8017b66:	d03b      	beq.n	8017be0 <tcp_abandon+0x118>
 8017b68:	4640      	mov	r0, r8
 8017b6a:	f06f 010c 	mvn.w	r1, #12
 8017b6e:	4633      	mov	r3, r6
}
 8017b70:	b005      	add	sp, #20
 8017b72:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8017b76:	4718      	bx	r3
    int send_rst = 0;
 8017b78:	461d      	mov	r5, r3
 8017b7a:	e7d4      	b.n	8017b26 <tcp_abandon+0x5e>
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8017b7c:	8b23      	ldrh	r3, [r4, #24]
 8017b7e:	1d25      	adds	r5, r4, #4
 8017b80:	4652      	mov	r2, sl
 8017b82:	4649      	mov	r1, r9
 8017b84:	9302      	str	r3, [sp, #8]
 8017b86:	4620      	mov	r0, r4
 8017b88:	4623      	mov	r3, r4
 8017b8a:	9701      	str	r7, [sp, #4]
 8017b8c:	9500      	str	r5, [sp, #0]
 8017b8e:	f003 f8c5 	bl	801ad1c <tcp_rst>
 8017b92:	e7e4      	b.n	8017b5e <tcp_abandon+0x96>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8017b94:	68e2      	ldr	r2, [r4, #12]
 8017b96:	601a      	str	r2, [r3, #0]
 8017b98:	2300      	movs	r3, #0
    u16_t local_port = 0;
 8017b9a:	461f      	mov	r7, r3
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8017b9c:	60e3      	str	r3, [r4, #12]
    int send_rst = 0;
 8017b9e:	461d      	mov	r5, r3
 8017ba0:	e7c1      	b.n	8017b26 <tcp_abandon+0x5e>
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8017ba2:	4b14      	ldr	r3, [pc, #80]	; (8017bf4 <tcp_abandon+0x12c>)
 8017ba4:	f240 2241 	movw	r2, #577	; 0x241
 8017ba8:	4913      	ldr	r1, [pc, #76]	; (8017bf8 <tcp_abandon+0x130>)
 8017baa:	4814      	ldr	r0, [pc, #80]	; (8017bfc <tcp_abandon+0x134>)
 8017bac:	f008 feb4 	bl	8020918 <iprintf>
 8017bb0:	7d23      	ldrb	r3, [r4, #20]
  if (pcb->state == TIME_WAIT) {
 8017bb2:	2b0a      	cmp	r3, #10
 8017bb4:	d194      	bne.n	8017ae0 <tcp_abandon+0x18>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8017bb6:	4621      	mov	r1, r4
 8017bb8:	4811      	ldr	r0, [pc, #68]	; (8017c00 <tcp_abandon+0x138>)
 8017bba:	f7ff ff11 	bl	80179e0 <tcp_pcb_remove>
    tcp_free(pcb);
 8017bbe:	4620      	mov	r0, r4
}
 8017bc0:	b005      	add	sp, #20
 8017bc2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    tcp_free(pcb);
 8017bc6:	f7ff ba1b 	b.w	8017000 <tcp_free>
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8017bca:	4b0a      	ldr	r3, [pc, #40]	; (8017bf4 <tcp_abandon+0x12c>)
 8017bcc:	f240 223d 	movw	r2, #573	; 0x23d
 8017bd0:	490c      	ldr	r1, [pc, #48]	; (8017c04 <tcp_abandon+0x13c>)
 8017bd2:	480a      	ldr	r0, [pc, #40]	; (8017bfc <tcp_abandon+0x134>)
 8017bd4:	f008 bea0 	b.w	8020918 <iprintf>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8017bd8:	4613      	mov	r3, r2
 8017bda:	68e2      	ldr	r2, [r4, #12]
 8017bdc:	60da      	str	r2, [r3, #12]
 8017bde:	e7db      	b.n	8017b98 <tcp_abandon+0xd0>
}
 8017be0:	b005      	add	sp, #20
 8017be2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017be6:	bf00      	nop
 8017be8:	20036234 	.word	0x20036234
 8017bec:	20036228 	.word	0x20036228
 8017bf0:	20036224 	.word	0x20036224
 8017bf4:	0803d99c 	.word	0x0803d99c
 8017bf8:	0803d888 	.word	0x0803d888
 8017bfc:	08026800 	.word	0x08026800
 8017c00:	20036238 	.word	0x20036238
 8017c04:	0803d86c 	.word	0x0803d86c

08017c08 <tcp_abort>:
  tcp_abandon(pcb, 1);
 8017c08:	2101      	movs	r1, #1
 8017c0a:	f7ff bf5d 	b.w	8017ac8 <tcp_abandon>
 8017c0e:	bf00      	nop

08017c10 <tcp_accept_null>:
{
 8017c10:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 8017c12:	460c      	mov	r4, r1
 8017c14:	b131      	cbz	r1, 8017c24 <tcp_accept_null+0x14>
  tcp_abandon(pcb, 1);
 8017c16:	4620      	mov	r0, r4
 8017c18:	2101      	movs	r1, #1
 8017c1a:	f7ff ff55 	bl	8017ac8 <tcp_abandon>
}
 8017c1e:	f06f 000c 	mvn.w	r0, #12
 8017c22:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 8017c24:	4b06      	ldr	r3, [pc, #24]	; (8017c40 <tcp_accept_null+0x30>)
 8017c26:	f240 320f 	movw	r2, #783	; 0x30f
 8017c2a:	4906      	ldr	r1, [pc, #24]	; (8017c44 <tcp_accept_null+0x34>)
 8017c2c:	4806      	ldr	r0, [pc, #24]	; (8017c48 <tcp_accept_null+0x38>)
 8017c2e:	f008 fe73 	bl	8020918 <iprintf>
  tcp_abandon(pcb, 1);
 8017c32:	4620      	mov	r0, r4
 8017c34:	2101      	movs	r1, #1
 8017c36:	f7ff ff47 	bl	8017ac8 <tcp_abandon>
}
 8017c3a:	f06f 000c 	mvn.w	r0, #12
 8017c3e:	bd10      	pop	{r4, pc}
 8017c40:	0803d99c 	.word	0x0803d99c
 8017c44:	0803d8bc 	.word	0x0803d8bc
 8017c48:	08026800 	.word	0x08026800

08017c4c <tcp_netif_ip_addr_changed_pcblist>:
{
 8017c4c:	b570      	push	{r4, r5, r6, lr}
 8017c4e:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8017c50:	4606      	mov	r6, r0
 8017c52:	b178      	cbz	r0, 8017c74 <tcp_netif_ip_addr_changed_pcblist+0x28>
  while (pcb != NULL) {
 8017c54:	b13c      	cbz	r4, 8017c66 <tcp_netif_ip_addr_changed_pcblist+0x1a>
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8017c56:	6822      	ldr	r2, [r4, #0]
 8017c58:	6833      	ldr	r3, [r6, #0]
 8017c5a:	68e5      	ldr	r5, [r4, #12]
 8017c5c:	429a      	cmp	r2, r3
 8017c5e:	d003      	beq.n	8017c68 <tcp_netif_ip_addr_changed_pcblist+0x1c>
  while (pcb != NULL) {
 8017c60:	462c      	mov	r4, r5
 8017c62:	2c00      	cmp	r4, #0
 8017c64:	d1f7      	bne.n	8017c56 <tcp_netif_ip_addr_changed_pcblist+0xa>
}
 8017c66:	bd70      	pop	{r4, r5, r6, pc}
  tcp_abandon(pcb, 1);
 8017c68:	4620      	mov	r0, r4
 8017c6a:	2101      	movs	r1, #1
 8017c6c:	f7ff ff2c 	bl	8017ac8 <tcp_abandon>
  while (pcb != NULL) {
 8017c70:	462c      	mov	r4, r5
 8017c72:	e7f6      	b.n	8017c62 <tcp_netif_ip_addr_changed_pcblist+0x16>
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8017c74:	4b03      	ldr	r3, [pc, #12]	; (8017c84 <tcp_netif_ip_addr_changed_pcblist+0x38>)
 8017c76:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8017c7a:	4903      	ldr	r1, [pc, #12]	; (8017c88 <tcp_netif_ip_addr_changed_pcblist+0x3c>)
 8017c7c:	4803      	ldr	r0, [pc, #12]	; (8017c8c <tcp_netif_ip_addr_changed_pcblist+0x40>)
 8017c7e:	f008 fe4b 	bl	8020918 <iprintf>
 8017c82:	e7e7      	b.n	8017c54 <tcp_netif_ip_addr_changed_pcblist+0x8>
 8017c84:	0803d99c 	.word	0x0803d99c
 8017c88:	0803db0c 	.word	0x0803db0c
 8017c8c:	08026800 	.word	0x08026800

08017c90 <tcp_kill_state>:
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017c90:	4b0f      	ldr	r3, [pc, #60]	; (8017cd0 <tcp_kill_state+0x40>)
 8017c92:	6819      	ldr	r1, [r3, #0]
 8017c94:	b1d1      	cbz	r1, 8017ccc <tcp_kill_state+0x3c>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017c96:	4b0f      	ldr	r3, [pc, #60]	; (8017cd4 <tcp_kill_state+0x44>)
  inactivity = 0;
 8017c98:	2200      	movs	r2, #0
{
 8017c9a:	b430      	push	{r4, r5}
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017c9c:	681d      	ldr	r5, [r3, #0]
  inactive = NULL;
 8017c9e:	4614      	mov	r4, r2
 8017ca0:	e001      	b.n	8017ca6 <tcp_kill_state+0x16>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017ca2:	68c9      	ldr	r1, [r1, #12]
 8017ca4:	b159      	cbz	r1, 8017cbe <tcp_kill_state+0x2e>
    if (pcb->state == state) {
 8017ca6:	7d0b      	ldrb	r3, [r1, #20]
 8017ca8:	4283      	cmp	r3, r0
 8017caa:	d1fa      	bne.n	8017ca2 <tcp_kill_state+0x12>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017cac:	6a0b      	ldr	r3, [r1, #32]
 8017cae:	1aeb      	subs	r3, r5, r3
 8017cb0:	4293      	cmp	r3, r2
 8017cb2:	d3f6      	bcc.n	8017ca2 <tcp_kill_state+0x12>
 8017cb4:	460c      	mov	r4, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017cb6:	68c9      	ldr	r1, [r1, #12]
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017cb8:	461a      	mov	r2, r3
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017cba:	2900      	cmp	r1, #0
 8017cbc:	d1f3      	bne.n	8017ca6 <tcp_kill_state+0x16>
  if (inactive != NULL) {
 8017cbe:	b11c      	cbz	r4, 8017cc8 <tcp_kill_state+0x38>
    tcp_abandon(inactive, 0);
 8017cc0:	4620      	mov	r0, r4
}
 8017cc2:	bc30      	pop	{r4, r5}
    tcp_abandon(inactive, 0);
 8017cc4:	f7ff bf00 	b.w	8017ac8 <tcp_abandon>
}
 8017cc8:	bc30      	pop	{r4, r5}
 8017cca:	4770      	bx	lr
 8017ccc:	4770      	bx	lr
 8017cce:	bf00      	nop
 8017cd0:	20036228 	.word	0x20036228
 8017cd4:	2003622c 	.word	0x2003622c

08017cd8 <tcp_alloc>:
{
 8017cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8017cda:	f44f 62e6 	mov.w	r2, #1840	; 0x730
{
 8017cde:	4604      	mov	r4, r0
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8017ce0:	495f      	ldr	r1, [pc, #380]	; (8017e60 <tcp_alloc+0x188>)
 8017ce2:	2002      	movs	r0, #2
 8017ce4:	f7fe f9c2 	bl	801606c <memp_malloc_fn>
  if (pcb == NULL) {
 8017ce8:	b340      	cbz	r0, 8017d3c <tcp_alloc+0x64>
 8017cea:	4603      	mov	r3, r0
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8017cec:	229c      	movs	r2, #156	; 0x9c
 8017cee:	2100      	movs	r1, #0
 8017cf0:	4618      	mov	r0, r3
    pcb->ttl = TCP_TTL;
 8017cf2:	26ff      	movs	r6, #255	; 0xff
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8017cf4:	f007 fe8f 	bl	801fa16 <memset>
    pcb->last_timer = tcp_timer_ctr;
 8017cf8:	4a5a      	ldr	r2, [pc, #360]	; (8017e64 <tcp_alloc+0x18c>)
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8017cfa:	4603      	mov	r3, r0
    pcb->tmr = tcp_ticks;
 8017cfc:	485a      	ldr	r0, [pc, #360]	; (8017e68 <tcp_alloc+0x190>)
    pcb->snd_buf = TCP_SND_BUF;
 8017cfe:	f44f 6186 	mov.w	r1, #1072	; 0x430
    pcb->tmr = tcp_ticks;
 8017d02:	6805      	ldr	r5, [r0, #0]
    pcb->last_timer = tcp_timer_ctr;
 8017d04:	7810      	ldrb	r0, [r2, #0]
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8017d06:	2206      	movs	r2, #6
    pcb->prio = prio;
 8017d08:	755c      	strb	r4, [r3, #21]
    pcb->cwnd = 1;
 8017d0a:	2401      	movs	r4, #1
    pcb->last_timer = tcp_timer_ctr;
 8017d0c:	7798      	strb	r0, [r3, #30]
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8017d0e:	4857      	ldr	r0, [pc, #348]	; (8017e6c <tcp_alloc+0x194>)
    pcb->tmr = tcp_ticks;
 8017d10:	621d      	str	r5, [r3, #32]
    pcb->snd_buf = TCP_SND_BUF;
 8017d12:	f8a3 1064 	strh.w	r1, [r3, #100]	; 0x64
    pcb->ssthresh = TCP_SND_BUF;
 8017d16:	f8a3 104a 	strh.w	r1, [r3, #74]	; 0x4a
    pcb->rtime = -1;
 8017d1a:	4d55      	ldr	r5, [pc, #340]	; (8017e70 <tcp_alloc+0x198>)
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8017d1c:	6298      	str	r0, [r3, #40]	; 0x28
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8017d1e:	4955      	ldr	r1, [pc, #340]	; (8017e74 <tcp_alloc+0x19c>)
    pcb->recv = tcp_recv_null;
 8017d20:	4855      	ldr	r0, [pc, #340]	; (8017e78 <tcp_alloc+0x1a0>)
    pcb->ttl = TCP_TTL;
 8017d22:	72de      	strb	r6, [r3, #11]
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8017d24:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8017d28:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8017d2a:	631d      	str	r5, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8017d2c:	f8a3 4048 	strh.w	r4, [r3, #72]	; 0x48
    pcb->recv = tcp_recv_null;
 8017d30:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8017d34:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
}
 8017d38:	4618      	mov	r0, r3
 8017d3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8017d3c:	4d4f      	ldr	r5, [pc, #316]	; (8017e7c <tcp_alloc+0x1a4>)
 8017d3e:	682b      	ldr	r3, [r5, #0]
  while (pcb != NULL) {
 8017d40:	b913      	cbnz	r3, 8017d48 <tcp_alloc+0x70>
 8017d42:	e00e      	b.n	8017d62 <tcp_alloc+0x8a>
 8017d44:	4633      	mov	r3, r6
 8017d46:	b166      	cbz	r6, 8017d62 <tcp_alloc+0x8a>
    if (pcb->flags & TF_CLOSEPEND) {
 8017d48:	8b5a      	ldrh	r2, [r3, #26]
    struct tcp_pcb *next = pcb->next;
 8017d4a:	68de      	ldr	r6, [r3, #12]
    if (pcb->flags & TF_CLOSEPEND) {
 8017d4c:	0711      	lsls	r1, r2, #28
 8017d4e:	d5f9      	bpl.n	8017d44 <tcp_alloc+0x6c>
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8017d50:	f022 0208 	bic.w	r2, r2, #8
      tcp_close_shutdown_fin(pcb);
 8017d54:	4618      	mov	r0, r3
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8017d56:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8017d58:	f7ff f912 	bl	8016f80 <tcp_close_shutdown_fin>
  while (pcb != NULL) {
 8017d5c:	4633      	mov	r3, r6
 8017d5e:	2e00      	cmp	r6, #0
 8017d60:	d1f2      	bne.n	8017d48 <tcp_alloc+0x70>
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017d62:	4b47      	ldr	r3, [pc, #284]	; (8017e80 <tcp_alloc+0x1a8>)
 8017d64:	681b      	ldr	r3, [r3, #0]
 8017d66:	b193      	cbz	r3, 8017d8e <tcp_alloc+0xb6>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017d68:	4a3f      	ldr	r2, [pc, #252]	; (8017e68 <tcp_alloc+0x190>)
 8017d6a:	4618      	mov	r0, r3
 8017d6c:	6a19      	ldr	r1, [r3, #32]
 8017d6e:	6816      	ldr	r6, [r2, #0]
 8017d70:	1a71      	subs	r1, r6, r1
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017d72:	68db      	ldr	r3, [r3, #12]
 8017d74:	b143      	cbz	r3, 8017d88 <tcp_alloc+0xb0>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017d76:	6a1a      	ldr	r2, [r3, #32]
 8017d78:	1ab2      	subs	r2, r6, r2
 8017d7a:	428a      	cmp	r2, r1
 8017d7c:	d3f9      	bcc.n	8017d72 <tcp_alloc+0x9a>
 8017d7e:	4618      	mov	r0, r3
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017d80:	68db      	ldr	r3, [r3, #12]
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017d82:	4611      	mov	r1, r2
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017d84:	2b00      	cmp	r3, #0
 8017d86:	d1f6      	bne.n	8017d76 <tcp_alloc+0x9e>
  tcp_abandon(pcb, 1);
 8017d88:	2101      	movs	r1, #1
 8017d8a:	f7ff fe9d 	bl	8017ac8 <tcp_abandon>
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8017d8e:	f240 7239 	movw	r2, #1849	; 0x739
 8017d92:	4933      	ldr	r1, [pc, #204]	; (8017e60 <tcp_alloc+0x188>)
 8017d94:	2002      	movs	r0, #2
 8017d96:	f7fe f969 	bl	801606c <memp_malloc_fn>
    if (pcb == NULL) {
 8017d9a:	4603      	mov	r3, r0
 8017d9c:	b130      	cbz	r0, 8017dac <tcp_alloc+0xd4>
 8017d9e:	4a39      	ldr	r2, [pc, #228]	; (8017e84 <tcp_alloc+0x1ac>)
 8017da0:	f8d2 10bc 	ldr.w	r1, [r2, #188]	; 0xbc
 8017da4:	880a      	ldrh	r2, [r1, #0]
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 8017da6:	3a01      	subs	r2, #1
 8017da8:	800a      	strh	r2, [r1, #0]
 8017daa:	e79f      	b.n	8017cec <tcp_alloc+0x14>
      tcp_kill_state(LAST_ACK);
 8017dac:	2009      	movs	r0, #9
 8017dae:	f7ff ff6f 	bl	8017c90 <tcp_kill_state>
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8017db2:	f240 723f 	movw	r2, #1855	; 0x73f
 8017db6:	492a      	ldr	r1, [pc, #168]	; (8017e60 <tcp_alloc+0x188>)
 8017db8:	2002      	movs	r0, #2
 8017dba:	f7fe f957 	bl	801606c <memp_malloc_fn>
      if (pcb == NULL) {
 8017dbe:	4603      	mov	r3, r0
 8017dc0:	b138      	cbz	r0, 8017dd2 <tcp_alloc+0xfa>
 8017dc2:	4a30      	ldr	r2, [pc, #192]	; (8017e84 <tcp_alloc+0x1ac>)
 8017dc4:	f8d2 10bc 	ldr.w	r1, [r2, #188]	; 0xbc
 8017dc8:	880a      	ldrh	r2, [r1, #0]
        MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 8017dca:	3a01      	subs	r2, #1
 8017dcc:	b292      	uxth	r2, r2
 8017dce:	800a      	strh	r2, [r1, #0]
 8017dd0:	e7e9      	b.n	8017da6 <tcp_alloc+0xce>
        tcp_kill_state(CLOSING);
 8017dd2:	2008      	movs	r0, #8
 8017dd4:	f7ff ff5c 	bl	8017c90 <tcp_kill_state>
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8017dd8:	f240 7245 	movw	r2, #1861	; 0x745
 8017ddc:	4920      	ldr	r1, [pc, #128]	; (8017e60 <tcp_alloc+0x188>)
 8017dde:	2002      	movs	r0, #2
 8017de0:	f7fe f944 	bl	801606c <memp_malloc_fn>
        if (pcb == NULL) {
 8017de4:	4603      	mov	r3, r0
 8017de6:	b138      	cbz	r0, 8017df8 <tcp_alloc+0x120>
 8017de8:	4a26      	ldr	r2, [pc, #152]	; (8017e84 <tcp_alloc+0x1ac>)
          MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 8017dea:	f8d2 10bc 	ldr.w	r1, [r2, #188]	; 0xbc
 8017dee:	880a      	ldrh	r2, [r1, #0]
 8017df0:	3a01      	subs	r2, #1
 8017df2:	b292      	uxth	r2, r2
 8017df4:	800a      	strh	r2, [r1, #0]
 8017df6:	e7e8      	b.n	8017dca <tcp_alloc+0xf2>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8017df8:	0622      	lsls	r2, r4, #24
 8017dfa:	d42f      	bmi.n	8017e5c <tcp_alloc+0x184>
  if (mprio == 0) {
 8017dfc:	b1ec      	cbz	r4, 8017e3a <tcp_alloc+0x162>
 8017dfe:	4622      	mov	r2, r4
  mprio--;
 8017e00:	1e51      	subs	r1, r2, #1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017e02:	682a      	ldr	r2, [r5, #0]
  mprio--;
 8017e04:	b2c9      	uxtb	r1, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017e06:	b1c2      	cbz	r2, 8017e3a <tcp_alloc+0x162>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8017e08:	4817      	ldr	r0, [pc, #92]	; (8017e68 <tcp_alloc+0x190>)
  inactivity = 0;
 8017e0a:	2700      	movs	r7, #0
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8017e0c:	6806      	ldr	r6, [r0, #0]
 8017e0e:	e005      	b.n	8017e1c <tcp_alloc+0x144>
 8017e10:	6a15      	ldr	r5, [r2, #32]
      inactivity = tcp_ticks - pcb->tmr;
 8017e12:	1b77      	subs	r7, r6, r5
    if ((pcb->prio < mprio) ||
 8017e14:	4601      	mov	r1, r0
      inactivity = tcp_ticks - pcb->tmr;
 8017e16:	4613      	mov	r3, r2
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017e18:	68d2      	ldr	r2, [r2, #12]
 8017e1a:	b14a      	cbz	r2, 8017e30 <tcp_alloc+0x158>
    if ((pcb->prio < mprio) ||
 8017e1c:	7d50      	ldrb	r0, [r2, #21]
 8017e1e:	4281      	cmp	r1, r0
 8017e20:	d8f6      	bhi.n	8017e10 <tcp_alloc+0x138>
 8017e22:	d1f9      	bne.n	8017e18 <tcp_alloc+0x140>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8017e24:	6a15      	ldr	r5, [r2, #32]
 8017e26:	eba6 0c05 	sub.w	ip, r6, r5
 8017e2a:	4567      	cmp	r7, ip
 8017e2c:	d8f4      	bhi.n	8017e18 <tcp_alloc+0x140>
 8017e2e:	e7f0      	b.n	8017e12 <tcp_alloc+0x13a>
  if (inactive != NULL) {
 8017e30:	b11b      	cbz	r3, 8017e3a <tcp_alloc+0x162>
  tcp_abandon(pcb, 1);
 8017e32:	4618      	mov	r0, r3
 8017e34:	2101      	movs	r1, #1
 8017e36:	f7ff fe47 	bl	8017ac8 <tcp_abandon>
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8017e3a:	f240 724b 	movw	r2, #1867	; 0x74b
 8017e3e:	4908      	ldr	r1, [pc, #32]	; (8017e60 <tcp_alloc+0x188>)
 8017e40:	2002      	movs	r0, #2
 8017e42:	f7fe f913 	bl	801606c <memp_malloc_fn>
          if (pcb != NULL) {
 8017e46:	4603      	mov	r3, r0
 8017e48:	2800      	cmp	r0, #0
 8017e4a:	f43f af75 	beq.w	8017d38 <tcp_alloc+0x60>
            MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 8017e4e:	4a0d      	ldr	r2, [pc, #52]	; (8017e84 <tcp_alloc+0x1ac>)
 8017e50:	f8d2 00bc 	ldr.w	r0, [r2, #188]	; 0xbc
 8017e54:	8801      	ldrh	r1, [r0, #0]
 8017e56:	3901      	subs	r1, #1
 8017e58:	8001      	strh	r1, [r0, #0]
 8017e5a:	e7c6      	b.n	8017dea <tcp_alloc+0x112>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8017e5c:	227f      	movs	r2, #127	; 0x7f
 8017e5e:	e7cf      	b.n	8017e00 <tcp_alloc+0x128>
 8017e60:	0803d99c 	.word	0x0803d99c
 8017e64:	2002239d 	.word	0x2002239d
 8017e68:	2003622c 	.word	0x2003622c
 8017e6c:	08600860 	.word	0x08600860
 8017e70:	0218ffff 	.word	0x0218ffff
 8017e74:	006ddd00 	.word	0x006ddd00
 8017e78:	08018071 	.word	0x08018071
 8017e7c:	20036228 	.word	0x20036228
 8017e80:	20036238 	.word	0x20036238
 8017e84:	2003611c 	.word	0x2003611c

08017e88 <tcp_new>:
  return tcp_alloc(TCP_PRIO_NORMAL);
 8017e88:	2040      	movs	r0, #64	; 0x40
 8017e8a:	f7ff bf25 	b.w	8017cd8 <tcp_alloc>
 8017e8e:	bf00      	nop

08017e90 <tcp_new_ip_type>:
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 8017e90:	2040      	movs	r0, #64	; 0x40
 8017e92:	f7ff bf21 	b.w	8017cd8 <tcp_alloc>
 8017e96:	bf00      	nop

08017e98 <tcp_close_shutdown>:
{
 8017e98:	b530      	push	{r4, r5, lr}
 8017e9a:	460d      	mov	r5, r1
 8017e9c:	b085      	sub	sp, #20
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8017e9e:	4604      	mov	r4, r0
 8017ea0:	2800      	cmp	r0, #0
 8017ea2:	d070      	beq.n	8017f86 <tcp_close_shutdown+0xee>
 8017ea4:	7d23      	ldrb	r3, [r4, #20]
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8017ea6:	b11d      	cbz	r5, 8017eb0 <tcp_close_shutdown+0x18>
 8017ea8:	2b04      	cmp	r3, #4
 8017eaa:	d013      	beq.n	8017ed4 <tcp_close_shutdown+0x3c>
 8017eac:	2b07      	cmp	r3, #7
 8017eae:	d011      	beq.n	8017ed4 <tcp_close_shutdown+0x3c>
  switch (pcb->state) {
 8017eb0:	2b01      	cmp	r3, #1
 8017eb2:	d070      	beq.n	8017f96 <tcp_close_shutdown+0xfe>
 8017eb4:	d331      	bcc.n	8017f1a <tcp_close_shutdown+0x82>
 8017eb6:	2b02      	cmp	r3, #2
 8017eb8:	d15f      	bne.n	8017f7a <tcp_close_shutdown+0xe2>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8017eba:	4853      	ldr	r0, [pc, #332]	; (8018008 <tcp_close_shutdown+0x170>)
 8017ebc:	4621      	mov	r1, r4
 8017ebe:	f7ff fd8f 	bl	80179e0 <tcp_pcb_remove>
 8017ec2:	4b52      	ldr	r3, [pc, #328]	; (801800c <tcp_close_shutdown+0x174>)
 8017ec4:	2201      	movs	r2, #1
      tcp_free(pcb);
 8017ec6:	4620      	mov	r0, r4
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8017ec8:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8017eca:	f7ff f899 	bl	8017000 <tcp_free>
}
 8017ece:	2000      	movs	r0, #0
 8017ed0:	b005      	add	sp, #20
 8017ed2:	bd30      	pop	{r4, r5, pc}
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8017ed4:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8017ed6:	2a00      	cmp	r2, #0
 8017ed8:	d031      	beq.n	8017f3e <tcp_close_shutdown+0xa6>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8017eda:	8b63      	ldrh	r3, [r4, #26]
 8017edc:	06db      	lsls	r3, r3, #27
 8017ede:	d533      	bpl.n	8017f48 <tcp_close_shutdown+0xb0>
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8017ee0:	8b25      	ldrh	r5, [r4, #24]
 8017ee2:	1d20      	adds	r0, r4, #4
 8017ee4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8017ee6:	4623      	mov	r3, r4
 8017ee8:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8017eea:	9502      	str	r5, [sp, #8]
 8017eec:	8ae5      	ldrh	r5, [r4, #22]
 8017eee:	9000      	str	r0, [sp, #0]
 8017ef0:	4620      	mov	r0, r4
 8017ef2:	9501      	str	r5, [sp, #4]
 8017ef4:	f002 ff12 	bl	801ad1c <tcp_rst>
      tcp_pcb_purge(pcb);
 8017ef8:	4620      	mov	r0, r4
 8017efa:	f7ff fabb 	bl	8017474 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8017efe:	4b42      	ldr	r3, [pc, #264]	; (8018008 <tcp_close_shutdown+0x170>)
 8017f00:	681a      	ldr	r2, [r3, #0]
 8017f02:	42a2      	cmp	r2, r4
 8017f04:	d028      	beq.n	8017f58 <tcp_close_shutdown+0xc0>
 8017f06:	b34a      	cbz	r2, 8017f5c <tcp_close_shutdown+0xc4>
 8017f08:	68d3      	ldr	r3, [r2, #12]
 8017f0a:	429c      	cmp	r4, r3
 8017f0c:	d06a      	beq.n	8017fe4 <tcp_close_shutdown+0x14c>
 8017f0e:	b32b      	cbz	r3, 8017f5c <tcp_close_shutdown+0xc4>
 8017f10:	68da      	ldr	r2, [r3, #12]
 8017f12:	42a2      	cmp	r2, r4
 8017f14:	d067      	beq.n	8017fe6 <tcp_close_shutdown+0x14e>
 8017f16:	4613      	mov	r3, r2
 8017f18:	e7f9      	b.n	8017f0e <tcp_close_shutdown+0x76>
      if (pcb->local_port != 0) {
 8017f1a:	8ae3      	ldrh	r3, [r4, #22]
 8017f1c:	b33b      	cbz	r3, 8017f6e <tcp_close_shutdown+0xd6>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8017f1e:	4b3c      	ldr	r3, [pc, #240]	; (8018010 <tcp_close_shutdown+0x178>)
 8017f20:	681a      	ldr	r2, [r3, #0]
 8017f22:	42a2      	cmp	r2, r4
 8017f24:	d06c      	beq.n	8018000 <tcp_close_shutdown+0x168>
 8017f26:	2a00      	cmp	r2, #0
 8017f28:	d059      	beq.n	8017fde <tcp_close_shutdown+0x146>
 8017f2a:	68d3      	ldr	r3, [r2, #12]
 8017f2c:	429c      	cmp	r4, r3
 8017f2e:	d053      	beq.n	8017fd8 <tcp_close_shutdown+0x140>
 8017f30:	2b00      	cmp	r3, #0
 8017f32:	d054      	beq.n	8017fde <tcp_close_shutdown+0x146>
 8017f34:	68da      	ldr	r2, [r3, #12]
 8017f36:	42a2      	cmp	r2, r4
 8017f38:	d04f      	beq.n	8017fda <tcp_close_shutdown+0x142>
 8017f3a:	4613      	mov	r3, r2
 8017f3c:	e7f8      	b.n	8017f30 <tcp_close_shutdown+0x98>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8017f3e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8017f40:	f5b2 6f06 	cmp.w	r2, #2144	; 0x860
 8017f44:	d1c9      	bne.n	8017eda <tcp_close_shutdown+0x42>
 8017f46:	e7b3      	b.n	8017eb0 <tcp_close_shutdown+0x18>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8017f48:	4b32      	ldr	r3, [pc, #200]	; (8018014 <tcp_close_shutdown+0x17c>)
 8017f4a:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8017f4e:	4932      	ldr	r1, [pc, #200]	; (8018018 <tcp_close_shutdown+0x180>)
 8017f50:	4832      	ldr	r0, [pc, #200]	; (801801c <tcp_close_shutdown+0x184>)
 8017f52:	f008 fce1 	bl	8020918 <iprintf>
 8017f56:	e7c3      	b.n	8017ee0 <tcp_close_shutdown+0x48>
      TCP_RMV_ACTIVE(pcb);
 8017f58:	68e2      	ldr	r2, [r4, #12]
 8017f5a:	601a      	str	r2, [r3, #0]
      if (tcp_input_pcb == pcb) {
 8017f5c:	4b30      	ldr	r3, [pc, #192]	; (8018020 <tcp_close_shutdown+0x188>)
      TCP_RMV_ACTIVE(pcb);
 8017f5e:	2000      	movs	r0, #0
 8017f60:	4a2a      	ldr	r2, [pc, #168]	; (801800c <tcp_close_shutdown+0x174>)
 8017f62:	2101      	movs	r1, #1
      if (tcp_input_pcb == pcb) {
 8017f64:	681b      	ldr	r3, [r3, #0]
      TCP_RMV_ACTIVE(pcb);
 8017f66:	60e0      	str	r0, [r4, #12]
      if (tcp_input_pcb == pcb) {
 8017f68:	42a3      	cmp	r3, r4
      TCP_RMV_ACTIVE(pcb);
 8017f6a:	7011      	strb	r1, [r2, #0]
      if (tcp_input_pcb == pcb) {
 8017f6c:	d03e      	beq.n	8017fec <tcp_close_shutdown+0x154>
        tcp_free(pcb);
 8017f6e:	4620      	mov	r0, r4
 8017f70:	f7ff f846 	bl	8017000 <tcp_free>
}
 8017f74:	2000      	movs	r0, #0
 8017f76:	b005      	add	sp, #20
 8017f78:	bd30      	pop	{r4, r5, pc}
      return tcp_close_shutdown_fin(pcb);
 8017f7a:	4620      	mov	r0, r4
}
 8017f7c:	b005      	add	sp, #20
 8017f7e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      return tcp_close_shutdown_fin(pcb);
 8017f82:	f7fe bffd 	b.w	8016f80 <tcp_close_shutdown_fin>
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8017f86:	4b23      	ldr	r3, [pc, #140]	; (8018014 <tcp_close_shutdown+0x17c>)
 8017f88:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8017f8c:	4925      	ldr	r1, [pc, #148]	; (8018024 <tcp_close_shutdown+0x18c>)
 8017f8e:	4823      	ldr	r0, [pc, #140]	; (801801c <tcp_close_shutdown+0x184>)
 8017f90:	f008 fcc2 	bl	8020918 <iprintf>
 8017f94:	e786      	b.n	8017ea4 <tcp_close_shutdown+0xc>
  switch (pcb->state) {
 8017f96:	4619      	mov	r1, r3
      pcb->listener = NULL;
 8017f98:	2000      	movs	r0, #0
  switch (pcb->state) {
 8017f9a:	4b1d      	ldr	r3, [pc, #116]	; (8018010 <tcp_close_shutdown+0x178>)
 8017f9c:	4d22      	ldr	r5, [pc, #136]	; (8018028 <tcp_close_shutdown+0x190>)
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8017f9e:	681b      	ldr	r3, [r3, #0]
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8017fa0:	b133      	cbz	r3, 8017fb0 <tcp_close_shutdown+0x118>
    if (pcb->listener == lpcb) {
 8017fa2:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8017fa4:	4294      	cmp	r4, r2
      pcb->listener = NULL;
 8017fa6:	bf08      	it	eq
 8017fa8:	67d8      	streq	r0, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8017faa:	68db      	ldr	r3, [r3, #12]
 8017fac:	2b00      	cmp	r3, #0
 8017fae:	d1f8      	bne.n	8017fa2 <tcp_close_shutdown+0x10a>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8017fb0:	3101      	adds	r1, #1
 8017fb2:	2904      	cmp	r1, #4
 8017fb4:	d002      	beq.n	8017fbc <tcp_close_shutdown+0x124>
 8017fb6:	f855 3021 	ldr.w	r3, [r5, r1, lsl #2]
 8017fba:	e7f0      	b.n	8017f9e <tcp_close_shutdown+0x106>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8017fbc:	4621      	mov	r1, r4
 8017fbe:	481b      	ldr	r0, [pc, #108]	; (801802c <tcp_close_shutdown+0x194>)
 8017fc0:	f7ff fd0e 	bl	80179e0 <tcp_pcb_remove>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8017fc4:	7d23      	ldrb	r3, [r4, #20]
 8017fc6:	2b01      	cmp	r3, #1
 8017fc8:	d013      	beq.n	8017ff2 <tcp_close_shutdown+0x15a>
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8017fca:	4621      	mov	r1, r4
 8017fcc:	2003      	movs	r0, #3
 8017fce:	f7fe f871 	bl	80160b4 <memp_free>
}
 8017fd2:	2000      	movs	r0, #0
 8017fd4:	b005      	add	sp, #20
 8017fd6:	bd30      	pop	{r4, r5, pc}
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8017fd8:	4613      	mov	r3, r2
 8017fda:	68e2      	ldr	r2, [r4, #12]
 8017fdc:	60da      	str	r2, [r3, #12]
 8017fde:	2300      	movs	r3, #0
 8017fe0:	60e3      	str	r3, [r4, #12]
 8017fe2:	e7c4      	b.n	8017f6e <tcp_close_shutdown+0xd6>
      TCP_RMV_ACTIVE(pcb);
 8017fe4:	4613      	mov	r3, r2
 8017fe6:	68e2      	ldr	r2, [r4, #12]
 8017fe8:	60da      	str	r2, [r3, #12]
 8017fea:	e7b7      	b.n	8017f5c <tcp_close_shutdown+0xc4>
        tcp_trigger_input_pcb_close();
 8017fec:	f001 ff02 	bl	8019df4 <tcp_trigger_input_pcb_close>
 8017ff0:	e76d      	b.n	8017ece <tcp_close_shutdown+0x36>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8017ff2:	4b08      	ldr	r3, [pc, #32]	; (8018014 <tcp_close_shutdown+0x17c>)
 8017ff4:	22df      	movs	r2, #223	; 0xdf
 8017ff6:	490e      	ldr	r1, [pc, #56]	; (8018030 <tcp_close_shutdown+0x198>)
 8017ff8:	4808      	ldr	r0, [pc, #32]	; (801801c <tcp_close_shutdown+0x184>)
 8017ffa:	f008 fc8d 	bl	8020918 <iprintf>
 8017ffe:	e7e4      	b.n	8017fca <tcp_close_shutdown+0x132>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8018000:	68e2      	ldr	r2, [r4, #12]
 8018002:	601a      	str	r2, [r3, #0]
 8018004:	e7eb      	b.n	8017fde <tcp_close_shutdown+0x146>
 8018006:	bf00      	nop
 8018008:	20036228 	.word	0x20036228
 801800c:	20036224 	.word	0x20036224
 8018010:	20036234 	.word	0x20036234
 8018014:	0803d99c 	.word	0x0803d99c
 8018018:	0803d964 	.word	0x0803d964
 801801c:	08026800 	.word	0x08026800
 8018020:	2003623c 	.word	0x2003623c
 8018024:	0803d944 	.word	0x0803d944
 8018028:	0803db5c 	.word	0x0803db5c
 801802c:	20036230 	.word	0x20036230
 8018030:	0803d980 	.word	0x0803d980

08018034 <tcp_close>:
{
 8018034:	b508      	push	{r3, lr}
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8018036:	b158      	cbz	r0, 8018050 <tcp_close+0x1c>
  if (pcb->state != LISTEN) {
 8018038:	7d03      	ldrb	r3, [r0, #20]
 801803a:	2b01      	cmp	r3, #1
 801803c:	d003      	beq.n	8018046 <tcp_close+0x12>
    tcp_set_flags(pcb, TF_RXCLOSED);
 801803e:	8b43      	ldrh	r3, [r0, #26]
 8018040:	f043 0310 	orr.w	r3, r3, #16
 8018044:	8343      	strh	r3, [r0, #26]
  return tcp_close_shutdown(pcb, 1);
 8018046:	2101      	movs	r1, #1
}
 8018048:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return tcp_close_shutdown(pcb, 1);
 801804c:	f7ff bf24 	b.w	8017e98 <tcp_close_shutdown>
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8018050:	4b04      	ldr	r3, [pc, #16]	; (8018064 <tcp_close+0x30>)
 8018052:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8018056:	4904      	ldr	r1, [pc, #16]	; (8018068 <tcp_close+0x34>)
 8018058:	4804      	ldr	r0, [pc, #16]	; (801806c <tcp_close+0x38>)
 801805a:	f008 fc5d 	bl	8020918 <iprintf>
}
 801805e:	f06f 000f 	mvn.w	r0, #15
 8018062:	bd08      	pop	{r3, pc}
 8018064:	0803d99c 	.word	0x0803d99c
 8018068:	0803d92c 	.word	0x0803d92c
 801806c:	08026800 	.word	0x08026800

08018070 <tcp_recv_null>:
{
 8018070:	b510      	push	{r4, lr}
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8018072:	b191      	cbz	r1, 801809a <tcp_recv_null+0x2a>
 8018074:	4614      	mov	r4, r2
  if (p != NULL) {
 8018076:	b912      	cbnz	r2, 801807e <tcp_recv_null+0xe>
  } else if (err == ERR_OK) {
 8018078:	b153      	cbz	r3, 8018090 <tcp_recv_null+0x20>
  return ERR_OK;
 801807a:	4610      	mov	r0, r2
}
 801807c:	bd10      	pop	{r4, pc}
    tcp_recved(pcb, p->tot_len);
 801807e:	4608      	mov	r0, r1
 8018080:	8911      	ldrh	r1, [r2, #8]
 8018082:	f7ff f8e5 	bl	8017250 <tcp_recved>
    pbuf_free(p);
 8018086:	4620      	mov	r0, r4
 8018088:	f7fe faee 	bl	8016668 <pbuf_free>
  return ERR_OK;
 801808c:	2000      	movs	r0, #0
}
 801808e:	bd10      	pop	{r4, pc}
    return tcp_close(pcb);
 8018090:	4608      	mov	r0, r1
}
 8018092:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    return tcp_close(pcb);
 8018096:	f7ff bfcd 	b.w	8018034 <tcp_close>
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801809a:	4b05      	ldr	r3, [pc, #20]	; (80180b0 <tcp_recv_null+0x40>)
 801809c:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 80180a0:	4904      	ldr	r1, [pc, #16]	; (80180b4 <tcp_recv_null+0x44>)
 80180a2:	4805      	ldr	r0, [pc, #20]	; (80180b8 <tcp_recv_null+0x48>)
 80180a4:	f008 fc38 	bl	8020918 <iprintf>
 80180a8:	f06f 000f 	mvn.w	r0, #15
}
 80180ac:	bd10      	pop	{r4, pc}
 80180ae:	bf00      	nop
 80180b0:	0803d99c 	.word	0x0803d99c
 80180b4:	0803dca0 	.word	0x0803dca0
 80180b8:	08026800 	.word	0x08026800

080180bc <tcp_process_refused_data>:
{
 80180bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80180be:	2800      	cmp	r0, #0
 80180c0:	d035      	beq.n	801812e <tcp_process_refused_data+0x72>
    u8_t refused_flags = pcb->refused_data->flags;
 80180c2:	6f86      	ldr	r6, [r0, #120]	; 0x78
    pcb->refused_data = NULL;
 80180c4:	2300      	movs	r3, #0
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 80180c6:	f8d0 5084 	ldr.w	r5, [r0, #132]	; 0x84
 80180ca:	4604      	mov	r4, r0
    u8_t refused_flags = pcb->refused_data->flags;
 80180cc:	7b77      	ldrb	r7, [r6, #13]
    pcb->refused_data = NULL;
 80180ce:	6783      	str	r3, [r0, #120]	; 0x78
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 80180d0:	b31d      	cbz	r5, 801811a <tcp_process_refused_data+0x5e>
 80180d2:	4601      	mov	r1, r0
 80180d4:	4632      	mov	r2, r6
 80180d6:	6900      	ldr	r0, [r0, #16]
 80180d8:	47a8      	blx	r5
 80180da:	4605      	mov	r5, r0
    if (err == ERR_OK) {
 80180dc:	b135      	cbz	r5, 80180ec <tcp_process_refused_data+0x30>
    } else if (err == ERR_ABRT) {
 80180de:	350d      	adds	r5, #13
 80180e0:	d017      	beq.n	8018112 <tcp_process_refused_data+0x56>
      return ERR_INPROGRESS;
 80180e2:	f06f 0504 	mvn.w	r5, #4
      pcb->refused_data = refused_data;
 80180e6:	67a6      	str	r6, [r4, #120]	; 0x78
}
 80180e8:	4628      	mov	r0, r5
 80180ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 80180ec:	06bb      	lsls	r3, r7, #26
 80180ee:	d5fb      	bpl.n	80180e8 <tcp_process_refused_data+0x2c>
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80180f0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80180f2:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80180f6:	d001      	beq.n	80180fc <tcp_process_refused_data+0x40>
          pcb->rcv_wnd++;
 80180f8:	3301      	adds	r3, #1
 80180fa:	8523      	strh	r3, [r4, #40]	; 0x28
        TCP_EVENT_CLOSED(pcb, err);
 80180fc:	f8d4 6084 	ldr.w	r6, [r4, #132]	; 0x84
 8018100:	2e00      	cmp	r6, #0
 8018102:	d0f1      	beq.n	80180e8 <tcp_process_refused_data+0x2c>
 8018104:	2300      	movs	r3, #0
 8018106:	4621      	mov	r1, r4
 8018108:	6920      	ldr	r0, [r4, #16]
 801810a:	461a      	mov	r2, r3
 801810c:	47b0      	blx	r6
        if (err == ERR_ABRT) {
 801810e:	300d      	adds	r0, #13
 8018110:	d1ea      	bne.n	80180e8 <tcp_process_refused_data+0x2c>
          return ERR_ABRT;
 8018112:	f06f 050c 	mvn.w	r5, #12
}
 8018116:	4628      	mov	r0, r5
 8018118:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801811a:	462b      	mov	r3, r5
 801811c:	4628      	mov	r0, r5
 801811e:	4632      	mov	r2, r6
 8018120:	4621      	mov	r1, r4
 8018122:	f7ff ffa5 	bl	8018070 <tcp_recv_null>
 8018126:	4605      	mov	r5, r0
    if (err == ERR_OK) {
 8018128:	2d00      	cmp	r5, #0
 801812a:	d1d8      	bne.n	80180de <tcp_process_refused_data+0x22>
 801812c:	e7de      	b.n	80180ec <tcp_process_refused_data+0x30>
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 801812e:	4b05      	ldr	r3, [pc, #20]	; (8018144 <tcp_process_refused_data+0x88>)
 8018130:	f240 6209 	movw	r2, #1545	; 0x609
 8018134:	4904      	ldr	r1, [pc, #16]	; (8018148 <tcp_process_refused_data+0x8c>)
 8018136:	f06f 050f 	mvn.w	r5, #15
 801813a:	4804      	ldr	r0, [pc, #16]	; (801814c <tcp_process_refused_data+0x90>)
 801813c:	f008 fbec 	bl	8020918 <iprintf>
 8018140:	e7d2      	b.n	80180e8 <tcp_process_refused_data+0x2c>
 8018142:	bf00      	nop
 8018144:	0803d99c 	.word	0x0803d99c
 8018148:	0803dc50 	.word	0x0803dc50
 801814c:	08026800 	.word	0x08026800

08018150 <tcp_fasttmr>:
{
 8018150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ++tcp_timer_ctr;
 8018154:	4d1c      	ldr	r5, [pc, #112]	; (80181c8 <tcp_fasttmr+0x78>)
        tcp_active_pcbs_changed = 0;
 8018156:	2700      	movs	r7, #0
 8018158:	f8df 8074 	ldr.w	r8, [pc, #116]	; 80181d0 <tcp_fasttmr+0x80>
  ++tcp_timer_ctr;
 801815c:	782b      	ldrb	r3, [r5, #0]
        tcp_active_pcbs_changed = 0;
 801815e:	4e1b      	ldr	r6, [pc, #108]	; (80181cc <tcp_fasttmr+0x7c>)
  ++tcp_timer_ctr;
 8018160:	3301      	adds	r3, #1
 8018162:	702b      	strb	r3, [r5, #0]
  pcb = tcp_active_pcbs;
 8018164:	f8d8 4000 	ldr.w	r4, [r8]
  while (pcb != NULL) {
 8018168:	b1bc      	cbz	r4, 801819a <tcp_fasttmr+0x4a>
    if (pcb->last_timer != tcp_timer_ctr) {
 801816a:	782a      	ldrb	r2, [r5, #0]
 801816c:	7fa3      	ldrb	r3, [r4, #30]
 801816e:	4293      	cmp	r3, r2
 8018170:	d015      	beq.n	801819e <tcp_fasttmr+0x4e>
      if (pcb->flags & TF_ACK_DELAY) {
 8018172:	8b63      	ldrh	r3, [r4, #26]
      pcb->last_timer = tcp_timer_ctr;
 8018174:	77a2      	strb	r2, [r4, #30]
      if (pcb->flags & TF_ACK_DELAY) {
 8018176:	07d9      	lsls	r1, r3, #31
 8018178:	d41a      	bmi.n	80181b0 <tcp_fasttmr+0x60>
      if (pcb->flags & TF_CLOSEPEND) {
 801817a:	071a      	lsls	r2, r3, #28
 801817c:	d411      	bmi.n	80181a2 <tcp_fasttmr+0x52>
      if (pcb->refused_data != NULL) {
 801817e:	6fa3      	ldr	r3, [r4, #120]	; 0x78
      next = pcb->next;
 8018180:	f8d4 900c 	ldr.w	r9, [r4, #12]
      if (pcb->refused_data != NULL) {
 8018184:	b133      	cbz	r3, 8018194 <tcp_fasttmr+0x44>
        tcp_process_refused_data(pcb);
 8018186:	4620      	mov	r0, r4
        tcp_active_pcbs_changed = 0;
 8018188:	7037      	strb	r7, [r6, #0]
        tcp_process_refused_data(pcb);
 801818a:	f7ff ff97 	bl	80180bc <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 801818e:	7833      	ldrb	r3, [r6, #0]
 8018190:	2b00      	cmp	r3, #0
 8018192:	d1e7      	bne.n	8018164 <tcp_fasttmr+0x14>
      pcb = next;
 8018194:	464c      	mov	r4, r9
  while (pcb != NULL) {
 8018196:	2c00      	cmp	r4, #0
 8018198:	d1e7      	bne.n	801816a <tcp_fasttmr+0x1a>
}
 801819a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      pcb = pcb->next;
 801819e:	68e4      	ldr	r4, [r4, #12]
 80181a0:	e7e2      	b.n	8018168 <tcp_fasttmr+0x18>
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 80181a2:	f023 0308 	bic.w	r3, r3, #8
        tcp_close_shutdown_fin(pcb);
 80181a6:	4620      	mov	r0, r4
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 80181a8:	8363      	strh	r3, [r4, #26]
        tcp_close_shutdown_fin(pcb);
 80181aa:	f7fe fee9 	bl	8016f80 <tcp_close_shutdown_fin>
 80181ae:	e7e6      	b.n	801817e <tcp_fasttmr+0x2e>
        tcp_ack_now(pcb);
 80181b0:	f043 0302 	orr.w	r3, r3, #2
        tcp_output(pcb);
 80181b4:	4620      	mov	r0, r4
        tcp_ack_now(pcb);
 80181b6:	8363      	strh	r3, [r4, #26]
        tcp_output(pcb);
 80181b8:	f002 fe2c 	bl	801ae14 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80181bc:	8b63      	ldrh	r3, [r4, #26]
 80181be:	f023 0303 	bic.w	r3, r3, #3
 80181c2:	b29b      	uxth	r3, r3
 80181c4:	8363      	strh	r3, [r4, #26]
 80181c6:	e7d8      	b.n	801817a <tcp_fasttmr+0x2a>
 80181c8:	2002239d 	.word	0x2002239d
 80181cc:	20036224 	.word	0x20036224
 80181d0:	20036228 	.word	0x20036228

080181d4 <tcp_tmr>:
{
 80181d4:	b508      	push	{r3, lr}
  tcp_fasttmr();
 80181d6:	f7ff ffbb 	bl	8018150 <tcp_fasttmr>
  if (++tcp_timer & 1) {
 80181da:	4a06      	ldr	r2, [pc, #24]	; (80181f4 <tcp_tmr+0x20>)
 80181dc:	7813      	ldrb	r3, [r2, #0]
 80181de:	3301      	adds	r3, #1
 80181e0:	b2db      	uxtb	r3, r3
 80181e2:	7013      	strb	r3, [r2, #0]
 80181e4:	07db      	lsls	r3, r3, #31
 80181e6:	d400      	bmi.n	80181ea <tcp_tmr+0x16>
}
 80181e8:	bd08      	pop	{r3, pc}
 80181ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    tcp_slowtmr();
 80181ee:	f7ff b981 	b.w	80174f4 <tcp_slowtmr>
 80181f2:	bf00      	nop
 80181f4:	2002239c 	.word	0x2002239c

080181f8 <tcp_next_iss>:
{
 80181f8:	b508      	push	{r3, lr}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 80181fa:	b130      	cbz	r0, 801820a <tcp_next_iss+0x12>
  iss += tcp_ticks;       /* XXX */
 80181fc:	4b07      	ldr	r3, [pc, #28]	; (801821c <tcp_next_iss+0x24>)
 80181fe:	4a08      	ldr	r2, [pc, #32]	; (8018220 <tcp_next_iss+0x28>)
 8018200:	6818      	ldr	r0, [r3, #0]
 8018202:	6812      	ldr	r2, [r2, #0]
 8018204:	4410      	add	r0, r2
 8018206:	6018      	str	r0, [r3, #0]
}
 8018208:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 801820a:	4b06      	ldr	r3, [pc, #24]	; (8018224 <tcp_next_iss+0x2c>)
 801820c:	f640 02af 	movw	r2, #2223	; 0x8af
 8018210:	4905      	ldr	r1, [pc, #20]	; (8018228 <tcp_next_iss+0x30>)
 8018212:	4806      	ldr	r0, [pc, #24]	; (801822c <tcp_next_iss+0x34>)
 8018214:	f008 fb80 	bl	8020918 <iprintf>
 8018218:	e7f0      	b.n	80181fc <tcp_next_iss+0x4>
 801821a:	bf00      	nop
 801821c:	200003d4 	.word	0x200003d4
 8018220:	2003622c 	.word	0x2003622c
 8018224:	0803d99c 	.word	0x0803d99c
 8018228:	0803db40 	.word	0x0803db40
 801822c:	08026800 	.word	0x08026800

08018230 <tcp_eff_send_mss_netif>:
{
 8018230:	b538      	push	{r3, r4, r5, lr}
 8018232:	4605      	mov	r5, r0
 8018234:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8018236:	b172      	cbz	r2, 8018256 <tcp_eff_send_mss_netif+0x26>
    if (outif == NULL) {
 8018238:	b144      	cbz	r4, 801824c <tcp_eff_send_mss_netif+0x1c>
    mtu = outif->mtu;
 801823a:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
  if (mtu != 0) {
 801823c:	b133      	cbz	r3, 801824c <tcp_eff_send_mss_netif+0x1c>
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 801823e:	2b28      	cmp	r3, #40	; 0x28
 8018240:	d906      	bls.n	8018250 <tcp_eff_send_mss_netif+0x20>
 8018242:	3b28      	subs	r3, #40	; 0x28
 8018244:	b29b      	uxth	r3, r3
 8018246:	429d      	cmp	r5, r3
 8018248:	bf28      	it	cs
 801824a:	461d      	movcs	r5, r3
}
 801824c:	4628      	mov	r0, r5
 801824e:	bd38      	pop	{r3, r4, r5, pc}
 8018250:	2500      	movs	r5, #0
 8018252:	4628      	mov	r0, r5
 8018254:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8018256:	4b04      	ldr	r3, [pc, #16]	; (8018268 <tcp_eff_send_mss_netif+0x38>)
 8018258:	f640 02c5 	movw	r2, #2245	; 0x8c5
 801825c:	4903      	ldr	r1, [pc, #12]	; (801826c <tcp_eff_send_mss_netif+0x3c>)
 801825e:	4804      	ldr	r0, [pc, #16]	; (8018270 <tcp_eff_send_mss_netif+0x40>)
 8018260:	f008 fb5a 	bl	8020918 <iprintf>
 8018264:	e7e8      	b.n	8018238 <tcp_eff_send_mss_netif+0x8>
 8018266:	bf00      	nop
 8018268:	0803d99c 	.word	0x0803d99c
 801826c:	0803da40 	.word	0x0803da40
 8018270:	08026800 	.word	0x08026800

08018274 <tcp_connect>:
{
 8018274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8018276:	2800      	cmp	r0, #0
 8018278:	d07d      	beq.n	8018376 <tcp_connect+0x102>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801827a:	2900      	cmp	r1, #0
 801827c:	f000 8085 	beq.w	801838a <tcp_connect+0x116>
 8018280:	461f      	mov	r7, r3
  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8018282:	7d03      	ldrb	r3, [r0, #20]
 8018284:	4604      	mov	r4, r0
 8018286:	2b00      	cmp	r3, #0
 8018288:	d165      	bne.n	8018356 <tcp_connect+0xe2>
  ip_addr_set(&pcb->remote_ip, ipaddr);
 801828a:	680b      	ldr	r3, [r1, #0]
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801828c:	7a00      	ldrb	r0, [r0, #8]
  ip_addr_set(&pcb->remote_ip, ipaddr);
 801828e:	6063      	str	r3, [r4, #4]
  pcb->remote_port = port;
 8018290:	8322      	strh	r2, [r4, #24]
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8018292:	2800      	cmp	r0, #0
 8018294:	d046      	beq.n	8018324 <tcp_connect+0xb0>
    netif = netif_get_by_index(pcb->netif_idx);
 8018296:	f7fe f901 	bl	801649c <netif_get_by_index>
 801829a:	4605      	mov	r5, r0
  if (netif == NULL) {
 801829c:	2d00      	cmp	r5, #0
 801829e:	d067      	beq.n	8018370 <tcp_connect+0xfc>
  if (ip_addr_isany(&pcb->local_ip)) {
 80182a0:	6823      	ldr	r3, [r4, #0]
 80182a2:	b90b      	cbnz	r3, 80182a8 <tcp_connect+0x34>
    ip_addr_copy(pcb->local_ip, *local_ip);
 80182a4:	686b      	ldr	r3, [r5, #4]
 80182a6:	6023      	str	r3, [r4, #0]
  old_local_port = pcb->local_port;
 80182a8:	8ae6      	ldrh	r6, [r4, #22]
  if (pcb->local_port == 0) {
 80182aa:	b926      	cbnz	r6, 80182b6 <tcp_connect+0x42>
    pcb->local_port = tcp_new_port();
 80182ac:	f7fe fe34 	bl	8016f18 <tcp_new_port>
 80182b0:	82e0      	strh	r0, [r4, #22]
    if (pcb->local_port == 0) {
 80182b2:	2800      	cmp	r0, #0
 80182b4:	d059      	beq.n	801836a <tcp_connect+0xf6>
  iss = tcp_next_iss(pcb);
 80182b6:	4620      	mov	r0, r4
 80182b8:	f7ff ff9e 	bl	80181f8 <tcp_next_iss>
  pcb->rcv_nxt = 0;
 80182bc:	2200      	movs	r2, #0
  pcb->lastack = iss - 1;
 80182be:	1e43      	subs	r3, r0, #1
  pcb->rcv_nxt = 0;
 80182c0:	f8df e0fc 	ldr.w	lr, [pc, #252]	; 80183c0 <tcp_connect+0x14c>
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 80182c4:	4629      	mov	r1, r5
  pcb->snd_wnd = TCP_WND;
 80182c6:	f44f 6c06 	mov.w	ip, #2144	; 0x860
  pcb->mss = INITIAL_MSS;
 80182ca:	f44f 7506 	mov.w	r5, #536	; 0x218
  pcb->snd_nxt = iss;
 80182ce:	6520      	str	r0, [r4, #80]	; 0x50
  pcb->rcv_nxt = 0;
 80182d0:	6262      	str	r2, [r4, #36]	; 0x24
  pcb->lastack = iss - 1;
 80182d2:	6463      	str	r3, [r4, #68]	; 0x44
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 80182d4:	4628      	mov	r0, r5
  pcb->snd_wl2 = iss - 1;
 80182d6:	65a3      	str	r3, [r4, #88]	; 0x58
  pcb->snd_lbb = iss - 1;
 80182d8:	65e3      	str	r3, [r4, #92]	; 0x5c
  pcb->snd_wnd = TCP_WND;
 80182da:	f8a4 c060 	strh.w	ip, [r4, #96]	; 0x60
  pcb->mss = INITIAL_MSS;
 80182de:	8665      	strh	r5, [r4, #50]	; 0x32
  pcb->rcv_nxt = 0;
 80182e0:	e9c4 e20a 	strd	lr, r2, [r4, #40]	; 0x28
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 80182e4:	1d22      	adds	r2, r4, #4
 80182e6:	f7ff ffa3 	bl	8018230 <tcp_eff_send_mss_netif>
  pcb->cwnd = 1;
 80182ea:	2301      	movs	r3, #1
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 80182ec:	8660      	strh	r0, [r4, #50]	; 0x32
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 80182ee:	2102      	movs	r1, #2
  pcb->connected = connected;
 80182f0:	f8c4 7088 	str.w	r7, [r4, #136]	; 0x88
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 80182f4:	4620      	mov	r0, r4
  pcb->cwnd = 1;
 80182f6:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 80182fa:	f002 fb71 	bl	801a9e0 <tcp_enqueue_flags>
  if (ret == ERR_OK) {
 80182fe:	4605      	mov	r5, r0
 8018300:	bb18      	cbnz	r0, 801834a <tcp_connect+0xd6>
    pcb->state = SYN_SENT;
 8018302:	2302      	movs	r3, #2
 8018304:	7523      	strb	r3, [r4, #20]
    if (old_local_port != 0) {
 8018306:	b1a6      	cbz	r6, 8018332 <tcp_connect+0xbe>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 8018308:	4b25      	ldr	r3, [pc, #148]	; (80183a0 <tcp_connect+0x12c>)
 801830a:	681a      	ldr	r2, [r3, #0]
 801830c:	42a2      	cmp	r2, r4
 801830e:	d00e      	beq.n	801832e <tcp_connect+0xba>
 8018310:	b17a      	cbz	r2, 8018332 <tcp_connect+0xbe>
 8018312:	68d3      	ldr	r3, [r2, #12]
 8018314:	429c      	cmp	r4, r3
 8018316:	d01a      	beq.n	801834e <tcp_connect+0xda>
 8018318:	b15b      	cbz	r3, 8018332 <tcp_connect+0xbe>
 801831a:	68da      	ldr	r2, [r3, #12]
 801831c:	42a2      	cmp	r2, r4
 801831e:	d017      	beq.n	8018350 <tcp_connect+0xdc>
 8018320:	4613      	mov	r3, r2
 8018322:	e7f9      	b.n	8018318 <tcp_connect+0xa4>
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8018324:	1d20      	adds	r0, r4, #4
 8018326:	f005 fe71 	bl	801e00c <ip4_route>
 801832a:	4605      	mov	r5, r0
 801832c:	e7b6      	b.n	801829c <tcp_connect+0x28>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801832e:	68e2      	ldr	r2, [r4, #12]
 8018330:	601a      	str	r2, [r3, #0]
    TCP_REG_ACTIVE(pcb);
 8018332:	4b1c      	ldr	r3, [pc, #112]	; (80183a4 <tcp_connect+0x130>)
 8018334:	681a      	ldr	r2, [r3, #0]
 8018336:	601c      	str	r4, [r3, #0]
 8018338:	60e2      	str	r2, [r4, #12]
 801833a:	f003 f89f 	bl	801b47c <tcp_timer_needed>
 801833e:	4b1a      	ldr	r3, [pc, #104]	; (80183a8 <tcp_connect+0x134>)
 8018340:	2201      	movs	r2, #1
    tcp_output(pcb);
 8018342:	4620      	mov	r0, r4
    TCP_REG_ACTIVE(pcb);
 8018344:	701a      	strb	r2, [r3, #0]
    tcp_output(pcb);
 8018346:	f002 fd65 	bl	801ae14 <tcp_output>
}
 801834a:	4628      	mov	r0, r5
 801834c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801834e:	4613      	mov	r3, r2
 8018350:	68e2      	ldr	r2, [r4, #12]
 8018352:	60da      	str	r2, [r3, #12]
 8018354:	e7ed      	b.n	8018332 <tcp_connect+0xbe>
  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8018356:	4b15      	ldr	r3, [pc, #84]	; (80183ac <tcp_connect+0x138>)
 8018358:	f44f 6287 	mov.w	r2, #1080	; 0x438
 801835c:	4914      	ldr	r1, [pc, #80]	; (80183b0 <tcp_connect+0x13c>)
 801835e:	f06f 0509 	mvn.w	r5, #9
 8018362:	4814      	ldr	r0, [pc, #80]	; (80183b4 <tcp_connect+0x140>)
 8018364:	f008 fad8 	bl	8020918 <iprintf>
 8018368:	e7ef      	b.n	801834a <tcp_connect+0xd6>
      return ERR_BUF;
 801836a:	f06f 0501 	mvn.w	r5, #1
 801836e:	e7ec      	b.n	801834a <tcp_connect+0xd6>
    return ERR_RTE;
 8018370:	f06f 0503 	mvn.w	r5, #3
 8018374:	e7e9      	b.n	801834a <tcp_connect+0xd6>
  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8018376:	4b0d      	ldr	r3, [pc, #52]	; (80183ac <tcp_connect+0x138>)
 8018378:	f240 4235 	movw	r2, #1077	; 0x435
 801837c:	490e      	ldr	r1, [pc, #56]	; (80183b8 <tcp_connect+0x144>)
 801837e:	f06f 050f 	mvn.w	r5, #15
 8018382:	480c      	ldr	r0, [pc, #48]	; (80183b4 <tcp_connect+0x140>)
 8018384:	f008 fac8 	bl	8020918 <iprintf>
 8018388:	e7df      	b.n	801834a <tcp_connect+0xd6>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801838a:	4b08      	ldr	r3, [pc, #32]	; (80183ac <tcp_connect+0x138>)
 801838c:	f240 4236 	movw	r2, #1078	; 0x436
 8018390:	490a      	ldr	r1, [pc, #40]	; (80183bc <tcp_connect+0x148>)
 8018392:	f06f 050f 	mvn.w	r5, #15
 8018396:	4807      	ldr	r0, [pc, #28]	; (80183b4 <tcp_connect+0x140>)
 8018398:	f008 fabe 	bl	8020918 <iprintf>
 801839c:	e7d5      	b.n	801834a <tcp_connect+0xd6>
 801839e:	bf00      	nop
 80183a0:	20036234 	.word	0x20036234
 80183a4:	20036228 	.word	0x20036228
 80183a8:	20036224 	.word	0x20036224
 80183ac:	0803d99c 	.word	0x0803d99c
 80183b0:	0803da10 	.word	0x0803da10
 80183b4:	08026800 	.word	0x08026800
 80183b8:	0803d9d8 	.word	0x0803d9d8
 80183bc:	0803d9f4 	.word	0x0803d9f4
 80183c0:	08600860 	.word	0x08600860

080183c4 <tcp_netif_ip_addr_changed>:
  if (!ip_addr_isany(old_addr)) {
 80183c4:	b308      	cbz	r0, 801840a <tcp_netif_ip_addr_changed+0x46>
 80183c6:	6802      	ldr	r2, [r0, #0]
{
 80183c8:	b538      	push	{r3, r4, r5, lr}
 80183ca:	4605      	mov	r5, r0
  if (!ip_addr_isany(old_addr)) {
 80183cc:	b902      	cbnz	r2, 80183d0 <tcp_netif_ip_addr_changed+0xc>
}
 80183ce:	bd38      	pop	{r3, r4, r5, pc}
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80183d0:	4b0e      	ldr	r3, [pc, #56]	; (801840c <tcp_netif_ip_addr_changed+0x48>)
 80183d2:	460c      	mov	r4, r1
 80183d4:	6819      	ldr	r1, [r3, #0]
 80183d6:	f7ff fc39 	bl	8017c4c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80183da:	4b0d      	ldr	r3, [pc, #52]	; (8018410 <tcp_netif_ip_addr_changed+0x4c>)
 80183dc:	4628      	mov	r0, r5
 80183de:	6819      	ldr	r1, [r3, #0]
 80183e0:	f7ff fc34 	bl	8017c4c <tcp_netif_ip_addr_changed_pcblist>
    if (!ip_addr_isany(new_addr)) {
 80183e4:	2c00      	cmp	r4, #0
 80183e6:	d0f2      	beq.n	80183ce <tcp_netif_ip_addr_changed+0xa>
 80183e8:	6823      	ldr	r3, [r4, #0]
 80183ea:	2b00      	cmp	r3, #0
 80183ec:	d0ef      	beq.n	80183ce <tcp_netif_ip_addr_changed+0xa>
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80183ee:	4b09      	ldr	r3, [pc, #36]	; (8018414 <tcp_netif_ip_addr_changed+0x50>)
 80183f0:	681b      	ldr	r3, [r3, #0]
 80183f2:	2b00      	cmp	r3, #0
 80183f4:	d0eb      	beq.n	80183ce <tcp_netif_ip_addr_changed+0xa>
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80183f6:	6819      	ldr	r1, [r3, #0]
 80183f8:	682a      	ldr	r2, [r5, #0]
 80183fa:	4291      	cmp	r1, r2
 80183fc:	d101      	bne.n	8018402 <tcp_netif_ip_addr_changed+0x3e>
          ip_addr_copy(lpcb->local_ip, *new_addr);
 80183fe:	6822      	ldr	r2, [r4, #0]
 8018400:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8018402:	68db      	ldr	r3, [r3, #12]
 8018404:	2b00      	cmp	r3, #0
 8018406:	d1f6      	bne.n	80183f6 <tcp_netif_ip_addr_changed+0x32>
}
 8018408:	bd38      	pop	{r3, r4, r5, pc}
 801840a:	4770      	bx	lr
 801840c:	20036228 	.word	0x20036228
 8018410:	20036234 	.word	0x20036234
 8018414:	20036230 	.word	0x20036230

08018418 <tcp_free_ooseq>:
{
 8018418:	b538      	push	{r3, r4, r5, lr}
 801841a:	4605      	mov	r5, r0
  if (pcb->ooseq) {
 801841c:	6f40      	ldr	r0, [r0, #116]	; 0x74
 801841e:	b130      	cbz	r0, 801842e <tcp_free_ooseq+0x16>
    struct tcp_seg *next = seg->next;
 8018420:	6804      	ldr	r4, [r0, #0]
    tcp_seg_free(seg);
 8018422:	f7fe ff55 	bl	80172d0 <tcp_seg_free>
  while (seg != NULL) {
 8018426:	4620      	mov	r0, r4
 8018428:	2c00      	cmp	r4, #0
 801842a:	d1f9      	bne.n	8018420 <tcp_free_ooseq+0x8>
    pcb->ooseq = NULL;
 801842c:	676c      	str	r4, [r5, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 801842e:	bd38      	pop	{r3, r4, r5, pc}

08018430 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8018430:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8018434:	4606      	mov	r6, r0
 8018436:	2800      	cmp	r0, #0
 8018438:	f000 808a 	beq.w	8018550 <tcp_parseopt+0x120>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801843c:	4b51      	ldr	r3, [pc, #324]	; (8018584 <tcp_parseopt+0x154>)
 801843e:	881f      	ldrh	r7, [r3, #0]
 8018440:	2f00      	cmp	r7, #0
 8018442:	d063      	beq.n	801850c <tcp_parseopt+0xdc>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018444:	4a50      	ldr	r2, [pc, #320]	; (8018588 <tcp_parseopt+0x158>)
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8018446:	2300      	movs	r3, #0
 8018448:	4c50      	ldr	r4, [pc, #320]	; (801858c <tcp_parseopt+0x15c>)
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801844a:	f8b2 c000 	ldrh.w	ip, [r2]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801844e:	461a      	mov	r2, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018450:	484f      	ldr	r0, [pc, #316]	; (8018590 <tcp_parseopt+0x160>)
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8018452:	4950      	ldr	r1, [pc, #320]	; (8018594 <tcp_parseopt+0x164>)
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8018454:	fa5f fa8c 	uxtb.w	sl, ip
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8018458:	8023      	strh	r3, [r4, #0]
 801845a:	461c      	mov	r4, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801845c:	6805      	ldr	r5, [r0, #0]
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801845e:	f8d1 8000 	ldr.w	r8, [r1]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8018462:	4613      	mov	r3, r2
 8018464:	f04f 0e00 	mov.w	lr, #0
    return tcphdr_opt2[idx];
 8018468:	eba2 090a 	sub.w	r9, r2, sl
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801846c:	eb02 000e 	add.w	r0, r2, lr
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8018470:	429f      	cmp	r7, r3
  u16_t optidx = tcp_optidx++;
 8018472:	f103 0101 	add.w	r1, r3, #1
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018476:	fa1f fb80 	uxth.w	fp, r0
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801847a:	d977      	bls.n	801856c <tcp_parseopt+0x13c>
  u16_t optidx = tcp_optidx++;
 801847c:	b289      	uxth	r1, r1
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801847e:	2d00      	cmp	r5, #0
 8018480:	d034      	beq.n	80184ec <tcp_parseopt+0xbc>
    return tcphdr_opt2[idx];
 8018482:	eb09 040e 	add.w	r4, r9, lr
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018486:	45dc      	cmp	ip, fp
    return tcphdr_opt2[idx];
 8018488:	b2e4      	uxtb	r4, r4
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801848a:	d831      	bhi.n	80184f0 <tcp_parseopt+0xc0>
    return tcphdr_opt2[idx];
 801848c:	f815 b004 	ldrb.w	fp, [r5, r4]
      u8_t opt = tcp_get_next_optbyte();
      switch (opt) {
 8018490:	f1bb 0f01 	cmp.w	fp, #1
 8018494:	d032      	beq.n	80184fc <tcp_parseopt+0xcc>
 8018496:	d371      	bcc.n	801857c <tcp_parseopt+0x14c>
 8018498:	f1bb 0f02 	cmp.w	fp, #2
 801849c:	d138      	bne.n	8018510 <tcp_parseopt+0xe0>
  u16_t optidx = tcp_optidx++;
 801849e:	1c98      	adds	r0, r3, #2
 80184a0:	b280      	uxth	r0, r0
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80184a2:	b10d      	cbz	r5, 80184a8 <tcp_parseopt+0x78>
 80184a4:	4561      	cmp	r1, ip
 80184a6:	d23e      	bcs.n	8018526 <tcp_parseopt+0xf6>
    return opts[optidx];
 80184a8:	4441      	add	r1, r8
 80184aa:	7d0a      	ldrb	r2, [r1, #20]
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80184ac:	2a04      	cmp	r2, #4
 80184ae:	d162      	bne.n	8018576 <tcp_parseopt+0x146>
 80184b0:	1c42      	adds	r2, r0, #1
 80184b2:	42ba      	cmp	r2, r7
 80184b4:	da5f      	bge.n	8018576 <tcp_parseopt+0x146>
  u16_t optidx = tcp_optidx++;
 80184b6:	1cd9      	adds	r1, r3, #3
 80184b8:	1d1a      	adds	r2, r3, #4
 80184ba:	b289      	uxth	r1, r1
 80184bc:	b292      	uxth	r2, r2
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80184be:	2d00      	cmp	r5, #0
 80184c0:	d04e      	beq.n	8018560 <tcp_parseopt+0x130>
 80184c2:	4584      	cmp	ip, r0
 80184c4:	d939      	bls.n	801853a <tcp_parseopt+0x10a>
    return opts[optidx];
 80184c6:	4440      	add	r0, r8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80184c8:	458c      	cmp	ip, r1
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80184ca:	7d03      	ldrb	r3, [r0, #20]
 80184cc:	ea4f 2303 	mov.w	r3, r3, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80184d0:	d83b      	bhi.n	801854a <tcp_parseopt+0x11a>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80184d2:	eba1 010a 	sub.w	r1, r1, sl
    return tcphdr_opt2[idx];
 80184d6:	b2c9      	uxtb	r1, r1
 80184d8:	5c69      	ldrb	r1, [r5, r1]
          mss |= tcp_get_next_optbyte();
 80184da:	430b      	orrs	r3, r1
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80184dc:	1e59      	subs	r1, r3, #1
 80184de:	f5b1 7f06 	cmp.w	r1, #536	; 0x218
 80184e2:	bf28      	it	cs
 80184e4:	f44f 7306 	movcs.w	r3, #536	; 0x218
 80184e8:	8673      	strh	r3, [r6, #50]	; 0x32
          break;
 80184ea:	e01a      	b.n	8018522 <tcp_parseopt+0xf2>
 80184ec:	eb02 000e 	add.w	r0, r2, lr
    return opts[optidx];
 80184f0:	4440      	add	r0, r8
 80184f2:	f890 b014 	ldrb.w	fp, [r0, #20]
      switch (opt) {
 80184f6:	f1bb 0f01 	cmp.w	fp, #1
 80184fa:	d1cc      	bne.n	8018496 <tcp_parseopt+0x66>
 80184fc:	f10e 0e01 	add.w	lr, lr, #1
  u16_t optidx = tcp_optidx++;
 8018500:	460b      	mov	r3, r1
 8018502:	465c      	mov	r4, fp
 8018504:	e7b2      	b.n	801846c <tcp_parseopt+0x3c>
 8018506:	3302      	adds	r3, #2
 8018508:	4a20      	ldr	r2, [pc, #128]	; (801858c <tcp_parseopt+0x15c>)
 801850a:	8013      	strh	r3, [r2, #0]
             can skip past them. */
          tcp_optidx += data - 2;
      }
    }
  }
}
 801850c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018510:	b10d      	cbz	r5, 8018516 <tcp_parseopt+0xe6>
 8018512:	4561      	cmp	r1, ip
 8018514:	d20c      	bcs.n	8018530 <tcp_parseopt+0x100>
    return opts[optidx];
 8018516:	4441      	add	r1, r8
 8018518:	7d0a      	ldrb	r2, [r1, #20]
          if (data < 2) {
 801851a:	2a01      	cmp	r2, #1
 801851c:	d9f3      	bls.n	8018506 <tcp_parseopt+0xd6>
          tcp_optidx += data - 2;
 801851e:	441a      	add	r2, r3
 8018520:	b292      	uxth	r2, r2
 8018522:	2401      	movs	r4, #1
 8018524:	e79d      	b.n	8018462 <tcp_parseopt+0x32>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8018526:	eba1 010a 	sub.w	r1, r1, sl
    return tcphdr_opt2[idx];
 801852a:	b2c9      	uxtb	r1, r1
 801852c:	5c6a      	ldrb	r2, [r5, r1]
 801852e:	e7bd      	b.n	80184ac <tcp_parseopt+0x7c>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8018530:	eba1 010a 	sub.w	r1, r1, sl
    return tcphdr_opt2[idx];
 8018534:	b2c9      	uxtb	r1, r1
 8018536:	5c6a      	ldrb	r2, [r5, r1]
 8018538:	e7ef      	b.n	801851a <tcp_parseopt+0xea>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801853a:	eba0 000a 	sub.w	r0, r0, sl
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801853e:	458c      	cmp	ip, r1
    return tcphdr_opt2[idx];
 8018540:	b2c0      	uxtb	r0, r0
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8018542:	5c2b      	ldrb	r3, [r5, r0]
 8018544:	ea4f 2303 	mov.w	r3, r3, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018548:	d9c3      	bls.n	80184d2 <tcp_parseopt+0xa2>
    return opts[optidx];
 801854a:	4441      	add	r1, r8
 801854c:	7d09      	ldrb	r1, [r1, #20]
 801854e:	e7c4      	b.n	80184da <tcp_parseopt+0xaa>
  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8018550:	4b11      	ldr	r3, [pc, #68]	; (8018598 <tcp_parseopt+0x168>)
 8018552:	f240 727d 	movw	r2, #1917	; 0x77d
 8018556:	4911      	ldr	r1, [pc, #68]	; (801859c <tcp_parseopt+0x16c>)
 8018558:	4811      	ldr	r0, [pc, #68]	; (80185a0 <tcp_parseopt+0x170>)
 801855a:	f008 f9dd 	bl	8020918 <iprintf>
 801855e:	e76d      	b.n	801843c <tcp_parseopt+0xc>
    return opts[optidx];
 8018560:	4440      	add	r0, r8
 8018562:	4441      	add	r1, r8
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8018564:	7d03      	ldrb	r3, [r0, #20]
    return opts[optidx];
 8018566:	7d09      	ldrb	r1, [r1, #20]
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8018568:	021b      	lsls	r3, r3, #8
 801856a:	e7b6      	b.n	80184da <tcp_parseopt+0xaa>
 801856c:	2c00      	cmp	r4, #0
 801856e:	d0cd      	beq.n	801850c <tcp_parseopt+0xdc>
 8018570:	4a06      	ldr	r2, [pc, #24]	; (801858c <tcp_parseopt+0x15c>)
 8018572:	8013      	strh	r3, [r2, #0]
 8018574:	e7ca      	b.n	801850c <tcp_parseopt+0xdc>
 8018576:	4b05      	ldr	r3, [pc, #20]	; (801858c <tcp_parseopt+0x15c>)
 8018578:	8018      	strh	r0, [r3, #0]
 801857a:	e7c7      	b.n	801850c <tcp_parseopt+0xdc>
 801857c:	4b03      	ldr	r3, [pc, #12]	; (801858c <tcp_parseopt+0x15c>)
 801857e:	8019      	strh	r1, [r3, #0]
 8018580:	e7c4      	b.n	801850c <tcp_parseopt+0xdc>
 8018582:	bf00      	nop
 8018584:	200223d8 	.word	0x200223d8
 8018588:	200223d0 	.word	0x200223d0
 801858c:	200223c8 	.word	0x200223c8
 8018590:	200223d4 	.word	0x200223d4
 8018594:	200223cc 	.word	0x200223cc
 8018598:	0803e1e0 	.word	0x0803e1e0
 801859c:	0803e214 	.word	0x0803e214
 80185a0:	08026800 	.word	0x08026800

080185a4 <tcp_oos_insert_segment>:
{
 80185a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80185a6:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80185a8:	4605      	mov	r5, r0
 80185aa:	2800      	cmp	r0, #0
 80185ac:	d03e      	beq.n	801862c <tcp_oos_insert_segment+0x88>
  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80185ae:	68eb      	ldr	r3, [r5, #12]
 80185b0:	8998      	ldrh	r0, [r3, #12]
 80185b2:	f7fc f9eb 	bl	801498c <lwip_htons>
 80185b6:	07c2      	lsls	r2, r0, #31
 80185b8:	d432      	bmi.n	8018620 <tcp_oos_insert_segment+0x7c>
 80185ba:	4e20      	ldr	r6, [pc, #128]	; (801863c <tcp_oos_insert_segment+0x98>)
 80185bc:	e005      	b.n	80185ca <tcp_oos_insert_segment+0x26>
      next = next->next;
 80185be:	6827      	ldr	r7, [r4, #0]
      tcp_seg_free(old_seg);
 80185c0:	4620      	mov	r0, r4
 80185c2:	f7fe fe85 	bl	80172d0 <tcp_seg_free>
 80185c6:	463c      	mov	r4, r7
    while (next &&
 80185c8:	b1ef      	cbz	r7, 8018606 <tcp_oos_insert_segment+0x62>
           TCP_SEQ_GEQ((seqno + cseg->len),
 80185ca:	68e1      	ldr	r1, [r4, #12]
 80185cc:	8923      	ldrh	r3, [r4, #8]
 80185ce:	6848      	ldr	r0, [r1, #4]
 80185d0:	6837      	ldr	r7, [r6, #0]
 80185d2:	892a      	ldrh	r2, [r5, #8]
 80185d4:	4403      	add	r3, r0
 80185d6:	443a      	add	r2, r7
 80185d8:	1ad3      	subs	r3, r2, r3
    while (next &&
 80185da:	2b00      	cmp	r3, #0
 80185dc:	db15      	blt.n	801860a <tcp_oos_insert_segment+0x66>
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80185de:	8988      	ldrh	r0, [r1, #12]
 80185e0:	f7fc f9d4 	bl	801498c <lwip_htons>
 80185e4:	07c3      	lsls	r3, r0, #31
 80185e6:	d5ea      	bpl.n	80185be <tcp_oos_insert_segment+0x1a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80185e8:	68eb      	ldr	r3, [r5, #12]
 80185ea:	2001      	movs	r0, #1
 80185ec:	899f      	ldrh	r7, [r3, #12]
 80185ee:	f7fc f9cd 	bl	801498c <lwip_htons>
 80185f2:	68eb      	ldr	r3, [r5, #12]
 80185f4:	4338      	orrs	r0, r7
      next = next->next;
 80185f6:	6827      	ldr	r7, [r4, #0]
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80185f8:	8198      	strh	r0, [r3, #12]
      tcp_seg_free(old_seg);
 80185fa:	4620      	mov	r0, r4
 80185fc:	f7fe fe68 	bl	80172d0 <tcp_seg_free>
 8018600:	463c      	mov	r4, r7
    while (next &&
 8018602:	2f00      	cmp	r7, #0
 8018604:	d1e1      	bne.n	80185ca <tcp_oos_insert_segment+0x26>
  cseg->next = next;
 8018606:	602c      	str	r4, [r5, #0]
}
 8018608:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 801860a:	1a12      	subs	r2, r2, r0
    if (next &&
 801860c:	2a00      	cmp	r2, #0
 801860e:	ddfa      	ble.n	8018606 <tcp_oos_insert_segment+0x62>
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8018610:	1bc1      	subs	r1, r0, r7
      pbuf_realloc(cseg->p, cseg->len);
 8018612:	6868      	ldr	r0, [r5, #4]
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8018614:	b289      	uxth	r1, r1
 8018616:	8129      	strh	r1, [r5, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8018618:	f7fe f932 	bl	8016880 <pbuf_realloc>
  cseg->next = next;
 801861c:	602c      	str	r4, [r5, #0]
}
 801861e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tcp_segs_free(next);
 8018620:	4620      	mov	r0, r4
    next = NULL;
 8018622:	2400      	movs	r4, #0
    tcp_segs_free(next);
 8018624:	f7fe fe62 	bl	80172ec <tcp_segs_free>
  cseg->next = next;
 8018628:	602c      	str	r4, [r5, #0]
}
 801862a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801862c:	4b04      	ldr	r3, [pc, #16]	; (8018640 <tcp_oos_insert_segment+0x9c>)
 801862e:	f240 421f 	movw	r2, #1055	; 0x41f
 8018632:	4904      	ldr	r1, [pc, #16]	; (8018644 <tcp_oos_insert_segment+0xa0>)
 8018634:	4804      	ldr	r0, [pc, #16]	; (8018648 <tcp_oos_insert_segment+0xa4>)
 8018636:	f008 f96f 	bl	8020918 <iprintf>
 801863a:	e7b8      	b.n	80185ae <tcp_oos_insert_segment+0xa>
 801863c:	200223c4 	.word	0x200223c4
 8018640:	0803e1e0 	.word	0x0803e1e0
 8018644:	0803e1b8 	.word	0x0803e1b8
 8018648:	08026800 	.word	0x08026800

0801864c <tcp_input_delayed_close>:
{
 801864c:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801864e:	4604      	mov	r4, r0
 8018650:	b930      	cbnz	r0, 8018660 <tcp_input_delayed_close+0x14>
 8018652:	4b0f      	ldr	r3, [pc, #60]	; (8018690 <tcp_input_delayed_close+0x44>)
 8018654:	f240 225a 	movw	r2, #602	; 0x25a
 8018658:	490e      	ldr	r1, [pc, #56]	; (8018694 <tcp_input_delayed_close+0x48>)
 801865a:	480f      	ldr	r0, [pc, #60]	; (8018698 <tcp_input_delayed_close+0x4c>)
 801865c:	f008 f95c 	bl	8020918 <iprintf>
  if (recv_flags & TF_CLOSED) {
 8018660:	4b0e      	ldr	r3, [pc, #56]	; (801869c <tcp_input_delayed_close+0x50>)
 8018662:	7818      	ldrb	r0, [r3, #0]
 8018664:	f010 0010 	ands.w	r0, r0, #16
 8018668:	d011      	beq.n	801868e <tcp_input_delayed_close+0x42>
    if (!(pcb->flags & TF_RXCLOSED)) {
 801866a:	8b63      	ldrh	r3, [r4, #26]
 801866c:	06db      	lsls	r3, r3, #27
 801866e:	d406      	bmi.n	801867e <tcp_input_delayed_close+0x32>
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8018670:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8018674:	b11b      	cbz	r3, 801867e <tcp_input_delayed_close+0x32>
 8018676:	f06f 010e 	mvn.w	r1, #14
 801867a:	6920      	ldr	r0, [r4, #16]
 801867c:	4798      	blx	r3
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801867e:	4621      	mov	r1, r4
 8018680:	4807      	ldr	r0, [pc, #28]	; (80186a0 <tcp_input_delayed_close+0x54>)
 8018682:	f7ff f9ad 	bl	80179e0 <tcp_pcb_remove>
    tcp_free(pcb);
 8018686:	4620      	mov	r0, r4
 8018688:	f7fe fcba 	bl	8017000 <tcp_free>
 801868c:	2001      	movs	r0, #1
}
 801868e:	bd10      	pop	{r4, pc}
 8018690:	0803e1e0 	.word	0x0803e1e0
 8018694:	0803e190 	.word	0x0803e190
 8018698:	08026800 	.word	0x08026800
 801869c:	200223c0 	.word	0x200223c0
 80186a0:	20036228 	.word	0x20036228

080186a4 <tcp_free_acked_segments.isra.1>:
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
 80186a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80186a8:	b083      	sub	sp, #12
 80186aa:	9201      	str	r2, [sp, #4]
  while (seg_list != NULL &&
 80186ac:	2900      	cmp	r1, #0
 80186ae:	d03e      	beq.n	801872e <tcp_free_acked_segments.isra.1+0x8a>
 80186b0:	4606      	mov	r6, r0
 80186b2:	460c      	mov	r4, r1
 80186b4:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8018768 <tcp_free_acked_segments.isra.1+0xc4>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80186b8:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 801875c <tcp_free_acked_segments.isra.1+0xb8>
 80186bc:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 801876c <tcp_free_acked_segments.isra.1+0xc8>
 80186c0:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 8018764 <tcp_free_acked_segments.isra.1+0xc0>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 80186c4:	68e3      	ldr	r3, [r4, #12]
 80186c6:	6858      	ldr	r0, [r3, #4]
 80186c8:	f7fc f964 	bl	8014994 <lwip_htonl>
 80186cc:	68e3      	ldr	r3, [r4, #12]
 80186ce:	4605      	mov	r5, r0
 80186d0:	8927      	ldrh	r7, [r4, #8]
 80186d2:	8998      	ldrh	r0, [r3, #12]
 80186d4:	f7fc f95a 	bl	801498c <lwip_htons>
 80186d8:	f8d8 3000 	ldr.w	r3, [r8]
 80186dc:	f010 0003 	ands.w	r0, r0, #3
 80186e0:	eba5 0503 	sub.w	r5, r5, r3
 80186e4:	bf18      	it	ne
 80186e6:	2001      	movne	r0, #1
 80186e8:	443d      	add	r5, r7
 80186ea:	4428      	add	r0, r5
  while (seg_list != NULL &&
 80186ec:	2800      	cmp	r0, #0
 80186ee:	dc2e      	bgt.n	801874e <tcp_free_acked_segments.isra.1+0xaa>
    seg_list = seg_list->next;
 80186f0:	e9d4 5000 	ldrd	r5, r0, [r4]
    clen = pbuf_clen(next->p);
 80186f4:	f7fe f920 	bl	8016938 <pbuf_clen>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80186f8:	8833      	ldrh	r3, [r6, #0]
    clen = pbuf_clen(next->p);
 80186fa:	4607      	mov	r7, r0
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80186fc:	4298      	cmp	r0, r3
 80186fe:	d81d      	bhi.n	801873c <tcp_free_acked_segments.isra.1+0x98>
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8018700:	4a15      	ldr	r2, [pc, #84]	; (8018758 <tcp_free_acked_segments.isra.1+0xb4>)
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8018702:	1bdf      	subs	r7, r3, r7
    tcp_seg_free(next);
 8018704:	4620      	mov	r0, r4
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8018706:	8811      	ldrh	r1, [r2, #0]
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8018708:	8037      	strh	r7, [r6, #0]
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801870a:	8923      	ldrh	r3, [r4, #8]
  while (seg_list != NULL &&
 801870c:	462c      	mov	r4, r5
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801870e:	440b      	add	r3, r1
 8018710:	8013      	strh	r3, [r2, #0]
    tcp_seg_free(next);
 8018712:	f7fe fddd 	bl	80172d0 <tcp_seg_free>
    if (pcb->snd_queuelen != 0) {
 8018716:	8833      	ldrh	r3, [r6, #0]
 8018718:	b16b      	cbz	r3, 8018736 <tcp_free_acked_segments.isra.1+0x92>
      LWIP_ASSERT("tcp_receive: valid queue length",
 801871a:	b965      	cbnz	r5, 8018736 <tcp_free_acked_segments.isra.1+0x92>
 801871c:	9b01      	ldr	r3, [sp, #4]
 801871e:	b953      	cbnz	r3, 8018736 <tcp_free_acked_segments.isra.1+0x92>
 8018720:	4b0e      	ldr	r3, [pc, #56]	; (801875c <tcp_free_acked_segments.isra.1+0xb8>)
 8018722:	f240 4262 	movw	r2, #1122	; 0x462
 8018726:	490e      	ldr	r1, [pc, #56]	; (8018760 <tcp_free_acked_segments.isra.1+0xbc>)
 8018728:	480e      	ldr	r0, [pc, #56]	; (8018764 <tcp_free_acked_segments.isra.1+0xc0>)
 801872a:	f008 f8f5 	bl	8020918 <iprintf>
  while (seg_list != NULL &&
 801872e:	2000      	movs	r0, #0
}
 8018730:	b003      	add	sp, #12
 8018732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (seg_list != NULL &&
 8018736:	2d00      	cmp	r5, #0
 8018738:	d1c4      	bne.n	80186c4 <tcp_free_acked_segments.isra.1+0x20>
 801873a:	e7f8      	b.n	801872e <tcp_free_acked_segments.isra.1+0x8a>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801873c:	465b      	mov	r3, fp
 801873e:	f240 4257 	movw	r2, #1111	; 0x457
 8018742:	4651      	mov	r1, sl
 8018744:	4648      	mov	r0, r9
 8018746:	f008 f8e7 	bl	8020918 <iprintf>
 801874a:	8833      	ldrh	r3, [r6, #0]
 801874c:	e7d8      	b.n	8018700 <tcp_free_acked_segments.isra.1+0x5c>
  while (seg_list != NULL &&
 801874e:	4620      	mov	r0, r4
}
 8018750:	b003      	add	sp, #12
 8018752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018756:	bf00      	nop
 8018758:	200223b8 	.word	0x200223b8
 801875c:	0803e1e0 	.word	0x0803e1e0
 8018760:	0803df90 	.word	0x0803df90
 8018764:	08026800 	.word	0x08026800
 8018768:	200223a0 	.word	0x200223a0
 801876c:	0803df68 	.word	0x0803df68

08018770 <tcp_receive>:
{
 8018770:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8018774:	4604      	mov	r4, r0
 8018776:	2800      	cmp	r0, #0
 8018778:	f000 8119 	beq.w	80189ae <tcp_receive+0x23e>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801877c:	7d23      	ldrb	r3, [r4, #20]
 801877e:	2b03      	cmp	r3, #3
 8018780:	f240 8085 	bls.w	801888e <tcp_receive+0x11e>
  if (flags & TCP_ACK) {
 8018784:	4bb5      	ldr	r3, [pc, #724]	; (8018a5c <tcp_receive+0x2ec>)
 8018786:	4db6      	ldr	r5, [pc, #728]	; (8018a60 <tcp_receive+0x2f0>)
 8018788:	781a      	ldrb	r2, [r3, #0]
 801878a:	682b      	ldr	r3, [r5, #0]
 801878c:	06d6      	lsls	r6, r2, #27
 801878e:	d46a      	bmi.n	8018866 <tcp_receive+0xf6>
 8018790:	4eb4      	ldr	r6, [pc, #720]	; (8018a64 <tcp_receive+0x2f4>)
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8018792:	8832      	ldrh	r2, [r6, #0]
 8018794:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8018796:	2a00      	cmp	r2, #0
 8018798:	d055      	beq.n	8018846 <tcp_receive+0xd6>
 801879a:	7d20      	ldrb	r0, [r4, #20]
 801879c:	2806      	cmp	r0, #6
 801879e:	d852      	bhi.n	8018846 <tcp_receive+0xd6>
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80187a0:	1acf      	subs	r7, r1, r3
 80187a2:	2f01      	cmp	r7, #1
 80187a4:	d406      	bmi.n	80187b4 <tcp_receive+0x44>
 80187a6:	1a8a      	subs	r2, r1, r2
 80187a8:	f1c3 0001 	rsb	r0, r3, #1
 80187ac:	4402      	add	r2, r0
 80187ae:	2a00      	cmp	r2, #0
 80187b0:	f340 81c5 	ble.w	8018b3e <tcp_receive+0x3ce>
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 80187b4:	1a5a      	subs	r2, r3, r1
 80187b6:	2a00      	cmp	r2, #0
 80187b8:	f2c0 8101 	blt.w	80189be <tcp_receive+0x24e>
 80187bc:	f103 0c01 	add.w	ip, r3, #1
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80187c0:	8d20      	ldrh	r0, [r4, #40]	; 0x28
 80187c2:	ebac 0201 	sub.w	r2, ip, r1
 80187c6:	1a12      	subs	r2, r2, r0
 80187c8:	2a00      	cmp	r2, #0
 80187ca:	f340 80fd 	ble.w	80189c8 <tcp_receive+0x258>
        tcp_send_empty_ack(pcb);
 80187ce:	4620      	mov	r0, r4
}
 80187d0:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        tcp_send_empty_ack(pcb);
 80187d4:	f002 baea 	b.w	801adac <tcp_send_empty_ack>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80187d8:	ebac 0102 	sub.w	r1, ip, r2
 80187dc:	2900      	cmp	r1, #0
 80187de:	da4e      	bge.n	801887e <tcp_receive+0x10e>
 80187e0:	49a1      	ldr	r1, [pc, #644]	; (8018a68 <tcp_receive+0x2f8>)
 80187e2:	6809      	ldr	r1, [r1, #0]
 80187e4:	89c9      	ldrh	r1, [r1, #14]
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80187e6:	f8b4 0062 	ldrh.w	r0, [r4, #98]	; 0x62
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 80187ea:	f8a4 1060 	strh.w	r1, [r4, #96]	; 0x60
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80187ee:	4288      	cmp	r0, r1
      pcb->snd_wl2 = ackno;
 80187f0:	e9c4 3215 	strd	r3, r2, [r4, #84]	; 0x54
        pcb->snd_wnd_max = pcb->snd_wnd;
 80187f4:	bf38      	it	cc
 80187f6:	f8a4 1062 	strhcc.w	r1, [r4, #98]	; 0x62
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80187fa:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80187fc:	1a11      	subs	r1, r2, r0
 80187fe:	2900      	cmp	r1, #0
 8018800:	dc4d      	bgt.n	801889e <tcp_receive+0x12e>
      if (tcplen == 0) {
 8018802:	4e98      	ldr	r6, [pc, #608]	; (8018a64 <tcp_receive+0x2f4>)
 8018804:	8831      	ldrh	r1, [r6, #0]
 8018806:	2900      	cmp	r1, #0
 8018808:	d15a      	bne.n	80188c0 <tcp_receive+0x150>
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801880a:	f8b4 8060 	ldrh.w	r8, [r4, #96]	; 0x60
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801880e:	44f4      	add	ip, lr
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8018810:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8018812:	4441      	add	r1, r8
 8018814:	4561      	cmp	r1, ip
 8018816:	d153      	bne.n	80188c0 <tcp_receive+0x150>
          if (pcb->rtime >= 0) {
 8018818:	8e21      	ldrh	r1, [r4, #48]	; 0x30
            if (pcb->lastack == ackno) {
 801881a:	0bc9      	lsrs	r1, r1, #15
 801881c:	d150      	bne.n	80188c0 <tcp_receive+0x150>
 801881e:	4290      	cmp	r0, r2
 8018820:	d14e      	bne.n	80188c0 <tcp_receive+0x150>
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8018822:	f894 1043 	ldrb.w	r1, [r4, #67]	; 0x43
 8018826:	29ff      	cmp	r1, #255	; 0xff
 8018828:	f000 83c2 	beq.w	8018fb0 <tcp_receive+0x840>
                ++pcb->dupacks;
 801882c:	3101      	adds	r1, #1
 801882e:	b2c9      	uxtb	r1, r1
              if (pcb->dupacks > 3) {
 8018830:	2903      	cmp	r1, #3
                ++pcb->dupacks;
 8018832:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
              if (pcb->dupacks > 3) {
 8018836:	f200 83bb 	bhi.w	8018fb0 <tcp_receive+0x840>
              if (pcb->dupacks >= 3) {
 801883a:	f000 83c4 	beq.w	8018fc6 <tcp_receive+0x856>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801883e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018840:	2900      	cmp	r1, #0
 8018842:	d137      	bne.n	80188b4 <tcp_receive+0x144>
 8018844:	6a61      	ldr	r1, [r4, #36]	; 0x24
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8018846:	1a5a      	subs	r2, r3, r1
 8018848:	2a00      	cmp	r2, #0
 801884a:	db06      	blt.n	801885a <tcp_receive+0xea>
 801884c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 801884e:	f1c2 0201 	rsb	r2, r2, #1
 8018852:	4413      	add	r3, r2
 8018854:	1a5b      	subs	r3, r3, r1
 8018856:	2b00      	cmp	r3, #0
 8018858:	dd03      	ble.n	8018862 <tcp_receive+0xf2>
      tcp_ack_now(pcb);
 801885a:	8b63      	ldrh	r3, [r4, #26]
 801885c:	f043 0302 	orr.w	r3, r3, #2
 8018860:	8363      	strh	r3, [r4, #26]
}
 8018862:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8018866:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8018868:	4f80      	ldr	r7, [pc, #512]	; (8018a6c <tcp_receive+0x2fc>)
 801886a:	1ac8      	subs	r0, r1, r3
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801886c:	f8b4 e060 	ldrh.w	lr, [r4, #96]	; 0x60
 8018870:	683a      	ldr	r2, [r7, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8018872:	2800      	cmp	r0, #0
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8018874:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8018878:	dbb2      	blt.n	80187e0 <tcp_receive+0x70>
 801887a:	4299      	cmp	r1, r3
 801887c:	d0ac      	beq.n	80187d8 <tcp_receive+0x68>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801887e:	4594      	cmp	ip, r2
 8018880:	d1bb      	bne.n	80187fa <tcp_receive+0x8a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8018882:	4979      	ldr	r1, [pc, #484]	; (8018a68 <tcp_receive+0x2f8>)
 8018884:	6809      	ldr	r1, [r1, #0]
 8018886:	89c9      	ldrh	r1, [r1, #14]
 8018888:	458e      	cmp	lr, r1
 801888a:	d2b6      	bcs.n	80187fa <tcp_receive+0x8a>
 801888c:	e7ab      	b.n	80187e6 <tcp_receive+0x76>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801888e:	4b78      	ldr	r3, [pc, #480]	; (8018a70 <tcp_receive+0x300>)
 8018890:	f240 427c 	movw	r2, #1148	; 0x47c
 8018894:	4977      	ldr	r1, [pc, #476]	; (8018a74 <tcp_receive+0x304>)
 8018896:	4878      	ldr	r0, [pc, #480]	; (8018a78 <tcp_receive+0x308>)
 8018898:	f008 f83e 	bl	8020918 <iprintf>
 801889c:	e772      	b.n	8018784 <tcp_receive+0x14>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801889e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80188a0:	1ad3      	subs	r3, r2, r3
 80188a2:	2b00      	cmp	r3, #0
 80188a4:	dd10      	ble.n	80188c8 <tcp_receive+0x158>
      tcp_send_empty_ack(pcb);
 80188a6:	4620      	mov	r0, r4
 80188a8:	4e6e      	ldr	r6, [pc, #440]	; (8018a64 <tcp_receive+0x2f4>)
 80188aa:	f002 fa7f 	bl	801adac <tcp_send_empty_ack>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 80188ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80188b0:	b121      	cbz	r1, 80188bc <tcp_receive+0x14c>
 80188b2:	683a      	ldr	r2, [r7, #0]
 80188b4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80188b6:	1a9a      	subs	r2, r3, r2
 80188b8:	2a00      	cmp	r2, #0
 80188ba:	db57      	blt.n	801896c <tcp_receive+0x1fc>
 80188bc:	682b      	ldr	r3, [r5, #0]
 80188be:	e768      	b.n	8018792 <tcp_receive+0x22>
        pcb->dupacks = 0;
 80188c0:	2300      	movs	r3, #0
 80188c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80188c6:	e7f2      	b.n	80188ae <tcp_receive+0x13e>
      if (pcb->flags & TF_INFR) {
 80188c8:	8b63      	ldrh	r3, [r4, #26]
 80188ca:	0758      	lsls	r0, r3, #29
 80188cc:	d509      	bpl.n	80188e2 <tcp_receive+0x172>
        tcp_clear_flags(pcb, TF_INFR);
 80188ce:	f023 0304 	bic.w	r3, r3, #4
        pcb->cwnd = pcb->ssthresh;
 80188d2:	f8b4 604a 	ldrh.w	r6, [r4, #74]	; 0x4a
        pcb->bytes_acked = 0;
 80188d6:	2000      	movs	r0, #0
        tcp_clear_flags(pcb, TF_INFR);
 80188d8:	8363      	strh	r3, [r4, #26]
        pcb->cwnd = pcb->ssthresh;
 80188da:	f8a4 6048 	strh.w	r6, [r4, #72]	; 0x48
        pcb->bytes_acked = 0;
 80188de:	f8a4 006a 	strh.w	r0, [r4, #106]	; 0x6a
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80188e2:	f9b4 603c 	ldrsh.w	r6, [r4, #60]	; 0x3c
      pcb->nrtx = 0;
 80188e6:	2000      	movs	r0, #0
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80188e8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      pcb->lastack = ackno;
 80188ea:	6462      	str	r2, [r4, #68]	; 0x44
      if (pcb->state >= ESTABLISHED) {
 80188ec:	7d22      	ldrb	r2, [r4, #20]
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80188ee:	eb03 03e6 	add.w	r3, r3, r6, asr #3
      pcb->nrtx = 0;
 80188f2:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
      if (pcb->state >= ESTABLISHED) {
 80188f6:	2a03      	cmp	r2, #3
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80188f8:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
      pcb->dupacks = 0;
 80188fc:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
      if (pcb->state >= ESTABLISHED) {
 8018900:	f200 81c7 	bhi.w	8018c92 <tcp_receive+0x522>
 8018904:	f104 0666 	add.w	r6, r4, #102	; 0x66
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8018908:	e9d4 211b 	ldrd	r2, r1, [r4, #108]	; 0x6c
 801890c:	4630      	mov	r0, r6
 801890e:	f7ff fec9 	bl	80186a4 <tcp_free_acked_segments.isra.1>
 8018912:	4602      	mov	r2, r0
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8018914:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8018916:	4630      	mov	r0, r6
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8018918:	6722      	str	r2, [r4, #112]	; 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801891a:	f7ff fec3 	bl	80186a4 <tcp_free_acked_segments.isra.1>
      if (pcb->unacked == NULL) {
 801891e:	6f22      	ldr	r2, [r4, #112]	; 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8018920:	66e0      	str	r0, [r4, #108]	; 0x6c
      if (pcb->unacked == NULL) {
 8018922:	2a00      	cmp	r2, #0
 8018924:	f000 8299 	beq.w	8018e5a <tcp_receive+0x6ea>
        pcb->rtime = 0;
 8018928:	2300      	movs	r3, #0
 801892a:	8623      	strh	r3, [r4, #48]	; 0x30
      pcb->polltmr = 0;
 801892c:	2300      	movs	r3, #0
 801892e:	7723      	strb	r3, [r4, #28]
      if (pcb->unsent == NULL) {
 8018930:	2800      	cmp	r0, #0
 8018932:	f000 828f 	beq.w	8018e54 <tcp_receive+0x6e4>
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8018936:	4951      	ldr	r1, [pc, #324]	; (8018a7c <tcp_receive+0x30c>)
 8018938:	f8b4 3064 	ldrh.w	r3, [r4, #100]	; 0x64
 801893c:	880e      	ldrh	r6, [r1, #0]
      if (pcb->flags & TF_RTO) {
 801893e:	8b61      	ldrh	r1, [r4, #26]
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8018940:	4433      	add	r3, r6
      if (pcb->flags & TF_RTO) {
 8018942:	050e      	lsls	r6, r1, #20
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8018944:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
      if (pcb->flags & TF_RTO) {
 8018948:	d52f      	bpl.n	80189aa <tcp_receive+0x23a>
        if (pcb->unacked == NULL) {
 801894a:	2a00      	cmp	r2, #0
 801894c:	f000 82a1 	beq.w	8018e92 <tcp_receive+0x722>
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8018950:	68d3      	ldr	r3, [r2, #12]
 8018952:	6ce6      	ldr	r6, [r4, #76]	; 0x4c
 8018954:	6858      	ldr	r0, [r3, #4]
 8018956:	f7fc f81d 	bl	8014994 <lwip_htonl>
 801895a:	1a30      	subs	r0, r6, r0
 801895c:	2800      	cmp	r0, #0
 801895e:	dc24      	bgt.n	80189aa <tcp_receive+0x23a>
          tcp_clear_flags(pcb, TF_RTO);
 8018960:	8b63      	ldrh	r3, [r4, #26]
 8018962:	4e40      	ldr	r6, [pc, #256]	; (8018a64 <tcp_receive+0x2f4>)
 8018964:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8018968:	8363      	strh	r3, [r4, #26]
 801896a:	e7a0      	b.n	80188ae <tcp_receive+0x13e>
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801896c:	4b44      	ldr	r3, [pc, #272]	; (8018a80 <tcp_receive+0x310>)
      m = (s16_t)(m - (pcb->sa >> 3));
 801896e:	f9b4 203c 	ldrsh.w	r2, [r4, #60]	; 0x3c
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8018972:	681b      	ldr	r3, [r3, #0]
 8018974:	1a59      	subs	r1, r3, r1
      m = (s16_t)(m - (pcb->sa >> 3));
 8018976:	eba1 01e2 	sub.w	r1, r1, r2, asr #3
 801897a:	b289      	uxth	r1, r1
      pcb->sa = (s16_t)(pcb->sa + m);
 801897c:	440a      	add	r2, r1
      m = (s16_t)(m - (pcb->sa >> 3));
 801897e:	b208      	sxth	r0, r1
      pcb->sa = (s16_t)(pcb->sa + m);
 8018980:	b212      	sxth	r2, r2
      if (m < 0) {
 8018982:	2800      	cmp	r0, #0
      pcb->sa = (s16_t)(pcb->sa + m);
 8018984:	87a2      	strh	r2, [r4, #60]	; 0x3c
      if (m < 0) {
 8018986:	da01      	bge.n	801898c <tcp_receive+0x21c>
        m = (s16_t) - m;
 8018988:	4249      	negs	r1, r1
 801898a:	b208      	sxth	r0, r1
      m = (s16_t)(m - (pcb->sv >> 2));
 801898c:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	; 0x3e
      pcb->rttest = 0;
 8018990:	2700      	movs	r7, #0
      pcb->sv = (s16_t)(pcb->sv + m);
 8018992:	eba3 01a3 	sub.w	r1, r3, r3, asr #2
      pcb->rttest = 0;
 8018996:	6367      	str	r7, [r4, #52]	; 0x34
 8018998:	682b      	ldr	r3, [r5, #0]
      pcb->sv = (s16_t)(pcb->sv + m);
 801899a:	4401      	add	r1, r0
 801899c:	b289      	uxth	r1, r1
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801899e:	eb01 02e2 	add.w	r2, r1, r2, asr #3
      pcb->sv = (s16_t)(pcb->sv + m);
 80189a2:	87e1      	strh	r1, [r4, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80189a4:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
 80189a8:	e6f3      	b.n	8018792 <tcp_receive+0x22>
 80189aa:	4e2e      	ldr	r6, [pc, #184]	; (8018a64 <tcp_receive+0x2f4>)
 80189ac:	e77f      	b.n	80188ae <tcp_receive+0x13e>
  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 80189ae:	4b30      	ldr	r3, [pc, #192]	; (8018a70 <tcp_receive+0x300>)
 80189b0:	f240 427b 	movw	r2, #1147	; 0x47b
 80189b4:	4933      	ldr	r1, [pc, #204]	; (8018a84 <tcp_receive+0x314>)
 80189b6:	4830      	ldr	r0, [pc, #192]	; (8018a78 <tcp_receive+0x308>)
 80189b8:	f007 ffae 	bl	8020918 <iprintf>
 80189bc:	e6de      	b.n	801877c <tcp_receive+0xc>
        tcp_ack_now(pcb);
 80189be:	8b63      	ldrh	r3, [r4, #26]
 80189c0:	f043 0302 	orr.w	r3, r3, #2
 80189c4:	8363      	strh	r3, [r4, #26]
 80189c6:	e702      	b.n	80187ce <tcp_receive+0x5e>
      if (pcb->rcv_nxt == seqno) {
 80189c8:	428b      	cmp	r3, r1
 80189ca:	f000 8363 	beq.w	8019094 <tcp_receive+0x924>
        if (pcb->ooseq == NULL) {
 80189ce:	6f67      	ldr	r7, [r4, #116]	; 0x74
 80189d0:	2f00      	cmp	r7, #0
 80189d2:	f000 827f 	beq.w	8018ed4 <tcp_receive+0x764>
            if (seqno == next->tcphdr->seqno) {
 80189d6:	68f8      	ldr	r0, [r7, #12]
          struct tcp_seg *next, *prev = NULL;
 80189d8:	f04f 0800 	mov.w	r8, #0
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 80189dc:	f103 3eff 	add.w	lr, r3, #4294967295
            if (seqno == next->tcphdr->seqno) {
 80189e0:	6842      	ldr	r2, [r0, #4]
 80189e2:	429a      	cmp	r2, r3
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 80189e4:	ebac 0902 	sub.w	r9, ip, r2
            if (seqno == next->tcphdr->seqno) {
 80189e8:	d018      	beq.n	8018a1c <tcp_receive+0x2ac>
              if (prev == NULL) {
 80189ea:	f1b8 0f00 	cmp.w	r8, #0
 80189ee:	d02a      	beq.n	8018a46 <tcp_receive+0x2d6>
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 80189f0:	f8d8 100c 	ldr.w	r1, [r8, #12]
 80189f4:	6849      	ldr	r1, [r1, #4]
 80189f6:	ebae 0101 	sub.w	r1, lr, r1
 80189fa:	2900      	cmp	r1, #0
 80189fc:	db03      	blt.n	8018a06 <tcp_receive+0x296>
 80189fe:	f1b9 0f00 	cmp.w	r9, #0
 8018a02:	f340 8270 	ble.w	8018ee6 <tcp_receive+0x776>
              if (next->next == NULL &&
 8018a06:	6839      	ldr	r1, [r7, #0]
 8018a08:	46b8      	mov	r8, r7
 8018a0a:	2900      	cmp	r1, #0
 8018a0c:	d03e      	beq.n	8018a8c <tcp_receive+0x31c>
 8018a0e:	460f      	mov	r7, r1
            if (seqno == next->tcphdr->seqno) {
 8018a10:	68f8      	ldr	r0, [r7, #12]
 8018a12:	6842      	ldr	r2, [r0, #4]
 8018a14:	429a      	cmp	r2, r3
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8018a16:	ebac 0902 	sub.w	r9, ip, r2
            if (seqno == next->tcphdr->seqno) {
 8018a1a:	d1e6      	bne.n	80189ea <tcp_receive+0x27a>
              if (inseg.len > next->len) {
 8018a1c:	481a      	ldr	r0, [pc, #104]	; (8018a88 <tcp_receive+0x318>)
 8018a1e:	893b      	ldrh	r3, [r7, #8]
 8018a20:	8902      	ldrh	r2, [r0, #8]
 8018a22:	429a      	cmp	r2, r3
 8018a24:	f67f aed3 	bls.w	80187ce <tcp_receive+0x5e>
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8018a28:	f7fe fc7a 	bl	8017320 <tcp_seg_copy>
                if (cseg != NULL) {
 8018a2c:	2800      	cmp	r0, #0
 8018a2e:	f43f aece 	beq.w	80187ce <tcp_receive+0x5e>
                  if (prev != NULL) {
 8018a32:	f1b8 0f00 	cmp.w	r8, #0
 8018a36:	f000 8315 	beq.w	8019064 <tcp_receive+0x8f4>
                    prev->next = cseg;
 8018a3a:	f8c8 0000 	str.w	r0, [r8]
                    tcp_oos_insert_segment(cseg, next);
 8018a3e:	4639      	mov	r1, r7
 8018a40:	f7ff fdb0 	bl	80185a4 <tcp_oos_insert_segment>
 8018a44:	e6c3      	b.n	80187ce <tcp_receive+0x5e>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8018a46:	1a99      	subs	r1, r3, r2
 8018a48:	2900      	cmp	r1, #0
 8018a4a:	dadc      	bge.n	8018a06 <tcp_receive+0x296>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8018a4c:	480e      	ldr	r0, [pc, #56]	; (8018a88 <tcp_receive+0x318>)
 8018a4e:	f7fe fc67 	bl	8017320 <tcp_seg_copy>
                  if (cseg != NULL) {
 8018a52:	2800      	cmp	r0, #0
 8018a54:	f43f aebb 	beq.w	80187ce <tcp_receive+0x5e>
                    pcb->ooseq = cseg;
 8018a58:	6760      	str	r0, [r4, #116]	; 0x74
 8018a5a:	e7f0      	b.n	8018a3e <tcp_receive+0x2ce>
 8018a5c:	200223a4 	.word	0x200223a4
 8018a60:	200223c4 	.word	0x200223c4
 8018a64:	200223da 	.word	0x200223da
 8018a68:	200223cc 	.word	0x200223cc
 8018a6c:	200223a0 	.word	0x200223a0
 8018a70:	0803e1e0 	.word	0x0803e1e0
 8018a74:	0803e24c 	.word	0x0803e24c
 8018a78:	08026800 	.word	0x08026800
 8018a7c:	200223b8 	.word	0x200223b8
 8018a80:	2003622c 	.word	0x2003622c
 8018a84:	0803e230 	.word	0x0803e230
 8018a88:	200223a8 	.word	0x200223a8
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8018a8c:	1a9b      	subs	r3, r3, r2
              if (next->next == NULL &&
 8018a8e:	2b00      	cmp	r3, #0
 8018a90:	f77f ae9d 	ble.w	80187ce <tcp_receive+0x5e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8018a94:	8980      	ldrh	r0, [r0, #12]
 8018a96:	f7fb ff79 	bl	801498c <lwip_htons>
 8018a9a:	07c2      	lsls	r2, r0, #31
 8018a9c:	f53f ae97 	bmi.w	80187ce <tcp_receive+0x5e>
                next->next = tcp_seg_copy(&inseg);
 8018aa0:	48b0      	ldr	r0, [pc, #704]	; (8018d64 <tcp_receive+0x5f4>)
 8018aa2:	f7fe fc3d 	bl	8017320 <tcp_seg_copy>
 8018aa6:	6038      	str	r0, [r7, #0]
                if (next->next != NULL) {
 8018aa8:	2800      	cmp	r0, #0
 8018aaa:	f43f ae90 	beq.w	80187ce <tcp_receive+0x5e>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8018aae:	68fb      	ldr	r3, [r7, #12]
 8018ab0:	893a      	ldrh	r2, [r7, #8]
 8018ab2:	6859      	ldr	r1, [r3, #4]
 8018ab4:	682b      	ldr	r3, [r5, #0]
 8018ab6:	440a      	add	r2, r1
 8018ab8:	1ad2      	subs	r2, r2, r3
 8018aba:	2a00      	cmp	r2, #0
 8018abc:	dd05      	ble.n	8018aca <tcp_receive+0x35a>
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8018abe:	1a5b      	subs	r3, r3, r1
                    pbuf_realloc(next->p, next->len);
 8018ac0:	6878      	ldr	r0, [r7, #4]
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8018ac2:	b299      	uxth	r1, r3
 8018ac4:	8139      	strh	r1, [r7, #8]
                    pbuf_realloc(next->p, next->len);
 8018ac6:	f7fd fedb 	bl	8016880 <pbuf_realloc>
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8018aca:	682a      	ldr	r2, [r5, #0]
 8018acc:	8833      	ldrh	r3, [r6, #0]
 8018ace:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8018ad0:	4413      	add	r3, r2
 8018ad2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8018ad4:	1a5b      	subs	r3, r3, r1
 8018ad6:	1a9b      	subs	r3, r3, r2
 8018ad8:	2b00      	cmp	r3, #0
 8018ada:	f77f ae78 	ble.w	80187ce <tcp_receive+0x5e>
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8018ade:	683b      	ldr	r3, [r7, #0]
 8018ae0:	68db      	ldr	r3, [r3, #12]
 8018ae2:	8998      	ldrh	r0, [r3, #12]
 8018ae4:	f7fb ff52 	bl	801498c <lwip_htons>
 8018ae8:	07c3      	lsls	r3, r0, #31
 8018aea:	f100 82bf 	bmi.w	801906c <tcp_receive+0x8fc>
 8018aee:	683a      	ldr	r2, [r7, #0]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8018af0:	6828      	ldr	r0, [r5, #0]
 8018af2:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 8018af4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018af6:	1a09      	subs	r1, r1, r0
                    pbuf_realloc(next->next->p, next->next->len);
 8018af8:	6850      	ldr	r0, [r2, #4]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8018afa:	4419      	add	r1, r3
 8018afc:	b289      	uxth	r1, r1
 8018afe:	8111      	strh	r1, [r2, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8018b00:	f7fd febe 	bl	8016880 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8018b04:	683b      	ldr	r3, [r7, #0]
 8018b06:	68da      	ldr	r2, [r3, #12]
 8018b08:	891f      	ldrh	r7, [r3, #8]
 8018b0a:	8990      	ldrh	r0, [r2, #12]
 8018b0c:	f7fb ff3e 	bl	801498c <lwip_htons>
 8018b10:	f010 0303 	ands.w	r3, r0, #3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018b14:	6829      	ldr	r1, [r5, #0]
                    tcplen = TCP_TCPLEN(next->next);
 8018b16:	bf18      	it	ne
 8018b18:	2301      	movne	r3, #1
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018b1a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8018b1c:	6a60      	ldr	r0, [r4, #36]	; 0x24
                    tcplen = TCP_TCPLEN(next->next);
 8018b1e:	443b      	add	r3, r7
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018b20:	4402      	add	r2, r0
                    tcplen = TCP_TCPLEN(next->next);
 8018b22:	b29b      	uxth	r3, r3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018b24:	4419      	add	r1, r3
                    tcplen = TCP_TCPLEN(next->next);
 8018b26:	8033      	strh	r3, [r6, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018b28:	4291      	cmp	r1, r2
 8018b2a:	f43f ae50 	beq.w	80187ce <tcp_receive+0x5e>
 8018b2e:	4b8e      	ldr	r3, [pc, #568]	; (8018d68 <tcp_receive+0x5f8>)
 8018b30:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8018b34:	498d      	ldr	r1, [pc, #564]	; (8018d6c <tcp_receive+0x5fc>)
 8018b36:	488e      	ldr	r0, [pc, #568]	; (8018d70 <tcp_receive+0x600>)
 8018b38:	f007 feee 	bl	8020918 <iprintf>
 8018b3c:	e647      	b.n	80187ce <tcp_receive+0x5e>
      struct pbuf *p = inseg.p;
 8018b3e:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8018d64 <tcp_receive+0x5f4>
 8018b42:	f8d9 8004 	ldr.w	r8, [r9, #4]
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8018b46:	f1b8 0f00 	cmp.w	r8, #0
 8018b4a:	f000 817b 	beq.w	8018e44 <tcp_receive+0x6d4>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8018b4e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8018b52:	429f      	cmp	r7, r3
 8018b54:	f200 80c5 	bhi.w	8018ce2 <tcp_receive+0x572>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8018b58:	f8d9 3004 	ldr.w	r3, [r9, #4]
      off = (u16_t)off32;
 8018b5c:	b2bf      	uxth	r7, r7
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8018b5e:	891a      	ldrh	r2, [r3, #8]
 8018b60:	42ba      	cmp	r2, r7
 8018b62:	f0c0 80b3 	bcc.w	8018ccc <tcp_receive+0x55c>
      inseg.len -= off;
 8018b66:	f8b9 1008 	ldrh.w	r1, [r9, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8018b6a:	1bd2      	subs	r2, r2, r7
      while (p->len < off) {
 8018b6c:	f8b8 300a 	ldrh.w	r3, [r8, #10]
      inseg.len -= off;
 8018b70:	1bc9      	subs	r1, r1, r7
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8018b72:	b292      	uxth	r2, r2
      while (p->len < off) {
 8018b74:	429f      	cmp	r7, r3
      inseg.len -= off;
 8018b76:	f8a9 1008 	strh.w	r1, [r9, #8]
      while (p->len < off) {
 8018b7a:	d90c      	bls.n	8018b96 <tcp_receive+0x426>
        p->len = 0;
 8018b7c:	2100      	movs	r1, #0
        off -= p->len;
 8018b7e:	1afb      	subs	r3, r7, r3
        p->len = 0;
 8018b80:	f8a8 100a 	strh.w	r1, [r8, #10]
        p->tot_len = new_tot_len;
 8018b84:	f8a8 2008 	strh.w	r2, [r8, #8]
        p = p->next;
 8018b88:	f8d8 8000 	ldr.w	r8, [r8]
        off -= p->len;
 8018b8c:	b29f      	uxth	r7, r3
      while (p->len < off) {
 8018b8e:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 8018b92:	42bb      	cmp	r3, r7
 8018b94:	d3f3      	bcc.n	8018b7e <tcp_receive+0x40e>
      pbuf_remove_header(p, off);
 8018b96:	4639      	mov	r1, r7
 8018b98:	4640      	mov	r0, r8
 8018b9a:	f7fd fd29 	bl	80165f0 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8018b9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018ba0:	f8d9 100c 	ldr.w	r1, [r9, #12]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8018ba4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8018ba6:	602b      	str	r3, [r5, #0]
 8018ba8:	604b      	str	r3, [r1, #4]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8018baa:	2a00      	cmp	r2, #0
 8018bac:	f43f ae0f 	beq.w	80187ce <tcp_receive+0x5e>
        tcplen = TCP_TCPLEN(&inseg);
 8018bb0:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8018bb4:	f8b9 7008 	ldrh.w	r7, [r9, #8]
 8018bb8:	8998      	ldrh	r0, [r3, #12]
 8018bba:	f7fb fee7 	bl	801498c <lwip_htons>
 8018bbe:	f010 0303 	ands.w	r3, r0, #3
        if (tcplen > pcb->rcv_wnd) {
 8018bc2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
        tcplen = TCP_TCPLEN(&inseg);
 8018bc4:	bf18      	it	ne
 8018bc6:	2301      	movne	r3, #1
 8018bc8:	443b      	add	r3, r7
 8018bca:	b29b      	uxth	r3, r3
        if (tcplen > pcb->rcv_wnd) {
 8018bcc:	429a      	cmp	r2, r3
        tcplen = TCP_TCPLEN(&inseg);
 8018bce:	8033      	strh	r3, [r6, #0]
        if (tcplen > pcb->rcv_wnd) {
 8018bd0:	f0c0 81a9 	bcc.w	8018f26 <tcp_receive+0x7b6>
        if (pcb->ooseq != NULL) {
 8018bd4:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8018bd6:	2b00      	cmp	r3, #0
 8018bd8:	f000 8092 	beq.w	8018d00 <tcp_receive+0x590>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018bdc:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8018be0:	8998      	ldrh	r0, [r3, #12]
 8018be2:	f7fb fed3 	bl	801498c <lwip_htons>
 8018be6:	07c0      	lsls	r0, r0, #31
 8018be8:	f100 8087 	bmi.w	8018cfa <tcp_receive+0x58a>
 8018bec:	8833      	ldrh	r3, [r6, #0]
 8018bee:	f8d5 c000 	ldr.w	ip, [r5]
            struct tcp_seg *next = pcb->ooseq;
 8018bf2:	f8d4 8074 	ldr.w	r8, [r4, #116]	; 0x74
 8018bf6:	eb03 020c 	add.w	r2, r3, ip
            while (next &&
 8018bfa:	f1b8 0f00 	cmp.w	r8, #0
 8018bfe:	f000 8233 	beq.w	8019068 <tcp_receive+0x8f8>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8018c02:	f8d8 000c 	ldr.w	r0, [r8, #12]
 8018c06:	f8b8 1008 	ldrh.w	r1, [r8, #8]
 8018c0a:	f8d0 a004 	ldr.w	sl, [r0, #4]
 8018c0e:	eba2 0e0a 	sub.w	lr, r2, sl
 8018c12:	ebae 0101 	sub.w	r1, lr, r1
            while (next &&
 8018c16:	2900      	cmp	r1, #0
 8018c18:	da19      	bge.n	8018c4e <tcp_receive+0x4de>
 8018c1a:	e1d8      	b.n	8018fce <tcp_receive+0x85e>
              next = next->next;
 8018c1c:	f8d8 7000 	ldr.w	r7, [r8]
              tcp_seg_free(tmp);
 8018c20:	4640      	mov	r0, r8
 8018c22:	f7fe fb55 	bl	80172d0 <tcp_seg_free>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8018c26:	8833      	ldrh	r3, [r6, #0]
 8018c28:	46b8      	mov	r8, r7
            while (next &&
 8018c2a:	2f00      	cmp	r7, #0
 8018c2c:	f000 8207 	beq.w	801903e <tcp_receive+0x8ce>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8018c30:	f8d5 c000 	ldr.w	ip, [r5]
 8018c34:	68f8      	ldr	r0, [r7, #12]
 8018c36:	eb03 020c 	add.w	r2, r3, ip
 8018c3a:	8939      	ldrh	r1, [r7, #8]
 8018c3c:	f8d0 a004 	ldr.w	sl, [r0, #4]
 8018c40:	eba2 0e0a 	sub.w	lr, r2, sl
 8018c44:	ebae 0101 	sub.w	r1, lr, r1
            while (next &&
 8018c48:	2900      	cmp	r1, #0
 8018c4a:	f2c0 81c1 	blt.w	8018fd0 <tcp_receive+0x860>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8018c4e:	8980      	ldrh	r0, [r0, #12]
 8018c50:	f7fb fe9c 	bl	801498c <lwip_htons>
 8018c54:	07c1      	lsls	r1, r0, #31
 8018c56:	d5e1      	bpl.n	8018c1c <tcp_receive+0x4ac>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8018c58:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8018c5c:	8998      	ldrh	r0, [r3, #12]
 8018c5e:	f7fb fe95 	bl	801498c <lwip_htons>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8018c62:	0782      	lsls	r2, r0, #30
 8018c64:	d4da      	bmi.n	8018c1c <tcp_receive+0x4ac>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8018c66:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8018c6a:	2001      	movs	r0, #1
 8018c6c:	899f      	ldrh	r7, [r3, #12]
 8018c6e:	f7fb fe8d 	bl	801498c <lwip_htons>
 8018c72:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8018c76:	4338      	orrs	r0, r7
                tcplen = TCP_TCPLEN(&inseg);
 8018c78:	f8b9 7008 	ldrh.w	r7, [r9, #8]
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8018c7c:	b280      	uxth	r0, r0
 8018c7e:	8198      	strh	r0, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8018c80:	f7fb fe84 	bl	801498c <lwip_htons>
 8018c84:	f010 0003 	ands.w	r0, r0, #3
 8018c88:	bf18      	it	ne
 8018c8a:	2001      	movne	r0, #1
 8018c8c:	4407      	add	r7, r0
 8018c8e:	8037      	strh	r7, [r6, #0]
 8018c90:	e7c4      	b.n	8018c1c <tcp_receive+0x4ac>
        if (pcb->cwnd < pcb->ssthresh) {
 8018c92:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8018c96:	b289      	uxth	r1, r1
        if (pcb->cwnd < pcb->ssthresh) {
 8018c98:	f8b4 304a 	ldrh.w	r3, [r4, #74]	; 0x4a
 8018c9c:	4293      	cmp	r3, r2
 8018c9e:	f240 80e0 	bls.w	8018e62 <tcp_receive+0x6f2>
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8018ca2:	8b60      	ldrh	r0, [r4, #26]
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8018ca4:	8e63      	ldrh	r3, [r4, #50]	; 0x32
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8018ca6:	f410 6f00 	tst.w	r0, #2048	; 0x800
 8018caa:	bf0c      	ite	eq
 8018cac:	2002      	moveq	r0, #2
 8018cae:	2001      	movne	r0, #1
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8018cb0:	fb13 f300 	smulbb	r3, r3, r0
 8018cb4:	b29b      	uxth	r3, r3
          TCP_WND_INC(pcb->cwnd, increase);
 8018cb6:	428b      	cmp	r3, r1
 8018cb8:	bf94      	ite	ls
 8018cba:	18d1      	addls	r1, r2, r3
 8018cbc:	1851      	addhi	r1, r2, r1
 8018cbe:	b289      	uxth	r1, r1
 8018cc0:	428a      	cmp	r2, r1
 8018cc2:	f200 80f6 	bhi.w	8018eb2 <tcp_receive+0x742>
 8018cc6:	f8a4 1048 	strh.w	r1, [r4, #72]	; 0x48
 8018cca:	e61b      	b.n	8018904 <tcp_receive+0x194>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8018ccc:	4b26      	ldr	r3, [pc, #152]	; (8018d68 <tcp_receive+0x5f8>)
 8018cce:	f240 5297 	movw	r2, #1431	; 0x597
 8018cd2:	4928      	ldr	r1, [pc, #160]	; (8018d74 <tcp_receive+0x604>)
 8018cd4:	4826      	ldr	r0, [pc, #152]	; (8018d70 <tcp_receive+0x600>)
 8018cd6:	f007 fe1f 	bl	8020918 <iprintf>
 8018cda:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8018cde:	891a      	ldrh	r2, [r3, #8]
 8018ce0:	e741      	b.n	8018b66 <tcp_receive+0x3f6>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8018ce2:	4b21      	ldr	r3, [pc, #132]	; (8018d68 <tcp_receive+0x5f8>)
 8018ce4:	f240 5295 	movw	r2, #1429	; 0x595
 8018ce8:	4923      	ldr	r1, [pc, #140]	; (8018d78 <tcp_receive+0x608>)
 8018cea:	4821      	ldr	r0, [pc, #132]	; (8018d70 <tcp_receive+0x600>)
 8018cec:	f007 fe14 	bl	8020918 <iprintf>
 8018cf0:	e732      	b.n	8018b58 <tcp_receive+0x3e8>
              pcb->ooseq = pcb->ooseq->next;
 8018cf2:	6803      	ldr	r3, [r0, #0]
 8018cf4:	6763      	str	r3, [r4, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8018cf6:	f7fe faeb 	bl	80172d0 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8018cfa:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8018cfc:	2800      	cmp	r0, #0
 8018cfe:	d1f8      	bne.n	8018cf2 <tcp_receive+0x582>
 8018d00:	8833      	ldrh	r3, [r6, #0]
 8018d02:	682a      	ldr	r2, [r5, #0]
 8018d04:	441a      	add	r2, r3
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8018d06:	8d21      	ldrh	r1, [r4, #40]	; 0x28
        pcb->rcv_nxt = seqno + tcplen;
 8018d08:	6262      	str	r2, [r4, #36]	; 0x24
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8018d0a:	4299      	cmp	r1, r3
 8018d0c:	f0c0 8146 	bcc.w	8018f9c <tcp_receive+0x82c>
        pcb->rcv_wnd -= tcplen;
 8018d10:	1acb      	subs	r3, r1, r3
        tcp_update_rcv_ann_wnd(pcb);
 8018d12:	4620      	mov	r0, r4
        pcb->rcv_wnd -= tcplen;
 8018d14:	8523      	strh	r3, [r4, #40]	; 0x28
        tcp_update_rcv_ann_wnd(pcb);
 8018d16:	f7fe fa63 	bl	80171e0 <tcp_update_rcv_ann_wnd>
        if (inseg.p->tot_len > 0) {
 8018d1a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8018d1e:	891a      	ldrh	r2, [r3, #8]
 8018d20:	b122      	cbz	r2, 8018d2c <tcp_receive+0x5bc>
          recv_data = inseg.p;
 8018d22:	4916      	ldr	r1, [pc, #88]	; (8018d7c <tcp_receive+0x60c>)
          inseg.p = NULL;
 8018d24:	2200      	movs	r2, #0
          recv_data = inseg.p;
 8018d26:	600b      	str	r3, [r1, #0]
          inseg.p = NULL;
 8018d28:	f8c9 2004 	str.w	r2, [r9, #4]
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018d2c:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8018d30:	8998      	ldrh	r0, [r3, #12]
 8018d32:	f7fb fe2b 	bl	801498c <lwip_htons>
 8018d36:	07c6      	lsls	r6, r0, #31
 8018d38:	d504      	bpl.n	8018d44 <tcp_receive+0x5d4>
          recv_flags |= TF_GOT_FIN;
 8018d3a:	4a11      	ldr	r2, [pc, #68]	; (8018d80 <tcp_receive+0x610>)
 8018d3c:	7813      	ldrb	r3, [r2, #0]
 8018d3e:	f043 0320 	orr.w	r3, r3, #32
 8018d42:	7013      	strb	r3, [r2, #0]
        while (pcb->ooseq != NULL &&
 8018d44:	6f66      	ldr	r6, [r4, #116]	; 0x74
 8018d46:	2e00      	cmp	r6, #0
 8018d48:	f000 80b8 	beq.w	8018ebc <tcp_receive+0x74c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8018d4c:	68f3      	ldr	r3, [r6, #12]
 8018d4e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8018d50:	6859      	ldr	r1, [r3, #4]
        while (pcb->ooseq != NULL &&
 8018d52:	428a      	cmp	r2, r1
 8018d54:	f040 80b2 	bne.w	8018ebc <tcp_receive+0x74c>
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8018d58:	f8df 900c 	ldr.w	r9, [pc, #12]	; 8018d68 <tcp_receive+0x5f8>
 8018d5c:	f8df 8024 	ldr.w	r8, [pc, #36]	; 8018d84 <tcp_receive+0x614>
 8018d60:	4f03      	ldr	r7, [pc, #12]	; (8018d70 <tcp_receive+0x600>)
 8018d62:	e04a      	b.n	8018dfa <tcp_receive+0x68a>
 8018d64:	200223a8 	.word	0x200223a8
 8018d68:	0803e1e0 	.word	0x0803e1e0
 8018d6c:	0803e298 	.word	0x0803e298
 8018d70:	08026800 	.word	0x08026800
 8018d74:	0803e288 	.word	0x0803e288
 8018d78:	0803e278 	.word	0x0803e278
 8018d7c:	200223bc 	.word	0x200223bc
 8018d80:	200223c0 	.word	0x200223c0
 8018d84:	0803e32c 	.word	0x0803e32c
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8018d88:	68f3      	ldr	r3, [r6, #12]
 8018d8a:	f8b6 a008 	ldrh.w	sl, [r6, #8]
 8018d8e:	8998      	ldrh	r0, [r3, #12]
 8018d90:	f7fb fdfc 	bl	801498c <lwip_htons>
 8018d94:	f010 0303 	ands.w	r3, r0, #3
 8018d98:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 8018d9a:	4620      	mov	r0, r4
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8018d9c:	bf18      	it	ne
 8018d9e:	2301      	movne	r3, #1
 8018da0:	4453      	add	r3, sl
 8018da2:	1ad3      	subs	r3, r2, r3
 8018da4:	8523      	strh	r3, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 8018da6:	f7fe fa1b 	bl	80171e0 <tcp_update_rcv_ann_wnd>
          if (cseg->p->tot_len > 0) {
 8018daa:	6871      	ldr	r1, [r6, #4]
 8018dac:	890b      	ldrh	r3, [r1, #8]
 8018dae:	b13b      	cbz	r3, 8018dc0 <tcp_receive+0x650>
            if (recv_data) {
 8018db0:	4bba      	ldr	r3, [pc, #744]	; (801909c <tcp_receive+0x92c>)
 8018db2:	6818      	ldr	r0, [r3, #0]
 8018db4:	2800      	cmp	r0, #0
 8018db6:	d06a      	beq.n	8018e8e <tcp_receive+0x71e>
              pbuf_cat(recv_data, cseg->p);
 8018db8:	f7fd fdde 	bl	8016978 <pbuf_cat>
            cseg->p = NULL;
 8018dbc:	2300      	movs	r3, #0
 8018dbe:	6073      	str	r3, [r6, #4]
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8018dc0:	68f3      	ldr	r3, [r6, #12]
 8018dc2:	8998      	ldrh	r0, [r3, #12]
 8018dc4:	f7fb fde2 	bl	801498c <lwip_htons>
 8018dc8:	07c0      	lsls	r0, r0, #31
 8018dca:	d509      	bpl.n	8018de0 <tcp_receive+0x670>
            recv_flags |= TF_GOT_FIN;
 8018dcc:	4ab4      	ldr	r2, [pc, #720]	; (80190a0 <tcp_receive+0x930>)
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8018dce:	7d21      	ldrb	r1, [r4, #20]
            recv_flags |= TF_GOT_FIN;
 8018dd0:	7813      	ldrb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8018dd2:	2904      	cmp	r1, #4
            recv_flags |= TF_GOT_FIN;
 8018dd4:	f043 0320 	orr.w	r3, r3, #32
 8018dd8:	7013      	strb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8018dda:	d101      	bne.n	8018de0 <tcp_receive+0x670>
              pcb->state = CLOSE_WAIT;
 8018ddc:	2307      	movs	r3, #7
 8018dde:	7523      	strb	r3, [r4, #20]
          pcb->ooseq = cseg->next;
 8018de0:	6833      	ldr	r3, [r6, #0]
          tcp_seg_free(cseg);
 8018de2:	4630      	mov	r0, r6
          pcb->ooseq = cseg->next;
 8018de4:	6763      	str	r3, [r4, #116]	; 0x74
          tcp_seg_free(cseg);
 8018de6:	f7fe fa73 	bl	80172d0 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8018dea:	6f66      	ldr	r6, [r4, #116]	; 0x74
 8018dec:	2e00      	cmp	r6, #0
 8018dee:	d065      	beq.n	8018ebc <tcp_receive+0x74c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8018df0:	68f3      	ldr	r3, [r6, #12]
        while (pcb->ooseq != NULL &&
 8018df2:	6a61      	ldr	r1, [r4, #36]	; 0x24
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8018df4:	685a      	ldr	r2, [r3, #4]
        while (pcb->ooseq != NULL &&
 8018df6:	428a      	cmp	r2, r1
 8018df8:	d160      	bne.n	8018ebc <tcp_receive+0x74c>
          seqno = pcb->ooseq->tcphdr->seqno;
 8018dfa:	602a      	str	r2, [r5, #0]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8018dfc:	8998      	ldrh	r0, [r3, #12]
 8018dfe:	f8b6 a008 	ldrh.w	sl, [r6, #8]
 8018e02:	f7fb fdc3 	bl	801498c <lwip_htons>
 8018e06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018e08:	f010 0003 	ands.w	r0, r0, #3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8018e0c:	68f2      	ldr	r2, [r6, #12]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8018e0e:	bf18      	it	ne
 8018e10:	2001      	movne	r0, #1
 8018e12:	449a      	add	sl, r3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8018e14:	f8b4 b028 	ldrh.w	fp, [r4, #40]	; 0x28
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8018e18:	4450      	add	r0, sl
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8018e1a:	f8b6 a008 	ldrh.w	sl, [r6, #8]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8018e1e:	6260      	str	r0, [r4, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8018e20:	8990      	ldrh	r0, [r2, #12]
 8018e22:	f7fb fdb3 	bl	801498c <lwip_htons>
 8018e26:	f010 0003 	ands.w	r0, r0, #3
 8018e2a:	bf18      	it	ne
 8018e2c:	2001      	movne	r0, #1
 8018e2e:	4450      	add	r0, sl
 8018e30:	4583      	cmp	fp, r0
 8018e32:	d2a9      	bcs.n	8018d88 <tcp_receive+0x618>
 8018e34:	464b      	mov	r3, r9
 8018e36:	f240 622c 	movw	r2, #1580	; 0x62c
 8018e3a:	4641      	mov	r1, r8
 8018e3c:	4638      	mov	r0, r7
 8018e3e:	f007 fd6b 	bl	8020918 <iprintf>
 8018e42:	e7a1      	b.n	8018d88 <tcp_receive+0x618>
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8018e44:	4b97      	ldr	r3, [pc, #604]	; (80190a4 <tcp_receive+0x934>)
 8018e46:	f240 5294 	movw	r2, #1428	; 0x594
 8018e4a:	4997      	ldr	r1, [pc, #604]	; (80190a8 <tcp_receive+0x938>)
 8018e4c:	4897      	ldr	r0, [pc, #604]	; (80190ac <tcp_receive+0x93c>)
 8018e4e:	f007 fd63 	bl	8020918 <iprintf>
 8018e52:	e67c      	b.n	8018b4e <tcp_receive+0x3de>
        pcb->unsent_oversize = 0;
 8018e54:	f8a4 0068 	strh.w	r0, [r4, #104]	; 0x68
 8018e58:	e56d      	b.n	8018936 <tcp_receive+0x1c6>
        pcb->rtime = -1;
 8018e5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018e5e:	8623      	strh	r3, [r4, #48]	; 0x30
 8018e60:	e564      	b.n	801892c <tcp_receive+0x1bc>
          TCP_WND_INC(pcb->bytes_acked, acked);
 8018e62:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8018e66:	4419      	add	r1, r3
 8018e68:	b289      	uxth	r1, r1
 8018e6a:	428b      	cmp	r3, r1
 8018e6c:	d82f      	bhi.n	8018ece <tcp_receive+0x75e>
          if (pcb->bytes_acked >= pcb->cwnd) {
 8018e6e:	428a      	cmp	r2, r1
          TCP_WND_INC(pcb->bytes_acked, acked);
 8018e70:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8018e74:	f63f ad46 	bhi.w	8018904 <tcp_receive+0x194>
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8018e78:	8e63      	ldrh	r3, [r4, #50]	; 0x32
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8018e7a:	1a89      	subs	r1, r1, r2
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8018e7c:	4413      	add	r3, r2
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8018e7e:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8018e82:	b29b      	uxth	r3, r3
 8018e84:	429a      	cmp	r2, r3
 8018e86:	d814      	bhi.n	8018eb2 <tcp_receive+0x742>
 8018e88:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
 8018e8c:	e53a      	b.n	8018904 <tcp_receive+0x194>
              recv_data = cseg->p;
 8018e8e:	6019      	str	r1, [r3, #0]
 8018e90:	e794      	b.n	8018dbc <tcp_receive+0x64c>
          if ((pcb->unsent == NULL) ||
 8018e92:	b148      	cbz	r0, 8018ea8 <tcp_receive+0x738>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8018e94:	68c3      	ldr	r3, [r0, #12]
 8018e96:	6ce6      	ldr	r6, [r4, #76]	; 0x4c
 8018e98:	6858      	ldr	r0, [r3, #4]
 8018e9a:	f7fb fd7b 	bl	8014994 <lwip_htonl>
 8018e9e:	1a30      	subs	r0, r6, r0
          if ((pcb->unsent == NULL) ||
 8018ea0:	2800      	cmp	r0, #0
 8018ea2:	f73f ad82 	bgt.w	80189aa <tcp_receive+0x23a>
 8018ea6:	8b61      	ldrh	r1, [r4, #26]
            tcp_clear_flags(pcb, TF_RTO);
 8018ea8:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8018eac:	4e80      	ldr	r6, [pc, #512]	; (80190b0 <tcp_receive+0x940>)
 8018eae:	8361      	strh	r1, [r4, #26]
 8018eb0:	e4fd      	b.n	80188ae <tcp_receive+0x13e>
          TCP_WND_INC(pcb->cwnd, increase);
 8018eb2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018eb6:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
 8018eba:	e523      	b.n	8018904 <tcp_receive+0x194>
        tcp_ack(pcb);
 8018ebc:	8b63      	ldrh	r3, [r4, #26]
 8018ebe:	07d9      	lsls	r1, r3, #31
 8018ec0:	d50d      	bpl.n	8018ede <tcp_receive+0x76e>
 8018ec2:	f023 0301 	bic.w	r3, r3, #1
 8018ec6:	f043 0302 	orr.w	r3, r3, #2
 8018eca:	8363      	strh	r3, [r4, #26]
 8018ecc:	e4c9      	b.n	8018862 <tcp_receive+0xf2>
          if (pcb->bytes_acked >= pcb->cwnd) {
 8018ece:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8018ed2:	e7d1      	b.n	8018e78 <tcp_receive+0x708>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8018ed4:	4877      	ldr	r0, [pc, #476]	; (80190b4 <tcp_receive+0x944>)
 8018ed6:	f7fe fa23 	bl	8017320 <tcp_seg_copy>
 8018eda:	6760      	str	r0, [r4, #116]	; 0x74
 8018edc:	e477      	b.n	80187ce <tcp_receive+0x5e>
        tcp_ack(pcb);
 8018ede:	f043 0301 	orr.w	r3, r3, #1
 8018ee2:	8363      	strh	r3, [r4, #26]
 8018ee4:	e4bd      	b.n	8018862 <tcp_receive+0xf2>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8018ee6:	4873      	ldr	r0, [pc, #460]	; (80190b4 <tcp_receive+0x944>)
 8018ee8:	f7fe fa1a 	bl	8017320 <tcp_seg_copy>
                  if (cseg != NULL) {
 8018eec:	4606      	mov	r6, r0
 8018eee:	2800      	cmp	r0, #0
 8018ef0:	f43f ac6d 	beq.w	80187ce <tcp_receive+0x5e>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8018ef4:	f8d8 200c 	ldr.w	r2, [r8, #12]
 8018ef8:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 8018efc:	6851      	ldr	r1, [r2, #4]
 8018efe:	682a      	ldr	r2, [r5, #0]
 8018f00:	440b      	add	r3, r1
 8018f02:	1a9b      	subs	r3, r3, r2
 8018f04:	2b00      	cmp	r3, #0
 8018f06:	dd07      	ble.n	8018f18 <tcp_receive+0x7a8>
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8018f08:	1a52      	subs	r2, r2, r1
                      pbuf_realloc(prev->p, prev->len);
 8018f0a:	f8d8 0004 	ldr.w	r0, [r8, #4]
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8018f0e:	b291      	uxth	r1, r2
 8018f10:	f8a8 1008 	strh.w	r1, [r8, #8]
                      pbuf_realloc(prev->p, prev->len);
 8018f14:	f7fd fcb4 	bl	8016880 <pbuf_realloc>
                    prev->next = cseg;
 8018f18:	f8c8 6000 	str.w	r6, [r8]
                    tcp_oos_insert_segment(cseg, next);
 8018f1c:	4639      	mov	r1, r7
 8018f1e:	4630      	mov	r0, r6
 8018f20:	f7ff fb40 	bl	80185a4 <tcp_oos_insert_segment>
 8018f24:	e453      	b.n	80187ce <tcp_receive+0x5e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018f26:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8018f2a:	8998      	ldrh	r0, [r3, #12]
 8018f2c:	f7fb fd2e 	bl	801498c <lwip_htons>
 8018f30:	07c2      	lsls	r2, r0, #31
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8018f32:	f8d9 300c 	ldr.w	r3, [r9, #12]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018f36:	f100 8085 	bmi.w	8019044 <tcp_receive+0x8d4>
 8018f3a:	8998      	ldrh	r0, [r3, #12]
          inseg.len = (u16_t)pcb->rcv_wnd;
 8018f3c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8018f3e:	f8a9 3008 	strh.w	r3, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8018f42:	f7fb fd23 	bl	801498c <lwip_htons>
 8018f46:	0787      	lsls	r7, r0, #30
            inseg.len -= 1;
 8018f48:	f8b9 1008 	ldrh.w	r1, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8018f4c:	d503      	bpl.n	8018f56 <tcp_receive+0x7e6>
            inseg.len -= 1;
 8018f4e:	3901      	subs	r1, #1
 8018f50:	b289      	uxth	r1, r1
 8018f52:	f8a9 1008 	strh.w	r1, [r9, #8]
          pbuf_realloc(inseg.p, inseg.len);
 8018f56:	f8d9 0004 	ldr.w	r0, [r9, #4]
 8018f5a:	f7fd fc91 	bl	8016880 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8018f5e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8018f62:	f8b9 7008 	ldrh.w	r7, [r9, #8]
 8018f66:	8998      	ldrh	r0, [r3, #12]
 8018f68:	f7fb fd10 	bl	801498c <lwip_htons>
 8018f6c:	f010 0303 	ands.w	r3, r0, #3
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018f70:	682a      	ldr	r2, [r5, #0]
          tcplen = TCP_TCPLEN(&inseg);
 8018f72:	bf18      	it	ne
 8018f74:	2301      	movne	r3, #1
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018f76:	f8b4 c028 	ldrh.w	ip, [r4, #40]	; 0x28
 8018f7a:	6a61      	ldr	r1, [r4, #36]	; 0x24
          tcplen = TCP_TCPLEN(&inseg);
 8018f7c:	443b      	add	r3, r7
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018f7e:	4461      	add	r1, ip
          tcplen = TCP_TCPLEN(&inseg);
 8018f80:	b29b      	uxth	r3, r3
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018f82:	441a      	add	r2, r3
          tcplen = TCP_TCPLEN(&inseg);
 8018f84:	8033      	strh	r3, [r6, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018f86:	428a      	cmp	r2, r1
 8018f88:	f43f ae24 	beq.w	8018bd4 <tcp_receive+0x464>
 8018f8c:	4b45      	ldr	r3, [pc, #276]	; (80190a4 <tcp_receive+0x934>)
 8018f8e:	f240 52cc 	movw	r2, #1484	; 0x5cc
 8018f92:	4949      	ldr	r1, [pc, #292]	; (80190b8 <tcp_receive+0x948>)
 8018f94:	4845      	ldr	r0, [pc, #276]	; (80190ac <tcp_receive+0x93c>)
 8018f96:	f007 fcbf 	bl	8020918 <iprintf>
 8018f9a:	e61b      	b.n	8018bd4 <tcp_receive+0x464>
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8018f9c:	4b41      	ldr	r3, [pc, #260]	; (80190a4 <tcp_receive+0x934>)
 8018f9e:	f240 6207 	movw	r2, #1543	; 0x607
 8018fa2:	4946      	ldr	r1, [pc, #280]	; (80190bc <tcp_receive+0x94c>)
 8018fa4:	4841      	ldr	r0, [pc, #260]	; (80190ac <tcp_receive+0x93c>)
 8018fa6:	f007 fcb7 	bl	8020918 <iprintf>
 8018faa:	8833      	ldrh	r3, [r6, #0]
 8018fac:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 8018fae:	e6af      	b.n	8018d10 <tcp_receive+0x5a0>
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8018fb0:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 8018fb4:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8018fb6:	4413      	add	r3, r2
 8018fb8:	b29b      	uxth	r3, r3
 8018fba:	429a      	cmp	r2, r3
 8018fbc:	d901      	bls.n	8018fc2 <tcp_receive+0x852>
 8018fbe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018fc2:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
                tcp_rexmit_fast(pcb);
 8018fc6:	4620      	mov	r0, r4
 8018fc8:	f001 fe6e 	bl	801aca8 <tcp_rexmit_fast>
 8018fcc:	e46f      	b.n	80188ae <tcp_receive+0x13e>
            while (next &&
 8018fce:	4647      	mov	r7, r8
            if (next &&
 8018fd0:	f1be 0f00 	cmp.w	lr, #0
 8018fd4:	dc01      	bgt.n	8018fda <tcp_receive+0x86a>
            pcb->ooseq = next;
 8018fd6:	6767      	str	r7, [r4, #116]	; 0x74
 8018fd8:	e695      	b.n	8018d06 <tcp_receive+0x596>
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8018fda:	f8d9 300c 	ldr.w	r3, [r9, #12]
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8018fde:	ebaa 0c0c 	sub.w	ip, sl, ip
 8018fe2:	f8a9 c008 	strh.w	ip, [r9, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8018fe6:	8998      	ldrh	r0, [r3, #12]
 8018fe8:	f7fb fcd0 	bl	801498c <lwip_htons>
 8018fec:	0783      	lsls	r3, r0, #30
 8018fee:	d504      	bpl.n	8018ffa <tcp_receive+0x88a>
                inseg.len -= 1;
 8018ff0:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 8018ff4:	3b01      	subs	r3, #1
 8018ff6:	f8a9 3008 	strh.w	r3, [r9, #8]
              pbuf_realloc(inseg.p, inseg.len);
 8018ffa:	f8b9 1008 	ldrh.w	r1, [r9, #8]
 8018ffe:	f8d9 0004 	ldr.w	r0, [r9, #4]
 8019002:	f7fd fc3d 	bl	8016880 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8019006:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801900a:	f8b9 8008 	ldrh.w	r8, [r9, #8]
 801900e:	8998      	ldrh	r0, [r3, #12]
 8019010:	f7fb fcbc 	bl	801498c <lwip_htons>
 8019014:	f010 0303 	ands.w	r3, r0, #3
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8019018:	682a      	ldr	r2, [r5, #0]
              tcplen = TCP_TCPLEN(&inseg);
 801901a:	bf18      	it	ne
 801901c:	2301      	movne	r3, #1
 801901e:	4443      	add	r3, r8
 8019020:	b29b      	uxth	r3, r3
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8019022:	1899      	adds	r1, r3, r2
 8019024:	68fa      	ldr	r2, [r7, #12]
              tcplen = TCP_TCPLEN(&inseg);
 8019026:	8033      	strh	r3, [r6, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8019028:	6852      	ldr	r2, [r2, #4]
 801902a:	4291      	cmp	r1, r2
 801902c:	d0d3      	beq.n	8018fd6 <tcp_receive+0x866>
 801902e:	4b1d      	ldr	r3, [pc, #116]	; (80190a4 <tcp_receive+0x934>)
 8019030:	f240 52fd 	movw	r2, #1533	; 0x5fd
 8019034:	4922      	ldr	r1, [pc, #136]	; (80190c0 <tcp_receive+0x950>)
 8019036:	481d      	ldr	r0, [pc, #116]	; (80190ac <tcp_receive+0x93c>)
 8019038:	f007 fc6e 	bl	8020918 <iprintf>
 801903c:	8833      	ldrh	r3, [r6, #0]
 801903e:	682a      	ldr	r2, [r5, #0]
 8019040:	441a      	add	r2, r3
 8019042:	e7c8      	b.n	8018fd6 <tcp_receive+0x866>
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8019044:	899f      	ldrh	r7, [r3, #12]
 8019046:	4638      	mov	r0, r7
 8019048:	f427 577c 	bic.w	r7, r7, #16128	; 0x3f00
 801904c:	f7fb fc9e 	bl	801498c <lwip_htons>
 8019050:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 8019054:	f7fb fc9a 	bl	801498c <lwip_htons>
 8019058:	4338      	orrs	r0, r7
 801905a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801905e:	b280      	uxth	r0, r0
 8019060:	8198      	strh	r0, [r3, #12]
 8019062:	e76b      	b.n	8018f3c <tcp_receive+0x7cc>
                    pcb->ooseq = cseg;
 8019064:	6760      	str	r0, [r4, #116]	; 0x74
 8019066:	e4ea      	b.n	8018a3e <tcp_receive+0x2ce>
            while (next &&
 8019068:	4647      	mov	r7, r8
 801906a:	e7b4      	b.n	8018fd6 <tcp_receive+0x866>
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801906c:	683b      	ldr	r3, [r7, #0]
 801906e:	68db      	ldr	r3, [r3, #12]
 8019070:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 8019074:	4640      	mov	r0, r8
 8019076:	f428 587c 	bic.w	r8, r8, #16128	; 0x3f00
 801907a:	f7fb fc87 	bl	801498c <lwip_htons>
 801907e:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 8019082:	f7fb fc83 	bl	801498c <lwip_htons>
 8019086:	683a      	ldr	r2, [r7, #0]
 8019088:	ea48 0800 	orr.w	r8, r8, r0
 801908c:	68d3      	ldr	r3, [r2, #12]
 801908e:	f8a3 800c 	strh.w	r8, [r3, #12]
 8019092:	e52d      	b.n	8018af0 <tcp_receive+0x380>
 8019094:	f8df 901c 	ldr.w	r9, [pc, #28]	; 80190b4 <tcp_receive+0x944>
 8019098:	e58a      	b.n	8018bb0 <tcp_receive+0x440>
 801909a:	bf00      	nop
 801909c:	200223bc 	.word	0x200223bc
 80190a0:	200223c0 	.word	0x200223c0
 80190a4:	0803e1e0 	.word	0x0803e1e0
 80190a8:	0803e268 	.word	0x0803e268
 80190ac:	08026800 	.word	0x08026800
 80190b0:	200223da 	.word	0x200223da
 80190b4:	200223a8 	.word	0x200223a8
 80190b8:	0803e298 	.word	0x0803e298
 80190bc:	0803e30c 	.word	0x0803e30c
 80190c0:	0803e2d0 	.word	0x0803e2d0

080190c4 <tcp_input>:
{
 80190c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 80190c8:	4605      	mov	r5, r0
{
 80190ca:	b087      	sub	sp, #28
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 80190cc:	2800      	cmp	r0, #0
 80190ce:	d040      	beq.n	8019152 <tcp_input+0x8e>
  TCP_STATS_INC(tcp.recv);
 80190d0:	4cbf      	ldr	r4, [pc, #764]	; (80193d0 <tcp_input+0x30c>)
  if (p->len < TCP_HLEN) {
 80190d2:	896a      	ldrh	r2, [r5, #10]
  TCP_STATS_INC(tcp.recv);
 80190d4:	f8b4 3092 	ldrh.w	r3, [r4, #146]	; 0x92
  tcphdr = (struct tcp_hdr *)p->payload;
 80190d8:	6869      	ldr	r1, [r5, #4]
  if (p->len < TCP_HLEN) {
 80190da:	2a13      	cmp	r2, #19
  tcphdr = (struct tcp_hdr *)p->payload;
 80190dc:	4ebd      	ldr	r6, [pc, #756]	; (80193d4 <tcp_input+0x310>)
  TCP_STATS_INC(tcp.recv);
 80190de:	f103 0301 	add.w	r3, r3, #1
  tcphdr = (struct tcp_hdr *)p->payload;
 80190e2:	6031      	str	r1, [r6, #0]
  TCP_STATS_INC(tcp.recv);
 80190e4:	f8a4 3092 	strh.w	r3, [r4, #146]	; 0x92
  if (p->len < TCP_HLEN) {
 80190e8:	d80f      	bhi.n	801910a <tcp_input+0x46>
      TCP_STATS_INC(tcp.lenerr);
 80190ea:	f8b4 309a 	ldrh.w	r3, [r4, #154]	; 0x9a
 80190ee:	3301      	adds	r3, #1
 80190f0:	f8a4 309a 	strh.w	r3, [r4, #154]	; 0x9a
  TCP_STATS_INC(tcp.drop);
 80190f4:	f8b4 3096 	ldrh.w	r3, [r4, #150]	; 0x96
  pbuf_free(p);
 80190f8:	4628      	mov	r0, r5
  TCP_STATS_INC(tcp.drop);
 80190fa:	3301      	adds	r3, #1
 80190fc:	f8a4 3096 	strh.w	r3, [r4, #150]	; 0x96
}
 8019100:	b007      	add	sp, #28
 8019102:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 8019106:	f7fd baaf 	b.w	8016668 <pbuf_free>
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801910a:	4fb3      	ldr	r7, [pc, #716]	; (80193d8 <tcp_input+0x314>)
 801910c:	6839      	ldr	r1, [r7, #0]
 801910e:	6978      	ldr	r0, [r7, #20]
 8019110:	f005 f9a6 	bl	801e460 <ip4_addr_isbroadcast_u32>
 8019114:	b9b8      	cbnz	r0, 8019146 <tcp_input+0x82>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8019116:	697b      	ldr	r3, [r7, #20]
 8019118:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801911c:	2be0      	cmp	r3, #224	; 0xe0
 801911e:	d012      	beq.n	8019146 <tcp_input+0x82>
    u16_t chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 8019120:	f107 0014 	add.w	r0, r7, #20
 8019124:	f107 0910 	add.w	r9, r7, #16
 8019128:	892a      	ldrh	r2, [r5, #8]
 801912a:	2106      	movs	r1, #6
 801912c:	9000      	str	r0, [sp, #0]
 801912e:	464b      	mov	r3, r9
 8019130:	4628      	mov	r0, r5
 8019132:	f7fc f9e7 	bl	8015504 <ip_chksum_pseudo>
    if (chksum != 0) {
 8019136:	4680      	mov	r8, r0
 8019138:	b190      	cbz	r0, 8019160 <tcp_input+0x9c>
      TCP_STATS_INC(tcp.chkerr);
 801913a:	f8b4 3098 	ldrh.w	r3, [r4, #152]	; 0x98
 801913e:	3301      	adds	r3, #1
 8019140:	f8a4 3098 	strh.w	r3, [r4, #152]	; 0x98
      goto dropped;
 8019144:	e7d6      	b.n	80190f4 <tcp_input+0x30>
    TCP_STATS_INC(tcp.proterr);
 8019146:	f8b4 30a0 	ldrh.w	r3, [r4, #160]	; 0xa0
 801914a:	3301      	adds	r3, #1
 801914c:	f8a4 30a0 	strh.w	r3, [r4, #160]	; 0xa0
    goto dropped;
 8019150:	e7d0      	b.n	80190f4 <tcp_input+0x30>
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8019152:	4ba2      	ldr	r3, [pc, #648]	; (80193dc <tcp_input+0x318>)
 8019154:	2283      	movs	r2, #131	; 0x83
 8019156:	49a2      	ldr	r1, [pc, #648]	; (80193e0 <tcp_input+0x31c>)
 8019158:	48a2      	ldr	r0, [pc, #648]	; (80193e4 <tcp_input+0x320>)
 801915a:	f007 fbdd 	bl	8020918 <iprintf>
 801915e:	e7b7      	b.n	80190d0 <tcp_input+0xc>
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8019160:	6833      	ldr	r3, [r6, #0]
 8019162:	8998      	ldrh	r0, [r3, #12]
 8019164:	f7fb fc12 	bl	801498c <lwip_htons>
 8019168:	0a81      	lsrs	r1, r0, #10
 801916a:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 801916e:	2913      	cmp	r1, #19
 8019170:	d9bb      	bls.n	80190ea <tcp_input+0x26>
 8019172:	b28b      	uxth	r3, r1
 8019174:	892a      	ldrh	r2, [r5, #8]
 8019176:	429a      	cmp	r2, r3
 8019178:	d3b7      	bcc.n	80190ea <tcp_input+0x26>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801917a:	f1a3 0214 	sub.w	r2, r3, #20
  if (p->len >= hdrlen_bytes) {
 801917e:	8968      	ldrh	r0, [r5, #10]
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8019180:	f8df a294 	ldr.w	sl, [pc, #660]	; 8019418 <tcp_input+0x354>
  tcphdr_opt2 = NULL;
 8019184:	f8df b294 	ldr.w	fp, [pc, #660]	; 801941c <tcp_input+0x358>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8019188:	b292      	uxth	r2, r2
  if (p->len >= hdrlen_bytes) {
 801918a:	4298      	cmp	r0, r3
  tcphdr_opt2 = NULL;
 801918c:	f8cb 8000 	str.w	r8, [fp]
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8019190:	f8aa 2000 	strh.w	r2, [sl]
  if (p->len >= hdrlen_bytes) {
 8019194:	f080 81ab 	bcs.w	80194ee <tcp_input+0x42a>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8019198:	682b      	ldr	r3, [r5, #0]
 801919a:	2b00      	cmp	r3, #0
 801919c:	f000 8288 	beq.w	80196b0 <tcp_input+0x5ec>
    pbuf_remove_header(p, TCP_HLEN);
 80191a0:	2114      	movs	r1, #20
 80191a2:	4628      	mov	r0, r5
 80191a4:	f7fd fa24 	bl	80165f0 <pbuf_remove_header>
    tcphdr_opt1len = p->len;
 80191a8:	896b      	ldrh	r3, [r5, #10]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 80191aa:	f8ba 8000 	ldrh.w	r8, [sl]
    pbuf_remove_header(p, tcphdr_opt1len);
 80191ae:	4628      	mov	r0, r5
    tcphdr_opt1len = p->len;
 80191b0:	4a8d      	ldr	r2, [pc, #564]	; (80193e8 <tcp_input+0x324>)
    pbuf_remove_header(p, tcphdr_opt1len);
 80191b2:	4619      	mov	r1, r3
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 80191b4:	eba8 0803 	sub.w	r8, r8, r3
    tcphdr_opt1len = p->len;
 80191b8:	8013      	strh	r3, [r2, #0]
    pbuf_remove_header(p, tcphdr_opt1len);
 80191ba:	f7fd fa19 	bl	80165f0 <pbuf_remove_header>
    if (opt2len > p->next->len) {
 80191be:	6828      	ldr	r0, [r5, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 80191c0:	fa1f f888 	uxth.w	r8, r8
    if (opt2len > p->next->len) {
 80191c4:	8943      	ldrh	r3, [r0, #10]
 80191c6:	4543      	cmp	r3, r8
 80191c8:	d38f      	bcc.n	80190ea <tcp_input+0x26>
    tcphdr_opt2 = (u8_t *)p->next->payload;
 80191ca:	6843      	ldr	r3, [r0, #4]
    pbuf_remove_header(p->next, opt2len);
 80191cc:	4641      	mov	r1, r8
    tcphdr_opt2 = (u8_t *)p->next->payload;
 80191ce:	f8cb 3000 	str.w	r3, [fp]
    pbuf_remove_header(p->next, opt2len);
 80191d2:	f7fd fa0d 	bl	80165f0 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 80191d6:	892b      	ldrh	r3, [r5, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 80191d8:	896a      	ldrh	r2, [r5, #10]
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 80191da:	eba3 0308 	sub.w	r3, r3, r8
 80191de:	b29b      	uxth	r3, r3
 80191e0:	812b      	strh	r3, [r5, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 80191e2:	b132      	cbz	r2, 80191f2 <tcp_input+0x12e>
 80191e4:	4b7d      	ldr	r3, [pc, #500]	; (80193dc <tcp_input+0x318>)
 80191e6:	22df      	movs	r2, #223	; 0xdf
 80191e8:	4980      	ldr	r1, [pc, #512]	; (80193ec <tcp_input+0x328>)
 80191ea:	487e      	ldr	r0, [pc, #504]	; (80193e4 <tcp_input+0x320>)
 80191ec:	f007 fb94 	bl	8020918 <iprintf>
 80191f0:	892b      	ldrh	r3, [r5, #8]
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80191f2:	682a      	ldr	r2, [r5, #0]
 80191f4:	8912      	ldrh	r2, [r2, #8]
 80191f6:	429a      	cmp	r2, r3
 80191f8:	d005      	beq.n	8019206 <tcp_input+0x142>
 80191fa:	4b78      	ldr	r3, [pc, #480]	; (80193dc <tcp_input+0x318>)
 80191fc:	22e0      	movs	r2, #224	; 0xe0
 80191fe:	497c      	ldr	r1, [pc, #496]	; (80193f0 <tcp_input+0x32c>)
 8019200:	4878      	ldr	r0, [pc, #480]	; (80193e4 <tcp_input+0x320>)
 8019202:	f007 fb89 	bl	8020918 <iprintf>
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8019206:	f8d6 8000 	ldr.w	r8, [r6]
 801920a:	f8b8 0000 	ldrh.w	r0, [r8]
 801920e:	f7fb fbbd 	bl	801498c <lwip_htons>
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8019212:	f8d6 a000 	ldr.w	sl, [r6]
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8019216:	f8a8 0000 	strh.w	r0, [r8]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801921a:	f8ba 0002 	ldrh.w	r0, [sl, #2]
 801921e:	f7fb fbb5 	bl	801498c <lwip_htons>
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8019222:	f8d6 8000 	ldr.w	r8, [r6]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8019226:	f8aa 0002 	strh.w	r0, [sl, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 801922a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801922e:	f7fb fbb1 	bl	8014994 <lwip_htonl>
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8019232:	f8d6 a000 	ldr.w	sl, [r6]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8019236:	4b6f      	ldr	r3, [pc, #444]	; (80193f4 <tcp_input+0x330>)
 8019238:	f8c8 0004 	str.w	r0, [r8, #4]
 801923c:	6018      	str	r0, [r3, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801923e:	f8da 0008 	ldr.w	r0, [sl, #8]
 8019242:	f7fb fba7 	bl	8014994 <lwip_htonl>
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8019246:	f8d6 8000 	ldr.w	r8, [r6]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801924a:	4b6b      	ldr	r3, [pc, #428]	; (80193f8 <tcp_input+0x334>)
 801924c:	f8ca 0008 	str.w	r0, [sl, #8]
 8019250:	6018      	str	r0, [r3, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8019252:	f8b8 000e 	ldrh.w	r0, [r8, #14]
 8019256:	f7fb fb99 	bl	801498c <lwip_htons>
  flags = TCPH_FLAGS(tcphdr);
 801925a:	6833      	ldr	r3, [r6, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801925c:	f8a8 000e 	strh.w	r0, [r8, #14]
  flags = TCPH_FLAGS(tcphdr);
 8019260:	8998      	ldrh	r0, [r3, #12]
 8019262:	f7fb fb93 	bl	801498c <lwip_htons>
 8019266:	4965      	ldr	r1, [pc, #404]	; (80193fc <tcp_input+0x338>)
 8019268:	b2c0      	uxtb	r0, r0
  tcplen = p->tot_len;
 801926a:	892b      	ldrh	r3, [r5, #8]
  flags = TCPH_FLAGS(tcphdr);
 801926c:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8019270:	700a      	strb	r2, [r1, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8019272:	0782      	lsls	r2, r0, #30
 8019274:	f000 8141 	beq.w	80194fa <tcp_input+0x436>
    tcplen++;
 8019278:	1c5a      	adds	r2, r3, #1
 801927a:	4961      	ldr	r1, [pc, #388]	; (8019400 <tcp_input+0x33c>)
 801927c:	b292      	uxth	r2, r2
 801927e:	9105      	str	r1, [sp, #20]
    if (tcplen < p->tot_len) {
 8019280:	4293      	cmp	r3, r2
    tcplen++;
 8019282:	800a      	strh	r2, [r1, #0]
    if (tcplen < p->tot_len) {
 8019284:	f63f af31 	bhi.w	80190ea <tcp_input+0x26>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8019288:	4b5e      	ldr	r3, [pc, #376]	; (8019404 <tcp_input+0x340>)
 801928a:	f8d3 8000 	ldr.w	r8, [r3]
 801928e:	f1b8 0f00 	cmp.w	r8, #0
 8019292:	f000 80d9 	beq.w	8019448 <tcp_input+0x384>
  prev = NULL;
 8019296:	f04f 0a00 	mov.w	sl, #0
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801929a:	f8df b140 	ldr.w	fp, [pc, #320]	; 80193dc <tcp_input+0x318>
 801929e:	e01c      	b.n	80192da <tcp_input+0x216>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80192a0:	2b0a      	cmp	r3, #10
 80192a2:	f000 80c8 	beq.w	8019436 <tcp_input+0x372>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80192a6:	2b01      	cmp	r3, #1
 80192a8:	f000 80be 	beq.w	8019428 <tcp_input+0x364>
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80192ac:	f898 2008 	ldrb.w	r2, [r8, #8]
 80192b0:	b132      	cbz	r2, 80192c0 <tcp_input+0x1fc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80192b2:	687b      	ldr	r3, [r7, #4]
 80192b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80192b8:	3301      	adds	r3, #1
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80192ba:	b2db      	uxtb	r3, r3
 80192bc:	429a      	cmp	r2, r3
 80192be:	d105      	bne.n	80192cc <tcp_input+0x208>
    if (pcb->remote_port == tcphdr->src &&
 80192c0:	6833      	ldr	r3, [r6, #0]
 80192c2:	f8b8 1018 	ldrh.w	r1, [r8, #24]
 80192c6:	881a      	ldrh	r2, [r3, #0]
 80192c8:	4291      	cmp	r1, r2
 80192ca:	d013      	beq.n	80192f4 <tcp_input+0x230>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80192cc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80192d0:	46c2      	mov	sl, r8
 80192d2:	2b00      	cmp	r3, #0
 80192d4:	f000 80b8 	beq.w	8019448 <tcp_input+0x384>
 80192d8:	4698      	mov	r8, r3
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 80192da:	f898 3014 	ldrb.w	r3, [r8, #20]
 80192de:	2b00      	cmp	r3, #0
 80192e0:	d1de      	bne.n	80192a0 <tcp_input+0x1dc>
 80192e2:	465b      	mov	r3, fp
 80192e4:	22fb      	movs	r2, #251	; 0xfb
 80192e6:	4948      	ldr	r1, [pc, #288]	; (8019408 <tcp_input+0x344>)
 80192e8:	483e      	ldr	r0, [pc, #248]	; (80193e4 <tcp_input+0x320>)
 80192ea:	f007 fb15 	bl	8020918 <iprintf>
 80192ee:	f898 3014 	ldrb.w	r3, [r8, #20]
 80192f2:	e7d5      	b.n	80192a0 <tcp_input+0x1dc>
    if (pcb->remote_port == tcphdr->src &&
 80192f4:	885b      	ldrh	r3, [r3, #2]
 80192f6:	f8b8 2016 	ldrh.w	r2, [r8, #22]
 80192fa:	429a      	cmp	r2, r3
 80192fc:	d1e6      	bne.n	80192cc <tcp_input+0x208>
        pcb->local_port == tcphdr->dest &&
 80192fe:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8019302:	693b      	ldr	r3, [r7, #16]
 8019304:	429a      	cmp	r2, r3
 8019306:	d1e1      	bne.n	80192cc <tcp_input+0x208>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8019308:	f8d8 2000 	ldr.w	r2, [r8]
 801930c:	697b      	ldr	r3, [r7, #20]
 801930e:	429a      	cmp	r2, r3
 8019310:	d1dc      	bne.n	80192cc <tcp_input+0x208>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8019312:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8019316:	4543      	cmp	r3, r8
 8019318:	f000 8460 	beq.w	8019bdc <tcp_input+0xb18>
      if (prev != NULL) {
 801931c:	f1ba 0f00 	cmp.w	sl, #0
 8019320:	f000 8455 	beq.w	8019bce <tcp_input+0xb0a>
        pcb->next = tcp_active_pcbs;
 8019324:	4937      	ldr	r1, [pc, #220]	; (8019404 <tcp_input+0x340>)
        prev->next = pcb->next;
 8019326:	f8ca 300c 	str.w	r3, [sl, #12]
        pcb->next = tcp_active_pcbs;
 801932a:	680a      	ldr	r2, [r1, #0]
        tcp_active_pcbs = pcb;
 801932c:	f8c1 8000 	str.w	r8, [r1]
 8019330:	4613      	mov	r3, r2
        pcb->next = tcp_active_pcbs;
 8019332:	f8c8 200c 	str.w	r2, [r8, #12]
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8019336:	4543      	cmp	r3, r8
 8019338:	f000 8440 	beq.w	8019bbc <tcp_input+0xaf8>
    inseg.next = NULL;
 801933c:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 8019420 <tcp_input+0x35c>
 8019340:	2300      	movs	r3, #0
    inseg.tcphdr = tcphdr;
 8019342:	6832      	ldr	r2, [r6, #0]
    inseg.len = p->tot_len;
 8019344:	8929      	ldrh	r1, [r5, #8]
    inseg.tcphdr = tcphdr;
 8019346:	f8ca 200c 	str.w	r2, [sl, #12]
    if (flags & TCP_PSH) {
 801934a:	4a2c      	ldr	r2, [pc, #176]	; (80193fc <tcp_input+0x338>)
    recv_data = NULL;
 801934c:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 8019424 <tcp_input+0x360>
    recv_flags = 0;
 8019350:	4f2e      	ldr	r7, [pc, #184]	; (801940c <tcp_input+0x348>)
    inseg.len = p->tot_len;
 8019352:	f8aa 1008 	strh.w	r1, [sl, #8]
    if (flags & TCP_PSH) {
 8019356:	7812      	ldrb	r2, [r2, #0]
    recv_acked = 0;
 8019358:	492d      	ldr	r1, [pc, #180]	; (8019410 <tcp_input+0x34c>)
    inseg.next = NULL;
 801935a:	f8ca 3000 	str.w	r3, [sl]
    recv_data = NULL;
 801935e:	f8cb 3000 	str.w	r3, [fp]
    recv_flags = 0;
 8019362:	703b      	strb	r3, [r7, #0]
    recv_acked = 0;
 8019364:	800b      	strh	r3, [r1, #0]
    if (flags & TCP_PSH) {
 8019366:	0713      	lsls	r3, r2, #28
    inseg.p = p;
 8019368:	f8ca 5004 	str.w	r5, [sl, #4]
    if (flags & TCP_PSH) {
 801936c:	d503      	bpl.n	8019376 <tcp_input+0x2b2>
      p->flags |= PBUF_FLAG_PUSH;
 801936e:	7b6b      	ldrb	r3, [r5, #13]
 8019370:	f043 0301 	orr.w	r3, r3, #1
 8019374:	736b      	strb	r3, [r5, #13]
    if (pcb->refused_data != NULL) {
 8019376:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 801937a:	2b00      	cmp	r3, #0
 801937c:	f000 80c1 	beq.w	8019502 <tcp_input+0x43e>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8019380:	4640      	mov	r0, r8
 8019382:	f7fe fe9b 	bl	80180bc <tcp_process_refused_data>
 8019386:	300d      	adds	r0, #13
 8019388:	d009      	beq.n	801939e <tcp_input+0x2da>
 801938a:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 801938e:	2b00      	cmp	r3, #0
 8019390:	f000 80b7 	beq.w	8019502 <tcp_input+0x43e>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8019394:	9b05      	ldr	r3, [sp, #20]
 8019396:	881b      	ldrh	r3, [r3, #0]
 8019398:	2b00      	cmp	r3, #0
 801939a:	f000 80b2 	beq.w	8019502 <tcp_input+0x43e>
        if (pcb->rcv_ann_wnd == 0) {
 801939e:	f8b8 302a 	ldrh.w	r3, [r8, #42]	; 0x2a
 80193a2:	2b00      	cmp	r3, #0
 80193a4:	f000 8331 	beq.w	8019a0a <tcp_input+0x946>
        TCP_STATS_INC(tcp.drop);
 80193a8:	f8b4 3096 	ldrh.w	r3, [r4, #150]	; 0x96
 80193ac:	4d19      	ldr	r5, [pc, #100]	; (8019414 <tcp_input+0x350>)
 80193ae:	3301      	adds	r3, #1
 80193b0:	f8a4 3096 	strh.w	r3, [r4, #150]	; 0x96
    tcp_input_pcb = NULL;
 80193b4:	2400      	movs	r4, #0
    if (inseg.p != NULL) {
 80193b6:	f8da 0004 	ldr.w	r0, [sl, #4]
    tcp_input_pcb = NULL;
 80193ba:	602c      	str	r4, [r5, #0]
    recv_data = NULL;
 80193bc:	f8cb 4000 	str.w	r4, [fp]
    if (inseg.p != NULL) {
 80193c0:	b118      	cbz	r0, 80193ca <tcp_input+0x306>
      pbuf_free(inseg.p);
 80193c2:	f7fd f951 	bl	8016668 <pbuf_free>
      inseg.p = NULL;
 80193c6:	f8ca 4004 	str.w	r4, [sl, #4]
}
 80193ca:	b007      	add	sp, #28
 80193cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80193d0:	2003611c 	.word	0x2003611c
 80193d4:	200223cc 	.word	0x200223cc
 80193d8:	20026a24 	.word	0x20026a24
 80193dc:	0803e1e0 	.word	0x0803e1e0
 80193e0:	0803dfb0 	.word	0x0803dfb0
 80193e4:	08026800 	.word	0x08026800
 80193e8:	200223d0 	.word	0x200223d0
 80193ec:	0803dfd8 	.word	0x0803dfd8
 80193f0:	0803dfe4 	.word	0x0803dfe4
 80193f4:	200223c4 	.word	0x200223c4
 80193f8:	200223a0 	.word	0x200223a0
 80193fc:	200223a4 	.word	0x200223a4
 8019400:	200223da 	.word	0x200223da
 8019404:	20036228 	.word	0x20036228
 8019408:	0803e004 	.word	0x0803e004
 801940c:	200223c0 	.word	0x200223c0
 8019410:	200223b8 	.word	0x200223b8
 8019414:	2003623c 	.word	0x2003623c
 8019418:	200223d8 	.word	0x200223d8
 801941c:	200223d4 	.word	0x200223d4
 8019420:	200223a8 	.word	0x200223a8
 8019424:	200223bc 	.word	0x200223bc
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8019428:	465b      	mov	r3, fp
 801942a:	22fd      	movs	r2, #253	; 0xfd
 801942c:	49bd      	ldr	r1, [pc, #756]	; (8019724 <tcp_input+0x660>)
 801942e:	48be      	ldr	r0, [pc, #760]	; (8019728 <tcp_input+0x664>)
 8019430:	f007 fa72 	bl	8020918 <iprintf>
 8019434:	e73a      	b.n	80192ac <tcp_input+0x1e8>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8019436:	465b      	mov	r3, fp
 8019438:	22fc      	movs	r2, #252	; 0xfc
 801943a:	49bc      	ldr	r1, [pc, #752]	; (801972c <tcp_input+0x668>)
 801943c:	48ba      	ldr	r0, [pc, #744]	; (8019728 <tcp_input+0x664>)
 801943e:	f007 fa6b 	bl	8020918 <iprintf>
 8019442:	f898 3014 	ldrb.w	r3, [r8, #20]
 8019446:	e72e      	b.n	80192a6 <tcp_input+0x1e2>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8019448:	4bb9      	ldr	r3, [pc, #740]	; (8019730 <tcp_input+0x66c>)
 801944a:	f8d3 8000 	ldr.w	r8, [r3]
 801944e:	f1b8 0f00 	cmp.w	r8, #0
 8019452:	f000 8087 	beq.w	8019564 <tcp_input+0x4a0>
 8019456:	462b      	mov	r3, r5
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8019458:	f8df b2f4 	ldr.w	fp, [pc, #756]	; 8019750 <tcp_input+0x68c>
 801945c:	4645      	mov	r5, r8
 801945e:	f8df a300 	ldr.w	sl, [pc, #768]	; 8019760 <tcp_input+0x69c>
 8019462:	4698      	mov	r8, r3
 8019464:	e002      	b.n	801946c <tcp_input+0x3a8>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8019466:	68ed      	ldr	r5, [r5, #12]
 8019468:	2d00      	cmp	r5, #0
 801946a:	d07a      	beq.n	8019562 <tcp_input+0x49e>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801946c:	7d28      	ldrb	r0, [r5, #20]
 801946e:	465b      	mov	r3, fp
 8019470:	f240 121f 	movw	r2, #287	; 0x11f
 8019474:	4651      	mov	r1, sl
 8019476:	280a      	cmp	r0, #10
 8019478:	48ab      	ldr	r0, [pc, #684]	; (8019728 <tcp_input+0x664>)
 801947a:	d001      	beq.n	8019480 <tcp_input+0x3bc>
 801947c:	f007 fa4c 	bl	8020918 <iprintf>
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8019480:	7a2a      	ldrb	r2, [r5, #8]
 8019482:	b132      	cbz	r2, 8019492 <tcp_input+0x3ce>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8019484:	687b      	ldr	r3, [r7, #4]
 8019486:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801948a:	3301      	adds	r3, #1
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801948c:	b2db      	uxtb	r3, r3
 801948e:	429a      	cmp	r2, r3
 8019490:	d1e9      	bne.n	8019466 <tcp_input+0x3a2>
      if (pcb->remote_port == tcphdr->src &&
 8019492:	6833      	ldr	r3, [r6, #0]
 8019494:	8b2a      	ldrh	r2, [r5, #24]
 8019496:	8819      	ldrh	r1, [r3, #0]
 8019498:	4291      	cmp	r1, r2
 801949a:	d1e4      	bne.n	8019466 <tcp_input+0x3a2>
 801949c:	8858      	ldrh	r0, [r3, #2]
          pcb->local_port == tcphdr->dest &&
 801949e:	8aeb      	ldrh	r3, [r5, #22]
      if (pcb->remote_port == tcphdr->src &&
 80194a0:	4298      	cmp	r0, r3
 80194a2:	d1e0      	bne.n	8019466 <tcp_input+0x3a2>
          pcb->local_port == tcphdr->dest &&
 80194a4:	686a      	ldr	r2, [r5, #4]
 80194a6:	693b      	ldr	r3, [r7, #16]
 80194a8:	429a      	cmp	r2, r3
 80194aa:	d1dc      	bne.n	8019466 <tcp_input+0x3a2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80194ac:	682a      	ldr	r2, [r5, #0]
 80194ae:	697b      	ldr	r3, [r7, #20]
 80194b0:	429a      	cmp	r2, r3
 80194b2:	d1d8      	bne.n	8019466 <tcp_input+0x3a2>
 80194b4:	4643      	mov	r3, r8
 80194b6:	46a8      	mov	r8, r5
 80194b8:	461d      	mov	r5, r3
  if (flags & TCP_RST) {
 80194ba:	4b9e      	ldr	r3, [pc, #632]	; (8019734 <tcp_input+0x670>)
 80194bc:	781b      	ldrb	r3, [r3, #0]
 80194be:	075f      	lsls	r7, r3, #29
 80194c0:	d413      	bmi.n	80194ea <tcp_input+0x426>
 80194c2:	9a05      	ldr	r2, [sp, #20]
  if (flags & TCP_SYN) {
 80194c4:	079e      	lsls	r6, r3, #30
 80194c6:	8814      	ldrh	r4, [r2, #0]
 80194c8:	f140 8370 	bpl.w	8019bac <tcp_input+0xae8>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80194cc:	4b9a      	ldr	r3, [pc, #616]	; (8019738 <tcp_input+0x674>)
 80194ce:	681a      	ldr	r2, [r3, #0]
 80194d0:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 80194d4:	1ad3      	subs	r3, r2, r3
 80194d6:	d405      	bmi.n	80194e4 <tcp_input+0x420>
 80194d8:	f8b8 6028 	ldrh.w	r6, [r8, #40]	; 0x28
 80194dc:	1b9b      	subs	r3, r3, r6
 80194de:	2b00      	cmp	r3, #0
 80194e0:	f340 8330 	ble.w	8019b44 <tcp_input+0xa80>
  if ((tcplen > 0)) {
 80194e4:	2c00      	cmp	r4, #0
 80194e6:	f040 833b 	bne.w	8019b60 <tcp_input+0xa9c>
        pbuf_free(p);
 80194ea:	4628      	mov	r0, r5
 80194ec:	e608      	b.n	8019100 <tcp_input+0x3c>
    tcphdr_opt1len = tcphdr_optlen;
 80194ee:	4b93      	ldr	r3, [pc, #588]	; (801973c <tcp_input+0x678>)
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80194f0:	4628      	mov	r0, r5
    tcphdr_opt1len = tcphdr_optlen;
 80194f2:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80194f4:	f7fd f87c 	bl	80165f0 <pbuf_remove_header>
 80194f8:	e685      	b.n	8019206 <tcp_input+0x142>
  tcplen = p->tot_len;
 80194fa:	4a91      	ldr	r2, [pc, #580]	; (8019740 <tcp_input+0x67c>)
 80194fc:	9205      	str	r2, [sp, #20]
 80194fe:	8013      	strh	r3, [r2, #0]
 8019500:	e6c2      	b.n	8019288 <tcp_input+0x1c4>
  if (flags & TCP_RST) {
 8019502:	4b8c      	ldr	r3, [pc, #560]	; (8019734 <tcp_input+0x670>)
    tcp_input_pcb = pcb;
 8019504:	4d8f      	ldr	r5, [pc, #572]	; (8019744 <tcp_input+0x680>)
  if (flags & TCP_RST) {
 8019506:	781a      	ldrb	r2, [r3, #0]
    tcp_input_pcb = pcb;
 8019508:	f8c5 8000 	str.w	r8, [r5]
  if (flags & TCP_RST) {
 801950c:	0753      	lsls	r3, r2, #29
 801950e:	f140 80f9 	bpl.w	8019704 <tcp_input+0x640>
    if (pcb->state == SYN_SENT) {
 8019512:	f898 1014 	ldrb.w	r1, [r8, #20]
 8019516:	2902      	cmp	r1, #2
 8019518:	f000 8265 	beq.w	80199e6 <tcp_input+0x922>
      if (seqno == pcb->rcv_nxt) {
 801951c:	4b86      	ldr	r3, [pc, #536]	; (8019738 <tcp_input+0x674>)
 801951e:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 8019522:	681b      	ldr	r3, [r3, #0]
 8019524:	429a      	cmp	r2, r3
 8019526:	f000 83b0 	beq.w	8019c8a <tcp_input+0xbc6>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801952a:	1a9b      	subs	r3, r3, r2
 801952c:	d405      	bmi.n	801953a <tcp_input+0x476>
 801952e:	f8b8 2028 	ldrh.w	r2, [r8, #40]	; 0x28
 8019532:	1a9b      	subs	r3, r3, r2
 8019534:	2b00      	cmp	r3, #0
 8019536:	f340 8302 	ble.w	8019b3e <tcp_input+0xa7a>
      if (recv_flags & TF_RESET) {
 801953a:	783b      	ldrb	r3, [r7, #0]
 801953c:	0719      	lsls	r1, r3, #28
 801953e:	f140 8113 	bpl.w	8019768 <tcp_input+0x6a4>
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8019542:	f8d8 3090 	ldr.w	r3, [r8, #144]	; 0x90
 8019546:	b123      	cbz	r3, 8019552 <tcp_input+0x48e>
 8019548:	f06f 010d 	mvn.w	r1, #13
 801954c:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8019550:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8019552:	4641      	mov	r1, r8
 8019554:	487c      	ldr	r0, [pc, #496]	; (8019748 <tcp_input+0x684>)
 8019556:	f7fe fa43 	bl	80179e0 <tcp_pcb_remove>
        tcp_free(pcb);
 801955a:	4640      	mov	r0, r8
 801955c:	f7fd fd50 	bl	8017000 <tcp_free>
 8019560:	e728      	b.n	80193b4 <tcp_input+0x2f0>
 8019562:	4645      	mov	r5, r8
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8019564:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8019764 <tcp_input+0x6a0>
 8019568:	6830      	ldr	r0, [r6, #0]
 801956a:	f8db e000 	ldr.w	lr, [fp]
 801956e:	f1be 0f00 	cmp.w	lr, #0
 8019572:	f000 80a4 	beq.w	80196be <tcp_input+0x5fa>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8019576:	f8d7 c004 	ldr.w	ip, [r7, #4]
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801957a:	46f2      	mov	sl, lr
 801957c:	f8d7 8014 	ldr.w	r8, [r7, #20]
    prev = NULL;
 8019580:	2100      	movs	r1, #0
 8019582:	e006      	b.n	8019592 <tcp_input+0x4ce>
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8019584:	f8da 300c 	ldr.w	r3, [sl, #12]
 8019588:	4651      	mov	r1, sl
 801958a:	469a      	mov	sl, r3
 801958c:	2b00      	cmp	r3, #0
 801958e:	f000 8096 	beq.w	80196be <tcp_input+0x5fa>
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8019592:	f89a 2008 	ldrb.w	r2, [sl, #8]
 8019596:	b12a      	cbz	r2, 80195a4 <tcp_input+0x4e0>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8019598:	f89c 3038 	ldrb.w	r3, [ip, #56]	; 0x38
 801959c:	3301      	adds	r3, #1
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801959e:	b2db      	uxtb	r3, r3
 80195a0:	429a      	cmp	r2, r3
 80195a2:	d1ef      	bne.n	8019584 <tcp_input+0x4c0>
      if (lpcb->local_port == tcphdr->dest) {
 80195a4:	f8ba 2016 	ldrh.w	r2, [sl, #22]
 80195a8:	8843      	ldrh	r3, [r0, #2]
 80195aa:	429a      	cmp	r2, r3
 80195ac:	d1ea      	bne.n	8019584 <tcp_input+0x4c0>
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80195ae:	f8da 3000 	ldr.w	r3, [sl]
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80195b2:	b10b      	cbz	r3, 80195b8 <tcp_input+0x4f4>
 80195b4:	4543      	cmp	r3, r8
 80195b6:	d1e5      	bne.n	8019584 <tcp_input+0x4c0>
      if (prev != NULL) {
 80195b8:	2900      	cmp	r1, #0
 80195ba:	f000 822a 	beq.w	8019a12 <tcp_input+0x94e>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80195be:	f8da 300c 	ldr.w	r3, [sl, #12]
        tcp_listen_pcbs.listen_pcbs = lpcb;
 80195c2:	f8cb a000 	str.w	sl, [fp]
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80195c6:	60cb      	str	r3, [r1, #12]
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 80195c8:	f8ca e00c 	str.w	lr, [sl, #12]
  if (flags & TCP_RST) {
 80195cc:	4b59      	ldr	r3, [pc, #356]	; (8019734 <tcp_input+0x670>)
 80195ce:	781b      	ldrb	r3, [r3, #0]
 80195d0:	0759      	lsls	r1, r3, #29
 80195d2:	d48a      	bmi.n	80194ea <tcp_input+0x426>
  if (flags & TCP_ACK) {
 80195d4:	f013 0810 	ands.w	r8, r3, #16
 80195d8:	f040 8221 	bne.w	8019a1e <tcp_input+0x95a>
  } else if (flags & TCP_SYN) {
 80195dc:	079a      	lsls	r2, r3, #30
 80195de:	d584      	bpl.n	80194ea <tcp_input+0x426>
    npcb = tcp_alloc(pcb->prio);
 80195e0:	f89a 0015 	ldrb.w	r0, [sl, #21]
 80195e4:	f7fe fb78 	bl	8017cd8 <tcp_alloc>
    if (npcb == NULL) {
 80195e8:	4681      	mov	r9, r0
 80195ea:	2800      	cmp	r0, #0
 80195ec:	f000 82cb 	beq.w	8019b86 <tcp_input+0xac2>
    npcb->remote_port = tcphdr->src;
 80195f0:	6832      	ldr	r2, [r6, #0]
    npcb->state = SYN_RCVD;
 80195f2:	f04f 0c03 	mov.w	ip, #3
    npcb->rcv_nxt = seqno + 1;
 80195f6:	4b50      	ldr	r3, [pc, #320]	; (8019738 <tcp_input+0x674>)
    npcb->local_port = pcb->local_port;
 80195f8:	f8ba 4016 	ldrh.w	r4, [sl, #22]
    npcb->rcv_nxt = seqno + 1;
 80195fc:	6819      	ldr	r1, [r3, #0]
    npcb->remote_port = tcphdr->src;
 80195fe:	7813      	ldrb	r3, [r2, #0]
 8019600:	7852      	ldrb	r2, [r2, #1]
    npcb->rcv_nxt = seqno + 1;
 8019602:	3101      	adds	r1, #1
    npcb->remote_port = tcphdr->src;
 8019604:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    npcb->rcv_nxt = seqno + 1;
 8019608:	6241      	str	r1, [r0, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 801960a:	62c1      	str	r1, [r0, #44]	; 0x2c
    npcb->remote_port = tcphdr->src;
 801960c:	8303      	strh	r3, [r0, #24]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801960e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
    npcb->state = SYN_RCVD;
 8019612:	f880 c014 	strb.w	ip, [r0, #20]
    npcb->local_port = pcb->local_port;
 8019616:	82c4      	strh	r4, [r0, #22]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8019618:	1d04      	adds	r4, r0, #4
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 801961a:	6003      	str	r3, [r0, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801961c:	6042      	str	r2, [r0, #4]
    iss = tcp_next_iss(npcb);
 801961e:	f7fe fdeb 	bl	80181f8 <tcp_next_iss>
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8019622:	4b45      	ldr	r3, [pc, #276]	; (8019738 <tcp_input+0x674>)
    TCP_REG_ACTIVE(npcb);
 8019624:	4948      	ldr	r1, [pc, #288]	; (8019748 <tcp_input+0x684>)
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8019626:	681a      	ldr	r2, [r3, #0]
    npcb->callback_arg = pcb->callback_arg;
 8019628:	f8da 3010 	ldr.w	r3, [sl, #16]
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801962c:	3a01      	subs	r2, #1
    npcb->snd_wl2 = iss;
 801962e:	f8c9 0058 	str.w	r0, [r9, #88]	; 0x58
    npcb->lastack = iss;
 8019632:	f8c9 0044 	str.w	r0, [r9, #68]	; 0x44
    npcb->snd_lbb = iss;
 8019636:	f8c9 005c 	str.w	r0, [r9, #92]	; 0x5c
    npcb->callback_arg = pcb->callback_arg;
 801963a:	f8c9 3010 	str.w	r3, [r9, #16]
    npcb->listener = pcb;
 801963e:	f8c9 a07c 	str.w	sl, [r9, #124]	; 0x7c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8019642:	e9c9 0214 	strd	r0, r2, [r9, #80]	; 0x50
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8019646:	f89a 3009 	ldrb.w	r3, [sl, #9]
    TCP_REG_ACTIVE(npcb);
 801964a:	680a      	ldr	r2, [r1, #0]
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801964c:	f003 030c 	and.w	r3, r3, #12
    TCP_REG_ACTIVE(npcb);
 8019650:	f8c1 9000 	str.w	r9, [r1]
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8019654:	f889 3009 	strb.w	r3, [r9, #9]
    npcb->netif_idx = pcb->netif_idx;
 8019658:	f89a 3008 	ldrb.w	r3, [sl, #8]
    TCP_REG_ACTIVE(npcb);
 801965c:	f8c9 200c 	str.w	r2, [r9, #12]
    npcb->netif_idx = pcb->netif_idx;
 8019660:	f889 3008 	strb.w	r3, [r9, #8]
    TCP_REG_ACTIVE(npcb);
 8019664:	f001 ff0a 	bl	801b47c <tcp_timer_needed>
 8019668:	2201      	movs	r2, #1
 801966a:	4b38      	ldr	r3, [pc, #224]	; (801974c <tcp_input+0x688>)
    tcp_parseopt(npcb);
 801966c:	4648      	mov	r0, r9
    TCP_REG_ACTIVE(npcb);
 801966e:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8019670:	f7fe fede 	bl	8018430 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8019674:	6833      	ldr	r3, [r6, #0]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8019676:	4620      	mov	r0, r4
 8019678:	f8b9 6032 	ldrh.w	r6, [r9, #50]	; 0x32
    npcb->snd_wnd = tcphdr->wnd;
 801967c:	89db      	ldrh	r3, [r3, #14]
 801967e:	f8a9 3060 	strh.w	r3, [r9, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8019682:	f8a9 3062 	strh.w	r3, [r9, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8019686:	f004 fcc1 	bl	801e00c <ip4_route>
 801968a:	4622      	mov	r2, r4
 801968c:	4601      	mov	r1, r0
 801968e:	4630      	mov	r0, r6
 8019690:	f7fe fdce 	bl	8018230 <tcp_eff_send_mss_netif>
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8019694:	2112      	movs	r1, #18
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8019696:	f8a9 0032 	strh.w	r0, [r9, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801969a:	4648      	mov	r0, r9
 801969c:	f001 f9a0 	bl	801a9e0 <tcp_enqueue_flags>
    if (rc != ERR_OK) {
 80196a0:	2800      	cmp	r0, #0
 80196a2:	f040 8269 	bne.w	8019b78 <tcp_input+0xab4>
    tcp_output(npcb);
 80196a6:	4648      	mov	r0, r9
 80196a8:	f001 fbb4 	bl	801ae14 <tcp_output>
        pbuf_free(p);
 80196ac:	4628      	mov	r0, r5
 80196ae:	e527      	b.n	8019100 <tcp_input+0x3c>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 80196b0:	4b27      	ldr	r3, [pc, #156]	; (8019750 <tcp_input+0x68c>)
 80196b2:	22c2      	movs	r2, #194	; 0xc2
 80196b4:	4927      	ldr	r1, [pc, #156]	; (8019754 <tcp_input+0x690>)
 80196b6:	481c      	ldr	r0, [pc, #112]	; (8019728 <tcp_input+0x664>)
 80196b8:	f007 f92e 	bl	8020918 <iprintf>
 80196bc:	e570      	b.n	80191a0 <tcp_input+0xdc>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 80196be:	8980      	ldrh	r0, [r0, #12]
 80196c0:	f7fb f964 	bl	801498c <lwip_htons>
 80196c4:	f010 0004 	ands.w	r0, r0, #4
 80196c8:	f47f af0f 	bne.w	80194ea <tcp_input+0x426>
      TCP_STATS_INC(tcp.proterr);
 80196cc:	f8b4 10a0 	ldrh.w	r1, [r4, #160]	; 0xa0
      TCP_STATS_INC(tcp.drop);
 80196d0:	f8b4 3096 	ldrh.w	r3, [r4, #150]	; 0x96
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80196d4:	6836      	ldr	r6, [r6, #0]
      TCP_STATS_INC(tcp.proterr);
 80196d6:	3101      	adds	r1, #1
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80196d8:	9a05      	ldr	r2, [sp, #20]
      TCP_STATS_INC(tcp.drop);
 80196da:	3301      	adds	r3, #1
      TCP_STATS_INC(tcp.proterr);
 80196dc:	f8a4 10a0 	strh.w	r1, [r4, #160]	; 0xa0
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80196e0:	8817      	ldrh	r7, [r2, #0]
      TCP_STATS_INC(tcp.drop);
 80196e2:	f8a4 3096 	strh.w	r3, [r4, #150]	; 0x96
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80196e6:	4a14      	ldr	r2, [pc, #80]	; (8019738 <tcp_input+0x674>)
 80196e8:	8833      	ldrh	r3, [r6, #0]
 80196ea:	491b      	ldr	r1, [pc, #108]	; (8019758 <tcp_input+0x694>)
 80196ec:	6812      	ldr	r2, [r2, #0]
 80196ee:	6809      	ldr	r1, [r1, #0]
 80196f0:	9302      	str	r3, [sp, #8]
 80196f2:	443a      	add	r2, r7
 80196f4:	8874      	ldrh	r4, [r6, #2]
 80196f6:	4b19      	ldr	r3, [pc, #100]	; (801975c <tcp_input+0x698>)
 80196f8:	e9cd 9400 	strd	r9, r4, [sp]
 80196fc:	f001 fb0e 	bl	801ad1c <tcp_rst>
        pbuf_free(p);
 8019700:	4628      	mov	r0, r5
 8019702:	e4fd      	b.n	8019100 <tcp_input+0x3c>
  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8019704:	0794      	lsls	r4, r2, #30
 8019706:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 801970a:	f140 8082 	bpl.w	8019812 <tcp_input+0x74e>
 801970e:	f898 2014 	ldrb.w	r2, [r8, #20]
 8019712:	3a02      	subs	r2, #2
 8019714:	2a01      	cmp	r2, #1
 8019716:	d97c      	bls.n	8019812 <tcp_input+0x74e>
        tcp_ack_now(pcb);
 8019718:	f043 0302 	orr.w	r3, r3, #2
 801971c:	f8a8 301a 	strh.w	r3, [r8, #26]
 8019720:	e70b      	b.n	801953a <tcp_input+0x476>
 8019722:	bf00      	nop
 8019724:	0803e058 	.word	0x0803e058
 8019728:	08026800 	.word	0x08026800
 801972c:	0803e02c 	.word	0x0803e02c
 8019730:	20036238 	.word	0x20036238
 8019734:	200223a4 	.word	0x200223a4
 8019738:	200223c4 	.word	0x200223c4
 801973c:	200223d0 	.word	0x200223d0
 8019740:	200223da 	.word	0x200223da
 8019744:	2003623c 	.word	0x2003623c
 8019748:	20036228 	.word	0x20036228
 801974c:	20036224 	.word	0x20036224
 8019750:	0803e1e0 	.word	0x0803e1e0
 8019754:	0803dfc8 	.word	0x0803dfc8
 8019758:	200223a0 	.word	0x200223a0
 801975c:	20026a38 	.word	0x20026a38
 8019760:	0803e0d8 	.word	0x0803e0d8
 8019764:	20036230 	.word	0x20036230
        if (recv_acked > 0) {
 8019768:	4bb7      	ldr	r3, [pc, #732]	; (8019a48 <tcp_input+0x984>)
 801976a:	881a      	ldrh	r2, [r3, #0]
 801976c:	b162      	cbz	r2, 8019788 <tcp_input+0x6c4>
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 801976e:	f8d8 3080 	ldr.w	r3, [r8, #128]	; 0x80
 8019772:	b133      	cbz	r3, 8019782 <tcp_input+0x6be>
 8019774:	4641      	mov	r1, r8
 8019776:	f8d8 0010 	ldr.w	r0, [r8, #16]
 801977a:	4798      	blx	r3
            if (err == ERR_ABRT) {
 801977c:	300d      	adds	r0, #13
 801977e:	f43f ae19 	beq.w	80193b4 <tcp_input+0x2f0>
          recv_acked = 0;
 8019782:	2300      	movs	r3, #0
 8019784:	4ab0      	ldr	r2, [pc, #704]	; (8019a48 <tcp_input+0x984>)
 8019786:	8013      	strh	r3, [r2, #0]
        if (tcp_input_delayed_close(pcb)) {
 8019788:	4640      	mov	r0, r8
 801978a:	f7fe ff5f 	bl	801864c <tcp_input_delayed_close>
 801978e:	2800      	cmp	r0, #0
 8019790:	f47f ae10 	bne.w	80193b4 <tcp_input+0x2f0>
        if (recv_data != NULL) {
 8019794:	f8db 3000 	ldr.w	r3, [fp]
 8019798:	b31b      	cbz	r3, 80197e2 <tcp_input+0x71e>
          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801979a:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 801979e:	b133      	cbz	r3, 80197ae <tcp_input+0x6ea>
 80197a0:	4baa      	ldr	r3, [pc, #680]	; (8019a4c <tcp_input+0x988>)
 80197a2:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 80197a6:	49aa      	ldr	r1, [pc, #680]	; (8019a50 <tcp_input+0x98c>)
 80197a8:	48aa      	ldr	r0, [pc, #680]	; (8019a54 <tcp_input+0x990>)
 80197aa:	f007 f8b5 	bl	8020918 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 80197ae:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 80197b2:	f8db 2000 	ldr.w	r2, [fp]
 80197b6:	f013 0310 	ands.w	r3, r3, #16
 80197ba:	f040 8238 	bne.w	8019c2e <tcp_input+0xb6a>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 80197be:	f8d8 4084 	ldr.w	r4, [r8, #132]	; 0x84
 80197c2:	2c00      	cmp	r4, #0
 80197c4:	f000 8215 	beq.w	8019bf2 <tcp_input+0xb2e>
 80197c8:	4641      	mov	r1, r8
 80197ca:	f8d8 0010 	ldr.w	r0, [r8, #16]
 80197ce:	47a0      	blx	r4
          if (err == ERR_ABRT) {
 80197d0:	f110 0f0d 	cmn.w	r0, #13
 80197d4:	f43f adee 	beq.w	80193b4 <tcp_input+0x2f0>
          if (err != ERR_OK) {
 80197d8:	b118      	cbz	r0, 80197e2 <tcp_input+0x71e>
            pcb->refused_data = recv_data;
 80197da:	f8db 3000 	ldr.w	r3, [fp]
 80197de:	f8c8 3078 	str.w	r3, [r8, #120]	; 0x78
        if (recv_flags & TF_GOT_FIN) {
 80197e2:	783b      	ldrb	r3, [r7, #0]
 80197e4:	069a      	lsls	r2, r3, #26
 80197e6:	d508      	bpl.n	80197fa <tcp_input+0x736>
          if (pcb->refused_data != NULL) {
 80197e8:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 80197ec:	2b00      	cmp	r3, #0
 80197ee:	f000 8206 	beq.w	8019bfe <tcp_input+0xb3a>
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 80197f2:	7b5a      	ldrb	r2, [r3, #13]
 80197f4:	f042 0220 	orr.w	r2, r2, #32
 80197f8:	735a      	strb	r2, [r3, #13]
        tcp_input_pcb = NULL;
 80197fa:	2300      	movs	r3, #0
        if (tcp_input_delayed_close(pcb)) {
 80197fc:	4640      	mov	r0, r8
        tcp_input_pcb = NULL;
 80197fe:	602b      	str	r3, [r5, #0]
        if (tcp_input_delayed_close(pcb)) {
 8019800:	f7fe ff24 	bl	801864c <tcp_input_delayed_close>
 8019804:	2800      	cmp	r0, #0
 8019806:	f47f add5 	bne.w	80193b4 <tcp_input+0x2f0>
        tcp_output(pcb);
 801980a:	4640      	mov	r0, r8
 801980c:	f001 fb02 	bl	801ae14 <tcp_output>
 8019810:	e5d0      	b.n	80193b4 <tcp_input+0x2f0>
  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8019812:	06d8      	lsls	r0, r3, #27
 8019814:	d403      	bmi.n	801981e <tcp_input+0x75a>
    pcb->tmr = tcp_ticks;
 8019816:	4b90      	ldr	r3, [pc, #576]	; (8019a58 <tcp_input+0x994>)
 8019818:	681b      	ldr	r3, [r3, #0]
 801981a:	f8c8 3020 	str.w	r3, [r8, #32]
  pcb->persist_probe = 0;
 801981e:	2300      	movs	r3, #0
  tcp_parseopt(pcb);
 8019820:	4640      	mov	r0, r8
  pcb->persist_probe = 0;
 8019822:	f8a8 309a 	strh.w	r3, [r8, #154]	; 0x9a
  tcp_parseopt(pcb);
 8019826:	f7fe fe03 	bl	8018430 <tcp_parseopt>
  switch (pcb->state) {
 801982a:	f898 3014 	ldrb.w	r3, [r8, #20]
 801982e:	3b02      	subs	r3, #2
 8019830:	2b07      	cmp	r3, #7
 8019832:	f63f ae82 	bhi.w	801953a <tcp_input+0x476>
 8019836:	e8df f003 	tbb	[pc, r3]
 801983a:	8eb0      	.short	0x8eb0
 801983c:	7d42607d 	.word	0x7d42607d
 8019840:	041d      	.short	0x041d
      tcp_receive(pcb);
 8019842:	4640      	mov	r0, r8
 8019844:	f7fe ff94 	bl	8018770 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8019848:	4b84      	ldr	r3, [pc, #528]	; (8019a5c <tcp_input+0x998>)
 801984a:	781b      	ldrb	r3, [r3, #0]
 801984c:	06d8      	lsls	r0, r3, #27
 801984e:	f57f ae74 	bpl.w	801953a <tcp_input+0x476>
 8019852:	4b83      	ldr	r3, [pc, #524]	; (8019a60 <tcp_input+0x99c>)
 8019854:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
 8019858:	681a      	ldr	r2, [r3, #0]
 801985a:	783b      	ldrb	r3, [r7, #0]
 801985c:	4291      	cmp	r1, r2
 801985e:	f47f ae6c 	bne.w	801953a <tcp_input+0x476>
 8019862:	f8d8 206c 	ldr.w	r2, [r8, #108]	; 0x6c
 8019866:	2a00      	cmp	r2, #0
 8019868:	f47f ae67 	bne.w	801953a <tcp_input+0x476>
        recv_flags |= TF_CLOSED;
 801986c:	f043 0310 	orr.w	r3, r3, #16
 8019870:	703b      	strb	r3, [r7, #0]
 8019872:	e662      	b.n	801953a <tcp_input+0x476>
      tcp_receive(pcb);
 8019874:	4640      	mov	r0, r8
 8019876:	f7fe ff7b 	bl	8018770 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801987a:	4b78      	ldr	r3, [pc, #480]	; (8019a5c <tcp_input+0x998>)
 801987c:	781b      	ldrb	r3, [r3, #0]
 801987e:	06dc      	lsls	r4, r3, #27
 8019880:	f57f ae5b 	bpl.w	801953a <tcp_input+0x476>
 8019884:	4b76      	ldr	r3, [pc, #472]	; (8019a60 <tcp_input+0x99c>)
 8019886:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 801988a:	681b      	ldr	r3, [r3, #0]
 801988c:	429a      	cmp	r2, r3
 801988e:	f47f ae54 	bne.w	801953a <tcp_input+0x476>
 8019892:	f8d8 306c 	ldr.w	r3, [r8, #108]	; 0x6c
 8019896:	2b00      	cmp	r3, #0
 8019898:	f47f ae4f 	bne.w	801953a <tcp_input+0x476>
        tcp_pcb_purge(pcb);
 801989c:	4640      	mov	r0, r8
 801989e:	f7fd fde9 	bl	8017474 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80198a2:	4b70      	ldr	r3, [pc, #448]	; (8019a64 <tcp_input+0x9a0>)
 80198a4:	681b      	ldr	r3, [r3, #0]
 80198a6:	4543      	cmp	r3, r8
 80198a8:	f000 8222 	beq.w	8019cf0 <tcp_input+0xc2c>
 80198ac:	2b00      	cmp	r3, #0
 80198ae:	f000 8223 	beq.w	8019cf8 <tcp_input+0xc34>
 80198b2:	68da      	ldr	r2, [r3, #12]
 80198b4:	4542      	cmp	r2, r8
 80198b6:	f000 822e 	beq.w	8019d16 <tcp_input+0xc52>
 80198ba:	4613      	mov	r3, r2
 80198bc:	e7f6      	b.n	80198ac <tcp_input+0x7e8>
      tcp_receive(pcb);
 80198be:	4640      	mov	r0, r8
 80198c0:	f7fe ff56 	bl	8018770 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80198c4:	783b      	ldrb	r3, [r7, #0]
 80198c6:	069e      	lsls	r6, r3, #26
 80198c8:	f57f ae37 	bpl.w	801953a <tcp_input+0x476>
        tcp_ack_now(pcb);
 80198cc:	f8b8 301a 	ldrh.w	r3, [r8, #26]
        tcp_pcb_purge(pcb);
 80198d0:	4640      	mov	r0, r8
        tcp_ack_now(pcb);
 80198d2:	f043 0302 	orr.w	r3, r3, #2
 80198d6:	f8a8 301a 	strh.w	r3, [r8, #26]
        tcp_pcb_purge(pcb);
 80198da:	f7fd fdcb 	bl	8017474 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80198de:	4b61      	ldr	r3, [pc, #388]	; (8019a64 <tcp_input+0x9a0>)
 80198e0:	681b      	ldr	r3, [r3, #0]
 80198e2:	4543      	cmp	r3, r8
 80198e4:	f000 8204 	beq.w	8019cf0 <tcp_input+0xc2c>
 80198e8:	2b00      	cmp	r3, #0
 80198ea:	f000 8205 	beq.w	8019cf8 <tcp_input+0xc34>
 80198ee:	68da      	ldr	r2, [r3, #12]
 80198f0:	4542      	cmp	r2, r8
 80198f2:	f000 8210 	beq.w	8019d16 <tcp_input+0xc52>
 80198f6:	4613      	mov	r3, r2
 80198f8:	e7f6      	b.n	80198e8 <tcp_input+0x824>
      tcp_receive(pcb);
 80198fa:	4640      	mov	r0, r8
 80198fc:	f7fe ff38 	bl	8018770 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8019900:	783b      	ldrb	r3, [r7, #0]
 8019902:	f013 0f20 	tst.w	r3, #32
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8019906:	4b55      	ldr	r3, [pc, #340]	; (8019a5c <tcp_input+0x998>)
 8019908:	781b      	ldrb	r3, [r3, #0]
      if (recv_flags & TF_GOT_FIN) {
 801990a:	f000 81c9 	beq.w	8019ca0 <tcp_input+0xbdc>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801990e:	06da      	lsls	r2, r3, #27
 8019910:	d506      	bpl.n	8019920 <tcp_input+0x85c>
 8019912:	4b53      	ldr	r3, [pc, #332]	; (8019a60 <tcp_input+0x99c>)
 8019914:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 8019918:	681b      	ldr	r3, [r3, #0]
 801991a:	429a      	cmp	r2, r3
 801991c:	f000 81ff 	beq.w	8019d1e <tcp_input+0xc5a>
          tcp_ack_now(pcb);
 8019920:	f8b8 301a 	ldrh.w	r3, [r8, #26]
          pcb->state = CLOSING;
 8019924:	2208      	movs	r2, #8
          tcp_ack_now(pcb);
 8019926:	f043 0302 	orr.w	r3, r3, #2
          pcb->state = CLOSING;
 801992a:	f888 2014 	strb.w	r2, [r8, #20]
          tcp_ack_now(pcb);
 801992e:	f8a8 301a 	strh.w	r3, [r8, #26]
 8019932:	e602      	b.n	801953a <tcp_input+0x476>
      tcp_receive(pcb);
 8019934:	4640      	mov	r0, r8
 8019936:	f7fe ff1b 	bl	8018770 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801993a:	783b      	ldrb	r3, [r7, #0]
 801993c:	0699      	lsls	r1, r3, #26
 801993e:	f57f adfc 	bpl.w	801953a <tcp_input+0x476>
        tcp_ack_now(pcb);
 8019942:	f8b8 301a 	ldrh.w	r3, [r8, #26]
        pcb->state = CLOSE_WAIT;
 8019946:	2207      	movs	r2, #7
        tcp_ack_now(pcb);
 8019948:	f043 0302 	orr.w	r3, r3, #2
        pcb->state = CLOSE_WAIT;
 801994c:	f888 2014 	strb.w	r2, [r8, #20]
        tcp_ack_now(pcb);
 8019950:	f8a8 301a 	strh.w	r3, [r8, #26]
 8019954:	e5f1      	b.n	801953a <tcp_input+0x476>
      if (flags & TCP_ACK) {
 8019956:	4b41      	ldr	r3, [pc, #260]	; (8019a5c <tcp_input+0x998>)
 8019958:	781b      	ldrb	r3, [r3, #0]
 801995a:	06da      	lsls	r2, r3, #27
 801995c:	f140 8186 	bpl.w	8019c6c <tcp_input+0xba8>
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8019960:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 8019964:	4a3e      	ldr	r2, [pc, #248]	; (8019a60 <tcp_input+0x99c>)
 8019966:	43db      	mvns	r3, r3
 8019968:	6811      	ldr	r1, [r2, #0]
 801996a:	42cb      	cmn	r3, r1
 801996c:	d405      	bmi.n	801997a <tcp_input+0x8b6>
 801996e:	f8d8 3050 	ldr.w	r3, [r8, #80]	; 0x50
 8019972:	1acb      	subs	r3, r1, r3
 8019974:	2b00      	cmp	r3, #0
 8019976:	f340 81a6 	ble.w	8019cc6 <tcp_input+0xc02>
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801997a:	6833      	ldr	r3, [r6, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801997c:	4640      	mov	r0, r8
 801997e:	9a05      	ldr	r2, [sp, #20]
 8019980:	881e      	ldrh	r6, [r3, #0]
 8019982:	8814      	ldrh	r4, [r2, #0]
 8019984:	4a38      	ldr	r2, [pc, #224]	; (8019a68 <tcp_input+0x9a4>)
 8019986:	6812      	ldr	r2, [r2, #0]
 8019988:	9602      	str	r6, [sp, #8]
 801998a:	885b      	ldrh	r3, [r3, #2]
 801998c:	4422      	add	r2, r4
 801998e:	e9cd 9300 	strd	r9, r3, [sp]
 8019992:	4b36      	ldr	r3, [pc, #216]	; (8019a6c <tcp_input+0x9a8>)
 8019994:	f001 f9c2 	bl	801ad1c <tcp_rst>
 8019998:	e5cf      	b.n	801953a <tcp_input+0x476>
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 801999a:	4b30      	ldr	r3, [pc, #192]	; (8019a5c <tcp_input+0x998>)
 801999c:	781b      	ldrb	r3, [r3, #0]
 801999e:	f003 0212 	and.w	r2, r3, #18
 80199a2:	2a12      	cmp	r2, #18
 80199a4:	d064      	beq.n	8019a70 <tcp_input+0x9ac>
      else if (flags & TCP_ACK) {
 80199a6:	06d9      	lsls	r1, r3, #27
 80199a8:	f57f adc7 	bpl.w	801953a <tcp_input+0x476>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80199ac:	9a05      	ldr	r2, [sp, #20]
 80199ae:	4640      	mov	r0, r8
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80199b0:	6833      	ldr	r3, [r6, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80199b2:	8811      	ldrh	r1, [r2, #0]
 80199b4:	4a2c      	ldr	r2, [pc, #176]	; (8019a68 <tcp_input+0x9a4>)
 80199b6:	881c      	ldrh	r4, [r3, #0]
 80199b8:	6812      	ldr	r2, [r2, #0]
 80199ba:	9402      	str	r4, [sp, #8]
 80199bc:	440a      	add	r2, r1
 80199be:	885b      	ldrh	r3, [r3, #2]
 80199c0:	4927      	ldr	r1, [pc, #156]	; (8019a60 <tcp_input+0x99c>)
 80199c2:	6809      	ldr	r1, [r1, #0]
 80199c4:	e9cd 9300 	strd	r9, r3, [sp]
 80199c8:	4b28      	ldr	r3, [pc, #160]	; (8019a6c <tcp_input+0x9a8>)
 80199ca:	f001 f9a7 	bl	801ad1c <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 80199ce:	f898 3042 	ldrb.w	r3, [r8, #66]	; 0x42
 80199d2:	2b05      	cmp	r3, #5
 80199d4:	f63f adb1 	bhi.w	801953a <tcp_input+0x476>
          pcb->rtime = 0;
 80199d8:	2300      	movs	r3, #0
          tcp_rexmit_rto(pcb);
 80199da:	4640      	mov	r0, r8
          pcb->rtime = 0;
 80199dc:	f8a8 3030 	strh.w	r3, [r8, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 80199e0:	f001 fc2e 	bl	801b240 <tcp_rexmit_rto>
 80199e4:	e5a9      	b.n	801953a <tcp_input+0x476>
      if (ackno == pcb->snd_nxt) {
 80199e6:	4b1e      	ldr	r3, [pc, #120]	; (8019a60 <tcp_input+0x99c>)
 80199e8:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 80199ec:	681b      	ldr	r3, [r3, #0]
 80199ee:	429a      	cmp	r2, r3
 80199f0:	f47f ada3 	bne.w	801953a <tcp_input+0x476>
      recv_flags |= TF_RESET;
 80199f4:	783a      	ldrb	r2, [r7, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 80199f6:	f8b8 301a 	ldrh.w	r3, [r8, #26]
      recv_flags |= TF_RESET;
 80199fa:	f042 0208 	orr.w	r2, r2, #8
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 80199fe:	f023 0301 	bic.w	r3, r3, #1
      recv_flags |= TF_RESET;
 8019a02:	703a      	strb	r2, [r7, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8019a04:	f8a8 301a 	strh.w	r3, [r8, #26]
 8019a08:	e597      	b.n	801953a <tcp_input+0x476>
          tcp_send_empty_ack(pcb);
 8019a0a:	4640      	mov	r0, r8
 8019a0c:	f001 f9ce 	bl	801adac <tcp_send_empty_ack>
 8019a10:	e4ca      	b.n	80193a8 <tcp_input+0x2e4>
        TCP_STATS_INC(tcp.cachehit);
 8019a12:	f8b4 30a6 	ldrh.w	r3, [r4, #166]	; 0xa6
 8019a16:	3301      	adds	r3, #1
 8019a18:	f8a4 30a6 	strh.w	r3, [r4, #166]	; 0xa6
 8019a1c:	e5d6      	b.n	80195cc <tcp_input+0x508>
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019a1e:	9a05      	ldr	r2, [sp, #20]
 8019a20:	4650      	mov	r0, sl
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019a22:	6833      	ldr	r3, [r6, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019a24:	8811      	ldrh	r1, [r2, #0]
 8019a26:	4a10      	ldr	r2, [pc, #64]	; (8019a68 <tcp_input+0x9a4>)
 8019a28:	881c      	ldrh	r4, [r3, #0]
 8019a2a:	6812      	ldr	r2, [r2, #0]
 8019a2c:	9402      	str	r4, [sp, #8]
 8019a2e:	440a      	add	r2, r1
 8019a30:	885b      	ldrh	r3, [r3, #2]
 8019a32:	490b      	ldr	r1, [pc, #44]	; (8019a60 <tcp_input+0x99c>)
 8019a34:	6809      	ldr	r1, [r1, #0]
 8019a36:	e9cd 9300 	strd	r9, r3, [sp]
 8019a3a:	4b0c      	ldr	r3, [pc, #48]	; (8019a6c <tcp_input+0x9a8>)
 8019a3c:	f001 f96e 	bl	801ad1c <tcp_rst>
        pbuf_free(p);
 8019a40:	4628      	mov	r0, r5
 8019a42:	f7ff bb5d 	b.w	8019100 <tcp_input+0x3c>
 8019a46:	bf00      	nop
 8019a48:	200223b8 	.word	0x200223b8
 8019a4c:	0803e1e0 	.word	0x0803e1e0
 8019a50:	0803e174 	.word	0x0803e174
 8019a54:	08026800 	.word	0x08026800
 8019a58:	2003622c 	.word	0x2003622c
 8019a5c:	200223a4 	.word	0x200223a4
 8019a60:	200223a0 	.word	0x200223a0
 8019a64:	20036228 	.word	0x20036228
 8019a68:	200223c4 	.word	0x200223c4
 8019a6c:	20026a38 	.word	0x20026a38
          && (ackno == pcb->lastack + 1)) {
 8019a70:	f8d8 2044 	ldr.w	r2, [r8, #68]	; 0x44
 8019a74:	49c4      	ldr	r1, [pc, #784]	; (8019d88 <tcp_input+0xcc4>)
 8019a76:	3201      	adds	r2, #1
 8019a78:	6809      	ldr	r1, [r1, #0]
 8019a7a:	428a      	cmp	r2, r1
 8019a7c:	d193      	bne.n	80199a6 <tcp_input+0x8e2>
        pcb->rcv_nxt = seqno + 1;
 8019a7e:	4bc3      	ldr	r3, [pc, #780]	; (8019d8c <tcp_input+0xcc8>)
        pcb->state = ESTABLISHED;
 8019a80:	2104      	movs	r1, #4
        pcb->snd_wnd = tcphdr->wnd;
 8019a82:	6836      	ldr	r6, [r6, #0]
        pcb->rcv_nxt = seqno + 1;
 8019a84:	681b      	ldr	r3, [r3, #0]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8019a86:	eb08 0401 	add.w	r4, r8, r1
        pcb->lastack = ackno;
 8019a8a:	f8c8 2044 	str.w	r2, [r8, #68]	; 0x44
        pcb->rcv_nxt = seqno + 1;
 8019a8e:	1c5a      	adds	r2, r3, #1
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8019a90:	3b01      	subs	r3, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8019a92:	4620      	mov	r0, r4
        pcb->rcv_nxt = seqno + 1;
 8019a94:	f8c8 2024 	str.w	r2, [r8, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8019a98:	f8c8 202c 	str.w	r2, [r8, #44]	; 0x2c
        pcb->snd_wnd = tcphdr->wnd;
 8019a9c:	89f2      	ldrh	r2, [r6, #14]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8019a9e:	f8b8 6032 	ldrh.w	r6, [r8, #50]	; 0x32
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8019aa2:	f8c8 3054 	str.w	r3, [r8, #84]	; 0x54
        pcb->snd_wnd = tcphdr->wnd;
 8019aa6:	f8a8 2060 	strh.w	r2, [r8, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8019aaa:	f8a8 2062 	strh.w	r2, [r8, #98]	; 0x62
        pcb->state = ESTABLISHED;
 8019aae:	f888 1014 	strb.w	r1, [r8, #20]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8019ab2:	f004 faab 	bl	801e00c <ip4_route>
 8019ab6:	4622      	mov	r2, r4
 8019ab8:	4601      	mov	r1, r0
 8019aba:	4630      	mov	r0, r6
 8019abc:	f7fe fbb8 	bl	8018230 <tcp_eff_send_mss_netif>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019ac0:	f241 131c 	movw	r3, #4380	; 0x111c
 8019ac4:	0042      	lsls	r2, r0, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8019ac6:	f8a8 0032 	strh.w	r0, [r8, #50]	; 0x32
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019aca:	0080      	lsls	r0, r0, #2
 8019acc:	429a      	cmp	r2, r3
 8019ace:	4611      	mov	r1, r2
 8019ad0:	bf38      	it	cc
 8019ad2:	4619      	movcc	r1, r3
 8019ad4:	4288      	cmp	r0, r1
 8019ad6:	f080 80b2 	bcs.w	8019c3e <tcp_input+0xb7a>
 8019ada:	b283      	uxth	r3, r0
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8019adc:	f8b8 2066 	ldrh.w	r2, [r8, #102]	; 0x66
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019ae0:	f8a8 3048 	strh.w	r3, [r8, #72]	; 0x48
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8019ae4:	b932      	cbnz	r2, 8019af4 <tcp_input+0xa30>
 8019ae6:	4baa      	ldr	r3, [pc, #680]	; (8019d90 <tcp_input+0xccc>)
 8019ae8:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8019aec:	49a9      	ldr	r1, [pc, #676]	; (8019d94 <tcp_input+0xcd0>)
 8019aee:	48aa      	ldr	r0, [pc, #680]	; (8019d98 <tcp_input+0xcd4>)
 8019af0:	f006 ff12 	bl	8020918 <iprintf>
        --pcb->snd_queuelen;
 8019af4:	f8b8 3066 	ldrh.w	r3, [r8, #102]	; 0x66
        rseg = pcb->unacked;
 8019af8:	f8d8 4070 	ldr.w	r4, [r8, #112]	; 0x70
        --pcb->snd_queuelen;
 8019afc:	3b01      	subs	r3, #1
 8019afe:	f8a8 3066 	strh.w	r3, [r8, #102]	; 0x66
        if (rseg == NULL) {
 8019b02:	2c00      	cmp	r4, #0
 8019b04:	f000 80a4 	beq.w	8019c50 <tcp_input+0xb8c>
          pcb->unacked = rseg->next;
 8019b08:	6823      	ldr	r3, [r4, #0]
 8019b0a:	f8c8 3070 	str.w	r3, [r8, #112]	; 0x70
        tcp_seg_free(rseg);
 8019b0e:	4620      	mov	r0, r4
 8019b10:	f7fd fbde 	bl	80172d0 <tcp_seg_free>
        if (pcb->unacked == NULL) {
 8019b14:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8019b18:	2b00      	cmp	r3, #0
 8019b1a:	f000 8094 	beq.w	8019c46 <tcp_input+0xb82>
          pcb->rtime = 0;
 8019b1e:	2300      	movs	r3, #0
 8019b20:	f8a8 3030 	strh.w	r3, [r8, #48]	; 0x30
          pcb->nrtx = 0;
 8019b24:	f888 3042 	strb.w	r3, [r8, #66]	; 0x42
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8019b28:	f8d8 3088 	ldr.w	r3, [r8, #136]	; 0x88
 8019b2c:	b13b      	cbz	r3, 8019b3e <tcp_input+0xa7a>
 8019b2e:	2200      	movs	r2, #0
 8019b30:	4641      	mov	r1, r8
 8019b32:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8019b36:	4798      	blx	r3
        if (err == ERR_ABRT) {
 8019b38:	300d      	adds	r0, #13
 8019b3a:	f43f ac3b 	beq.w	80193b4 <tcp_input+0x2f0>
        tcp_ack_now(pcb);
 8019b3e:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 8019b42:	e5e9      	b.n	8019718 <tcp_input+0x654>
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019b44:	4b90      	ldr	r3, [pc, #576]	; (8019d88 <tcp_input+0xcc4>)
 8019b46:	4422      	add	r2, r4
 8019b48:	9001      	str	r0, [sp, #4]
 8019b4a:	4640      	mov	r0, r8
 8019b4c:	9102      	str	r1, [sp, #8]
 8019b4e:	f8cd 9000 	str.w	r9, [sp]
 8019b52:	6819      	ldr	r1, [r3, #0]
 8019b54:	4b91      	ldr	r3, [pc, #580]	; (8019d9c <tcp_input+0xcd8>)
 8019b56:	f001 f8e1 	bl	801ad1c <tcp_rst>
        pbuf_free(p);
 8019b5a:	4628      	mov	r0, r5
 8019b5c:	f7ff bad0 	b.w	8019100 <tcp_input+0x3c>
    tcp_ack_now(pcb);
 8019b60:	f8b8 301a 	ldrh.w	r3, [r8, #26]
    tcp_output(pcb);
 8019b64:	4640      	mov	r0, r8
    tcp_ack_now(pcb);
 8019b66:	f043 0302 	orr.w	r3, r3, #2
 8019b6a:	f8a8 301a 	strh.w	r3, [r8, #26]
    tcp_output(pcb);
 8019b6e:	f001 f951 	bl	801ae14 <tcp_output>
        pbuf_free(p);
 8019b72:	4628      	mov	r0, r5
 8019b74:	f7ff bac4 	b.w	8019100 <tcp_input+0x3c>
      tcp_abandon(npcb, 0);
 8019b78:	4648      	mov	r0, r9
 8019b7a:	4641      	mov	r1, r8
 8019b7c:	f7fd ffa4 	bl	8017ac8 <tcp_abandon>
        pbuf_free(p);
 8019b80:	4628      	mov	r0, r5
 8019b82:	f7ff babd 	b.w	8019100 <tcp_input+0x3c>
      TCP_STATS_INC(tcp.memerr);
 8019b86:	f8b4 309c 	ldrh.w	r3, [r4, #156]	; 0x9c
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8019b8a:	f8da 6018 	ldr.w	r6, [sl, #24]
      TCP_STATS_INC(tcp.memerr);
 8019b8e:	3301      	adds	r3, #1
 8019b90:	f8a4 309c 	strh.w	r3, [r4, #156]	; 0x9c
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8019b94:	2e00      	cmp	r6, #0
 8019b96:	f43f aca8 	beq.w	80194ea <tcp_input+0x426>
 8019b9a:	4601      	mov	r1, r0
 8019b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8019ba0:	f8da 0010 	ldr.w	r0, [sl, #16]
 8019ba4:	47b0      	blx	r6
        pbuf_free(p);
 8019ba6:	4628      	mov	r0, r5
 8019ba8:	f7ff baaa 	b.w	8019100 <tcp_input+0x3c>
  } else if (flags & TCP_FIN) {
 8019bac:	07d8      	lsls	r0, r3, #31
 8019bae:	f57f ac99 	bpl.w	80194e4 <tcp_input+0x420>
    pcb->tmr = tcp_ticks;
 8019bb2:	4b7b      	ldr	r3, [pc, #492]	; (8019da0 <tcp_input+0xcdc>)
 8019bb4:	681b      	ldr	r3, [r3, #0]
 8019bb6:	f8c8 3020 	str.w	r3, [r8, #32]
 8019bba:	e493      	b.n	80194e4 <tcp_input+0x420>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8019bbc:	4b74      	ldr	r3, [pc, #464]	; (8019d90 <tcp_input+0xccc>)
 8019bbe:	f240 1215 	movw	r2, #277	; 0x115
 8019bc2:	4978      	ldr	r1, [pc, #480]	; (8019da4 <tcp_input+0xce0>)
 8019bc4:	4874      	ldr	r0, [pc, #464]	; (8019d98 <tcp_input+0xcd4>)
 8019bc6:	f006 fea7 	bl	8020918 <iprintf>
 8019bca:	f7ff bbb7 	b.w	801933c <tcp_input+0x278>
        TCP_STATS_INC(tcp.cachehit);
 8019bce:	f8b4 20a6 	ldrh.w	r2, [r4, #166]	; 0xa6
 8019bd2:	3201      	adds	r2, #1
 8019bd4:	f8a4 20a6 	strh.w	r2, [r4, #166]	; 0xa6
 8019bd8:	f7ff bbad 	b.w	8019336 <tcp_input+0x272>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8019bdc:	4b6c      	ldr	r3, [pc, #432]	; (8019d90 <tcp_input+0xccc>)
 8019bde:	f240 120d 	movw	r2, #269	; 0x10d
 8019be2:	4971      	ldr	r1, [pc, #452]	; (8019da8 <tcp_input+0xce4>)
 8019be4:	486c      	ldr	r0, [pc, #432]	; (8019d98 <tcp_input+0xcd4>)
 8019be6:	f006 fe97 	bl	8020918 <iprintf>
 8019bea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8019bee:	f7ff bb95 	b.w	801931c <tcp_input+0x258>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8019bf2:	4623      	mov	r3, r4
 8019bf4:	4620      	mov	r0, r4
 8019bf6:	4641      	mov	r1, r8
 8019bf8:	f7fe fa3a 	bl	8018070 <tcp_recv_null>
 8019bfc:	e5e8      	b.n	80197d0 <tcp_input+0x70c>
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8019bfe:	f8b8 3028 	ldrh.w	r3, [r8, #40]	; 0x28
 8019c02:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8019c06:	d002      	beq.n	8019c0e <tcp_input+0xb4a>
              pcb->rcv_wnd++;
 8019c08:	3301      	adds	r3, #1
 8019c0a:	f8a8 3028 	strh.w	r3, [r8, #40]	; 0x28
            TCP_EVENT_CLOSED(pcb, err);
 8019c0e:	f8d8 4084 	ldr.w	r4, [r8, #132]	; 0x84
 8019c12:	2c00      	cmp	r4, #0
 8019c14:	f43f adf1 	beq.w	80197fa <tcp_input+0x736>
 8019c18:	2300      	movs	r3, #0
 8019c1a:	4641      	mov	r1, r8
 8019c1c:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8019c20:	461a      	mov	r2, r3
 8019c22:	47a0      	blx	r4
            if (err == ERR_ABRT) {
 8019c24:	300d      	adds	r0, #13
 8019c26:	f47f ade8 	bne.w	80197fa <tcp_input+0x736>
aborted:
 8019c2a:	f7ff bbc3 	b.w	80193b4 <tcp_input+0x2f0>
            pbuf_free(recv_data);
 8019c2e:	4610      	mov	r0, r2
 8019c30:	f7fc fd1a 	bl	8016668 <pbuf_free>
            tcp_abort(pcb);
 8019c34:	4640      	mov	r0, r8
 8019c36:	f7fd ffe7 	bl	8017c08 <tcp_abort>
            goto aborted;
 8019c3a:	f7ff bbbb 	b.w	80193b4 <tcp_input+0x2f0>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019c3e:	429a      	cmp	r2, r3
 8019c40:	bf88      	it	hi
 8019c42:	b293      	uxthhi	r3, r2
 8019c44:	e74a      	b.n	8019adc <tcp_input+0xa18>
          pcb->rtime = -1;
 8019c46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019c4a:	f8a8 3030 	strh.w	r3, [r8, #48]	; 0x30
 8019c4e:	e76b      	b.n	8019b28 <tcp_input+0xa64>
          rseg = pcb->unsent;
 8019c50:	f8d8 406c 	ldr.w	r4, [r8, #108]	; 0x6c
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8019c54:	b934      	cbnz	r4, 8019c64 <tcp_input+0xba0>
 8019c56:	4b4e      	ldr	r3, [pc, #312]	; (8019d90 <tcp_input+0xccc>)
 8019c58:	f44f 725d 	mov.w	r2, #884	; 0x374
 8019c5c:	4953      	ldr	r1, [pc, #332]	; (8019dac <tcp_input+0xce8>)
 8019c5e:	484e      	ldr	r0, [pc, #312]	; (8019d98 <tcp_input+0xcd4>)
 8019c60:	f006 fe5a 	bl	8020918 <iprintf>
          pcb->unsent = rseg->next;
 8019c64:	6823      	ldr	r3, [r4, #0]
 8019c66:	f8c8 306c 	str.w	r3, [r8, #108]	; 0x6c
 8019c6a:	e750      	b.n	8019b0e <tcp_input+0xa4a>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8019c6c:	0798      	lsls	r0, r3, #30
 8019c6e:	f57f ac64 	bpl.w	801953a <tcp_input+0x476>
 8019c72:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 8019c76:	4a45      	ldr	r2, [pc, #276]	; (8019d8c <tcp_input+0xcc8>)
 8019c78:	3b01      	subs	r3, #1
 8019c7a:	6812      	ldr	r2, [r2, #0]
 8019c7c:	4293      	cmp	r3, r2
 8019c7e:	f47f ac5c 	bne.w	801953a <tcp_input+0x476>
        tcp_rexmit(pcb);
 8019c82:	4640      	mov	r0, r8
 8019c84:	f000 ffcc 	bl	801ac20 <tcp_rexmit>
 8019c88:	e457      	b.n	801953a <tcp_input+0x476>
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8019c8a:	2900      	cmp	r1, #0
 8019c8c:	f47f aeb2 	bne.w	80199f4 <tcp_input+0x930>
 8019c90:	4b3f      	ldr	r3, [pc, #252]	; (8019d90 <tcp_input+0xccc>)
 8019c92:	f44f 724e 	mov.w	r2, #824	; 0x338
 8019c96:	4946      	ldr	r1, [pc, #280]	; (8019db0 <tcp_input+0xcec>)
 8019c98:	483f      	ldr	r0, [pc, #252]	; (8019d98 <tcp_input+0xcd4>)
 8019c9a:	f006 fe3d 	bl	8020918 <iprintf>
 8019c9e:	e6a9      	b.n	80199f4 <tcp_input+0x930>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8019ca0:	06db      	lsls	r3, r3, #27
 8019ca2:	f57f ac4a 	bpl.w	801953a <tcp_input+0x476>
 8019ca6:	4b38      	ldr	r3, [pc, #224]	; (8019d88 <tcp_input+0xcc4>)
 8019ca8:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
 8019cac:	681b      	ldr	r3, [r3, #0]
 8019cae:	429a      	cmp	r2, r3
 8019cb0:	f47f ac43 	bne.w	801953a <tcp_input+0x476>
 8019cb4:	f8d8 306c 	ldr.w	r3, [r8, #108]	; 0x6c
 8019cb8:	2b00      	cmp	r3, #0
 8019cba:	f47f ac3e 	bne.w	801953a <tcp_input+0x476>
        pcb->state = FIN_WAIT_2;
 8019cbe:	2306      	movs	r3, #6
 8019cc0:	f888 3014 	strb.w	r3, [r8, #20]
 8019cc4:	e439      	b.n	801953a <tcp_input+0x476>
          pcb->state = ESTABLISHED;
 8019cc6:	2204      	movs	r2, #4
          if (pcb->listener == NULL) {
 8019cc8:	f8d8 307c 	ldr.w	r3, [r8, #124]	; 0x7c
          pcb->state = ESTABLISHED;
 8019ccc:	f888 2014 	strb.w	r2, [r8, #20]
          if (pcb->listener == NULL) {
 8019cd0:	2b00      	cmp	r3, #0
 8019cd2:	d0af      	beq.n	8019c34 <tcp_input+0xb70>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8019cd4:	699b      	ldr	r3, [r3, #24]
 8019cd6:	2b00      	cmp	r3, #0
 8019cd8:	d074      	beq.n	8019dc4 <tcp_input+0xd00>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8019cda:	2200      	movs	r2, #0
 8019cdc:	4641      	mov	r1, r8
 8019cde:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8019ce2:	4798      	blx	r3
          if (err != ERR_OK) {
 8019ce4:	2800      	cmp	r0, #0
 8019ce6:	d033      	beq.n	8019d50 <tcp_input+0xc8c>
            if (err != ERR_ABRT) {
 8019ce8:	300d      	adds	r0, #13
 8019cea:	f43f ab63 	beq.w	80193b4 <tcp_input+0x2f0>
 8019cee:	e7a1      	b.n	8019c34 <tcp_input+0xb70>
        TCP_RMV_ACTIVE(pcb);
 8019cf0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8019cf4:	4a2f      	ldr	r2, [pc, #188]	; (8019db4 <tcp_input+0xcf0>)
 8019cf6:	6013      	str	r3, [r2, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8019cf8:	4b2f      	ldr	r3, [pc, #188]	; (8019db8 <tcp_input+0xcf4>)
        pcb->state = TIME_WAIT;
 8019cfa:	200a      	movs	r0, #10
        TCP_RMV_ACTIVE(pcb);
 8019cfc:	2101      	movs	r1, #1
        TCP_REG(&tcp_tw_pcbs, pcb);
 8019cfe:	681a      	ldr	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8019d00:	f888 0014 	strb.w	r0, [r8, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8019d04:	f8c8 200c 	str.w	r2, [r8, #12]
        TCP_RMV_ACTIVE(pcb);
 8019d08:	4a2c      	ldr	r2, [pc, #176]	; (8019dbc <tcp_input+0xcf8>)
        TCP_REG(&tcp_tw_pcbs, pcb);
 8019d0a:	f8c3 8000 	str.w	r8, [r3]
        TCP_RMV_ACTIVE(pcb);
 8019d0e:	7011      	strb	r1, [r2, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8019d10:	f001 fbb4 	bl	801b47c <tcp_timer_needed>
 8019d14:	e411      	b.n	801953a <tcp_input+0x476>
        TCP_RMV_ACTIVE(pcb);
 8019d16:	f8d8 200c 	ldr.w	r2, [r8, #12]
 8019d1a:	60da      	str	r2, [r3, #12]
 8019d1c:	e7ec      	b.n	8019cf8 <tcp_input+0xc34>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8019d1e:	f8d8 306c 	ldr.w	r3, [r8, #108]	; 0x6c
 8019d22:	2b00      	cmp	r3, #0
 8019d24:	f47f adfc 	bne.w	8019920 <tcp_input+0x85c>
          tcp_ack_now(pcb);
 8019d28:	f8b8 301a 	ldrh.w	r3, [r8, #26]
          tcp_pcb_purge(pcb);
 8019d2c:	4640      	mov	r0, r8
          tcp_ack_now(pcb);
 8019d2e:	f043 0302 	orr.w	r3, r3, #2
 8019d32:	f8a8 301a 	strh.w	r3, [r8, #26]
          tcp_pcb_purge(pcb);
 8019d36:	f7fd fb9d 	bl	8017474 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8019d3a:	4b1e      	ldr	r3, [pc, #120]	; (8019db4 <tcp_input+0xcf0>)
 8019d3c:	681b      	ldr	r3, [r3, #0]
 8019d3e:	4543      	cmp	r3, r8
 8019d40:	d0d6      	beq.n	8019cf0 <tcp_input+0xc2c>
 8019d42:	2b00      	cmp	r3, #0
 8019d44:	d0d8      	beq.n	8019cf8 <tcp_input+0xc34>
 8019d46:	68da      	ldr	r2, [r3, #12]
 8019d48:	4542      	cmp	r2, r8
 8019d4a:	d0e4      	beq.n	8019d16 <tcp_input+0xc52>
 8019d4c:	4613      	mov	r3, r2
 8019d4e:	e7f8      	b.n	8019d42 <tcp_input+0xc7e>
          tcp_receive(pcb);
 8019d50:	4640      	mov	r0, r8
 8019d52:	f7fe fd0d 	bl	8018770 <tcp_receive>
          if (recv_acked != 0) {
 8019d56:	4a1a      	ldr	r2, [pc, #104]	; (8019dc0 <tcp_input+0xcfc>)
 8019d58:	8813      	ldrh	r3, [r2, #0]
 8019d5a:	b10b      	cbz	r3, 8019d60 <tcp_input+0xc9c>
            recv_acked--;
 8019d5c:	3b01      	subs	r3, #1
 8019d5e:	8013      	strh	r3, [r2, #0]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019d60:	f8b8 2032 	ldrh.w	r2, [r8, #50]	; 0x32
 8019d64:	f241 131c 	movw	r3, #4380	; 0x111c
 8019d68:	0051      	lsls	r1, r2, #1
 8019d6a:	0092      	lsls	r2, r2, #2
 8019d6c:	4299      	cmp	r1, r3
 8019d6e:	4608      	mov	r0, r1
 8019d70:	bf38      	it	cc
 8019d72:	4618      	movcc	r0, r3
 8019d74:	4282      	cmp	r2, r0
 8019d76:	d233      	bcs.n	8019de0 <tcp_input+0xd1c>
 8019d78:	b293      	uxth	r3, r2
          if (recv_flags & TF_GOT_FIN) {
 8019d7a:	783a      	ldrb	r2, [r7, #0]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019d7c:	f8a8 3048 	strh.w	r3, [r8, #72]	; 0x48
          if (recv_flags & TF_GOT_FIN) {
 8019d80:	0694      	lsls	r4, r2, #26
 8019d82:	f57f abda 	bpl.w	801953a <tcp_input+0x476>
 8019d86:	e5dc      	b.n	8019942 <tcp_input+0x87e>
 8019d88:	200223a0 	.word	0x200223a0
 8019d8c:	200223c4 	.word	0x200223c4
 8019d90:	0803e1e0 	.word	0x0803e1e0
 8019d94:	0803e128 	.word	0x0803e128
 8019d98:	08026800 	.word	0x08026800
 8019d9c:	20026a38 	.word	0x20026a38
 8019da0:	2003622c 	.word	0x2003622c
 8019da4:	0803e0ac 	.word	0x0803e0ac
 8019da8:	0803e080 	.word	0x0803e080
 8019dac:	0803e140 	.word	0x0803e140
 8019db0:	0803e108 	.word	0x0803e108
 8019db4:	20036228 	.word	0x20036228
 8019db8:	20036238 	.word	0x20036238
 8019dbc:	20036224 	.word	0x20036224
 8019dc0:	200223b8 	.word	0x200223b8
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8019dc4:	4b08      	ldr	r3, [pc, #32]	; (8019de8 <tcp_input+0xd24>)
 8019dc6:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8019dca:	4908      	ldr	r1, [pc, #32]	; (8019dec <tcp_input+0xd28>)
 8019dcc:	4808      	ldr	r0, [pc, #32]	; (8019df0 <tcp_input+0xd2c>)
 8019dce:	f006 fda3 	bl	8020918 <iprintf>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8019dd2:	f8d8 307c 	ldr.w	r3, [r8, #124]	; 0x7c
 8019dd6:	699b      	ldr	r3, [r3, #24]
 8019dd8:	2b00      	cmp	r3, #0
 8019dda:	f47f af7e 	bne.w	8019cda <tcp_input+0xc16>
 8019dde:	e729      	b.n	8019c34 <tcp_input+0xb70>
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019de0:	4299      	cmp	r1, r3
 8019de2:	bf88      	it	hi
 8019de4:	b28b      	uxthhi	r3, r1
 8019de6:	e7c8      	b.n	8019d7a <tcp_input+0xcb6>
 8019de8:	0803e1e0 	.word	0x0803e1e0
 8019dec:	0803e154 	.word	0x0803e154
 8019df0:	08026800 	.word	0x08026800

08019df4 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
  recv_flags |= TF_CLOSED;
 8019df4:	4a02      	ldr	r2, [pc, #8]	; (8019e00 <tcp_trigger_input_pcb_close+0xc>)
 8019df6:	7813      	ldrb	r3, [r2, #0]
 8019df8:	f043 0310 	orr.w	r3, r3, #16
 8019dfc:	7013      	strb	r3, [r2, #0]
}
 8019dfe:	4770      	bx	lr
 8019e00:	200223c0 	.word	0x200223c0

08019e04 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8019e04:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8019e06:	4604      	mov	r4, r0
 8019e08:	b130      	cbz	r0, 8019e18 <tcp_output_segment_busy+0x14>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8019e0a:	6863      	ldr	r3, [r4, #4]
 8019e0c:	7b98      	ldrb	r0, [r3, #14]
    /* other reference found */
    return 1;
  }
  /* no other references found */
  return 0;
}
 8019e0e:	f110 30ff 	adds.w	r0, r0, #4294967295
 8019e12:	bf18      	it	ne
 8019e14:	2001      	movne	r0, #1
 8019e16:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8019e18:	4b03      	ldr	r3, [pc, #12]	; (8019e28 <tcp_output_segment_busy+0x24>)
 8019e1a:	f240 529a 	movw	r2, #1434	; 0x59a
 8019e1e:	4903      	ldr	r1, [pc, #12]	; (8019e2c <tcp_output_segment_busy+0x28>)
 8019e20:	4803      	ldr	r0, [pc, #12]	; (8019e30 <tcp_output_segment_busy+0x2c>)
 8019e22:	f006 fd79 	bl	8020918 <iprintf>
 8019e26:	e7f0      	b.n	8019e0a <tcp_output_segment_busy+0x6>
 8019e28:	0803e604 	.word	0x0803e604
 8019e2c:	0803e638 	.word	0x0803e638
 8019e30:	08026800 	.word	0x08026800

08019e34 <tcp_pbuf_prealloc>:
{
 8019e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019e38:	9c08      	ldr	r4, [sp, #32]
 8019e3a:	4607      	mov	r7, r0
 8019e3c:	460d      	mov	r5, r1
 8019e3e:	4690      	mov	r8, r2
 8019e40:	461e      	mov	r6, r3
 8019e42:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 8019e46:	f89d a028 	ldrb.w	sl, [sp, #40]	; 0x28
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8019e4a:	2c00      	cmp	r4, #0
 8019e4c:	d034      	beq.n	8019eb8 <tcp_pbuf_prealloc+0x84>
  if (length < max_length) {
 8019e4e:	4545      	cmp	r5, r8
 8019e50:	d20f      	bcs.n	8019e72 <tcp_pbuf_prealloc+0x3e>
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8019e52:	f019 0f02 	tst.w	r9, #2
 8019e56:	d009      	beq.n	8019e6c <tcp_pbuf_prealloc+0x38>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8019e58:	f205 211b 	addw	r1, r5, #539	; 0x21b
 8019e5c:	f021 0103 	bic.w	r1, r1, #3
 8019e60:	4541      	cmp	r1, r8
 8019e62:	460a      	mov	r2, r1
 8019e64:	bf28      	it	cs
 8019e66:	4642      	movcs	r2, r8
 8019e68:	b291      	uxth	r1, r2
 8019e6a:	e003      	b.n	8019e74 <tcp_pbuf_prealloc+0x40>
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8019e6c:	8b63      	ldrh	r3, [r4, #26]
 8019e6e:	065b      	lsls	r3, r3, #25
 8019e70:	d518      	bpl.n	8019ea4 <tcp_pbuf_prealloc+0x70>
 8019e72:	4629      	mov	r1, r5
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8019e74:	4638      	mov	r0, r7
 8019e76:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019e7a:	f7fc fc63 	bl	8016744 <pbuf_alloc>
  if (p == NULL) {
 8019e7e:	4604      	mov	r4, r0
 8019e80:	b168      	cbz	r0, 8019e9e <tcp_pbuf_prealloc+0x6a>
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8019e82:	6803      	ldr	r3, [r0, #0]
 8019e84:	b133      	cbz	r3, 8019e94 <tcp_pbuf_prealloc+0x60>
 8019e86:	4b10      	ldr	r3, [pc, #64]	; (8019ec8 <tcp_pbuf_prealloc+0x94>)
 8019e88:	f240 120b 	movw	r2, #267	; 0x10b
 8019e8c:	490f      	ldr	r1, [pc, #60]	; (8019ecc <tcp_pbuf_prealloc+0x98>)
 8019e8e:	4810      	ldr	r0, [pc, #64]	; (8019ed0 <tcp_pbuf_prealloc+0x9c>)
 8019e90:	f006 fd42 	bl	8020918 <iprintf>
  *oversize = p->len - length;
 8019e94:	8963      	ldrh	r3, [r4, #10]
 8019e96:	1b5b      	subs	r3, r3, r5
 8019e98:	8033      	strh	r3, [r6, #0]
  p->len = p->tot_len = length;
 8019e9a:	8125      	strh	r5, [r4, #8]
 8019e9c:	8165      	strh	r5, [r4, #10]
}
 8019e9e:	4620      	mov	r0, r4
 8019ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        (!(pcb->flags & TF_NODELAY) &&
 8019ea4:	f1ba 0f00 	cmp.w	sl, #0
 8019ea8:	d0d6      	beq.n	8019e58 <tcp_pbuf_prealloc+0x24>
         (!first_seg ||
 8019eaa:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8019eac:	2b00      	cmp	r3, #0
 8019eae:	d1d3      	bne.n	8019e58 <tcp_pbuf_prealloc+0x24>
          pcb->unsent != NULL ||
 8019eb0:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8019eb2:	2b00      	cmp	r3, #0
 8019eb4:	d1d0      	bne.n	8019e58 <tcp_pbuf_prealloc+0x24>
 8019eb6:	e7dc      	b.n	8019e72 <tcp_pbuf_prealloc+0x3e>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8019eb8:	4b03      	ldr	r3, [pc, #12]	; (8019ec8 <tcp_pbuf_prealloc+0x94>)
 8019eba:	22e9      	movs	r2, #233	; 0xe9
 8019ebc:	4905      	ldr	r1, [pc, #20]	; (8019ed4 <tcp_pbuf_prealloc+0xa0>)
 8019ebe:	4804      	ldr	r0, [pc, #16]	; (8019ed0 <tcp_pbuf_prealloc+0x9c>)
 8019ec0:	f006 fd2a 	bl	8020918 <iprintf>
 8019ec4:	e7c3      	b.n	8019e4e <tcp_pbuf_prealloc+0x1a>
 8019ec6:	bf00      	nop
 8019ec8:	0803e604 	.word	0x0803e604
 8019ecc:	0803e680 	.word	0x0803e680
 8019ed0:	08026800 	.word	0x08026800
 8019ed4:	0803e660 	.word	0x0803e660

08019ed8 <tcp_create_segment>:
{
 8019ed8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019edc:	460e      	mov	r6, r1
 8019ede:	4617      	mov	r7, r2
 8019ee0:	4699      	mov	r9, r3
 8019ee2:	f89d a028 	ldrb.w	sl, [sp, #40]	; 0x28
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8019ee6:	4680      	mov	r8, r0
 8019ee8:	2800      	cmp	r0, #0
 8019eea:	d052      	beq.n	8019f92 <tcp_create_segment+0xba>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8019eec:	2e00      	cmp	r6, #0
 8019eee:	d058      	beq.n	8019fa2 <tcp_create_segment+0xca>
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8019ef0:	2004      	movs	r0, #4
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8019ef2:	ea4f 058a 	mov.w	r5, sl, lsl #2
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8019ef6:	22a8      	movs	r2, #168	; 0xa8
 8019ef8:	4935      	ldr	r1, [pc, #212]	; (8019fd0 <tcp_create_segment+0xf8>)
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8019efa:	4005      	ands	r5, r0
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8019efc:	f7fc f8b6 	bl	801606c <memp_malloc_fn>
 8019f00:	4604      	mov	r4, r0
 8019f02:	2800      	cmp	r0, #0
 8019f04:	d05f      	beq.n	8019fc6 <tcp_create_segment+0xee>
  seg->flags = optflags;
 8019f06:	f880 a00a 	strb.w	sl, [r0, #10]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8019f0a:	fa1f fa85 	uxth.w	sl, r5
 8019f0e:	8933      	ldrh	r3, [r6, #8]
  seg->next = NULL;
 8019f10:	2200      	movs	r2, #0
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8019f12:	4553      	cmp	r3, sl
  seg->next = NULL;
 8019f14:	e9c0 2600 	strd	r2, r6, [r0]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8019f18:	d333      	bcc.n	8019f82 <tcp_create_segment+0xaa>
  seg->len = p->tot_len - optlen;
 8019f1a:	eba3 030a 	sub.w	r3, r3, sl
  if (pbuf_add_header(p, TCP_HLEN)) {
 8019f1e:	4630      	mov	r0, r6
 8019f20:	2114      	movs	r1, #20
  seg->len = p->tot_len - optlen;
 8019f22:	8123      	strh	r3, [r4, #8]
  if (pbuf_add_header(p, TCP_HLEN)) {
 8019f24:	f7fc fb60 	bl	80165e8 <pbuf_add_header>
 8019f28:	4606      	mov	r6, r0
 8019f2a:	2800      	cmp	r0, #0
 8019f2c:	d140      	bne.n	8019fb0 <tcp_create_segment+0xd8>
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8019f2e:	6863      	ldr	r3, [r4, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8019f30:	08ad      	lsrs	r5, r5, #2
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8019f32:	f8b8 0016 	ldrh.w	r0, [r8, #22]
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8019f36:	f8d3 a004 	ldr.w	sl, [r3, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8019f3a:	3505      	adds	r5, #5
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8019f3c:	f8c4 a00c 	str.w	sl, [r4, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8019f40:	f7fa fd24 	bl	801498c <lwip_htons>
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8019f44:	f8d4 b00c 	ldr.w	fp, [r4, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8019f48:	f8aa 0000 	strh.w	r0, [sl]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8019f4c:	f8b8 0018 	ldrh.w	r0, [r8, #24]
 8019f50:	f7fa fd1c 	bl	801498c <lwip_htons>
 8019f54:	f8ab 0002 	strh.w	r0, [fp, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8019f58:	4648      	mov	r0, r9
 8019f5a:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8019f5e:	f7fa fd19 	bl	8014994 <lwip_htonl>
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8019f62:	f8d4 800c 	ldr.w	r8, [r4, #12]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8019f66:	f8c9 0004 	str.w	r0, [r9, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8019f6a:	ea47 3005 	orr.w	r0, r7, r5, lsl #12
 8019f6e:	f7fa fd0d 	bl	801498c <lwip_htons>
  seg->tcphdr->urgp = 0;
 8019f72:	68e3      	ldr	r3, [r4, #12]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8019f74:	f8a8 000c 	strh.w	r0, [r8, #12]
  seg->tcphdr->urgp = 0;
 8019f78:	749e      	strb	r6, [r3, #18]
 8019f7a:	74de      	strb	r6, [r3, #19]
}
 8019f7c:	4620      	mov	r0, r4
 8019f7e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8019f82:	4b13      	ldr	r3, [pc, #76]	; (8019fd0 <tcp_create_segment+0xf8>)
 8019f84:	22b0      	movs	r2, #176	; 0xb0
 8019f86:	4913      	ldr	r1, [pc, #76]	; (8019fd4 <tcp_create_segment+0xfc>)
 8019f88:	4813      	ldr	r0, [pc, #76]	; (8019fd8 <tcp_create_segment+0x100>)
 8019f8a:	f006 fcc5 	bl	8020918 <iprintf>
 8019f8e:	8933      	ldrh	r3, [r6, #8]
 8019f90:	e7c3      	b.n	8019f1a <tcp_create_segment+0x42>
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8019f92:	4b0f      	ldr	r3, [pc, #60]	; (8019fd0 <tcp_create_segment+0xf8>)
 8019f94:	22a3      	movs	r2, #163	; 0xa3
 8019f96:	4911      	ldr	r1, [pc, #68]	; (8019fdc <tcp_create_segment+0x104>)
 8019f98:	480f      	ldr	r0, [pc, #60]	; (8019fd8 <tcp_create_segment+0x100>)
 8019f9a:	f006 fcbd 	bl	8020918 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8019f9e:	2e00      	cmp	r6, #0
 8019fa0:	d1a6      	bne.n	8019ef0 <tcp_create_segment+0x18>
 8019fa2:	4b0b      	ldr	r3, [pc, #44]	; (8019fd0 <tcp_create_segment+0xf8>)
 8019fa4:	22a4      	movs	r2, #164	; 0xa4
 8019fa6:	490e      	ldr	r1, [pc, #56]	; (8019fe0 <tcp_create_segment+0x108>)
 8019fa8:	480b      	ldr	r0, [pc, #44]	; (8019fd8 <tcp_create_segment+0x100>)
 8019faa:	f006 fcb5 	bl	8020918 <iprintf>
 8019fae:	e79f      	b.n	8019ef0 <tcp_create_segment+0x18>
    TCP_STATS_INC(tcp.err);
 8019fb0:	4a0c      	ldr	r2, [pc, #48]	; (8019fe4 <tcp_create_segment+0x10c>)
    tcp_seg_free(seg);
 8019fb2:	4620      	mov	r0, r4
    return NULL;
 8019fb4:	2400      	movs	r4, #0
    TCP_STATS_INC(tcp.err);
 8019fb6:	f8b2 30a4 	ldrh.w	r3, [r2, #164]	; 0xa4
 8019fba:	3301      	adds	r3, #1
 8019fbc:	f8a2 30a4 	strh.w	r3, [r2, #164]	; 0xa4
    tcp_seg_free(seg);
 8019fc0:	f7fd f986 	bl	80172d0 <tcp_seg_free>
    return NULL;
 8019fc4:	e7da      	b.n	8019f7c <tcp_create_segment+0xa4>
    pbuf_free(p);
 8019fc6:	4630      	mov	r0, r6
 8019fc8:	f7fc fb4e 	bl	8016668 <pbuf_free>
    return NULL;
 8019fcc:	e7d6      	b.n	8019f7c <tcp_create_segment+0xa4>
 8019fce:	bf00      	nop
 8019fd0:	0803e604 	.word	0x0803e604
 8019fd4:	0803e398 	.word	0x0803e398
 8019fd8:	08026800 	.word	0x08026800
 8019fdc:	0803e354 	.word	0x0803e354
 8019fe0:	0803e374 	.word	0x0803e374
 8019fe4:	2003611c 	.word	0x2003611c

08019fe8 <tcp_output_alloc_header_common.constprop.4>:
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8019fe8:	3114      	adds	r1, #20
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 8019fea:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8019fee:	b289      	uxth	r1, r1
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 8019ff0:	4680      	mov	r8, r0
 8019ff2:	4691      	mov	r9, r2
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8019ff4:	2022      	movs	r0, #34	; 0x22
 8019ff6:	f44f 7220 	mov.w	r2, #640	; 0x280
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 8019ffa:	469b      	mov	fp, r3
 8019ffc:	f8bd a028 	ldrh.w	sl, [sp, #40]	; 0x28
 801a000:	f89d 702c 	ldrb.w	r7, [sp, #44]	; 0x2c
 801a004:	f8bd 6030 	ldrh.w	r6, [sp, #48]	; 0x30
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801a008:	f7fc fb9c 	bl	8016744 <pbuf_alloc>
  if (p != NULL) {
 801a00c:	4605      	mov	r5, r0
 801a00e:	b1f8      	cbz	r0, 801a050 <tcp_output_alloc_header_common.constprop.4+0x68>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801a010:	8943      	ldrh	r3, [r0, #10]
 801a012:	2b13      	cmp	r3, #19
 801a014:	d91f      	bls.n	801a056 <tcp_output_alloc_header_common.constprop.4+0x6e>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801a016:	686c      	ldr	r4, [r5, #4]
    tcphdr->src = lwip_htons(src_port);
 801a018:	4658      	mov	r0, fp
 801a01a:	f7fa fcb7 	bl	801498c <lwip_htons>
 801a01e:	8020      	strh	r0, [r4, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801a020:	4650      	mov	r0, sl
 801a022:	f7fa fcb3 	bl	801498c <lwip_htons>
    tcphdr->seqno = seqno_be;
 801a026:	f8c4 9004 	str.w	r9, [r4, #4]
    tcphdr->dest = lwip_htons(dst_port);
 801a02a:	8060      	strh	r0, [r4, #2]
    tcphdr->ackno = lwip_htonl(ackno);
 801a02c:	4640      	mov	r0, r8
 801a02e:	f7fa fcb1 	bl	8014994 <lwip_htonl>
 801a032:	60a0      	str	r0, [r4, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801a034:	f447 40a0 	orr.w	r0, r7, #20480	; 0x5000
 801a038:	f7fa fca8 	bl	801498c <lwip_htons>
 801a03c:	81a0      	strh	r0, [r4, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801a03e:	4630      	mov	r0, r6
 801a040:	f7fa fca4 	bl	801498c <lwip_htons>
    tcphdr->chksum = 0;
 801a044:	2300      	movs	r3, #0
    tcphdr->wnd = lwip_htons(wnd);
 801a046:	81e0      	strh	r0, [r4, #14]
    tcphdr->chksum = 0;
 801a048:	7423      	strb	r3, [r4, #16]
 801a04a:	7463      	strb	r3, [r4, #17]
    tcphdr->urgp = 0;
 801a04c:	74a3      	strb	r3, [r4, #18]
 801a04e:	74e3      	strb	r3, [r4, #19]
  }
  return p;
}
 801a050:	4628      	mov	r0, r5
 801a052:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801a056:	4b04      	ldr	r3, [pc, #16]	; (801a068 <tcp_output_alloc_header_common.constprop.4+0x80>)
 801a058:	f240 7224 	movw	r2, #1828	; 0x724
 801a05c:	4903      	ldr	r1, [pc, #12]	; (801a06c <tcp_output_alloc_header_common.constprop.4+0x84>)
 801a05e:	4804      	ldr	r0, [pc, #16]	; (801a070 <tcp_output_alloc_header_common.constprop.4+0x88>)
 801a060:	f006 fc5a 	bl	8020918 <iprintf>
 801a064:	e7d7      	b.n	801a016 <tcp_output_alloc_header_common.constprop.4+0x2e>
 801a066:	bf00      	nop
 801a068:	0803e604 	.word	0x0803e604
 801a06c:	0803e580 	.word	0x0803e580
 801a070:	08026800 	.word	0x08026800

0801a074 <tcp_output_alloc_header.constprop.3>:
 * @param datalen length of tcp data to reserve in pbuf
 * @param seqno_be seqno in network byte order (big-endian)
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 801a074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a078:	460f      	mov	r7, r1
 801a07a:	b084      	sub	sp, #16
 801a07c:	4690      	mov	r8, r2
                        u32_t seqno_be /* already in network byte order */)
{
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801a07e:	4604      	mov	r4, r0
 801a080:	b198      	cbz	r0, 801a0aa <tcp_output_alloc_header.constprop.3+0x36>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801a082:	8d66      	ldrh	r6, [r4, #42]	; 0x2a
 801a084:	2510      	movs	r5, #16
 801a086:	8ae3      	ldrh	r3, [r4, #22]
 801a088:	4642      	mov	r2, r8
 801a08a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801a08c:	4639      	mov	r1, r7
 801a08e:	e9cd 5601 	strd	r5, r6, [sp, #4]
 801a092:	8b25      	ldrh	r5, [r4, #24]
 801a094:	9500      	str	r5, [sp, #0]
 801a096:	f7ff ffa7 	bl	8019fe8 <tcp_output_alloc_header_common.constprop.4>
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801a09a:	b118      	cbz	r0, 801a0a4 <tcp_output_alloc_header.constprop.3+0x30>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801a09c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 801a09e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a0a0:	4413      	add	r3, r2
 801a0a2:	62e3      	str	r3, [r4, #44]	; 0x2c
  }
  return p;
}
 801a0a4:	b004      	add	sp, #16
 801a0a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801a0aa:	4b04      	ldr	r3, [pc, #16]	; (801a0bc <tcp_output_alloc_header.constprop.3+0x48>)
 801a0ac:	f240 7242 	movw	r2, #1858	; 0x742
 801a0b0:	4903      	ldr	r1, [pc, #12]	; (801a0c0 <tcp_output_alloc_header.constprop.3+0x4c>)
 801a0b2:	4804      	ldr	r0, [pc, #16]	; (801a0c4 <tcp_output_alloc_header.constprop.3+0x50>)
 801a0b4:	f006 fc30 	bl	8020918 <iprintf>
 801a0b8:	e7e3      	b.n	801a082 <tcp_output_alloc_header.constprop.3+0xe>
 801a0ba:	bf00      	nop
 801a0bc:	0803e604 	.word	0x0803e604
 801a0c0:	0803e558 	.word	0x0803e558
 801a0c4:	08026800 	.word	0x08026800

0801a0c8 <tcp_output_fill_options.isra.0.constprop.5>:
{
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801a0c8:	b100      	cbz	r0, 801a0cc <tcp_output_fill_options.isra.0.constprop.5+0x4>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801a0ca:	4770      	bx	lr
  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801a0cc:	4b03      	ldr	r3, [pc, #12]	; (801a0dc <tcp_output_fill_options.isra.0.constprop.5+0x14>)
 801a0ce:	f240 7256 	movw	r2, #1878	; 0x756
 801a0d2:	4903      	ldr	r1, [pc, #12]	; (801a0e0 <tcp_output_fill_options.isra.0.constprop.5+0x18>)
 801a0d4:	4803      	ldr	r0, [pc, #12]	; (801a0e4 <tcp_output_fill_options.isra.0.constprop.5+0x1c>)
 801a0d6:	f006 bc1f 	b.w	8020918 <iprintf>
 801a0da:	bf00      	nop
 801a0dc:	0803e604 	.word	0x0803e604
 801a0e0:	0803e5dc 	.word	0x0803e5dc
 801a0e4:	08026800 	.word	0x08026800

0801a0e8 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801a0e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a0ec:	4605      	mov	r5, r0
 801a0ee:	b085      	sub	sp, #20
 801a0f0:	4690      	mov	r8, r2
 801a0f2:	461e      	mov	r6, r3
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801a0f4:	460c      	mov	r4, r1
 801a0f6:	2900      	cmp	r1, #0
 801a0f8:	d03d      	beq.n	801a176 <tcp_output_control_segment+0x8e>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801a0fa:	2d00      	cmp	r5, #0
 801a0fc:	d044      	beq.n	801a188 <tcp_output_control_segment+0xa0>
 801a0fe:	7a28      	ldrb	r0, [r5, #8]
 801a100:	bb58      	cbnz	r0, 801a15a <tcp_output_control_segment+0x72>
    return ip_route(src, dst);
 801a102:	4630      	mov	r0, r6
 801a104:	f003 ff82 	bl	801e00c <ip4_route>

  netif = tcp_route(pcb, src, dst);
  if (netif == NULL) {
 801a108:	4607      	mov	r7, r0
 801a10a:	b358      	cbz	r0, 801a164 <tcp_output_control_segment+0x7c>
    err = ERR_RTE;
  } else {
    u8_t ttl, tos;
#if CHECKSUM_GEN_TCP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_TCP) {
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
 801a10c:	f8d4 9004 	ldr.w	r9, [r4, #4]
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801a110:	4643      	mov	r3, r8
 801a112:	8922      	ldrh	r2, [r4, #8]
 801a114:	2106      	movs	r1, #6
 801a116:	9600      	str	r6, [sp, #0]
 801a118:	4620      	mov	r0, r4
 801a11a:	f7fb f9f3 	bl	8015504 <ip_chksum_pseudo>
 801a11e:	f8a9 0010 	strh.w	r0, [r9, #16]
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801a122:	7aeb      	ldrb	r3, [r5, #11]
      tos = pcb->tos;
 801a124:	7aad      	ldrb	r5, [r5, #10]
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
      tos = 0;
    }
    TCP_STATS_INC(tcp.xmit);
 801a126:	f8df c094 	ldr.w	ip, [pc, #148]	; 801a1bc <tcp_output_control_segment+0xd4>
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801a12a:	f04f 0e06 	mov.w	lr, #6
 801a12e:	9500      	str	r5, [sp, #0]
 801a130:	4632      	mov	r2, r6
    TCP_STATS_INC(tcp.xmit);
 801a132:	f8bc 0090 	ldrh.w	r0, [ip, #144]	; 0x90
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801a136:	4641      	mov	r1, r8
 801a138:	f8cd e004 	str.w	lr, [sp, #4]
    TCP_STATS_INC(tcp.xmit);
 801a13c:	1c45      	adds	r5, r0, #1
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801a13e:	9702      	str	r7, [sp, #8]
 801a140:	4620      	mov	r0, r4
    TCP_STATS_INC(tcp.xmit);
 801a142:	f8ac 5090 	strh.w	r5, [ip, #144]	; 0x90
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801a146:	f004 f979 	bl	801e43c <ip4_output_if>
 801a14a:	4605      	mov	r5, r0
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801a14c:	4620      	mov	r0, r4
 801a14e:	f7fc fa8b 	bl	8016668 <pbuf_free>
  return err;
}
 801a152:	4628      	mov	r0, r5
 801a154:	b005      	add	sp, #20
 801a156:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return netif_get_by_index(pcb->netif_idx);
 801a15a:	f7fc f99f 	bl	801649c <netif_get_by_index>
  if (netif == NULL) {
 801a15e:	4607      	mov	r7, r0
 801a160:	2800      	cmp	r0, #0
 801a162:	d1d3      	bne.n	801a10c <tcp_output_control_segment+0x24>
    err = ERR_RTE;
 801a164:	f06f 0503 	mvn.w	r5, #3
  pbuf_free(p);
 801a168:	4620      	mov	r0, r4
 801a16a:	f7fc fa7d 	bl	8016668 <pbuf_free>
}
 801a16e:	4628      	mov	r0, r5
 801a170:	b005      	add	sp, #20
 801a172:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801a176:	4b0e      	ldr	r3, [pc, #56]	; (801a1b0 <tcp_output_control_segment+0xc8>)
 801a178:	f240 7287 	movw	r2, #1927	; 0x787
 801a17c:	490d      	ldr	r1, [pc, #52]	; (801a1b4 <tcp_output_control_segment+0xcc>)
 801a17e:	480e      	ldr	r0, [pc, #56]	; (801a1b8 <tcp_output_control_segment+0xd0>)
 801a180:	f006 fbca 	bl	8020918 <iprintf>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801a184:	2d00      	cmp	r5, #0
 801a186:	d1ba      	bne.n	801a0fe <tcp_output_control_segment+0x16>
    return ip_route(src, dst);
 801a188:	4630      	mov	r0, r6
 801a18a:	f003 ff3f 	bl	801e00c <ip4_route>
  if (netif == NULL) {
 801a18e:	4607      	mov	r7, r0
 801a190:	2800      	cmp	r0, #0
 801a192:	d0e7      	beq.n	801a164 <tcp_output_control_segment+0x7c>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
 801a194:	f8d4 9004 	ldr.w	r9, [r4, #4]
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801a198:	4643      	mov	r3, r8
 801a19a:	8922      	ldrh	r2, [r4, #8]
 801a19c:	2106      	movs	r1, #6
 801a19e:	9600      	str	r6, [sp, #0]
 801a1a0:	4620      	mov	r0, r4
 801a1a2:	f7fb f9af 	bl	8015504 <ip_chksum_pseudo>
      ttl = TCP_TTL;
 801a1a6:	23ff      	movs	r3, #255	; 0xff
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801a1a8:	f8a9 0010 	strh.w	r0, [r9, #16]
 801a1ac:	e7bb      	b.n	801a126 <tcp_output_control_segment+0x3e>
 801a1ae:	bf00      	nop
 801a1b0:	0803e604 	.word	0x0803e604
 801a1b4:	0803e5b0 	.word	0x0803e5b0
 801a1b8:	08026800 	.word	0x08026800
 801a1bc:	2003611c 	.word	0x2003611c

0801a1c0 <tcp_write>:
{
 801a1c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t oversize = 0;
 801a1c4:	2400      	movs	r4, #0
{
 801a1c6:	b091      	sub	sp, #68	; 0x44
 801a1c8:	9105      	str	r1, [sp, #20]
 801a1ca:	930a      	str	r3, [sp, #40]	; 0x28
  u16_t oversize = 0;
 801a1cc:	f8ad 403e 	strh.w	r4, [sp, #62]	; 0x3e
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801a1d0:	2800      	cmp	r0, #0
 801a1d2:	f000 82f2 	beq.w	801a7ba <tcp_write+0x5fa>
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 801a1d6:	f8b0 3062 	ldrh.w	r3, [r0, #98]	; 0x62
 801a1da:	4607      	mov	r7, r0
 801a1dc:	f8b0 b032 	ldrh.w	fp, [r0, #50]	; 0x32
 801a1e0:	085b      	lsrs	r3, r3, #1
 801a1e2:	455b      	cmp	r3, fp
 801a1e4:	bf28      	it	cs
 801a1e6:	465b      	movcs	r3, fp
  mss_local = mss_local ? mss_local : pcb->mss;
 801a1e8:	2b00      	cmp	r3, #0
 801a1ea:	bf18      	it	ne
 801a1ec:	469b      	movne	fp, r3
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801a1ee:	9b05      	ldr	r3, [sp, #20]
 801a1f0:	2b00      	cmp	r3, #0
 801a1f2:	f000 82ce 	beq.w	801a792 <tcp_write+0x5d2>
  if ((pcb->state != ESTABLISHED) &&
 801a1f6:	7d03      	ldrb	r3, [r0, #20]
 801a1f8:	4692      	mov	sl, r2
      (pcb->state != CLOSE_WAIT) &&
 801a1fa:	1e9a      	subs	r2, r3, #2
      (pcb->state != SYN_SENT) &&
 801a1fc:	2a02      	cmp	r2, #2
 801a1fe:	d902      	bls.n	801a206 <tcp_write+0x46>
 801a200:	2b07      	cmp	r3, #7
 801a202:	f040 8289 	bne.w	801a718 <tcp_write+0x558>
  } else if (len == 0) {
 801a206:	f1ba 0f00 	cmp.w	sl, #0
 801a20a:	d078      	beq.n	801a2fe <tcp_write+0x13e>
  if (len > pcb->snd_buf) {
 801a20c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 801a210:	4553      	cmp	r3, sl
 801a212:	f0c0 82aa 	bcc.w	801a76a <tcp_write+0x5aa>
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 801a216:	f8b7 6066 	ldrh.w	r6, [r7, #102]	; 0x66
 801a21a:	2e08      	cmp	r6, #8
 801a21c:	f200 82ac 	bhi.w	801a778 <tcp_write+0x5b8>
 801a220:	6f3b      	ldr	r3, [r7, #112]	; 0x70
  if (pcb->snd_queuelen != 0) {
 801a222:	2e00      	cmp	r6, #0
 801a224:	d05e      	beq.n	801a2e4 <tcp_write+0x124>
 801a226:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 801a228:	9209      	str	r2, [sp, #36]	; 0x24
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801a22a:	2b00      	cmp	r3, #0
 801a22c:	d16b      	bne.n	801a306 <tcp_write+0x146>
 801a22e:	2a00      	cmp	r2, #0
 801a230:	f000 826d 	beq.w	801a70e <tcp_write+0x54e>
 801a234:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a236:	e000      	b.n	801a23a <tcp_write+0x7a>
 801a238:	461a      	mov	r2, r3
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801a23a:	6813      	ldr	r3, [r2, #0]
 801a23c:	2b00      	cmp	r3, #0
 801a23e:	d1fb      	bne.n	801a238 <tcp_write+0x78>
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801a240:	7a95      	ldrb	r5, [r2, #10]
 801a242:	4699      	mov	r9, r3
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801a244:	8913      	ldrh	r3, [r2, #8]
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801a246:	00ad      	lsls	r5, r5, #2
 801a248:	9209      	str	r2, [sp, #36]	; 0x24
 801a24a:	f005 0504 	and.w	r5, r5, #4
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801a24e:	195a      	adds	r2, r3, r5
 801a250:	4593      	cmp	fp, r2
 801a252:	f2c0 81d3 	blt.w	801a5fc <tcp_write+0x43c>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801a256:	ebab 0403 	sub.w	r4, fp, r3
    oversize = pcb->unsent_oversize;
 801a25a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
    space = mss_local - (last_unsent->len + unsent_optlen);
 801a25e:	1b64      	subs	r4, r4, r5
    oversize = pcb->unsent_oversize;
 801a260:	930b      	str	r3, [sp, #44]	; 0x2c
 801a262:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    space = mss_local - (last_unsent->len + unsent_optlen);
 801a266:	b2a4      	uxth	r4, r4
    if (oversize > 0) {
 801a268:	2b00      	cmp	r3, #0
 801a26a:	f040 8100 	bne.w	801a46e <tcp_write+0x2ae>
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801a26e:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801a272:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a274:	459a      	cmp	sl, r3
 801a276:	f240 8153 	bls.w	801a520 <tcp_write+0x360>
 801a27a:	2c00      	cmp	r4, #0
 801a27c:	f000 8150 	beq.w	801a520 <tcp_write+0x360>
 801a280:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a282:	8912      	ldrh	r2, [r2, #8]
 801a284:	920d      	str	r2, [sp, #52]	; 0x34
 801a286:	2a00      	cmp	r2, #0
 801a288:	f000 81c2 	beq.w	801a610 <tcp_write+0x450>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801a28c:	ebaa 0503 	sub.w	r5, sl, r3
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801a290:	9b0a      	ldr	r3, [sp, #40]	; 0x28
      u16_t seglen = LWIP_MIN(space, len - pos);
 801a292:	42a5      	cmp	r5, r4
 801a294:	bfa8      	it	ge
 801a296:	4625      	movge	r5, r4
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801a298:	07db      	lsls	r3, r3, #31
      u16_t seglen = LWIP_MIN(space, len - pos);
 801a29a:	fa1f f885 	uxth.w	r8, r5
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801a29e:	f100 823e 	bmi.w	801a71e <tcp_write+0x55e>
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801a2a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a2a4:	685b      	ldr	r3, [r3, #4]
 801a2a6:	e000      	b.n	801a2aa <tcp_write+0xea>
 801a2a8:	4613      	mov	r3, r2
 801a2aa:	681a      	ldr	r2, [r3, #0]
 801a2ac:	2a00      	cmp	r2, #0
 801a2ae:	d1fb      	bne.n	801a2a8 <tcp_write+0xe8>
 801a2b0:	920c      	str	r2, [sp, #48]	; 0x30
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801a2b2:	7b1a      	ldrb	r2, [r3, #12]
 801a2b4:	f012 0fc0 	tst.w	r2, #192	; 0xc0
 801a2b8:	f040 8104 	bne.w	801a4c4 <tcp_write+0x304>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 801a2bc:	895a      	ldrh	r2, [r3, #10]
 801a2be:	685b      	ldr	r3, [r3, #4]
 801a2c0:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801a2c2:	9a05      	ldr	r2, [sp, #20]
 801a2c4:	429a      	cmp	r2, r3
 801a2c6:	f040 80fd 	bne.w	801a4c4 <tcp_write+0x304>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801a2ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a2cc:	2b00      	cmp	r3, #0
 801a2ce:	f040 827e 	bne.w	801a7ce <tcp_write+0x60e>
          extendlen = seglen;
 801a2d2:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
      pos += seglen;
 801a2d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a2d8:	eb08 0403 	add.w	r4, r8, r3
 801a2dc:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 801a2e0:	b2a4      	uxth	r4, r4
 801a2e2:	e121      	b.n	801a528 <tcp_write+0x368>
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801a2e4:	b923      	cbnz	r3, 801a2f0 <tcp_write+0x130>
 801a2e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801a2e8:	9309      	str	r3, [sp, #36]	; 0x24
 801a2ea:	2b00      	cmp	r3, #0
 801a2ec:	f000 81c1 	beq.w	801a672 <tcp_write+0x4b2>
 801a2f0:	4b97      	ldr	r3, [pc, #604]	; (801a550 <tcp_write+0x390>)
 801a2f2:	f240 1259 	movw	r2, #345	; 0x159
 801a2f6:	4997      	ldr	r1, [pc, #604]	; (801a554 <tcp_write+0x394>)
 801a2f8:	4897      	ldr	r0, [pc, #604]	; (801a558 <tcp_write+0x398>)
 801a2fa:	f006 fb0d 	bl	8020918 <iprintf>
 801a2fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801a300:	f8b7 6066 	ldrh.w	r6, [r7, #102]	; 0x66
 801a304:	9309      	str	r3, [sp, #36]	; 0x24
  if (pcb->unsent != NULL) {
 801a306:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a308:	2b00      	cmp	r3, #0
 801a30a:	d193      	bne.n	801a234 <tcp_write+0x74>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801a30c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 801a310:	2b00      	cmp	r3, #0
 801a312:	f040 80cf 	bne.w	801a4b4 <tcp_write+0x2f4>
  while (pos < len) {
 801a316:	f1ba 0f00 	cmp.w	sl, #0
 801a31a:	f000 8262 	beq.w	801a7e2 <tcp_write+0x622>
 801a31e:	2300      	movs	r3, #0
 801a320:	461c      	mov	r4, r3
 801a322:	930d      	str	r3, [sp, #52]	; 0x34
 801a324:	930b      	str	r3, [sp, #44]	; 0x2c
 801a326:	9309      	str	r3, [sp, #36]	; 0x24
 801a328:	930c      	str	r3, [sp, #48]	; 0x30
 801a32a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a32c:	f04f 0900 	mov.w	r9, #0
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801a330:	f8cd b018 	str.w	fp, [sp, #24]
 801a334:	f003 0301 	and.w	r3, r3, #1
 801a338:	46cb      	mov	fp, r9
 801a33a:	9308      	str	r3, [sp, #32]
 801a33c:	e042      	b.n	801a3c4 <tcp_write+0x204>
 801a33e:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801a342:	2b00      	cmp	r3, #0
 801a344:	f040 80d4 	bne.w	801a4f0 <tcp_write+0x330>
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801a348:	2201      	movs	r2, #1
 801a34a:	4629      	mov	r1, r5
 801a34c:	2036      	movs	r0, #54	; 0x36
 801a34e:	f7fc f9f9 	bl	8016744 <pbuf_alloc>
 801a352:	4603      	mov	r3, r0
 801a354:	2800      	cmp	r0, #0
 801a356:	d067      	beq.n	801a428 <tcp_write+0x268>
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801a358:	9a05      	ldr	r2, [sp, #20]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801a35a:	2100      	movs	r1, #0
 801a35c:	2036      	movs	r0, #54	; 0x36
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801a35e:	9307      	str	r3, [sp, #28]
 801a360:	eb02 0c04 	add.w	ip, r2, r4
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801a364:	f44f 7220 	mov.w	r2, #640	; 0x280
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801a368:	f8c3 c004 	str.w	ip, [r3, #4]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801a36c:	f7fc f9ea 	bl	8016744 <pbuf_alloc>
 801a370:	9b07      	ldr	r3, [sp, #28]
 801a372:	4680      	mov	r8, r0
 801a374:	2800      	cmp	r0, #0
 801a376:	f000 814f 	beq.w	801a618 <tcp_write+0x458>
      pbuf_cat(p/*header*/, p2/*data*/);
 801a37a:	4619      	mov	r1, r3
 801a37c:	f7fc fafc 	bl	8016978 <pbuf_cat>
    queuelen += pbuf_clen(p);
 801a380:	4640      	mov	r0, r8
 801a382:	f7fc fad9 	bl	8016938 <pbuf_clen>
 801a386:	4406      	add	r6, r0
 801a388:	b2b6      	uxth	r6, r6
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801a38a:	2e09      	cmp	r6, #9
 801a38c:	d849      	bhi.n	801a422 <tcp_write+0x262>
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 801a38e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801a390:	2200      	movs	r2, #0
 801a392:	4641      	mov	r1, r8
 801a394:	4638      	mov	r0, r7
 801a396:	4423      	add	r3, r4
 801a398:	9200      	str	r2, [sp, #0]
 801a39a:	f7ff fd9d 	bl	8019ed8 <tcp_create_segment>
 801a39e:	4680      	mov	r8, r0
 801a3a0:	2800      	cmp	r0, #0
 801a3a2:	d041      	beq.n	801a428 <tcp_write+0x268>
    if (queue == NULL) {
 801a3a4:	f1b9 0f00 	cmp.w	r9, #0
 801a3a8:	f000 80a0 	beq.w	801a4ec <tcp_write+0x32c>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801a3ac:	f1bb 0f00 	cmp.w	fp, #0
 801a3b0:	f000 80a6 	beq.w	801a500 <tcp_write+0x340>
      prev_seg->next = seg;
 801a3b4:	f8cb 8000 	str.w	r8, [fp]
    pos += seglen;
 801a3b8:	442c      	add	r4, r5
 801a3ba:	46c3      	mov	fp, r8
 801a3bc:	b2a4      	uxth	r4, r4
  while (pos < len) {
 801a3be:	45a2      	cmp	sl, r4
 801a3c0:	f240 80b5 	bls.w	801a52e <tcp_write+0x36e>
    u16_t left = len - pos;
 801a3c4:	ebaa 0504 	sub.w	r5, sl, r4
    u16_t seglen = LWIP_MIN(left, max_len);
 801a3c8:	9b06      	ldr	r3, [sp, #24]
 801a3ca:	b2ad      	uxth	r5, r5
 801a3cc:	429d      	cmp	r5, r3
 801a3ce:	bf28      	it	cs
 801a3d0:	461d      	movcs	r5, r3
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801a3d2:	9b08      	ldr	r3, [sp, #32]
    u16_t seglen = LWIP_MIN(left, max_len);
 801a3d4:	b2ad      	uxth	r5, r5
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801a3d6:	2b00      	cmp	r3, #0
 801a3d8:	d0b1      	beq.n	801a33e <tcp_write+0x17e>
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 801a3da:	fab9 fc89 	clz	ip, r9
 801a3de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a3e0:	9a06      	ldr	r2, [sp, #24]
 801a3e2:	4629      	mov	r1, r5
 801a3e4:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 801a3e8:	2036      	movs	r0, #54	; 0x36
 801a3ea:	e9cd 7300 	strd	r7, r3, [sp]
 801a3ee:	f8cd c008 	str.w	ip, [sp, #8]
 801a3f2:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 801a3f6:	f7ff fd1d 	bl	8019e34 <tcp_pbuf_prealloc>
 801a3fa:	4680      	mov	r8, r0
 801a3fc:	b1a0      	cbz	r0, 801a428 <tcp_write+0x268>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801a3fe:	8943      	ldrh	r3, [r0, #10]
 801a400:	42ab      	cmp	r3, r5
 801a402:	f0c0 8085 	bcc.w	801a510 <tcp_write+0x350>
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 801a406:	9b05      	ldr	r3, [sp, #20]
 801a408:	462a      	mov	r2, r5
 801a40a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801a40e:	1919      	adds	r1, r3, r4
 801a410:	f005 fadd 	bl	801f9ce <memcpy>
    queuelen += pbuf_clen(p);
 801a414:	4640      	mov	r0, r8
 801a416:	f7fc fa8f 	bl	8016938 <pbuf_clen>
 801a41a:	4406      	add	r6, r0
 801a41c:	b2b6      	uxth	r6, r6
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801a41e:	2e09      	cmp	r6, #9
 801a420:	d9b5      	bls.n	801a38e <tcp_write+0x1ce>
      pbuf_free(p);
 801a422:	4640      	mov	r0, r8
 801a424:	f7fc f920 	bl	8016668 <pbuf_free>
  TCP_STATS_INC(tcp.memerr);
 801a428:	494c      	ldr	r1, [pc, #304]	; (801a55c <tcp_write+0x39c>)
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a42a:	8b7a      	ldrh	r2, [r7, #26]
  TCP_STATS_INC(tcp.memerr);
 801a42c:	f8b1 309c 	ldrh.w	r3, [r1, #156]	; 0x9c
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a430:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  TCP_STATS_INC(tcp.memerr);
 801a434:	3301      	adds	r3, #1
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a436:	837a      	strh	r2, [r7, #26]
  TCP_STATS_INC(tcp.memerr);
 801a438:	f8a1 309c 	strh.w	r3, [r1, #156]	; 0x9c
  if (concat_p != NULL) {
 801a43c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801a43e:	b113      	cbz	r3, 801a446 <tcp_write+0x286>
    pbuf_free(concat_p);
 801a440:	4618      	mov	r0, r3
 801a442:	f7fc f911 	bl	8016668 <pbuf_free>
  if (queue != NULL) {
 801a446:	f1b9 0f00 	cmp.w	r9, #0
 801a44a:	d002      	beq.n	801a452 <tcp_write+0x292>
    tcp_segs_free(queue);
 801a44c:	4648      	mov	r0, r9
 801a44e:	f7fc ff4d 	bl	80172ec <tcp_segs_free>
  if (pcb->snd_queuelen != 0) {
 801a452:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 801a456:	b12b      	cbz	r3, 801a464 <tcp_write+0x2a4>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 801a458:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801a45a:	b91b      	cbnz	r3, 801a464 <tcp_write+0x2a4>
 801a45c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801a45e:	2b00      	cmp	r3, #0
 801a460:	f000 80de 	beq.w	801a620 <tcp_write+0x460>
  return ERR_MEM;
 801a464:	f04f 30ff 	mov.w	r0, #4294967295
}
 801a468:	b011      	add	sp, #68	; 0x44
 801a46a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801a46e:	42a3      	cmp	r3, r4
 801a470:	f200 80e3 	bhi.w	801a63a <tcp_write+0x47a>
 801a474:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801a476:	4553      	cmp	r3, sl
 801a478:	461a      	mov	r2, r3
 801a47a:	bf28      	it	cs
 801a47c:	4652      	movcs	r2, sl
 801a47e:	42a2      	cmp	r2, r4
 801a480:	bfa8      	it	ge
 801a482:	4622      	movge	r2, r4
 801a484:	b292      	uxth	r2, r2
      oversize -= oversize_used;
 801a486:	1a9b      	subs	r3, r3, r2
      space -= oversize_used;
 801a488:	1aa4      	subs	r4, r4, r2
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801a48a:	920b      	str	r2, [sp, #44]	; 0x2c
      oversize -= oversize_used;
 801a48c:	b29b      	uxth	r3, r3
      space -= oversize_used;
 801a48e:	b2a4      	uxth	r4, r4
      oversize -= oversize_used;
 801a490:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 801a494:	2b00      	cmp	r3, #0
 801a496:	f000 80cd 	beq.w	801a634 <tcp_write+0x474>
 801a49a:	4592      	cmp	sl, r2
 801a49c:	f000 80ca 	beq.w	801a634 <tcp_write+0x474>
 801a4a0:	4b2b      	ldr	r3, [pc, #172]	; (801a550 <tcp_write+0x390>)
 801a4a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 801a4a6:	492e      	ldr	r1, [pc, #184]	; (801a560 <tcp_write+0x3a0>)
 801a4a8:	482b      	ldr	r0, [pc, #172]	; (801a558 <tcp_write+0x398>)
 801a4aa:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 801a4ae:	f006 fa33 	bl	8020918 <iprintf>
 801a4b2:	e6de      	b.n	801a272 <tcp_write+0xb2>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801a4b4:	4b26      	ldr	r3, [pc, #152]	; (801a550 <tcp_write+0x390>)
 801a4b6:	f240 224b 	movw	r2, #587	; 0x24b
 801a4ba:	492a      	ldr	r1, [pc, #168]	; (801a564 <tcp_write+0x3a4>)
 801a4bc:	4826      	ldr	r0, [pc, #152]	; (801a558 <tcp_write+0x398>)
 801a4be:	f006 fa2b 	bl	8020918 <iprintf>
 801a4c2:	e728      	b.n	801a316 <tcp_write+0x156>
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 801a4c4:	2201      	movs	r2, #1
 801a4c6:	4641      	mov	r1, r8
 801a4c8:	2000      	movs	r0, #0
 801a4ca:	f7fc f93b 	bl	8016744 <pbuf_alloc>
 801a4ce:	900c      	str	r0, [sp, #48]	; 0x30
 801a4d0:	2800      	cmp	r0, #0
 801a4d2:	f000 80d8 	beq.w	801a686 <tcp_write+0x4c6>
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 801a4d6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801a4d8:	9b05      	ldr	r3, [sp, #20]
 801a4da:	4413      	add	r3, r2
  u16_t extendlen = 0;
 801a4dc:	2200      	movs	r2, #0
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 801a4de:	6043      	str	r3, [r0, #4]
  u16_t extendlen = 0;
 801a4e0:	920d      	str	r2, [sp, #52]	; 0x34
          queuelen += pbuf_clen(concat_p);
 801a4e2:	f7fc fa29 	bl	8016938 <pbuf_clen>
 801a4e6:	4406      	add	r6, r0
 801a4e8:	b2b6      	uxth	r6, r6
 801a4ea:	e6f4      	b.n	801a2d6 <tcp_write+0x116>
 801a4ec:	4681      	mov	r9, r0
 801a4ee:	e763      	b.n	801a3b8 <tcp_write+0x1f8>
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801a4f0:	4b17      	ldr	r3, [pc, #92]	; (801a550 <tcp_write+0x390>)
 801a4f2:	f240 2271 	movw	r2, #625	; 0x271
 801a4f6:	491c      	ldr	r1, [pc, #112]	; (801a568 <tcp_write+0x3a8>)
 801a4f8:	4817      	ldr	r0, [pc, #92]	; (801a558 <tcp_write+0x398>)
 801a4fa:	f006 fa0d 	bl	8020918 <iprintf>
 801a4fe:	e723      	b.n	801a348 <tcp_write+0x188>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801a500:	4b13      	ldr	r3, [pc, #76]	; (801a550 <tcp_write+0x390>)
 801a502:	f240 22ab 	movw	r2, #683	; 0x2ab
 801a506:	4919      	ldr	r1, [pc, #100]	; (801a56c <tcp_write+0x3ac>)
 801a508:	4813      	ldr	r0, [pc, #76]	; (801a558 <tcp_write+0x398>)
 801a50a:	f006 fa05 	bl	8020918 <iprintf>
 801a50e:	e751      	b.n	801a3b4 <tcp_write+0x1f4>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801a510:	4b0f      	ldr	r3, [pc, #60]	; (801a550 <tcp_write+0x390>)
 801a512:	f240 2267 	movw	r2, #615	; 0x267
 801a516:	4916      	ldr	r1, [pc, #88]	; (801a570 <tcp_write+0x3b0>)
 801a518:	480f      	ldr	r0, [pc, #60]	; (801a558 <tcp_write+0x398>)
 801a51a:	f006 f9fd 	bl	8020918 <iprintf>
 801a51e:	e772      	b.n	801a406 <tcp_write+0x246>
  u16_t extendlen = 0;
 801a520:	2300      	movs	r3, #0
 801a522:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 801a524:	930d      	str	r3, [sp, #52]	; 0x34
  struct pbuf *concat_p = NULL;
 801a526:	930c      	str	r3, [sp, #48]	; 0x30
  while (pos < len) {
 801a528:	45a2      	cmp	sl, r4
 801a52a:	f63f aefe 	bhi.w	801a32a <tcp_write+0x16a>
  if (oversize_used > 0) {
 801a52e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a530:	2b00      	cmp	r3, #0
 801a532:	f000 808c 	beq.w	801a64e <tcp_write+0x48e>
    for (p = last_unsent->p; p; p = p->next) {
 801a536:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a538:	685c      	ldr	r4, [r3, #4]
 801a53a:	b344      	cbz	r4, 801a58e <tcp_write+0x3ce>
 801a53c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 801a540:	9d05      	ldr	r5, [sp, #20]
      p->tot_len += oversize_used;
 801a542:	8923      	ldrh	r3, [r4, #8]
      if (p->next == NULL) {
 801a544:	6822      	ldr	r2, [r4, #0]
      p->tot_len += oversize_used;
 801a546:	445b      	add	r3, fp
 801a548:	8123      	strh	r3, [r4, #8]
      if (p->next == NULL) {
 801a54a:	b19a      	cbz	r2, 801a574 <tcp_write+0x3b4>
  struct pbuf *concat_p = NULL;
 801a54c:	4614      	mov	r4, r2
 801a54e:	e7f8      	b.n	801a542 <tcp_write+0x382>
 801a550:	0803e604 	.word	0x0803e604
 801a554:	0803e894 	.word	0x0803e894
 801a558:	08026800 	.word	0x08026800
 801a55c:	2003611c 	.word	0x2003611c
 801a560:	0803e900 	.word	0x0803e900
 801a564:	0803e94c 	.word	0x0803e94c
 801a568:	0803e9bc 	.word	0x0803e9bc
 801a56c:	0803e9cc 	.word	0x0803e9cc
 801a570:	0803e97c 	.word	0x0803e97c
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 801a574:	6863      	ldr	r3, [r4, #4]
 801a576:	465a      	mov	r2, fp
 801a578:	8960      	ldrh	r0, [r4, #10]
 801a57a:	4629      	mov	r1, r5
 801a57c:	4418      	add	r0, r3
 801a57e:	f005 fa26 	bl	801f9ce <memcpy>
        p->len += oversize_used;
 801a582:	8963      	ldrh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801a584:	6822      	ldr	r2, [r4, #0]
        p->len += oversize_used;
 801a586:	445b      	add	r3, fp
 801a588:	8163      	strh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801a58a:	2a00      	cmp	r2, #0
 801a58c:	d1de      	bne.n	801a54c <tcp_write+0x38c>
    last_unsent->len += oversize_used;
 801a58e:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a590:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801a592:	890b      	ldrh	r3, [r1, #8]
  pcb->unsent_oversize = oversize;
 801a594:	f8bd 203e 	ldrh.w	r2, [sp, #62]	; 0x3e
    last_unsent->len += oversize_used;
 801a598:	4418      	add	r0, r3
  if (concat_p != NULL) {
 801a59a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    last_unsent->len += oversize_used;
 801a59c:	8108      	strh	r0, [r1, #8]
  pcb->unsent_oversize = oversize;
 801a59e:	f8a7 2068 	strh.w	r2, [r7, #104]	; 0x68
  if (concat_p != NULL) {
 801a5a2:	2b00      	cmp	r3, #0
 801a5a4:	f000 808f 	beq.w	801a6c6 <tcp_write+0x506>
    pbuf_cat(last_unsent->p, concat_p);
 801a5a8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 801a5aa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801a5ac:	6860      	ldr	r0, [r4, #4]
 801a5ae:	4629      	mov	r1, r5
 801a5b0:	f7fc f9e2 	bl	8016978 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 801a5b4:	892a      	ldrh	r2, [r5, #8]
 801a5b6:	8923      	ldrh	r3, [r4, #8]
 801a5b8:	4413      	add	r3, r2
 801a5ba:	8123      	strh	r3, [r4, #8]
    last_unsent->next = queue;
 801a5bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a5be:	f8c3 9000 	str.w	r9, [r3]
  pcb->snd_lbb += len;
 801a5c2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
  pcb->snd_buf -= len;
 801a5c4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
  pcb->snd_lbb += len;
 801a5c8:	4452      	add	r2, sl
  pcb->snd_queuelen = queuelen;
 801a5ca:	f8a7 6066 	strh.w	r6, [r7, #102]	; 0x66
  pcb->snd_buf -= len;
 801a5ce:	eba3 0a0a 	sub.w	sl, r3, sl
  pcb->snd_lbb += len;
 801a5d2:	65fa      	str	r2, [r7, #92]	; 0x5c
  pcb->snd_buf -= len;
 801a5d4:	f8a7 a064 	strh.w	sl, [r7, #100]	; 0x64
  if (pcb->snd_queuelen != 0) {
 801a5d8:	b116      	cbz	r6, 801a5e0 <tcp_write+0x420>
    LWIP_ASSERT("tcp_write: valid queue length",
 801a5da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801a5dc:	2b00      	cmp	r3, #0
 801a5de:	d067      	beq.n	801a6b0 <tcp_write+0x4f0>
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 801a5e0:	f1b8 0f00 	cmp.w	r8, #0
 801a5e4:	d008      	beq.n	801a5f8 <tcp_write+0x438>
 801a5e6:	f8d8 000c 	ldr.w	r0, [r8, #12]
 801a5ea:	2800      	cmp	r0, #0
 801a5ec:	f43f af3c 	beq.w	801a468 <tcp_write+0x2a8>
 801a5f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a5f2:	f013 0402 	ands.w	r4, r3, #2
 801a5f6:	d051      	beq.n	801a69c <tcp_write+0x4dc>
  return ERR_OK;
 801a5f8:	2000      	movs	r0, #0
 801a5fa:	e735      	b.n	801a468 <tcp_write+0x2a8>
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801a5fc:	4b7d      	ldr	r3, [pc, #500]	; (801a7f4 <tcp_write+0x634>)
 801a5fe:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801a602:	497d      	ldr	r1, [pc, #500]	; (801a7f8 <tcp_write+0x638>)
 801a604:	487d      	ldr	r0, [pc, #500]	; (801a7fc <tcp_write+0x63c>)
 801a606:	f006 f987 	bl	8020918 <iprintf>
 801a60a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a60c:	891b      	ldrh	r3, [r3, #8]
 801a60e:	e622      	b.n	801a256 <tcp_write+0x96>
  struct pbuf *concat_p = NULL;
 801a610:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a612:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 801a614:	930c      	str	r3, [sp, #48]	; 0x30
 801a616:	e787      	b.n	801a528 <tcp_write+0x368>
        pbuf_free(p2);
 801a618:	4618      	mov	r0, r3
 801a61a:	f7fc f825 	bl	8016668 <pbuf_free>
        goto memerr;
 801a61e:	e703      	b.n	801a428 <tcp_write+0x268>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 801a620:	4b74      	ldr	r3, [pc, #464]	; (801a7f4 <tcp_write+0x634>)
 801a622:	f44f 724a 	mov.w	r2, #808	; 0x328
 801a626:	4976      	ldr	r1, [pc, #472]	; (801a800 <tcp_write+0x640>)
 801a628:	4874      	ldr	r0, [pc, #464]	; (801a7fc <tcp_write+0x63c>)
 801a62a:	f006 f975 	bl	8020918 <iprintf>
  return ERR_MEM;
 801a62e:	f04f 30ff 	mov.w	r0, #4294967295
 801a632:	e719      	b.n	801a468 <tcp_write+0x2a8>
 801a634:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 801a638:	e61b      	b.n	801a272 <tcp_write+0xb2>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801a63a:	4b6e      	ldr	r3, [pc, #440]	; (801a7f4 <tcp_write+0x634>)
 801a63c:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 801a640:	4970      	ldr	r1, [pc, #448]	; (801a804 <tcp_write+0x644>)
 801a642:	486e      	ldr	r0, [pc, #440]	; (801a7fc <tcp_write+0x63c>)
 801a644:	f006 f968 	bl	8020918 <iprintf>
 801a648:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801a64c:	e713      	b.n	801a476 <tcp_write+0x2b6>
  pcb->unsent_oversize = oversize;
 801a64e:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801a652:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
  if (concat_p != NULL) {
 801a656:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801a658:	2b00      	cmp	r3, #0
 801a65a:	d034      	beq.n	801a6c6 <tcp_write+0x506>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 801a65c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a65e:	2b00      	cmp	r3, #0
 801a660:	d1a2      	bne.n	801a5a8 <tcp_write+0x3e8>
 801a662:	4b64      	ldr	r3, [pc, #400]	; (801a7f4 <tcp_write+0x634>)
 801a664:	f240 22e1 	movw	r2, #737	; 0x2e1
 801a668:	4967      	ldr	r1, [pc, #412]	; (801a808 <tcp_write+0x648>)
 801a66a:	4864      	ldr	r0, [pc, #400]	; (801a7fc <tcp_write+0x63c>)
 801a66c:	f006 f954 	bl	8020918 <iprintf>
 801a670:	e79a      	b.n	801a5a8 <tcp_write+0x3e8>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801a672:	f8b7 4068 	ldrh.w	r4, [r7, #104]	; 0x68
 801a676:	2c00      	cmp	r4, #0
 801a678:	f47f af1c 	bne.w	801a4b4 <tcp_write+0x2f4>
 801a67c:	940d      	str	r4, [sp, #52]	; 0x34
  queuelen = pcb->snd_queuelen;
 801a67e:	4626      	mov	r6, r4
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801a680:	940b      	str	r4, [sp, #44]	; 0x2c
 801a682:	940c      	str	r4, [sp, #48]	; 0x30
 801a684:	e651      	b.n	801a32a <tcp_write+0x16a>
  TCP_STATS_INC(tcp.memerr);
 801a686:	4961      	ldr	r1, [pc, #388]	; (801a80c <tcp_write+0x64c>)
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a688:	8b7a      	ldrh	r2, [r7, #26]
  TCP_STATS_INC(tcp.memerr);
 801a68a:	f8b1 309c 	ldrh.w	r3, [r1, #156]	; 0x9c
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a68e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  TCP_STATS_INC(tcp.memerr);
 801a692:	3301      	adds	r3, #1
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a694:	837a      	strh	r2, [r7, #26]
  TCP_STATS_INC(tcp.memerr);
 801a696:	f8a1 309c 	strh.w	r3, [r1, #156]	; 0x9c
 801a69a:	e6da      	b.n	801a452 <tcp_write+0x292>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801a69c:	8985      	ldrh	r5, [r0, #12]
 801a69e:	2008      	movs	r0, #8
 801a6a0:	f7fa f974 	bl	801498c <lwip_htons>
 801a6a4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801a6a8:	4305      	orrs	r5, r0
  return ERR_OK;
 801a6aa:	4620      	mov	r0, r4
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801a6ac:	819d      	strh	r5, [r3, #12]
 801a6ae:	e6db      	b.n	801a468 <tcp_write+0x2a8>
    LWIP_ASSERT("tcp_write: valid queue length",
 801a6b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801a6b2:	2b00      	cmp	r3, #0
 801a6b4:	d194      	bne.n	801a5e0 <tcp_write+0x420>
 801a6b6:	4b4f      	ldr	r3, [pc, #316]	; (801a7f4 <tcp_write+0x634>)
 801a6b8:	f240 3213 	movw	r2, #787	; 0x313
 801a6bc:	4950      	ldr	r1, [pc, #320]	; (801a800 <tcp_write+0x640>)
 801a6be:	484f      	ldr	r0, [pc, #316]	; (801a7fc <tcp_write+0x63c>)
 801a6c0:	f006 f92a 	bl	8020918 <iprintf>
 801a6c4:	e78c      	b.n	801a5e0 <tcp_write+0x420>
  } else if (extendlen > 0) {
 801a6c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a6c8:	2b00      	cmp	r3, #0
 801a6ca:	d047      	beq.n	801a75c <tcp_write+0x59c>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801a6cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a6ce:	2b00      	cmp	r3, #0
 801a6d0:	d069      	beq.n	801a7a6 <tcp_write+0x5e6>
 801a6d2:	6859      	ldr	r1, [r3, #4]
 801a6d4:	2900      	cmp	r1, #0
 801a6d6:	d066      	beq.n	801a7a6 <tcp_write+0x5e6>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801a6d8:	680a      	ldr	r2, [r1, #0]
 801a6da:	2a00      	cmp	r2, #0
 801a6dc:	f000 8088 	beq.w	801a7f0 <tcp_write+0x630>
 801a6e0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 801a6e2:	e000      	b.n	801a6e6 <tcp_write+0x526>
 801a6e4:	4602      	mov	r2, r0
      p->tot_len += extendlen;
 801a6e6:	890b      	ldrh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801a6e8:	6810      	ldr	r0, [r2, #0]
      p->tot_len += extendlen;
 801a6ea:	4423      	add	r3, r4
 801a6ec:	810b      	strh	r3, [r1, #8]
 801a6ee:	4611      	mov	r1, r2
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801a6f0:	2800      	cmp	r0, #0
 801a6f2:	d1f7      	bne.n	801a6e4 <tcp_write+0x524>
    p->tot_len += extendlen;
 801a6f4:	8910      	ldrh	r0, [r2, #8]
    p->len += extendlen;
 801a6f6:	8951      	ldrh	r1, [r2, #10]
    p->tot_len += extendlen;
 801a6f8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    last_unsent->len += extendlen;
 801a6fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
    p->tot_len += extendlen;
 801a6fc:	4420      	add	r0, r4
    p->len += extendlen;
 801a6fe:	4421      	add	r1, r4
    last_unsent->len += extendlen;
 801a700:	891b      	ldrh	r3, [r3, #8]
    p->tot_len += extendlen;
 801a702:	8110      	strh	r0, [r2, #8]
    last_unsent->len += extendlen;
 801a704:	4423      	add	r3, r4
    p->len += extendlen;
 801a706:	8151      	strh	r1, [r2, #10]
    last_unsent->len += extendlen;
 801a708:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a70a:	8113      	strh	r3, [r2, #8]
 801a70c:	e756      	b.n	801a5bc <tcp_write+0x3fc>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801a70e:	4b39      	ldr	r3, [pc, #228]	; (801a7f4 <tcp_write+0x634>)
 801a710:	f44f 72ab 	mov.w	r2, #342	; 0x156
 801a714:	493e      	ldr	r1, [pc, #248]	; (801a810 <tcp_write+0x650>)
 801a716:	e5ef      	b.n	801a2f8 <tcp_write+0x138>
    return ERR_CONN;
 801a718:	f06f 000a 	mvn.w	r0, #10
 801a71c:	e6a4      	b.n	801a468 <tcp_write+0x2a8>
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 801a71e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a720:	2301      	movs	r3, #1
 801a722:	4641      	mov	r1, r8
 801a724:	2000      	movs	r0, #0
 801a726:	9302      	str	r3, [sp, #8]
 801a728:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 801a72c:	e9cd 7200 	strd	r7, r2, [sp]
 801a730:	4622      	mov	r2, r4
 801a732:	f7ff fb7f 	bl	8019e34 <tcp_pbuf_prealloc>
 801a736:	4604      	mov	r4, r0
 801a738:	900c      	str	r0, [sp, #48]	; 0x30
 801a73a:	2800      	cmp	r0, #0
 801a73c:	d0a3      	beq.n	801a686 <tcp_write+0x4c6>
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 801a73e:	9b05      	ldr	r3, [sp, #20]
 801a740:	4642      	mov	r2, r8
 801a742:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801a744:	6840      	ldr	r0, [r0, #4]
 801a746:	1859      	adds	r1, r3, r1
  u16_t extendlen = 0;
 801a748:	2300      	movs	r3, #0
 801a74a:	930d      	str	r3, [sp, #52]	; 0x34
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 801a74c:	f005 f93f 	bl	801f9ce <memcpy>
        queuelen += pbuf_clen(concat_p);
 801a750:	4620      	mov	r0, r4
 801a752:	f7fc f8f1 	bl	8016938 <pbuf_clen>
 801a756:	4406      	add	r6, r0
 801a758:	b2b6      	uxth	r6, r6
 801a75a:	e5bc      	b.n	801a2d6 <tcp_write+0x116>
  if (last_unsent == NULL) {
 801a75c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a75e:	2b00      	cmp	r3, #0
 801a760:	f47f af2c 	bne.w	801a5bc <tcp_write+0x3fc>
    pcb->unsent = queue;
 801a764:	f8c7 906c 	str.w	r9, [r7, #108]	; 0x6c
 801a768:	e72b      	b.n	801a5c2 <tcp_write+0x402>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a76a:	8b7b      	ldrh	r3, [r7, #26]
    return ERR_MEM;
 801a76c:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a770:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a774:	837b      	strh	r3, [r7, #26]
 801a776:	e677      	b.n	801a468 <tcp_write+0x2a8>
    TCP_STATS_INC(tcp.memerr);
 801a778:	4924      	ldr	r1, [pc, #144]	; (801a80c <tcp_write+0x64c>)
    return ERR_MEM;
 801a77a:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a77e:	8b7b      	ldrh	r3, [r7, #26]
    TCP_STATS_INC(tcp.memerr);
 801a780:	f8b1 209c 	ldrh.w	r2, [r1, #156]	; 0x9c
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a784:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    TCP_STATS_INC(tcp.memerr);
 801a788:	3201      	adds	r2, #1
 801a78a:	f8a1 209c 	strh.w	r2, [r1, #156]	; 0x9c
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a78e:	837b      	strh	r3, [r7, #26]
 801a790:	e66a      	b.n	801a468 <tcp_write+0x2a8>
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801a792:	4b18      	ldr	r3, [pc, #96]	; (801a7f4 <tcp_write+0x634>)
 801a794:	f44f 72d7 	mov.w	r2, #430	; 0x1ae
 801a798:	491e      	ldr	r1, [pc, #120]	; (801a814 <tcp_write+0x654>)
 801a79a:	4818      	ldr	r0, [pc, #96]	; (801a7fc <tcp_write+0x63c>)
 801a79c:	f006 f8bc 	bl	8020918 <iprintf>
 801a7a0:	f06f 000f 	mvn.w	r0, #15
 801a7a4:	e660      	b.n	801a468 <tcp_write+0x2a8>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801a7a6:	4b13      	ldr	r3, [pc, #76]	; (801a7f4 <tcp_write+0x634>)
 801a7a8:	f240 22e7 	movw	r2, #743	; 0x2e7
 801a7ac:	491a      	ldr	r1, [pc, #104]	; (801a818 <tcp_write+0x658>)
 801a7ae:	4813      	ldr	r0, [pc, #76]	; (801a7fc <tcp_write+0x63c>)
 801a7b0:	f006 f8b2 	bl	8020918 <iprintf>
 801a7b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a7b6:	6859      	ldr	r1, [r3, #4]
 801a7b8:	e78e      	b.n	801a6d8 <tcp_write+0x518>
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801a7ba:	4b0e      	ldr	r3, [pc, #56]	; (801a7f4 <tcp_write+0x634>)
 801a7bc:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 801a7c0:	4916      	ldr	r1, [pc, #88]	; (801a81c <tcp_write+0x65c>)
 801a7c2:	480e      	ldr	r0, [pc, #56]	; (801a7fc <tcp_write+0x63c>)
 801a7c4:	f006 f8a8 	bl	8020918 <iprintf>
 801a7c8:	f06f 000f 	mvn.w	r0, #15
 801a7cc:	e64c      	b.n	801a468 <tcp_write+0x2a8>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801a7ce:	4b09      	ldr	r3, [pc, #36]	; (801a7f4 <tcp_write+0x634>)
 801a7d0:	f240 2231 	movw	r2, #561	; 0x231
 801a7d4:	4912      	ldr	r1, [pc, #72]	; (801a820 <tcp_write+0x660>)
 801a7d6:	4809      	ldr	r0, [pc, #36]	; (801a7fc <tcp_write+0x63c>)
          extendlen = seglen;
 801a7d8:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801a7dc:	f006 f89c 	bl	8020918 <iprintf>
 801a7e0:	e579      	b.n	801a2d6 <tcp_write+0x116>
  pcb->unsent_oversize = oversize;
 801a7e2:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801a7e6:	46d0      	mov	r8, sl
 801a7e8:	46d1      	mov	r9, sl
 801a7ea:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 801a7ee:	e7b9      	b.n	801a764 <tcp_write+0x5a4>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801a7f0:	460a      	mov	r2, r1
 801a7f2:	e77f      	b.n	801a6f4 <tcp_write+0x534>
 801a7f4:	0803e604 	.word	0x0803e604
 801a7f8:	0803e8c8 	.word	0x0803e8c8
 801a7fc:	08026800 	.word	0x08026800
 801a800:	0803ea50 	.word	0x0803ea50
 801a804:	0803e8e0 	.word	0x0803e8e0
 801a808:	0803e9e0 	.word	0x0803e9e0
 801a80c:	2003611c 	.word	0x2003611c
 801a810:	0803e858 	.word	0x0803e858
 801a814:	0803e824 	.word	0x0803e824
 801a818:	0803ea18 	.word	0x0803ea18
 801a81c:	0803e80c 	.word	0x0803e80c
 801a820:	0803e920 	.word	0x0803e920

0801a824 <tcp_split_unsent_seg>:
{
 801a824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a828:	460e      	mov	r6, r1
 801a82a:	b083      	sub	sp, #12
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801a82c:	4607      	mov	r7, r0
 801a82e:	2800      	cmp	r0, #0
 801a830:	d05d      	beq.n	801a8ee <tcp_split_unsent_seg+0xca>
  useg = pcb->unsent;
 801a832:	6efd      	ldr	r5, [r7, #108]	; 0x6c
  if (useg == NULL) {
 801a834:	b39d      	cbz	r5, 801a89e <tcp_split_unsent_seg+0x7a>
  if (split == 0) {
 801a836:	2e00      	cmp	r6, #0
 801a838:	f000 80b9 	beq.w	801a9ae <tcp_split_unsent_seg+0x18a>
  if (useg->len <= split) {
 801a83c:	892c      	ldrh	r4, [r5, #8]
 801a83e:	42b4      	cmp	r4, r6
 801a840:	d93d      	bls.n	801a8be <tcp_split_unsent_seg+0x9a>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801a842:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801a844:	42b3      	cmp	r3, r6
 801a846:	d347      	bcc.n	801a8d8 <tcp_split_unsent_seg+0xb4>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801a848:	2c00      	cmp	r4, #0
 801a84a:	d03c      	beq.n	801a8c6 <tcp_split_unsent_seg+0xa2>
  optflags = useg->flags;
 801a84c:	f895 900a 	ldrb.w	r9, [r5, #10]
  remainder = useg->len - split;
 801a850:	1ba4      	subs	r4, r4, r6
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801a852:	f44f 7220 	mov.w	r2, #640	; 0x280
 801a856:	2036      	movs	r0, #54	; 0x36
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801a858:	ea4f 0889 	mov.w	r8, r9, lsl #2
  remainder = useg->len - split;
 801a85c:	b2a4      	uxth	r4, r4
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801a85e:	f008 0804 	and.w	r8, r8, #4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801a862:	eb04 0108 	add.w	r1, r4, r8
 801a866:	b289      	uxth	r1, r1
 801a868:	f7fb ff6c 	bl	8016744 <pbuf_alloc>
  if (p == NULL) {
 801a86c:	4682      	mov	sl, r0
 801a86e:	b1d8      	cbz	r0, 801a8a8 <tcp_split_unsent_seg+0x84>
  offset = useg->p->tot_len - useg->len + split;
 801a870:	6868      	ldr	r0, [r5, #4]
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801a872:	4622      	mov	r2, r4
  offset = useg->p->tot_len - useg->len + split;
 801a874:	8929      	ldrh	r1, [r5, #8]
 801a876:	8903      	ldrh	r3, [r0, #8]
 801a878:	1a5b      	subs	r3, r3, r1
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801a87a:	f8da 1004 	ldr.w	r1, [sl, #4]
  offset = useg->p->tot_len - useg->len + split;
 801a87e:	4433      	add	r3, r6
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801a880:	4441      	add	r1, r8
 801a882:	b29b      	uxth	r3, r3
 801a884:	f7fc f980 	bl	8016b88 <pbuf_copy_partial>
 801a888:	42a0      	cmp	r0, r4
 801a88a:	d038      	beq.n	801a8fe <tcp_split_unsent_seg+0xda>
  TCP_STATS_INC(tcp.memerr);
 801a88c:	4a4d      	ldr	r2, [pc, #308]	; (801a9c4 <tcp_split_unsent_seg+0x1a0>)
    pbuf_free(p);
 801a88e:	4650      	mov	r0, sl
  TCP_STATS_INC(tcp.memerr);
 801a890:	f8b2 309c 	ldrh.w	r3, [r2, #156]	; 0x9c
 801a894:	3301      	adds	r3, #1
 801a896:	f8a2 309c 	strh.w	r3, [r2, #156]	; 0x9c
    pbuf_free(p);
 801a89a:	f7fb fee5 	bl	8016668 <pbuf_free>
  return ERR_MEM;
 801a89e:	f04f 30ff 	mov.w	r0, #4294967295
}
 801a8a2:	b003      	add	sp, #12
 801a8a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TCP_STATS_INC(tcp.memerr);
 801a8a8:	4a46      	ldr	r2, [pc, #280]	; (801a9c4 <tcp_split_unsent_seg+0x1a0>)
  return ERR_MEM;
 801a8aa:	f04f 30ff 	mov.w	r0, #4294967295
  TCP_STATS_INC(tcp.memerr);
 801a8ae:	f8b2 309c 	ldrh.w	r3, [r2, #156]	; 0x9c
 801a8b2:	3301      	adds	r3, #1
 801a8b4:	f8a2 309c 	strh.w	r3, [r2, #156]	; 0x9c
}
 801a8b8:	b003      	add	sp, #12
 801a8ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return ERR_OK;
 801a8be:	2000      	movs	r0, #0
}
 801a8c0:	b003      	add	sp, #12
 801a8c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801a8c6:	4b40      	ldr	r3, [pc, #256]	; (801a9c8 <tcp_split_unsent_seg+0x1a4>)
 801a8c8:	f44f 7257 	mov.w	r2, #860	; 0x35c
 801a8cc:	493f      	ldr	r1, [pc, #252]	; (801a9cc <tcp_split_unsent_seg+0x1a8>)
 801a8ce:	4840      	ldr	r0, [pc, #256]	; (801a9d0 <tcp_split_unsent_seg+0x1ac>)
 801a8d0:	f006 f822 	bl	8020918 <iprintf>
 801a8d4:	892c      	ldrh	r4, [r5, #8]
 801a8d6:	e7b9      	b.n	801a84c <tcp_split_unsent_seg+0x28>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801a8d8:	4b3b      	ldr	r3, [pc, #236]	; (801a9c8 <tcp_split_unsent_seg+0x1a4>)
 801a8da:	f240 325b 	movw	r2, #859	; 0x35b
 801a8de:	493d      	ldr	r1, [pc, #244]	; (801a9d4 <tcp_split_unsent_seg+0x1b0>)
 801a8e0:	483b      	ldr	r0, [pc, #236]	; (801a9d0 <tcp_split_unsent_seg+0x1ac>)
 801a8e2:	f006 f819 	bl	8020918 <iprintf>
 801a8e6:	892c      	ldrh	r4, [r5, #8]
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801a8e8:	2c00      	cmp	r4, #0
 801a8ea:	d1af      	bne.n	801a84c <tcp_split_unsent_seg+0x28>
 801a8ec:	e7eb      	b.n	801a8c6 <tcp_split_unsent_seg+0xa2>
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801a8ee:	4b36      	ldr	r3, [pc, #216]	; (801a9c8 <tcp_split_unsent_seg+0x1a4>)
 801a8f0:	f240 324b 	movw	r2, #843	; 0x34b
 801a8f4:	4938      	ldr	r1, [pc, #224]	; (801a9d8 <tcp_split_unsent_seg+0x1b4>)
 801a8f6:	4836      	ldr	r0, [pc, #216]	; (801a9d0 <tcp_split_unsent_seg+0x1ac>)
 801a8f8:	f006 f80e 	bl	8020918 <iprintf>
 801a8fc:	e799      	b.n	801a832 <tcp_split_unsent_seg+0xe>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801a8fe:	68eb      	ldr	r3, [r5, #12]
 801a900:	8998      	ldrh	r0, [r3, #12]
 801a902:	f7fa f843 	bl	801498c <lwip_htons>
 801a906:	b2c0      	uxtb	r0, r0
  if (split_flags & TCP_PSH) {
 801a908:	f010 0b08 	ands.w	fp, r0, #8
 801a90c:	d14a      	bne.n	801a9a4 <tcp_split_unsent_seg+0x180>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801a90e:	f000 083f 	and.w	r8, r0, #63	; 0x3f
  if (split_flags & TCP_FIN) {
 801a912:	f018 0f01 	tst.w	r8, #1
 801a916:	d003      	beq.n	801a920 <tcp_split_unsent_seg+0xfc>
    split_flags &= ~TCP_FIN;
 801a918:	f008 08fe 	and.w	r8, r8, #254	; 0xfe
    remainder_flags |= TCP_FIN;
 801a91c:	f04b 0b01 	orr.w	fp, fp, #1
  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 801a920:	68eb      	ldr	r3, [r5, #12]
 801a922:	6858      	ldr	r0, [r3, #4]
 801a924:	f7fa f836 	bl	8014994 <lwip_htonl>
 801a928:	f8cd 9000 	str.w	r9, [sp]
 801a92c:	1833      	adds	r3, r6, r0
 801a92e:	465a      	mov	r2, fp
 801a930:	4651      	mov	r1, sl
 801a932:	4638      	mov	r0, r7
 801a934:	f7ff fad0 	bl	8019ed8 <tcp_create_segment>
  if (seg == NULL) {
 801a938:	4606      	mov	r6, r0
 801a93a:	2800      	cmp	r0, #0
 801a93c:	d0a6      	beq.n	801a88c <tcp_split_unsent_seg+0x68>
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801a93e:	6868      	ldr	r0, [r5, #4]
 801a940:	f7fb fffa 	bl	8016938 <pbuf_clen>
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801a944:	686a      	ldr	r2, [r5, #4]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801a946:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801a94a:	8911      	ldrh	r1, [r2, #8]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801a94c:	1a1b      	subs	r3, r3, r0
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801a94e:	4610      	mov	r0, r2
 801a950:	1b09      	subs	r1, r1, r4
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801a952:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801a956:	b289      	uxth	r1, r1
 801a958:	f7fb ff92 	bl	8016880 <pbuf_realloc>
  useg->len -= remainder;
 801a95c:	892a      	ldrh	r2, [r5, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801a95e:	68eb      	ldr	r3, [r5, #12]
 801a960:	4640      	mov	r0, r8
  useg->len -= remainder;
 801a962:	1b14      	subs	r4, r2, r4
 801a964:	812c      	strh	r4, [r5, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801a966:	899c      	ldrh	r4, [r3, #12]
 801a968:	f7fa f810 	bl	801498c <lwip_htons>
 801a96c:	68eb      	ldr	r3, [r5, #12]
 801a96e:	4304      	orrs	r4, r0
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801a970:	6868      	ldr	r0, [r5, #4]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801a972:	819c      	strh	r4, [r3, #12]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801a974:	f7fb ffe0 	bl	8016938 <pbuf_clen>
 801a978:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 801a97c:	4403      	add	r3, r0
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801a97e:	6870      	ldr	r0, [r6, #4]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801a980:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801a984:	f7fb ffd8 	bl	8016938 <pbuf_clen>
 801a988:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
  seg->next = useg->next;
 801a98c:	682a      	ldr	r2, [r5, #0]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801a98e:	4418      	add	r0, r3
 801a990:	f8a7 0066 	strh.w	r0, [r7, #102]	; 0x66
  seg->next = useg->next;
 801a994:	6032      	str	r2, [r6, #0]
  useg->next = seg;
 801a996:	602e      	str	r6, [r5, #0]
  if (seg->next == NULL) {
 801a998:	6830      	ldr	r0, [r6, #0]
 801a99a:	2800      	cmp	r0, #0
 801a99c:	d18f      	bne.n	801a8be <tcp_split_unsent_seg+0x9a>
    pcb->unsent_oversize = 0;
 801a99e:	f8a7 0068 	strh.w	r0, [r7, #104]	; 0x68
 801a9a2:	e77e      	b.n	801a8a2 <tcp_split_unsent_seg+0x7e>
    split_flags &= ~TCP_PSH;
 801a9a4:	f000 0837 	and.w	r8, r0, #55	; 0x37
    remainder_flags |= TCP_PSH;
 801a9a8:	f04f 0b08 	mov.w	fp, #8
 801a9ac:	e7b1      	b.n	801a912 <tcp_split_unsent_seg+0xee>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 801a9ae:	4b06      	ldr	r3, [pc, #24]	; (801a9c8 <tcp_split_unsent_seg+0x1a4>)
 801a9b0:	f240 3253 	movw	r2, #851	; 0x353
 801a9b4:	4909      	ldr	r1, [pc, #36]	; (801a9dc <tcp_split_unsent_seg+0x1b8>)
 801a9b6:	4806      	ldr	r0, [pc, #24]	; (801a9d0 <tcp_split_unsent_seg+0x1ac>)
 801a9b8:	f005 ffae 	bl	8020918 <iprintf>
    return ERR_VAL;
 801a9bc:	f06f 0005 	mvn.w	r0, #5
 801a9c0:	e76f      	b.n	801a8a2 <tcp_split_unsent_seg+0x7e>
 801a9c2:	bf00      	nop
 801a9c4:	2003611c 	.word	0x2003611c
 801a9c8:	0803e604 	.word	0x0803e604
 801a9cc:	0803e7fc 	.word	0x0803e7fc
 801a9d0:	08026800 	.word	0x08026800
 801a9d4:	0803e7ec 	.word	0x0803e7ec
 801a9d8:	0803e7a4 	.word	0x0803e7a4
 801a9dc:	0803e7c8 	.word	0x0803e7c8

0801a9e0 <tcp_enqueue_flags>:
{
 801a9e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801a9e4:	f011 0803 	ands.w	r8, r1, #3
{
 801a9e8:	b083      	sub	sp, #12
 801a9ea:	460d      	mov	r5, r1
 801a9ec:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801a9ee:	d04a      	beq.n	801aa86 <tcp_enqueue_flags+0xa6>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801a9f0:	2c00      	cmp	r4, #0
 801a9f2:	d051      	beq.n	801aa98 <tcp_enqueue_flags+0xb8>
  if (flags & TCP_SYN) {
 801a9f4:	f3c5 0740 	ubfx	r7, r5, #1, #1
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801a9f8:	f44f 7220 	mov.w	r2, #640	; 0x280
 801a9fc:	2036      	movs	r0, #54	; 0x36
 801a9fe:	ea4f 0987 	mov.w	r9, r7, lsl #2
 801aa02:	4649      	mov	r1, r9
 801aa04:	f7fb fe9e 	bl	8016744 <pbuf_alloc>
 801aa08:	4606      	mov	r6, r0
 801aa0a:	2800      	cmp	r0, #0
 801aa0c:	d074      	beq.n	801aaf8 <tcp_enqueue_flags+0x118>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801aa0e:	8943      	ldrh	r3, [r0, #10]
 801aa10:	454b      	cmp	r3, r9
 801aa12:	d349      	bcc.n	801aaa8 <tcp_enqueue_flags+0xc8>
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801aa14:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 801aa16:	4631      	mov	r1, r6
 801aa18:	9700      	str	r7, [sp, #0]
 801aa1a:	462a      	mov	r2, r5
 801aa1c:	4620      	mov	r0, r4
 801aa1e:	f7ff fa5b 	bl	8019ed8 <tcp_create_segment>
 801aa22:	4606      	mov	r6, r0
 801aa24:	2800      	cmp	r0, #0
 801aa26:	d067      	beq.n	801aaf8 <tcp_enqueue_flags+0x118>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801aa28:	68c3      	ldr	r3, [r0, #12]
 801aa2a:	079a      	lsls	r2, r3, #30
 801aa2c:	d150      	bne.n	801aad0 <tcp_enqueue_flags+0xf0>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801aa2e:	8933      	ldrh	r3, [r6, #8]
 801aa30:	2b00      	cmp	r3, #0
 801aa32:	d141      	bne.n	801aab8 <tcp_enqueue_flags+0xd8>
  if (pcb->unsent == NULL) {
 801aa34:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 801aa36:	b90a      	cbnz	r2, 801aa3c <tcp_enqueue_flags+0x5c>
 801aa38:	e048      	b.n	801aacc <tcp_enqueue_flags+0xec>
 801aa3a:	461a      	mov	r2, r3
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801aa3c:	6813      	ldr	r3, [r2, #0]
 801aa3e:	2b00      	cmp	r3, #0
 801aa40:	d1fb      	bne.n	801aa3a <tcp_enqueue_flags+0x5a>
    useg->next = seg;
 801aa42:	6016      	str	r6, [r2, #0]
  pcb->unsent_oversize = 0;
 801aa44:	2300      	movs	r3, #0
 801aa46:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801aa4a:	f1b8 0f00 	cmp.w	r8, #0
 801aa4e:	d002      	beq.n	801aa56 <tcp_enqueue_flags+0x76>
    pcb->snd_lbb++;
 801aa50:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 801aa52:	3301      	adds	r3, #1
 801aa54:	65e3      	str	r3, [r4, #92]	; 0x5c
  if (flags & TCP_FIN) {
 801aa56:	07eb      	lsls	r3, r5, #31
 801aa58:	d410      	bmi.n	801aa7c <tcp_enqueue_flags+0x9c>
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801aa5a:	6870      	ldr	r0, [r6, #4]
 801aa5c:	f7fb ff6c 	bl	8016938 <pbuf_clen>
 801aa60:	f8b4 3066 	ldrh.w	r3, [r4, #102]	; 0x66
 801aa64:	4418      	add	r0, r3
 801aa66:	b280      	uxth	r0, r0
 801aa68:	f8a4 0066 	strh.w	r0, [r4, #102]	; 0x66
  if (pcb->snd_queuelen != 0) {
 801aa6c:	b118      	cbz	r0, 801aa76 <tcp_enqueue_flags+0x96>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801aa6e:	6f20      	ldr	r0, [r4, #112]	; 0x70
 801aa70:	2800      	cmp	r0, #0
 801aa72:	d035      	beq.n	801aae0 <tcp_enqueue_flags+0x100>
  return ERR_OK;
 801aa74:	2000      	movs	r0, #0
}
 801aa76:	b003      	add	sp, #12
 801aa78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    tcp_set_flags(pcb, TF_FIN);
 801aa7c:	8b63      	ldrh	r3, [r4, #26]
 801aa7e:	f043 0320 	orr.w	r3, r3, #32
 801aa82:	8363      	strh	r3, [r4, #26]
 801aa84:	e7e9      	b.n	801aa5a <tcp_enqueue_flags+0x7a>
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801aa86:	4b23      	ldr	r3, [pc, #140]	; (801ab14 <tcp_enqueue_flags+0x134>)
 801aa88:	f240 4212 	movw	r2, #1042	; 0x412
 801aa8c:	4922      	ldr	r1, [pc, #136]	; (801ab18 <tcp_enqueue_flags+0x138>)
 801aa8e:	4823      	ldr	r0, [pc, #140]	; (801ab1c <tcp_enqueue_flags+0x13c>)
 801aa90:	f005 ff42 	bl	8020918 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801aa94:	2c00      	cmp	r4, #0
 801aa96:	d1ad      	bne.n	801a9f4 <tcp_enqueue_flags+0x14>
 801aa98:	4b1e      	ldr	r3, [pc, #120]	; (801ab14 <tcp_enqueue_flags+0x134>)
 801aa9a:	f240 4213 	movw	r2, #1043	; 0x413
 801aa9e:	4920      	ldr	r1, [pc, #128]	; (801ab20 <tcp_enqueue_flags+0x140>)
 801aaa0:	481e      	ldr	r0, [pc, #120]	; (801ab1c <tcp_enqueue_flags+0x13c>)
 801aaa2:	f005 ff39 	bl	8020918 <iprintf>
 801aaa6:	e7a5      	b.n	801a9f4 <tcp_enqueue_flags+0x14>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801aaa8:	4b1a      	ldr	r3, [pc, #104]	; (801ab14 <tcp_enqueue_flags+0x134>)
 801aaaa:	f240 423a 	movw	r2, #1082	; 0x43a
 801aaae:	491d      	ldr	r1, [pc, #116]	; (801ab24 <tcp_enqueue_flags+0x144>)
 801aab0:	481a      	ldr	r0, [pc, #104]	; (801ab1c <tcp_enqueue_flags+0x13c>)
 801aab2:	f005 ff31 	bl	8020918 <iprintf>
 801aab6:	e7ad      	b.n	801aa14 <tcp_enqueue_flags+0x34>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801aab8:	f240 4243 	movw	r2, #1091	; 0x443
 801aabc:	4b15      	ldr	r3, [pc, #84]	; (801ab14 <tcp_enqueue_flags+0x134>)
 801aabe:	491a      	ldr	r1, [pc, #104]	; (801ab28 <tcp_enqueue_flags+0x148>)
 801aac0:	4816      	ldr	r0, [pc, #88]	; (801ab1c <tcp_enqueue_flags+0x13c>)
 801aac2:	f005 ff29 	bl	8020918 <iprintf>
  if (pcb->unsent == NULL) {
 801aac6:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 801aac8:	2a00      	cmp	r2, #0
 801aaca:	d1b7      	bne.n	801aa3c <tcp_enqueue_flags+0x5c>
    pcb->unsent = seg;
 801aacc:	66e6      	str	r6, [r4, #108]	; 0x6c
 801aace:	e7b9      	b.n	801aa44 <tcp_enqueue_flags+0x64>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801aad0:	4b10      	ldr	r3, [pc, #64]	; (801ab14 <tcp_enqueue_flags+0x134>)
 801aad2:	f240 4242 	movw	r2, #1090	; 0x442
 801aad6:	4915      	ldr	r1, [pc, #84]	; (801ab2c <tcp_enqueue_flags+0x14c>)
 801aad8:	4810      	ldr	r0, [pc, #64]	; (801ab1c <tcp_enqueue_flags+0x13c>)
 801aada:	f005 ff1d 	bl	8020918 <iprintf>
 801aade:	e7a6      	b.n	801aa2e <tcp_enqueue_flags+0x4e>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801aae0:	6ee4      	ldr	r4, [r4, #108]	; 0x6c
 801aae2:	2c00      	cmp	r4, #0
 801aae4:	d1c7      	bne.n	801aa76 <tcp_enqueue_flags+0x96>
 801aae6:	4b0b      	ldr	r3, [pc, #44]	; (801ab14 <tcp_enqueue_flags+0x134>)
 801aae8:	f240 4266 	movw	r2, #1126	; 0x466
 801aaec:	4910      	ldr	r1, [pc, #64]	; (801ab30 <tcp_enqueue_flags+0x150>)
 801aaee:	480b      	ldr	r0, [pc, #44]	; (801ab1c <tcp_enqueue_flags+0x13c>)
 801aaf0:	f005 ff12 	bl	8020918 <iprintf>
  return ERR_OK;
 801aaf4:	4620      	mov	r0, r4
 801aaf6:	e7be      	b.n	801aa76 <tcp_enqueue_flags+0x96>
    TCP_STATS_INC(tcp.memerr);
 801aaf8:	490e      	ldr	r1, [pc, #56]	; (801ab34 <tcp_enqueue_flags+0x154>)
    return ERR_MEM;
 801aafa:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801aafe:	8b62      	ldrh	r2, [r4, #26]
    TCP_STATS_INC(tcp.memerr);
 801ab00:	f8b1 309c 	ldrh.w	r3, [r1, #156]	; 0x9c
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801ab04:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    TCP_STATS_INC(tcp.memerr);
 801ab08:	3301      	adds	r3, #1
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801ab0a:	8362      	strh	r2, [r4, #26]
    TCP_STATS_INC(tcp.memerr);
 801ab0c:	f8a1 309c 	strh.w	r3, [r1, #156]	; 0x9c
    return ERR_MEM;
 801ab10:	e7b1      	b.n	801aa76 <tcp_enqueue_flags+0x96>
 801ab12:	bf00      	nop
 801ab14:	0803e604 	.word	0x0803e604
 801ab18:	0803e3b0 	.word	0x0803e3b0
 801ab1c:	08026800 	.word	0x08026800
 801ab20:	0803e408 	.word	0x0803e408
 801ab24:	0803e428 	.word	0x0803e428
 801ab28:	0803e47c 	.word	0x0803e47c
 801ab2c:	0803e464 	.word	0x0803e464
 801ab30:	0803e4a8 	.word	0x0803e4a8
 801ab34:	2003611c 	.word	0x2003611c

0801ab38 <tcp_send_fin>:
{
 801ab38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801ab3a:	4605      	mov	r5, r0
 801ab3c:	b308      	cbz	r0, 801ab82 <tcp_send_fin+0x4a>
  if (pcb->unsent != NULL) {
 801ab3e:	6eec      	ldr	r4, [r5, #108]	; 0x6c
 801ab40:	b90c      	cbnz	r4, 801ab46 <tcp_send_fin+0xe>
 801ab42:	e00a      	b.n	801ab5a <tcp_send_fin+0x22>
 801ab44:	461c      	mov	r4, r3
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801ab46:	6823      	ldr	r3, [r4, #0]
 801ab48:	2b00      	cmp	r3, #0
 801ab4a:	d1fb      	bne.n	801ab44 <tcp_send_fin+0xc>
    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801ab4c:	68e3      	ldr	r3, [r4, #12]
 801ab4e:	8998      	ldrh	r0, [r3, #12]
 801ab50:	f7f9 ff1c 	bl	801498c <lwip_htons>
 801ab54:	f010 0607 	ands.w	r6, r0, #7
 801ab58:	d005      	beq.n	801ab66 <tcp_send_fin+0x2e>
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801ab5a:	4628      	mov	r0, r5
 801ab5c:	2101      	movs	r1, #1
}
 801ab5e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801ab62:	f7ff bf3d 	b.w	801a9e0 <tcp_enqueue_flags>
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801ab66:	68e3      	ldr	r3, [r4, #12]
 801ab68:	2001      	movs	r0, #1
 801ab6a:	899f      	ldrh	r7, [r3, #12]
 801ab6c:	f7f9 ff0e 	bl	801498c <lwip_htons>
      tcp_set_flags(pcb, TF_FIN);
 801ab70:	8b6b      	ldrh	r3, [r5, #26]
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801ab72:	4338      	orrs	r0, r7
 801ab74:	68e2      	ldr	r2, [r4, #12]
      tcp_set_flags(pcb, TF_FIN);
 801ab76:	f043 0320 	orr.w	r3, r3, #32
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801ab7a:	8190      	strh	r0, [r2, #12]
}
 801ab7c:	4630      	mov	r0, r6
      tcp_set_flags(pcb, TF_FIN);
 801ab7e:	836b      	strh	r3, [r5, #26]
}
 801ab80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801ab82:	4b04      	ldr	r3, [pc, #16]	; (801ab94 <tcp_send_fin+0x5c>)
 801ab84:	f240 32eb 	movw	r2, #1003	; 0x3eb
 801ab88:	4903      	ldr	r1, [pc, #12]	; (801ab98 <tcp_send_fin+0x60>)
 801ab8a:	4804      	ldr	r0, [pc, #16]	; (801ab9c <tcp_send_fin+0x64>)
 801ab8c:	f005 fec4 	bl	8020918 <iprintf>
 801ab90:	e7d5      	b.n	801ab3e <tcp_send_fin+0x6>
 801ab92:	bf00      	nop
 801ab94:	0803e604 	.word	0x0803e604
 801ab98:	0803e788 	.word	0x0803e788
 801ab9c:	08026800 	.word	0x08026800

0801aba0 <tcp_rexmit_rto_prepare>:
{
 801aba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801aba2:	4605      	mov	r5, r0
 801aba4:	b370      	cbz	r0, 801ac04 <tcp_rexmit_rto_prepare+0x64>
  if (pcb->unacked == NULL) {
 801aba6:	6f2c      	ldr	r4, [r5, #112]	; 0x70
 801aba8:	b924      	cbnz	r4, 801abb4 <tcp_rexmit_rto_prepare+0x14>
 801abaa:	e028      	b.n	801abfe <tcp_rexmit_rto_prepare+0x5e>
    if (tcp_output_segment_busy(seg)) {
 801abac:	f7ff f92a 	bl	8019e04 <tcp_output_segment_busy>
 801abb0:	bb28      	cbnz	r0, 801abfe <tcp_rexmit_rto_prepare+0x5e>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801abb2:	6824      	ldr	r4, [r4, #0]
 801abb4:	6823      	ldr	r3, [r4, #0]
    if (tcp_output_segment_busy(seg)) {
 801abb6:	4620      	mov	r0, r4
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801abb8:	2b00      	cmp	r3, #0
 801abba:	d1f7      	bne.n	801abac <tcp_rexmit_rto_prepare+0xc>
  if (tcp_output_segment_busy(seg)) {
 801abbc:	f7ff f922 	bl	8019e04 <tcp_output_segment_busy>
 801abc0:	4606      	mov	r6, r0
 801abc2:	b9e0      	cbnz	r0, 801abfe <tcp_rexmit_rto_prepare+0x5e>
  tcp_set_flags(pcb, TF_RTO);
 801abc4:	8b6b      	ldrh	r3, [r5, #26]
  seg->next = pcb->unsent;
 801abc6:	6eea      	ldr	r2, [r5, #108]	; 0x6c
  pcb->unsent = pcb->unacked;
 801abc8:	6f29      	ldr	r1, [r5, #112]	; 0x70
  tcp_set_flags(pcb, TF_RTO);
 801abca:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  seg->next = pcb->unsent;
 801abce:	6022      	str	r2, [r4, #0]
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801abd0:	68e2      	ldr	r2, [r4, #12]
  tcp_set_flags(pcb, TF_RTO);
 801abd2:	836b      	strh	r3, [r5, #26]
  pcb->unacked = NULL;
 801abd4:	e9c5 101b 	strd	r1, r0, [r5, #108]	; 0x6c
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801abd8:	6850      	ldr	r0, [r2, #4]
 801abda:	f7f9 fedb 	bl	8014994 <lwip_htonl>
 801abde:	68e3      	ldr	r3, [r4, #12]
 801abe0:	4607      	mov	r7, r0
 801abe2:	8924      	ldrh	r4, [r4, #8]
 801abe4:	8998      	ldrh	r0, [r3, #12]
 801abe6:	f7f9 fed1 	bl	801498c <lwip_htons>
 801abea:	f010 0303 	ands.w	r3, r0, #3
 801abee:	4427      	add	r7, r4
  return ERR_OK;
 801abf0:	4630      	mov	r0, r6
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801abf2:	bf18      	it	ne
 801abf4:	2301      	movne	r3, #1
  pcb->rttest = 0;
 801abf6:	636e      	str	r6, [r5, #52]	; 0x34
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801abf8:	443b      	add	r3, r7
 801abfa:	64eb      	str	r3, [r5, #76]	; 0x4c
}
 801abfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_VAL;
 801abfe:	f06f 0005 	mvn.w	r0, #5
}
 801ac02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801ac04:	4b03      	ldr	r3, [pc, #12]	; (801ac14 <tcp_rexmit_rto_prepare+0x74>)
 801ac06:	f240 6263 	movw	r2, #1635	; 0x663
 801ac0a:	4903      	ldr	r1, [pc, #12]	; (801ac18 <tcp_rexmit_rto_prepare+0x78>)
 801ac0c:	4803      	ldr	r0, [pc, #12]	; (801ac1c <tcp_rexmit_rto_prepare+0x7c>)
 801ac0e:	f005 fe83 	bl	8020918 <iprintf>
 801ac12:	e7c8      	b.n	801aba6 <tcp_rexmit_rto_prepare+0x6>
 801ac14:	0803e604 	.word	0x0803e604
 801ac18:	0803e70c 	.word	0x0803e70c
 801ac1c:	08026800 	.word	0x08026800

0801ac20 <tcp_rexmit>:
{
 801ac20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801ac22:	4607      	mov	r7, r0
 801ac24:	b378      	cbz	r0, 801ac86 <tcp_rexmit+0x66>
  if (pcb->unacked == NULL) {
 801ac26:	6f3e      	ldr	r6, [r7, #112]	; 0x70
 801ac28:	2e00      	cmp	r6, #0
 801ac2a:	d034      	beq.n	801ac96 <tcp_rexmit+0x76>
  if (tcp_output_segment_busy(seg)) {
 801ac2c:	4630      	mov	r0, r6
 801ac2e:	f7ff f8e9 	bl	8019e04 <tcp_output_segment_busy>
 801ac32:	bb80      	cbnz	r0, 801ac96 <tcp_rexmit+0x76>
  pcb->unacked = seg->next;
 801ac34:	6832      	ldr	r2, [r6, #0]
  cur_seg = &(pcb->unsent);
 801ac36:	f107 056c 	add.w	r5, r7, #108	; 0x6c
  while (*cur_seg &&
 801ac3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  pcb->unacked = seg->next;
 801ac3c:	673a      	str	r2, [r7, #112]	; 0x70
  while (*cur_seg &&
 801ac3e:	b91b      	cbnz	r3, 801ac48 <tcp_rexmit+0x28>
 801ac40:	e00f      	b.n	801ac62 <tcp_rexmit+0x42>
    cur_seg = &((*cur_seg)->next );
 801ac42:	682d      	ldr	r5, [r5, #0]
  while (*cur_seg &&
 801ac44:	682b      	ldr	r3, [r5, #0]
 801ac46:	b163      	cbz	r3, 801ac62 <tcp_rexmit+0x42>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801ac48:	68db      	ldr	r3, [r3, #12]
 801ac4a:	6858      	ldr	r0, [r3, #4]
 801ac4c:	f7f9 fea2 	bl	8014994 <lwip_htonl>
 801ac50:	68f3      	ldr	r3, [r6, #12]
 801ac52:	4604      	mov	r4, r0
 801ac54:	6858      	ldr	r0, [r3, #4]
 801ac56:	f7f9 fe9d 	bl	8014994 <lwip_htonl>
 801ac5a:	1a20      	subs	r0, r4, r0
  while (*cur_seg &&
 801ac5c:	2800      	cmp	r0, #0
 801ac5e:	dbf0      	blt.n	801ac42 <tcp_rexmit+0x22>
 801ac60:	682b      	ldr	r3, [r5, #0]
  seg->next = *cur_seg;
 801ac62:	6033      	str	r3, [r6, #0]
  *cur_seg = seg;
 801ac64:	602e      	str	r6, [r5, #0]
  if (seg->next == NULL) {
 801ac66:	6833      	ldr	r3, [r6, #0]
 801ac68:	b153      	cbz	r3, 801ac80 <tcp_rexmit+0x60>
  if (pcb->nrtx < 0xFF) {
 801ac6a:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 801ac6e:	2bff      	cmp	r3, #255	; 0xff
 801ac70:	d002      	beq.n	801ac78 <tcp_rexmit+0x58>
    ++pcb->nrtx;
 801ac72:	3301      	adds	r3, #1
 801ac74:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  pcb->rttest = 0;
 801ac78:	2300      	movs	r3, #0
  return ERR_OK;
 801ac7a:	4618      	mov	r0, r3
  pcb->rttest = 0;
 801ac7c:	637b      	str	r3, [r7, #52]	; 0x34
}
 801ac7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pcb->unsent_oversize = 0;
 801ac80:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 801ac84:	e7f1      	b.n	801ac6a <tcp_rexmit+0x4a>
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801ac86:	4b05      	ldr	r3, [pc, #20]	; (801ac9c <tcp_rexmit+0x7c>)
 801ac88:	f240 62c1 	movw	r2, #1729	; 0x6c1
 801ac8c:	4904      	ldr	r1, [pc, #16]	; (801aca0 <tcp_rexmit+0x80>)
 801ac8e:	4805      	ldr	r0, [pc, #20]	; (801aca4 <tcp_rexmit+0x84>)
 801ac90:	f005 fe42 	bl	8020918 <iprintf>
 801ac94:	e7c7      	b.n	801ac26 <tcp_rexmit+0x6>
    return ERR_VAL;
 801ac96:	f06f 0005 	mvn.w	r0, #5
}
 801ac9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ac9c:	0803e604 	.word	0x0803e604
 801aca0:	0803e694 	.word	0x0803e694
 801aca4:	08026800 	.word	0x08026800

0801aca8 <tcp_rexmit_fast>:
{
 801aca8:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801acaa:	4604      	mov	r4, r0
 801acac:	b338      	cbz	r0, 801acfe <tcp_rexmit_fast+0x56>
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801acae:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801acb0:	b113      	cbz	r3, 801acb8 <tcp_rexmit_fast+0x10>
 801acb2:	8b63      	ldrh	r3, [r4, #26]
 801acb4:	075b      	lsls	r3, r3, #29
 801acb6:	d500      	bpl.n	801acba <tcp_rexmit_fast+0x12>
}
 801acb8:	bd10      	pop	{r4, pc}
    if (tcp_rexmit(pcb) == ERR_OK) {
 801acba:	4620      	mov	r0, r4
 801acbc:	f7ff ffb0 	bl	801ac20 <tcp_rexmit>
 801acc0:	2800      	cmp	r0, #0
 801acc2:	d1f9      	bne.n	801acb8 <tcp_rexmit_fast+0x10>
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801acc4:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 801acc8:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 801accc:	429a      	cmp	r2, r3
 801acce:	bf38      	it	cc
 801acd0:	0853      	lsrcc	r3, r2, #1
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801acd2:	8e62      	ldrh	r2, [r4, #50]	; 0x32
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801acd4:	bf28      	it	cs
 801acd6:	085b      	lsrcs	r3, r3, #1
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801acd8:	0051      	lsls	r1, r2, #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801acda:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801acde:	428b      	cmp	r3, r1
 801ace0:	d202      	bcs.n	801ace8 <tcp_rexmit_fast+0x40>
        pcb->ssthresh = 2 * pcb->mss;
 801ace2:	b28b      	uxth	r3, r1
 801ace4:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801ace8:	440a      	add	r2, r1
      tcp_set_flags(pcb, TF_INFR);
 801acea:	8b61      	ldrh	r1, [r4, #26]
      pcb->rtime = 0;
 801acec:	2000      	movs	r0, #0
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801acee:	4413      	add	r3, r2
      tcp_set_flags(pcb, TF_INFR);
 801acf0:	f041 0204 	orr.w	r2, r1, #4
      pcb->rtime = 0;
 801acf4:	8620      	strh	r0, [r4, #48]	; 0x30
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801acf6:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 801acfa:	8362      	strh	r2, [r4, #26]
}
 801acfc:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801acfe:	4b04      	ldr	r3, [pc, #16]	; (801ad10 <tcp_rexmit_fast+0x68>)
 801ad00:	f240 62f9 	movw	r2, #1785	; 0x6f9
 801ad04:	4903      	ldr	r1, [pc, #12]	; (801ad14 <tcp_rexmit_fast+0x6c>)
 801ad06:	4804      	ldr	r0, [pc, #16]	; (801ad18 <tcp_rexmit_fast+0x70>)
 801ad08:	f005 fe06 	bl	8020918 <iprintf>
 801ad0c:	e7cf      	b.n	801acae <tcp_rexmit_fast+0x6>
 801ad0e:	bf00      	nop
 801ad10:	0803e604 	.word	0x0803e604
 801ad14:	0803e6ac 	.word	0x0803e6ac
 801ad18:	08026800 	.word	0x08026800

0801ad1c <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801ad1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ad20:	b084      	sub	sp, #16
 801ad22:	4682      	mov	sl, r0
 801ad24:	460e      	mov	r6, r1
 801ad26:	4617      	mov	r7, r2
 801ad28:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801ad2a:	461c      	mov	r4, r3
{
 801ad2c:	f8bd 8034 	ldrh.w	r8, [sp, #52]	; 0x34
 801ad30:	f8bd 9038 	ldrh.w	r9, [sp, #56]	; 0x38
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801ad34:	b303      	cbz	r3, 801ad78 <tcp_rst+0x5c>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801ad36:	b345      	cbz	r5, 801ad8a <tcp_rst+0x6e>
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801ad38:	4630      	mov	r0, r6
 801ad3a:	f246 0608 	movw	r6, #24584	; 0x6008
 801ad3e:	f7f9 fe29 	bl	8014994 <lwip_htonl>
 801ad42:	2114      	movs	r1, #20
 801ad44:	4602      	mov	r2, r0
 801ad46:	f8cd 9000 	str.w	r9, [sp]
 801ad4a:	4643      	mov	r3, r8
 801ad4c:	4638      	mov	r0, r7
 801ad4e:	e9cd 1601 	strd	r1, r6, [sp, #4]
 801ad52:	2100      	movs	r1, #0
 801ad54:	f7ff f948 	bl	8019fe8 <tcp_output_alloc_header_common.constprop.4>
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801ad58:	4606      	mov	r6, r0
 801ad5a:	b150      	cbz	r0, 801ad72 <tcp_rst+0x56>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801ad5c:	f7ff f9b4 	bl	801a0c8 <tcp_output_fill_options.isra.0.constprop.5>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801ad60:	462b      	mov	r3, r5
 801ad62:	4622      	mov	r2, r4
 801ad64:	4631      	mov	r1, r6
 801ad66:	4650      	mov	r0, sl
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801ad68:	b004      	add	sp, #16
 801ad6a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801ad6e:	f7ff b9bb 	b.w	801a0e8 <tcp_output_control_segment>
}
 801ad72:	b004      	add	sp, #16
 801ad74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801ad78:	4b08      	ldr	r3, [pc, #32]	; (801ad9c <tcp_rst+0x80>)
 801ad7a:	f240 72c4 	movw	r2, #1988	; 0x7c4
 801ad7e:	4908      	ldr	r1, [pc, #32]	; (801ada0 <tcp_rst+0x84>)
 801ad80:	4808      	ldr	r0, [pc, #32]	; (801ada4 <tcp_rst+0x88>)
 801ad82:	f005 fdc9 	bl	8020918 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801ad86:	2d00      	cmp	r5, #0
 801ad88:	d1d6      	bne.n	801ad38 <tcp_rst+0x1c>
 801ad8a:	4b04      	ldr	r3, [pc, #16]	; (801ad9c <tcp_rst+0x80>)
 801ad8c:	f240 72c5 	movw	r2, #1989	; 0x7c5
 801ad90:	4905      	ldr	r1, [pc, #20]	; (801ada8 <tcp_rst+0x8c>)
 801ad92:	4804      	ldr	r0, [pc, #16]	; (801ada4 <tcp_rst+0x88>)
 801ad94:	f005 fdc0 	bl	8020918 <iprintf>
 801ad98:	e7ce      	b.n	801ad38 <tcp_rst+0x1c>
 801ad9a:	bf00      	nop
 801ad9c:	0803e604 	.word	0x0803e604
 801ada0:	0803e730 	.word	0x0803e730
 801ada4:	08026800 	.word	0x08026800
 801ada8:	0803e74c 	.word	0x0803e74c

0801adac <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801adac:	b538      	push	{r3, r4, r5, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
  u8_t num_sacks = 0;

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801adae:	4604      	mov	r4, r0
 801adb0:	b1d8      	cbz	r0, 801adea <tcp_send_empty_ack+0x3e>
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801adb2:	6d20      	ldr	r0, [r4, #80]	; 0x50
 801adb4:	f7f9 fdee 	bl	8014994 <lwip_htonl>
 801adb8:	2100      	movs	r1, #0
 801adba:	4602      	mov	r2, r0
 801adbc:	4620      	mov	r0, r4
 801adbe:	f7ff f959 	bl	801a074 <tcp_output_alloc_header.constprop.3>
  if (p == NULL) {
 801adc2:	4605      	mov	r5, r0
 801adc4:	b1c8      	cbz	r0, 801adfa <tcp_send_empty_ack+0x4e>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801adc6:	f7ff f97f 	bl	801a0c8 <tcp_output_fill_options.isra.0.constprop.5>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801adca:	1d23      	adds	r3, r4, #4
 801adcc:	4629      	mov	r1, r5
 801adce:	4622      	mov	r2, r4
 801add0:	4620      	mov	r0, r4
 801add2:	f7ff f989 	bl	801a0e8 <tcp_output_control_segment>
  if (err != ERR_OK) {
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801add6:	8b63      	ldrh	r3, [r4, #26]
  if (err != ERR_OK) {
 801add8:	b918      	cbnz	r0, 801ade2 <tcp_send_empty_ack+0x36>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801adda:	f023 0303 	bic.w	r3, r3, #3
 801adde:	8363      	strh	r3, [r4, #26]
  }

  return err;
}
 801ade0:	bd38      	pop	{r3, r4, r5, pc}
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801ade2:	f043 0303 	orr.w	r3, r3, #3
 801ade6:	8363      	strh	r3, [r4, #26]
}
 801ade8:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801adea:	4b07      	ldr	r3, [pc, #28]	; (801ae08 <tcp_send_empty_ack+0x5c>)
 801adec:	f240 72ea 	movw	r2, #2026	; 0x7ea
 801adf0:	4906      	ldr	r1, [pc, #24]	; (801ae0c <tcp_send_empty_ack+0x60>)
 801adf2:	4807      	ldr	r0, [pc, #28]	; (801ae10 <tcp_send_empty_ack+0x64>)
 801adf4:	f005 fd90 	bl	8020918 <iprintf>
 801adf8:	e7db      	b.n	801adb2 <tcp_send_empty_ack+0x6>
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801adfa:	8b63      	ldrh	r3, [r4, #26]
    return ERR_BUF;
 801adfc:	f06f 0001 	mvn.w	r0, #1
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801ae00:	f043 0303 	orr.w	r3, r3, #3
 801ae04:	8363      	strh	r3, [r4, #26]
}
 801ae06:	bd38      	pop	{r3, r4, r5, pc}
 801ae08:	0803e604 	.word	0x0803e604
 801ae0c:	0803e768 	.word	0x0803e768
 801ae10:	08026800 	.word	0x08026800

0801ae14 <tcp_output>:
{
 801ae14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801ae18:	4604      	mov	r4, r0
{
 801ae1a:	b085      	sub	sp, #20
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801ae1c:	2800      	cmp	r0, #0
 801ae1e:	f000 81b3 	beq.w	801b188 <tcp_output+0x374>
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801ae22:	7d23      	ldrb	r3, [r4, #20]
 801ae24:	2b01      	cmp	r3, #1
 801ae26:	f000 8137 	beq.w	801b098 <tcp_output+0x284>
  if (tcp_input_pcb == pcb) {
 801ae2a:	4bc2      	ldr	r3, [pc, #776]	; (801b134 <tcp_output+0x320>)
 801ae2c:	681b      	ldr	r3, [r3, #0]
 801ae2e:	42a3      	cmp	r3, r4
 801ae30:	f000 812e 	beq.w	801b090 <tcp_output+0x27c>
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801ae34:	f8b4 7060 	ldrh.w	r7, [r4, #96]	; 0x60
 801ae38:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
  seg = pcb->unsent;
 801ae3c:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801ae3e:	429f      	cmp	r7, r3
 801ae40:	bf28      	it	cs
 801ae42:	461f      	movcs	r7, r3
  if (seg == NULL) {
 801ae44:	b955      	cbnz	r5, 801ae5c <tcp_output+0x48>
    if (pcb->flags & TF_ACK_NOW) {
 801ae46:	8b63      	ldrh	r3, [r4, #26]
 801ae48:	0799      	lsls	r1, r3, #30
 801ae4a:	f100 8142 	bmi.w	801b0d2 <tcp_output+0x2be>
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801ae4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  return ERR_OK;
 801ae52:	2000      	movs	r0, #0
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801ae54:	8363      	strh	r3, [r4, #26]
}
 801ae56:	b005      	add	sp, #20
 801ae58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801ae5c:	7a20      	ldrb	r0, [r4, #8]
  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801ae5e:	f104 0904 	add.w	r9, r4, #4
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801ae62:	2800      	cmp	r0, #0
 801ae64:	f040 81b5 	bne.w	801b1d2 <tcp_output+0x3be>
    return ip_route(src, dst);
 801ae68:	4648      	mov	r0, r9
 801ae6a:	f003 f8cf 	bl	801e00c <ip4_route>
 801ae6e:	4682      	mov	sl, r0
  if (netif == NULL) {
 801ae70:	f1ba 0f00 	cmp.w	sl, #0
 801ae74:	f000 81ba 	beq.w	801b1ec <tcp_output+0x3d8>
  if (ip_addr_isany(&pcb->local_ip)) {
 801ae78:	6823      	ldr	r3, [r4, #0]
 801ae7a:	b913      	cbnz	r3, 801ae82 <tcp_output+0x6e>
    ip_addr_copy(pcb->local_ip, *local_ip);
 801ae7c:	f8da 3004 	ldr.w	r3, [sl, #4]
 801ae80:	6023      	str	r3, [r4, #0]
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801ae82:	68eb      	ldr	r3, [r5, #12]
 801ae84:	6858      	ldr	r0, [r3, #4]
 801ae86:	f7f9 fd85 	bl	8014994 <lwip_htonl>
 801ae8a:	892b      	ldrh	r3, [r5, #8]
 801ae8c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 801ae8e:	1a9b      	subs	r3, r3, r2
 801ae90:	4418      	add	r0, r3
 801ae92:	42b8      	cmp	r0, r7
 801ae94:	f200 8108 	bhi.w	801b0a8 <tcp_output+0x294>
  pcb->persist_backoff = 0;
 801ae98:	2300      	movs	r3, #0
  useg = pcb->unacked;
 801ae9a:	f8d4 8070 	ldr.w	r8, [r4, #112]	; 0x70
  pcb->persist_backoff = 0;
 801ae9e:	f884 3099 	strb.w	r3, [r4, #153]	; 0x99
  if (useg != NULL) {
 801aea2:	f1b8 0f00 	cmp.w	r8, #0
 801aea6:	d101      	bne.n	801aeac <tcp_output+0x98>
 801aea8:	e004      	b.n	801aeb4 <tcp_output+0xa0>
 801aeaa:	4698      	mov	r8, r3
    for (; useg->next != NULL; useg = useg->next);
 801aeac:	f8d8 3000 	ldr.w	r3, [r8]
 801aeb0:	2b00      	cmp	r3, #0
 801aeb2:	d1fa      	bne.n	801aeaa <tcp_output+0x96>
    LWIP_ASSERT("RST not expected here!",
 801aeb4:	464e      	mov	r6, r9
 801aeb6:	e048      	b.n	801af4a <tcp_output+0x136>
    if (pcb->state != SYN_SENT) {
 801aeb8:	7d23      	ldrb	r3, [r4, #20]
    pcb->unsent = seg->next;
 801aeba:	682a      	ldr	r2, [r5, #0]
    if (pcb->state != SYN_SENT) {
 801aebc:	2b02      	cmp	r3, #2
    pcb->unsent = seg->next;
 801aebe:	66e2      	str	r2, [r4, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801aec0:	d003      	beq.n	801aeca <tcp_output+0xb6>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801aec2:	8b63      	ldrh	r3, [r4, #26]
 801aec4:	f023 0303 	bic.w	r3, r3, #3
 801aec8:	8363      	strh	r3, [r4, #26]
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801aeca:	68eb      	ldr	r3, [r5, #12]
 801aecc:	6858      	ldr	r0, [r3, #4]
 801aece:	f7f9 fd61 	bl	8014994 <lwip_htonl>
 801aed2:	68eb      	ldr	r3, [r5, #12]
 801aed4:	4681      	mov	r9, r0
 801aed6:	f8b5 b008 	ldrh.w	fp, [r5, #8]
 801aeda:	8998      	ldrh	r0, [r3, #12]
 801aedc:	f7f9 fd56 	bl	801498c <lwip_htons>
 801aee0:	f010 0003 	ands.w	r0, r0, #3
 801aee4:	44d9      	add	r9, fp
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801aee6:	6d23      	ldr	r3, [r4, #80]	; 0x50
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801aee8:	bf18      	it	ne
 801aeea:	2001      	movne	r0, #1
 801aeec:	4448      	add	r0, r9
    if (TCP_TCPLEN(seg) > 0) {
 801aeee:	f8b5 9008 	ldrh.w	r9, [r5, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801aef2:	1a1b      	subs	r3, r3, r0
 801aef4:	2b00      	cmp	r3, #0
    if (TCP_TCPLEN(seg) > 0) {
 801aef6:	68eb      	ldr	r3, [r5, #12]
      pcb->snd_nxt = snd_nxt;
 801aef8:	bfb8      	it	lt
 801aefa:	6520      	strlt	r0, [r4, #80]	; 0x50
    if (TCP_TCPLEN(seg) > 0) {
 801aefc:	8998      	ldrh	r0, [r3, #12]
 801aefe:	f7f9 fd45 	bl	801498c <lwip_htons>
 801af02:	f010 0003 	ands.w	r0, r0, #3
 801af06:	bf18      	it	ne
 801af08:	2001      	movne	r0, #1
 801af0a:	eb10 0f09 	cmn.w	r0, r9
 801af0e:	f000 80ee 	beq.w	801b0ee <tcp_output+0x2da>
      seg->next = NULL;
 801af12:	2200      	movs	r2, #0
      if (pcb->unacked == NULL) {
 801af14:	6f23      	ldr	r3, [r4, #112]	; 0x70
      seg->next = NULL;
 801af16:	602a      	str	r2, [r5, #0]
      if (pcb->unacked == NULL) {
 801af18:	2b00      	cmp	r3, #0
 801af1a:	f000 80ec 	beq.w	801b0f6 <tcp_output+0x2e2>
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801af1e:	68eb      	ldr	r3, [r5, #12]
 801af20:	6858      	ldr	r0, [r3, #4]
 801af22:	f7f9 fd37 	bl	8014994 <lwip_htonl>
 801af26:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801af2a:	4681      	mov	r9, r0
 801af2c:	6858      	ldr	r0, [r3, #4]
 801af2e:	f7f9 fd31 	bl	8014994 <lwip_htonl>
 801af32:	eba9 0000 	sub.w	r0, r9, r0
 801af36:	2800      	cmp	r0, #0
 801af38:	f2c0 812e 	blt.w	801b198 <tcp_output+0x384>
          useg->next = seg;
 801af3c:	f8c8 5000 	str.w	r5, [r8]
 801af40:	46a8      	mov	r8, r5
    seg = pcb->unsent;
 801af42:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  while (seg != NULL &&
 801af44:	2d00      	cmp	r5, #0
 801af46:	f000 8148 	beq.w	801b1da <tcp_output+0x3c6>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801af4a:	68eb      	ldr	r3, [r5, #12]
 801af4c:	6858      	ldr	r0, [r3, #4]
 801af4e:	f7f9 fd21 	bl	8014994 <lwip_htonl>
 801af52:	6c63      	ldr	r3, [r4, #68]	; 0x44
 801af54:	892a      	ldrh	r2, [r5, #8]
 801af56:	1ac0      	subs	r0, r0, r3
 801af58:	4410      	add	r0, r2
  while (seg != NULL &&
 801af5a:	42b8      	cmp	r0, r7
 801af5c:	f200 813f 	bhi.w	801b1de <tcp_output+0x3ca>
    LWIP_ASSERT("RST not expected here!",
 801af60:	68eb      	ldr	r3, [r5, #12]
 801af62:	8998      	ldrh	r0, [r3, #12]
 801af64:	f7f9 fd12 	bl	801498c <lwip_htons>
 801af68:	0742      	lsls	r2, r0, #29
 801af6a:	f100 80b8 	bmi.w	801b0de <tcp_output+0x2ca>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801af6e:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801af70:	b163      	cbz	r3, 801af8c <tcp_output+0x178>
 801af72:	8b62      	ldrh	r2, [r4, #26]
 801af74:	f012 0f44 	tst.w	r2, #68	; 0x44
 801af78:	4613      	mov	r3, r2
 801af7a:	d107      	bne.n	801af8c <tcp_output+0x178>
 801af7c:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 801af7e:	2900      	cmp	r1, #0
 801af80:	f000 80c2 	beq.w	801b108 <tcp_output+0x2f4>
 801af84:	6808      	ldr	r0, [r1, #0]
 801af86:	2800      	cmp	r0, #0
 801af88:	f000 80b8 	beq.w	801b0fc <tcp_output+0x2e8>
    if (pcb->state != SYN_SENT) {
 801af8c:	7d23      	ldrb	r3, [r4, #20]
 801af8e:	2b02      	cmp	r3, #2
 801af90:	d009      	beq.n	801afa6 <tcp_output+0x192>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801af92:	68eb      	ldr	r3, [r5, #12]
 801af94:	2010      	movs	r0, #16
 801af96:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 801af9a:	f7f9 fcf7 	bl	801498c <lwip_htons>
 801af9e:	68eb      	ldr	r3, [r5, #12]
 801afa0:	ea49 0000 	orr.w	r0, r9, r0
 801afa4:	8198      	strh	r0, [r3, #12]
  if (tcp_output_segment_busy(seg)) {
 801afa6:	4628      	mov	r0, r5
 801afa8:	f7fe ff2c 	bl	8019e04 <tcp_output_segment_busy>
 801afac:	2800      	cmp	r0, #0
 801afae:	d183      	bne.n	801aeb8 <tcp_output+0xa4>
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801afb0:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801afb4:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801afb6:	f7f9 fced 	bl	8014994 <lwip_htonl>
 801afba:	f8c9 0008 	str.w	r0, [r9, #8]
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801afbe:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 801afc0:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801afc4:	f7f9 fce2 	bl	801498c <lwip_htons>
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801afc8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 801afca:	6a63      	ldr	r3, [r4, #36]	; 0x24
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801afcc:	f8a9 000e 	strh.w	r0, [r9, #14]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801afd0:	4413      	add	r3, r2
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801afd2:	f8d5 900c 	ldr.w	r9, [r5, #12]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801afd6:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801afd8:	7aab      	ldrb	r3, [r5, #10]
 801afda:	07db      	lsls	r3, r3, #31
 801afdc:	f100 80c3 	bmi.w	801b166 <tcp_output+0x352>
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801afe0:	f109 0b14 	add.w	fp, r9, #20
  if (pcb->rtime < 0) {
 801afe4:	f9b4 3030 	ldrsh.w	r3, [r4, #48]	; 0x30
 801afe8:	2b00      	cmp	r3, #0
 801afea:	da01      	bge.n	801aff0 <tcp_output+0x1dc>
    pcb->rtime = 0;
 801afec:	2300      	movs	r3, #0
 801afee:	8623      	strh	r3, [r4, #48]	; 0x30
  if (pcb->rttest == 0) {
 801aff0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801aff2:	2b00      	cmp	r3, #0
 801aff4:	f000 80ac 	beq.w	801b150 <tcp_output+0x33c>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801aff8:	6868      	ldr	r0, [r5, #4]
  seg->tcphdr->chksum = 0;
 801affa:	2100      	movs	r1, #0
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801affc:	6843      	ldr	r3, [r0, #4]
  seg->p->tot_len -= len;
 801affe:	8902      	ldrh	r2, [r0, #8]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801b000:	eba9 0303 	sub.w	r3, r9, r3
  seg->p->len -= len;
 801b004:	f8b0 c00a 	ldrh.w	ip, [r0, #10]
  seg->p->payload = seg->tcphdr;
 801b008:	f8c0 9004 	str.w	r9, [r0, #4]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801b00c:	b29b      	uxth	r3, r3
  seg->p->tot_len -= len;
 801b00e:	1ad2      	subs	r2, r2, r3
  seg->p->len -= len;
 801b010:	ebac 0303 	sub.w	r3, ip, r3
  seg->p->tot_len -= len;
 801b014:	b292      	uxth	r2, r2
  seg->p->len -= len;
 801b016:	8143      	strh	r3, [r0, #10]
  seg->p->tot_len -= len;
 801b018:	8102      	strh	r2, [r0, #8]
  seg->tcphdr->chksum = 0;
 801b01a:	f889 1010 	strb.w	r1, [r9, #16]
 801b01e:	f889 1011 	strb.w	r1, [r9, #17]
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801b022:	7aab      	ldrb	r3, [r5, #10]
 801b024:	009b      	lsls	r3, r3, #2
 801b026:	f003 0304 	and.w	r3, r3, #4
 801b02a:	3314      	adds	r3, #20
 801b02c:	444b      	add	r3, r9
 801b02e:	459b      	cmp	fp, r3
 801b030:	d00a      	beq.n	801b048 <tcp_output+0x234>
 801b032:	f240 621c 	movw	r2, #1564	; 0x61c
 801b036:	4b40      	ldr	r3, [pc, #256]	; (801b138 <tcp_output+0x324>)
 801b038:	4940      	ldr	r1, [pc, #256]	; (801b13c <tcp_output+0x328>)
 801b03a:	4841      	ldr	r0, [pc, #260]	; (801b140 <tcp_output+0x32c>)
 801b03c:	f005 fc6c 	bl	8020918 <iprintf>
 801b040:	6868      	ldr	r0, [r5, #4]
 801b042:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801b046:	8902      	ldrh	r2, [r0, #8]
    seg->tcphdr->chksum = ip_chksum_pseudo(seg->p, IP_PROTO_TCP,
 801b048:	4623      	mov	r3, r4
 801b04a:	2106      	movs	r1, #6
 801b04c:	9600      	str	r6, [sp, #0]
 801b04e:	f7fa fa59 	bl	8015504 <ip_chksum_pseudo>
  TCP_STATS_INC(tcp.xmit);
 801b052:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 801b14c <tcp_output+0x338>
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801b056:	f04f 0e06 	mov.w	lr, #6
    seg->tcphdr->chksum = ip_chksum_pseudo(seg->p, IP_PROTO_TCP,
 801b05a:	f8a9 0010 	strh.w	r0, [r9, #16]
  TCP_STATS_INC(tcp.xmit);
 801b05e:	f8bc 3090 	ldrh.w	r3, [ip, #144]	; 0x90
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801b062:	4632      	mov	r2, r6
 801b064:	6868      	ldr	r0, [r5, #4]
 801b066:	4621      	mov	r1, r4
  TCP_STATS_INC(tcp.xmit);
 801b068:	3301      	adds	r3, #1
 801b06a:	f8ac 3090 	strh.w	r3, [ip, #144]	; 0x90
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801b06e:	7ae3      	ldrb	r3, [r4, #11]
 801b070:	e9cd ea01 	strd	lr, sl, [sp, #4]
 801b074:	f894 c00a 	ldrb.w	ip, [r4, #10]
 801b078:	f8cd c000 	str.w	ip, [sp]
 801b07c:	f003 f9de 	bl	801e43c <ip4_output_if>
    if (err != ERR_OK) {
 801b080:	2800      	cmp	r0, #0
 801b082:	f43f af19 	beq.w	801aeb8 <tcp_output+0xa4>
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801b086:	8b63      	ldrh	r3, [r4, #26]
 801b088:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b08c:	8363      	strh	r3, [r4, #26]
      return err;
 801b08e:	e6e2      	b.n	801ae56 <tcp_output+0x42>
    return ERR_OK;
 801b090:	2000      	movs	r0, #0
}
 801b092:	b005      	add	sp, #20
 801b094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801b098:	4b27      	ldr	r3, [pc, #156]	; (801b138 <tcp_output+0x324>)
 801b09a:	f240 42e4 	movw	r2, #1252	; 0x4e4
 801b09e:	4929      	ldr	r1, [pc, #164]	; (801b144 <tcp_output+0x330>)
 801b0a0:	4827      	ldr	r0, [pc, #156]	; (801b140 <tcp_output+0x32c>)
 801b0a2:	f005 fc39 	bl	8020918 <iprintf>
 801b0a6:	e6c0      	b.n	801ae2a <tcp_output+0x16>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801b0a8:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 801b0ac:	42bb      	cmp	r3, r7
 801b0ae:	f47f aeca 	bne.w	801ae46 <tcp_output+0x32>
 801b0b2:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801b0b4:	2b00      	cmp	r3, #0
 801b0b6:	f47f aec6 	bne.w	801ae46 <tcp_output+0x32>
 801b0ba:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
 801b0be:	2b00      	cmp	r3, #0
 801b0c0:	f47f aec1 	bne.w	801ae46 <tcp_output+0x32>
      pcb->persist_cnt = 0;
 801b0c4:	f44f 7280 	mov.w	r2, #256	; 0x100
      pcb->persist_backoff = 1;
 801b0c8:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
      pcb->persist_cnt = 0;
 801b0cc:	f8a4 2098 	strh.w	r2, [r4, #152]	; 0x98
 801b0d0:	e6b9      	b.n	801ae46 <tcp_output+0x32>
      return tcp_send_empty_ack(pcb);
 801b0d2:	4620      	mov	r0, r4
}
 801b0d4:	b005      	add	sp, #20
 801b0d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      return tcp_send_empty_ack(pcb);
 801b0da:	f7ff be67 	b.w	801adac <tcp_send_empty_ack>
    LWIP_ASSERT("RST not expected here!",
 801b0de:	4b16      	ldr	r3, [pc, #88]	; (801b138 <tcp_output+0x324>)
 801b0e0:	f240 5237 	movw	r2, #1335	; 0x537
 801b0e4:	4918      	ldr	r1, [pc, #96]	; (801b148 <tcp_output+0x334>)
 801b0e6:	4816      	ldr	r0, [pc, #88]	; (801b140 <tcp_output+0x32c>)
 801b0e8:	f005 fc16 	bl	8020918 <iprintf>
 801b0ec:	e73f      	b.n	801af6e <tcp_output+0x15a>
      tcp_seg_free(seg);
 801b0ee:	4628      	mov	r0, r5
 801b0f0:	f7fc f8ee 	bl	80172d0 <tcp_seg_free>
 801b0f4:	e725      	b.n	801af42 <tcp_output+0x12e>
        pcb->unacked = seg;
 801b0f6:	6725      	str	r5, [r4, #112]	; 0x70
 801b0f8:	46a8      	mov	r8, r5
 801b0fa:	e722      	b.n	801af42 <tcp_output+0x12e>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801b0fc:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 801b100:	8e60      	ldrh	r0, [r4, #50]	; 0x32
 801b102:	4584      	cmp	ip, r0
 801b104:	f4bf af42 	bcs.w	801af8c <tcp_output+0x178>
 801b108:	f8b4 0064 	ldrh.w	r0, [r4, #100]	; 0x64
 801b10c:	2800      	cmp	r0, #0
 801b10e:	f43f af3d 	beq.w	801af8c <tcp_output+0x178>
 801b112:	f8b4 0066 	ldrh.w	r0, [r4, #102]	; 0x66
 801b116:	2808      	cmp	r0, #8
 801b118:	f63f af38 	bhi.w	801af8c <tcp_output+0x178>
 801b11c:	f012 0fa0 	tst.w	r2, #160	; 0xa0
 801b120:	f47f af34 	bne.w	801af8c <tcp_output+0x178>
  if (pcb->unsent == NULL) {
 801b124:	2900      	cmp	r1, #0
 801b126:	f47f ae92 	bne.w	801ae4e <tcp_output+0x3a>
    pcb->unsent_oversize = 0;
 801b12a:	2100      	movs	r1, #0
 801b12c:	4613      	mov	r3, r2
 801b12e:	f8a4 1068 	strh.w	r1, [r4, #104]	; 0x68
 801b132:	e68c      	b.n	801ae4e <tcp_output+0x3a>
 801b134:	2003623c 	.word	0x2003623c
 801b138:	0803e604 	.word	0x0803e604
 801b13c:	0803e544 	.word	0x0803e544
 801b140:	08026800 	.word	0x08026800
 801b144:	0803e504 	.word	0x0803e504
 801b148:	0803e52c 	.word	0x0803e52c
 801b14c:	2003611c 	.word	0x2003611c
    pcb->rttest = tcp_ticks;
 801b150:	4b28      	ldr	r3, [pc, #160]	; (801b1f4 <tcp_output+0x3e0>)
 801b152:	681b      	ldr	r3, [r3, #0]
 801b154:	6363      	str	r3, [r4, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801b156:	f8d9 0004 	ldr.w	r0, [r9, #4]
 801b15a:	f7f9 fc1b 	bl	8014994 <lwip_htonl>
 801b15e:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801b162:	63a0      	str	r0, [r4, #56]	; 0x38
 801b164:	e748      	b.n	801aff8 <tcp_output+0x1e4>
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801b166:	4632      	mov	r2, r6
 801b168:	4651      	mov	r1, sl
 801b16a:	f44f 7006 	mov.w	r0, #536	; 0x218
    opts += 1;
 801b16e:	f109 0b18 	add.w	fp, r9, #24
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801b172:	f7fd f85d 	bl	8018230 <tcp_eff_send_mss_netif>
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801b176:	f040 7001 	orr.w	r0, r0, #33816576	; 0x2040000
 801b17a:	f7f9 fc0b 	bl	8014994 <lwip_htonl>
 801b17e:	f8c9 0014 	str.w	r0, [r9, #20]
 801b182:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801b186:	e72d      	b.n	801afe4 <tcp_output+0x1d0>
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801b188:	4b1b      	ldr	r3, [pc, #108]	; (801b1f8 <tcp_output+0x3e4>)
 801b18a:	f240 42e1 	movw	r2, #1249	; 0x4e1
 801b18e:	491b      	ldr	r1, [pc, #108]	; (801b1fc <tcp_output+0x3e8>)
 801b190:	481b      	ldr	r0, [pc, #108]	; (801b200 <tcp_output+0x3ec>)
 801b192:	f005 fbc1 	bl	8020918 <iprintf>
 801b196:	e644      	b.n	801ae22 <tcp_output+0xe>
          while (*cur_seg &&
 801b198:	6f23      	ldr	r3, [r4, #112]	; 0x70
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801b19a:	f104 0b70 	add.w	fp, r4, #112	; 0x70
          while (*cur_seg &&
 801b19e:	b92b      	cbnz	r3, 801b1ac <tcp_output+0x398>
 801b1a0:	e013      	b.n	801b1ca <tcp_output+0x3b6>
            cur_seg = &((*cur_seg)->next );
 801b1a2:	f8db b000 	ldr.w	fp, [fp]
          while (*cur_seg &&
 801b1a6:	f8db 3000 	ldr.w	r3, [fp]
 801b1aa:	b173      	cbz	r3, 801b1ca <tcp_output+0x3b6>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801b1ac:	68db      	ldr	r3, [r3, #12]
 801b1ae:	6858      	ldr	r0, [r3, #4]
 801b1b0:	f7f9 fbf0 	bl	8014994 <lwip_htonl>
 801b1b4:	68eb      	ldr	r3, [r5, #12]
 801b1b6:	4681      	mov	r9, r0
 801b1b8:	6858      	ldr	r0, [r3, #4]
 801b1ba:	f7f9 fbeb 	bl	8014994 <lwip_htonl>
 801b1be:	eba9 0000 	sub.w	r0, r9, r0
          while (*cur_seg &&
 801b1c2:	2800      	cmp	r0, #0
 801b1c4:	dbed      	blt.n	801b1a2 <tcp_output+0x38e>
 801b1c6:	f8db 3000 	ldr.w	r3, [fp]
          seg->next = (*cur_seg);
 801b1ca:	602b      	str	r3, [r5, #0]
          (*cur_seg) = seg;
 801b1cc:	f8cb 5000 	str.w	r5, [fp]
 801b1d0:	e6b7      	b.n	801af42 <tcp_output+0x12e>
    return netif_get_by_index(pcb->netif_idx);
 801b1d2:	f7fb f963 	bl	801649c <netif_get_by_index>
 801b1d6:	4682      	mov	sl, r0
 801b1d8:	e64a      	b.n	801ae70 <tcp_output+0x5c>
 801b1da:	8b62      	ldrh	r2, [r4, #26]
 801b1dc:	e7a5      	b.n	801b12a <tcp_output+0x316>
 801b1de:	8b62      	ldrh	r2, [r4, #26]
 801b1e0:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 801b1e2:	4613      	mov	r3, r2
  if (pcb->unsent == NULL) {
 801b1e4:	2900      	cmp	r1, #0
 801b1e6:	f47f ae32 	bne.w	801ae4e <tcp_output+0x3a>
 801b1ea:	e79e      	b.n	801b12a <tcp_output+0x316>
    return ERR_RTE;
 801b1ec:	f06f 0003 	mvn.w	r0, #3
 801b1f0:	e631      	b.n	801ae56 <tcp_output+0x42>
 801b1f2:	bf00      	nop
 801b1f4:	2003622c 	.word	0x2003622c
 801b1f8:	0803e604 	.word	0x0803e604
 801b1fc:	0803e4ec 	.word	0x0803e4ec
 801b200:	08026800 	.word	0x08026800

0801b204 <tcp_rexmit_rto_commit>:
{
 801b204:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801b206:	4604      	mov	r4, r0
 801b208:	b158      	cbz	r0, 801b222 <tcp_rexmit_rto_commit+0x1e>
  if (pcb->nrtx < 0xFF) {
 801b20a:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 801b20e:	2bff      	cmp	r3, #255	; 0xff
 801b210:	d002      	beq.n	801b218 <tcp_rexmit_rto_commit+0x14>
    ++pcb->nrtx;
 801b212:	3301      	adds	r3, #1
 801b214:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  tcp_output(pcb);
 801b218:	4620      	mov	r0, r4
}
 801b21a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tcp_output(pcb);
 801b21e:	f7ff bdf9 	b.w	801ae14 <tcp_output>
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801b222:	4b04      	ldr	r3, [pc, #16]	; (801b234 <tcp_rexmit_rto_commit+0x30>)
 801b224:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801b228:	4903      	ldr	r1, [pc, #12]	; (801b238 <tcp_rexmit_rto_commit+0x34>)
 801b22a:	4804      	ldr	r0, [pc, #16]	; (801b23c <tcp_rexmit_rto_commit+0x38>)
 801b22c:	f005 fb74 	bl	8020918 <iprintf>
 801b230:	e7eb      	b.n	801b20a <tcp_rexmit_rto_commit+0x6>
 801b232:	bf00      	nop
 801b234:	0803e604 	.word	0x0803e604
 801b238:	0803e6e8 	.word	0x0803e6e8
 801b23c:	08026800 	.word	0x08026800

0801b240 <tcp_rexmit_rto>:
{
 801b240:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801b242:	4604      	mov	r4, r0
 801b244:	b148      	cbz	r0, 801b25a <tcp_rexmit_rto+0x1a>
  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801b246:	4620      	mov	r0, r4
 801b248:	f7ff fcaa 	bl	801aba0 <tcp_rexmit_rto_prepare>
 801b24c:	b100      	cbz	r0, 801b250 <tcp_rexmit_rto+0x10>
}
 801b24e:	bd10      	pop	{r4, pc}
    tcp_rexmit_rto_commit(pcb);
 801b250:	4620      	mov	r0, r4
}
 801b252:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    tcp_rexmit_rto_commit(pcb);
 801b256:	f7ff bfd5 	b.w	801b204 <tcp_rexmit_rto_commit>
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801b25a:	4b04      	ldr	r3, [pc, #16]	; (801b26c <tcp_rexmit_rto+0x2c>)
 801b25c:	f240 62ad 	movw	r2, #1709	; 0x6ad
 801b260:	4903      	ldr	r1, [pc, #12]	; (801b270 <tcp_rexmit_rto+0x30>)
 801b262:	4804      	ldr	r0, [pc, #16]	; (801b274 <tcp_rexmit_rto+0x34>)
 801b264:	f005 fb58 	bl	8020918 <iprintf>
 801b268:	e7ed      	b.n	801b246 <tcp_rexmit_rto+0x6>
 801b26a:	bf00      	nop
 801b26c:	0803e604 	.word	0x0803e604
 801b270:	0803e6cc 	.word	0x0803e6cc
 801b274:	08026800 	.word	0x08026800

0801b278 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801b278:	b570      	push	{r4, r5, r6, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801b27a:	4604      	mov	r4, r0
 801b27c:	b1a0      	cbz	r0, 801b2a8 <tcp_keepalive+0x30>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801b27e:	6d20      	ldr	r0, [r4, #80]	; 0x50
 801b280:	3801      	subs	r0, #1
 801b282:	f7f9 fb87 	bl	8014994 <lwip_htonl>
 801b286:	2100      	movs	r1, #0
 801b288:	4602      	mov	r2, r0
 801b28a:	4620      	mov	r0, r4
 801b28c:	f7fe fef2 	bl	801a074 <tcp_output_alloc_header.constprop.3>
  if (p == NULL) {
 801b290:	4605      	mov	r5, r0
 801b292:	b188      	cbz	r0, 801b2b8 <tcp_keepalive+0x40>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801b294:	f7fe ff18 	bl	801a0c8 <tcp_output_fill_options.isra.0.constprop.5>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801b298:	4629      	mov	r1, r5
 801b29a:	1d23      	adds	r3, r4, #4
 801b29c:	4622      	mov	r2, r4
 801b29e:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 801b2a0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801b2a4:	f7fe bf20 	b.w	801a0e8 <tcp_output_control_segment>
  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801b2a8:	4b05      	ldr	r3, [pc, #20]	; (801b2c0 <tcp_keepalive+0x48>)
 801b2aa:	f640 0224 	movw	r2, #2084	; 0x824
 801b2ae:	4905      	ldr	r1, [pc, #20]	; (801b2c4 <tcp_keepalive+0x4c>)
 801b2b0:	4805      	ldr	r0, [pc, #20]	; (801b2c8 <tcp_keepalive+0x50>)
 801b2b2:	f005 fb31 	bl	8020918 <iprintf>
 801b2b6:	e7e2      	b.n	801b27e <tcp_keepalive+0x6>
}
 801b2b8:	f04f 30ff 	mov.w	r0, #4294967295
 801b2bc:	bd70      	pop	{r4, r5, r6, pc}
 801b2be:	bf00      	nop
 801b2c0:	0803e604 	.word	0x0803e604
 801b2c4:	0803e4d0 	.word	0x0803e4d0
 801b2c8:	08026800 	.word	0x08026800

0801b2cc <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801b2cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801b2d0:	4604      	mov	r4, r0
 801b2d2:	2800      	cmp	r0, #0
 801b2d4:	d054      	beq.n	801b380 <tcp_zero_window_probe+0xb4>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801b2d6:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  if (seg == NULL) {
 801b2d8:	2d00      	cmp	r5, #0
 801b2da:	d04a      	beq.n	801b372 <tcp_zero_window_probe+0xa6>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801b2dc:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 801b2e0:	2bff      	cmp	r3, #255	; 0xff
 801b2e2:	d002      	beq.n	801b2ea <tcp_zero_window_probe+0x1e>
    ++pcb->persist_probe;
 801b2e4:	3301      	adds	r3, #1
 801b2e6:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801b2ea:	68eb      	ldr	r3, [r5, #12]
 801b2ec:	8998      	ldrh	r0, [r3, #12]
 801b2ee:	f7f9 fb4d 	bl	801498c <lwip_htons>
 801b2f2:	07c2      	lsls	r2, r0, #31
 801b2f4:	68eb      	ldr	r3, [r5, #12]
 801b2f6:	d426      	bmi.n	801b346 <tcp_zero_window_probe+0x7a>
 801b2f8:	685a      	ldr	r2, [r3, #4]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801b2fa:	2101      	movs	r1, #1
 801b2fc:	4620      	mov	r0, r4
 801b2fe:	f7fe feb9 	bl	801a074 <tcp_output_alloc_header.constprop.3>
  if (p == NULL) {
 801b302:	4606      	mov	r6, r0
 801b304:	2800      	cmp	r0, #0
 801b306:	d037      	beq.n	801b378 <tcp_zero_window_probe+0xac>
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801b308:	6868      	ldr	r0, [r5, #4]
 801b30a:	2201      	movs	r2, #1
 801b30c:	892f      	ldrh	r7, [r5, #8]
 801b30e:	8903      	ldrh	r3, [r0, #8]
    char *d = ((char *)p->payload + TCP_HLEN);
 801b310:	6871      	ldr	r1, [r6, #4]
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801b312:	1bdb      	subs	r3, r3, r7
 801b314:	3114      	adds	r1, #20
 801b316:	b29b      	uxth	r3, r3
 801b318:	f7fb fc36 	bl	8016b88 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801b31c:	68eb      	ldr	r3, [r5, #12]
 801b31e:	6858      	ldr	r0, [r3, #4]
 801b320:	f7f9 fb38 	bl	8014994 <lwip_htonl>
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801b324:	6d23      	ldr	r3, [r4, #80]	; 0x50
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801b326:	3001      	adds	r0, #1
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801b328:	1a1b      	subs	r3, r3, r0
 801b32a:	2b00      	cmp	r3, #0
    pcb->snd_nxt = snd_nxt;
 801b32c:	bfb8      	it	lt
 801b32e:	6520      	strlt	r0, [r4, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801b330:	4630      	mov	r0, r6
 801b332:	f7fe fec9 	bl	801a0c8 <tcp_output_fill_options.isra.0.constprop.5>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801b336:	4631      	mov	r1, r6
 801b338:	1d23      	adds	r3, r4, #4
 801b33a:	4622      	mov	r2, r4
 801b33c:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 801b33e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801b342:	f7fe bed1 	b.w	801a0e8 <tcp_output_control_segment>
  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801b346:	8929      	ldrh	r1, [r5, #8]
 801b348:	685a      	ldr	r2, [r3, #4]
 801b34a:	2900      	cmp	r1, #0
 801b34c:	d1d5      	bne.n	801b2fa <tcp_zero_window_probe+0x2e>
  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801b34e:	4620      	mov	r0, r4
 801b350:	f7fe fe90 	bl	801a074 <tcp_output_alloc_header.constprop.3>
  if (p == NULL) {
 801b354:	4606      	mov	r6, r0
 801b356:	b178      	cbz	r0, 801b378 <tcp_zero_window_probe+0xac>
  tcphdr = (struct tcp_hdr *)p->payload;
 801b358:	f8d6 8004 	ldr.w	r8, [r6, #4]
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801b35c:	2011      	movs	r0, #17
 801b35e:	f9b8 700c 	ldrsh.w	r7, [r8, #12]
 801b362:	f7f9 fb13 	bl	801498c <lwip_htons>
 801b366:	f427 577c 	bic.w	r7, r7, #16128	; 0x3f00
 801b36a:	4338      	orrs	r0, r7
 801b36c:	f8a8 000c 	strh.w	r0, [r8, #12]
 801b370:	e7d4      	b.n	801b31c <tcp_zero_window_probe+0x50>
    return ERR_OK;
 801b372:	4628      	mov	r0, r5
}
 801b374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return ERR_MEM;
 801b378:	f04f 30ff 	mov.w	r0, #4294967295
}
 801b37c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801b380:	4b03      	ldr	r3, [pc, #12]	; (801b390 <tcp_zero_window_probe+0xc4>)
 801b382:	f640 024f 	movw	r2, #2127	; 0x84f
 801b386:	4903      	ldr	r1, [pc, #12]	; (801b394 <tcp_zero_window_probe+0xc8>)
 801b388:	4803      	ldr	r0, [pc, #12]	; (801b398 <tcp_zero_window_probe+0xcc>)
 801b38a:	f005 fac5 	bl	8020918 <iprintf>
 801b38e:	e7a2      	b.n	801b2d6 <tcp_zero_window_probe+0xa>
 801b390:	0803e604 	.word	0x0803e604
 801b394:	0803ea70 	.word	0x0803ea70
 801b398:	08026800 	.word	0x08026800

0801b39c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801b39c:	b570      	push	{r4, r5, r6, lr}
 801b39e:	4604      	mov	r4, r0
 801b3a0:	460e      	mov	r6, r1
 801b3a2:	4615      	mov	r5, r2
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801b3a4:	4913      	ldr	r1, [pc, #76]	; (801b3f4 <sys_timeout_abs+0x58>)
 801b3a6:	22bc      	movs	r2, #188	; 0xbc
 801b3a8:	200c      	movs	r0, #12
 801b3aa:	f7fa fe5f 	bl	801606c <memp_malloc_fn>
  if (timeout == NULL) {
 801b3ae:	b1c8      	cbz	r0, 801b3e4 <sys_timeout_abs+0x48>
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801b3b0:	4a11      	ldr	r2, [pc, #68]	; (801b3f8 <sys_timeout_abs+0x5c>)
  timeout->next = NULL;
 801b3b2:	2300      	movs	r3, #0
  timeout->h = handler;
 801b3b4:	6086      	str	r6, [r0, #8]
  if (next_timeout == NULL) {
 801b3b6:	6811      	ldr	r1, [r2, #0]
  timeout->arg = arg;
 801b3b8:	60c5      	str	r5, [r0, #12]
  timeout->next = NULL;
 801b3ba:	e9c0 3400 	strd	r3, r4, [r0]
  if (next_timeout == NULL) {
 801b3be:	b121      	cbz	r1, 801b3ca <sys_timeout_abs+0x2e>
    next_timeout = timeout;
    return;
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801b3c0:	684b      	ldr	r3, [r1, #4]
 801b3c2:	1ae3      	subs	r3, r4, r3
 801b3c4:	2b00      	cmp	r3, #0
 801b3c6:	da07      	bge.n	801b3d8 <sys_timeout_abs+0x3c>
    timeout->next = next_timeout;
 801b3c8:	6001      	str	r1, [r0, #0]
    next_timeout = timeout;
 801b3ca:	6010      	str	r0, [r2, #0]
        t->next = timeout;
        break;
      }
    }
  }
}
 801b3cc:	bd70      	pop	{r4, r5, r6, pc}
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801b3ce:	685a      	ldr	r2, [r3, #4]
 801b3d0:	1aa2      	subs	r2, r4, r2
 801b3d2:	2a00      	cmp	r2, #0
 801b3d4:	db03      	blt.n	801b3de <sys_timeout_abs+0x42>
 801b3d6:	4619      	mov	r1, r3
 801b3d8:	680b      	ldr	r3, [r1, #0]
 801b3da:	2b00      	cmp	r3, #0
 801b3dc:	d1f7      	bne.n	801b3ce <sys_timeout_abs+0x32>
        timeout->next = t->next;
 801b3de:	6003      	str	r3, [r0, #0]
        t->next = timeout;
 801b3e0:	6008      	str	r0, [r1, #0]
}
 801b3e2:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801b3e4:	4b03      	ldr	r3, [pc, #12]	; (801b3f4 <sys_timeout_abs+0x58>)
 801b3e6:	22be      	movs	r2, #190	; 0xbe
 801b3e8:	4904      	ldr	r1, [pc, #16]	; (801b3fc <sys_timeout_abs+0x60>)
 801b3ea:	4805      	ldr	r0, [pc, #20]	; (801b400 <sys_timeout_abs+0x64>)
}
 801b3ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801b3f0:	f005 ba92 	b.w	8020918 <iprintf>
 801b3f4:	0803eafc 	.word	0x0803eafc
 801b3f8:	200223e0 	.word	0x200223e0
 801b3fc:	0803eb30 	.word	0x0803eb30
 801b400:	08026800 	.word	0x08026800

0801b404 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801b404:	b510      	push	{r4, lr}
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801b406:	6843      	ldr	r3, [r0, #4]
{
 801b408:	4604      	mov	r4, r0
  cyclic->handler();
 801b40a:	4798      	blx	r3

  now = sys_now();
 801b40c:	f7f4 fdfc 	bl	8010008 <sys_now>
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801b410:	4b09      	ldr	r3, [pc, #36]	; (801b438 <lwip_cyclic_timer+0x34>)
 801b412:	6821      	ldr	r1, [r4, #0]
 801b414:	681b      	ldr	r3, [r3, #0]
 801b416:	440b      	add	r3, r1
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801b418:	1a1a      	subs	r2, r3, r0
 801b41a:	2a00      	cmp	r2, #0
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801b41c:	4622      	mov	r2, r4
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801b41e:	db05      	blt.n	801b42c <lwip_cyclic_timer+0x28>
  } else {
    /* correct cyclic interval with handler execution delay and sys_check_timeouts jitter */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801b420:	4618      	mov	r0, r3
 801b422:	4906      	ldr	r1, [pc, #24]	; (801b43c <lwip_cyclic_timer+0x38>)
#endif
  }
}
 801b424:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801b428:	f7ff bfb8 	b.w	801b39c <sys_timeout_abs>
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801b42c:	4408      	add	r0, r1
 801b42e:	4903      	ldr	r1, [pc, #12]	; (801b43c <lwip_cyclic_timer+0x38>)
}
 801b430:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801b434:	f7ff bfb2 	b.w	801b39c <sys_timeout_abs>
 801b438:	200223dc 	.word	0x200223dc
 801b43c:	0801b405 	.word	0x0801b405

0801b440 <tcpip_tcp_timer>:
{
 801b440:	b508      	push	{r3, lr}
  tcp_tmr();
 801b442:	f7fc fec7 	bl	80181d4 <tcp_tmr>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801b446:	4b09      	ldr	r3, [pc, #36]	; (801b46c <tcpip_tcp_timer+0x2c>)
 801b448:	681b      	ldr	r3, [r3, #0]
 801b44a:	b913      	cbnz	r3, 801b452 <tcpip_tcp_timer+0x12>
 801b44c:	4b08      	ldr	r3, [pc, #32]	; (801b470 <tcpip_tcp_timer+0x30>)
 801b44e:	681b      	ldr	r3, [r3, #0]
 801b450:	b143      	cbz	r3, 801b464 <tcpip_tcp_timer+0x24>

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801b452:	f7f4 fdd9 	bl	8010008 <sys_now>

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801b456:	2200      	movs	r2, #0
 801b458:	30fa      	adds	r0, #250	; 0xfa
 801b45a:	4906      	ldr	r1, [pc, #24]	; (801b474 <tcpip_tcp_timer+0x34>)
}
 801b45c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 801b460:	f7ff bf9c 	b.w	801b39c <sys_timeout_abs>
    tcpip_tcp_timer_active = 0;
 801b464:	4a04      	ldr	r2, [pc, #16]	; (801b478 <tcpip_tcp_timer+0x38>)
 801b466:	6013      	str	r3, [r2, #0]
}
 801b468:	bd08      	pop	{r3, pc}
 801b46a:	bf00      	nop
 801b46c:	20036228 	.word	0x20036228
 801b470:	20036238 	.word	0x20036238
 801b474:	0801b441 	.word	0x0801b441
 801b478:	200223e4 	.word	0x200223e4

0801b47c <tcp_timer_needed>:
{
 801b47c:	b508      	push	{r3, lr}
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801b47e:	4b0b      	ldr	r3, [pc, #44]	; (801b4ac <tcp_timer_needed+0x30>)
 801b480:	681a      	ldr	r2, [r3, #0]
 801b482:	b98a      	cbnz	r2, 801b4a8 <tcp_timer_needed+0x2c>
 801b484:	4a0a      	ldr	r2, [pc, #40]	; (801b4b0 <tcp_timer_needed+0x34>)
 801b486:	6812      	ldr	r2, [r2, #0]
 801b488:	b152      	cbz	r2, 801b4a0 <tcp_timer_needed+0x24>
    tcpip_tcp_timer_active = 1;
 801b48a:	2201      	movs	r2, #1
 801b48c:	601a      	str	r2, [r3, #0]
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801b48e:	f7f4 fdbb 	bl	8010008 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 801b492:	2200      	movs	r2, #0
 801b494:	30fa      	adds	r0, #250	; 0xfa
 801b496:	4907      	ldr	r1, [pc, #28]	; (801b4b4 <tcp_timer_needed+0x38>)
}
 801b498:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 801b49c:	f7ff bf7e 	b.w	801b39c <sys_timeout_abs>
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801b4a0:	4a05      	ldr	r2, [pc, #20]	; (801b4b8 <tcp_timer_needed+0x3c>)
 801b4a2:	6812      	ldr	r2, [r2, #0]
 801b4a4:	2a00      	cmp	r2, #0
 801b4a6:	d1f0      	bne.n	801b48a <tcp_timer_needed+0xe>
}
 801b4a8:	bd08      	pop	{r3, pc}
 801b4aa:	bf00      	nop
 801b4ac:	200223e4 	.word	0x200223e4
 801b4b0:	20036228 	.word	0x20036228
 801b4b4:	0801b441 	.word	0x0801b441
 801b4b8:	20036238 	.word	0x20036238

0801b4bc <sys_timeout>:
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801b4bc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
{
 801b4c0:	b570      	push	{r4, r5, r6, lr}
 801b4c2:	4604      	mov	r4, r0
 801b4c4:	460d      	mov	r5, r1
 801b4c6:	4616      	mov	r6, r2
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801b4c8:	d306      	bcc.n	801b4d8 <sys_timeout+0x1c>
 801b4ca:	4b08      	ldr	r3, [pc, #32]	; (801b4ec <sys_timeout+0x30>)
 801b4cc:	f240 1229 	movw	r2, #297	; 0x129
 801b4d0:	4907      	ldr	r1, [pc, #28]	; (801b4f0 <sys_timeout+0x34>)
 801b4d2:	4808      	ldr	r0, [pc, #32]	; (801b4f4 <sys_timeout+0x38>)
 801b4d4:	f005 fa20 	bl	8020918 <iprintf>
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801b4d8:	f7f4 fd96 	bl	8010008 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 801b4dc:	4632      	mov	r2, r6
 801b4de:	4629      	mov	r1, r5
 801b4e0:	4420      	add	r0, r4
#endif
}
 801b4e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 801b4e6:	f7ff bf59 	b.w	801b39c <sys_timeout_abs>
 801b4ea:	bf00      	nop
 801b4ec:	0803eafc 	.word	0x0803eafc
 801b4f0:	0803eac4 	.word	0x0803eac4
 801b4f4:	08026800 	.word	0x08026800

0801b4f8 <sys_timeouts_init>:
{
 801b4f8:	b570      	push	{r4, r5, r6, lr}
 801b4fa:	4c0a      	ldr	r4, [pc, #40]	; (801b524 <sys_timeouts_init+0x2c>)
 801b4fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801b500:	4e09      	ldr	r6, [pc, #36]	; (801b528 <sys_timeouts_init+0x30>)
 801b502:	f104 0520 	add.w	r5, r4, #32
 801b506:	4622      	mov	r2, r4
 801b508:	4631      	mov	r1, r6
 801b50a:	f7ff ffd7 	bl	801b4bc <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801b50e:	42ac      	cmp	r4, r5
 801b510:	d007      	beq.n	801b522 <sys_timeouts_init+0x2a>
 801b512:	f854 0f08 	ldr.w	r0, [r4, #8]!
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801b516:	4631      	mov	r1, r6
 801b518:	4622      	mov	r2, r4
 801b51a:	f7ff ffcf 	bl	801b4bc <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801b51e:	42ac      	cmp	r4, r5
 801b520:	d1f7      	bne.n	801b512 <sys_timeouts_init+0x1a>
}
 801b522:	bd70      	pop	{r4, r5, r6, pc}
 801b524:	0803ea9c 	.word	0x0803ea9c
 801b528:	0801b405 	.word	0x0801b405

0801b52c <sys_untimeout>:
 * @param handler callback function that would be called by the timeout
 * @param arg callback argument that would be passed to handler
*/
void
sys_untimeout(sys_timeout_handler handler, void *arg)
{
 801b52c:	b430      	push	{r4, r5}
  struct sys_timeo *prev_t, *t;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801b52e:	4d0d      	ldr	r5, [pc, #52]	; (801b564 <sys_untimeout+0x38>)
 801b530:	682b      	ldr	r3, [r5, #0]
 801b532:	b19b      	cbz	r3, 801b55c <sys_untimeout+0x30>
    return;
  }

  for (t = next_timeout, prev_t = NULL; t != NULL; prev_t = t, t = t->next) {
 801b534:	2400      	movs	r4, #0
 801b536:	e003      	b.n	801b540 <sys_untimeout+0x14>
 801b538:	681a      	ldr	r2, [r3, #0]
 801b53a:	461c      	mov	r4, r3
 801b53c:	4613      	mov	r3, r2
 801b53e:	b16a      	cbz	r2, 801b55c <sys_untimeout+0x30>
    if ((t->h == handler) && (t->arg == arg)) {
 801b540:	689a      	ldr	r2, [r3, #8]
 801b542:	4282      	cmp	r2, r0
 801b544:	d1f8      	bne.n	801b538 <sys_untimeout+0xc>
 801b546:	68da      	ldr	r2, [r3, #12]
 801b548:	428a      	cmp	r2, r1
 801b54a:	d1f5      	bne.n	801b538 <sys_untimeout+0xc>
 801b54c:	681a      	ldr	r2, [r3, #0]
      /* We have a match */
      /* Unlink from previous in list */
      if (prev_t == NULL) {
 801b54e:	b13c      	cbz	r4, 801b560 <sys_untimeout+0x34>
        next_timeout = t->next;
      } else {
        prev_t->next = t->next;
 801b550:	6022      	str	r2, [r4, #0]
      }
      memp_free(MEMP_SYS_TIMEOUT, t);
 801b552:	4619      	mov	r1, r3
 801b554:	200c      	movs	r0, #12
      return;
    }
  }
  return;
}
 801b556:	bc30      	pop	{r4, r5}
      memp_free(MEMP_SYS_TIMEOUT, t);
 801b558:	f7fa bdac 	b.w	80160b4 <memp_free>
}
 801b55c:	bc30      	pop	{r4, r5}
 801b55e:	4770      	bx	lr
        next_timeout = t->next;
 801b560:	602a      	str	r2, [r5, #0]
 801b562:	e7f6      	b.n	801b552 <sys_untimeout+0x26>
 801b564:	200223e0 	.word	0x200223e0

0801b568 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801b568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801b56c:	f7f4 fd4c 	bl	8010008 <sys_now>
 801b570:	4c0d      	ldr	r4, [pc, #52]	; (801b5a8 <sys_check_timeouts+0x40>)
 801b572:	4607      	mov	r7, r0

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
    handler = tmptimeout->h;
    arg = tmptimeout->arg;
    current_timeout_due_time = tmptimeout->time;
 801b574:	f8df 8034 	ldr.w	r8, [pc, #52]	; 801b5ac <sys_check_timeouts+0x44>
 801b578:	e00c      	b.n	801b594 <sys_check_timeouts+0x2c>
    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801b57a:	685a      	ldr	r2, [r3, #4]
 801b57c:	1abd      	subs	r5, r7, r2
 801b57e:	2d00      	cmp	r5, #0
 801b580:	db0d      	blt.n	801b59e <sys_check_timeouts+0x36>
    next_timeout = tmptimeout->next;
 801b582:	681e      	ldr	r6, [r3, #0]
    handler = tmptimeout->h;
 801b584:	689d      	ldr	r5, [r3, #8]
    next_timeout = tmptimeout->next;
 801b586:	6026      	str	r6, [r4, #0]
    current_timeout_due_time = tmptimeout->time;
 801b588:	f8c8 2000 	str.w	r2, [r8]
    arg = tmptimeout->arg;
 801b58c:	68de      	ldr	r6, [r3, #12]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801b58e:	f7fa fd91 	bl	80160b4 <memp_free>
    if (handler != NULL) {
 801b592:	b935      	cbnz	r5, 801b5a2 <sys_check_timeouts+0x3a>
    tmptimeout = next_timeout;
 801b594:	6823      	ldr	r3, [r4, #0]
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801b596:	200c      	movs	r0, #12
 801b598:	4619      	mov	r1, r3
    if (tmptimeout == NULL) {
 801b59a:	2b00      	cmp	r3, #0
 801b59c:	d1ed      	bne.n	801b57a <sys_check_timeouts+0x12>
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801b59e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      handler(arg);
 801b5a2:	4630      	mov	r0, r6
 801b5a4:	47a8      	blx	r5
 801b5a6:	e7f5      	b.n	801b594 <sys_check_timeouts+0x2c>
 801b5a8:	200223e0 	.word	0x200223e0
 801b5ac:	200223dc 	.word	0x200223dc

0801b5b0 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801b5b0:	b510      	push	{r4, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801b5b2:	4c07      	ldr	r4, [pc, #28]	; (801b5d0 <sys_timeouts_sleeptime+0x20>)
 801b5b4:	6823      	ldr	r3, [r4, #0]
 801b5b6:	b13b      	cbz	r3, 801b5c8 <sys_timeouts_sleeptime+0x18>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
  }
  now = sys_now();
 801b5b8:	f7f4 fd26 	bl	8010008 <sys_now>
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801b5bc:	6823      	ldr	r3, [r4, #0]
 801b5be:	685b      	ldr	r3, [r3, #4]
 801b5c0:	1a18      	subs	r0, r3, r0
    return 0;
 801b5c2:	bf48      	it	mi
 801b5c4:	2000      	movmi	r0, #0
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
    return ret;
  }
}
 801b5c6:	bd10      	pop	{r4, pc}
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801b5c8:	f04f 30ff 	mov.w	r0, #4294967295
}
 801b5cc:	bd10      	pop	{r4, pc}
 801b5ce:	bf00      	nop
 801b5d0:	200223e0 	.word	0x200223e0

0801b5d4 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801b5d4:	b508      	push	{r3, lr}
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801b5d6:	f005 fa2f 	bl	8020a38 <rand>
 801b5da:	4b02      	ldr	r3, [pc, #8]	; (801b5e4 <udp_init+0x10>)
 801b5dc:	4a02      	ldr	r2, [pc, #8]	; (801b5e8 <udp_init+0x14>)
 801b5de:	4303      	orrs	r3, r0
 801b5e0:	8013      	strh	r3, [r2, #0]
#endif /* LWIP_RAND */
}
 801b5e2:	bd08      	pop	{r3, pc}
 801b5e4:	ffffc000 	.word	0xffffc000
 801b5e8:	200003da 	.word	0x200003da

0801b5ec <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801b5ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b5f0:	4689      	mov	r9, r1
 801b5f2:	b085      	sub	sp, #20

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801b5f4:	4680      	mov	r8, r0
 801b5f6:	2800      	cmp	r0, #0
 801b5f8:	f000 80d8 	beq.w	801b7ac <udp_input+0x1c0>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801b5fc:	f1b9 0f00 	cmp.w	r9, #0
 801b600:	f000 80de 	beq.w	801b7c0 <udp_input+0x1d4>

  PERF_START;

  UDP_STATS_INC(udp.recv);
 801b604:	4f80      	ldr	r7, [pc, #512]	; (801b808 <udp_input+0x21c>)

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801b606:	f8b8 200a 	ldrh.w	r2, [r8, #10]
  UDP_STATS_INC(udp.recv);
 801b60a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
  if (p->len < UDP_HLEN) {
 801b60e:	2a07      	cmp	r2, #7
  UDP_STATS_INC(udp.recv);
 801b610:	f103 0301 	add.w	r3, r3, #1
 801b614:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
  if (p->len < UDP_HLEN) {
 801b618:	f240 80b1 	bls.w	801b77e <udp_input+0x192>
  }

  udphdr = (struct udp_hdr *)p->payload;

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801b61c:	f8df a20c 	ldr.w	sl, [pc, #524]	; 801b82c <udp_input+0x240>
  udphdr = (struct udp_hdr *)p->payload;
 801b620:	f8d8 4004 	ldr.w	r4, [r8, #4]
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801b624:	f8da 1000 	ldr.w	r1, [sl]
 801b628:	f8da 0014 	ldr.w	r0, [sl, #20]
 801b62c:	f002 ff18 	bl	801e460 <ip4_addr_isbroadcast_u32>
 801b630:	9002      	str	r0, [sp, #8]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801b632:	8820      	ldrh	r0, [r4, #0]
 801b634:	f7f9 f9aa 	bl	801498c <lwip_htons>
 801b638:	9003      	str	r0, [sp, #12]
  dest = lwip_ntohs(udphdr->dest);
 801b63a:	8860      	ldrh	r0, [r4, #2]
 801b63c:	f7f9 f9a6 	bl	801498c <lwip_htons>
  uncon_pcb = NULL;
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b640:	4b72      	ldr	r3, [pc, #456]	; (801b80c <udp_input+0x220>)
  dest = lwip_ntohs(udphdr->dest);
 801b642:	4605      	mov	r5, r0
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b644:	681c      	ldr	r4, [r3, #0]
 801b646:	2c00      	cmp	r4, #0
 801b648:	d070      	beq.n	801b72c <udp_input+0x140>
  uncon_pcb = NULL;
 801b64a:	f04f 0b00 	mov.w	fp, #0
  prev = NULL;
 801b64e:	465e      	mov	r6, fp
 801b650:	e004      	b.n	801b65c <udp_input+0x70>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b652:	68e3      	ldr	r3, [r4, #12]
 801b654:	4626      	mov	r6, r4
 801b656:	2b00      	cmp	r3, #0
 801b658:	d065      	beq.n	801b726 <udp_input+0x13a>
 801b65a:	461c      	mov	r4, r3
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801b65c:	8a63      	ldrh	r3, [r4, #18]
 801b65e:	42ab      	cmp	r3, r5
 801b660:	d1f7      	bne.n	801b652 <udp_input+0x66>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801b662:	f1b9 0f00 	cmp.w	r9, #0
 801b666:	f000 809a 	beq.w	801b79e <udp_input+0x1b2>
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801b66a:	7a22      	ldrb	r2, [r4, #8]
 801b66c:	b13a      	cbz	r2, 801b67e <udp_input+0x92>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801b66e:	f8da 3004 	ldr.w	r3, [sl, #4]
 801b672:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801b676:	3301      	adds	r3, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801b678:	b2db      	uxtb	r3, r3
 801b67a:	429a      	cmp	r2, r3
 801b67c:	d1e9      	bne.n	801b652 <udp_input+0x66>
    if (broadcast != 0) {
 801b67e:	9a02      	ldr	r2, [sp, #8]
 801b680:	6823      	ldr	r3, [r4, #0]
 801b682:	2a00      	cmp	r2, #0
 801b684:	d045      	beq.n	801b712 <udp_input+0x126>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801b686:	b143      	cbz	r3, 801b69a <udp_input+0xae>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801b688:	f8da 2014 	ldr.w	r2, [sl, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801b68c:	1c51      	adds	r1, r2, #1
 801b68e:	d004      	beq.n	801b69a <udp_input+0xae>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801b690:	405a      	eors	r2, r3
 801b692:	f8d9 1008 	ldr.w	r1, [r9, #8]
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801b696:	420a      	tst	r2, r1
 801b698:	d1db      	bne.n	801b652 <udp_input+0x66>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801b69a:	7c22      	ldrb	r2, [r4, #16]
 801b69c:	0752      	lsls	r2, r2, #29
 801b69e:	d412      	bmi.n	801b6c6 <udp_input+0xda>
        if (uncon_pcb == NULL) {
 801b6a0:	f1bb 0f00 	cmp.w	fp, #0
 801b6a4:	f000 8095 	beq.w	801b7d2 <udp_input+0x1e6>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801b6a8:	9a02      	ldr	r2, [sp, #8]
 801b6aa:	b162      	cbz	r2, 801b6c6 <udp_input+0xda>
 801b6ac:	f8da 2014 	ldr.w	r2, [sl, #20]
 801b6b0:	3201      	adds	r2, #1
 801b6b2:	d108      	bne.n	801b6c6 <udp_input+0xda>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801b6b4:	f8d9 2004 	ldr.w	r2, [r9, #4]
 801b6b8:	f8db 1000 	ldr.w	r1, [fp]
 801b6bc:	4291      	cmp	r1, r2
 801b6be:	d002      	beq.n	801b6c6 <udp_input+0xda>
 801b6c0:	429a      	cmp	r2, r3
 801b6c2:	bf08      	it	eq
 801b6c4:	46a3      	moveq	fp, r4
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801b6c6:	8aa3      	ldrh	r3, [r4, #20]
 801b6c8:	9a03      	ldr	r2, [sp, #12]
 801b6ca:	4293      	cmp	r3, r2
 801b6cc:	d1c1      	bne.n	801b652 <udp_input+0x66>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801b6ce:	6863      	ldr	r3, [r4, #4]
      if ((pcb->remote_port == src) &&
 801b6d0:	b11b      	cbz	r3, 801b6da <udp_input+0xee>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801b6d2:	f8da 2010 	ldr.w	r2, [sl, #16]
 801b6d6:	4293      	cmp	r3, r2
 801b6d8:	d1bb      	bne.n	801b652 <udp_input+0x66>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
        /* the first fully matching PCB */
        if (prev != NULL) {
 801b6da:	2e00      	cmp	r6, #0
 801b6dc:	f000 808c 	beq.w	801b7f8 <udp_input+0x20c>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
          pcb->next = udp_pcbs;
 801b6e0:	494a      	ldr	r1, [pc, #296]	; (801b80c <udp_input+0x220>)
          prev->next = pcb->next;
 801b6e2:	68e2      	ldr	r2, [r4, #12]
          pcb->next = udp_pcbs;
 801b6e4:	680b      	ldr	r3, [r1, #0]
          prev->next = pcb->next;
 801b6e6:	60f2      	str	r2, [r6, #12]
          udp_pcbs = pcb;
 801b6e8:	600c      	str	r4, [r1, #0]
          pcb->next = udp_pcbs;
 801b6ea:	60e3      	str	r3, [r4, #12]
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801b6ec:	2108      	movs	r1, #8
 801b6ee:	4640      	mov	r0, r8
 801b6f0:	f7fa ff7e 	bl	80165f0 <pbuf_remove_header>
 801b6f4:	2800      	cmp	r0, #0
 801b6f6:	d173      	bne.n	801b7e0 <udp_input+0x1f4>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801b6f8:	69a5      	ldr	r5, [r4, #24]
 801b6fa:	2d00      	cmp	r5, #0
 801b6fc:	d067      	beq.n	801b7ce <udp_input+0x1e2>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801b6fe:	9b03      	ldr	r3, [sp, #12]
 801b700:	4642      	mov	r2, r8
 801b702:	69e0      	ldr	r0, [r4, #28]
 801b704:	4621      	mov	r1, r4
 801b706:	9300      	str	r3, [sp, #0]
 801b708:	4b41      	ldr	r3, [pc, #260]	; (801b810 <udp_input+0x224>)
 801b70a:	47a8      	blx	r5
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801b70c:	b005      	add	sp, #20
 801b70e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801b712:	2b00      	cmp	r3, #0
 801b714:	d0c1      	beq.n	801b69a <udp_input+0xae>
 801b716:	f8da 2014 	ldr.w	r2, [sl, #20]
 801b71a:	429a      	cmp	r2, r3
 801b71c:	d0bd      	beq.n	801b69a <udp_input+0xae>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b71e:	68e3      	ldr	r3, [r4, #12]
 801b720:	4626      	mov	r6, r4
 801b722:	2b00      	cmp	r3, #0
 801b724:	d199      	bne.n	801b65a <udp_input+0x6e>
  if (pcb != NULL) {
 801b726:	f1bb 0f00 	cmp.w	fp, #0
 801b72a:	d16b      	bne.n	801b804 <udp_input+0x218>
  if (for_us) {
 801b72c:	f8d9 2004 	ldr.w	r2, [r9, #4]
 801b730:	f8da 3014 	ldr.w	r3, [sl, #20]
 801b734:	429a      	cmp	r2, r3
 801b736:	d14a      	bne.n	801b7ce <udp_input+0x1e2>
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801b738:	2108      	movs	r1, #8
 801b73a:	4640      	mov	r0, r8
 801b73c:	f7fa ff58 	bl	80165f0 <pbuf_remove_header>
 801b740:	2800      	cmp	r0, #0
 801b742:	d14d      	bne.n	801b7e0 <udp_input+0x1f4>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801b744:	9b02      	ldr	r3, [sp, #8]
 801b746:	b983      	cbnz	r3, 801b76a <udp_input+0x17e>
 801b748:	f8da 3014 	ldr.w	r3, [sl, #20]
 801b74c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801b750:	2be0      	cmp	r3, #224	; 0xe0
 801b752:	d00a      	beq.n	801b76a <udp_input+0x17e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801b754:	f8ba 100c 	ldrh.w	r1, [sl, #12]
 801b758:	4640      	mov	r0, r8
 801b75a:	3108      	adds	r1, #8
 801b75c:	b209      	sxth	r1, r1
 801b75e:	f7fa ff7b 	bl	8016658 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801b762:	2103      	movs	r1, #3
 801b764:	4640      	mov	r0, r8
 801b766:	f002 fc2f 	bl	801dfc8 <icmp_dest_unreach>
      UDP_STATS_INC(udp.proterr);
 801b76a:	f8b7 2088 	ldrh.w	r2, [r7, #136]	; 0x88
      pbuf_free(p);
 801b76e:	4640      	mov	r0, r8
      UDP_STATS_INC(udp.drop);
 801b770:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
      UDP_STATS_INC(udp.proterr);
 801b774:	3201      	adds	r2, #1
      UDP_STATS_INC(udp.drop);
 801b776:	3301      	adds	r3, #1
      UDP_STATS_INC(udp.proterr);
 801b778:	f8a7 2088 	strh.w	r2, [r7, #136]	; 0x88
 801b77c:	e008      	b.n	801b790 <udp_input+0x1a4>
    UDP_STATS_INC(udp.lenerr);
 801b77e:	f8b7 2082 	ldrh.w	r2, [r7, #130]	; 0x82
    pbuf_free(p);
 801b782:	4640      	mov	r0, r8
    UDP_STATS_INC(udp.drop);
 801b784:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
    UDP_STATS_INC(udp.lenerr);
 801b788:	3201      	adds	r2, #1
    UDP_STATS_INC(udp.drop);
 801b78a:	3301      	adds	r3, #1
    UDP_STATS_INC(udp.lenerr);
 801b78c:	f8a7 2082 	strh.w	r2, [r7, #130]	; 0x82
      UDP_STATS_INC(udp.drop);
 801b790:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
}
 801b794:	b005      	add	sp, #20
 801b796:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 801b79a:	f7fa bf65 	b.w	8016668 <pbuf_free>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801b79e:	4b1d      	ldr	r3, [pc, #116]	; (801b814 <udp_input+0x228>)
 801b7a0:	2288      	movs	r2, #136	; 0x88
 801b7a2:	491d      	ldr	r1, [pc, #116]	; (801b818 <udp_input+0x22c>)
 801b7a4:	481d      	ldr	r0, [pc, #116]	; (801b81c <udp_input+0x230>)
 801b7a6:	f005 f8b7 	bl	8020918 <iprintf>
 801b7aa:	e75e      	b.n	801b66a <udp_input+0x7e>
  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801b7ac:	4b19      	ldr	r3, [pc, #100]	; (801b814 <udp_input+0x228>)
 801b7ae:	22cf      	movs	r2, #207	; 0xcf
 801b7b0:	491b      	ldr	r1, [pc, #108]	; (801b820 <udp_input+0x234>)
 801b7b2:	481a      	ldr	r0, [pc, #104]	; (801b81c <udp_input+0x230>)
 801b7b4:	f005 f8b0 	bl	8020918 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801b7b8:	f1b9 0f00 	cmp.w	r9, #0
 801b7bc:	f47f af22 	bne.w	801b604 <udp_input+0x18>
 801b7c0:	4b14      	ldr	r3, [pc, #80]	; (801b814 <udp_input+0x228>)
 801b7c2:	22d0      	movs	r2, #208	; 0xd0
 801b7c4:	4917      	ldr	r1, [pc, #92]	; (801b824 <udp_input+0x238>)
 801b7c6:	4815      	ldr	r0, [pc, #84]	; (801b81c <udp_input+0x230>)
 801b7c8:	f005 f8a6 	bl	8020918 <iprintf>
 801b7cc:	e71a      	b.n	801b604 <udp_input+0x18>
        pbuf_free(p);
 801b7ce:	4640      	mov	r0, r8
 801b7d0:	e7e0      	b.n	801b794 <udp_input+0x1a8>
      if ((pcb->remote_port == src) &&
 801b7d2:	8aa3      	ldrh	r3, [r4, #20]
 801b7d4:	46a3      	mov	fp, r4
 801b7d6:	9a03      	ldr	r2, [sp, #12]
 801b7d8:	4293      	cmp	r3, r2
 801b7da:	f47f af3a 	bne.w	801b652 <udp_input+0x66>
 801b7de:	e776      	b.n	801b6ce <udp_input+0xe2>
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801b7e0:	4b0c      	ldr	r3, [pc, #48]	; (801b814 <udp_input+0x228>)
 801b7e2:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801b7e6:	4910      	ldr	r1, [pc, #64]	; (801b828 <udp_input+0x23c>)
 801b7e8:	480c      	ldr	r0, [pc, #48]	; (801b81c <udp_input+0x230>)
 801b7ea:	f005 f895 	bl	8020918 <iprintf>
      UDP_STATS_INC(udp.drop);
 801b7ee:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
      pbuf_free(p);
 801b7f2:	4640      	mov	r0, r8
      UDP_STATS_INC(udp.drop);
 801b7f4:	3301      	adds	r3, #1
 801b7f6:	e7cb      	b.n	801b790 <udp_input+0x1a4>
          UDP_STATS_INC(udp.cachehit);
 801b7f8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 801b7fc:	3301      	adds	r3, #1
 801b7fe:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 801b802:	e773      	b.n	801b6ec <udp_input+0x100>
 801b804:	465c      	mov	r4, fp
 801b806:	e771      	b.n	801b6ec <udp_input+0x100>
 801b808:	2003611c 	.word	0x2003611c
 801b80c:	20036240 	.word	0x20036240
 801b810:	20026a34 	.word	0x20026a34
 801b814:	0803ebc0 	.word	0x0803ebc0
 801b818:	0803ec24 	.word	0x0803ec24
 801b81c:	08026800 	.word	0x08026800
 801b820:	0803ebf0 	.word	0x0803ebf0
 801b824:	0803ec08 	.word	0x0803ec08
 801b828:	0803ec4c 	.word	0x0803ec4c
 801b82c:	20026a24 	.word	0x20026a24

0801b830 <udp_bind>:
  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
    ipaddr = IP4_ADDR_ANY;
 801b830:	4b39      	ldr	r3, [pc, #228]	; (801b918 <udp_bind+0xe8>)
{
 801b832:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ipaddr = IP4_ADDR_ANY;
 801b836:	2900      	cmp	r1, #0
 801b838:	bf08      	it	eq
 801b83a:	4619      	moveq	r1, r3
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801b83c:	2800      	cmp	r0, #0
 801b83e:	d060      	beq.n	801b902 <udp_bind+0xd2>
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b840:	4f36      	ldr	r7, [pc, #216]	; (801b91c <udp_bind+0xec>)
 801b842:	683e      	ldr	r6, [r7, #0]
 801b844:	b1fe      	cbz	r6, 801b886 <udp_bind+0x56>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801b846:	42b0      	cmp	r0, r6
 801b848:	d048      	beq.n	801b8dc <udp_bind+0xac>
 801b84a:	4634      	mov	r4, r6
 801b84c:	e001      	b.n	801b852 <udp_bind+0x22>
 801b84e:	42a0      	cmp	r0, r4
 801b850:	d044      	beq.n	801b8dc <udp_bind+0xac>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b852:	68e4      	ldr	r4, [r4, #12]
 801b854:	2c00      	cmp	r4, #0
 801b856:	d1fa      	bne.n	801b84e <udp_bind+0x1e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801b858:	b1c2      	cbz	r2, 801b88c <udp_bind+0x5c>
 801b85a:	680d      	ldr	r5, [r1, #0]
 801b85c:	4633      	mov	r3, r6
 801b85e:	e001      	b.n	801b864 <udp_bind+0x34>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b860:	68db      	ldr	r3, [r3, #12]
 801b862:	b373      	cbz	r3, 801b8c2 <udp_bind+0x92>
      if (pcb != ipcb) {
 801b864:	4298      	cmp	r0, r3
 801b866:	d0fb      	beq.n	801b860 <udp_bind+0x30>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801b868:	8a59      	ldrh	r1, [r3, #18]
 801b86a:	4291      	cmp	r1, r2
 801b86c:	d1f8      	bne.n	801b860 <udp_bind+0x30>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801b86e:	6819      	ldr	r1, [r3, #0]
              ip_addr_isany(&ipcb->local_ip))) {
 801b870:	42a9      	cmp	r1, r5
 801b872:	bf18      	it	ne
 801b874:	2900      	cmpne	r1, #0
 801b876:	d001      	beq.n	801b87c <udp_bind+0x4c>
 801b878:	2d00      	cmp	r5, #0
 801b87a:	d1f1      	bne.n	801b860 <udp_bind+0x30>
      return ERR_USE;
 801b87c:	f06f 0307 	mvn.w	r3, #7
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
}
 801b880:	4618      	mov	r0, r3
 801b882:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (port == 0) {
 801b886:	2a00      	cmp	r2, #0
 801b888:	d137      	bne.n	801b8fa <udp_bind+0xca>
  rebind = 0;
 801b88a:	4634      	mov	r4, r6
 801b88c:	f8df 809c 	ldr.w	r8, [pc, #156]	; 801b92c <udp_bind+0xfc>
again:
 801b890:	f44f 4c80 	mov.w	ip, #16384	; 0x4000
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801b894:	f64f 7eff 	movw	lr, #65535	; 0xffff
 801b898:	f8b8 2000 	ldrh.w	r2, [r8]
 801b89c:	4572      	cmp	r2, lr
 801b89e:	d029      	beq.n	801b8f4 <udp_bind+0xc4>
 801b8a0:	3201      	adds	r2, #1
 801b8a2:	b292      	uxth	r2, r2
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b8a4:	b156      	cbz	r6, 801b8bc <udp_bind+0x8c>
    if (pcb->local_port == udp_port) {
 801b8a6:	8a73      	ldrh	r3, [r6, #18]
 801b8a8:	4293      	cmp	r3, r2
 801b8aa:	d019      	beq.n	801b8e0 <udp_bind+0xb0>
 801b8ac:	4633      	mov	r3, r6
 801b8ae:	e002      	b.n	801b8b6 <udp_bind+0x86>
 801b8b0:	8a5d      	ldrh	r5, [r3, #18]
 801b8b2:	4295      	cmp	r5, r2
 801b8b4:	d014      	beq.n	801b8e0 <udp_bind+0xb0>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b8b6:	68db      	ldr	r3, [r3, #12]
 801b8b8:	2b00      	cmp	r3, #0
 801b8ba:	d1f9      	bne.n	801b8b0 <udp_bind+0x80>
 801b8bc:	680d      	ldr	r5, [r1, #0]
 801b8be:	f8a8 2000 	strh.w	r2, [r8]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801b8c2:	6005      	str	r5, [r0, #0]
  pcb->local_port = port;
 801b8c4:	8242      	strh	r2, [r0, #18]
  if (rebind == 0) {
 801b8c6:	b92c      	cbnz	r4, 801b8d4 <udp_bind+0xa4>
  return ERR_OK;
 801b8c8:	2300      	movs	r3, #0
    pcb->next = udp_pcbs;
 801b8ca:	60c6      	str	r6, [r0, #12]
    udp_pcbs = pcb;
 801b8cc:	6038      	str	r0, [r7, #0]
}
 801b8ce:	4618      	mov	r0, r3
 801b8d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ERR_OK;
 801b8d4:	2300      	movs	r3, #0
}
 801b8d6:	4618      	mov	r0, r3
 801b8d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      rebind = 1;
 801b8dc:	2401      	movs	r4, #1
 801b8de:	e7bb      	b.n	801b858 <udp_bind+0x28>
 801b8e0:	f10c 3cff 	add.w	ip, ip, #4294967295
 801b8e4:	fa1f fc8c 	uxth.w	ip, ip
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801b8e8:	f1bc 0f00 	cmp.w	ip, #0
 801b8ec:	d1d6      	bne.n	801b89c <udp_bind+0x6c>
 801b8ee:	f8a8 2000 	strh.w	r2, [r8]
 801b8f2:	e7c3      	b.n	801b87c <udp_bind+0x4c>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801b8f4:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 801b8f8:	e7d4      	b.n	801b8a4 <udp_bind+0x74>
 801b8fa:	680b      	ldr	r3, [r1, #0]
  pcb->local_port = port;
 801b8fc:	8242      	strh	r2, [r0, #18]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801b8fe:	6003      	str	r3, [r0, #0]
 801b900:	e7e2      	b.n	801b8c8 <udp_bind+0x98>
  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801b902:	4b07      	ldr	r3, [pc, #28]	; (801b920 <udp_bind+0xf0>)
 801b904:	f240 32b7 	movw	r2, #951	; 0x3b7
 801b908:	4906      	ldr	r1, [pc, #24]	; (801b924 <udp_bind+0xf4>)
 801b90a:	4807      	ldr	r0, [pc, #28]	; (801b928 <udp_bind+0xf8>)
 801b90c:	f005 f804 	bl	8020918 <iprintf>
 801b910:	f06f 030f 	mvn.w	r3, #15
 801b914:	e7db      	b.n	801b8ce <udp_bind+0x9e>
 801b916:	bf00      	nop
 801b918:	0803f4f0 	.word	0x0803f4f0
 801b91c:	20036240 	.word	0x20036240
 801b920:	0803ebc0 	.word	0x0803ebc0
 801b924:	0803eb70 	.word	0x0803eb70
 801b928:	08026800 	.word	0x08026800
 801b92c:	200003da 	.word	0x200003da

0801b930 <udp_sendto_if_src>:
{
 801b930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b934:	b085      	sub	sp, #20
 801b936:	e9dd a90e 	ldrd	sl, r9, [sp, #56]	; 0x38
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801b93a:	2800      	cmp	r0, #0
 801b93c:	d07e      	beq.n	801ba3c <udp_sendto_if_src+0x10c>
 801b93e:	460c      	mov	r4, r1
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801b940:	2900      	cmp	r1, #0
 801b942:	d071      	beq.n	801ba28 <udp_sendto_if_src+0xf8>
 801b944:	4690      	mov	r8, r2
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801b946:	2a00      	cmp	r2, #0
 801b948:	f000 8082 	beq.w	801ba50 <udp_sendto_if_src+0x120>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801b94c:	f1b9 0f00 	cmp.w	r9, #0
 801b950:	f000 8092 	beq.w	801ba78 <udp_sendto_if_src+0x148>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801b954:	f1ba 0f00 	cmp.w	sl, #0
 801b958:	f000 8084 	beq.w	801ba64 <udp_sendto_if_src+0x134>
  if (pcb->local_port == 0) {
 801b95c:	8a42      	ldrh	r2, [r0, #18]
 801b95e:	469b      	mov	fp, r3
 801b960:	4607      	mov	r7, r0
 801b962:	2a00      	cmp	r2, #0
 801b964:	d03c      	beq.n	801b9e0 <udp_sendto_if_src+0xb0>
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801b966:	8922      	ldrh	r2, [r4, #8]
 801b968:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 801b96c:	429a      	cmp	r2, r3
 801b96e:	d858      	bhi.n	801ba22 <udp_sendto_if_src+0xf2>
  if (pbuf_add_header(p, UDP_HLEN)) {
 801b970:	2108      	movs	r1, #8
 801b972:	4620      	mov	r0, r4
 801b974:	f7fa fe38 	bl	80165e8 <pbuf_add_header>
 801b978:	2800      	cmp	r0, #0
 801b97a:	d13b      	bne.n	801b9f4 <udp_sendto_if_src+0xc4>
 801b97c:	4625      	mov	r5, r4
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801b97e:	896b      	ldrh	r3, [r5, #10]
 801b980:	2b07      	cmp	r3, #7
 801b982:	d946      	bls.n	801ba12 <udp_sendto_if_src+0xe2>
  udphdr = (struct udp_hdr *)q->payload;
 801b984:	686e      	ldr	r6, [r5, #4]
  udphdr->src = lwip_htons(pcb->local_port);
 801b986:	8a78      	ldrh	r0, [r7, #18]
 801b988:	f7f9 f800 	bl	801498c <lwip_htons>
 801b98c:	8030      	strh	r0, [r6, #0]
  udphdr->dest = lwip_htons(dst_port);
 801b98e:	4658      	mov	r0, fp
 801b990:	f7f8 fffc 	bl	801498c <lwip_htons>
  udphdr->chksum = 0x0000;
 801b994:	2300      	movs	r3, #0
  udphdr->dest = lwip_htons(dst_port);
 801b996:	8070      	strh	r0, [r6, #2]
  udphdr->chksum = 0x0000;
 801b998:	71b3      	strb	r3, [r6, #6]
 801b99a:	71f3      	strb	r3, [r6, #7]
    udphdr->len = lwip_htons(q->tot_len);
 801b99c:	8928      	ldrh	r0, [r5, #8]
 801b99e:	f7f8 fff5 	bl	801498c <lwip_htons>
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801b9a2:	f04f 0c11 	mov.w	ip, #17
    udphdr->len = lwip_htons(q->tot_len);
 801b9a6:	80b0      	strh	r0, [r6, #4]
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801b9a8:	4642      	mov	r2, r8
 801b9aa:	7afb      	ldrb	r3, [r7, #11]
 801b9ac:	4649      	mov	r1, r9
 801b9ae:	f8cd a008 	str.w	sl, [sp, #8]
 801b9b2:	4628      	mov	r0, r5
 801b9b4:	f8cd c004 	str.w	ip, [sp, #4]
 801b9b8:	7abe      	ldrb	r6, [r7, #10]
 801b9ba:	9600      	str	r6, [sp, #0]
 801b9bc:	f002 fc90 	bl	801e2e0 <ip4_output_if_src>
  if (q != p) {
 801b9c0:	42a5      	cmp	r5, r4
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801b9c2:	4606      	mov	r6, r0
  if (q != p) {
 801b9c4:	d002      	beq.n	801b9cc <udp_sendto_if_src+0x9c>
    pbuf_free(q);
 801b9c6:	4628      	mov	r0, r5
 801b9c8:	f7fa fe4e 	bl	8016668 <pbuf_free>
  UDP_STATS_INC(udp.xmit);
 801b9cc:	4a2f      	ldr	r2, [pc, #188]	; (801ba8c <udp_sendto_if_src+0x15c>)
 801b9ce:	f8b2 3078 	ldrh.w	r3, [r2, #120]	; 0x78
 801b9d2:	3301      	adds	r3, #1
 801b9d4:	f8a2 3078 	strh.w	r3, [r2, #120]	; 0x78
}
 801b9d8:	4630      	mov	r0, r6
 801b9da:	b005      	add	sp, #20
 801b9dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801b9e0:	4601      	mov	r1, r0
 801b9e2:	f7ff ff25 	bl	801b830 <udp_bind>
    if (err != ERR_OK) {
 801b9e6:	4606      	mov	r6, r0
 801b9e8:	2800      	cmp	r0, #0
 801b9ea:	d0bc      	beq.n	801b966 <udp_sendto_if_src+0x36>
}
 801b9ec:	4630      	mov	r0, r6
 801b9ee:	b005      	add	sp, #20
 801b9f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801b9f4:	f44f 7220 	mov.w	r2, #640	; 0x280
 801b9f8:	2108      	movs	r1, #8
 801b9fa:	2022      	movs	r0, #34	; 0x22
 801b9fc:	f7fa fea2 	bl	8016744 <pbuf_alloc>
    if (q == NULL) {
 801ba00:	4605      	mov	r5, r0
 801ba02:	b170      	cbz	r0, 801ba22 <udp_sendto_if_src+0xf2>
    if (p->tot_len != 0) {
 801ba04:	8923      	ldrh	r3, [r4, #8]
 801ba06:	2b00      	cmp	r3, #0
 801ba08:	d0b9      	beq.n	801b97e <udp_sendto_if_src+0x4e>
      pbuf_chain(q, p);
 801ba0a:	4621      	mov	r1, r4
 801ba0c:	f7fa fff8 	bl	8016a00 <pbuf_chain>
 801ba10:	e7b5      	b.n	801b97e <udp_sendto_if_src+0x4e>
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801ba12:	4b1f      	ldr	r3, [pc, #124]	; (801ba90 <udp_sendto_if_src+0x160>)
 801ba14:	f240 320e 	movw	r2, #782	; 0x30e
 801ba18:	491e      	ldr	r1, [pc, #120]	; (801ba94 <udp_sendto_if_src+0x164>)
 801ba1a:	481f      	ldr	r0, [pc, #124]	; (801ba98 <udp_sendto_if_src+0x168>)
 801ba1c:	f004 ff7c 	bl	8020918 <iprintf>
 801ba20:	e7b0      	b.n	801b984 <udp_sendto_if_src+0x54>
    return ERR_MEM;
 801ba22:	f04f 36ff 	mov.w	r6, #4294967295
 801ba26:	e7d7      	b.n	801b9d8 <udp_sendto_if_src+0xa8>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801ba28:	4b19      	ldr	r3, [pc, #100]	; (801ba90 <udp_sendto_if_src+0x160>)
 801ba2a:	f240 22d2 	movw	r2, #722	; 0x2d2
 801ba2e:	491b      	ldr	r1, [pc, #108]	; (801ba9c <udp_sendto_if_src+0x16c>)
 801ba30:	f06f 060f 	mvn.w	r6, #15
 801ba34:	4818      	ldr	r0, [pc, #96]	; (801ba98 <udp_sendto_if_src+0x168>)
 801ba36:	f004 ff6f 	bl	8020918 <iprintf>
 801ba3a:	e7cd      	b.n	801b9d8 <udp_sendto_if_src+0xa8>
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801ba3c:	4b14      	ldr	r3, [pc, #80]	; (801ba90 <udp_sendto_if_src+0x160>)
 801ba3e:	f240 22d1 	movw	r2, #721	; 0x2d1
 801ba42:	4917      	ldr	r1, [pc, #92]	; (801baa0 <udp_sendto_if_src+0x170>)
 801ba44:	f06f 060f 	mvn.w	r6, #15
 801ba48:	4813      	ldr	r0, [pc, #76]	; (801ba98 <udp_sendto_if_src+0x168>)
 801ba4a:	f004 ff65 	bl	8020918 <iprintf>
 801ba4e:	e7c3      	b.n	801b9d8 <udp_sendto_if_src+0xa8>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801ba50:	4b0f      	ldr	r3, [pc, #60]	; (801ba90 <udp_sendto_if_src+0x160>)
 801ba52:	f240 22d3 	movw	r2, #723	; 0x2d3
 801ba56:	4913      	ldr	r1, [pc, #76]	; (801baa4 <udp_sendto_if_src+0x174>)
 801ba58:	f06f 060f 	mvn.w	r6, #15
 801ba5c:	480e      	ldr	r0, [pc, #56]	; (801ba98 <udp_sendto_if_src+0x168>)
 801ba5e:	f004 ff5b 	bl	8020918 <iprintf>
 801ba62:	e7b9      	b.n	801b9d8 <udp_sendto_if_src+0xa8>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801ba64:	4b0a      	ldr	r3, [pc, #40]	; (801ba90 <udp_sendto_if_src+0x160>)
 801ba66:	f240 22d5 	movw	r2, #725	; 0x2d5
 801ba6a:	490f      	ldr	r1, [pc, #60]	; (801baa8 <udp_sendto_if_src+0x178>)
 801ba6c:	f06f 060f 	mvn.w	r6, #15
 801ba70:	4809      	ldr	r0, [pc, #36]	; (801ba98 <udp_sendto_if_src+0x168>)
 801ba72:	f004 ff51 	bl	8020918 <iprintf>
 801ba76:	e7af      	b.n	801b9d8 <udp_sendto_if_src+0xa8>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801ba78:	4b05      	ldr	r3, [pc, #20]	; (801ba90 <udp_sendto_if_src+0x160>)
 801ba7a:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 801ba7e:	490b      	ldr	r1, [pc, #44]	; (801baac <udp_sendto_if_src+0x17c>)
 801ba80:	f06f 060f 	mvn.w	r6, #15
 801ba84:	4804      	ldr	r0, [pc, #16]	; (801ba98 <udp_sendto_if_src+0x168>)
 801ba86:	f004 ff47 	bl	8020918 <iprintf>
 801ba8a:	e7a5      	b.n	801b9d8 <udp_sendto_if_src+0xa8>
 801ba8c:	2003611c 	.word	0x2003611c
 801ba90:	0803ebc0 	.word	0x0803ebc0
 801ba94:	0803ee0c 	.word	0x0803ee0c
 801ba98:	08026800 	.word	0x08026800
 801ba9c:	0803ed80 	.word	0x0803ed80
 801baa0:	0803ed60 	.word	0x0803ed60
 801baa4:	0803eda0 	.word	0x0803eda0
 801baa8:	0803ede8 	.word	0x0803ede8
 801baac:	0803edc4 	.word	0x0803edc4

0801bab0 <udp_sendto_if>:
{
 801bab0:	b570      	push	{r4, r5, r6, lr}
 801bab2:	b082      	sub	sp, #8
 801bab4:	9c06      	ldr	r4, [sp, #24]
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801bab6:	b358      	cbz	r0, 801bb10 <udp_sendto_if+0x60>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801bab8:	b301      	cbz	r1, 801bafc <udp_sendto_if+0x4c>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801baba:	b1aa      	cbz	r2, 801bae8 <udp_sendto_if+0x38>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801babc:	b394      	cbz	r4, 801bb24 <udp_sendto_if+0x74>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801babe:	6805      	ldr	r5, [r0, #0]
 801bac0:	b935      	cbnz	r5, 801bad0 <udp_sendto_if+0x20>
      src_ip = netif_ip_addr4(netif);
 801bac2:	1d25      	adds	r5, r4, #4
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801bac4:	e9cd 4500 	strd	r4, r5, [sp]
 801bac8:	f7ff ff32 	bl	801b930 <udp_sendto_if_src>
}
 801bacc:	b002      	add	sp, #8
 801bace:	bd70      	pop	{r4, r5, r6, pc}
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801bad0:	f005 06f0 	and.w	r6, r5, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801bad4:	2ee0      	cmp	r6, #224	; 0xe0
 801bad6:	d0f4      	beq.n	801bac2 <udp_sendto_if+0x12>
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801bad8:	6866      	ldr	r6, [r4, #4]
 801bada:	42b5      	cmp	r5, r6
 801badc:	d101      	bne.n	801bae2 <udp_sendto_if+0x32>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801bade:	4605      	mov	r5, r0
 801bae0:	e7f0      	b.n	801bac4 <udp_sendto_if+0x14>
        return ERR_RTE;
 801bae2:	f06f 0003 	mvn.w	r0, #3
 801bae6:	e7f1      	b.n	801bacc <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801bae8:	4b13      	ldr	r3, [pc, #76]	; (801bb38 <udp_sendto_if+0x88>)
 801baea:	f240 2282 	movw	r2, #642	; 0x282
 801baee:	4913      	ldr	r1, [pc, #76]	; (801bb3c <udp_sendto_if+0x8c>)
 801baf0:	4813      	ldr	r0, [pc, #76]	; (801bb40 <udp_sendto_if+0x90>)
 801baf2:	f004 ff11 	bl	8020918 <iprintf>
 801baf6:	f06f 000f 	mvn.w	r0, #15
 801bafa:	e7e7      	b.n	801bacc <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801bafc:	4b0e      	ldr	r3, [pc, #56]	; (801bb38 <udp_sendto_if+0x88>)
 801bafe:	f240 2281 	movw	r2, #641	; 0x281
 801bb02:	4910      	ldr	r1, [pc, #64]	; (801bb44 <udp_sendto_if+0x94>)
 801bb04:	480e      	ldr	r0, [pc, #56]	; (801bb40 <udp_sendto_if+0x90>)
 801bb06:	f004 ff07 	bl	8020918 <iprintf>
 801bb0a:	f06f 000f 	mvn.w	r0, #15
 801bb0e:	e7dd      	b.n	801bacc <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801bb10:	4b09      	ldr	r3, [pc, #36]	; (801bb38 <udp_sendto_if+0x88>)
 801bb12:	f44f 7220 	mov.w	r2, #640	; 0x280
 801bb16:	490c      	ldr	r1, [pc, #48]	; (801bb48 <udp_sendto_if+0x98>)
 801bb18:	4809      	ldr	r0, [pc, #36]	; (801bb40 <udp_sendto_if+0x90>)
 801bb1a:	f004 fefd 	bl	8020918 <iprintf>
 801bb1e:	f06f 000f 	mvn.w	r0, #15
 801bb22:	e7d3      	b.n	801bacc <udp_sendto_if+0x1c>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801bb24:	4b04      	ldr	r3, [pc, #16]	; (801bb38 <udp_sendto_if+0x88>)
 801bb26:	f240 2283 	movw	r2, #643	; 0x283
 801bb2a:	4908      	ldr	r1, [pc, #32]	; (801bb4c <udp_sendto_if+0x9c>)
 801bb2c:	4804      	ldr	r0, [pc, #16]	; (801bb40 <udp_sendto_if+0x90>)
 801bb2e:	f004 fef3 	bl	8020918 <iprintf>
 801bb32:	f06f 000f 	mvn.w	r0, #15
 801bb36:	e7c9      	b.n	801bacc <udp_sendto_if+0x1c>
 801bb38:	0803ebc0 	.word	0x0803ebc0
 801bb3c:	0803ed20 	.word	0x0803ed20
 801bb40:	08026800 	.word	0x08026800
 801bb44:	0803ed04 	.word	0x0803ed04
 801bb48:	0803ece8 	.word	0x0803ece8
 801bb4c:	0803ed40 	.word	0x0803ed40

0801bb50 <udp_sendto>:
{
 801bb50:	b5f0      	push	{r4, r5, r6, r7, lr}
 801bb52:	b083      	sub	sp, #12
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801bb54:	b3a0      	cbz	r0, 801bbc0 <udp_sendto+0x70>
 801bb56:	460e      	mov	r6, r1
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801bb58:	b341      	cbz	r1, 801bbac <udp_sendto+0x5c>
 801bb5a:	4615      	mov	r5, r2
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801bb5c:	b1e2      	cbz	r2, 801bb98 <udp_sendto+0x48>
 801bb5e:	4604      	mov	r4, r0
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801bb60:	7a00      	ldrb	r0, [r0, #8]
 801bb62:	461f      	mov	r7, r3
 801bb64:	b158      	cbz	r0, 801bb7e <udp_sendto+0x2e>
    netif = netif_get_by_index(pcb->netif_idx);
 801bb66:	f7fa fc99 	bl	801649c <netif_get_by_index>
  if (netif == NULL) {
 801bb6a:	b160      	cbz	r0, 801bb86 <udp_sendto+0x36>
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801bb6c:	9000      	str	r0, [sp, #0]
 801bb6e:	463b      	mov	r3, r7
 801bb70:	462a      	mov	r2, r5
 801bb72:	4631      	mov	r1, r6
 801bb74:	4620      	mov	r0, r4
 801bb76:	f7ff ff9b 	bl	801bab0 <udp_sendto_if>
}
 801bb7a:	b003      	add	sp, #12
 801bb7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      netif = ip_route(&pcb->local_ip, dst_ip);
 801bb7e:	4610      	mov	r0, r2
 801bb80:	f002 fa44 	bl	801e00c <ip4_route>
 801bb84:	e7f1      	b.n	801bb6a <udp_sendto+0x1a>
    UDP_STATS_INC(udp.rterr);
 801bb86:	4a13      	ldr	r2, [pc, #76]	; (801bbd4 <udp_sendto+0x84>)
    return ERR_RTE;
 801bb88:	f06f 0003 	mvn.w	r0, #3
    UDP_STATS_INC(udp.rterr);
 801bb8c:	f8b2 3086 	ldrh.w	r3, [r2, #134]	; 0x86
 801bb90:	3301      	adds	r3, #1
 801bb92:	f8a2 3086 	strh.w	r3, [r2, #134]	; 0x86
    return ERR_RTE;
 801bb96:	e7f0      	b.n	801bb7a <udp_sendto+0x2a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801bb98:	4b0f      	ldr	r3, [pc, #60]	; (801bbd8 <udp_sendto+0x88>)
 801bb9a:	f240 221a 	movw	r2, #538	; 0x21a
 801bb9e:	490f      	ldr	r1, [pc, #60]	; (801bbdc <udp_sendto+0x8c>)
 801bba0:	480f      	ldr	r0, [pc, #60]	; (801bbe0 <udp_sendto+0x90>)
 801bba2:	f004 feb9 	bl	8020918 <iprintf>
 801bba6:	f06f 000f 	mvn.w	r0, #15
 801bbaa:	e7e6      	b.n	801bb7a <udp_sendto+0x2a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801bbac:	4b0a      	ldr	r3, [pc, #40]	; (801bbd8 <udp_sendto+0x88>)
 801bbae:	f240 2219 	movw	r2, #537	; 0x219
 801bbb2:	490c      	ldr	r1, [pc, #48]	; (801bbe4 <udp_sendto+0x94>)
 801bbb4:	480a      	ldr	r0, [pc, #40]	; (801bbe0 <udp_sendto+0x90>)
 801bbb6:	f004 feaf 	bl	8020918 <iprintf>
 801bbba:	f06f 000f 	mvn.w	r0, #15
 801bbbe:	e7dc      	b.n	801bb7a <udp_sendto+0x2a>
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801bbc0:	4b05      	ldr	r3, [pc, #20]	; (801bbd8 <udp_sendto+0x88>)
 801bbc2:	f44f 7206 	mov.w	r2, #536	; 0x218
 801bbc6:	4908      	ldr	r1, [pc, #32]	; (801bbe8 <udp_sendto+0x98>)
 801bbc8:	4805      	ldr	r0, [pc, #20]	; (801bbe0 <udp_sendto+0x90>)
 801bbca:	f004 fea5 	bl	8020918 <iprintf>
 801bbce:	f06f 000f 	mvn.w	r0, #15
 801bbd2:	e7d2      	b.n	801bb7a <udp_sendto+0x2a>
 801bbd4:	2003611c 	.word	0x2003611c
 801bbd8:	0803ebc0 	.word	0x0803ebc0
 801bbdc:	0803eccc 	.word	0x0803eccc
 801bbe0:	08026800 	.word	0x08026800
 801bbe4:	0803ecb0 	.word	0x0803ecb0
 801bbe8:	0803ec98 	.word	0x0803ec98

0801bbec <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801bbec:	b570      	push	{r4, r5, r6, lr}
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801bbee:	b320      	cbz	r0, 801bc3a <udp_connect+0x4e>
 801bbf0:	460d      	mov	r5, r1
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801bbf2:	b361      	cbz	r1, 801bc4e <udp_connect+0x62>
 801bbf4:	4616      	mov	r6, r2

  if (pcb->local_port == 0) {
 801bbf6:	8a42      	ldrh	r2, [r0, #18]
 801bbf8:	4604      	mov	r4, r0
 801bbfa:	b1c2      	cbz	r2, 801bc2e <udp_connect+0x42>
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801bbfc:	7c23      	ldrb	r3, [r4, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801bbfe:	4919      	ldr	r1, [pc, #100]	; (801bc64 <udp_connect+0x78>)
  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801bc00:	6828      	ldr	r0, [r5, #0]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801bc02:	f043 0304 	orr.w	r3, r3, #4
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801bc06:	680a      	ldr	r2, [r1, #0]
  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801bc08:	6060      	str	r0, [r4, #4]
  pcb->remote_port = port;
 801bc0a:	82a6      	strh	r6, [r4, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801bc0c:	7423      	strb	r3, [r4, #16]
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801bc0e:	b142      	cbz	r2, 801bc22 <udp_connect+0x36>
    if (pcb == ipcb) {
 801bc10:	4294      	cmp	r4, r2
 801bc12:	d00a      	beq.n	801bc2a <udp_connect+0x3e>
 801bc14:	4613      	mov	r3, r2
 801bc16:	e001      	b.n	801bc1c <udp_connect+0x30>
 801bc18:	429c      	cmp	r4, r3
 801bc1a:	d006      	beq.n	801bc2a <udp_connect+0x3e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801bc1c:	68db      	ldr	r3, [r3, #12]
 801bc1e:	2b00      	cmp	r3, #0
 801bc20:	d1fa      	bne.n	801bc18 <udp_connect+0x2c>
      /* already on the list, just return */
      return ERR_OK;
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 801bc22:	60e2      	str	r2, [r4, #12]
  udp_pcbs = pcb;
  return ERR_OK;
 801bc24:	2000      	movs	r0, #0
  udp_pcbs = pcb;
 801bc26:	600c      	str	r4, [r1, #0]
}
 801bc28:	bd70      	pop	{r4, r5, r6, pc}
      return ERR_OK;
 801bc2a:	2000      	movs	r0, #0
}
 801bc2c:	bd70      	pop	{r4, r5, r6, pc}
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801bc2e:	4601      	mov	r1, r0
 801bc30:	f7ff fdfe 	bl	801b830 <udp_bind>
    if (err != ERR_OK) {
 801bc34:	2800      	cmp	r0, #0
 801bc36:	d0e1      	beq.n	801bbfc <udp_connect+0x10>
}
 801bc38:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801bc3a:	4b0b      	ldr	r3, [pc, #44]	; (801bc68 <udp_connect+0x7c>)
 801bc3c:	f240 4235 	movw	r2, #1077	; 0x435
 801bc40:	490a      	ldr	r1, [pc, #40]	; (801bc6c <udp_connect+0x80>)
 801bc42:	480b      	ldr	r0, [pc, #44]	; (801bc70 <udp_connect+0x84>)
 801bc44:	f004 fe68 	bl	8020918 <iprintf>
 801bc48:	f06f 000f 	mvn.w	r0, #15
}
 801bc4c:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801bc4e:	4b06      	ldr	r3, [pc, #24]	; (801bc68 <udp_connect+0x7c>)
 801bc50:	f240 4236 	movw	r2, #1078	; 0x436
 801bc54:	4907      	ldr	r1, [pc, #28]	; (801bc74 <udp_connect+0x88>)
 801bc56:	4806      	ldr	r0, [pc, #24]	; (801bc70 <udp_connect+0x84>)
 801bc58:	f004 fe5e 	bl	8020918 <iprintf>
 801bc5c:	f06f 000f 	mvn.w	r0, #15
}
 801bc60:	bd70      	pop	{r4, r5, r6, pc}
 801bc62:	bf00      	nop
 801bc64:	20036240 	.word	0x20036240
 801bc68:	0803ebc0 	.word	0x0803ebc0
 801bc6c:	0803eb88 	.word	0x0803eb88
 801bc70:	08026800 	.word	0x08026800
 801bc74:	0803eba4 	.word	0x0803eba4

0801bc78 <udp_recv>:
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801bc78:	b110      	cbz	r0, 801bc80 <udp_recv+0x8>

  /* remember recv() callback and user data */
  pcb->recv = recv;
  pcb->recv_arg = recv_arg;
 801bc7a:	e9c0 1206 	strd	r1, r2, [r0, #24]
}
 801bc7e:	4770      	bx	lr
  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801bc80:	4b03      	ldr	r3, [pc, #12]	; (801bc90 <udp_recv+0x18>)
 801bc82:	f240 428a 	movw	r2, #1162	; 0x48a
 801bc86:	4903      	ldr	r1, [pc, #12]	; (801bc94 <udp_recv+0x1c>)
 801bc88:	4803      	ldr	r0, [pc, #12]	; (801bc98 <udp_recv+0x20>)
 801bc8a:	f004 be45 	b.w	8020918 <iprintf>
 801bc8e:	bf00      	nop
 801bc90:	0803ebc0 	.word	0x0803ebc0
 801bc94:	0803ec68 	.word	0x0803ec68
 801bc98:	08026800 	.word	0x08026800

0801bc9c <udp_remove>:
{
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801bc9c:	b1d8      	cbz	r0, 801bcd6 <udp_remove+0x3a>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801bc9e:	4b11      	ldr	r3, [pc, #68]	; (801bce4 <udp_remove+0x48>)
 801bca0:	681a      	ldr	r2, [r3, #0]
 801bca2:	4282      	cmp	r2, r0
 801bca4:	d00b      	beq.n	801bcbe <udp_remove+0x22>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801bca6:	b132      	cbz	r2, 801bcb6 <udp_remove+0x1a>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801bca8:	68d3      	ldr	r3, [r2, #12]
 801bcaa:	b123      	cbz	r3, 801bcb6 <udp_remove+0x1a>
 801bcac:	4298      	cmp	r0, r3
 801bcae:	d00c      	beq.n	801bcca <udp_remove+0x2e>
 801bcb0:	461a      	mov	r2, r3
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801bcb2:	2a00      	cmp	r2, #0
 801bcb4:	d1f8      	bne.n	801bca8 <udp_remove+0xc>
        pcb2->next = pcb->next;
        break;
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801bcb6:	4601      	mov	r1, r0
 801bcb8:	2001      	movs	r0, #1
 801bcba:	f7fa b9fb 	b.w	80160b4 <memp_free>
    udp_pcbs = udp_pcbs->next;
 801bcbe:	68c2      	ldr	r2, [r0, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 801bcc0:	4601      	mov	r1, r0
 801bcc2:	2001      	movs	r0, #1
    udp_pcbs = udp_pcbs->next;
 801bcc4:	601a      	str	r2, [r3, #0]
  memp_free(MEMP_UDP_PCB, pcb);
 801bcc6:	f7fa b9f5 	b.w	80160b4 <memp_free>
        pcb2->next = pcb->next;
 801bcca:	68c3      	ldr	r3, [r0, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 801bccc:	4601      	mov	r1, r0
 801bcce:	2001      	movs	r0, #1
        pcb2->next = pcb->next;
 801bcd0:	60d3      	str	r3, [r2, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 801bcd2:	f7fa b9ef 	b.w	80160b4 <memp_free>
  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801bcd6:	4b04      	ldr	r3, [pc, #16]	; (801bce8 <udp_remove+0x4c>)
 801bcd8:	f240 42a1 	movw	r2, #1185	; 0x4a1
 801bcdc:	4903      	ldr	r1, [pc, #12]	; (801bcec <udp_remove+0x50>)
 801bcde:	4804      	ldr	r0, [pc, #16]	; (801bcf0 <udp_remove+0x54>)
 801bce0:	f004 be1a 	b.w	8020918 <iprintf>
 801bce4:	20036240 	.word	0x20036240
 801bce8:	0803ebc0 	.word	0x0803ebc0
 801bcec:	0803ec80 	.word	0x0803ec80
 801bcf0:	08026800 	.word	0x08026800

0801bcf4 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801bcf4:	b510      	push	{r4, lr}
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801bcf6:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 801bcfa:	4907      	ldr	r1, [pc, #28]	; (801bd18 <udp_new+0x24>)
 801bcfc:	2001      	movs	r0, #1
 801bcfe:	f7fa f9b5 	bl	801606c <memp_malloc_fn>
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801bd02:	4604      	mov	r4, r0
 801bd04:	b128      	cbz	r0, 801bd12 <udp_new+0x1e>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801bd06:	2220      	movs	r2, #32
 801bd08:	2100      	movs	r1, #0
 801bd0a:	f003 fe84 	bl	801fa16 <memset>
    pcb->ttl = UDP_TTL;
 801bd0e:	23ff      	movs	r3, #255	; 0xff
 801bd10:	72e3      	strb	r3, [r4, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
}
 801bd12:	4620      	mov	r0, r4
 801bd14:	bd10      	pop	{r4, pc}
 801bd16:	bf00      	nop
 801bd18:	0803ebc0 	.word	0x0803ebc0

0801bd1c <udp_new_ip_type>:
{
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 801bd1c:	f7ff bfea 	b.w	801bcf4 <udp_new>

0801bd20 <udp_netif_ip_addr_changed>:
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801bd20:	b1a8      	cbz	r0, 801bd4e <udp_netif_ip_addr_changed+0x2e>
 801bd22:	6802      	ldr	r2, [r0, #0]
 801bd24:	b199      	cbz	r1, 801bd4e <udp_netif_ip_addr_changed+0x2e>
 801bd26:	b192      	cbz	r2, 801bd4e <udp_netif_ip_addr_changed+0x2e>
 801bd28:	680b      	ldr	r3, [r1, #0]
 801bd2a:	b183      	cbz	r3, 801bd4e <udp_netif_ip_addr_changed+0x2e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801bd2c:	4b08      	ldr	r3, [pc, #32]	; (801bd50 <udp_netif_ip_addr_changed+0x30>)
 801bd2e:	681b      	ldr	r3, [r3, #0]
 801bd30:	b16b      	cbz	r3, 801bd4e <udp_netif_ip_addr_changed+0x2e>
{
 801bd32:	b410      	push	{r4}
 801bd34:	e000      	b.n	801bd38 <udp_netif_ip_addr_changed+0x18>
 801bd36:	6802      	ldr	r2, [r0, #0]
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801bd38:	681c      	ldr	r4, [r3, #0]
 801bd3a:	4294      	cmp	r4, r2
 801bd3c:	d101      	bne.n	801bd42 <udp_netif_ip_addr_changed+0x22>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801bd3e:	680a      	ldr	r2, [r1, #0]
 801bd40:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801bd42:	68db      	ldr	r3, [r3, #12]
 801bd44:	2b00      	cmp	r3, #0
 801bd46:	d1f6      	bne.n	801bd36 <udp_netif_ip_addr_changed+0x16>
      }
    }
  }
}
 801bd48:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bd4c:	4770      	bx	lr
 801bd4e:	4770      	bx	lr
 801bd50:	20036240 	.word	0x20036240

0801bd54 <dhcp_option_short>:
  return options_out_len;
}

static u16_t
dhcp_option_short(u16_t options_out_len, u8_t *options, u16_t value)
{
 801bd54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 801bd56:	1c87      	adds	r7, r0, #2
{
 801bd58:	4604      	mov	r4, r0
 801bd5a:	460d      	mov	r5, r1
 801bd5c:	4616      	mov	r6, r2
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 801bd5e:	2f44      	cmp	r7, #68	; 0x44
 801bd60:	d906      	bls.n	801bd70 <dhcp_option_short+0x1c>
 801bd62:	4b07      	ldr	r3, [pc, #28]	; (801bd80 <dhcp_option_short+0x2c>)
 801bd64:	f240 52ae 	movw	r2, #1454	; 0x5ae
 801bd68:	4906      	ldr	r1, [pc, #24]	; (801bd84 <dhcp_option_short+0x30>)
 801bd6a:	4807      	ldr	r0, [pc, #28]	; (801bd88 <dhcp_option_short+0x34>)
 801bd6c:	f004 fdd4 	bl	8020918 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 801bd70:	1c63      	adds	r3, r4, #1
 801bd72:	0a32      	lsrs	r2, r6, #8
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
  return options_out_len;
}
 801bd74:	b2b8      	uxth	r0, r7
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 801bd76:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 801bd78:	552a      	strb	r2, [r5, r4]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 801bd7a:	54ee      	strb	r6, [r5, r3]
}
 801bd7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bd7e:	bf00      	nop
 801bd80:	0803efd4 	.word	0x0803efd4
 801bd84:	0803f00c 	.word	0x0803f00c
 801bd88:	08026800 	.word	0x08026800

0801bd8c <dhcp_option>:
{
 801bd8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bd8e:	461e      	mov	r6, r3
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 801bd90:	3302      	adds	r3, #2
{
 801bd92:	4604      	mov	r4, r0
 801bd94:	460d      	mov	r5, r1
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 801bd96:	4403      	add	r3, r0
{
 801bd98:	4617      	mov	r7, r2
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 801bd9a:	2b44      	cmp	r3, #68	; 0x44
 801bd9c:	d906      	bls.n	801bdac <dhcp_option+0x20>
 801bd9e:	4b07      	ldr	r3, [pc, #28]	; (801bdbc <dhcp_option+0x30>)
 801bda0:	f240 529a 	movw	r2, #1434	; 0x59a
 801bda4:	4906      	ldr	r1, [pc, #24]	; (801bdc0 <dhcp_option+0x34>)
 801bda6:	4807      	ldr	r0, [pc, #28]	; (801bdc4 <dhcp_option+0x38>)
 801bda8:	f004 fdb6 	bl	8020918 <iprintf>
  options[options_out_len++] = option_type;
 801bdac:	1c63      	adds	r3, r4, #1
  options[options_out_len++] = option_len;
 801bdae:	1ca0      	adds	r0, r4, #2
  options[options_out_len++] = option_type;
 801bdb0:	552f      	strb	r7, [r5, r4]
  options[options_out_len++] = option_len;
 801bdb2:	b29b      	uxth	r3, r3
}
 801bdb4:	b280      	uxth	r0, r0
  options[options_out_len++] = option_len;
 801bdb6:	54ee      	strb	r6, [r5, r3]
}
 801bdb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bdba:	bf00      	nop
 801bdbc:	0803efd4 	.word	0x0803efd4
 801bdc0:	0803ef54 	.word	0x0803ef54
 801bdc4:	08026800 	.word	0x08026800

0801bdc8 <dhcp_option_long>:

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 801bdc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 801bdca:	1d07      	adds	r7, r0, #4
{
 801bdcc:	4604      	mov	r4, r0
 801bdce:	460d      	mov	r5, r1
 801bdd0:	4616      	mov	r6, r2
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 801bdd2:	2f44      	cmp	r7, #68	; 0x44
 801bdd4:	d906      	bls.n	801bde4 <dhcp_option_long+0x1c>
 801bdd6:	4b0b      	ldr	r3, [pc, #44]	; (801be04 <dhcp_option_long+0x3c>)
 801bdd8:	f240 52b7 	movw	r2, #1463	; 0x5b7
 801bddc:	490a      	ldr	r1, [pc, #40]	; (801be08 <dhcp_option_long+0x40>)
 801bdde:	480b      	ldr	r0, [pc, #44]	; (801be0c <dhcp_option_long+0x44>)
 801bde0:	f004 fd9a 	bl	8020918 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 801bde4:	0e30      	lsrs	r0, r6, #24
 801bde6:	1c61      	adds	r1, r4, #1
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 801bde8:	1ca2      	adds	r2, r4, #2
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801bdea:	1ce3      	adds	r3, r4, #3
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 801bdec:	5528      	strb	r0, [r5, r4]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 801bdee:	b289      	uxth	r1, r1
 801bdf0:	0c34      	lsrs	r4, r6, #16
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801bdf2:	b292      	uxth	r2, r2
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 801bdf4:	546c      	strb	r4, [r5, r1]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 801bdf6:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801bdf8:	0a31      	lsrs	r1, r6, #8
  return options_out_len;
}
 801bdfa:	b2b8      	uxth	r0, r7
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801bdfc:	54a9      	strb	r1, [r5, r2]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 801bdfe:	54ee      	strb	r6, [r5, r3]
}
 801be00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801be02:	bf00      	nop
 801be04:	0803efd4 	.word	0x0803efd4
 801be08:	0803ef98 	.word	0x0803ef98
 801be0c:	08026800 	.word	0x08026800

0801be10 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 801be10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 801be14:	4680      	mov	r8, r0
 801be16:	2800      	cmp	r0, #0
 801be18:	f000 8092 	beq.w	801bf40 <dhcp_create_msg+0x130>
 801be1c:	4689      	mov	r9, r1
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 801be1e:	2900      	cmp	r1, #0
 801be20:	f000 8085 	beq.w	801bf2e <dhcp_create_msg+0x11e>
 801be24:	4616      	mov	r6, r2
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 801be26:	f44f 719a 	mov.w	r1, #308	; 0x134
 801be2a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801be2e:	2036      	movs	r0, #54	; 0x36
 801be30:	461f      	mov	r7, r3
 801be32:	f7fa fc87 	bl	8016744 <pbuf_alloc>
  if (p_out == NULL) {
 801be36:	4605      	mov	r5, r0
 801be38:	2800      	cmp	r0, #0
 801be3a:	d046      	beq.n	801beca <dhcp_create_msg+0xba>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 801be3c:	8943      	ldrh	r3, [r0, #10]
 801be3e:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 801be42:	d366      	bcc.n	801bf12 <dhcp_create_msg+0x102>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 801be44:	2e03      	cmp	r6, #3
 801be46:	d048      	beq.n	801beda <dhcp_create_msg+0xca>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 801be48:	f899 3006 	ldrb.w	r3, [r9, #6]
 801be4c:	2b00      	cmp	r3, #0
 801be4e:	d03f      	beq.n	801bed0 <dhcp_create_msg+0xc0>
 801be50:	4b40      	ldr	r3, [pc, #256]	; (801bf54 <dhcp_create_msg+0x144>)
 801be52:	6818      	ldr	r0, [r3, #0]
    dhcp->xid = xid;
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 801be54:	686c      	ldr	r4, [r5, #4]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801be56:	f44f 729a 	mov.w	r2, #308	; 0x134
    dhcp->xid = xid;
 801be5a:	f8c9 0000 	str.w	r0, [r9]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801be5e:	2100      	movs	r1, #0
 801be60:	4620      	mov	r0, r4
 801be62:	f003 fdd8 	bl	801fa16 <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 801be66:	2301      	movs	r3, #1
 801be68:	7023      	strb	r3, [r4, #0]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 801be6a:	7063      	strb	r3, [r4, #1]
  msg_out->hlen = netif->hwaddr_len;
 801be6c:	f898 3034 	ldrb.w	r3, [r8, #52]	; 0x34
 801be70:	70a3      	strb	r3, [r4, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 801be72:	f8d9 0000 	ldr.w	r0, [r9]
 801be76:	f7f8 fd8d 	bl	8014994 <lwip_htonl>
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801be7a:	2e04      	cmp	r6, #4
  msg_out->xid = lwip_htonl(dhcp->xid);
 801be7c:	6060      	str	r0, [r4, #4]
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801be7e:	d150      	bne.n	801bf22 <dhcp_create_msg+0x112>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 801be80:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801be84:	60e3      	str	r3, [r4, #12]
 801be86:	f108 032e 	add.w	r3, r8, #46	; 0x2e
 801be8a:	f108 0034 	add.w	r0, r8, #52	; 0x34
 801be8e:	f104 021c 	add.w	r2, r4, #28
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 801be92:	f813 1b01 	ldrb.w	r1, [r3], #1
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801be96:	4283      	cmp	r3, r0
    msg_out->chaddr[i] = netif->hwaddr[i];
 801be98:	f802 1b01 	strb.w	r1, [r2], #1
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801be9c:	d1f9      	bne.n	801be92 <dhcp_create_msg+0x82>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801be9e:	2363      	movs	r3, #99	; 0x63
 801bea0:	f06f 0c7d 	mvn.w	ip, #125	; 0x7d
 801bea4:	2053      	movs	r0, #83	; 0x53
  options[options_out_len++] = option_type;
 801bea6:	2135      	movs	r1, #53	; 0x35
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801bea8:	f884 30ec 	strb.w	r3, [r4, #236]	; 0xec
  options[options_out_len++] = option_len;
 801beac:	2201      	movs	r2, #1
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801beae:	f884 30ef 	strb.w	r3, [r4, #239]	; 0xef
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
  if (options_out_len) {
    *options_out_len = options_out_len_loc;
 801beb2:	2303      	movs	r3, #3
  options[options_out_len++] = value;
 801beb4:	f884 60f2 	strb.w	r6, [r4, #242]	; 0xf2
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801beb8:	f884 c0ed 	strb.w	ip, [r4, #237]	; 0xed
 801bebc:	f884 00ee 	strb.w	r0, [r4, #238]	; 0xee
  options[options_out_len++] = option_type;
 801bec0:	f884 10f0 	strb.w	r1, [r4, #240]	; 0xf0
  options[options_out_len++] = option_len;
 801bec4:	f884 20f1 	strb.w	r2, [r4, #241]	; 0xf1
    *options_out_len = options_out_len_loc;
 801bec8:	803b      	strh	r3, [r7, #0]
  }
  return p_out;
}
 801beca:	4628      	mov	r0, r5
 801becc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      xid = LWIP_RAND();
 801bed0:	f004 fdb2 	bl	8020a38 <rand>
 801bed4:	4b1f      	ldr	r3, [pc, #124]	; (801bf54 <dhcp_create_msg+0x144>)
 801bed6:	6018      	str	r0, [r3, #0]
 801bed8:	e7bc      	b.n	801be54 <dhcp_create_msg+0x44>
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 801beda:	f899 3005 	ldrb.w	r3, [r9, #5]
 801bede:	2b03      	cmp	r3, #3
 801bee0:	d0b2      	beq.n	801be48 <dhcp_create_msg+0x38>
  msg_out = (struct dhcp_msg *)p_out->payload;
 801bee2:	686c      	ldr	r4, [r5, #4]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801bee4:	f44f 729a 	mov.w	r2, #308	; 0x134
 801bee8:	2100      	movs	r1, #0
 801beea:	4620      	mov	r0, r4
 801beec:	f003 fd93 	bl	801fa16 <memset>
  msg_out->op = DHCP_BOOTREQUEST;
 801bef0:	2301      	movs	r3, #1
 801bef2:	7023      	strb	r3, [r4, #0]
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 801bef4:	7063      	strb	r3, [r4, #1]
  msg_out->hlen = netif->hwaddr_len;
 801bef6:	f898 3034 	ldrb.w	r3, [r8, #52]	; 0x34
 801befa:	70a3      	strb	r3, [r4, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 801befc:	f8d9 0000 	ldr.w	r0, [r9]
 801bf00:	f7f8 fd48 	bl	8014994 <lwip_htonl>
 801bf04:	6060      	str	r0, [r4, #4]
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 801bf06:	f899 3005 	ldrb.w	r3, [r9, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 801bf0a:	3b04      	subs	r3, #4
 801bf0c:	2b01      	cmp	r3, #1
 801bf0e:	d8ba      	bhi.n	801be86 <dhcp_create_msg+0x76>
 801bf10:	e7b6      	b.n	801be80 <dhcp_create_msg+0x70>
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 801bf12:	4b11      	ldr	r3, [pc, #68]	; (801bf58 <dhcp_create_msg+0x148>)
 801bf14:	f240 7272 	movw	r2, #1906	; 0x772
 801bf18:	4910      	ldr	r1, [pc, #64]	; (801bf5c <dhcp_create_msg+0x14c>)
 801bf1a:	4811      	ldr	r0, [pc, #68]	; (801bf60 <dhcp_create_msg+0x150>)
 801bf1c:	f004 fcfc 	bl	8020918 <iprintf>
 801bf20:	e790      	b.n	801be44 <dhcp_create_msg+0x34>
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801bf22:	1ff3      	subs	r3, r6, #7
 801bf24:	2b01      	cmp	r3, #1
 801bf26:	d9ab      	bls.n	801be80 <dhcp_create_msg+0x70>
 801bf28:	2e03      	cmp	r6, #3
 801bf2a:	d1ac      	bne.n	801be86 <dhcp_create_msg+0x76>
 801bf2c:	e7eb      	b.n	801bf06 <dhcp_create_msg+0xf6>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 801bf2e:	4b0a      	ldr	r3, [pc, #40]	; (801bf58 <dhcp_create_msg+0x148>)
 801bf30:	f240 726a 	movw	r2, #1898	; 0x76a
 801bf34:	490b      	ldr	r1, [pc, #44]	; (801bf64 <dhcp_create_msg+0x154>)
 801bf36:	464d      	mov	r5, r9
 801bf38:	4809      	ldr	r0, [pc, #36]	; (801bf60 <dhcp_create_msg+0x150>)
 801bf3a:	f004 fced 	bl	8020918 <iprintf>
 801bf3e:	e7c4      	b.n	801beca <dhcp_create_msg+0xba>
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 801bf40:	4605      	mov	r5, r0
 801bf42:	4b05      	ldr	r3, [pc, #20]	; (801bf58 <dhcp_create_msg+0x148>)
 801bf44:	f240 7269 	movw	r2, #1897	; 0x769
 801bf48:	4907      	ldr	r1, [pc, #28]	; (801bf68 <dhcp_create_msg+0x158>)
 801bf4a:	4805      	ldr	r0, [pc, #20]	; (801bf60 <dhcp_create_msg+0x150>)
 801bf4c:	f004 fce4 	bl	8020918 <iprintf>
 801bf50:	e7bb      	b.n	801beca <dhcp_create_msg+0xba>
 801bf52:	bf00      	nop
 801bf54:	200223f0 	.word	0x200223f0
 801bf58:	0803efd4 	.word	0x0803efd4
 801bf5c:	0803eeb0 	.word	0x0803eeb0
 801bf60:	08026800 	.word	0x08026800
 801bf64:	0803ee90 	.word	0x0803ee90
 801bf68:	0803ee70 	.word	0x0803ee70

0801bf6c <dhcp_option_trailer>:
 * Adds the END option to the DHCP message, and if
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
 801bf6c:	b470      	push	{r4, r5, r6}
  options[options_out_len++] = DHCP_OPTION_END;
 801bf6e:	1c45      	adds	r5, r0, #1
 801bf70:	23ff      	movs	r3, #255	; 0xff
 801bf72:	b2ae      	uxth	r6, r5
 801bf74:	540b      	strb	r3, [r1, r0]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801bf76:	2e43      	cmp	r6, #67	; 0x43
 801bf78:	d80c      	bhi.n	801bf94 <dhcp_option_trailer+0x28>
 801bf7a:	f1c0 0542 	rsb	r5, r0, #66	; 0x42
 801bf7e:	1e73      	subs	r3, r6, #1
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 801bf80:	2400      	movs	r4, #0
 801bf82:	fa16 f585 	uxtah	r5, r6, r5
 801bf86:	440b      	add	r3, r1
 801bf88:	4429      	add	r1, r5
 801bf8a:	f803 4f01 	strb.w	r4, [r3, #1]!
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801bf8e:	428b      	cmp	r3, r1
 801bf90:	d1fb      	bne.n	801bf8a <dhcp_option_trailer+0x1e>
    options[options_out_len++] = 0;
 801bf92:	2644      	movs	r6, #68	; 0x44
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 801bf94:	f106 01f0 	add.w	r1, r6, #240	; 0xf0
 801bf98:	4610      	mov	r0, r2
 801bf9a:	b289      	uxth	r1, r1
}
 801bf9c:	bc70      	pop	{r4, r5, r6}
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 801bf9e:	f7fa bc6f 	b.w	8016880 <pbuf_realloc>
 801bfa2:	bf00      	nop

0801bfa4 <dhcp_reboot>:
{
 801bfa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801bfa8:	6a86      	ldr	r6, [r0, #40]	; 0x28
{
 801bfaa:	b085      	sub	sp, #20
 801bfac:	4683      	mov	fp, r0
  if (new_state != dhcp->state) {
 801bfae:	7973      	ldrb	r3, [r6, #5]
 801bfb0:	2b03      	cmp	r3, #3
 801bfb2:	d004      	beq.n	801bfbe <dhcp_reboot+0x1a>
    dhcp->tries = 0;
 801bfb4:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801bfb6:	2203      	movs	r2, #3
    dhcp->tries = 0;
 801bfb8:	71b3      	strb	r3, [r6, #6]
    dhcp->state = new_state;
 801bfba:	7172      	strb	r2, [r6, #5]
    dhcp->request_timeout = 0;
 801bfbc:	8133      	strh	r3, [r6, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801bfbe:	f10d 030e 	add.w	r3, sp, #14
 801bfc2:	2203      	movs	r2, #3
 801bfc4:	4631      	mov	r1, r6
 801bfc6:	4658      	mov	r0, fp
 801bfc8:	f7ff ff22 	bl	801be10 <dhcp_create_msg>
  if (p_out != NULL) {
 801bfcc:	4682      	mov	sl, r0
 801bfce:	2800      	cmp	r0, #0
 801bfd0:	d078      	beq.n	801c0c4 <dhcp_reboot+0x120>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801bfd2:	6845      	ldr	r5, [r0, #4]
 801bfd4:	2302      	movs	r3, #2
 801bfd6:	2239      	movs	r2, #57	; 0x39
 801bfd8:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 801bfdc:	35f0      	adds	r5, #240	; 0xf0
 801bfde:	f8df 9104 	ldr.w	r9, [pc, #260]	; 801c0e4 <dhcp_reboot+0x140>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801bfe2:	f04f 0801 	mov.w	r8, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801bfe6:	4629      	mov	r1, r5
 801bfe8:	f7ff fed0 	bl	801bd8c <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 801bfec:	4629      	mov	r1, r5
 801bfee:	f44f 7210 	mov.w	r2, #576	; 0x240
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801bff2:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 801bff6:	f7ff fead 	bl	801bd54 <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801bffa:	2304      	movs	r3, #4
 801bffc:	4629      	mov	r1, r5
 801bffe:	2232      	movs	r2, #50	; 0x32
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 801c000:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801c004:	f7ff fec2 	bl	801bd8c <dhcp_option>
 801c008:	4604      	mov	r4, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801c00a:	69f0      	ldr	r0, [r6, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801c00c:	f8ad 400e 	strh.w	r4, [sp, #14]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801c010:	f7f8 fcc0 	bl	8014994 <lwip_htonl>
 801c014:	4629      	mov	r1, r5
 801c016:	4602      	mov	r2, r0
 801c018:	4620      	mov	r0, r4
 801c01a:	f7ff fed5 	bl	801bdc8 <dhcp_option_long>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c01e:	4629      	mov	r1, r5
 801c020:	2304      	movs	r3, #4
 801c022:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801c024:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c028:	f7ff feb0 	bl	801bd8c <dhcp_option>
 801c02c:	4604      	mov	r4, r0
 801c02e:	1d07      	adds	r7, r0, #4
 801c030:	f8ad 000e 	strh.w	r0, [sp, #14]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801c034:	2c43      	cmp	r4, #67	; 0x43
 801c036:	b2bf      	uxth	r7, r7
 801c038:	d80b      	bhi.n	801c052 <dhcp_reboot+0xae>
  options[options_out_len++] = value;
 801c03a:	1c63      	adds	r3, r4, #1
 801c03c:	f805 8004 	strb.w	r8, [r5, r4]
 801c040:	b29c      	uxth	r4, r3
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801c042:	42bc      	cmp	r4, r7
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801c044:	f8ad 400e 	strh.w	r4, [sp, #14]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801c048:	d00b      	beq.n	801c062 <dhcp_reboot+0xbe>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801c04a:	2c43      	cmp	r4, #67	; 0x43
 801c04c:	f819 8b01 	ldrb.w	r8, [r9], #1
 801c050:	d9f3      	bls.n	801c03a <dhcp_reboot+0x96>
 801c052:	4b1e      	ldr	r3, [pc, #120]	; (801c0cc <dhcp_reboot+0x128>)
 801c054:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801c058:	491d      	ldr	r1, [pc, #116]	; (801c0d0 <dhcp_reboot+0x12c>)
 801c05a:	481e      	ldr	r0, [pc, #120]	; (801c0d4 <dhcp_reboot+0x130>)
 801c05c:	f004 fc5c 	bl	8020918 <iprintf>
 801c060:	e7eb      	b.n	801c03a <dhcp_reboot+0x96>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801c062:	4629      	mov	r1, r5
 801c064:	4638      	mov	r0, r7
 801c066:	4652      	mov	r2, sl
 801c068:	f7ff ff80 	bl	801bf6c <dhcp_option_trailer>
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801c06c:	4a1a      	ldr	r2, [pc, #104]	; (801c0d8 <dhcp_reboot+0x134>)
 801c06e:	f8cd b000 	str.w	fp, [sp]
 801c072:	2343      	movs	r3, #67	; 0x43
 801c074:	6810      	ldr	r0, [r2, #0]
 801c076:	4651      	mov	r1, sl
 801c078:	4a18      	ldr	r2, [pc, #96]	; (801c0dc <dhcp_reboot+0x138>)
 801c07a:	f7ff fd19 	bl	801bab0 <udp_sendto_if>
 801c07e:	4604      	mov	r4, r0
    pbuf_free(p_out);
 801c080:	4650      	mov	r0, sl
 801c082:	f7fa faf1 	bl	8016668 <pbuf_free>
  if (dhcp->tries < 255) {
 801c086:	79b3      	ldrb	r3, [r6, #6]
 801c088:	2bff      	cmp	r3, #255	; 0xff
 801c08a:	d015      	beq.n	801c0b8 <dhcp_reboot+0x114>
    dhcp->tries++;
 801c08c:	3301      	adds	r3, #1
 801c08e:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801c090:	2b09      	cmp	r3, #9
    dhcp->tries++;
 801c092:	71b3      	strb	r3, [r6, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801c094:	d810      	bhi.n	801c0b8 <dhcp_reboot+0x114>
 801c096:	ebc3 1143 	rsb	r1, r3, r3, lsl #5
 801c09a:	4a11      	ldr	r2, [pc, #68]	; (801c0e0 <dhcp_reboot+0x13c>)
}
 801c09c:	4620      	mov	r0, r4
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801c09e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801c0a2:	00db      	lsls	r3, r3, #3
 801c0a4:	b29b      	uxth	r3, r3
 801c0a6:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801c0aa:	fba2 2303 	umull	r2, r3, r2, r3
 801c0ae:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801c0b0:	8133      	strh	r3, [r6, #8]
}
 801c0b2:	b005      	add	sp, #20
 801c0b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801c0b8:	2314      	movs	r3, #20
}
 801c0ba:	4620      	mov	r0, r4
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801c0bc:	8133      	strh	r3, [r6, #8]
}
 801c0be:	b005      	add	sp, #20
 801c0c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801c0c4:	f04f 34ff 	mov.w	r4, #4294967295
 801c0c8:	e7dd      	b.n	801c086 <dhcp_reboot+0xe2>
 801c0ca:	bf00      	nop
 801c0cc:	0803efd4 	.word	0x0803efd4
 801c0d0:	0803f048 	.word	0x0803f048
 801c0d4:	08026800 	.word	0x08026800
 801c0d8:	200223e8 	.word	0x200223e8
 801c0dc:	0803f4f4 	.word	0x0803f4f4
 801c0e0:	10624dd3 	.word	0x10624dd3
 801c0e4:	0803ef15 	.word	0x0803ef15

0801c0e8 <dhcp_select>:
{
 801c0e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c0ec:	b085      	sub	sp, #20
  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 801c0ee:	2800      	cmp	r0, #0
 801c0f0:	f000 80ac 	beq.w	801c24c <dhcp_select+0x164>
  dhcp = netif_dhcp_data(netif);
 801c0f4:	6a85      	ldr	r5, [r0, #40]	; 0x28
 801c0f6:	4607      	mov	r7, r0
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 801c0f8:	2d00      	cmp	r5, #0
 801c0fa:	f000 809d 	beq.w	801c238 <dhcp_select+0x150>
  if (new_state != dhcp->state) {
 801c0fe:	796b      	ldrb	r3, [r5, #5]
 801c100:	2b01      	cmp	r3, #1
 801c102:	d004      	beq.n	801c10e <dhcp_select+0x26>
    dhcp->tries = 0;
 801c104:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801c106:	2201      	movs	r2, #1
    dhcp->tries = 0;
 801c108:	71ab      	strb	r3, [r5, #6]
    dhcp->state = new_state;
 801c10a:	716a      	strb	r2, [r5, #5]
    dhcp->request_timeout = 0;
 801c10c:	812b      	strh	r3, [r5, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801c10e:	f10d 030e 	add.w	r3, sp, #14
 801c112:	2203      	movs	r2, #3
 801c114:	4629      	mov	r1, r5
 801c116:	4638      	mov	r0, r7
 801c118:	f7ff fe7a 	bl	801be10 <dhcp_create_msg>
  if (p_out != NULL) {
 801c11c:	4682      	mov	sl, r0
 801c11e:	2800      	cmp	r0, #0
 801c120:	f000 8087 	beq.w	801c232 <dhcp_select+0x14a>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c124:	6846      	ldr	r6, [r0, #4]
 801c126:	2302      	movs	r3, #2
 801c128:	2239      	movs	r2, #57	; 0x39
 801c12a:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 801c12e:	36f0      	adds	r6, #240	; 0xf0
 801c130:	f8df b150 	ldr.w	fp, [pc, #336]	; 801c284 <dhcp_select+0x19c>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c134:	f04f 0901 	mov.w	r9, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c138:	4631      	mov	r1, r6
 801c13a:	f7ff fe27 	bl	801bd8c <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801c13e:	4631      	mov	r1, r6
 801c140:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c142:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801c146:	f7ff fe05 	bl	801bd54 <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801c14a:	2304      	movs	r3, #4
 801c14c:	4631      	mov	r1, r6
 801c14e:	2232      	movs	r2, #50	; 0x32
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801c150:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801c154:	f7ff fe1a 	bl	801bd8c <dhcp_option>
 801c158:	4604      	mov	r4, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801c15a:	69e8      	ldr	r0, [r5, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801c15c:	f8ad 400e 	strh.w	r4, [sp, #14]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801c160:	f7f8 fc18 	bl	8014994 <lwip_htonl>
 801c164:	4631      	mov	r1, r6
 801c166:	4602      	mov	r2, r0
 801c168:	4620      	mov	r0, r4
 801c16a:	f7ff fe2d 	bl	801bdc8 <dhcp_option_long>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801c16e:	2304      	movs	r3, #4
 801c170:	4631      	mov	r1, r6
 801c172:	2236      	movs	r2, #54	; 0x36
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801c174:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801c178:	f7ff fe08 	bl	801bd8c <dhcp_option>
 801c17c:	4604      	mov	r4, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 801c17e:	69a8      	ldr	r0, [r5, #24]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801c180:	f8ad 400e 	strh.w	r4, [sp, #14]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 801c184:	f7f8 fc06 	bl	8014994 <lwip_htonl>
 801c188:	4631      	mov	r1, r6
 801c18a:	4602      	mov	r2, r0
 801c18c:	4620      	mov	r0, r4
 801c18e:	f7ff fe1b 	bl	801bdc8 <dhcp_option_long>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c192:	4631      	mov	r1, r6
 801c194:	2304      	movs	r3, #4
 801c196:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 801c198:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c19c:	f7ff fdf6 	bl	801bd8c <dhcp_option>
 801c1a0:	4604      	mov	r4, r0
 801c1a2:	f100 0804 	add.w	r8, r0, #4
 801c1a6:	f8ad 000e 	strh.w	r0, [sp, #14]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801c1aa:	2c43      	cmp	r4, #67	; 0x43
 801c1ac:	fa1f f888 	uxth.w	r8, r8
 801c1b0:	d80b      	bhi.n	801c1ca <dhcp_select+0xe2>
  options[options_out_len++] = value;
 801c1b2:	1c63      	adds	r3, r4, #1
 801c1b4:	f806 9004 	strb.w	r9, [r6, r4]
 801c1b8:	b29c      	uxth	r4, r3
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801c1ba:	4544      	cmp	r4, r8
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801c1bc:	f8ad 400e 	strh.w	r4, [sp, #14]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801c1c0:	d00b      	beq.n	801c1da <dhcp_select+0xf2>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801c1c2:	2c43      	cmp	r4, #67	; 0x43
 801c1c4:	f81b 9b01 	ldrb.w	r9, [fp], #1
 801c1c8:	d9f3      	bls.n	801c1b2 <dhcp_select+0xca>
 801c1ca:	4b25      	ldr	r3, [pc, #148]	; (801c260 <dhcp_select+0x178>)
 801c1cc:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801c1d0:	4924      	ldr	r1, [pc, #144]	; (801c264 <dhcp_select+0x17c>)
 801c1d2:	4825      	ldr	r0, [pc, #148]	; (801c268 <dhcp_select+0x180>)
 801c1d4:	f004 fba0 	bl	8020918 <iprintf>
 801c1d8:	e7eb      	b.n	801c1b2 <dhcp_select+0xca>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801c1da:	4631      	mov	r1, r6
 801c1dc:	4640      	mov	r0, r8
 801c1de:	4652      	mov	r2, sl
 801c1e0:	f7ff fec4 	bl	801bf6c <dhcp_option_trailer>
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801c1e4:	4921      	ldr	r1, [pc, #132]	; (801c26c <dhcp_select+0x184>)
 801c1e6:	4a22      	ldr	r2, [pc, #136]	; (801c270 <dhcp_select+0x188>)
 801c1e8:	2343      	movs	r3, #67	; 0x43
 801c1ea:	6808      	ldr	r0, [r1, #0]
 801c1ec:	4651      	mov	r1, sl
 801c1ee:	e9cd 7200 	strd	r7, r2, [sp]
 801c1f2:	4a20      	ldr	r2, [pc, #128]	; (801c274 <dhcp_select+0x18c>)
 801c1f4:	f7ff fb9c 	bl	801b930 <udp_sendto_if_src>
 801c1f8:	4604      	mov	r4, r0
    pbuf_free(p_out);
 801c1fa:	4650      	mov	r0, sl
 801c1fc:	f7fa fa34 	bl	8016668 <pbuf_free>
  if (dhcp->tries < 255) {
 801c200:	79ab      	ldrb	r3, [r5, #6]
 801c202:	2bff      	cmp	r3, #255	; 0xff
 801c204:	d013      	beq.n	801c22e <dhcp_select+0x146>
    dhcp->tries++;
 801c206:	3301      	adds	r3, #1
 801c208:	b2da      	uxtb	r2, r3
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801c20a:	2a05      	cmp	r2, #5
    dhcp->tries++;
 801c20c:	71aa      	strb	r2, [r5, #6]
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801c20e:	d80e      	bhi.n	801c22e <dhcp_select+0x146>
 801c210:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801c214:	4918      	ldr	r1, [pc, #96]	; (801c278 <dhcp_select+0x190>)
 801c216:	4093      	lsls	r3, r2
 801c218:	b29b      	uxth	r3, r3
 801c21a:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801c21e:	fba1 2303 	umull	r2, r3, r1, r3
 801c222:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801c224:	812b      	strh	r3, [r5, #8]
}
 801c226:	4620      	mov	r0, r4
 801c228:	b005      	add	sp, #20
 801c22a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801c22e:	2378      	movs	r3, #120	; 0x78
 801c230:	e7f8      	b.n	801c224 <dhcp_select+0x13c>
 801c232:	f04f 34ff 	mov.w	r4, #4294967295
 801c236:	e7e3      	b.n	801c200 <dhcp_select+0x118>
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 801c238:	4b09      	ldr	r3, [pc, #36]	; (801c260 <dhcp_select+0x178>)
 801c23a:	f240 1279 	movw	r2, #377	; 0x179
 801c23e:	490f      	ldr	r1, [pc, #60]	; (801c27c <dhcp_select+0x194>)
 801c240:	f06f 0405 	mvn.w	r4, #5
 801c244:	4808      	ldr	r0, [pc, #32]	; (801c268 <dhcp_select+0x180>)
 801c246:	f004 fb67 	bl	8020918 <iprintf>
 801c24a:	e7ec      	b.n	801c226 <dhcp_select+0x13e>
  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 801c24c:	4b04      	ldr	r3, [pc, #16]	; (801c260 <dhcp_select+0x178>)
 801c24e:	f240 1277 	movw	r2, #375	; 0x177
 801c252:	490b      	ldr	r1, [pc, #44]	; (801c280 <dhcp_select+0x198>)
 801c254:	f06f 040f 	mvn.w	r4, #15
 801c258:	4803      	ldr	r0, [pc, #12]	; (801c268 <dhcp_select+0x180>)
 801c25a:	f004 fb5d 	bl	8020918 <iprintf>
 801c25e:	e7e2      	b.n	801c226 <dhcp_select+0x13e>
 801c260:	0803efd4 	.word	0x0803efd4
 801c264:	0803f048 	.word	0x0803f048
 801c268:	08026800 	.word	0x08026800
 801c26c:	200223e8 	.word	0x200223e8
 801c270:	0803f4f0 	.word	0x0803f4f0
 801c274:	0803f4f4 	.word	0x0803f4f4
 801c278:	10624dd3 	.word	0x10624dd3
 801c27c:	0803f144 	.word	0x0803f144
 801c280:	0803f128 	.word	0x0803f128
 801c284:	0803ef15 	.word	0x0803ef15

0801c288 <dhcp_discover>:
{
 801c288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801c28c:	6a85      	ldr	r5, [r0, #40]	; 0x28
  ip4_addr_set_any(&dhcp->offered_ip_addr);
 801c28e:	2300      	movs	r3, #0
{
 801c290:	b085      	sub	sp, #20
 801c292:	4682      	mov	sl, r0
  if (new_state != dhcp->state) {
 801c294:	796a      	ldrb	r2, [r5, #5]
  ip4_addr_set_any(&dhcp->offered_ip_addr);
 801c296:	61eb      	str	r3, [r5, #28]
  if (new_state != dhcp->state) {
 801c298:	2a06      	cmp	r2, #6
 801c29a:	d003      	beq.n	801c2a4 <dhcp_discover+0x1c>
    dhcp->state = new_state;
 801c29c:	2206      	movs	r2, #6
    dhcp->tries = 0;
 801c29e:	71ab      	strb	r3, [r5, #6]
    dhcp->request_timeout = 0;
 801c2a0:	812b      	strh	r3, [r5, #8]
    dhcp->state = new_state;
 801c2a2:	716a      	strb	r2, [r5, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 801c2a4:	f10d 030e 	add.w	r3, sp, #14
 801c2a8:	2201      	movs	r2, #1
 801c2aa:	4629      	mov	r1, r5
 801c2ac:	4650      	mov	r0, sl
 801c2ae:	f7ff fdaf 	bl	801be10 <dhcp_create_msg>
  if (p_out != NULL) {
 801c2b2:	4681      	mov	r9, r0
 801c2b4:	2800      	cmp	r0, #0
 801c2b6:	d047      	beq.n	801c348 <dhcp_discover+0xc0>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c2b8:	6846      	ldr	r6, [r0, #4]
 801c2ba:	2302      	movs	r3, #2
 801c2bc:	2239      	movs	r2, #57	; 0x39
 801c2be:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 801c2c2:	36f0      	adds	r6, #240	; 0xf0
 801c2c4:	f8df b0d8 	ldr.w	fp, [pc, #216]	; 801c3a0 <dhcp_discover+0x118>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c2c8:	f04f 0801 	mov.w	r8, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c2cc:	4631      	mov	r1, r6
 801c2ce:	f7ff fd5d 	bl	801bd8c <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801c2d2:	4631      	mov	r1, r6
 801c2d4:	f8ba 202c 	ldrh.w	r2, [sl, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801c2d8:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801c2dc:	f7ff fd3a 	bl	801bd54 <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c2e0:	4631      	mov	r1, r6
 801c2e2:	2304      	movs	r3, #4
 801c2e4:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801c2e6:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c2ea:	f7ff fd4f 	bl	801bd8c <dhcp_option>
 801c2ee:	4604      	mov	r4, r0
 801c2f0:	1d07      	adds	r7, r0, #4
 801c2f2:	f8ad 000e 	strh.w	r0, [sp, #14]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801c2f6:	2c43      	cmp	r4, #67	; 0x43
 801c2f8:	b2bf      	uxth	r7, r7
 801c2fa:	d80b      	bhi.n	801c314 <dhcp_discover+0x8c>
  options[options_out_len++] = value;
 801c2fc:	1c63      	adds	r3, r4, #1
 801c2fe:	f806 8004 	strb.w	r8, [r6, r4]
 801c302:	b29c      	uxth	r4, r3
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801c304:	42bc      	cmp	r4, r7
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801c306:	f8ad 400e 	strh.w	r4, [sp, #14]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801c30a:	d00b      	beq.n	801c324 <dhcp_discover+0x9c>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801c30c:	2c43      	cmp	r4, #67	; 0x43
 801c30e:	f81b 8b01 	ldrb.w	r8, [fp], #1
 801c312:	d9f3      	bls.n	801c2fc <dhcp_discover+0x74>
 801c314:	4b1b      	ldr	r3, [pc, #108]	; (801c384 <dhcp_discover+0xfc>)
 801c316:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801c31a:	491b      	ldr	r1, [pc, #108]	; (801c388 <dhcp_discover+0x100>)
 801c31c:	481b      	ldr	r0, [pc, #108]	; (801c38c <dhcp_discover+0x104>)
 801c31e:	f004 fafb 	bl	8020918 <iprintf>
 801c322:	e7eb      	b.n	801c2fc <dhcp_discover+0x74>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801c324:	4631      	mov	r1, r6
 801c326:	4638      	mov	r0, r7
 801c328:	464a      	mov	r2, r9
 801c32a:	f7ff fe1f 	bl	801bf6c <dhcp_option_trailer>
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801c32e:	4918      	ldr	r1, [pc, #96]	; (801c390 <dhcp_discover+0x108>)
 801c330:	4a18      	ldr	r2, [pc, #96]	; (801c394 <dhcp_discover+0x10c>)
 801c332:	2343      	movs	r3, #67	; 0x43
 801c334:	6808      	ldr	r0, [r1, #0]
 801c336:	4649      	mov	r1, r9
 801c338:	e9cd a200 	strd	sl, r2, [sp]
 801c33c:	4a16      	ldr	r2, [pc, #88]	; (801c398 <dhcp_discover+0x110>)
 801c33e:	f7ff faf7 	bl	801b930 <udp_sendto_if_src>
    pbuf_free(p_out);
 801c342:	4648      	mov	r0, r9
 801c344:	f7fa f990 	bl	8016668 <pbuf_free>
  if (dhcp->tries < 255) {
 801c348:	79ab      	ldrb	r3, [r5, #6]
 801c34a:	2bff      	cmp	r3, #255	; 0xff
 801c34c:	d013      	beq.n	801c376 <dhcp_discover+0xee>
    dhcp->tries++;
 801c34e:	3301      	adds	r3, #1
 801c350:	b2da      	uxtb	r2, r3
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801c352:	2a05      	cmp	r2, #5
    dhcp->tries++;
 801c354:	71aa      	strb	r2, [r5, #6]
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801c356:	d80e      	bhi.n	801c376 <dhcp_discover+0xee>
 801c358:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801c35c:	490f      	ldr	r1, [pc, #60]	; (801c39c <dhcp_discover+0x114>)
}
 801c35e:	2000      	movs	r0, #0
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801c360:	4093      	lsls	r3, r2
 801c362:	b29b      	uxth	r3, r3
 801c364:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801c368:	fba1 2303 	umull	r2, r3, r1, r3
 801c36c:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801c36e:	812b      	strh	r3, [r5, #8]
}
 801c370:	b005      	add	sp, #20
 801c372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801c376:	2378      	movs	r3, #120	; 0x78
}
 801c378:	2000      	movs	r0, #0
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801c37a:	812b      	strh	r3, [r5, #8]
}
 801c37c:	b005      	add	sp, #20
 801c37e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c382:	bf00      	nop
 801c384:	0803efd4 	.word	0x0803efd4
 801c388:	0803f048 	.word	0x0803f048
 801c38c:	08026800 	.word	0x08026800
 801c390:	200223e8 	.word	0x200223e8
 801c394:	0803f4f0 	.word	0x0803f4f0
 801c398:	0803f4f4 	.word	0x0803f4f4
 801c39c:	10624dd3 	.word	0x10624dd3
 801c3a0:	0803ef15 	.word	0x0803ef15

0801c3a4 <dhcp_check>:
{
 801c3a4:	b510      	push	{r4, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801c3a6:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (new_state != dhcp->state) {
 801c3a8:	7963      	ldrb	r3, [r4, #5]
 801c3aa:	2b08      	cmp	r3, #8
 801c3ac:	d004      	beq.n	801c3b8 <dhcp_check+0x14>
    dhcp->tries = 0;
 801c3ae:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801c3b0:	2208      	movs	r2, #8
    dhcp->tries = 0;
 801c3b2:	71a3      	strb	r3, [r4, #6]
    dhcp->state = new_state;
 801c3b4:	7162      	strb	r2, [r4, #5]
    dhcp->request_timeout = 0;
 801c3b6:	8123      	strh	r3, [r4, #8]
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 801c3b8:	2200      	movs	r2, #0
 801c3ba:	f104 011c 	add.w	r1, r4, #28
 801c3be:	f001 fad3 	bl	801d968 <etharp_query>
  if (dhcp->tries < 255) {
 801c3c2:	79a3      	ldrb	r3, [r4, #6]
 801c3c4:	2bff      	cmp	r3, #255	; 0xff
 801c3c6:	d001      	beq.n	801c3cc <dhcp_check+0x28>
    dhcp->tries++;
 801c3c8:	3301      	adds	r3, #1
 801c3ca:	71a3      	strb	r3, [r4, #6]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801c3cc:	2301      	movs	r3, #1
 801c3ce:	8123      	strh	r3, [r4, #8]
}
 801c3d0:	bd10      	pop	{r4, pc}
 801c3d2:	bf00      	nop

0801c3d4 <dhcp_bind>:
{
 801c3d4:	b510      	push	{r4, lr}
 801c3d6:	b082      	sub	sp, #8
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 801c3d8:	2800      	cmp	r0, #0
 801c3da:	d075      	beq.n	801c4c8 <dhcp_bind+0xf4>
  dhcp = netif_dhcp_data(netif);
 801c3dc:	6a81      	ldr	r1, [r0, #40]	; 0x28
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 801c3de:	2900      	cmp	r1, #0
 801c3e0:	d07b      	beq.n	801c4da <dhcp_bind+0x106>
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 801c3e2:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  dhcp->lease_used = 0;
 801c3e4:	2200      	movs	r2, #0
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 801c3e6:	1c5c      	adds	r4, r3, #1
  dhcp->lease_used = 0;
 801c3e8:	824a      	strh	r2, [r1, #18]
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 801c3ea:	d00b      	beq.n	801c404 <dhcp_bind+0x30>
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801c3ec:	331e      	adds	r3, #30
 801c3ee:	f1a2 3277 	sub.w	r2, r2, #2004318071	; 0x77777777
 801c3f2:	fba2 2303 	umull	r2, r3, r2, r3
 801c3f6:	095b      	lsrs	r3, r3, #5
    if (timeout > 0xffff) {
 801c3f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801c3fc:	d259      	bcs.n	801c4b2 <dhcp_bind+0xde>
    if (dhcp->t0_timeout == 0) {
 801c3fe:	b903      	cbnz	r3, 801c402 <dhcp_bind+0x2e>
      dhcp->t0_timeout = 1;
 801c400:	2301      	movs	r3, #1
 801c402:	828b      	strh	r3, [r1, #20]
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 801c404:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 801c406:	1c53      	adds	r3, r2, #1
 801c408:	d040      	beq.n	801c48c <dhcp_bind+0xb8>
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801c40a:	321e      	adds	r2, #30
 801c40c:	4b3e      	ldr	r3, [pc, #248]	; (801c508 <dhcp_bind+0x134>)
 801c40e:	fba3 3202 	umull	r3, r2, r3, r2
 801c412:	0952      	lsrs	r2, r2, #5
    if (timeout > 0xffff) {
 801c414:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 801c418:	d247      	bcs.n	801c4aa <dhcp_bind+0xd6>
    if (dhcp->t1_timeout == 0) {
 801c41a:	2a00      	cmp	r2, #0
 801c41c:	d171      	bne.n	801c502 <dhcp_bind+0x12e>
      dhcp->t1_timeout = 1;
 801c41e:	2301      	movs	r3, #1
 801c420:	461a      	mov	r2, r3
 801c422:	814b      	strh	r3, [r1, #10]
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 801c424:	6b0b      	ldr	r3, [r1, #48]	; 0x30
    dhcp->t1_renew_time = dhcp->t1_timeout;
 801c426:	81ca      	strh	r2, [r1, #14]
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 801c428:	1c5c      	adds	r4, r3, #1
 801c42a:	d033      	beq.n	801c494 <dhcp_bind+0xc0>
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801c42c:	331e      	adds	r3, #30
 801c42e:	4c36      	ldr	r4, [pc, #216]	; (801c508 <dhcp_bind+0x134>)
 801c430:	fba4 4303 	umull	r4, r3, r4, r3
 801c434:	095b      	lsrs	r3, r3, #5
    if (timeout > 0xffff) {
 801c436:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801c43a:	d241      	bcs.n	801c4c0 <dhcp_bind+0xec>
    if (dhcp->t2_timeout == 0) {
 801c43c:	2b00      	cmp	r3, #0
 801c43e:	d15d      	bne.n	801c4fc <dhcp_bind+0x128>
      dhcp->t2_timeout = 1;
 801c440:	2401      	movs	r4, #1
 801c442:	4623      	mov	r3, r4
 801c444:	818c      	strh	r4, [r1, #12]
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 801c446:	2401      	movs	r4, #1
 801c448:	820b      	strh	r3, [r1, #16]
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 801c44a:	4293      	cmp	r3, r2
 801c44c:	d802      	bhi.n	801c454 <dhcp_bind+0x80>
 801c44e:	b10c      	cbz	r4, 801c454 <dhcp_bind+0x80>
    dhcp->t1_timeout = 0;
 801c450:	2300      	movs	r3, #0
 801c452:	814b      	strh	r3, [r1, #10]
  if (dhcp->subnet_mask_given) {
 801c454:	79cb      	ldrb	r3, [r1, #7]
 801c456:	b313      	cbz	r3, 801c49e <dhcp_bind+0xca>
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 801c458:	6a0b      	ldr	r3, [r1, #32]
 801c45a:	9300      	str	r3, [sp, #0]
  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 801c45c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 801c45e:	9301      	str	r3, [sp, #4]
  if (ip4_addr_isany_val(gw_addr)) {
 801c460:	b92b      	cbnz	r3, 801c46e <dhcp_bind+0x9a>
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 801c462:	69cb      	ldr	r3, [r1, #28]
 801c464:	9a00      	ldr	r2, [sp, #0]
 801c466:	4013      	ands	r3, r2
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 801c468:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801c46c:	9301      	str	r3, [sp, #4]
  if (new_state != dhcp->state) {
 801c46e:	794b      	ldrb	r3, [r1, #5]
 801c470:	2b0a      	cmp	r3, #10
 801c472:	d004      	beq.n	801c47e <dhcp_bind+0xaa>
    dhcp->tries = 0;
 801c474:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801c476:	220a      	movs	r2, #10
    dhcp->tries = 0;
 801c478:	718b      	strb	r3, [r1, #6]
    dhcp->state = new_state;
 801c47a:	714a      	strb	r2, [r1, #5]
    dhcp->request_timeout = 0;
 801c47c:	810b      	strh	r3, [r1, #8]
  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 801c47e:	311c      	adds	r1, #28
 801c480:	ab01      	add	r3, sp, #4
 801c482:	466a      	mov	r2, sp
 801c484:	f7f9 fe9e 	bl	80161c4 <netif_set_addr>
}
 801c488:	b002      	add	sp, #8
 801c48a:	bd10      	pop	{r4, pc}
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 801c48c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 801c48e:	894a      	ldrh	r2, [r1, #10]
 801c490:	1c5c      	adds	r4, r3, #1
 801c492:	d1cb      	bne.n	801c42c <dhcp_bind+0x58>
 801c494:	898b      	ldrh	r3, [r1, #12]
 801c496:	1c1c      	adds	r4, r3, #0
 801c498:	bf18      	it	ne
 801c49a:	2401      	movne	r4, #1
 801c49c:	e7d5      	b.n	801c44a <dhcp_bind+0x76>
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 801c49e:	7f0b      	ldrb	r3, [r1, #28]
    if (first_octet <= 127) {
 801c4a0:	061a      	lsls	r2, r3, #24
 801c4a2:	d423      	bmi.n	801c4ec <dhcp_bind+0x118>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 801c4a4:	23ff      	movs	r3, #255	; 0xff
 801c4a6:	9300      	str	r3, [sp, #0]
 801c4a8:	e7d8      	b.n	801c45c <dhcp_bind+0x88>
    dhcp->t1_timeout = (u16_t)timeout;
 801c4aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801c4ae:	814a      	strh	r2, [r1, #10]
 801c4b0:	e7b8      	b.n	801c424 <dhcp_bind+0x50>
    dhcp->t0_timeout = (u16_t)timeout;
 801c4b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 801c4b6:	6aca      	ldr	r2, [r1, #44]	; 0x2c
    dhcp->t0_timeout = (u16_t)timeout;
 801c4b8:	828b      	strh	r3, [r1, #20]
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 801c4ba:	1c53      	adds	r3, r2, #1
 801c4bc:	d1a5      	bne.n	801c40a <dhcp_bind+0x36>
 801c4be:	e7e5      	b.n	801c48c <dhcp_bind+0xb8>
    dhcp->t2_timeout = (u16_t)timeout;
 801c4c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801c4c4:	818b      	strh	r3, [r1, #12]
 801c4c6:	e7be      	b.n	801c446 <dhcp_bind+0x72>
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 801c4c8:	4b10      	ldr	r3, [pc, #64]	; (801c50c <dhcp_bind+0x138>)
 801c4ca:	f240 4215 	movw	r2, #1045	; 0x415
 801c4ce:	4910      	ldr	r1, [pc, #64]	; (801c510 <dhcp_bind+0x13c>)
 801c4d0:	4810      	ldr	r0, [pc, #64]	; (801c514 <dhcp_bind+0x140>)
 801c4d2:	f004 fa21 	bl	8020918 <iprintf>
}
 801c4d6:	b002      	add	sp, #8
 801c4d8:	bd10      	pop	{r4, pc}
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 801c4da:	4b0c      	ldr	r3, [pc, #48]	; (801c50c <dhcp_bind+0x138>)
 801c4dc:	f240 4217 	movw	r2, #1047	; 0x417
 801c4e0:	490d      	ldr	r1, [pc, #52]	; (801c518 <dhcp_bind+0x144>)
 801c4e2:	480c      	ldr	r0, [pc, #48]	; (801c514 <dhcp_bind+0x140>)
 801c4e4:	f004 fa18 	bl	8020918 <iprintf>
}
 801c4e8:	b002      	add	sp, #8
 801c4ea:	bd10      	pop	{r4, pc}
    } else if (first_octet >= 192) {
 801c4ec:	2bbf      	cmp	r3, #191	; 0xbf
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 801c4ee:	bf8c      	ite	hi
 801c4f0:	f06f 437f 	mvnhi.w	r3, #4278190080	; 0xff000000
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 801c4f4:	f64f 73ff 	movwls	r3, #65535	; 0xffff
 801c4f8:	9300      	str	r3, [sp, #0]
 801c4fa:	e7af      	b.n	801c45c <dhcp_bind+0x88>
    dhcp->t2_timeout = (u16_t)timeout;
 801c4fc:	b29b      	uxth	r3, r3
 801c4fe:	818b      	strh	r3, [r1, #12]
 801c500:	e7a1      	b.n	801c446 <dhcp_bind+0x72>
    dhcp->t1_timeout = (u16_t)timeout;
 801c502:	b292      	uxth	r2, r2
 801c504:	814a      	strh	r2, [r1, #10]
 801c506:	e78d      	b.n	801c424 <dhcp_bind+0x50>
 801c508:	88888889 	.word	0x88888889
 801c50c:	0803efd4 	.word	0x0803efd4
 801c510:	0803ee3c 	.word	0x0803ee3c
 801c514:	08026800 	.word	0x08026800
 801c518:	0803ee58 	.word	0x0803ee58

0801c51c <dhcp_inc_pcb_refcount>:
{
 801c51c:	b570      	push	{r4, r5, r6, lr}
  if (dhcp_pcb_refcount == 0) {
 801c51e:	4c15      	ldr	r4, [pc, #84]	; (801c574 <dhcp_inc_pcb_refcount+0x58>)
 801c520:	7823      	ldrb	r3, [r4, #0]
 801c522:	b9fb      	cbnz	r3, 801c564 <dhcp_inc_pcb_refcount+0x48>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 801c524:	4d14      	ldr	r5, [pc, #80]	; (801c578 <dhcp_inc_pcb_refcount+0x5c>)
 801c526:	682b      	ldr	r3, [r5, #0]
 801c528:	b12b      	cbz	r3, 801c536 <dhcp_inc_pcb_refcount+0x1a>
 801c52a:	4b14      	ldr	r3, [pc, #80]	; (801c57c <dhcp_inc_pcb_refcount+0x60>)
 801c52c:	22e5      	movs	r2, #229	; 0xe5
 801c52e:	4914      	ldr	r1, [pc, #80]	; (801c580 <dhcp_inc_pcb_refcount+0x64>)
 801c530:	4814      	ldr	r0, [pc, #80]	; (801c584 <dhcp_inc_pcb_refcount+0x68>)
 801c532:	f004 f9f1 	bl	8020918 <iprintf>
    dhcp_pcb = udp_new();
 801c536:	f7ff fbdd 	bl	801bcf4 <udp_new>
 801c53a:	6028      	str	r0, [r5, #0]
    if (dhcp_pcb == NULL) {
 801c53c:	b1b0      	cbz	r0, 801c56c <dhcp_inc_pcb_refcount+0x50>
    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 801c53e:	7a46      	ldrb	r6, [r0, #9]
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 801c540:	2244      	movs	r2, #68	; 0x44
 801c542:	4911      	ldr	r1, [pc, #68]	; (801c588 <dhcp_inc_pcb_refcount+0x6c>)
    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 801c544:	f046 0620 	orr.w	r6, r6, #32
 801c548:	7246      	strb	r6, [r0, #9]
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 801c54a:	f7ff f971 	bl	801b830 <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 801c54e:	2243      	movs	r2, #67	; 0x43
 801c550:	490d      	ldr	r1, [pc, #52]	; (801c588 <dhcp_inc_pcb_refcount+0x6c>)
 801c552:	6828      	ldr	r0, [r5, #0]
 801c554:	f7ff fb4a 	bl	801bbec <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 801c558:	6828      	ldr	r0, [r5, #0]
 801c55a:	2200      	movs	r2, #0
 801c55c:	490b      	ldr	r1, [pc, #44]	; (801c58c <dhcp_inc_pcb_refcount+0x70>)
 801c55e:	f7ff fb8b 	bl	801bc78 <udp_recv>
 801c562:	7823      	ldrb	r3, [r4, #0]
  dhcp_pcb_refcount++;
 801c564:	3301      	adds	r3, #1
  return ERR_OK;
 801c566:	2000      	movs	r0, #0
  dhcp_pcb_refcount++;
 801c568:	7023      	strb	r3, [r4, #0]
}
 801c56a:	bd70      	pop	{r4, r5, r6, pc}
      return ERR_MEM;
 801c56c:	f04f 30ff 	mov.w	r0, #4294967295
}
 801c570:	bd70      	pop	{r4, r5, r6, pc}
 801c572:	bf00      	nop
 801c574:	200223ec 	.word	0x200223ec
 801c578:	200223e8 	.word	0x200223e8
 801c57c:	0803efd4 	.word	0x0803efd4
 801c580:	0803ef18 	.word	0x0803ef18
 801c584:	08026800 	.word	0x08026800
 801c588:	0803f4f0 	.word	0x0803f4f0
 801c58c:	0801c679 	.word	0x0801c679

0801c590 <dhcp_dec_pcb_refcount>:
{
 801c590:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 801c592:	4d0b      	ldr	r5, [pc, #44]	; (801c5c0 <dhcp_dec_pcb_refcount+0x30>)
 801c594:	782c      	ldrb	r4, [r5, #0]
 801c596:	b154      	cbz	r4, 801c5ae <dhcp_dec_pcb_refcount+0x1e>
  dhcp_pcb_refcount--;
 801c598:	3c01      	subs	r4, #1
 801c59a:	b2e4      	uxtb	r4, r4
 801c59c:	702c      	strb	r4, [r5, #0]
  if (dhcp_pcb_refcount == 0) {
 801c59e:	b104      	cbz	r4, 801c5a2 <dhcp_dec_pcb_refcount+0x12>
}
 801c5a0:	bd38      	pop	{r3, r4, r5, pc}
    udp_remove(dhcp_pcb);
 801c5a2:	4d08      	ldr	r5, [pc, #32]	; (801c5c4 <dhcp_dec_pcb_refcount+0x34>)
 801c5a4:	6828      	ldr	r0, [r5, #0]
 801c5a6:	f7ff fb79 	bl	801bc9c <udp_remove>
    dhcp_pcb = NULL;
 801c5aa:	602c      	str	r4, [r5, #0]
}
 801c5ac:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 801c5ae:	4b06      	ldr	r3, [pc, #24]	; (801c5c8 <dhcp_dec_pcb_refcount+0x38>)
 801c5b0:	22ff      	movs	r2, #255	; 0xff
 801c5b2:	4906      	ldr	r1, [pc, #24]	; (801c5cc <dhcp_dec_pcb_refcount+0x3c>)
 801c5b4:	4806      	ldr	r0, [pc, #24]	; (801c5d0 <dhcp_dec_pcb_refcount+0x40>)
 801c5b6:	f004 f9af 	bl	8020918 <iprintf>
 801c5ba:	782c      	ldrb	r4, [r5, #0]
 801c5bc:	e7ec      	b.n	801c598 <dhcp_dec_pcb_refcount+0x8>
 801c5be:	bf00      	nop
 801c5c0:	200223ec 	.word	0x200223ec
 801c5c4:	200223e8 	.word	0x200223e8
 801c5c8:	0803efd4 	.word	0x0803efd4
 801c5cc:	0803eef0 	.word	0x0803eef0
 801c5d0:	08026800 	.word	0x08026800

0801c5d4 <dhcp_handle_ack.isra.2>:
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
 801c5d4:	b570      	push	{r4, r5, r6, lr}
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 801c5d6:	4d26      	ldr	r5, [pc, #152]	; (801c670 <dhcp_handle_ack.isra.2+0x9c>)
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 801c5d8:	2300      	movs	r3, #0
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
 801c5da:	b082      	sub	sp, #8
 801c5dc:	4604      	mov	r4, r0
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 801c5de:	78ea      	ldrb	r2, [r5, #3]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 801c5e0:	e9c0 3308 	strd	r3, r3, [r0, #32]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 801c5e4:	b112      	cbz	r2, 801c5ec <dhcp_handle_ack.isra.2+0x18>
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 801c5e6:	4b23      	ldr	r3, [pc, #140]	; (801c674 <dhcp_handle_ack.isra.2+0xa0>)
 801c5e8:	68db      	ldr	r3, [r3, #12]
 801c5ea:	6283      	str	r3, [r0, #40]	; 0x28
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 801c5ec:	792b      	ldrb	r3, [r5, #4]
 801c5ee:	b11b      	cbz	r3, 801c5f8 <dhcp_handle_ack.isra.2+0x24>
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 801c5f0:	4b20      	ldr	r3, [pc, #128]	; (801c674 <dhcp_handle_ack.isra.2+0xa0>)
 801c5f2:	691b      	ldr	r3, [r3, #16]
 801c5f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 801c5f6:	e002      	b.n	801c5fe <dhcp_handle_ack.isra.2+0x2a>
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 801c5f8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801c5fa:	085b      	lsrs	r3, r3, #1
 801c5fc:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 801c5fe:	796b      	ldrb	r3, [r5, #5]
 801c600:	b11b      	cbz	r3, 801c60a <dhcp_handle_ack.isra.2+0x36>
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 801c602:	4b1c      	ldr	r3, [pc, #112]	; (801c674 <dhcp_handle_ack.isra.2+0xa0>)
 801c604:	695b      	ldr	r3, [r3, #20]
 801c606:	6323      	str	r3, [r4, #48]	; 0x30
 801c608:	e004      	b.n	801c614 <dhcp_handle_ack.isra.2+0x40>
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 801c60a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801c60c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 801c610:	08db      	lsrs	r3, r3, #3
 801c612:	6323      	str	r3, [r4, #48]	; 0x30
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801c614:	690a      	ldr	r2, [r1, #16]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 801c616:	79ab      	ldrb	r3, [r5, #6]
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801c618:	61e2      	str	r2, [r4, #28]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 801c61a:	b13b      	cbz	r3, 801c62c <dhcp_handle_ack.isra.2+0x58>
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 801c61c:	4b15      	ldr	r3, [pc, #84]	; (801c674 <dhcp_handle_ack.isra.2+0xa0>)
 801c61e:	6998      	ldr	r0, [r3, #24]
 801c620:	f7f8 f9b8 	bl	8014994 <lwip_htonl>
    dhcp->subnet_mask_given = 1;
 801c624:	2301      	movs	r3, #1
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 801c626:	6220      	str	r0, [r4, #32]
    dhcp->subnet_mask_given = 1;
 801c628:	71e3      	strb	r3, [r4, #7]
 801c62a:	e000      	b.n	801c62e <dhcp_handle_ack.isra.2+0x5a>
    dhcp->subnet_mask_given = 0;
 801c62c:	71e3      	strb	r3, [r4, #7]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 801c62e:	79eb      	ldrb	r3, [r5, #7]
 801c630:	b123      	cbz	r3, 801c63c <dhcp_handle_ack.isra.2+0x68>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 801c632:	4b10      	ldr	r3, [pc, #64]	; (801c674 <dhcp_handle_ack.isra.2+0xa0>)
 801c634:	69d8      	ldr	r0, [r3, #28]
 801c636:	f7f8 f9ad 	bl	8014994 <lwip_htonl>
 801c63a:	6260      	str	r0, [r4, #36]	; 0x24
  for (n = 0; (n < LWIP_DHCP_PROVIDE_DNS_SERVERS) && dhcp_option_given(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n); n++) {
 801c63c:	7a2b      	ldrb	r3, [r5, #8]
 801c63e:	b1a3      	cbz	r3, 801c66a <dhcp_handle_ack.isra.2+0x96>
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 801c640:	4e0c      	ldr	r6, [pc, #48]	; (801c674 <dhcp_handle_ack.isra.2+0xa0>)
 801c642:	ac02      	add	r4, sp, #8
 801c644:	6a30      	ldr	r0, [r6, #32]
 801c646:	f7f8 f9a5 	bl	8014994 <lwip_htonl>
 801c64a:	f844 0d04 	str.w	r0, [r4, #-4]!
    dns_setserver(n, &dns_addr);
 801c64e:	2000      	movs	r0, #0
 801c650:	4621      	mov	r1, r4
 801c652:	f7f8 fd59 	bl	8015108 <dns_setserver>
  for (n = 0; (n < LWIP_DHCP_PROVIDE_DNS_SERVERS) && dhcp_option_given(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n); n++) {
 801c656:	7a6b      	ldrb	r3, [r5, #9]
 801c658:	b13b      	cbz	r3, 801c66a <dhcp_handle_ack.isra.2+0x96>
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 801c65a:	6a70      	ldr	r0, [r6, #36]	; 0x24
 801c65c:	f7f8 f99a 	bl	8014994 <lwip_htonl>
    dns_setserver(n, &dns_addr);
 801c660:	4621      	mov	r1, r4
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 801c662:	9001      	str	r0, [sp, #4]
    dns_setserver(n, &dns_addr);
 801c664:	2001      	movs	r0, #1
 801c666:	f7f8 fd4f 	bl	8015108 <dns_setserver>
}
 801c66a:	b002      	add	sp, #8
 801c66c:	bd70      	pop	{r4, r5, r6, pc}
 801c66e:	bf00      	nop
 801c670:	20036244 	.word	0x20036244
 801c674:	20036250 	.word	0x20036250

0801c678 <dhcp_recv>:
  struct netif *netif = ip_current_input_netif();
 801c678:	4bae      	ldr	r3, [pc, #696]	; (801c934 <dhcp_recv+0x2bc>)
{
 801c67a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct netif *netif = ip_current_input_netif();
 801c67e:	f8d3 a004 	ldr.w	sl, [r3, #4]
{
 801c682:	b08b      	sub	sp, #44	; 0x2c
 801c684:	4693      	mov	fp, r2
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801c686:	f8da 9028 	ldr.w	r9, [sl, #40]	; 0x28
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 801c68a:	f1b9 0f00 	cmp.w	r9, #0
 801c68e:	d009      	beq.n	801c6a4 <dhcp_recv+0x2c>
 801c690:	f899 3004 	ldrb.w	r3, [r9, #4]
 801c694:	b133      	cbz	r3, 801c6a4 <dhcp_recv+0x2c>
  if (p->len < DHCP_MIN_REPLY_LEN) {
 801c696:	8953      	ldrh	r3, [r2, #10]
 801c698:	2b2b      	cmp	r3, #43	; 0x2b
 801c69a:	d903      	bls.n	801c6a4 <dhcp_recv+0x2c>
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 801c69c:	6851      	ldr	r1, [r2, #4]
  if (reply_msg->op != DHCP_BOOTREPLY) {
 801c69e:	780b      	ldrb	r3, [r1, #0]
 801c6a0:	2b02      	cmp	r3, #2
 801c6a2:	d005      	beq.n	801c6b0 <dhcp_recv+0x38>
  pbuf_free(p);
 801c6a4:	4658      	mov	r0, fp
 801c6a6:	f7f9 ffdf 	bl	8016668 <pbuf_free>
}
 801c6aa:	b00b      	add	sp, #44	; 0x2c
 801c6ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801c6b0:	f89a 6034 	ldrb.w	r6, [sl, #52]	; 0x34
 801c6b4:	b1b6      	cbz	r6, 801c6e4 <dhcp_recv+0x6c>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 801c6b6:	7f0a      	ldrb	r2, [r1, #28]
 801c6b8:	f89a 302e 	ldrb.w	r3, [sl, #46]	; 0x2e
 801c6bc:	429a      	cmp	r2, r3
 801c6be:	d1f1      	bne.n	801c6a4 <dhcp_recv+0x2c>
 801c6c0:	f10a 042f 	add.w	r4, sl, #47	; 0x2f
 801c6c4:	f101 001d 	add.w	r0, r1, #29
 801c6c8:	2301      	movs	r3, #1
 801c6ca:	b2da      	uxtb	r2, r3
 801c6cc:	3301      	adds	r3, #1
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801c6ce:	2a05      	cmp	r2, #5
 801c6d0:	d808      	bhi.n	801c6e4 <dhcp_recv+0x6c>
 801c6d2:	42b2      	cmp	r2, r6
 801c6d4:	d206      	bcs.n	801c6e4 <dhcp_recv+0x6c>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 801c6d6:	f814 5b01 	ldrb.w	r5, [r4], #1
 801c6da:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c6de:	4295      	cmp	r5, r2
 801c6e0:	d0f3      	beq.n	801c6ca <dhcp_recv+0x52>
free_pbuf_and_return:
 801c6e2:	e7df      	b.n	801c6a4 <dhcp_recv+0x2c>
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 801c6e4:	6848      	ldr	r0, [r1, #4]
 801c6e6:	f7f8 f955 	bl	8014994 <lwip_htonl>
 801c6ea:	f8d9 3000 	ldr.w	r3, [r9]
 801c6ee:	4298      	cmp	r0, r3
 801c6f0:	d1d8      	bne.n	801c6a4 <dhcp_recv+0x2c>
  dhcp_clear_all_options(dhcp);
 801c6f2:	2200      	movs	r2, #0
 801c6f4:	4990      	ldr	r1, [pc, #576]	; (801c938 <dhcp_recv+0x2c0>)
 801c6f6:	604a      	str	r2, [r1, #4]
 801c6f8:	810a      	strh	r2, [r1, #8]
  if (p->len < DHCP_SNAME_OFS) {
 801c6fa:	f8bb 300a 	ldrh.w	r3, [fp, #10]
  dhcp_clear_all_options(dhcp);
 801c6fe:	600a      	str	r2, [r1, #0]
  if (p->len < DHCP_SNAME_OFS) {
 801c700:	2b2b      	cmp	r3, #43	; 0x2b
 801c702:	d9cf      	bls.n	801c6a4 <dhcp_recv+0x2c>
  int parse_sname_as_options = 0;
 801c704:	9204      	str	r2, [sp, #16]
  options_idx = DHCP_OPTIONS_OFS;
 801c706:	21f0      	movs	r1, #240	; 0xf0
  options_idx_max = p->tot_len;
 801c708:	f8bb 2008 	ldrh.w	r2, [fp, #8]
  options_idx = DHCP_OPTIONS_OFS;
 801c70c:	9103      	str	r1, [sp, #12]
 801c70e:	4690      	mov	r8, r2
 801c710:	f8cd b008 	str.w	fp, [sp, #8]
 801c714:	e9cd a906 	strd	sl, r9, [sp, #24]
 801c718:	e9dd 7b02 	ldrd	r7, fp, [sp, #8]
 801c71c:	e000      	b.n	801c720 <dhcp_recv+0xa8>
 801c71e:	897b      	ldrh	r3, [r7, #10]
  while ((q != NULL) && (options_idx >= q->len)) {
 801c720:	455b      	cmp	r3, fp
    options_idx = (u16_t)(options_idx - q->len);
 801c722:	ebab 0203 	sub.w	r2, fp, r3
    options_idx_max = (u16_t)(options_idx_max - q->len);
 801c726:	eba8 0303 	sub.w	r3, r8, r3
  while ((q != NULL) && (options_idx >= q->len)) {
 801c72a:	d809      	bhi.n	801c740 <dhcp_recv+0xc8>
    q = q->next;
 801c72c:	683f      	ldr	r7, [r7, #0]
    options_idx = (u16_t)(options_idx - q->len);
 801c72e:	fa1f fb82 	uxth.w	fp, r2
    options_idx_max = (u16_t)(options_idx_max - q->len);
 801c732:	fa1f f883 	uxth.w	r8, r3
  while ((q != NULL) && (options_idx >= q->len)) {
 801c736:	2f00      	cmp	r7, #0
 801c738:	d1f1      	bne.n	801c71e <dhcp_recv+0xa6>
 801c73a:	f8dd b008 	ldr.w	fp, [sp, #8]
 801c73e:	e7b1      	b.n	801c6a4 <dhcp_recv+0x2c>
  options = (u8_t *)q->payload;
 801c740:	687b      	ldr	r3, [r7, #4]
 801c742:	465c      	mov	r4, fp
 801c744:	f8cd b00c 	str.w	fp, [sp, #12]
 801c748:	9301      	str	r3, [sp, #4]
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 801c74a:	4544      	cmp	r4, r8
 801c74c:	f080 8219 	bcs.w	801cb82 <dhcp_recv+0x50a>
 801c750:	9b01      	ldr	r3, [sp, #4]
 801c752:	5d1a      	ldrb	r2, [r3, r4]
 801c754:	2aff      	cmp	r2, #255	; 0xff
 801c756:	f000 8214 	beq.w	801cb82 <dhcp_recv+0x50a>
    u16_t val_offset = (u16_t)(offset + 2);
 801c75a:	1ca6      	adds	r6, r4, #2
 801c75c:	b2b6      	uxth	r6, r6
    if (val_offset < offset) {
 801c75e:	42b4      	cmp	r4, r6
 801c760:	d8eb      	bhi.n	801c73a <dhcp_recv+0xc2>
    if ((offset + 1) < q->len) {
 801c762:	1c61      	adds	r1, r4, #1
 801c764:	897b      	ldrh	r3, [r7, #10]
 801c766:	4299      	cmp	r1, r3
 801c768:	f280 8132 	bge.w	801c9d0 <dhcp_recv+0x358>
      len = options[offset + 1];
 801c76c:	9801      	ldr	r0, [sp, #4]
 801c76e:	4420      	add	r0, r4
 801c770:	7845      	ldrb	r5, [r0, #1]
    switch (op) {
 801c772:	2a3b      	cmp	r2, #59	; 0x3b
 801c774:	f200 8123 	bhi.w	801c9be <dhcp_recv+0x346>
 801c778:	e8df f012 	tbh	[pc, r2, lsl #1]
 801c77c:	003c0088 	.word	0x003c0088
 801c780:	01050121 	.word	0x01050121
 801c784:	01210121 	.word	0x01210121
 801c788:	012100aa 	.word	0x012100aa
 801c78c:	01210121 	.word	0x01210121
 801c790:	01210121 	.word	0x01210121
 801c794:	01210121 	.word	0x01210121
 801c798:	01210121 	.word	0x01210121
 801c79c:	01210121 	.word	0x01210121
 801c7a0:	01210121 	.word	0x01210121
 801c7a4:	01210121 	.word	0x01210121
 801c7a8:	01210121 	.word	0x01210121
 801c7ac:	01210121 	.word	0x01210121
 801c7b0:	01210121 	.word	0x01210121
 801c7b4:	01210121 	.word	0x01210121
 801c7b8:	01210121 	.word	0x01210121
 801c7bc:	01210121 	.word	0x01210121
 801c7c0:	01210121 	.word	0x01210121
 801c7c4:	01210121 	.word	0x01210121
 801c7c8:	01210121 	.word	0x01210121
 801c7cc:	01210121 	.word	0x01210121
 801c7d0:	01210121 	.word	0x01210121
 801c7d4:	01210121 	.word	0x01210121
 801c7d8:	01210121 	.word	0x01210121
 801c7dc:	01210121 	.word	0x01210121
 801c7e0:	01140121 	.word	0x01140121
 801c7e4:	00d000f4 	.word	0x00d000f4
 801c7e8:	012100c3 	.word	0x012100c3
 801c7ec:	01210121 	.word	0x01210121
 801c7f0:	009c00e8 	.word	0x009c00e8
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801c7f4:	2d04      	cmp	r5, #4
 801c7f6:	f040 81ba 	bne.w	801cb6e <dhcp_recv+0x4f6>
      if (offset + len + 2 > 0xFFFF) {
 801c7fa:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801c7fe:	429c      	cmp	r4, r3
 801c800:	d89b      	bhi.n	801c73a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801c802:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 801c804:	f04f 0a06 	mov.w	sl, #6
      offset = (u16_t)(offset + len + 2);
 801c808:	b2a4      	uxth	r4, r4
        u32_t value = 0;
 801c80a:	2300      	movs	r3, #0
 801c80c:	4a4a      	ldr	r2, [pc, #296]	; (801c938 <dhcp_recv+0x2c0>)
 801c80e:	9405      	str	r4, [sp, #20]
 801c810:	eb02 0b0a 	add.w	fp, r2, sl
 801c814:	9309      	str	r3, [sp, #36]	; 0x24
 801c816:	e02e      	b.n	801c876 <dhcp_recv+0x1fe>
          copy_len = LWIP_MIN(decode_len, 4);
 801c818:	2d04      	cmp	r5, #4
 801c81a:	46a9      	mov	r9, r5
        if (!dhcp_option_given(dhcp, decode_idx)) {
 801c81c:	f89b 4000 	ldrb.w	r4, [fp]
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801c820:	4633      	mov	r3, r6
          copy_len = LWIP_MIN(decode_len, 4);
 801c822:	bf28      	it	cs
 801c824:	f04f 0904 	movcs.w	r9, #4
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801c828:	a909      	add	r1, sp, #36	; 0x24
 801c82a:	4638      	mov	r0, r7
          copy_len = LWIP_MIN(decode_len, 4);
 801c82c:	fa5f f989 	uxtb.w	r9, r9
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801c830:	464a      	mov	r2, r9
        if (!dhcp_option_given(dhcp, decode_idx)) {
 801c832:	2c00      	cmp	r4, #0
 801c834:	f040 81bf 	bne.w	801cbb6 <dhcp_recv+0x53e>
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801c838:	f7fa f9a6 	bl	8016b88 <pbuf_copy_partial>
 801c83c:	4581      	cmp	r9, r0
            dhcp_got_option(dhcp, decode_idx);
 801c83e:	f04f 0301 	mov.w	r3, #1
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801c842:	f47f af7a 	bne.w	801c73a <dhcp_recv+0xc2>
          if (decode_len > 4) {
 801c846:	2d04      	cmp	r5, #4
 801c848:	f240 81b8 	bls.w	801cbbc <dhcp_recv+0x544>
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 801c84c:	07aa      	lsls	r2, r5, #30
 801c84e:	f040 81c4 	bne.w	801cbda <dhcp_recv+0x562>
            dhcp_got_option(dhcp, decode_idx);
 801c852:	f80b 3b01 	strb.w	r3, [fp], #1
            decode_len = (u8_t)(decode_len - 4);
 801c856:	3d04      	subs	r5, #4
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801c858:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c85a:	f7f8 f89b 	bl	8014994 <lwip_htonl>
            next_val_offset = (u16_t)(val_offset + 4);
 801c85e:	1d33      	adds	r3, r6, #4
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801c860:	4a36      	ldr	r2, [pc, #216]	; (801c93c <dhcp_recv+0x2c4>)
            decode_len = (u8_t)(decode_len - 4);
 801c862:	b2ed      	uxtb	r5, r5
            next_val_offset = (u16_t)(val_offset + 4);
 801c864:	b29b      	uxth	r3, r3
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801c866:	f842 002a 	str.w	r0, [r2, sl, lsl #2]
            decode_idx++;
 801c86a:	f10a 0a01 	add.w	sl, sl, #1
            if (next_val_offset < val_offset) {
 801c86e:	429e      	cmp	r6, r3
 801c870:	461e      	mov	r6, r3
 801c872:	f63f af62 	bhi.w	801c73a <dhcp_recv+0xc2>
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 801c876:	f1ba 0f09 	cmp.w	sl, #9
 801c87a:	d9cd      	bls.n	801c818 <dhcp_recv+0x1a0>
 801c87c:	4b30      	ldr	r3, [pc, #192]	; (801c940 <dhcp_recv+0x2c8>)
 801c87e:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 801c882:	4930      	ldr	r1, [pc, #192]	; (801c944 <dhcp_recv+0x2cc>)
 801c884:	4830      	ldr	r0, [pc, #192]	; (801c948 <dhcp_recv+0x2d0>)
 801c886:	f004 f847 	bl	8020918 <iprintf>
 801c88a:	e7c5      	b.n	801c818 <dhcp_recv+0x1a0>
      offset++;
 801c88c:	b28c      	uxth	r4, r1
    if (offset >= q->len) {
 801c88e:	429c      	cmp	r4, r3
 801c890:	f4ff af5b 	bcc.w	801c74a <dhcp_recv+0xd2>
      offset = (u16_t)(offset - q->len);
 801c894:	1ae4      	subs	r4, r4, r3
      offset_max = (u16_t)(offset_max - q->len);
 801c896:	eba8 0803 	sub.w	r8, r8, r3
      offset = (u16_t)(offset - q->len);
 801c89a:	b2a4      	uxth	r4, r4
      offset_max = (u16_t)(offset_max - q->len);
 801c89c:	fa1f f888 	uxth.w	r8, r8
      if (offset < offset_max) {
 801c8a0:	4544      	cmp	r4, r8
 801c8a2:	f4bf af4a 	bcs.w	801c73a <dhcp_recv+0xc2>
        q = q->next;
 801c8a6:	683f      	ldr	r7, [r7, #0]
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 801c8a8:	2f00      	cmp	r7, #0
 801c8aa:	f000 81a7 	beq.w	801cbfc <dhcp_recv+0x584>
        options = (u8_t *)q->payload;
 801c8ae:	687b      	ldr	r3, [r7, #4]
 801c8b0:	9301      	str	r3, [sp, #4]
 801c8b2:	e74a      	b.n	801c74a <dhcp_recv+0xd2>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801c8b4:	2d04      	cmp	r5, #4
 801c8b6:	f040 810f 	bne.w	801cad8 <dhcp_recv+0x460>
      if (offset + len + 2 > 0xFFFF) {
 801c8ba:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801c8be:	429c      	cmp	r4, r3
 801c8c0:	f63f af3b 	bhi.w	801c73a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801c8c4:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_T2;
 801c8c6:	f04f 0a05 	mov.w	sl, #5
      offset = (u16_t)(offset + len + 2);
 801c8ca:	b2a4      	uxth	r4, r4
 801c8cc:	e79d      	b.n	801c80a <dhcp_recv+0x192>
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 801c8ce:	2500      	movs	r5, #0
        LWIP_ERROR("len %% 4 == 0", len % 4 == 0, return ERR_VAL;);
 801c8d0:	07a9      	lsls	r1, r5, #30
 801c8d2:	f040 81b5 	bne.w	801cc40 <dhcp_recv+0x5c8>
        decode_len = LWIP_MIN(len, 4 * DNS_MAX_SERVERS);
 801c8d6:	2d08      	cmp	r5, #8
 801c8d8:	462a      	mov	r2, r5
 801c8da:	bf28      	it	cs
 801c8dc:	2208      	movcs	r2, #8
 801c8de:	b2d2      	uxtb	r2, r2
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801c8e0:	42aa      	cmp	r2, r5
 801c8e2:	f200 81a3 	bhi.w	801cc2c <dhcp_recv+0x5b4>
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
 801c8e6:	f04f 0a08 	mov.w	sl, #8
      if (offset + len + 2 > 0xFFFF) {
 801c8ea:	442c      	add	r4, r5
 801c8ec:	f64f 71fd 	movw	r1, #65533	; 0xfffd
 801c8f0:	428c      	cmp	r4, r1
 801c8f2:	f73f af22 	bgt.w	801c73a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801c8f6:	1974      	adds	r4, r6, r5
 801c8f8:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 801c8fa:	2a00      	cmp	r2, #0
 801c8fc:	d0c7      	beq.n	801c88e <dhcp_recv+0x216>
 801c8fe:	4615      	mov	r5, r2
 801c900:	e783      	b.n	801c80a <dhcp_recv+0x192>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801c902:	2d04      	cmp	r5, #4
 801c904:	f040 80fc 	bne.w	801cb00 <dhcp_recv+0x488>
      if (offset + len + 2 > 0xFFFF) {
 801c908:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801c90c:	429c      	cmp	r4, r3
 801c90e:	f63f af14 	bhi.w	801c73a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801c912:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 801c914:	f04f 0a02 	mov.w	sl, #2
      offset = (u16_t)(offset + len + 2);
 801c918:	b2a4      	uxth	r4, r4
 801c91a:	e776      	b.n	801c80a <dhcp_recv+0x192>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801c91c:	2d01      	cmp	r5, #1
 801c91e:	f040 80f9 	bne.w	801cb14 <dhcp_recv+0x49c>
      if (offset + len + 2 > 0xFFFF) {
 801c922:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 801c926:	4299      	cmp	r1, r3
 801c928:	f43f af07 	beq.w	801c73a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801c92c:	3403      	adds	r4, #3
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 801c92e:	46aa      	mov	sl, r5
      offset = (u16_t)(offset + len + 2);
 801c930:	b2a4      	uxth	r4, r4
 801c932:	e76a      	b.n	801c80a <dhcp_recv+0x192>
 801c934:	20026a24 	.word	0x20026a24
 801c938:	20036244 	.word	0x20036244
 801c93c:	20036250 	.word	0x20036250
 801c940:	0803efd4 	.word	0x0803efd4
 801c944:	0803f0d4 	.word	0x0803f0d4
 801c948:	08026800 	.word	0x08026800
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801c94c:	2d04      	cmp	r5, #4
 801c94e:	f040 80cd 	bne.w	801caec <dhcp_recv+0x474>
      if (offset + len + 2 > 0xFFFF) {
 801c952:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801c956:	429c      	cmp	r4, r3
 801c958:	f63f aeef 	bhi.w	801c73a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801c95c:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_T1;
 801c95e:	46aa      	mov	sl, r5
      offset = (u16_t)(offset + len + 2);
 801c960:	b2a4      	uxth	r4, r4
 801c962:	e752      	b.n	801c80a <dhcp_recv+0x192>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801c964:	2d01      	cmp	r5, #1
 801c966:	f040 80df 	bne.w	801cb28 <dhcp_recv+0x4b0>
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 801c96a:	9b03      	ldr	r3, [sp, #12]
 801c96c:	2bf0      	cmp	r3, #240	; 0xf0
 801c96e:	f040 8153 	bne.w	801cc18 <dhcp_recv+0x5a0>
      if (offset + len + 2 > 0xFFFF) {
 801c972:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 801c976:	4299      	cmp	r1, r3
 801c978:	f43f aedf 	beq.w	801c73a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801c97c:	3403      	adds	r4, #3
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 801c97e:	f04f 0a00 	mov.w	sl, #0
      offset = (u16_t)(offset + len + 2);
 801c982:	b2a4      	uxth	r4, r4
 801c984:	e741      	b.n	801c80a <dhcp_recv+0x192>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801c986:	2d03      	cmp	r5, #3
 801c988:	f240 80e2 	bls.w	801cb50 <dhcp_recv+0x4d8>
      if (offset + len + 2 > 0xFFFF) {
 801c98c:	442c      	add	r4, r5
 801c98e:	f64f 73fd 	movw	r3, #65533	; 0xfffd
 801c992:	429c      	cmp	r4, r3
 801c994:	f73f aed1 	bgt.w	801c73a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801c998:	1974      	adds	r4, r6, r5
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 801c99a:	f04f 0a07 	mov.w	sl, #7
        decode_len = 4; /* only copy the first given router */
 801c99e:	2504      	movs	r5, #4
      offset = (u16_t)(offset + len + 2);
 801c9a0:	b2a4      	uxth	r4, r4
 801c9a2:	e732      	b.n	801c80a <dhcp_recv+0x192>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801c9a4:	2d04      	cmp	r5, #4
 801c9a6:	f040 80c9 	bne.w	801cb3c <dhcp_recv+0x4c4>
      if (offset + len + 2 > 0xFFFF) {
 801c9aa:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801c9ae:	429c      	cmp	r4, r3
 801c9b0:	f63f aec3 	bhi.w	801c73a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801c9b4:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 801c9b6:	f04f 0a03 	mov.w	sl, #3
      offset = (u16_t)(offset + len + 2);
 801c9ba:	b2a4      	uxth	r4, r4
 801c9bc:	e725      	b.n	801c80a <dhcp_recv+0x192>
      if (offset + len + 2 > 0xFFFF) {
 801c9be:	442c      	add	r4, r5
 801c9c0:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 801c9c4:	4294      	cmp	r4, r2
 801c9c6:	f73f aeb8 	bgt.w	801c73a <dhcp_recv+0xc2>
      offset = (u16_t)(offset + len + 2);
 801c9ca:	1974      	adds	r4, r6, r5
 801c9cc:	b2a4      	uxth	r4, r4
 801c9ce:	e75e      	b.n	801c88e <dhcp_recv+0x216>
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 801c9d0:	6838      	ldr	r0, [r7, #0]
 801c9d2:	b110      	cbz	r0, 801c9da <dhcp_recv+0x362>
 801c9d4:	6840      	ldr	r0, [r0, #4]
 801c9d6:	7805      	ldrb	r5, [r0, #0]
 801c9d8:	e6cb      	b.n	801c772 <dhcp_recv+0xfa>
    switch (op) {
 801c9da:	2a3b      	cmp	r2, #59	; 0x3b
 801c9dc:	f200 80c2 	bhi.w	801cb64 <dhcp_recv+0x4ec>
 801c9e0:	a001      	add	r0, pc, #4	; (adr r0, 801c9e8 <dhcp_recv+0x370>)
 801c9e2:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 801c9e6:	bf00      	nop
 801c9e8:	0801c88d 	.word	0x0801c88d
 801c9ec:	0801cb6f 	.word	0x0801cb6f
 801c9f0:	0801cb65 	.word	0x0801cb65
 801c9f4:	0801cb51 	.word	0x0801cb51
 801c9f8:	0801cb65 	.word	0x0801cb65
 801c9fc:	0801cb65 	.word	0x0801cb65
 801ca00:	0801c8cf 	.word	0x0801c8cf
 801ca04:	0801cb65 	.word	0x0801cb65
 801ca08:	0801cb65 	.word	0x0801cb65
 801ca0c:	0801cb65 	.word	0x0801cb65
 801ca10:	0801cb65 	.word	0x0801cb65
 801ca14:	0801cb65 	.word	0x0801cb65
 801ca18:	0801cb65 	.word	0x0801cb65
 801ca1c:	0801cb65 	.word	0x0801cb65
 801ca20:	0801cb65 	.word	0x0801cb65
 801ca24:	0801cb65 	.word	0x0801cb65
 801ca28:	0801cb65 	.word	0x0801cb65
 801ca2c:	0801cb65 	.word	0x0801cb65
 801ca30:	0801cb65 	.word	0x0801cb65
 801ca34:	0801cb65 	.word	0x0801cb65
 801ca38:	0801cb65 	.word	0x0801cb65
 801ca3c:	0801cb65 	.word	0x0801cb65
 801ca40:	0801cb65 	.word	0x0801cb65
 801ca44:	0801cb65 	.word	0x0801cb65
 801ca48:	0801cb65 	.word	0x0801cb65
 801ca4c:	0801cb65 	.word	0x0801cb65
 801ca50:	0801cb65 	.word	0x0801cb65
 801ca54:	0801cb65 	.word	0x0801cb65
 801ca58:	0801cb65 	.word	0x0801cb65
 801ca5c:	0801cb65 	.word	0x0801cb65
 801ca60:	0801cb65 	.word	0x0801cb65
 801ca64:	0801cb65 	.word	0x0801cb65
 801ca68:	0801cb65 	.word	0x0801cb65
 801ca6c:	0801cb65 	.word	0x0801cb65
 801ca70:	0801cb65 	.word	0x0801cb65
 801ca74:	0801cb65 	.word	0x0801cb65
 801ca78:	0801cb65 	.word	0x0801cb65
 801ca7c:	0801cb65 	.word	0x0801cb65
 801ca80:	0801cb65 	.word	0x0801cb65
 801ca84:	0801cb65 	.word	0x0801cb65
 801ca88:	0801cb65 	.word	0x0801cb65
 801ca8c:	0801cb65 	.word	0x0801cb65
 801ca90:	0801cb65 	.word	0x0801cb65
 801ca94:	0801cb65 	.word	0x0801cb65
 801ca98:	0801cb65 	.word	0x0801cb65
 801ca9c:	0801cb65 	.word	0x0801cb65
 801caa0:	0801cb65 	.word	0x0801cb65
 801caa4:	0801cb65 	.word	0x0801cb65
 801caa8:	0801cb65 	.word	0x0801cb65
 801caac:	0801cb65 	.word	0x0801cb65
 801cab0:	0801cb65 	.word	0x0801cb65
 801cab4:	0801cb3d 	.word	0x0801cb3d
 801cab8:	0801cb29 	.word	0x0801cb29
 801cabc:	0801cb15 	.word	0x0801cb15
 801cac0:	0801cb01 	.word	0x0801cb01
 801cac4:	0801cb65 	.word	0x0801cb65
 801cac8:	0801cb65 	.word	0x0801cb65
 801cacc:	0801cb65 	.word	0x0801cb65
 801cad0:	0801caed 	.word	0x0801caed
 801cad4:	0801cad9 	.word	0x0801cad9
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801cad8:	4b96      	ldr	r3, [pc, #600]	; (801cd34 <dhcp_recv+0x6bc>)
 801cada:	f240 6261 	movw	r2, #1633	; 0x661
 801cade:	4996      	ldr	r1, [pc, #600]	; (801cd38 <dhcp_recv+0x6c0>)
 801cae0:	4896      	ldr	r0, [pc, #600]	; (801cd3c <dhcp_recv+0x6c4>)
 801cae2:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cae6:	f003 ff17 	bl	8020918 <iprintf>
 801caea:	e5db      	b.n	801c6a4 <dhcp_recv+0x2c>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801caec:	4b91      	ldr	r3, [pc, #580]	; (801cd34 <dhcp_recv+0x6bc>)
 801caee:	f240 625d 	movw	r2, #1629	; 0x65d
 801caf2:	4991      	ldr	r1, [pc, #580]	; (801cd38 <dhcp_recv+0x6c0>)
 801caf4:	4891      	ldr	r0, [pc, #580]	; (801cd3c <dhcp_recv+0x6c4>)
 801caf6:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cafa:	f003 ff0d 	bl	8020918 <iprintf>
 801cafe:	e5d1      	b.n	801c6a4 <dhcp_recv+0x2c>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801cb00:	4b8c      	ldr	r3, [pc, #560]	; (801cd34 <dhcp_recv+0x6bc>)
 801cb02:	f240 6259 	movw	r2, #1625	; 0x659
 801cb06:	498c      	ldr	r1, [pc, #560]	; (801cd38 <dhcp_recv+0x6c0>)
 801cb08:	488c      	ldr	r0, [pc, #560]	; (801cd3c <dhcp_recv+0x6c4>)
 801cb0a:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cb0e:	f003 ff03 	bl	8020918 <iprintf>
 801cb12:	e5c7      	b.n	801c6a4 <dhcp_recv+0x2c>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801cb14:	4b87      	ldr	r3, [pc, #540]	; (801cd34 <dhcp_recv+0x6bc>)
 801cb16:	f240 6255 	movw	r2, #1621	; 0x655
 801cb1a:	4989      	ldr	r1, [pc, #548]	; (801cd40 <dhcp_recv+0x6c8>)
 801cb1c:	4887      	ldr	r0, [pc, #540]	; (801cd3c <dhcp_recv+0x6c4>)
 801cb1e:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cb22:	f003 fef9 	bl	8020918 <iprintf>
 801cb26:	e5bd      	b.n	801c6a4 <dhcp_recv+0x2c>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801cb28:	4b82      	ldr	r3, [pc, #520]	; (801cd34 <dhcp_recv+0x6bc>)
 801cb2a:	f240 624f 	movw	r2, #1615	; 0x64f
 801cb2e:	4984      	ldr	r1, [pc, #528]	; (801cd40 <dhcp_recv+0x6c8>)
 801cb30:	4882      	ldr	r0, [pc, #520]	; (801cd3c <dhcp_recv+0x6c4>)
 801cb32:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cb36:	f003 feef 	bl	8020918 <iprintf>
 801cb3a:	e5b3      	b.n	801c6a4 <dhcp_recv+0x2c>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801cb3c:	4b7d      	ldr	r3, [pc, #500]	; (801cd34 <dhcp_recv+0x6bc>)
 801cb3e:	f240 6241 	movw	r2, #1601	; 0x641
 801cb42:	497d      	ldr	r1, [pc, #500]	; (801cd38 <dhcp_recv+0x6c0>)
 801cb44:	487d      	ldr	r0, [pc, #500]	; (801cd3c <dhcp_recv+0x6c4>)
 801cb46:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cb4a:	f003 fee5 	bl	8020918 <iprintf>
 801cb4e:	e5a9      	b.n	801c6a4 <dhcp_recv+0x2c>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801cb50:	4b78      	ldr	r3, [pc, #480]	; (801cd34 <dhcp_recv+0x6bc>)
 801cb52:	f240 6233 	movw	r2, #1587	; 0x633
 801cb56:	497b      	ldr	r1, [pc, #492]	; (801cd44 <dhcp_recv+0x6cc>)
 801cb58:	4878      	ldr	r0, [pc, #480]	; (801cd3c <dhcp_recv+0x6c4>)
 801cb5a:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cb5e:	f003 fedb 	bl	8020918 <iprintf>
 801cb62:	e59f      	b.n	801c6a4 <dhcp_recv+0x2c>
        decode_len = 0;
 801cb64:	2200      	movs	r2, #0
    int decode_idx = -1;
 801cb66:	f04f 3aff 	mov.w	sl, #4294967295
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 801cb6a:	4615      	mov	r5, r2
 801cb6c:	e6bd      	b.n	801c8ea <dhcp_recv+0x272>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801cb6e:	4b71      	ldr	r3, [pc, #452]	; (801cd34 <dhcp_recv+0x6bc>)
 801cb70:	f240 622e 	movw	r2, #1582	; 0x62e
 801cb74:	4970      	ldr	r1, [pc, #448]	; (801cd38 <dhcp_recv+0x6c0>)
 801cb76:	4871      	ldr	r0, [pc, #452]	; (801cd3c <dhcp_recv+0x6c4>)
 801cb78:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cb7c:	f003 fecc 	bl	8020918 <iprintf>
 801cb80:	e590      	b.n	801c6a4 <dhcp_recv+0x2c>
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 801cb82:	4b71      	ldr	r3, [pc, #452]	; (801cd48 <dhcp_recv+0x6d0>)
 801cb84:	781b      	ldrb	r3, [r3, #0]
 801cb86:	b153      	cbz	r3, 801cb9e <dhcp_recv+0x526>
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801cb88:	4b70      	ldr	r3, [pc, #448]	; (801cd4c <dhcp_recv+0x6d4>)
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801cb8a:	2200      	movs	r2, #0
 801cb8c:	496e      	ldr	r1, [pc, #440]	; (801cd48 <dhcp_recv+0x6d0>)
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801cb8e:	681b      	ldr	r3, [r3, #0]
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801cb90:	700a      	strb	r2, [r1, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 801cb92:	2b01      	cmp	r3, #1
 801cb94:	d02d      	beq.n	801cbf2 <dhcp_recv+0x57a>
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 801cb96:	2b02      	cmp	r3, #2
 801cb98:	d004      	beq.n	801cba4 <dhcp_recv+0x52c>
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 801cb9a:	2b03      	cmp	r3, #3
 801cb9c:	d027      	beq.n	801cbee <dhcp_recv+0x576>
  } else if (parse_sname_as_options) {
 801cb9e:	9b04      	ldr	r3, [sp, #16]
 801cba0:	2b00      	cmp	r3, #0
 801cba2:	d057      	beq.n	801cc54 <dhcp_recv+0x5dc>
    parse_sname_as_options = 0;
 801cba4:	2300      	movs	r3, #0
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 801cba6:	f04f 086c 	mov.w	r8, #108	; 0x6c
    parse_sname_as_options = 0;
 801cbaa:	9304      	str	r3, [sp, #16]
    options_idx = DHCP_SNAME_OFS;
 801cbac:	232c      	movs	r3, #44	; 0x2c
 801cbae:	9303      	str	r3, [sp, #12]
 801cbb0:	9b02      	ldr	r3, [sp, #8]
 801cbb2:	895b      	ldrh	r3, [r3, #10]
 801cbb4:	e5b0      	b.n	801c718 <dhcp_recv+0xa0>
 801cbb6:	9c05      	ldr	r4, [sp, #20]
 801cbb8:	897b      	ldrh	r3, [r7, #10]
 801cbba:	e668      	b.n	801c88e <dhcp_recv+0x216>
 801cbbc:	9c05      	ldr	r4, [sp, #20]
          } else if (decode_len == 4) {
 801cbbe:	d027      	beq.n	801cc10 <dhcp_recv+0x598>
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 801cbc0:	2d01      	cmp	r5, #1
 801cbc2:	f040 80ad 	bne.w	801cd20 <dhcp_recv+0x6a8>
            value = ((u8_t *)&value)[0];
 801cbc6:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
          dhcp_set_option_value(dhcp, decode_idx, value);
 801cbca:	4a60      	ldr	r2, [pc, #384]	; (801cd4c <dhcp_recv+0x6d4>)
          dhcp_got_option(dhcp, decode_idx);
 801cbcc:	2301      	movs	r3, #1
          dhcp_set_option_value(dhcp, decode_idx, value);
 801cbce:	f842 002a 	str.w	r0, [r2, sl, lsl #2]
          dhcp_got_option(dhcp, decode_idx);
 801cbd2:	4a5d      	ldr	r2, [pc, #372]	; (801cd48 <dhcp_recv+0x6d0>)
 801cbd4:	f802 300a 	strb.w	r3, [r2, sl]
 801cbd8:	e7ee      	b.n	801cbb8 <dhcp_recv+0x540>
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 801cbda:	4b56      	ldr	r3, [pc, #344]	; (801cd34 <dhcp_recv+0x6bc>)
 801cbdc:	f240 6281 	movw	r2, #1665	; 0x681
 801cbe0:	495b      	ldr	r1, [pc, #364]	; (801cd50 <dhcp_recv+0x6d8>)
 801cbe2:	4856      	ldr	r0, [pc, #344]	; (801cd3c <dhcp_recv+0x6c4>)
 801cbe4:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cbe8:	f003 fe96 	bl	8020918 <iprintf>
 801cbec:	e55a      	b.n	801c6a4 <dhcp_recv+0x2c>
      parse_sname_as_options = 1;
 801cbee:	2301      	movs	r3, #1
 801cbf0:	9304      	str	r3, [sp, #16]
    options_idx = DHCP_FILE_OFS;
 801cbf2:	236c      	movs	r3, #108	; 0x6c
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 801cbf4:	f04f 08ec 	mov.w	r8, #236	; 0xec
    options_idx = DHCP_FILE_OFS;
 801cbf8:	9303      	str	r3, [sp, #12]
 801cbfa:	e7d9      	b.n	801cbb0 <dhcp_recv+0x538>
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 801cbfc:	4b4d      	ldr	r3, [pc, #308]	; (801cd34 <dhcp_recv+0x6bc>)
 801cbfe:	f240 629d 	movw	r2, #1693	; 0x69d
 801cc02:	4954      	ldr	r1, [pc, #336]	; (801cd54 <dhcp_recv+0x6dc>)
 801cc04:	484d      	ldr	r0, [pc, #308]	; (801cd3c <dhcp_recv+0x6c4>)
 801cc06:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cc0a:	f003 fe85 	bl	8020918 <iprintf>
 801cc0e:	e549      	b.n	801c6a4 <dhcp_recv+0x2c>
            value = lwip_ntohl(value);
 801cc10:	9809      	ldr	r0, [sp, #36]	; 0x24
 801cc12:	f7f7 febf 	bl	8014994 <lwip_htonl>
 801cc16:	e7d8      	b.n	801cbca <dhcp_recv+0x552>
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 801cc18:	4b46      	ldr	r3, [pc, #280]	; (801cd34 <dhcp_recv+0x6bc>)
 801cc1a:	f240 6251 	movw	r2, #1617	; 0x651
 801cc1e:	494e      	ldr	r1, [pc, #312]	; (801cd58 <dhcp_recv+0x6e0>)
 801cc20:	4846      	ldr	r0, [pc, #280]	; (801cd3c <dhcp_recv+0x6c4>)
 801cc22:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cc26:	f003 fe77 	bl	8020918 <iprintf>
 801cc2a:	e53b      	b.n	801c6a4 <dhcp_recv+0x2c>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801cc2c:	4b41      	ldr	r3, [pc, #260]	; (801cd34 <dhcp_recv+0x6bc>)
 801cc2e:	f240 623c 	movw	r2, #1596	; 0x63c
 801cc32:	4944      	ldr	r1, [pc, #272]	; (801cd44 <dhcp_recv+0x6cc>)
 801cc34:	4841      	ldr	r0, [pc, #260]	; (801cd3c <dhcp_recv+0x6c4>)
 801cc36:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cc3a:	f003 fe6d 	bl	8020918 <iprintf>
 801cc3e:	e531      	b.n	801c6a4 <dhcp_recv+0x2c>
        LWIP_ERROR("len %% 4 == 0", len % 4 == 0, return ERR_VAL;);
 801cc40:	4b3c      	ldr	r3, [pc, #240]	; (801cd34 <dhcp_recv+0x6bc>)
 801cc42:	f240 6239 	movw	r2, #1593	; 0x639
 801cc46:	4945      	ldr	r1, [pc, #276]	; (801cd5c <dhcp_recv+0x6e4>)
 801cc48:	483c      	ldr	r0, [pc, #240]	; (801cd3c <dhcp_recv+0x6c4>)
 801cc4a:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cc4e:	f003 fe63 	bl	8020918 <iprintf>
 801cc52:	e527      	b.n	801c6a4 <dhcp_recv+0x2c>
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 801cc54:	4b3c      	ldr	r3, [pc, #240]	; (801cd48 <dhcp_recv+0x6d0>)
 801cc56:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cc5a:	785b      	ldrb	r3, [r3, #1]
 801cc5c:	e9dd a906 	ldrd	sl, r9, [sp, #24]
 801cc60:	2b00      	cmp	r3, #0
 801cc62:	f43f ad1f 	beq.w	801c6a4 <dhcp_recv+0x2c>
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 801cc66:	4a39      	ldr	r2, [pc, #228]	; (801cd4c <dhcp_recv+0x6d4>)
  msg_in = (struct dhcp_msg *)p->payload;
 801cc68:	f8db 4004 	ldr.w	r4, [fp, #4]
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 801cc6c:	7913      	ldrb	r3, [r2, #4]
  if (msg_type == DHCP_ACK) {
 801cc6e:	2b05      	cmp	r3, #5
 801cc70:	d01c      	beq.n	801ccac <dhcp_recv+0x634>
  else if ((msg_type == DHCP_NAK) &&
 801cc72:	2b06      	cmp	r3, #6
 801cc74:	d02b      	beq.n	801ccce <dhcp_recv+0x656>
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 801cc76:	2b02      	cmp	r3, #2
 801cc78:	f47f ad14 	bne.w	801c6a4 <dhcp_recv+0x2c>
 801cc7c:	f899 3005 	ldrb.w	r3, [r9, #5]
 801cc80:	2b06      	cmp	r3, #6
 801cc82:	f47f ad0f 	bne.w	801c6a4 <dhcp_recv+0x2c>
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 801cc86:	4b30      	ldr	r3, [pc, #192]	; (801cd48 <dhcp_recv+0x6d0>)
 801cc88:	789b      	ldrb	r3, [r3, #2]
 801cc8a:	2b00      	cmp	r3, #0
 801cc8c:	f43f ad0a 	beq.w	801c6a4 <dhcp_recv+0x2c>
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801cc90:	f8da 5028 	ldr.w	r5, [sl, #40]	; 0x28
    dhcp->request_timeout = 0; /* stop timer */
 801cc94:	9b04      	ldr	r3, [sp, #16]
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 801cc96:	6890      	ldr	r0, [r2, #8]
    dhcp->request_timeout = 0; /* stop timer */
 801cc98:	812b      	strh	r3, [r5, #8]
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 801cc9a:	f7f7 fe7b 	bl	8014994 <lwip_htonl>
 801cc9e:	61a8      	str	r0, [r5, #24]
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801cca0:	6923      	ldr	r3, [r4, #16]
    dhcp_select(netif);
 801cca2:	4650      	mov	r0, sl
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801cca4:	61eb      	str	r3, [r5, #28]
    dhcp_select(netif);
 801cca6:	f7ff fa1f 	bl	801c0e8 <dhcp_select>
 801ccaa:	e4fb      	b.n	801c6a4 <dhcp_recv+0x2c>
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 801ccac:	f899 3005 	ldrb.w	r3, [r9, #5]
 801ccb0:	2b01      	cmp	r3, #1
 801ccb2:	d028      	beq.n	801cd06 <dhcp_recv+0x68e>
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 801ccb4:	3b03      	subs	r3, #3
 801ccb6:	2b02      	cmp	r3, #2
 801ccb8:	f63f acf4 	bhi.w	801c6a4 <dhcp_recv+0x2c>
      dhcp_handle_ack(netif, msg_in);
 801ccbc:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 801ccc0:	4621      	mov	r1, r4
 801ccc2:	f7ff fc87 	bl	801c5d4 <dhcp_handle_ack.isra.2>
      dhcp_bind(netif);
 801ccc6:	4650      	mov	r0, sl
 801ccc8:	f7ff fb84 	bl	801c3d4 <dhcp_bind>
 801cccc:	e4ea      	b.n	801c6a4 <dhcp_recv+0x2c>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801ccce:	f899 3005 	ldrb.w	r3, [r9, #5]
 801ccd2:	1eda      	subs	r2, r3, #3
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 801ccd4:	2a02      	cmp	r2, #2
 801ccd6:	d902      	bls.n	801ccde <dhcp_recv+0x666>
 801ccd8:	2b01      	cmp	r3, #1
 801ccda:	f47f ace3 	bne.w	801c6a4 <dhcp_recv+0x2c>
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801ccde:	f8da 3028 	ldr.w	r3, [sl, #40]	; 0x28
  if (new_state != dhcp->state) {
 801cce2:	795a      	ldrb	r2, [r3, #5]
 801cce4:	2a0c      	cmp	r2, #12
 801cce6:	d004      	beq.n	801ccf2 <dhcp_recv+0x67a>
    dhcp->tries = 0;
 801cce8:	2200      	movs	r2, #0
    dhcp->state = new_state;
 801ccea:	210c      	movs	r1, #12
    dhcp->tries = 0;
 801ccec:	719a      	strb	r2, [r3, #6]
    dhcp->state = new_state;
 801ccee:	7159      	strb	r1, [r3, #5]
    dhcp->request_timeout = 0;
 801ccf0:	811a      	strh	r2, [r3, #8]
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801ccf2:	4b1b      	ldr	r3, [pc, #108]	; (801cd60 <dhcp_recv+0x6e8>)
 801ccf4:	4650      	mov	r0, sl
 801ccf6:	461a      	mov	r2, r3
 801ccf8:	4619      	mov	r1, r3
 801ccfa:	f7f9 fa63 	bl	80161c4 <netif_set_addr>
  dhcp_discover(netif);
 801ccfe:	4650      	mov	r0, sl
 801cd00:	f7ff fac2 	bl	801c288 <dhcp_discover>
 801cd04:	e4ce      	b.n	801c6a4 <dhcp_recv+0x2c>
      dhcp_handle_ack(netif, msg_in);
 801cd06:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 801cd0a:	4621      	mov	r1, r4
 801cd0c:	f7ff fc62 	bl	801c5d4 <dhcp_handle_ack.isra.2>
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 801cd10:	f89a 3035 	ldrb.w	r3, [sl, #53]	; 0x35
        dhcp_check(netif);
 801cd14:	4650      	mov	r0, sl
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 801cd16:	071b      	lsls	r3, r3, #28
 801cd18:	d5d6      	bpl.n	801ccc8 <dhcp_recv+0x650>
        dhcp_check(netif);
 801cd1a:	f7ff fb43 	bl	801c3a4 <dhcp_check>
 801cd1e:	e4c1      	b.n	801c6a4 <dhcp_recv+0x2c>
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 801cd20:	4b04      	ldr	r3, [pc, #16]	; (801cd34 <dhcp_recv+0x6bc>)
 801cd22:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 801cd26:	490f      	ldr	r1, [pc, #60]	; (801cd64 <dhcp_recv+0x6ec>)
 801cd28:	4804      	ldr	r0, [pc, #16]	; (801cd3c <dhcp_recv+0x6c4>)
 801cd2a:	f8dd b008 	ldr.w	fp, [sp, #8]
 801cd2e:	f003 fdf3 	bl	8020918 <iprintf>
 801cd32:	e4b7      	b.n	801c6a4 <dhcp_recv+0x2c>
 801cd34:	0803efd4 	.word	0x0803efd4
 801cd38:	0803f080 	.word	0x0803f080
 801cd3c:	08026800 	.word	0x08026800
 801cd40:	0803f0b0 	.word	0x0803f0b0
 801cd44:	0803f08c 	.word	0x0803f08c
 801cd48:	20036244 	.word	0x20036244
 801cd4c:	20036250 	.word	0x20036250
 801cd50:	0803f0e8 	.word	0x0803f0e8
 801cd54:	0803f114 	.word	0x0803f114
 801cd58:	0803f0bc 	.word	0x0803f0bc
 801cd5c:	0803f0a0 	.word	0x0803f0a0
 801cd60:	0803f4f0 	.word	0x0803f4f0
 801cd64:	0803f100 	.word	0x0803f100

0801cd68 <dhcp_network_changed>:
{
 801cd68:	b538      	push	{r3, r4, r5, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801cd6a:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (!dhcp) {
 801cd6c:	b154      	cbz	r4, 801cd84 <dhcp_network_changed+0x1c>
  switch (dhcp->state) {
 801cd6e:	7963      	ldrb	r3, [r4, #5]
 801cd70:	2b0a      	cmp	r3, #10
 801cd72:	d80e      	bhi.n	801cd92 <dhcp_network_changed+0x2a>
 801cd74:	e8df f003 	tbb	[pc, r3]
 801cd78:	070d0d06 	.word	0x070d0d06
 801cd7c:	0d0d0707 	.word	0x0d0d0707
 801cd80:	0d0d      	.short	0x0d0d
 801cd82:	07          	.byte	0x07
 801cd83:	00          	.byte	0x00
}
 801cd84:	bd38      	pop	{r3, r4, r5, pc}
      dhcp->tries = 0;
 801cd86:	2300      	movs	r3, #0
 801cd88:	71a3      	strb	r3, [r4, #6]
}
 801cd8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      dhcp_reboot(netif);
 801cd8e:	f7ff b909 	b.w	801bfa4 <dhcp_reboot>
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 801cd92:	2b0c      	cmp	r3, #12
 801cd94:	4605      	mov	r5, r0
 801cd96:	d806      	bhi.n	801cda6 <dhcp_network_changed+0x3e>
      dhcp->tries = 0;
 801cd98:	2300      	movs	r3, #0
      dhcp_discover(netif);
 801cd9a:	4628      	mov	r0, r5
      dhcp->tries = 0;
 801cd9c:	71a3      	strb	r3, [r4, #6]
}
 801cd9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      dhcp_discover(netif);
 801cda2:	f7ff ba71 	b.w	801c288 <dhcp_discover>
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 801cda6:	4b04      	ldr	r3, [pc, #16]	; (801cdb8 <dhcp_network_changed+0x50>)
 801cda8:	f240 326d 	movw	r2, #877	; 0x36d
 801cdac:	4903      	ldr	r1, [pc, #12]	; (801cdbc <dhcp_network_changed+0x54>)
 801cdae:	4804      	ldr	r0, [pc, #16]	; (801cdc0 <dhcp_network_changed+0x58>)
 801cdb0:	f003 fdb2 	bl	8020918 <iprintf>
 801cdb4:	e7f0      	b.n	801cd98 <dhcp_network_changed+0x30>
 801cdb6:	bf00      	nop
 801cdb8:	0803efd4 	.word	0x0803efd4
 801cdbc:	0803ef40 	.word	0x0803ef40
 801cdc0:	08026800 	.word	0x08026800

0801cdc4 <dhcp_arp_reply>:
{
 801cdc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cdc8:	b084      	sub	sp, #16
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801cdca:	2800      	cmp	r0, #0
 801cdcc:	d048      	beq.n	801ce60 <dhcp_arp_reply+0x9c>
  dhcp = netif_dhcp_data(netif);
 801cdce:	6a84      	ldr	r4, [r0, #40]	; 0x28
 801cdd0:	4605      	mov	r5, r0
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 801cdd2:	b114      	cbz	r4, 801cdda <dhcp_arp_reply+0x16>
 801cdd4:	7963      	ldrb	r3, [r4, #5]
 801cdd6:	2b08      	cmp	r3, #8
 801cdd8:	d002      	beq.n	801cde0 <dhcp_arp_reply+0x1c>
}
 801cdda:	b004      	add	sp, #16
 801cddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 801cde0:	680a      	ldr	r2, [r1, #0]
 801cde2:	69e3      	ldr	r3, [r4, #28]
 801cde4:	429a      	cmp	r2, r3
 801cde6:	d1f8      	bne.n	801cdda <dhcp_arp_reply+0x16>
    dhcp->tries = 0;
 801cde8:	2600      	movs	r6, #0
    dhcp->state = new_state;
 801cdea:	210c      	movs	r1, #12
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801cdec:	f10d 030e 	add.w	r3, sp, #14
 801cdf0:	2204      	movs	r2, #4
    dhcp->state = new_state;
 801cdf2:	7161      	strb	r1, [r4, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801cdf4:	4621      	mov	r1, r4
    dhcp->tries = 0;
 801cdf6:	71a6      	strb	r6, [r4, #6]
    dhcp->request_timeout = 0;
 801cdf8:	8126      	strh	r6, [r4, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801cdfa:	f7ff f809 	bl	801be10 <dhcp_create_msg>
  if (p_out != NULL) {
 801cdfe:	4606      	mov	r6, r0
 801ce00:	b330      	cbz	r0, 801ce50 <dhcp_arp_reply+0x8c>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801ce02:	6847      	ldr	r7, [r0, #4]
 801ce04:	2304      	movs	r3, #4
 801ce06:	2232      	movs	r2, #50	; 0x32
 801ce08:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 801ce0c:	37f0      	adds	r7, #240	; 0xf0
 801ce0e:	4639      	mov	r1, r7
 801ce10:	f7fe ffbc 	bl	801bd8c <dhcp_option>
 801ce14:	4680      	mov	r8, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801ce16:	69e0      	ldr	r0, [r4, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801ce18:	f8ad 800e 	strh.w	r8, [sp, #14]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801ce1c:	f7f7 fdba 	bl	8014994 <lwip_htonl>
 801ce20:	4639      	mov	r1, r7
 801ce22:	4602      	mov	r2, r0
 801ce24:	4640      	mov	r0, r8
 801ce26:	f7fe ffcf 	bl	801bdc8 <dhcp_option_long>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801ce2a:	4639      	mov	r1, r7
 801ce2c:	4632      	mov	r2, r6
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801ce2e:	f8ad 000e 	strh.w	r0, [sp, #14]
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801ce32:	f7ff f89b 	bl	801bf6c <dhcp_option_trailer>
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801ce36:	490f      	ldr	r1, [pc, #60]	; (801ce74 <dhcp_arp_reply+0xb0>)
 801ce38:	4a0f      	ldr	r2, [pc, #60]	; (801ce78 <dhcp_arp_reply+0xb4>)
 801ce3a:	2343      	movs	r3, #67	; 0x43
 801ce3c:	6808      	ldr	r0, [r1, #0]
 801ce3e:	4631      	mov	r1, r6
 801ce40:	e9cd 5200 	strd	r5, r2, [sp]
 801ce44:	4a0d      	ldr	r2, [pc, #52]	; (801ce7c <dhcp_arp_reply+0xb8>)
 801ce46:	f7fe fd73 	bl	801b930 <udp_sendto_if_src>
    pbuf_free(p_out);
 801ce4a:	4630      	mov	r0, r6
 801ce4c:	f7f9 fc0c 	bl	8016668 <pbuf_free>
  if (dhcp->tries < 255) {
 801ce50:	79a3      	ldrb	r3, [r4, #6]
 801ce52:	2bff      	cmp	r3, #255	; 0xff
 801ce54:	d001      	beq.n	801ce5a <dhcp_arp_reply+0x96>
    dhcp->tries++;
 801ce56:	3301      	adds	r3, #1
 801ce58:	71a3      	strb	r3, [r4, #6]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801ce5a:	2314      	movs	r3, #20
 801ce5c:	8123      	strh	r3, [r4, #8]
 801ce5e:	e7bc      	b.n	801cdda <dhcp_arp_reply+0x16>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801ce60:	4b07      	ldr	r3, [pc, #28]	; (801ce80 <dhcp_arp_reply+0xbc>)
 801ce62:	f240 328b 	movw	r2, #907	; 0x38b
 801ce66:	4907      	ldr	r1, [pc, #28]	; (801ce84 <dhcp_arp_reply+0xc0>)
 801ce68:	4807      	ldr	r0, [pc, #28]	; (801ce88 <dhcp_arp_reply+0xc4>)
 801ce6a:	f003 fd55 	bl	8020918 <iprintf>
}
 801ce6e:	b004      	add	sp, #16
 801ce70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ce74:	200223e8 	.word	0x200223e8
 801ce78:	0803f4f0 	.word	0x0803f4f0
 801ce7c:	0803f4f4 	.word	0x0803f4f4
 801ce80:	0803efd4 	.word	0x0803efd4
 801ce84:	080267f0 	.word	0x080267f0
 801ce88:	08026800 	.word	0x08026800

0801ce8c <dhcp_renew>:
{
 801ce8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801ce90:	6a86      	ldr	r6, [r0, #40]	; 0x28
{
 801ce92:	b085      	sub	sp, #20
 801ce94:	4683      	mov	fp, r0
  if (new_state != dhcp->state) {
 801ce96:	7973      	ldrb	r3, [r6, #5]
 801ce98:	2b05      	cmp	r3, #5
 801ce9a:	d004      	beq.n	801cea6 <dhcp_renew+0x1a>
    dhcp->tries = 0;
 801ce9c:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801ce9e:	2205      	movs	r2, #5
    dhcp->tries = 0;
 801cea0:	71b3      	strb	r3, [r6, #6]
    dhcp->state = new_state;
 801cea2:	7172      	strb	r2, [r6, #5]
    dhcp->request_timeout = 0;
 801cea4:	8133      	strh	r3, [r6, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801cea6:	f10d 030e 	add.w	r3, sp, #14
 801ceaa:	2203      	movs	r2, #3
 801ceac:	4631      	mov	r1, r6
 801ceae:	4658      	mov	r0, fp
 801ceb0:	f7fe ffae 	bl	801be10 <dhcp_create_msg>
  if (p_out != NULL) {
 801ceb4:	4682      	mov	sl, r0
 801ceb6:	2800      	cmp	r0, #0
 801ceb8:	d067      	beq.n	801cf8a <dhcp_renew+0xfe>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801ceba:	6845      	ldr	r5, [r0, #4]
 801cebc:	2302      	movs	r3, #2
 801cebe:	2239      	movs	r2, #57	; 0x39
 801cec0:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 801cec4:	35f0      	adds	r5, #240	; 0xf0
 801cec6:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 801cfa4 <dhcp_renew+0x118>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801ceca:	f04f 0801 	mov.w	r8, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801cece:	4629      	mov	r1, r5
 801ced0:	f7fe ff5c 	bl	801bd8c <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801ced4:	4629      	mov	r1, r5
 801ced6:	f8bb 202c 	ldrh.w	r2, [fp, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801ceda:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801cede:	f7fe ff39 	bl	801bd54 <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801cee2:	4629      	mov	r1, r5
 801cee4:	2304      	movs	r3, #4
 801cee6:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801cee8:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801ceec:	f7fe ff4e 	bl	801bd8c <dhcp_option>
 801cef0:	4604      	mov	r4, r0
 801cef2:	1d07      	adds	r7, r0, #4
 801cef4:	f8ad 000e 	strh.w	r0, [sp, #14]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801cef8:	2c43      	cmp	r4, #67	; 0x43
 801cefa:	b2bf      	uxth	r7, r7
 801cefc:	d80b      	bhi.n	801cf16 <dhcp_renew+0x8a>
  options[options_out_len++] = value;
 801cefe:	1c63      	adds	r3, r4, #1
 801cf00:	f805 8004 	strb.w	r8, [r5, r4]
 801cf04:	b29c      	uxth	r4, r3
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801cf06:	42bc      	cmp	r4, r7
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801cf08:	f8ad 400e 	strh.w	r4, [sp, #14]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801cf0c:	d00b      	beq.n	801cf26 <dhcp_renew+0x9a>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801cf0e:	2c43      	cmp	r4, #67	; 0x43
 801cf10:	f819 8b01 	ldrb.w	r8, [r9], #1
 801cf14:	d9f3      	bls.n	801cefe <dhcp_renew+0x72>
 801cf16:	4b1e      	ldr	r3, [pc, #120]	; (801cf90 <dhcp_renew+0x104>)
 801cf18:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801cf1c:	491d      	ldr	r1, [pc, #116]	; (801cf94 <dhcp_renew+0x108>)
 801cf1e:	481e      	ldr	r0, [pc, #120]	; (801cf98 <dhcp_renew+0x10c>)
 801cf20:	f003 fcfa 	bl	8020918 <iprintf>
 801cf24:	e7eb      	b.n	801cefe <dhcp_renew+0x72>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801cf26:	4629      	mov	r1, r5
 801cf28:	4638      	mov	r0, r7
 801cf2a:	4652      	mov	r2, sl
 801cf2c:	f7ff f81e 	bl	801bf6c <dhcp_option_trailer>
    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801cf30:	4a1a      	ldr	r2, [pc, #104]	; (801cf9c <dhcp_renew+0x110>)
 801cf32:	f8cd b000 	str.w	fp, [sp]
 801cf36:	2343      	movs	r3, #67	; 0x43
 801cf38:	6810      	ldr	r0, [r2, #0]
 801cf3a:	4651      	mov	r1, sl
 801cf3c:	f106 0218 	add.w	r2, r6, #24
 801cf40:	f7fe fdb6 	bl	801bab0 <udp_sendto_if>
 801cf44:	4604      	mov	r4, r0
    pbuf_free(p_out);
 801cf46:	4650      	mov	r0, sl
 801cf48:	f7f9 fb8e 	bl	8016668 <pbuf_free>
  if (dhcp->tries < 255) {
 801cf4c:	79b3      	ldrb	r3, [r6, #6]
 801cf4e:	2bff      	cmp	r3, #255	; 0xff
 801cf50:	d015      	beq.n	801cf7e <dhcp_renew+0xf2>
    dhcp->tries++;
 801cf52:	3301      	adds	r3, #1
 801cf54:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 801cf56:	2b09      	cmp	r3, #9
    dhcp->tries++;
 801cf58:	71b3      	strb	r3, [r6, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 801cf5a:	d810      	bhi.n	801cf7e <dhcp_renew+0xf2>
 801cf5c:	ebc3 1143 	rsb	r1, r3, r3, lsl #5
 801cf60:	4a0f      	ldr	r2, [pc, #60]	; (801cfa0 <dhcp_renew+0x114>)
}
 801cf62:	4620      	mov	r0, r4
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 801cf64:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801cf68:	011b      	lsls	r3, r3, #4
 801cf6a:	b29b      	uxth	r3, r3
 801cf6c:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801cf70:	fba2 2303 	umull	r2, r3, r2, r3
 801cf74:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801cf76:	8133      	strh	r3, [r6, #8]
}
 801cf78:	b005      	add	sp, #20
 801cf7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801cf7e:	2328      	movs	r3, #40	; 0x28
}
 801cf80:	4620      	mov	r0, r4
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801cf82:	8133      	strh	r3, [r6, #8]
}
 801cf84:	b005      	add	sp, #20
 801cf86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801cf8a:	f04f 34ff 	mov.w	r4, #4294967295
 801cf8e:	e7dd      	b.n	801cf4c <dhcp_renew+0xc0>
 801cf90:	0803efd4 	.word	0x0803efd4
 801cf94:	0803f048 	.word	0x0803f048
 801cf98:	08026800 	.word	0x08026800
 801cf9c:	200223e8 	.word	0x200223e8
 801cfa0:	10624dd3 	.word	0x10624dd3
 801cfa4:	0803ef15 	.word	0x0803ef15

0801cfa8 <dhcp_release_and_stop>:
{
 801cfa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801cfac:	6a84      	ldr	r4, [r0, #40]	; 0x28
{
 801cfae:	b084      	sub	sp, #16
  if (dhcp == NULL) {
 801cfb0:	2c00      	cmp	r4, #0
 801cfb2:	d052      	beq.n	801d05a <dhcp_release_and_stop+0xb2>
  if (dhcp->state == DHCP_STATE_OFF) {
 801cfb4:	7962      	ldrb	r2, [r4, #5]
 801cfb6:	2a00      	cmp	r2, #0
 801cfb8:	d04f      	beq.n	801d05a <dhcp_release_and_stop+0xb2>
u8_t
dhcp_supplied_address(const struct netif *netif)
{
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
    struct dhcp *dhcp = netif_dhcp_data(netif);
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801cfba:	1f11      	subs	r1, r2, #4
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 801cfbc:	2300      	movs	r3, #0
 801cfbe:	4605      	mov	r5, r0
  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 801cfc0:	69a0      	ldr	r0, [r4, #24]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801cfc2:	2901      	cmp	r1, #1
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 801cfc4:	62a3      	str	r3, [r4, #40]	; 0x28
  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 801cfc6:	9003      	str	r0, [sp, #12]
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 801cfc8:	82a3      	strh	r3, [r4, #20]
 801cfca:	8263      	strh	r3, [r4, #18]
 801cfcc:	8223      	strh	r3, [r4, #16]
 801cfce:	81e3      	strh	r3, [r4, #14]
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 801cfd0:	e9c4 3306 	strd	r3, r3, [r4, #24]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 801cfd4:	e9c4 3308 	strd	r3, r3, [r4, #32]
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 801cfd8:	e9c4 330b 	strd	r3, r3, [r4, #44]	; 0x2c
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801cfdc:	d901      	bls.n	801cfe2 <dhcp_release_and_stop+0x3a>
 801cfde:	2a0a      	cmp	r2, #10
 801cfe0:	d12d      	bne.n	801d03e <dhcp_release_and_stop+0x96>
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 801cfe2:	f10d 030a 	add.w	r3, sp, #10
 801cfe6:	2207      	movs	r2, #7
 801cfe8:	4621      	mov	r1, r4
 801cfea:	4628      	mov	r0, r5
 801cfec:	f7fe ff10 	bl	801be10 <dhcp_create_msg>
    if (p_out != NULL) {
 801cff0:	4606      	mov	r6, r0
 801cff2:	b320      	cbz	r0, 801d03e <dhcp_release_and_stop+0x96>
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801cff4:	6877      	ldr	r7, [r6, #4]
 801cff6:	2304      	movs	r3, #4
 801cff8:	2236      	movs	r2, #54	; 0x36
 801cffa:	f8bd 000a 	ldrh.w	r0, [sp, #10]
 801cffe:	37f0      	adds	r7, #240	; 0xf0
 801d000:	4639      	mov	r1, r7
 801d002:	f7fe fec3 	bl	801bd8c <dhcp_option>
 801d006:	4680      	mov	r8, r0
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801d008:	9803      	ldr	r0, [sp, #12]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801d00a:	f8ad 800a 	strh.w	r8, [sp, #10]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801d00e:	f7f7 fcc1 	bl	8014994 <lwip_htonl>
 801d012:	4639      	mov	r1, r7
 801d014:	4602      	mov	r2, r0
 801d016:	4640      	mov	r0, r8
 801d018:	f7fe fed6 	bl	801bdc8 <dhcp_option_long>
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801d01c:	4639      	mov	r1, r7
 801d01e:	4632      	mov	r2, r6
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801d020:	f8ad 000a 	strh.w	r0, [sp, #10]
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801d024:	f7fe ffa2 	bl	801bf6c <dhcp_option_trailer>
      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801d028:	4a11      	ldr	r2, [pc, #68]	; (801d070 <dhcp_release_and_stop+0xc8>)
 801d02a:	9500      	str	r5, [sp, #0]
 801d02c:	2343      	movs	r3, #67	; 0x43
 801d02e:	6810      	ldr	r0, [r2, #0]
 801d030:	4631      	mov	r1, r6
 801d032:	aa03      	add	r2, sp, #12
 801d034:	f7fe fd3c 	bl	801bab0 <udp_sendto_if>
      pbuf_free(p_out);
 801d038:	4630      	mov	r0, r6
 801d03a:	f7f9 fb15 	bl	8016668 <pbuf_free>
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801d03e:	4b0d      	ldr	r3, [pc, #52]	; (801d074 <dhcp_release_and_stop+0xcc>)
 801d040:	4628      	mov	r0, r5
 801d042:	461a      	mov	r2, r3
 801d044:	4619      	mov	r1, r3
 801d046:	f7f9 f8bd 	bl	80161c4 <netif_set_addr>
  if (new_state != dhcp->state) {
 801d04a:	7963      	ldrb	r3, [r4, #5]
 801d04c:	b11b      	cbz	r3, 801d056 <dhcp_release_and_stop+0xae>
    dhcp->state = new_state;
 801d04e:	2300      	movs	r3, #0
 801d050:	7163      	strb	r3, [r4, #5]
    dhcp->tries = 0;
 801d052:	71a3      	strb	r3, [r4, #6]
    dhcp->request_timeout = 0;
 801d054:	8123      	strh	r3, [r4, #8]
  if (dhcp->pcb_allocated != 0) {
 801d056:	7923      	ldrb	r3, [r4, #4]
 801d058:	b913      	cbnz	r3, 801d060 <dhcp_release_and_stop+0xb8>
}
 801d05a:	b004      	add	sp, #16
 801d05c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 801d060:	f7ff fa96 	bl	801c590 <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 801d064:	2300      	movs	r3, #0
 801d066:	7123      	strb	r3, [r4, #4]
}
 801d068:	b004      	add	sp, #16
 801d06a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d06e:	bf00      	nop
 801d070:	200223e8 	.word	0x200223e8
 801d074:	0803f4f0 	.word	0x0803f4f0

0801d078 <dhcp_start>:
{
 801d078:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 801d07a:	2800      	cmp	r0, #0
 801d07c:	d046      	beq.n	801d10c <dhcp_start+0x94>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 801d07e:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 801d082:	4605      	mov	r5, r0
 801d084:	07da      	lsls	r2, r3, #31
 801d086:	d537      	bpl.n	801d0f8 <dhcp_start+0x80>
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 801d088:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
  dhcp = netif_dhcp_data(netif);
 801d08a:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 801d08c:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 801d090:	d32f      	bcc.n	801d0f2 <dhcp_start+0x7a>
  if (dhcp == NULL) {
 801d092:	b33c      	cbz	r4, 801d0e4 <dhcp_start+0x6c>
    if (dhcp->pcb_allocated != 0) {
 801d094:	7923      	ldrb	r3, [r4, #4]
 801d096:	bb13      	cbnz	r3, 801d0de <dhcp_start+0x66>
  memset(dhcp, 0, sizeof(struct dhcp));
 801d098:	2234      	movs	r2, #52	; 0x34
 801d09a:	2100      	movs	r1, #0
 801d09c:	4620      	mov	r0, r4
 801d09e:	f002 fcba 	bl	801fa16 <memset>
  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 801d0a2:	f7ff fa3b 	bl	801c51c <dhcp_inc_pcb_refcount>
 801d0a6:	4606      	mov	r6, r0
 801d0a8:	bb18      	cbnz	r0, 801d0f2 <dhcp_start+0x7a>
  dhcp->pcb_allocated = 1;
 801d0aa:	2301      	movs	r3, #1
 801d0ac:	7123      	strb	r3, [r4, #4]
  if (!netif_is_link_up(netif)) {
 801d0ae:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 801d0b2:	075b      	lsls	r3, r3, #29
 801d0b4:	d408      	bmi.n	801d0c8 <dhcp_start+0x50>
  if (new_state != dhcp->state) {
 801d0b6:	7963      	ldrb	r3, [r4, #5]
 801d0b8:	2b02      	cmp	r3, #2
 801d0ba:	d003      	beq.n	801d0c4 <dhcp_start+0x4c>
    dhcp->state = new_state;
 801d0bc:	2302      	movs	r3, #2
    dhcp->tries = 0;
 801d0be:	71a0      	strb	r0, [r4, #6]
    dhcp->request_timeout = 0;
 801d0c0:	8120      	strh	r0, [r4, #8]
    dhcp->state = new_state;
 801d0c2:	7163      	strb	r3, [r4, #5]
}
 801d0c4:	4630      	mov	r0, r6
 801d0c6:	bd70      	pop	{r4, r5, r6, pc}
  result = dhcp_discover(netif);
 801d0c8:	4628      	mov	r0, r5
 801d0ca:	f7ff f8dd 	bl	801c288 <dhcp_discover>
  if (result != ERR_OK) {
 801d0ce:	2800      	cmp	r0, #0
 801d0d0:	d0f8      	beq.n	801d0c4 <dhcp_start+0x4c>
    dhcp_release_and_stop(netif);
 801d0d2:	4628      	mov	r0, r5
    return ERR_MEM;
 801d0d4:	f04f 36ff 	mov.w	r6, #4294967295
    dhcp_release_and_stop(netif);
 801d0d8:	f7ff ff66 	bl	801cfa8 <dhcp_release_and_stop>
    return ERR_MEM;
 801d0dc:	e7f2      	b.n	801d0c4 <dhcp_start+0x4c>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 801d0de:	f7ff fa57 	bl	801c590 <dhcp_dec_pcb_refcount>
 801d0e2:	e7d9      	b.n	801d098 <dhcp_start+0x20>
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 801d0e4:	2034      	movs	r0, #52	; 0x34
 801d0e6:	f7f8 fdcf 	bl	8015c88 <mem_malloc>
    if (dhcp == NULL) {
 801d0ea:	4604      	mov	r4, r0
 801d0ec:	b108      	cbz	r0, 801d0f2 <dhcp_start+0x7a>
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 801d0ee:	62a8      	str	r0, [r5, #40]	; 0x28
 801d0f0:	e7d2      	b.n	801d098 <dhcp_start+0x20>
    return ERR_MEM;
 801d0f2:	f04f 36ff 	mov.w	r6, #4294967295
 801d0f6:	e7e5      	b.n	801d0c4 <dhcp_start+0x4c>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 801d0f8:	4b09      	ldr	r3, [pc, #36]	; (801d120 <dhcp_start+0xa8>)
 801d0fa:	f44f 723a 	mov.w	r2, #744	; 0x2e8
 801d0fe:	4909      	ldr	r1, [pc, #36]	; (801d124 <dhcp_start+0xac>)
 801d100:	f06f 060f 	mvn.w	r6, #15
 801d104:	4808      	ldr	r0, [pc, #32]	; (801d128 <dhcp_start+0xb0>)
 801d106:	f003 fc07 	bl	8020918 <iprintf>
 801d10a:	e7db      	b.n	801d0c4 <dhcp_start+0x4c>
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 801d10c:	4b04      	ldr	r3, [pc, #16]	; (801d120 <dhcp_start+0xa8>)
 801d10e:	f240 22e7 	movw	r2, #743	; 0x2e7
 801d112:	4906      	ldr	r1, [pc, #24]	; (801d12c <dhcp_start+0xb4>)
 801d114:	f06f 060f 	mvn.w	r6, #15
 801d118:	4803      	ldr	r0, [pc, #12]	; (801d128 <dhcp_start+0xb0>)
 801d11a:	f003 fbfd 	bl	8020918 <iprintf>
 801d11e:	e7d1      	b.n	801d0c4 <dhcp_start+0x4c>
 801d120:	0803efd4 	.word	0x0803efd4
 801d124:	0803f194 	.word	0x0803f194
 801d128:	08026800 	.word	0x08026800
 801d12c:	080267f0 	.word	0x080267f0

0801d130 <dhcp_coarse_tmr>:
  NETIF_FOREACH(netif) {
 801d130:	4b5e      	ldr	r3, [pc, #376]	; (801d2ac <dhcp_coarse_tmr+0x17c>)
{
 801d132:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  NETIF_FOREACH(netif) {
 801d136:	681d      	ldr	r5, [r3, #0]
{
 801d138:	b085      	sub	sp, #20
  NETIF_FOREACH(netif) {
 801d13a:	b1d5      	cbz	r5, 801d172 <dhcp_coarse_tmr+0x42>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801d13c:	6aac      	ldr	r4, [r5, #40]	; 0x28
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 801d13e:	b1ac      	cbz	r4, 801d16c <dhcp_coarse_tmr+0x3c>
 801d140:	7963      	ldrb	r3, [r4, #5]
 801d142:	b19b      	cbz	r3, 801d16c <dhcp_coarse_tmr+0x3c>
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 801d144:	8aa1      	ldrh	r1, [r4, #20]
 801d146:	b129      	cbz	r1, 801d154 <dhcp_coarse_tmr+0x24>
 801d148:	8a62      	ldrh	r2, [r4, #18]
 801d14a:	3201      	adds	r2, #1
 801d14c:	b292      	uxth	r2, r2
 801d14e:	4291      	cmp	r1, r2
 801d150:	8262      	strh	r2, [r4, #18]
 801d152:	d011      	beq.n	801d178 <dhcp_coarse_tmr+0x48>
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 801d154:	8a22      	ldrh	r2, [r4, #16]
 801d156:	b11a      	cbz	r2, 801d160 <dhcp_coarse_tmr+0x30>
 801d158:	1e51      	subs	r1, r2, #1
 801d15a:	2a01      	cmp	r2, #1
 801d15c:	8221      	strh	r1, [r4, #16]
 801d15e:	d012      	beq.n	801d186 <dhcp_coarse_tmr+0x56>
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 801d160:	89e2      	ldrh	r2, [r4, #14]
 801d162:	b11a      	cbz	r2, 801d16c <dhcp_coarse_tmr+0x3c>
 801d164:	1e51      	subs	r1, r2, #1
 801d166:	2a01      	cmp	r2, #1
 801d168:	81e1      	strh	r1, [r4, #14]
 801d16a:	d05e      	beq.n	801d22a <dhcp_coarse_tmr+0xfa>
  NETIF_FOREACH(netif) {
 801d16c:	682d      	ldr	r5, [r5, #0]
 801d16e:	2d00      	cmp	r5, #0
 801d170:	d1e4      	bne.n	801d13c <dhcp_coarse_tmr+0xc>
}
 801d172:	b005      	add	sp, #20
 801d174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        dhcp_release_and_stop(netif);
 801d178:	4628      	mov	r0, r5
 801d17a:	f7ff ff15 	bl	801cfa8 <dhcp_release_and_stop>
        dhcp_start(netif);
 801d17e:	4628      	mov	r0, r5
 801d180:	f7ff ff7a 	bl	801d078 <dhcp_start>
 801d184:	e7f2      	b.n	801d16c <dhcp_coarse_tmr+0x3c>
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801d186:	1e5a      	subs	r2, r3, #1
 801d188:	b2d1      	uxtb	r1, r2
 801d18a:	2909      	cmp	r1, #9
 801d18c:	d8ee      	bhi.n	801d16c <dhcp_coarse_tmr+0x3c>
 801d18e:	f240 2219 	movw	r2, #537	; 0x219
 801d192:	40ca      	lsrs	r2, r1
 801d194:	43d2      	mvns	r2, r2
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 801d196:	f012 0201 	ands.w	r2, r2, #1
 801d19a:	d1e7      	bne.n	801d16c <dhcp_coarse_tmr+0x3c>
  if (new_state != dhcp->state) {
 801d19c:	2b04      	cmp	r3, #4
 801d19e:	d003      	beq.n	801d1a8 <dhcp_coarse_tmr+0x78>
    dhcp->state = new_state;
 801d1a0:	2304      	movs	r3, #4
    dhcp->tries = 0;
 801d1a2:	71a2      	strb	r2, [r4, #6]
    dhcp->request_timeout = 0;
 801d1a4:	8122      	strh	r2, [r4, #8]
    dhcp->state = new_state;
 801d1a6:	7163      	strb	r3, [r4, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801d1a8:	f10d 030e 	add.w	r3, sp, #14
 801d1ac:	2203      	movs	r2, #3
 801d1ae:	4621      	mov	r1, r4
 801d1b0:	4628      	mov	r0, r5
 801d1b2:	f7fe fe2d 	bl	801be10 <dhcp_create_msg>
  if (p_out != NULL) {
 801d1b6:	4683      	mov	fp, r0
 801d1b8:	2800      	cmp	r0, #0
 801d1ba:	d057      	beq.n	801d26c <dhcp_coarse_tmr+0x13c>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801d1bc:	6847      	ldr	r7, [r0, #4]
 801d1be:	2302      	movs	r3, #2
 801d1c0:	2239      	movs	r2, #57	; 0x39
 801d1c2:	f8bd 000e 	ldrh.w	r0, [sp, #14]
 801d1c6:	37f0      	adds	r7, #240	; 0xf0
 801d1c8:	f8df a0fc 	ldr.w	sl, [pc, #252]	; 801d2c8 <dhcp_coarse_tmr+0x198>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801d1cc:	f04f 0901 	mov.w	r9, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801d1d0:	4639      	mov	r1, r7
 801d1d2:	f7fe fddb 	bl	801bd8c <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801d1d6:	4639      	mov	r1, r7
 801d1d8:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801d1da:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801d1de:	f7fe fdb9 	bl	801bd54 <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801d1e2:	4639      	mov	r1, r7
 801d1e4:	2304      	movs	r3, #4
 801d1e6:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801d1e8:	f8ad 000e 	strh.w	r0, [sp, #14]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801d1ec:	f7fe fdce 	bl	801bd8c <dhcp_option>
 801d1f0:	4606      	mov	r6, r0
 801d1f2:	f100 0804 	add.w	r8, r0, #4
 801d1f6:	f8ad 000e 	strh.w	r0, [sp, #14]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801d1fa:	2e43      	cmp	r6, #67	; 0x43
 801d1fc:	fa1f f888 	uxth.w	r8, r8
 801d200:	d80b      	bhi.n	801d21a <dhcp_coarse_tmr+0xea>
  options[options_out_len++] = value;
 801d202:	1c73      	adds	r3, r6, #1
 801d204:	f807 9006 	strb.w	r9, [r7, r6]
 801d208:	b29e      	uxth	r6, r3
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801d20a:	4546      	cmp	r6, r8
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801d20c:	f8ad 600e 	strh.w	r6, [sp, #14]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801d210:	d01c      	beq.n	801d24c <dhcp_coarse_tmr+0x11c>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801d212:	2e43      	cmp	r6, #67	; 0x43
 801d214:	f81a 9b01 	ldrb.w	r9, [sl], #1
 801d218:	d9f3      	bls.n	801d202 <dhcp_coarse_tmr+0xd2>
 801d21a:	4b25      	ldr	r3, [pc, #148]	; (801d2b0 <dhcp_coarse_tmr+0x180>)
 801d21c:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801d220:	4924      	ldr	r1, [pc, #144]	; (801d2b4 <dhcp_coarse_tmr+0x184>)
 801d222:	4825      	ldr	r0, [pc, #148]	; (801d2b8 <dhcp_coarse_tmr+0x188>)
 801d224:	f003 fb78 	bl	8020918 <iprintf>
 801d228:	e7eb      	b.n	801d202 <dhcp_coarse_tmr+0xd2>
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801d22a:	f003 02fb 	and.w	r2, r3, #251	; 0xfb
 801d22e:	2a01      	cmp	r2, #1
 801d230:	d001      	beq.n	801d236 <dhcp_coarse_tmr+0x106>
 801d232:	2b0a      	cmp	r3, #10
 801d234:	d19a      	bne.n	801d16c <dhcp_coarse_tmr+0x3c>
    dhcp_renew(netif);
 801d236:	4628      	mov	r0, r5
 801d238:	f7ff fe28 	bl	801ce8c <dhcp_renew>
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801d23c:	89a3      	ldrh	r3, [r4, #12]
 801d23e:	8a62      	ldrh	r2, [r4, #18]
 801d240:	1a9b      	subs	r3, r3, r2
 801d242:	2b01      	cmp	r3, #1
 801d244:	dd92      	ble.n	801d16c <dhcp_coarse_tmr+0x3c>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 801d246:	105b      	asrs	r3, r3, #1
 801d248:	81e3      	strh	r3, [r4, #14]
 801d24a:	e78f      	b.n	801d16c <dhcp_coarse_tmr+0x3c>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801d24c:	4639      	mov	r1, r7
 801d24e:	4640      	mov	r0, r8
 801d250:	465a      	mov	r2, fp
 801d252:	f7fe fe8b 	bl	801bf6c <dhcp_option_trailer>
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801d256:	4a19      	ldr	r2, [pc, #100]	; (801d2bc <dhcp_coarse_tmr+0x18c>)
 801d258:	9500      	str	r5, [sp, #0]
 801d25a:	2343      	movs	r3, #67	; 0x43
 801d25c:	6810      	ldr	r0, [r2, #0]
 801d25e:	4659      	mov	r1, fp
 801d260:	4a17      	ldr	r2, [pc, #92]	; (801d2c0 <dhcp_coarse_tmr+0x190>)
 801d262:	f7fe fc25 	bl	801bab0 <udp_sendto_if>
    pbuf_free(p_out);
 801d266:	4658      	mov	r0, fp
 801d268:	f7f9 f9fe 	bl	8016668 <pbuf_free>
  if (dhcp->tries < 255) {
 801d26c:	79a3      	ldrb	r3, [r4, #6]
 801d26e:	2bff      	cmp	r3, #255	; 0xff
 801d270:	d01a      	beq.n	801d2a8 <dhcp_coarse_tmr+0x178>
    dhcp->tries++;
 801d272:	3301      	adds	r3, #1
 801d274:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801d276:	2b09      	cmp	r3, #9
    dhcp->tries++;
 801d278:	71a3      	strb	r3, [r4, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801d27a:	d815      	bhi.n	801d2a8 <dhcp_coarse_tmr+0x178>
 801d27c:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
 801d280:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 801d284:	4a0f      	ldr	r2, [pc, #60]	; (801d2c4 <dhcp_coarse_tmr+0x194>)
 801d286:	00db      	lsls	r3, r3, #3
 801d288:	b29b      	uxth	r3, r3
 801d28a:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801d28e:	fba2 2303 	umull	r2, r3, r2, r3
 801d292:	095b      	lsrs	r3, r3, #5
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801d294:	8aa2      	ldrh	r2, [r4, #20]
 801d296:	8a61      	ldrh	r1, [r4, #18]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801d298:	8123      	strh	r3, [r4, #8]
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801d29a:	1a53      	subs	r3, r2, r1
 801d29c:	2b01      	cmp	r3, #1
 801d29e:	f77f af65 	ble.w	801d16c <dhcp_coarse_tmr+0x3c>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 801d2a2:	105b      	asrs	r3, r3, #1
 801d2a4:	8223      	strh	r3, [r4, #16]
 801d2a6:	e761      	b.n	801d16c <dhcp_coarse_tmr+0x3c>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801d2a8:	2314      	movs	r3, #20
 801d2aa:	e7f3      	b.n	801d294 <dhcp_coarse_tmr+0x164>
 801d2ac:	20036110 	.word	0x20036110
 801d2b0:	0803efd4 	.word	0x0803efd4
 801d2b4:	0803f048 	.word	0x0803f048
 801d2b8:	08026800 	.word	0x08026800
 801d2bc:	200223e8 	.word	0x200223e8
 801d2c0:	0803f4f4 	.word	0x0803f4f4
 801d2c4:	10624dd3 	.word	0x10624dd3
 801d2c8:	0803ef15 	.word	0x0803ef15

0801d2cc <dhcp_fine_tmr>:
{
 801d2cc:	b538      	push	{r3, r4, r5, lr}
  NETIF_FOREACH(netif) {
 801d2ce:	4b21      	ldr	r3, [pc, #132]	; (801d354 <dhcp_fine_tmr+0x88>)
 801d2d0:	681c      	ldr	r4, [r3, #0]
 801d2d2:	b1fc      	cbz	r4, 801d314 <dhcp_fine_tmr+0x48>
        dhcp->request_timeout--;
 801d2d4:	2500      	movs	r5, #0
 801d2d6:	e003      	b.n	801d2e0 <dhcp_fine_tmr+0x14>
        dhcp->request_timeout--;
 801d2d8:	3a01      	subs	r2, #1
 801d2da:	811a      	strh	r2, [r3, #8]
  NETIF_FOREACH(netif) {
 801d2dc:	6824      	ldr	r4, [r4, #0]
 801d2de:	b1cc      	cbz	r4, 801d314 <dhcp_fine_tmr+0x48>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801d2e0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (dhcp != NULL) {
 801d2e2:	2b00      	cmp	r3, #0
 801d2e4:	d0fa      	beq.n	801d2dc <dhcp_fine_tmr+0x10>
      if (dhcp->request_timeout > 1) {
 801d2e6:	891a      	ldrh	r2, [r3, #8]
 801d2e8:	2a01      	cmp	r2, #1
 801d2ea:	d8f5      	bhi.n	801d2d8 <dhcp_fine_tmr+0xc>
      } else if (dhcp->request_timeout == 1) {
 801d2ec:	d1f6      	bne.n	801d2dc <dhcp_fine_tmr+0x10>
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 801d2ee:	795a      	ldrb	r2, [r3, #5]
        dhcp->request_timeout--;
 801d2f0:	811d      	strh	r5, [r3, #8]
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 801d2f2:	2a0c      	cmp	r2, #12
 801d2f4:	d016      	beq.n	801d324 <dhcp_fine_tmr+0x58>
 801d2f6:	2a06      	cmp	r2, #6
 801d2f8:	d014      	beq.n	801d324 <dhcp_fine_tmr+0x58>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 801d2fa:	2a01      	cmp	r2, #1
 801d2fc:	d00b      	beq.n	801d316 <dhcp_fine_tmr+0x4a>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 801d2fe:	2a08      	cmp	r2, #8
 801d300:	d01a      	beq.n	801d338 <dhcp_fine_tmr+0x6c>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 801d302:	2a03      	cmp	r2, #3
 801d304:	d1ea      	bne.n	801d2dc <dhcp_fine_tmr+0x10>
    if (dhcp->tries < REBOOT_TRIES) {
 801d306:	799b      	ldrb	r3, [r3, #6]
      dhcp_reboot(netif);
 801d308:	4620      	mov	r0, r4
    if (dhcp->tries < REBOOT_TRIES) {
 801d30a:	2b01      	cmp	r3, #1
 801d30c:	d91e      	bls.n	801d34c <dhcp_fine_tmr+0x80>
      dhcp_discover(netif);
 801d30e:	f7fe ffbb 	bl	801c288 <dhcp_discover>
 801d312:	e7e3      	b.n	801d2dc <dhcp_fine_tmr+0x10>
}
 801d314:	bd38      	pop	{r3, r4, r5, pc}
    if (dhcp->tries <= 5) {
 801d316:	799b      	ldrb	r3, [r3, #6]
      dhcp_select(netif);
 801d318:	4620      	mov	r0, r4
    if (dhcp->tries <= 5) {
 801d31a:	2b05      	cmp	r3, #5
 801d31c:	d806      	bhi.n	801d32c <dhcp_fine_tmr+0x60>
      dhcp_select(netif);
 801d31e:	f7fe fee3 	bl	801c0e8 <dhcp_select>
 801d322:	e7db      	b.n	801d2dc <dhcp_fine_tmr+0x10>
    dhcp_discover(netif);
 801d324:	4620      	mov	r0, r4
 801d326:	f7fe ffaf 	bl	801c288 <dhcp_discover>
 801d32a:	e7d7      	b.n	801d2dc <dhcp_fine_tmr+0x10>
      dhcp_release_and_stop(netif);
 801d32c:	f7ff fe3c 	bl	801cfa8 <dhcp_release_and_stop>
      dhcp_start(netif);
 801d330:	4620      	mov	r0, r4
 801d332:	f7ff fea1 	bl	801d078 <dhcp_start>
 801d336:	e7d1      	b.n	801d2dc <dhcp_fine_tmr+0x10>
    if (dhcp->tries <= 1) {
 801d338:	799b      	ldrb	r3, [r3, #6]
      dhcp_check(netif);
 801d33a:	4620      	mov	r0, r4
    if (dhcp->tries <= 1) {
 801d33c:	2b01      	cmp	r3, #1
 801d33e:	d902      	bls.n	801d346 <dhcp_fine_tmr+0x7a>
      dhcp_bind(netif);
 801d340:	f7ff f848 	bl	801c3d4 <dhcp_bind>
 801d344:	e7ca      	b.n	801d2dc <dhcp_fine_tmr+0x10>
      dhcp_check(netif);
 801d346:	f7ff f82d 	bl	801c3a4 <dhcp_check>
 801d34a:	e7c7      	b.n	801d2dc <dhcp_fine_tmr+0x10>
      dhcp_reboot(netif);
 801d34c:	f7fe fe2a 	bl	801bfa4 <dhcp_reboot>
 801d350:	e7c4      	b.n	801d2dc <dhcp_fine_tmr+0x10>
 801d352:	bf00      	nop
 801d354:	20036110 	.word	0x20036110

0801d358 <free_etharp_q>:
 */
static void
free_etharp_q(struct etharp_q_entry *q)
{
  struct etharp_q_entry *r;
  LWIP_ASSERT("q != NULL", q != NULL);
 801d358:	b1e8      	cbz	r0, 801d396 <free_etharp_q+0x3e>
{
 801d35a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d35e:	4604      	mov	r4, r0
  while (q) {
    r = q;
    q = q->next;
    LWIP_ASSERT("r->p != NULL", (r->p != NULL));
 801d360:	f8df 8048 	ldr.w	r8, [pc, #72]	; 801d3ac <free_etharp_q+0x54>
 801d364:	4f0f      	ldr	r7, [pc, #60]	; (801d3a4 <free_etharp_q+0x4c>)
 801d366:	4e10      	ldr	r6, [pc, #64]	; (801d3a8 <free_etharp_q+0x50>)
 801d368:	e007      	b.n	801d37a <free_etharp_q+0x22>
    pbuf_free(r->p);
 801d36a:	f7f9 f97d 	bl	8016668 <pbuf_free>
    memp_free(MEMP_ARP_QUEUE, r);
 801d36e:	4621      	mov	r1, r4
 801d370:	200b      	movs	r0, #11
 801d372:	462c      	mov	r4, r5
 801d374:	f7f8 fe9e 	bl	80160b4 <memp_free>
  while (q) {
 801d378:	b15d      	cbz	r5, 801d392 <free_etharp_q+0x3a>
    q = q->next;
 801d37a:	e9d4 5000 	ldrd	r5, r0, [r4]
    LWIP_ASSERT("r->p != NULL", (r->p != NULL));
 801d37e:	2800      	cmp	r0, #0
 801d380:	d1f3      	bne.n	801d36a <free_etharp_q+0x12>
 801d382:	4643      	mov	r3, r8
 801d384:	229a      	movs	r2, #154	; 0x9a
 801d386:	4639      	mov	r1, r7
 801d388:	4630      	mov	r0, r6
 801d38a:	f003 fac5 	bl	8020918 <iprintf>
 801d38e:	6860      	ldr	r0, [r4, #4]
 801d390:	e7eb      	b.n	801d36a <free_etharp_q+0x12>
  }
}
 801d392:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("q != NULL", q != NULL);
 801d396:	4b05      	ldr	r3, [pc, #20]	; (801d3ac <free_etharp_q+0x54>)
 801d398:	2296      	movs	r2, #150	; 0x96
 801d39a:	4905      	ldr	r1, [pc, #20]	; (801d3b0 <free_etharp_q+0x58>)
 801d39c:	4802      	ldr	r0, [pc, #8]	; (801d3a8 <free_etharp_q+0x50>)
 801d39e:	f003 babb 	b.w	8020918 <iprintf>
 801d3a2:	bf00      	nop
 801d3a4:	0803f358 	.word	0x0803f358
 801d3a8:	08026800 	.word	0x08026800
 801d3ac:	0803f314 	.word	0x0803f314
 801d3b0:	0803f34c 	.word	0x0803f34c

0801d3b4 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801d3b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d3b8:	2300      	movs	r3, #0
 801d3ba:	b085      	sub	sp, #20
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
  s16_t empty = ARP_TABLE_SIZE;
  s16_t i = 0;
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801d3bc:	f04f 0c20 	mov.w	ip, #32
 801d3c0:	f8df 814c 	ldr.w	r8, [pc, #332]	; 801d510 <etharp_find_entry+0x15c>
{
 801d3c4:	9103      	str	r1, [sp, #12]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801d3c6:	469e      	mov	lr, r3
 801d3c8:	4641      	mov	r1, r8
 801d3ca:	9302      	str	r3, [sp, #8]
 801d3cc:	469b      	mov	fp, r3
  s16_t empty = ARP_TABLE_SIZE;
 801d3ce:	4664      	mov	r4, ip
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801d3d0:	46e1      	mov	r9, ip
 801d3d2:	46e2      	mov	sl, ip
 801d3d4:	9201      	str	r2, [sp, #4]
 801d3d6:	e005      	b.n	801d3e4 <etharp_find_entry+0x30>
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
    u8_t state = arp_table[i].state;
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801d3d8:	b946      	cbnz	r6, 801d3ec <etharp_find_entry+0x38>
 801d3da:	462c      	mov	r4, r5
 801d3dc:	3301      	adds	r3, #1
 801d3de:	3118      	adds	r1, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d3e0:	2b20      	cmp	r3, #32
 801d3e2:	d015      	beq.n	801d410 <etharp_find_entry+0x5c>
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801d3e4:	2c20      	cmp	r4, #32
 801d3e6:	b21d      	sxth	r5, r3
    u8_t state = arp_table[i].state;
 801d3e8:	7d0e      	ldrb	r6, [r1, #20]
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801d3ea:	d0f5      	beq.n	801d3d8 <etharp_find_entry+0x24>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
    } else if (state != ETHARP_STATE_EMPTY) {
 801d3ec:	2e00      	cmp	r6, #0
 801d3ee:	d0f5      	beq.n	801d3dc <etharp_find_entry+0x28>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801d3f0:	b118      	cbz	r0, 801d3fa <etharp_find_entry+0x46>
 801d3f2:	6802      	ldr	r2, [r0, #0]
 801d3f4:	684f      	ldr	r7, [r1, #4]
 801d3f6:	42ba      	cmp	r2, r7
 801d3f8:	d03a      	beq.n	801d470 <etharp_find_entry+0xbc>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801d3fa:	2e01      	cmp	r6, #1
 801d3fc:	8a4f      	ldrh	r7, [r1, #18]
 801d3fe:	d030      	beq.n	801d462 <etharp_find_entry+0xae>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801d400:	4577      	cmp	r7, lr
 801d402:	d3eb      	bcc.n	801d3dc <etharp_find_entry+0x28>
 801d404:	3301      	adds	r3, #1
 801d406:	46be      	mov	lr, r7
 801d408:	46a9      	mov	r9, r5
 801d40a:	3118      	adds	r1, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d40c:	2b20      	cmp	r3, #32
 801d40e:	d1e9      	bne.n	801d3e4 <etharp_find_entry+0x30>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801d410:	9b03      	ldr	r3, [sp, #12]
 801d412:	9a01      	ldr	r2, [sp, #4]
 801d414:	2b01      	cmp	r3, #1
 801d416:	d170      	bne.n	801d4fa <etharp_find_entry+0x146>
 801d418:	2c20      	cmp	r4, #32
 801d41a:	4616      	mov	r6, r2
 801d41c:	4607      	mov	r7, r0
 801d41e:	d037      	beq.n	801d490 <etharp_find_entry+0xdc>
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
    etharp_free_entry(i);
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801d420:	0065      	lsls	r5, r4, #1
 801d422:	46a1      	mov	r9, r4
 801d424:	192b      	adds	r3, r5, r4
 801d426:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801d42a:	7d1b      	ldrb	r3, [r3, #20]
 801d42c:	b133      	cbz	r3, 801d43c <etharp_find_entry+0x88>
 801d42e:	4b34      	ldr	r3, [pc, #208]	; (801d500 <etharp_find_entry+0x14c>)
 801d430:	f240 1285 	movw	r2, #389	; 0x185
 801d434:	4933      	ldr	r1, [pc, #204]	; (801d504 <etharp_find_entry+0x150>)
 801d436:	4834      	ldr	r0, [pc, #208]	; (801d508 <etharp_find_entry+0x154>)
 801d438:	f003 fa6e 	bl	8020918 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801d43c:	b12f      	cbz	r7, 801d44a <etharp_find_entry+0x96>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801d43e:	eb05 0309 	add.w	r3, r5, r9
 801d442:	683a      	ldr	r2, [r7, #0]
 801d444:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801d448:	605a      	str	r2, [r3, #4]
  }
  arp_table[i].ctime = 0;
 801d44a:	444d      	add	r5, r9
 801d44c:	2300      	movs	r3, #0
 801d44e:	eb08 08c5 	add.w	r8, r8, r5, lsl #3
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801d452:	f8c8 6008 	str.w	r6, [r8, #8]
  arp_table[i].ctime = 0;
 801d456:	f8a8 3012 	strh.w	r3, [r8, #18]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
}
 801d45a:	4620      	mov	r0, r4
 801d45c:	b005      	add	sp, #20
 801d45e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (arp_table[i].q != NULL) {
 801d462:	680e      	ldr	r6, [r1, #0]
 801d464:	b176      	cbz	r6, 801d484 <etharp_find_entry+0xd0>
          if (arp_table[i].ctime >= age_queue) {
 801d466:	455f      	cmp	r7, fp
 801d468:	d3b8      	bcc.n	801d3dc <etharp_find_entry+0x28>
 801d46a:	46bb      	mov	fp, r7
 801d46c:	46ac      	mov	ip, r5
 801d46e:	e7b5      	b.n	801d3dc <etharp_find_entry+0x28>
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801d470:	9a01      	ldr	r2, [sp, #4]
 801d472:	b112      	cbz	r2, 801d47a <etharp_find_entry+0xc6>
 801d474:	688f      	ldr	r7, [r1, #8]
 801d476:	4297      	cmp	r7, r2
 801d478:	d1bf      	bne.n	801d3fa <etharp_find_entry+0x46>
 801d47a:	462c      	mov	r4, r5
}
 801d47c:	4620      	mov	r0, r4
 801d47e:	b005      	add	sp, #20
 801d480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if (arp_table[i].ctime >= age_pending) {
 801d484:	9e02      	ldr	r6, [sp, #8]
 801d486:	42b7      	cmp	r7, r6
 801d488:	d3a8      	bcc.n	801d3dc <etharp_find_entry+0x28>
 801d48a:	9702      	str	r7, [sp, #8]
 801d48c:	46aa      	mov	sl, r5
 801d48e:	e7a5      	b.n	801d3dc <etharp_find_entry+0x28>
    if (old_stable < ARP_TABLE_SIZE) {
 801d490:	f1b9 0f20 	cmp.w	r9, #32
 801d494:	d023      	beq.n	801d4de <etharp_find_entry+0x12a>
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801d496:	ea4f 0549 	mov.w	r5, r9, lsl #1
 801d49a:	eb05 0309 	add.w	r3, r5, r9
 801d49e:	f858 3033 	ldr.w	r3, [r8, r3, lsl #3]
 801d4a2:	b343      	cbz	r3, 801d4f6 <etharp_find_entry+0x142>
 801d4a4:	4b16      	ldr	r3, [pc, #88]	; (801d500 <etharp_find_entry+0x14c>)
 801d4a6:	f240 126d 	movw	r2, #365	; 0x16d
 801d4aa:	4918      	ldr	r1, [pc, #96]	; (801d50c <etharp_find_entry+0x158>)
 801d4ac:	464c      	mov	r4, r9
 801d4ae:	4816      	ldr	r0, [pc, #88]	; (801d508 <etharp_find_entry+0x154>)
 801d4b0:	f003 fa32 	bl	8020918 <iprintf>
  if (arp_table[i].q != NULL) {
 801d4b4:	ea4f 0549 	mov.w	r5, r9, lsl #1
 801d4b8:	eb05 0a09 	add.w	sl, r5, r9
 801d4bc:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 801d4c0:	f858 000a 	ldr.w	r0, [r8, sl]
 801d4c4:	b120      	cbz	r0, 801d4d0 <etharp_find_entry+0x11c>
    free_etharp_q(arp_table[i].q);
 801d4c6:	f7ff ff47 	bl	801d358 <free_etharp_q>
    arp_table[i].q = NULL;
 801d4ca:	2300      	movs	r3, #0
 801d4cc:	f848 300a 	str.w	r3, [r8, sl]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801d4d0:	eb05 0309 	add.w	r3, r5, r9
 801d4d4:	2200      	movs	r2, #0
 801d4d6:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801d4da:	751a      	strb	r2, [r3, #20]
 801d4dc:	e7ae      	b.n	801d43c <etharp_find_entry+0x88>
    } else if (old_pending < ARP_TABLE_SIZE) {
 801d4de:	f1ba 0f20 	cmp.w	sl, #32
 801d4e2:	d105      	bne.n	801d4f0 <etharp_find_entry+0x13c>
    } else if (old_queue < ARP_TABLE_SIZE) {
 801d4e4:	f1bc 0f20 	cmp.w	ip, #32
 801d4e8:	d007      	beq.n	801d4fa <etharp_find_entry+0x146>
 801d4ea:	4664      	mov	r4, ip
 801d4ec:	46e1      	mov	r9, ip
 801d4ee:	e7e1      	b.n	801d4b4 <etharp_find_entry+0x100>
 801d4f0:	4654      	mov	r4, sl
    } else if (old_pending < ARP_TABLE_SIZE) {
 801d4f2:	46d1      	mov	r9, sl
 801d4f4:	e7de      	b.n	801d4b4 <etharp_find_entry+0x100>
 801d4f6:	464c      	mov	r4, r9
 801d4f8:	e7ea      	b.n	801d4d0 <etharp_find_entry+0x11c>
    return (s16_t)ERR_MEM;
 801d4fa:	f04f 34ff 	mov.w	r4, #4294967295
 801d4fe:	e7ac      	b.n	801d45a <etharp_find_entry+0xa6>
 801d500:	0803f314 	.word	0x0803f314
 801d504:	0803f1d0 	.word	0x0803f1d0
 801d508:	08026800 	.word	0x08026800
 801d50c:	0803f1b8 	.word	0x0803f1b8
 801d510:	200223f4 	.word	0x200223f4

0801d514 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801d514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d518:	b083      	sub	sp, #12
 801d51a:	4689      	mov	r9, r1
 801d51c:	4692      	mov	sl, r2
 801d51e:	4698      	mov	r8, r3
  struct pbuf *p;
  err_t result = ERR_OK;
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801d520:	4606      	mov	r6, r0
{
 801d522:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801d524:	f8bd b03c 	ldrh.w	fp, [sp, #60]	; 0x3c
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801d528:	2800      	cmp	r0, #0
 801d52a:	d05a      	beq.n	801d5e2 <etharp_raw+0xce>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801d52c:	f44f 7220 	mov.w	r2, #640	; 0x280
 801d530:	211c      	movs	r1, #28
 801d532:	200e      	movs	r0, #14
 801d534:	f7f9 f906 	bl	8016744 <pbuf_alloc>
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801d538:	4605      	mov	r5, r0
 801d53a:	2800      	cmp	r0, #0
 801d53c:	d059      	beq.n	801d5f2 <etharp_raw+0xde>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801d53e:	8943      	ldrh	r3, [r0, #10]
 801d540:	2b1b      	cmp	r3, #27
 801d542:	d946      	bls.n	801d5d2 <etharp_raw+0xbe>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801d544:	686c      	ldr	r4, [r5, #4]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801d546:	4658      	mov	r0, fp
 801d548:	f7f7 fa20 	bl	801498c <lwip_htons>
 801d54c:	80e0      	strh	r0, [r4, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801d54e:	f896 3034 	ldrb.w	r3, [r6, #52]	; 0x34
 801d552:	2b06      	cmp	r3, #6
 801d554:	d006      	beq.n	801d564 <etharp_raw+0x50>
 801d556:	4b2a      	ldr	r3, [pc, #168]	; (801d600 <etharp_raw+0xec>)
 801d558:	f240 426a 	movw	r2, #1130	; 0x46a
 801d55c:	4929      	ldr	r1, [pc, #164]	; (801d604 <etharp_raw+0xf0>)
 801d55e:	482a      	ldr	r0, [pc, #168]	; (801d608 <etharp_raw+0xf4>)
 801d560:	f003 f9da 	bl	8020918 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801d564:	f8d8 1000 	ldr.w	r1, [r8]
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801d568:	f04f 0e08 	mov.w	lr, #8
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
  hdr->protolen = sizeof(ip4_addr_t);
 801d56c:	f04f 0c04 	mov.w	ip, #4
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801d570:	4630      	mov	r0, r6
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801d572:	60a1      	str	r1, [r4, #8]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801d574:	2600      	movs	r6, #0
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801d576:	f8b8 1004 	ldrh.w	r1, [r8, #4]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801d57a:	f04f 0801 	mov.w	r8, #1
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801d57e:	4653      	mov	r3, sl
 801d580:	464a      	mov	r2, r9
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801d582:	81a1      	strh	r1, [r4, #12]
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801d584:	6839      	ldr	r1, [r7, #0]
 801d586:	f8c4 1012 	str.w	r1, [r4, #18]
  hdr->hwlen = ETH_HWADDR_LEN;
 801d58a:	2106      	movs	r1, #6
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801d58c:	88bf      	ldrh	r7, [r7, #4]
 801d58e:	82e7      	strh	r7, [r4, #22]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801d590:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 801d592:	683f      	ldr	r7, [r7, #0]
 801d594:	f8c4 700e 	str.w	r7, [r4, #14]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801d598:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 801d59a:	683f      	ldr	r7, [r7, #0]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801d59c:	f884 e002 	strb.w	lr, [r4, #2]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801d5a0:	61a7      	str	r7, [r4, #24]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801d5a2:	f640 0706 	movw	r7, #2054	; 0x806
  hdr->hwlen = ETH_HWADDR_LEN;
 801d5a6:	7121      	strb	r1, [r4, #4]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801d5a8:	4629      	mov	r1, r5
  hdr->protolen = sizeof(ip4_addr_t);
 801d5aa:	f884 c005 	strb.w	ip, [r4, #5]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801d5ae:	7026      	strb	r6, [r4, #0]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801d5b0:	70e6      	strb	r6, [r4, #3]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801d5b2:	f884 8001 	strb.w	r8, [r4, #1]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801d5b6:	9700      	str	r7, [sp, #0]
 801d5b8:	f001 fd2c 	bl	801f014 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
 801d5bc:	4a13      	ldr	r2, [pc, #76]	; (801d60c <etharp_raw+0xf8>)
  /* free ARP query packet */
  pbuf_free(p);
 801d5be:	4628      	mov	r0, r5
  ETHARP_STATS_INC(etharp.xmit);
 801d5c0:	8b13      	ldrh	r3, [r2, #24]
 801d5c2:	4443      	add	r3, r8
 801d5c4:	8313      	strh	r3, [r2, #24]
  pbuf_free(p);
 801d5c6:	f7f9 f84f 	bl	8016668 <pbuf_free>
  p = NULL;
  /* could not allocate pbuf for ARP request */

  return result;
 801d5ca:	4630      	mov	r0, r6
}
 801d5cc:	b003      	add	sp, #12
 801d5ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801d5d2:	4b0b      	ldr	r3, [pc, #44]	; (801d600 <etharp_raw+0xec>)
 801d5d4:	f240 4263 	movw	r2, #1123	; 0x463
 801d5d8:	490d      	ldr	r1, [pc, #52]	; (801d610 <etharp_raw+0xfc>)
 801d5da:	480b      	ldr	r0, [pc, #44]	; (801d608 <etharp_raw+0xf4>)
 801d5dc:	f003 f99c 	bl	8020918 <iprintf>
 801d5e0:	e7b0      	b.n	801d544 <etharp_raw+0x30>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801d5e2:	4b07      	ldr	r3, [pc, #28]	; (801d600 <etharp_raw+0xec>)
 801d5e4:	f240 4257 	movw	r2, #1111	; 0x457
 801d5e8:	490a      	ldr	r1, [pc, #40]	; (801d614 <etharp_raw+0x100>)
 801d5ea:	4807      	ldr	r0, [pc, #28]	; (801d608 <etharp_raw+0xf4>)
 801d5ec:	f003 f994 	bl	8020918 <iprintf>
 801d5f0:	e79c      	b.n	801d52c <etharp_raw+0x18>
    ETHARP_STATS_INC(etharp.memerr);
 801d5f2:	4a06      	ldr	r2, [pc, #24]	; (801d60c <etharp_raw+0xf8>)
    return ERR_MEM;
 801d5f4:	f04f 30ff 	mov.w	r0, #4294967295
    ETHARP_STATS_INC(etharp.memerr);
 801d5f8:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 801d5fa:	3301      	adds	r3, #1
 801d5fc:	8493      	strh	r3, [r2, #36]	; 0x24
    return ERR_MEM;
 801d5fe:	e7e5      	b.n	801d5cc <etharp_raw+0xb8>
 801d600:	0803f314 	.word	0x0803f314
 801d604:	0803f2d0 	.word	0x0803f2d0
 801d608:	08026800 	.word	0x08026800
 801d60c:	2003611c 	.word	0x2003611c
 801d610:	0803f29c 	.word	0x0803f29c
 801d614:	080267f0 	.word	0x080267f0

0801d618 <etharp_output_to_arp_index>:
{
 801d618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801d61c:	0055      	lsls	r5, r2, #1
 801d61e:	4e2f      	ldr	r6, [pc, #188]	; (801d6dc <etharp_output_to_arp_index+0xc4>)
{
 801d620:	b084      	sub	sp, #16
 801d622:	4614      	mov	r4, r2
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801d624:	eb05 0802 	add.w	r8, r5, r2
{
 801d628:	4607      	mov	r7, r0
 801d62a:	4689      	mov	r9, r1
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801d62c:	eb06 08c8 	add.w	r8, r6, r8, lsl #3
 801d630:	f898 3014 	ldrb.w	r3, [r8, #20]
 801d634:	2b01      	cmp	r3, #1
 801d636:	d934      	bls.n	801d6a2 <etharp_output_to_arp_index+0x8a>
 801d638:	eb04 0144 	add.w	r1, r4, r4, lsl #1
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801d63c:	2b02      	cmp	r3, #2
 801d63e:	f107 082e 	add.w	r8, r7, #46	; 0x2e
 801d642:	ea4f 01c1 	mov.w	r1, r1, lsl #3
 801d646:	f101 0a0c 	add.w	sl, r1, #12
 801d64a:	44b2      	add	sl, r6
 801d64c:	d00b      	beq.n	801d666 <etharp_output_to_arp_index+0x4e>
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801d64e:	f44f 6400 	mov.w	r4, #2048	; 0x800
 801d652:	4653      	mov	r3, sl
 801d654:	4642      	mov	r2, r8
 801d656:	4649      	mov	r1, r9
 801d658:	4638      	mov	r0, r7
 801d65a:	9400      	str	r4, [sp, #0]
 801d65c:	f001 fcda 	bl	801f014 <ethernet_output>
}
 801d660:	b004      	add	sp, #16
 801d662:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801d666:	442c      	add	r4, r5
 801d668:	eb06 04c4 	add.w	r4, r6, r4, lsl #3
 801d66c:	8a63      	ldrh	r3, [r4, #18]
 801d66e:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801d672:	d820      	bhi.n	801d6b6 <etharp_output_to_arp_index+0x9e>
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801d674:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801d678:	d3e9      	bcc.n	801d64e <etharp_output_to_arp_index+0x36>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801d67a:	3104      	adds	r1, #4
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d67c:	2201      	movs	r2, #1
 801d67e:	4b18      	ldr	r3, [pc, #96]	; (801d6e0 <etharp_output_to_arp_index+0xc8>)
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801d680:	1d38      	adds	r0, r7, #4
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801d682:	4431      	add	r1, r6
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d684:	9203      	str	r2, [sp, #12]
 801d686:	9301      	str	r3, [sp, #4]
 801d688:	4652      	mov	r2, sl
 801d68a:	9102      	str	r1, [sp, #8]
 801d68c:	4643      	mov	r3, r8
 801d68e:	9000      	str	r0, [sp, #0]
 801d690:	4641      	mov	r1, r8
 801d692:	4638      	mov	r0, r7
 801d694:	f7ff ff3e 	bl	801d514 <etharp_raw>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801d698:	2800      	cmp	r0, #0
 801d69a:	d1d8      	bne.n	801d64e <etharp_output_to_arp_index+0x36>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801d69c:	2303      	movs	r3, #3
 801d69e:	7523      	strb	r3, [r4, #20]
 801d6a0:	e7d5      	b.n	801d64e <etharp_output_to_arp_index+0x36>
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801d6a2:	4b10      	ldr	r3, [pc, #64]	; (801d6e4 <etharp_output_to_arp_index+0xcc>)
 801d6a4:	f240 22ef 	movw	r2, #751	; 0x2ef
 801d6a8:	490f      	ldr	r1, [pc, #60]	; (801d6e8 <etharp_output_to_arp_index+0xd0>)
 801d6aa:	4810      	ldr	r0, [pc, #64]	; (801d6ec <etharp_output_to_arp_index+0xd4>)
 801d6ac:	f003 f934 	bl	8020918 <iprintf>
 801d6b0:	f898 3014 	ldrb.w	r3, [r8, #20]
 801d6b4:	e7c0      	b.n	801d638 <etharp_output_to_arp_index+0x20>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801d6b6:	3104      	adds	r1, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d6b8:	2001      	movs	r0, #1
 801d6ba:	4b09      	ldr	r3, [pc, #36]	; (801d6e0 <etharp_output_to_arp_index+0xc8>)
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801d6bc:	1d3a      	adds	r2, r7, #4
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801d6be:	440e      	add	r6, r1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d6c0:	9003      	str	r0, [sp, #12]
 801d6c2:	9301      	str	r3, [sp, #4]
 801d6c4:	4641      	mov	r1, r8
 801d6c6:	9200      	str	r2, [sp, #0]
 801d6c8:	4643      	mov	r3, r8
 801d6ca:	9602      	str	r6, [sp, #8]
 801d6cc:	4638      	mov	r0, r7
 801d6ce:	4a08      	ldr	r2, [pc, #32]	; (801d6f0 <etharp_output_to_arp_index+0xd8>)
 801d6d0:	f7ff ff20 	bl	801d514 <etharp_raw>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801d6d4:	2800      	cmp	r0, #0
 801d6d6:	d1ba      	bne.n	801d64e <etharp_output_to_arp_index+0x36>
 801d6d8:	e7e0      	b.n	801d69c <etharp_output_to_arp_index+0x84>
 801d6da:	bf00      	nop
 801d6dc:	200223f4 	.word	0x200223f4
 801d6e0:	0803f710 	.word	0x0803f710
 801d6e4:	0803f314 	.word	0x0803f314
 801d6e8:	0803f240 	.word	0x0803f240
 801d6ec:	08026800 	.word	0x08026800
 801d6f0:	0803f69c 	.word	0x0803f69c

0801d6f4 <etharp_tmr>:
{
 801d6f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d6f8:	4c1f      	ldr	r4, [pc, #124]	; (801d778 <etharp_tmr+0x84>)
 801d6fa:	b084      	sub	sp, #16
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801d6fc:	2600      	movs	r6, #0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d6fe:	f8df 8080 	ldr.w	r8, [pc, #128]	; 801d780 <etharp_tmr+0x8c>
 801d702:	f504 7540 	add.w	r5, r4, #768	; 0x300
 801d706:	4f1d      	ldr	r7, [pc, #116]	; (801d77c <etharp_tmr+0x88>)
 801d708:	e00a      	b.n	801d720 <etharp_tmr+0x2c>
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801d70a:	2901      	cmp	r1, #1
 801d70c:	d020      	beq.n	801d750 <etharp_tmr+0x5c>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801d70e:	2903      	cmp	r1, #3
 801d710:	d02f      	beq.n	801d772 <etharp_tmr+0x7e>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801d712:	2904      	cmp	r1, #4
 801d714:	d101      	bne.n	801d71a <etharp_tmr+0x26>
        arp_table[i].state = ETHARP_STATE_STABLE;
 801d716:	2302      	movs	r3, #2
 801d718:	7423      	strb	r3, [r4, #16]
 801d71a:	3418      	adds	r4, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d71c:	42ac      	cmp	r4, r5
 801d71e:	d014      	beq.n	801d74a <etharp_tmr+0x56>
    u8_t state = arp_table[i].state;
 801d720:	7c21      	ldrb	r1, [r4, #16]
    if (state != ETHARP_STATE_EMPTY
 801d722:	2900      	cmp	r1, #0
 801d724:	d0f9      	beq.n	801d71a <etharp_tmr+0x26>
      arp_table[i].ctime++;
 801d726:	89e3      	ldrh	r3, [r4, #14]
 801d728:	3301      	adds	r3, #1
 801d72a:	b29b      	uxth	r3, r3
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801d72c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
      arp_table[i].ctime++;
 801d730:	81e3      	strh	r3, [r4, #14]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801d732:	d3ea      	bcc.n	801d70a <etharp_tmr+0x16>
  if (arp_table[i].q != NULL) {
 801d734:	f854 0c04 	ldr.w	r0, [r4, #-4]
 801d738:	b118      	cbz	r0, 801d742 <etharp_tmr+0x4e>
    free_etharp_q(arp_table[i].q);
 801d73a:	f7ff fe0d 	bl	801d358 <free_etharp_q>
    arp_table[i].q = NULL;
 801d73e:	f844 6c04 	str.w	r6, [r4, #-4]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801d742:	7426      	strb	r6, [r4, #16]
 801d744:	3418      	adds	r4, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d746:	42ac      	cmp	r4, r5
 801d748:	d1ea      	bne.n	801d720 <etharp_tmr+0x2c>
}
 801d74a:	b004      	add	sp, #16
 801d74c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801d750:	2b04      	cmp	r3, #4
 801d752:	d8ef      	bhi.n	801d734 <etharp_tmr+0x40>
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801d754:	6860      	ldr	r0, [r4, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d756:	463a      	mov	r2, r7
 801d758:	9103      	str	r1, [sp, #12]
 801d75a:	f100 032e 	add.w	r3, r0, #46	; 0x2e
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801d75e:	f100 0c04 	add.w	ip, r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d762:	e9cd 8401 	strd	r8, r4, [sp, #4]
 801d766:	4619      	mov	r1, r3
 801d768:	f8cd c000 	str.w	ip, [sp]
 801d76c:	f7ff fed2 	bl	801d514 <etharp_raw>
 801d770:	e7d3      	b.n	801d71a <etharp_tmr+0x26>
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801d772:	2304      	movs	r3, #4
 801d774:	7423      	strb	r3, [r4, #16]
 801d776:	e7d0      	b.n	801d71a <etharp_tmr+0x26>
 801d778:	200223f8 	.word	0x200223f8
 801d77c:	0803f69c 	.word	0x0803f69c
 801d780:	0803f710 	.word	0x0803f710

0801d784 <etharp_cleanup_netif>:
{
 801d784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d786:	4c0d      	ldr	r4, [pc, #52]	; (801d7bc <etharp_cleanup_netif+0x38>)
 801d788:	4606      	mov	r6, r0
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801d78a:	2700      	movs	r7, #0
 801d78c:	f504 7540 	add.w	r5, r4, #768	; 0x300
 801d790:	e002      	b.n	801d798 <etharp_cleanup_netif+0x14>
 801d792:	3418      	adds	r4, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d794:	42ac      	cmp	r4, r5
 801d796:	d00f      	beq.n	801d7b8 <etharp_cleanup_netif+0x34>
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801d798:	7d23      	ldrb	r3, [r4, #20]
 801d79a:	2b00      	cmp	r3, #0
 801d79c:	d0f9      	beq.n	801d792 <etharp_cleanup_netif+0xe>
 801d79e:	68a3      	ldr	r3, [r4, #8]
 801d7a0:	42b3      	cmp	r3, r6
 801d7a2:	d1f6      	bne.n	801d792 <etharp_cleanup_netif+0xe>
  if (arp_table[i].q != NULL) {
 801d7a4:	6823      	ldr	r3, [r4, #0]
    free_etharp_q(arp_table[i].q);
 801d7a6:	4618      	mov	r0, r3
  if (arp_table[i].q != NULL) {
 801d7a8:	b113      	cbz	r3, 801d7b0 <etharp_cleanup_netif+0x2c>
    free_etharp_q(arp_table[i].q);
 801d7aa:	f7ff fdd5 	bl	801d358 <free_etharp_q>
    arp_table[i].q = NULL;
 801d7ae:	6027      	str	r7, [r4, #0]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801d7b0:	7527      	strb	r7, [r4, #20]
 801d7b2:	3418      	adds	r4, #24
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d7b4:	42ac      	cmp	r4, r5
 801d7b6:	d1ef      	bne.n	801d798 <etharp_cleanup_netif+0x14>
}
 801d7b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d7ba:	bf00      	nop
 801d7bc:	200223f4 	.word	0x200223f4

0801d7c0 <etharp_input>:
{
 801d7c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d7c4:	b089      	sub	sp, #36	; 0x24
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801d7c6:	2900      	cmp	r1, #0
 801d7c8:	f000 8097 	beq.w	801d8fa <etharp_input+0x13a>
  hdr = (struct etharp_hdr *)p->payload;
 801d7cc:	6845      	ldr	r5, [r0, #4]
 801d7ce:	4604      	mov	r4, r0
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801d7d0:	882b      	ldrh	r3, [r5, #0]
 801d7d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801d7d6:	d102      	bne.n	801d7de <etharp_input+0x1e>
 801d7d8:	792b      	ldrb	r3, [r5, #4]
 801d7da:	2b06      	cmp	r3, #6
 801d7dc:	d00c      	beq.n	801d7f8 <etharp_input+0x38>
    ETHARP_STATS_INC(etharp.proterr);
 801d7de:	4b5c      	ldr	r3, [pc, #368]	; (801d950 <etharp_input+0x190>)
    pbuf_free(p);
 801d7e0:	4620      	mov	r0, r4
    ETHARP_STATS_INC(etharp.proterr);
 801d7e2:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    ETHARP_STATS_INC(etharp.drop);
 801d7e4:	8bda      	ldrh	r2, [r3, #30]
    ETHARP_STATS_INC(etharp.proterr);
 801d7e6:	3101      	adds	r1, #1
    ETHARP_STATS_INC(etharp.drop);
 801d7e8:	3201      	adds	r2, #1
    ETHARP_STATS_INC(etharp.proterr);
 801d7ea:	8519      	strh	r1, [r3, #40]	; 0x28
    ETHARP_STATS_INC(etharp.drop);
 801d7ec:	83da      	strh	r2, [r3, #30]
    pbuf_free(p);
 801d7ee:	f7f8 ff3b 	bl	8016668 <pbuf_free>
}
 801d7f2:	b009      	add	sp, #36	; 0x24
 801d7f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801d7f8:	796b      	ldrb	r3, [r5, #5]
 801d7fa:	2b04      	cmp	r3, #4
 801d7fc:	d1ef      	bne.n	801d7de <etharp_input+0x1e>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801d7fe:	886b      	ldrh	r3, [r5, #2]
 801d800:	2b08      	cmp	r3, #8
 801d802:	d1ec      	bne.n	801d7de <etharp_input+0x1e>
  ETHARP_STATS_INC(etharp.recv);
 801d804:	f8df a148 	ldr.w	sl, [pc, #328]	; 801d950 <etharp_input+0x190>
 801d808:	460e      	mov	r6, r1
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801d80a:	684a      	ldr	r2, [r1, #4]
 801d80c:	f105 0908 	add.w	r9, r5, #8
  ETHARP_STATS_INC(etharp.recv);
 801d810:	f8ba 301a 	ldrh.w	r3, [sl, #26]
 801d814:	3301      	adds	r3, #1
 801d816:	f8aa 301a 	strh.w	r3, [sl, #26]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801d81a:	f8d5 000e 	ldr.w	r0, [r5, #14]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801d81e:	69ab      	ldr	r3, [r5, #24]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801d820:	9007      	str	r0, [sp, #28]
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801d822:	2a00      	cmp	r2, #0
 801d824:	d073      	beq.n	801d90e <etharp_input+0x14e>
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801d826:	429a      	cmp	r2, r3
 801d828:	f000 808d 	beq.w	801d946 <etharp_input+0x186>
    for_us = 0;
 801d82c:	2300      	movs	r3, #0
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801d82e:	2702      	movs	r7, #2
    for_us = 0;
 801d830:	9305      	str	r3, [sp, #20]
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801d832:	f896 3034 	ldrb.w	r3, [r6, #52]	; 0x34
 801d836:	2b06      	cmp	r3, #6
 801d838:	d007      	beq.n	801d84a <etharp_input+0x8a>
 801d83a:	4b46      	ldr	r3, [pc, #280]	; (801d954 <etharp_input+0x194>)
 801d83c:	f240 12a9 	movw	r2, #425	; 0x1a9
 801d840:	4945      	ldr	r1, [pc, #276]	; (801d958 <etharp_input+0x198>)
 801d842:	4846      	ldr	r0, [pc, #280]	; (801d95c <etharp_input+0x19c>)
 801d844:	f003 f868 	bl	8020918 <iprintf>
 801d848:	9807      	ldr	r0, [sp, #28]
  if (ip4_addr_isany(ipaddr) ||
 801d84a:	2800      	cmp	r0, #0
 801d84c:	d046      	beq.n	801d8dc <etharp_input+0x11c>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801d84e:	4631      	mov	r1, r6
 801d850:	f000 fe06 	bl	801e460 <ip4_addr_isbroadcast_u32>
  if (ip4_addr_isany(ipaddr) ||
 801d854:	4683      	mov	fp, r0
 801d856:	2800      	cmp	r0, #0
 801d858:	d140      	bne.n	801d8dc <etharp_input+0x11c>
      ip4_addr_ismulticast(ipaddr)) {
 801d85a:	9b07      	ldr	r3, [sp, #28]
 801d85c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801d860:	2be0      	cmp	r3, #224	; 0xe0
 801d862:	d03b      	beq.n	801d8dc <etharp_input+0x11c>
  i = etharp_find_entry(ipaddr, flags, netif);
 801d864:	4639      	mov	r1, r7
 801d866:	4632      	mov	r2, r6
 801d868:	a807      	add	r0, sp, #28
 801d86a:	f7ff fda3 	bl	801d3b4 <etharp_find_entry>
  if (i < 0) {
 801d86e:	2800      	cmp	r0, #0
 801d870:	db34      	blt.n	801d8dc <etharp_input+0x11c>
    arp_table[i].state = ETHARP_STATE_STABLE;
 801d872:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 801d876:	493a      	ldr	r1, [pc, #232]	; (801d960 <etharp_input+0x1a0>)
 801d878:	2702      	movs	r7, #2
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801d87a:	f04f 0c18 	mov.w	ip, #24
    arp_table[i].state = ETHARP_STATE_STABLE;
 801d87e:	00d2      	lsls	r2, r2, #3
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801d880:	230c      	movs	r3, #12
 801d882:	fb10 330c 	smlabb	r3, r0, ip, r3
    arp_table[i].state = ETHARP_STATE_STABLE;
 801d886:	eb01 0802 	add.w	r8, r1, r2
 801d88a:	f888 7014 	strb.w	r7, [r8, #20]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801d88e:	18cf      	adds	r7, r1, r3
  arp_table[i].netif = netif;
 801d890:	f8c8 6008 	str.w	r6, [r8, #8]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801d894:	f8d9 0000 	ldr.w	r0, [r9]
 801d898:	50c8      	str	r0, [r1, r3]
 801d89a:	f8b9 3004 	ldrh.w	r3, [r9, #4]
 801d89e:	80bb      	strh	r3, [r7, #4]
  while (arp_table[i].q != NULL) {
 801d8a0:	588b      	ldr	r3, [r1, r2]
  arp_table[i].ctime = 0;
 801d8a2:	f8a8 b012 	strh.w	fp, [r8, #18]
  while (arp_table[i].q != NULL) {
 801d8a6:	b1cb      	cbz	r3, 801d8dc <etharp_input+0x11c>
 801d8a8:	f106 0b2e 	add.w	fp, r6, #46	; 0x2e
    arp_table[i].q = q->next;
 801d8ac:	681a      	ldr	r2, [r3, #0]
    memp_free(MEMP_ARP_QUEUE, q);
 801d8ae:	4619      	mov	r1, r3
    p = q->p;
 801d8b0:	685f      	ldr	r7, [r3, #4]
    memp_free(MEMP_ARP_QUEUE, q);
 801d8b2:	200b      	movs	r0, #11
    arp_table[i].q = q->next;
 801d8b4:	f8c8 2000 	str.w	r2, [r8]
    memp_free(MEMP_ARP_QUEUE, q);
 801d8b8:	f7f8 fbfc 	bl	80160b4 <memp_free>
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801d8bc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801d8c0:	464b      	mov	r3, r9
 801d8c2:	4639      	mov	r1, r7
 801d8c4:	465a      	mov	r2, fp
 801d8c6:	9000      	str	r0, [sp, #0]
 801d8c8:	4630      	mov	r0, r6
 801d8ca:	f001 fba3 	bl	801f014 <ethernet_output>
    pbuf_free(p);
 801d8ce:	4638      	mov	r0, r7
 801d8d0:	f7f8 feca 	bl	8016668 <pbuf_free>
  while (arp_table[i].q != NULL) {
 801d8d4:	f8d8 3000 	ldr.w	r3, [r8]
 801d8d8:	2b00      	cmp	r3, #0
 801d8da:	d1e7      	bne.n	801d8ac <etharp_input+0xec>
  switch (hdr->opcode) {
 801d8dc:	88eb      	ldrh	r3, [r5, #6]
 801d8de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801d8e2:	d01d      	beq.n	801d920 <etharp_input+0x160>
 801d8e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801d8e8:	d114      	bne.n	801d914 <etharp_input+0x154>
      dhcp_arp_reply(netif, &sipaddr);
 801d8ea:	4630      	mov	r0, r6
 801d8ec:	a907      	add	r1, sp, #28
 801d8ee:	f7ff fa69 	bl	801cdc4 <dhcp_arp_reply>
  pbuf_free(p);
 801d8f2:	4620      	mov	r0, r4
 801d8f4:	f7f8 feb8 	bl	8016668 <pbuf_free>
 801d8f8:	e77b      	b.n	801d7f2 <etharp_input+0x32>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801d8fa:	4b16      	ldr	r3, [pc, #88]	; (801d954 <etharp_input+0x194>)
 801d8fc:	f240 228a 	movw	r2, #650	; 0x28a
 801d900:	4918      	ldr	r1, [pc, #96]	; (801d964 <etharp_input+0x1a4>)
 801d902:	4816      	ldr	r0, [pc, #88]	; (801d95c <etharp_input+0x19c>)
 801d904:	f003 f808 	bl	8020918 <iprintf>
}
 801d908:	b009      	add	sp, #36	; 0x24
 801d90a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    for_us = 0;
 801d90e:	9205      	str	r2, [sp, #20]
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801d910:	2702      	movs	r7, #2
 801d912:	e78e      	b.n	801d832 <etharp_input+0x72>
      ETHARP_STATS_INC(etharp.err);
 801d914:	f8ba 302c 	ldrh.w	r3, [sl, #44]	; 0x2c
 801d918:	3301      	adds	r3, #1
 801d91a:	f8aa 302c 	strh.w	r3, [sl, #44]	; 0x2c
      break;
 801d91e:	e7e8      	b.n	801d8f2 <etharp_input+0x132>
      if (for_us) {
 801d920:	9b05      	ldr	r3, [sp, #20]
 801d922:	2b00      	cmp	r3, #0
 801d924:	d0e5      	beq.n	801d8f2 <etharp_input+0x132>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801d926:	f106 032e 	add.w	r3, r6, #46	; 0x2e
        etharp_raw(netif,
 801d92a:	2002      	movs	r0, #2
 801d92c:	af07      	add	r7, sp, #28
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801d92e:	1d35      	adds	r5, r6, #4
        etharp_raw(netif,
 801d930:	9003      	str	r0, [sp, #12]
 801d932:	464a      	mov	r2, r9
 801d934:	f8cd 9004 	str.w	r9, [sp, #4]
 801d938:	4619      	mov	r1, r3
 801d93a:	4630      	mov	r0, r6
 801d93c:	9702      	str	r7, [sp, #8]
 801d93e:	9500      	str	r5, [sp, #0]
 801d940:	f7ff fde8 	bl	801d514 <etharp_raw>
 801d944:	e7d5      	b.n	801d8f2 <etharp_input+0x132>
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801d946:	2301      	movs	r3, #1
 801d948:	9305      	str	r3, [sp, #20]
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801d94a:	461f      	mov	r7, r3
 801d94c:	e771      	b.n	801d832 <etharp_input+0x72>
 801d94e:	bf00      	nop
 801d950:	2003611c 	.word	0x2003611c
 801d954:	0803f314 	.word	0x0803f314
 801d958:	0803f21c 	.word	0x0803f21c
 801d95c:	08026800 	.word	0x08026800
 801d960:	200223f4 	.word	0x200223f4
 801d964:	080267f0 	.word	0x080267f0

0801d968 <etharp_query>:
{
 801d968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d96c:	460f      	mov	r7, r1
 801d96e:	b085      	sub	sp, #20
 801d970:	4604      	mov	r4, r0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801d972:	4601      	mov	r1, r0
 801d974:	6838      	ldr	r0, [r7, #0]
{
 801d976:	4616      	mov	r6, r2
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801d978:	f000 fd72 	bl	801e460 <ip4_addr_isbroadcast_u32>
 801d97c:	2800      	cmp	r0, #0
 801d97e:	f040 80b3 	bne.w	801dae8 <etharp_query+0x180>
      ip4_addr_ismulticast(ipaddr) ||
 801d982:	683b      	ldr	r3, [r7, #0]
 801d984:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
      ip4_addr_isany(ipaddr)) {
 801d988:	2ae0      	cmp	r2, #224	; 0xe0
 801d98a:	f000 80ad 	beq.w	801dae8 <etharp_query+0x180>
 801d98e:	2b00      	cmp	r3, #0
 801d990:	f000 80aa 	beq.w	801dae8 <etharp_query+0x180>
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801d994:	4622      	mov	r2, r4
 801d996:	2101      	movs	r1, #1
 801d998:	4638      	mov	r0, r7
 801d99a:	f7ff fd0b 	bl	801d3b4 <etharp_find_entry>
  if (i_err < 0) {
 801d99e:	1e05      	subs	r5, r0, #0
 801d9a0:	db4c      	blt.n	801da3c <etharp_query+0xd4>
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801d9a2:	2d7e      	cmp	r5, #126	; 0x7e
 801d9a4:	dc53      	bgt.n	801da4e <etharp_query+0xe6>
  i = (netif_addr_idx_t)i_err;
 801d9a6:	b2ed      	uxtb	r5, r5
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801d9a8:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 801db70 <etharp_query+0x208>
 801d9ac:	ea4f 0945 	mov.w	r9, r5, lsl #1
 801d9b0:	eb09 0205 	add.w	r2, r9, r5
 801d9b4:	eb08 02c2 	add.w	r2, r8, r2, lsl #3
 801d9b8:	7d13      	ldrb	r3, [r2, #20]
 801d9ba:	b18b      	cbz	r3, 801d9e0 <etharp_query+0x78>
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801d9bc:	f104 0a2e 	add.w	sl, r4, #46	; 0x2e
  if (is_new_entry || (q == NULL)) {
 801d9c0:	2e00      	cmp	r6, #0
 801d9c2:	f000 80a5 	beq.w	801db10 <etharp_query+0x1a8>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801d9c6:	eb09 0305 	add.w	r3, r9, r5
  err_t result = ERR_MEM;
 801d9ca:	f04f 30ff 	mov.w	r0, #4294967295
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801d9ce:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801d9d2:	7d1b      	ldrb	r3, [r3, #20]
 801d9d4:	2b01      	cmp	r3, #1
 801d9d6:	d820      	bhi.n	801da1a <etharp_query+0xb2>
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801d9d8:	d041      	beq.n	801da5e <etharp_query+0xf6>
}
 801d9da:	b005      	add	sp, #20
 801d9dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    arp_table[i].state = ETHARP_STATE_PENDING;
 801d9e0:	f04f 0c01 	mov.w	ip, #1
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801d9e4:	f104 0a2e 	add.w	sl, r4, #46	; 0x2e
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d9e8:	495a      	ldr	r1, [pc, #360]	; (801db54 <etharp_query+0x1ec>)
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801d9ea:	1d20      	adds	r0, r4, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d9ec:	9702      	str	r7, [sp, #8]
 801d9ee:	4653      	mov	r3, sl
 801d9f0:	9101      	str	r1, [sp, #4]
 801d9f2:	4651      	mov	r1, sl
 801d9f4:	9000      	str	r0, [sp, #0]
 801d9f6:	4620      	mov	r0, r4
 801d9f8:	f8cd c00c 	str.w	ip, [sp, #12]
    arp_table[i].netif = netif;
 801d9fc:	6094      	str	r4, [r2, #8]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801d9fe:	f882 c014 	strb.w	ip, [r2, #20]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801da02:	4a55      	ldr	r2, [pc, #340]	; (801db58 <etharp_query+0x1f0>)
 801da04:	f7ff fd86 	bl	801d514 <etharp_raw>
    if (q == NULL) {
 801da08:	2e00      	cmp	r6, #0
 801da0a:	d0e6      	beq.n	801d9da <etharp_query+0x72>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801da0c:	eb09 0305 	add.w	r3, r9, r5
 801da10:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801da14:	7d1b      	ldrb	r3, [r3, #20]
 801da16:	2b01      	cmp	r3, #1
 801da18:	d9de      	bls.n	801d9d8 <etharp_query+0x70>
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801da1a:	2318      	movs	r3, #24
 801da1c:	4631      	mov	r1, r6
 801da1e:	f44f 6700 	mov.w	r7, #2048	; 0x800
    ETHARP_SET_ADDRHINT(netif, i);
 801da22:	4e4e      	ldr	r6, [pc, #312]	; (801db5c <etharp_query+0x1f4>)
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801da24:	fb03 8305 	mla	r3, r3, r5, r8
 801da28:	4652      	mov	r2, sl
 801da2a:	9700      	str	r7, [sp, #0]
 801da2c:	4620      	mov	r0, r4
 801da2e:	330c      	adds	r3, #12
    ETHARP_SET_ADDRHINT(netif, i);
 801da30:	7035      	strb	r5, [r6, #0]
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801da32:	f001 faef 	bl	801f014 <ethernet_output>
}
 801da36:	b005      	add	sp, #20
 801da38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (q) {
 801da3c:	b11e      	cbz	r6, 801da46 <etharp_query+0xde>
      ETHARP_STATS_INC(etharp.memerr);
 801da3e:	4a48      	ldr	r2, [pc, #288]	; (801db60 <etharp_query+0x1f8>)
 801da40:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 801da42:	3301      	adds	r3, #1
 801da44:	8493      	strh	r3, [r2, #36]	; 0x24
    return (err_t)i_err;
 801da46:	b268      	sxtb	r0, r5
}
 801da48:	b005      	add	sp, #20
 801da4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801da4e:	4b45      	ldr	r3, [pc, #276]	; (801db64 <etharp_query+0x1fc>)
 801da50:	f240 32c1 	movw	r2, #961	; 0x3c1
 801da54:	4944      	ldr	r1, [pc, #272]	; (801db68 <etharp_query+0x200>)
 801da56:	4845      	ldr	r0, [pc, #276]	; (801db6c <etharp_query+0x204>)
 801da58:	f002 ff5e 	bl	8020918 <iprintf>
 801da5c:	e7a3      	b.n	801d9a6 <etharp_query+0x3e>
 801da5e:	4634      	mov	r4, r6
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801da60:	f8df b100 	ldr.w	fp, [pc, #256]	; 801db64 <etharp_query+0x1fc>
 801da64:	f8df a10c 	ldr.w	sl, [pc, #268]	; 801db74 <etharp_query+0x20c>
 801da68:	e005      	b.n	801da76 <etharp_query+0x10e>
      if (PBUF_NEEDS_COPY(p)) {
 801da6a:	7b23      	ldrb	r3, [r4, #12]
 801da6c:	065a      	lsls	r2, r3, #25
 801da6e:	d413      	bmi.n	801da98 <etharp_query+0x130>
      p = p->next;
 801da70:	6824      	ldr	r4, [r4, #0]
    while (p) {
 801da72:	2c00      	cmp	r4, #0
 801da74:	d03b      	beq.n	801daee <etharp_query+0x186>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801da76:	8962      	ldrh	r2, [r4, #10]
 801da78:	8923      	ldrh	r3, [r4, #8]
 801da7a:	429a      	cmp	r2, r3
 801da7c:	d1f5      	bne.n	801da6a <etharp_query+0x102>
 801da7e:	6827      	ldr	r7, [r4, #0]
 801da80:	465b      	mov	r3, fp
 801da82:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801da86:	4651      	mov	r1, sl
 801da88:	4838      	ldr	r0, [pc, #224]	; (801db6c <etharp_query+0x204>)
 801da8a:	b117      	cbz	r7, 801da92 <etharp_query+0x12a>
 801da8c:	f002 ff44 	bl	8020918 <iprintf>
 801da90:	e7eb      	b.n	801da6a <etharp_query+0x102>
      if (PBUF_NEEDS_COPY(p)) {
 801da92:	7b23      	ldrb	r3, [r4, #12]
 801da94:	065b      	lsls	r3, r3, #25
 801da96:	d52a      	bpl.n	801daee <etharp_query+0x186>
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801da98:	4632      	mov	r2, r6
 801da9a:	f44f 7120 	mov.w	r1, #640	; 0x280
 801da9e:	200e      	movs	r0, #14
 801daa0:	f7f9 f964 	bl	8016d6c <pbuf_clone>
    if (p != NULL) {
 801daa4:	4606      	mov	r6, r0
 801daa6:	2800      	cmp	r0, #0
 801daa8:	d047      	beq.n	801db3a <etharp_query+0x1d2>
      new_entry = (struct etharp_q_entry *)memp_malloc(MEMP_ARP_QUEUE);
 801daaa:	f240 4206 	movw	r2, #1030	; 0x406
 801daae:	492d      	ldr	r1, [pc, #180]	; (801db64 <etharp_query+0x1fc>)
 801dab0:	200b      	movs	r0, #11
 801dab2:	f7f8 fadb 	bl	801606c <memp_malloc_fn>
      if (new_entry != NULL) {
 801dab6:	2800      	cmp	r0, #0
 801dab8:	d046      	beq.n	801db48 <etharp_query+0x1e0>
        if (arp_table[i].q != NULL) {
 801daba:	eb09 0305 	add.w	r3, r9, r5
        new_entry->next = 0;
 801dabe:	2200      	movs	r2, #0
        new_entry->p = p;
 801dac0:	6046      	str	r6, [r0, #4]
        if (arp_table[i].q != NULL) {
 801dac2:	00db      	lsls	r3, r3, #3
        new_entry->next = 0;
 801dac4:	6002      	str	r2, [r0, #0]
        if (arp_table[i].q != NULL) {
 801dac6:	f858 6003 	ldr.w	r6, [r8, r3]
 801daca:	b37e      	cbz	r6, 801db2c <etharp_query+0x1c4>
          while (r->next != NULL) {
 801dacc:	6833      	ldr	r3, [r6, #0]
 801dace:	b38b      	cbz	r3, 801db34 <etharp_query+0x1cc>
          qlen++;
 801dad0:	2201      	movs	r2, #1
 801dad2:	e000      	b.n	801dad6 <etharp_query+0x16e>
 801dad4:	4623      	mov	r3, r4
          while (r->next != NULL) {
 801dad6:	681c      	ldr	r4, [r3, #0]
            qlen++;
 801dad8:	3201      	adds	r2, #1
          while (r->next != NULL) {
 801dada:	2c00      	cmp	r4, #0
 801dadc:	d1fa      	bne.n	801dad4 <etharp_query+0x16c>
        if (qlen >= ARP_QUEUE_LEN) {
 801dade:	2a1f      	cmp	r2, #31
          r->next = new_entry;
 801dae0:	6018      	str	r0, [r3, #0]
        if (qlen >= ARP_QUEUE_LEN) {
 801dae2:	d808      	bhi.n	801daf6 <etharp_query+0x18e>
        result = ERR_OK;
 801dae4:	4620      	mov	r0, r4
 801dae6:	e778      	b.n	801d9da <etharp_query+0x72>
    return ERR_ARG;
 801dae8:	f06f 000f 	mvn.w	r0, #15
 801daec:	e775      	b.n	801d9da <etharp_query+0x72>
      pbuf_ref(p);
 801daee:	4630      	mov	r0, r6
 801daf0:	f7f8 ff2e 	bl	8016950 <pbuf_ref>
 801daf4:	e7d9      	b.n	801daaa <etharp_query+0x142>
          pbuf_free(old->p);
 801daf6:	e9d6 3000 	ldrd	r3, r0, [r6]
          arp_table[i].q = arp_table[i].q->next;
 801dafa:	444d      	add	r5, r9
 801dafc:	f848 3035 	str.w	r3, [r8, r5, lsl #3]
          pbuf_free(old->p);
 801db00:	f7f8 fdb2 	bl	8016668 <pbuf_free>
          memp_free(MEMP_ARP_QUEUE, old);
 801db04:	200b      	movs	r0, #11
 801db06:	4631      	mov	r1, r6
 801db08:	f7f8 fad4 	bl	80160b4 <memp_free>
        result = ERR_OK;
 801db0c:	4620      	mov	r0, r4
 801db0e:	e764      	b.n	801d9da <etharp_query+0x72>
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801db10:	1d22      	adds	r2, r4, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801db12:	2101      	movs	r1, #1
 801db14:	4b0f      	ldr	r3, [pc, #60]	; (801db54 <etharp_query+0x1ec>)
 801db16:	4620      	mov	r0, r4
 801db18:	9200      	str	r2, [sp, #0]
 801db1a:	9301      	str	r3, [sp, #4]
 801db1c:	4653      	mov	r3, sl
 801db1e:	4a0e      	ldr	r2, [pc, #56]	; (801db58 <etharp_query+0x1f0>)
 801db20:	e9cd 7102 	strd	r7, r1, [sp, #8]
 801db24:	4651      	mov	r1, sl
 801db26:	f7ff fcf5 	bl	801d514 <etharp_raw>
 801db2a:	e756      	b.n	801d9da <etharp_query+0x72>
          arp_table[i].q = new_entry;
 801db2c:	f848 0003 	str.w	r0, [r8, r3]
        result = ERR_OK;
 801db30:	4630      	mov	r0, r6
 801db32:	e752      	b.n	801d9da <etharp_query+0x72>
          r->next = new_entry;
 801db34:	6030      	str	r0, [r6, #0]
        result = ERR_OK;
 801db36:	4618      	mov	r0, r3
 801db38:	e74f      	b.n	801d9da <etharp_query+0x72>
      ETHARP_STATS_INC(etharp.memerr);
 801db3a:	4a09      	ldr	r2, [pc, #36]	; (801db60 <etharp_query+0x1f8>)
      result = ERR_MEM;
 801db3c:	f04f 30ff 	mov.w	r0, #4294967295
      ETHARP_STATS_INC(etharp.memerr);
 801db40:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 801db42:	3301      	adds	r3, #1
 801db44:	8493      	strh	r3, [r2, #36]	; 0x24
 801db46:	e748      	b.n	801d9da <etharp_query+0x72>
        pbuf_free(p);
 801db48:	4630      	mov	r0, r6
 801db4a:	f7f8 fd8d 	bl	8016668 <pbuf_free>
        result = ERR_MEM;
 801db4e:	f04f 30ff 	mov.w	r0, #4294967295
 801db52:	e742      	b.n	801d9da <etharp_query+0x72>
 801db54:	0803f710 	.word	0x0803f710
 801db58:	0803f69c 	.word	0x0803f69c
 801db5c:	200226f4 	.word	0x200226f4
 801db60:	2003611c 	.word	0x2003611c
 801db64:	0803f314 	.word	0x0803f314
 801db68:	0803f270 	.word	0x0803f270
 801db6c:	08026800 	.word	0x08026800
 801db70:	200223f4 	.word	0x200223f4
 801db74:	0803f280 	.word	0x0803f280

0801db78 <etharp_output>:
{
 801db78:	b5f0      	push	{r4, r5, r6, r7, lr}
 801db7a:	460f      	mov	r7, r1
 801db7c:	b085      	sub	sp, #20
 801db7e:	4616      	mov	r6, r2
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801db80:	4604      	mov	r4, r0
 801db82:	2800      	cmp	r0, #0
 801db84:	d07f      	beq.n	801dc86 <etharp_output+0x10e>
  LWIP_ASSERT("q != NULL", q != NULL);
 801db86:	2f00      	cmp	r7, #0
 801db88:	d06c      	beq.n	801dc64 <etharp_output+0xec>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801db8a:	2e00      	cmp	r6, #0
 801db8c:	d073      	beq.n	801dc76 <etharp_output+0xfe>
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801db8e:	4621      	mov	r1, r4
 801db90:	6830      	ldr	r0, [r6, #0]
 801db92:	f000 fc65 	bl	801e460 <ip4_addr_isbroadcast_u32>
 801db96:	2800      	cmp	r0, #0
 801db98:	d15b      	bne.n	801dc52 <etharp_output+0xda>
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801db9a:	6833      	ldr	r3, [r6, #0]
 801db9c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 801dba0:	2ae0      	cmp	r2, #224	; 0xe0
 801dba2:	d039      	beq.n	801dc18 <etharp_output+0xa0>
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801dba4:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 801dba8:	405a      	eors	r2, r3
 801dbaa:	420a      	tst	r2, r1
 801dbac:	d009      	beq.n	801dbc2 <etharp_output+0x4a>
        !ip4_addr_islinklocal(ipaddr)) {
 801dbae:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801dbb0:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801dbb4:	4293      	cmp	r3, r2
 801dbb6:	d004      	beq.n	801dbc2 <etharp_output+0x4a>
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801dbb8:	68e3      	ldr	r3, [r4, #12]
 801dbba:	2b00      	cmp	r3, #0
 801dbbc:	d07b      	beq.n	801dcb6 <etharp_output+0x13e>
            dst_addr = netif_ip4_gw(netif);
 801dbbe:	f104 060c 	add.w	r6, r4, #12
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801dbc2:	f8df c118 	ldr.w	ip, [pc, #280]	; 801dcdc <etharp_output+0x164>
 801dbc6:	4b3d      	ldr	r3, [pc, #244]	; (801dcbc <etharp_output+0x144>)
 801dbc8:	f89c 2000 	ldrb.w	r2, [ip]
 801dbcc:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 801dbd0:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 801dbd4:	7d19      	ldrb	r1, [r3, #20]
 801dbd6:	2901      	cmp	r1, #1
 801dbd8:	d902      	bls.n	801dbe0 <etharp_output+0x68>
 801dbda:	6899      	ldr	r1, [r3, #8]
 801dbdc:	42a1      	cmp	r1, r4
 801dbde:	d05d      	beq.n	801dc9c <etharp_output+0x124>
 801dbe0:	4a36      	ldr	r2, [pc, #216]	; (801dcbc <etharp_output+0x144>)
{
 801dbe2:	2300      	movs	r3, #0
 801dbe4:	e003      	b.n	801dbee <etharp_output+0x76>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801dbe6:	2b20      	cmp	r3, #32
 801dbe8:	f102 0218 	add.w	r2, r2, #24
 801dbec:	d033      	beq.n	801dc56 <etharp_output+0xde>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801dbee:	7d11      	ldrb	r1, [r2, #20]
 801dbf0:	b2dd      	uxtb	r5, r3
 801dbf2:	3301      	adds	r3, #1
 801dbf4:	2901      	cmp	r1, #1
 801dbf6:	d9f6      	bls.n	801dbe6 <etharp_output+0x6e>
          (arp_table[i].netif == netif) &&
 801dbf8:	6891      	ldr	r1, [r2, #8]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801dbfa:	42a1      	cmp	r1, r4
 801dbfc:	d1f3      	bne.n	801dbe6 <etharp_output+0x6e>
          (arp_table[i].netif == netif) &&
 801dbfe:	6830      	ldr	r0, [r6, #0]
 801dc00:	6851      	ldr	r1, [r2, #4]
 801dc02:	4288      	cmp	r0, r1
 801dc04:	d1ef      	bne.n	801dbe6 <etharp_output+0x6e>
        return etharp_output_to_arp_index(netif, q, i);
 801dc06:	4639      	mov	r1, r7
 801dc08:	462a      	mov	r2, r5
 801dc0a:	4620      	mov	r0, r4
        ETHARP_SET_ADDRHINT(netif, i);
 801dc0c:	f88c 5000 	strb.w	r5, [ip]
        return etharp_output_to_arp_index(netif, q, i);
 801dc10:	f7ff fd02 	bl	801d618 <etharp_output_to_arp_index>
}
 801dc14:	b005      	add	sp, #20
 801dc16:	bdf0      	pop	{r4, r5, r6, r7, pc}
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801dc18:	7873      	ldrb	r3, [r6, #1]
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801dc1a:	2501      	movs	r5, #1
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801dc1c:	205e      	movs	r0, #94	; 0x5e
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801dc1e:	78b1      	ldrb	r1, [r6, #2]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801dc20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801dc24:	78f2      	ldrb	r2, [r6, #3]
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801dc26:	f8ad 5008 	strh.w	r5, [sp, #8]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801dc2a:	f88d 300b 	strb.w	r3, [sp, #11]
    dest = &mcastaddr;
 801dc2e:	ab02      	add	r3, sp, #8
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801dc30:	f88d 000a 	strb.w	r0, [sp, #10]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801dc34:	f88d 100c 	strb.w	r1, [sp, #12]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801dc38:	f88d 200d 	strb.w	r2, [sp, #13]
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801dc3c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801dc40:	4639      	mov	r1, r7
 801dc42:	f104 022e 	add.w	r2, r4, #46	; 0x2e
 801dc46:	9000      	str	r0, [sp, #0]
 801dc48:	4620      	mov	r0, r4
 801dc4a:	f001 f9e3 	bl	801f014 <ethernet_output>
}
 801dc4e:	b005      	add	sp, #20
 801dc50:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dest = (const struct eth_addr *)&ethbroadcast;
 801dc52:	4b1b      	ldr	r3, [pc, #108]	; (801dcc0 <etharp_output+0x148>)
 801dc54:	e7f2      	b.n	801dc3c <etharp_output+0xc4>
    return etharp_query(netif, dst_addr, q);
 801dc56:	463a      	mov	r2, r7
 801dc58:	4631      	mov	r1, r6
 801dc5a:	4620      	mov	r0, r4
 801dc5c:	f7ff fe84 	bl	801d968 <etharp_query>
}
 801dc60:	b005      	add	sp, #20
 801dc62:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("q != NULL", q != NULL);
 801dc64:	4b17      	ldr	r3, [pc, #92]	; (801dcc4 <etharp_output+0x14c>)
 801dc66:	f240 321f 	movw	r2, #799	; 0x31f
 801dc6a:	4917      	ldr	r1, [pc, #92]	; (801dcc8 <etharp_output+0x150>)
 801dc6c:	4817      	ldr	r0, [pc, #92]	; (801dccc <etharp_output+0x154>)
 801dc6e:	f002 fe53 	bl	8020918 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801dc72:	2e00      	cmp	r6, #0
 801dc74:	d18b      	bne.n	801db8e <etharp_output+0x16>
 801dc76:	4b13      	ldr	r3, [pc, #76]	; (801dcc4 <etharp_output+0x14c>)
 801dc78:	f44f 7248 	mov.w	r2, #800	; 0x320
 801dc7c:	4914      	ldr	r1, [pc, #80]	; (801dcd0 <etharp_output+0x158>)
 801dc7e:	4813      	ldr	r0, [pc, #76]	; (801dccc <etharp_output+0x154>)
 801dc80:	f002 fe4a 	bl	8020918 <iprintf>
 801dc84:	e783      	b.n	801db8e <etharp_output+0x16>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801dc86:	4b0f      	ldr	r3, [pc, #60]	; (801dcc4 <etharp_output+0x14c>)
 801dc88:	f240 321e 	movw	r2, #798	; 0x31e
 801dc8c:	4911      	ldr	r1, [pc, #68]	; (801dcd4 <etharp_output+0x15c>)
 801dc8e:	480f      	ldr	r0, [pc, #60]	; (801dccc <etharp_output+0x154>)
 801dc90:	f002 fe42 	bl	8020918 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801dc94:	2f00      	cmp	r7, #0
 801dc96:	f47f af78 	bne.w	801db8a <etharp_output+0x12>
 801dc9a:	e7e3      	b.n	801dc64 <etharp_output+0xec>
            (arp_table[etharp_cached_entry].netif == netif) &&
 801dc9c:	685b      	ldr	r3, [r3, #4]
 801dc9e:	6831      	ldr	r1, [r6, #0]
 801dca0:	4299      	cmp	r1, r3
 801dca2:	d19d      	bne.n	801dbe0 <etharp_output+0x68>
          ETHARP_STATS_INC(etharp.cachehit);
 801dca4:	4d0c      	ldr	r5, [pc, #48]	; (801dcd8 <etharp_output+0x160>)
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801dca6:	4639      	mov	r1, r7
 801dca8:	4620      	mov	r0, r4
          ETHARP_STATS_INC(etharp.cachehit);
 801dcaa:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
 801dcac:	3301      	adds	r3, #1
 801dcae:	85eb      	strh	r3, [r5, #46]	; 0x2e
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801dcb0:	f7ff fcb2 	bl	801d618 <etharp_output_to_arp_index>
 801dcb4:	e7cb      	b.n	801dc4e <etharp_output+0xd6>
            return ERR_RTE;
 801dcb6:	f06f 0003 	mvn.w	r0, #3
 801dcba:	e7c8      	b.n	801dc4e <etharp_output+0xd6>
 801dcbc:	200223f4 	.word	0x200223f4
 801dcc0:	0803f69c 	.word	0x0803f69c
 801dcc4:	0803f314 	.word	0x0803f314
 801dcc8:	0803f34c 	.word	0x0803f34c
 801dccc:	08026800 	.word	0x08026800
 801dcd0:	0803f1fc 	.word	0x0803f1fc
 801dcd4:	080267f0 	.word	0x080267f0
 801dcd8:	2003611c 	.word	0x2003611c
 801dcdc:	200226f4 	.word	0x200226f4

0801dce0 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801dce0:	4602      	mov	r2, r0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801dce2:	f100 032e 	add.w	r3, r0, #46	; 0x2e
{
 801dce6:	b530      	push	{r4, r5, lr}
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801dce8:	3204      	adds	r2, #4
{
 801dcea:	b085      	sub	sp, #20
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801dcec:	2501      	movs	r5, #1
 801dcee:	4c05      	ldr	r4, [pc, #20]	; (801dd04 <etharp_request+0x24>)
 801dcf0:	9102      	str	r1, [sp, #8]
 801dcf2:	4619      	mov	r1, r3
 801dcf4:	9200      	str	r2, [sp, #0]
 801dcf6:	4a04      	ldr	r2, [pc, #16]	; (801dd08 <etharp_request+0x28>)
 801dcf8:	9503      	str	r5, [sp, #12]
 801dcfa:	9401      	str	r4, [sp, #4]
 801dcfc:	f7ff fc0a 	bl	801d514 <etharp_raw>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
}
 801dd00:	b005      	add	sp, #20
 801dd02:	bd30      	pop	{r4, r5, pc}
 801dd04:	0803f710 	.word	0x0803f710
 801dd08:	0803f69c 	.word	0x0803f69c

0801dd0c <icmp_send_response.isra.0>:
 *          p->payload pointing to the IP header
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
 801dd0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801dd10:	4604      	mov	r4, r0
 801dd12:	b087      	sub	sp, #28
 801dd14:	4689      	mov	r9, r1
 801dd16:	4690      	mov	r8, r2

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801dd18:	2124      	movs	r1, #36	; 0x24
 801dd1a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801dd1e:	2022      	movs	r0, #34	; 0x22
 801dd20:	f7f8 fd10 	bl	8016744 <pbuf_alloc>
                 PBUF_RAM);
  if (q == NULL) {
 801dd24:	2800      	cmp	r0, #0
 801dd26:	d047      	beq.n	801ddb8 <icmp_send_response.isra.0+0xac>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801dd28:	8943      	ldrh	r3, [r0, #10]
 801dd2a:	4606      	mov	r6, r0
 801dd2c:	2b23      	cmp	r3, #35	; 0x23
 801dd2e:	d946      	bls.n	801ddbe <icmp_send_response.isra.0+0xb2>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801dd30:	6823      	ldr	r3, [r4, #0]
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
  icmphdr->type = type;
  icmphdr->code = code;
  icmphdr->id = 0;
 801dd32:	2500      	movs	r5, #0
  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801dd34:	6874      	ldr	r4, [r6, #4]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801dd36:	af06      	add	r7, sp, #24
  icmphdr->code = code;
 801dd38:	f884 8001 	strb.w	r8, [r4, #1]
  icmphdr->type = type;
 801dd3c:	f884 9000 	strb.w	r9, [r4]
  icmphdr->id = 0;
 801dd40:	7125      	strb	r5, [r4, #4]
 801dd42:	7165      	strb	r5, [r4, #5]
  icmphdr->seqno = 0;
 801dd44:	71a5      	strb	r5, [r4, #6]
 801dd46:	71e5      	strb	r5, [r4, #7]
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801dd48:	f8d3 c000 	ldr.w	ip, [r3]
 801dd4c:	6858      	ldr	r0, [r3, #4]
 801dd4e:	689a      	ldr	r2, [r3, #8]
 801dd50:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 801dd54:	f8c4 c008 	str.w	ip, [r4, #8]
 801dd58:	60e0      	str	r0, [r4, #12]
 801dd5a:	6122      	str	r2, [r4, #16]
 801dd5c:	f8c4 e014 	str.w	lr, [r4, #20]
 801dd60:	6958      	ldr	r0, [r3, #20]
 801dd62:	f8d3 c010 	ldr.w	ip, [r3, #16]
 801dd66:	699a      	ldr	r2, [r3, #24]
 801dd68:	61e0      	str	r0, [r4, #28]
 801dd6a:	f8c4 c018 	str.w	ip, [r4, #24]
 801dd6e:	6222      	str	r2, [r4, #32]
  ip4_addr_copy(iphdr_src, iphdr->src);
 801dd70:	68db      	ldr	r3, [r3, #12]
 801dd72:	f847 3d04 	str.w	r3, [r7, #-4]!
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801dd76:	4638      	mov	r0, r7
 801dd78:	f000 f948 	bl	801e00c <ip4_route>
#endif
  if (netif != NULL) {
 801dd7c:	4680      	mov	r8, r0
 801dd7e:	b1c0      	cbz	r0, 801ddb2 <icmp_send_response.isra.0+0xa6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801dd80:	70a5      	strb	r5, [r4, #2]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 801dd82:	4620      	mov	r0, r4
    icmphdr->chksum = 0;
 801dd84:	70e5      	strb	r5, [r4, #3]
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 801dd86:	8971      	ldrh	r1, [r6, #10]
 801dd88:	f7f7 fbbe 	bl	8015508 <inet_chksum>
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
 801dd8c:	f8df c04c 	ldr.w	ip, [pc, #76]	; 801dddc <icmp_send_response.isra.0+0xd0>
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 801dd90:	8060      	strh	r0, [r4, #2]
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801dd92:	2301      	movs	r3, #1
    ICMP_STATS_INC(icmp.xmit);
 801dd94:	f8bc 4060 	ldrh.w	r4, [ip, #96]	; 0x60
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801dd98:	463a      	mov	r2, r7
 801dd9a:	f8cd 8008 	str.w	r8, [sp, #8]
 801dd9e:	4629      	mov	r1, r5
    ICMP_STATS_INC(icmp.xmit);
 801dda0:	441c      	add	r4, r3
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801dda2:	4630      	mov	r0, r6
 801dda4:	e9cd 5300 	strd	r5, r3, [sp]
 801dda8:	23ff      	movs	r3, #255	; 0xff
    ICMP_STATS_INC(icmp.xmit);
 801ddaa:	f8ac 4060 	strh.w	r4, [ip, #96]	; 0x60
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801ddae:	f000 fb45 	bl	801e43c <ip4_output_if>
  }
  pbuf_free(q);
 801ddb2:	4630      	mov	r0, r6
 801ddb4:	f7f8 fc58 	bl	8016668 <pbuf_free>
}
 801ddb8:	b007      	add	sp, #28
 801ddba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801ddbe:	4b04      	ldr	r3, [pc, #16]	; (801ddd0 <icmp_send_response.isra.0+0xc4>)
 801ddc0:	f240 1269 	movw	r2, #361	; 0x169
 801ddc4:	4903      	ldr	r1, [pc, #12]	; (801ddd4 <icmp_send_response.isra.0+0xc8>)
 801ddc6:	4804      	ldr	r0, [pc, #16]	; (801ddd8 <icmp_send_response.isra.0+0xcc>)
 801ddc8:	f002 fda6 	bl	8020918 <iprintf>
 801ddcc:	e7b0      	b.n	801dd30 <icmp_send_response.isra.0+0x24>
 801ddce:	bf00      	nop
 801ddd0:	0803f3d4 	.word	0x0803f3d4
 801ddd4:	0803f40c 	.word	0x0803f40c
 801ddd8:	08026800 	.word	0x08026800
 801dddc:	2003611c 	.word	0x2003611c

0801dde0 <icmp_input>:
{
 801dde0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ICMP_STATS_INC(icmp.recv);
 801dde4:	4d71      	ldr	r5, [pc, #452]	; (801dfac <icmp_input+0x1cc>)
{
 801dde6:	b085      	sub	sp, #20
  iphdr_in = ip4_current_header();
 801dde8:	4f71      	ldr	r7, [pc, #452]	; (801dfb0 <icmp_input+0x1d0>)
{
 801ddea:	4606      	mov	r6, r0
  ICMP_STATS_INC(icmp.recv);
 801ddec:	f8b5 3062 	ldrh.w	r3, [r5, #98]	; 0x62
  iphdr_in = ip4_current_header();
 801ddf0:	f8d7 9008 	ldr.w	r9, [r7, #8]
  ICMP_STATS_INC(icmp.recv);
 801ddf4:	3301      	adds	r3, #1
 801ddf6:	f8a5 3062 	strh.w	r3, [r5, #98]	; 0x62
  hlen = IPH_HL_BYTES(iphdr_in);
 801ddfa:	f899 4000 	ldrb.w	r4, [r9]
 801ddfe:	f004 040f 	and.w	r4, r4, #15
 801de02:	00a4      	lsls	r4, r4, #2
  if (hlen < IP_HLEN) {
 801de04:	2c13      	cmp	r4, #19
 801de06:	d958      	bls.n	801deba <icmp_input+0xda>
  if (p->len < sizeof(u16_t) * 2) {
 801de08:	8943      	ldrh	r3, [r0, #10]
 801de0a:	2b03      	cmp	r3, #3
 801de0c:	d955      	bls.n	801deba <icmp_input+0xda>
  type = *((u8_t *)p->payload);
 801de0e:	6843      	ldr	r3, [r0, #4]
  switch (type) {
 801de10:	781b      	ldrb	r3, [r3, #0]
 801de12:	2b00      	cmp	r3, #0
 801de14:	f000 8096 	beq.w	801df44 <icmp_input+0x164>
 801de18:	2b08      	cmp	r3, #8
 801de1a:	f040 8099 	bne.w	801df50 <icmp_input+0x170>
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801de1e:	6978      	ldr	r0, [r7, #20]
 801de20:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 801de24:	2be0      	cmp	r3, #224	; 0xe0
 801de26:	d03f      	beq.n	801dea8 <icmp_input+0xc8>
 801de28:	4688      	mov	r8, r1
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801de2a:	6839      	ldr	r1, [r7, #0]
 801de2c:	f000 fb18 	bl	801e460 <ip4_addr_isbroadcast_u32>
 801de30:	2800      	cmp	r0, #0
 801de32:	d139      	bne.n	801dea8 <icmp_input+0xc8>
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801de34:	8933      	ldrh	r3, [r6, #8]
 801de36:	2b07      	cmp	r3, #7
 801de38:	d93f      	bls.n	801deba <icmp_input+0xda>
        if (inet_chksum_pbuf(p) != 0) {
 801de3a:	4630      	mov	r0, r6
 801de3c:	f7f7 fb6a 	bl	8015514 <inet_chksum_pbuf>
 801de40:	2800      	cmp	r0, #0
 801de42:	f040 8095 	bne.w	801df70 <icmp_input+0x190>
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801de46:	f104 0b0e 	add.w	fp, r4, #14
 801de4a:	4630      	mov	r0, r6
  hlen = IPH_HL_BYTES(iphdr_in);
 801de4c:	fa1f fa84 	uxth.w	sl, r4
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801de50:	4659      	mov	r1, fp
 801de52:	f7f8 fbc9 	bl	80165e8 <pbuf_add_header>
 801de56:	2800      	cmp	r0, #0
 801de58:	d03a      	beq.n	801ded0 <icmp_input+0xf0>
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801de5a:	8933      	ldrh	r3, [r6, #8]
 801de5c:	eb03 010a 	add.w	r1, r3, sl
 801de60:	b289      	uxth	r1, r1
        if (alloc_len < p->tot_len) {
 801de62:	428b      	cmp	r3, r1
 801de64:	d820      	bhi.n	801dea8 <icmp_input+0xc8>
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801de66:	f44f 7220 	mov.w	r2, #640	; 0x280
 801de6a:	200e      	movs	r0, #14
 801de6c:	f7f8 fc6a 	bl	8016744 <pbuf_alloc>
        if (r == NULL) {
 801de70:	4683      	mov	fp, r0
 801de72:	b1c8      	cbz	r0, 801dea8 <icmp_input+0xc8>
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801de74:	8942      	ldrh	r2, [r0, #10]
 801de76:	f104 0308 	add.w	r3, r4, #8
 801de7a:	429a      	cmp	r2, r3
 801de7c:	f0c0 808e 	bcc.w	801df9c <icmp_input+0x1bc>
        MEMCPY(r->payload, iphdr_in, hlen);
 801de80:	4649      	mov	r1, r9
 801de82:	4622      	mov	r2, r4
 801de84:	6840      	ldr	r0, [r0, #4]
 801de86:	f001 fda2 	bl	801f9ce <memcpy>
        if (pbuf_remove_header(r, hlen)) {
 801de8a:	4621      	mov	r1, r4
 801de8c:	4658      	mov	r0, fp
 801de8e:	f7f8 fbaf 	bl	80165f0 <pbuf_remove_header>
 801de92:	2800      	cmp	r0, #0
 801de94:	d07c      	beq.n	801df90 <icmp_input+0x1b0>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801de96:	4b47      	ldr	r3, [pc, #284]	; (801dfb4 <icmp_input+0x1d4>)
 801de98:	22b6      	movs	r2, #182	; 0xb6
 801de9a:	4947      	ldr	r1, [pc, #284]	; (801dfb8 <icmp_input+0x1d8>)
 801de9c:	4847      	ldr	r0, [pc, #284]	; (801dfbc <icmp_input+0x1dc>)
 801de9e:	f002 fd3b 	bl	8020918 <iprintf>
          pbuf_free(r);
 801dea2:	4658      	mov	r0, fp
 801dea4:	f7f8 fbe0 	bl	8016668 <pbuf_free>
  pbuf_free(p);
 801dea8:	4630      	mov	r0, r6
 801deaa:	f7f8 fbdd 	bl	8016668 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
 801deae:	f8b5 3074 	ldrh.w	r3, [r5, #116]	; 0x74
 801deb2:	3301      	adds	r3, #1
 801deb4:	f8a5 3074 	strh.w	r3, [r5, #116]	; 0x74
  return;
 801deb8:	e007      	b.n	801deca <icmp_input+0xea>
  pbuf_free(p);
 801deba:	4630      	mov	r0, r6
 801debc:	f7f8 fbd4 	bl	8016668 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
 801dec0:	f8b5 306a 	ldrh.w	r3, [r5, #106]	; 0x6a
 801dec4:	3301      	adds	r3, #1
 801dec6:	f8a5 306a 	strh.w	r3, [r5, #106]	; 0x6a
}
 801deca:	b005      	add	sp, #20
 801decc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801ded0:	4659      	mov	r1, fp
 801ded2:	4630      	mov	r0, r6
 801ded4:	f7f8 fb8c 	bl	80165f0 <pbuf_remove_header>
 801ded8:	2800      	cmp	r0, #0
 801deda:	d152      	bne.n	801df82 <icmp_input+0x1a2>
      if (pbuf_add_header(p, hlen)) {
 801dedc:	4621      	mov	r1, r4
 801dede:	4630      	mov	r0, r6
      iecho = (struct icmp_echo_hdr *)p->payload;
 801dee0:	f8d6 9004 	ldr.w	r9, [r6, #4]
      if (pbuf_add_header(p, hlen)) {
 801dee4:	f7f8 fb80 	bl	80165e8 <pbuf_add_header>
 801dee8:	bb60      	cbnz	r0, 801df44 <icmp_input+0x164>
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801deea:	6874      	ldr	r4, [r6, #4]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 801deec:	f64f 72f7 	movw	r2, #65527	; 0xfff7
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801def0:	e9d7 3104 	ldrd	r3, r1, [r7, #16]
        IPH_CHKSUM_SET(iphdr, 0);
 801def4:	2700      	movs	r7, #0
        ip4_addr_copy(iphdr->src, *src);
 801def6:	60e1      	str	r1, [r4, #12]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 801def8:	4651      	mov	r1, sl
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801defa:	6123      	str	r3, [r4, #16]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 801defc:	f8b9 3002 	ldrh.w	r3, [r9, #2]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801df00:	f889 0000 	strb.w	r0, [r9]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 801df04:	4620      	mov	r0, r4
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 801df06:	4293      	cmp	r3, r2
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 801df08:	bf8c      	ite	hi
 801df0a:	3309      	addhi	r3, #9
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 801df0c:	3308      	addls	r3, #8
 801df0e:	f8a9 3002 	strh.w	r3, [r9, #2]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801df12:	f04f 09ff 	mov.w	r9, #255	; 0xff
        IPH_CHKSUM_SET(iphdr, 0);
 801df16:	72a7      	strb	r7, [r4, #10]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801df18:	f884 9008 	strb.w	r9, [r4, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801df1c:	72e7      	strb	r7, [r4, #11]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 801df1e:	f7f7 faf3 	bl	8015508 <inet_chksum>
        ICMP_STATS_INC(icmp.xmit);
 801df22:	f8b5 2060 	ldrh.w	r2, [r5, #96]	; 0x60
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801df26:	2101      	movs	r1, #1
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 801df28:	8160      	strh	r0, [r4, #10]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801df2a:	464b      	mov	r3, r9
 801df2c:	9700      	str	r7, [sp, #0]
        ICMP_STATS_INC(icmp.xmit);
 801df2e:	1854      	adds	r4, r2, r1
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801df30:	9101      	str	r1, [sp, #4]
 801df32:	463a      	mov	r2, r7
 801df34:	f8cd 8008 	str.w	r8, [sp, #8]
 801df38:	4630      	mov	r0, r6
 801df3a:	4921      	ldr	r1, [pc, #132]	; (801dfc0 <icmp_input+0x1e0>)
        ICMP_STATS_INC(icmp.xmit);
 801df3c:	f8a5 4060 	strh.w	r4, [r5, #96]	; 0x60
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801df40:	f000 fa7c 	bl	801e43c <ip4_output_if>
  pbuf_free(p);
 801df44:	4630      	mov	r0, r6
}
 801df46:	b005      	add	sp, #20
 801df48:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 801df4c:	f7f8 bb8c 	b.w	8016668 <pbuf_free>
      ICMP_STATS_INC(icmp.proterr);
 801df50:	f8b5 2070 	ldrh.w	r2, [r5, #112]	; 0x70
  pbuf_free(p);
 801df54:	4630      	mov	r0, r6
      ICMP_STATS_INC(icmp.drop);
 801df56:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
      ICMP_STATS_INC(icmp.proterr);
 801df5a:	3201      	adds	r2, #1
      ICMP_STATS_INC(icmp.drop);
 801df5c:	3301      	adds	r3, #1
      ICMP_STATS_INC(icmp.proterr);
 801df5e:	f8a5 2070 	strh.w	r2, [r5, #112]	; 0x70
      ICMP_STATS_INC(icmp.drop);
 801df62:	f8a5 3066 	strh.w	r3, [r5, #102]	; 0x66
}
 801df66:	b005      	add	sp, #20
 801df68:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 801df6c:	f7f8 bb7c 	b.w	8016668 <pbuf_free>
          pbuf_free(p);
 801df70:	4630      	mov	r0, r6
 801df72:	f7f8 fb79 	bl	8016668 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
 801df76:	f8b5 3068 	ldrh.w	r3, [r5, #104]	; 0x68
 801df7a:	3301      	adds	r3, #1
 801df7c:	f8a5 3068 	strh.w	r3, [r5, #104]	; 0x68
          return;
 801df80:	e7a3      	b.n	801deca <icmp_input+0xea>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801df82:	4b0c      	ldr	r3, [pc, #48]	; (801dfb4 <icmp_input+0x1d4>)
 801df84:	22c7      	movs	r2, #199	; 0xc7
 801df86:	490f      	ldr	r1, [pc, #60]	; (801dfc4 <icmp_input+0x1e4>)
 801df88:	480c      	ldr	r0, [pc, #48]	; (801dfbc <icmp_input+0x1dc>)
 801df8a:	f002 fcc5 	bl	8020918 <iprintf>
          goto icmperr;
 801df8e:	e78b      	b.n	801dea8 <icmp_input+0xc8>
        if (pbuf_copy(r, p) != ERR_OK) {
 801df90:	4631      	mov	r1, r6
 801df92:	4658      	mov	r0, fp
 801df94:	f7f8 fd4e 	bl	8016a34 <pbuf_copy>
 801df98:	b118      	cbz	r0, 801dfa2 <icmp_input+0x1c2>
          pbuf_free(r);
 801df9a:	4658      	mov	r0, fp
 801df9c:	f7f8 fb64 	bl	8016668 <pbuf_free>
          goto icmperr;
 801dfa0:	e782      	b.n	801dea8 <icmp_input+0xc8>
        pbuf_free(p);
 801dfa2:	4630      	mov	r0, r6
 801dfa4:	465e      	mov	r6, fp
 801dfa6:	f7f8 fb5f 	bl	8016668 <pbuf_free>
 801dfaa:	e797      	b.n	801dedc <icmp_input+0xfc>
 801dfac:	2003611c 	.word	0x2003611c
 801dfb0:	20026a24 	.word	0x20026a24
 801dfb4:	0803f3d4 	.word	0x0803f3d4
 801dfb8:	0803f368 	.word	0x0803f368
 801dfbc:	08026800 	.word	0x08026800
 801dfc0:	20026a38 	.word	0x20026a38
 801dfc4:	0803f3a0 	.word	0x0803f3a0

0801dfc8 <icmp_dest_unreach>:
  icmp_send_response(p, ICMP_DUR, t);
 801dfc8:	460a      	mov	r2, r1
 801dfca:	3004      	adds	r0, #4
 801dfcc:	2103      	movs	r1, #3
 801dfce:	f7ff be9d 	b.w	801dd0c <icmp_send_response.isra.0>
 801dfd2:	bf00      	nop

0801dfd4 <icmp_time_exceeded>:
  icmp_send_response(p, ICMP_TE, t);
 801dfd4:	460a      	mov	r2, r1
 801dfd6:	3004      	adds	r0, #4
 801dfd8:	210b      	movs	r1, #11
 801dfda:	f7ff be97 	b.w	801dd0c <icmp_send_response.isra.0>
 801dfde:	bf00      	nop

0801dfe0 <ip4_input_accept.part.0>:
}
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
 801dfe0:	b508      	push	{r3, lr}
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801dfe2:	6843      	ldr	r3, [r0, #4]
 801dfe4:	b16b      	cbz	r3, 801e002 <ip4_input_accept.part.0+0x22>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801dfe6:	4a08      	ldr	r2, [pc, #32]	; (801e008 <ip4_input_accept.part.0+0x28>)
 801dfe8:	6952      	ldr	r2, [r2, #20]
 801dfea:	4293      	cmp	r3, r2
 801dfec:	d007      	beq.n	801dffe <ip4_input_accept.part.0+0x1e>
 801dfee:	4601      	mov	r1, r0
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801dff0:	4610      	mov	r0, r2
 801dff2:	f000 fa35 	bl	801e460 <ip4_addr_isbroadcast_u32>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801dff6:	3000      	adds	r0, #0
 801dff8:	bf18      	it	ne
 801dffa:	2001      	movne	r0, #1
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
}
 801dffc:	bd08      	pop	{r3, pc}
      return 1;
 801dffe:	2001      	movs	r0, #1
}
 801e000:	bd08      	pop	{r3, pc}
  return 0;
 801e002:	4618      	mov	r0, r3
}
 801e004:	bd08      	pop	{r3, pc}
 801e006:	bf00      	nop
 801e008:	20026a24 	.word	0x20026a24

0801e00c <ip4_route>:
  NETIF_FOREACH(netif) {
 801e00c:	4b18      	ldr	r3, [pc, #96]	; (801e070 <ip4_route+0x64>)
{
 801e00e:	b430      	push	{r4, r5}
  NETIF_FOREACH(netif) {
 801e010:	681b      	ldr	r3, [r3, #0]
 801e012:	b1ab      	cbz	r3, 801e040 <ip4_route+0x34>
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801e014:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 801e018:	07d4      	lsls	r4, r2, #31
 801e01a:	d5f9      	bpl.n	801e010 <ip4_route+0x4>
 801e01c:	0751      	lsls	r1, r2, #29
 801e01e:	d5f7      	bpl.n	801e010 <ip4_route+0x4>
 801e020:	6859      	ldr	r1, [r3, #4]
 801e022:	2900      	cmp	r1, #0
 801e024:	d0f4      	beq.n	801e010 <ip4_route+0x4>
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801e026:	6804      	ldr	r4, [r0, #0]
 801e028:	689d      	ldr	r5, [r3, #8]
 801e02a:	4061      	eors	r1, r4
 801e02c:	4229      	tst	r1, r5
 801e02e:	d004      	beq.n	801e03a <ip4_route+0x2e>
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801e030:	0792      	lsls	r2, r2, #30
 801e032:	d4ed      	bmi.n	801e010 <ip4_route+0x4>
 801e034:	68da      	ldr	r2, [r3, #12]
 801e036:	4294      	cmp	r4, r2
 801e038:	d1ea      	bne.n	801e010 <ip4_route+0x4>
}
 801e03a:	4618      	mov	r0, r3
 801e03c:	bc30      	pop	{r4, r5}
 801e03e:	4770      	bx	lr
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801e040:	4b0c      	ldr	r3, [pc, #48]	; (801e074 <ip4_route+0x68>)
 801e042:	681b      	ldr	r3, [r3, #0]
 801e044:	b153      	cbz	r3, 801e05c <ip4_route+0x50>
 801e046:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 801e04a:	f002 0205 	and.w	r2, r2, #5
 801e04e:	2a05      	cmp	r2, #5
 801e050:	d104      	bne.n	801e05c <ip4_route+0x50>
 801e052:	685a      	ldr	r2, [r3, #4]
 801e054:	b112      	cbz	r2, 801e05c <ip4_route+0x50>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801e056:	7802      	ldrb	r2, [r0, #0]
 801e058:	2a7f      	cmp	r2, #127	; 0x7f
 801e05a:	d1ee      	bne.n	801e03a <ip4_route+0x2e>
    IP_STATS_INC(ip.rterr);
 801e05c:	4906      	ldr	r1, [pc, #24]	; (801e078 <ip4_route+0x6c>)
    return NULL;
 801e05e:	2300      	movs	r3, #0
    IP_STATS_INC(ip.rterr);
 801e060:	f8b1 2056 	ldrh.w	r2, [r1, #86]	; 0x56
}
 801e064:	4618      	mov	r0, r3
    IP_STATS_INC(ip.rterr);
 801e066:	3201      	adds	r2, #1
}
 801e068:	bc30      	pop	{r4, r5}
    IP_STATS_INC(ip.rterr);
 801e06a:	f8a1 2056 	strh.w	r2, [r1, #86]	; 0x56
}
 801e06e:	4770      	bx	lr
 801e070:	20036110 	.word	0x20036110
 801e074:	20036114 	.word	0x20036114
 801e078:	2003611c 	.word	0x2003611c

0801e07c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801e07c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  raw_input_state_t raw_status;
#endif /* LWIP_RAW */

  LWIP_ASSERT_CORE_LOCKED();

  IP_STATS_INC(ip.recv);
 801e080:	4c94      	ldr	r4, [pc, #592]	; (801e2d4 <ip4_input+0x258>)
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801e082:	6847      	ldr	r7, [r0, #4]
  IP_STATS_INC(ip.recv);
 801e084:	f8b4 304a 	ldrh.w	r3, [r4, #74]	; 0x4a
 801e088:	3301      	adds	r3, #1
 801e08a:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
  if (IPH_V(iphdr) != 4) {
 801e08e:	783b      	ldrb	r3, [r7, #0]
 801e090:	091a      	lsrs	r2, r3, #4
 801e092:	2a04      	cmp	r2, #4
 801e094:	d00e      	beq.n	801e0b4 <ip4_input+0x38>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801e096:	f7f8 fae7 	bl	8016668 <pbuf_free>
    IP_STATS_INC(ip.err);
 801e09a:	f8b4 205c 	ldrh.w	r2, [r4, #92]	; 0x5c
    IP_STATS_INC(ip.drop);
 801e09e:	f8b4 304e 	ldrh.w	r3, [r4, #78]	; 0x4e
    IP_STATS_INC(ip.err);
 801e0a2:	3201      	adds	r2, #1
    IP_STATS_INC(ip.drop);
 801e0a4:	3301      	adds	r3, #1
    IP_STATS_INC(ip.err);
 801e0a6:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
    IP_STATS_INC(ip.drop);
 801e0aa:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  ip_data.current_ip_header_tot_len = 0;
  ip4_addr_set_any(ip4_current_src_addr());
  ip4_addr_set_any(ip4_current_dest_addr());

  return ERR_OK;
}
 801e0ae:	2000      	movs	r0, #0
 801e0b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801e0b4:	f003 030f 	and.w	r3, r3, #15
 801e0b8:	4606      	mov	r6, r0
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801e0ba:	8878      	ldrh	r0, [r7, #2]
 801e0bc:	4688      	mov	r8, r1
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801e0be:	009d      	lsls	r5, r3, #2
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801e0c0:	f7f6 fc64 	bl	801498c <lwip_htons>
  if (iphdr_len < p->tot_len) {
 801e0c4:	8933      	ldrh	r3, [r6, #8]
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801e0c6:	4681      	mov	r9, r0
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801e0c8:	fa1f fa85 	uxth.w	sl, r5
  if (iphdr_len < p->tot_len) {
 801e0cc:	4283      	cmp	r3, r0
 801e0ce:	f200 80aa 	bhi.w	801e226 <ip4_input+0x1aa>
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801e0d2:	8973      	ldrh	r3, [r6, #10]
 801e0d4:	4553      	cmp	r3, sl
 801e0d6:	f0c0 8096 	bcc.w	801e206 <ip4_input+0x18a>
 801e0da:	8933      	ldrh	r3, [r6, #8]
 801e0dc:	454b      	cmp	r3, r9
 801e0de:	f0c0 8092 	bcc.w	801e206 <ip4_input+0x18a>
 801e0e2:	f1ba 0f13 	cmp.w	sl, #19
 801e0e6:	f240 808e 	bls.w	801e206 <ip4_input+0x18a>
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801e0ea:	693b      	ldr	r3, [r7, #16]
 801e0ec:	f8df a1ec 	ldr.w	sl, [pc, #492]	; 801e2dc <ip4_input+0x260>
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801e0f0:	f003 01f0 	and.w	r1, r3, #240	; 0xf0
 801e0f4:	f898 2035 	ldrb.w	r2, [r8, #53]	; 0x35
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801e0f8:	f8ca 3014 	str.w	r3, [sl, #20]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801e0fc:	29e0      	cmp	r1, #224	; 0xe0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801e0fe:	68f8      	ldr	r0, [r7, #12]
 801e100:	f002 0201 	and.w	r2, r2, #1
 801e104:	f8ca 0010 	str.w	r0, [sl, #16]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801e108:	f000 80b9 	beq.w	801e27e <ip4_input+0x202>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801e10c:	2a00      	cmp	r2, #0
 801e10e:	f040 808f 	bne.w	801e230 <ip4_input+0x1b4>
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801e112:	b2db      	uxtb	r3, r3
 801e114:	2b7f      	cmp	r3, #127	; 0x7f
 801e116:	f000 8093 	beq.w	801e240 <ip4_input+0x1c4>
        NETIF_FOREACH(netif) {
 801e11a:	4b6f      	ldr	r3, [pc, #444]	; (801e2d8 <ip4_input+0x25c>)
 801e11c:	f8d3 9000 	ldr.w	r9, [r3]
 801e120:	f1b9 0f00 	cmp.w	r9, #0
 801e124:	d106      	bne.n	801e134 <ip4_input+0xb8>
 801e126:	e08b      	b.n	801e240 <ip4_input+0x1c4>
 801e128:	f8d9 9000 	ldr.w	r9, [r9]
 801e12c:	f1b9 0f00 	cmp.w	r9, #0
 801e130:	f000 8086 	beq.w	801e240 <ip4_input+0x1c4>
          if (netif == inp) {
 801e134:	45c8      	cmp	r8, r9
 801e136:	d0f7      	beq.n	801e128 <ip4_input+0xac>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801e138:	f899 3035 	ldrb.w	r3, [r9, #53]	; 0x35
 801e13c:	07db      	lsls	r3, r3, #31
 801e13e:	d5f3      	bpl.n	801e128 <ip4_input+0xac>
 801e140:	4648      	mov	r0, r9
 801e142:	f7ff ff4d 	bl	801dfe0 <ip4_input_accept.part.0>
          if (ip4_input_accept(netif)) {
 801e146:	2800      	cmp	r0, #0
 801e148:	d0ee      	beq.n	801e128 <ip4_input+0xac>
 801e14a:	f8da 0010 	ldr.w	r0, [sl, #16]
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 801e14e:	2800      	cmp	r0, #0
 801e150:	d17e      	bne.n	801e250 <ip4_input+0x1d4>
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801e152:	88fb      	ldrh	r3, [r7, #6]
 801e154:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 801e158:	b133      	cbz	r3, 801e168 <ip4_input+0xec>
    p = ip4_reass(p);
 801e15a:	4630      	mov	r0, r6
 801e15c:	f000 fb96 	bl	801e88c <ip4_reass>
    if (p == NULL) {
 801e160:	4606      	mov	r6, r0
 801e162:	2800      	cmp	r0, #0
 801e164:	d0a3      	beq.n	801e0ae <ip4_input+0x32>
    iphdr = (const struct ip_hdr *)p->payload;
 801e166:	6847      	ldr	r7, [r0, #4]
  ip_data.current_netif = netif;
 801e168:	f8ca 9000 	str.w	r9, [sl]
  raw_status = raw_input(p, inp);
 801e16c:	4641      	mov	r1, r8
  ip_data.current_input_netif = inp;
 801e16e:	f8ca 8004 	str.w	r8, [sl, #4]
  raw_status = raw_input(p, inp);
 801e172:	4630      	mov	r0, r6
  ip_data.current_ip4_header = iphdr;
 801e174:	f8ca 7008 	str.w	r7, [sl, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801e178:	783b      	ldrb	r3, [r7, #0]
 801e17a:	f003 030f 	and.w	r3, r3, #15
 801e17e:	009b      	lsls	r3, r3, #2
 801e180:	f8aa 300c 	strh.w	r3, [sl, #12]
  raw_status = raw_input(p, inp);
 801e184:	f7f8 fe34 	bl	8016df0 <raw_input>
  if (raw_status != RAW_INPUT_EATEN)
 801e188:	2801      	cmp	r0, #1
  raw_status = raw_input(p, inp);
 801e18a:	4683      	mov	fp, r0
  if (raw_status != RAW_INPUT_EATEN)
 801e18c:	d031      	beq.n	801e1f2 <ip4_input+0x176>
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801e18e:	4629      	mov	r1, r5
 801e190:	4630      	mov	r0, r6
 801e192:	f7f8 fa2d 	bl	80165f0 <pbuf_remove_header>
    switch (IPH_PROTO(iphdr)) {
 801e196:	7a7b      	ldrb	r3, [r7, #9]
 801e198:	2b06      	cmp	r3, #6
 801e19a:	f000 808b 	beq.w	801e2b4 <ip4_input+0x238>
 801e19e:	2b11      	cmp	r3, #17
 801e1a0:	f000 8092 	beq.w	801e2c8 <ip4_input+0x24c>
 801e1a4:	2b01      	cmp	r3, #1
 801e1a6:	f000 808a 	beq.w	801e2be <ip4_input+0x242>
        if (raw_status == RAW_INPUT_DELIVERED) {
 801e1aa:	f1bb 0f02 	cmp.w	fp, #2
 801e1ae:	d01d      	beq.n	801e1ec <ip4_input+0x170>
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801e1b0:	4649      	mov	r1, r9
 801e1b2:	f8da 0014 	ldr.w	r0, [sl, #20]
 801e1b6:	f000 f953 	bl	801e460 <ip4_addr_isbroadcast_u32>
 801e1ba:	b968      	cbnz	r0, 801e1d8 <ip4_input+0x15c>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801e1bc:	f8da 3014 	ldr.w	r3, [sl, #20]
 801e1c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801e1c4:	2be0      	cmp	r3, #224	; 0xe0
 801e1c6:	d007      	beq.n	801e1d8 <ip4_input+0x15c>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801e1c8:	4629      	mov	r1, r5
 801e1ca:	4630      	mov	r0, r6
 801e1cc:	f7f8 fa44 	bl	8016658 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801e1d0:	2102      	movs	r1, #2
 801e1d2:	4630      	mov	r0, r6
 801e1d4:	f7ff fef8 	bl	801dfc8 <icmp_dest_unreach>
          IP_STATS_INC(ip.proterr);
 801e1d8:	f8b4 2058 	ldrh.w	r2, [r4, #88]	; 0x58
          IP_STATS_INC(ip.drop);
 801e1dc:	f8b4 304e 	ldrh.w	r3, [r4, #78]	; 0x4e
          IP_STATS_INC(ip.proterr);
 801e1e0:	3201      	adds	r2, #1
          IP_STATS_INC(ip.drop);
 801e1e2:	3301      	adds	r3, #1
          IP_STATS_INC(ip.proterr);
 801e1e4:	f8a4 2058 	strh.w	r2, [r4, #88]	; 0x58
          IP_STATS_INC(ip.drop);
 801e1e8:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
        pbuf_free(p);
 801e1ec:	4630      	mov	r0, r6
 801e1ee:	f7f8 fa3b 	bl	8016668 <pbuf_free>
  ip_data.current_netif = NULL;
 801e1f2:	2300      	movs	r3, #0
  ip_data.current_input_netif = NULL;
 801e1f4:	e9ca 3300 	strd	r3, r3, [sl]
  ip_data.current_ip4_header = NULL;
 801e1f8:	f8ca 3008 	str.w	r3, [sl, #8]
  ip_data.current_ip_header_tot_len = 0;
 801e1fc:	f8aa 300c 	strh.w	r3, [sl, #12]
  ip4_addr_set_any(ip4_current_dest_addr());
 801e200:	e9ca 3304 	strd	r3, r3, [sl, #16]
  return ERR_OK;
 801e204:	e753      	b.n	801e0ae <ip4_input+0x32>
    pbuf_free(p);
 801e206:	4630      	mov	r0, r6
 801e208:	f7f8 fa2e 	bl	8016668 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
 801e20c:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
    IP_STATS_INC(ip.drop);
 801e210:	f8b4 304e 	ldrh.w	r3, [r4, #78]	; 0x4e
}
 801e214:	2000      	movs	r0, #0
    IP_STATS_INC(ip.lenerr);
 801e216:	3201      	adds	r2, #1
    IP_STATS_INC(ip.drop);
 801e218:	3301      	adds	r3, #1
    IP_STATS_INC(ip.lenerr);
 801e21a:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    IP_STATS_INC(ip.drop);
 801e21e:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
}
 801e222:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    pbuf_realloc(p, iphdr_len);
 801e226:	4601      	mov	r1, r0
 801e228:	4630      	mov	r0, r6
 801e22a:	f7f8 fb29 	bl	8016880 <pbuf_realloc>
 801e22e:	e750      	b.n	801e0d2 <ip4_input+0x56>
 801e230:	4640      	mov	r0, r8
 801e232:	f7ff fed5 	bl	801dfe0 <ip4_input_accept.part.0>
    if (ip4_input_accept(inp)) {
 801e236:	b3d0      	cbz	r0, 801e2ae <ip4_input+0x232>
 801e238:	f8da 0010 	ldr.w	r0, [sl, #16]
 801e23c:	46c1      	mov	r9, r8
 801e23e:	e786      	b.n	801e14e <ip4_input+0xd2>
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 801e240:	7a7b      	ldrb	r3, [r7, #9]
 801e242:	2b11      	cmp	r3, #17
 801e244:	d023      	beq.n	801e28e <ip4_input+0x212>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 801e246:	f8da 0010 	ldr.w	r0, [sl, #16]
 801e24a:	b178      	cbz	r0, 801e26c <ip4_input+0x1f0>
 801e24c:	f04f 0900 	mov.w	r9, #0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801e250:	4641      	mov	r1, r8
 801e252:	f000 f905 	bl	801e460 <ip4_addr_isbroadcast_u32>
 801e256:	bb08      	cbnz	r0, 801e29c <ip4_input+0x220>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801e258:	f8da 3010 	ldr.w	r3, [sl, #16]
 801e25c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801e260:	2be0      	cmp	r3, #224	; 0xe0
 801e262:	d01b      	beq.n	801e29c <ip4_input+0x220>
  if (netif == NULL) {
 801e264:	f1b9 0f00 	cmp.w	r9, #0
 801e268:	f47f af73 	bne.w	801e152 <ip4_input+0xd6>
      IP_STATS_INC(ip.drop);
 801e26c:	f8b4 304e 	ldrh.w	r3, [r4, #78]	; 0x4e
    pbuf_free(p);
 801e270:	4630      	mov	r0, r6
      IP_STATS_INC(ip.drop);
 801e272:	3301      	adds	r3, #1
 801e274:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
    pbuf_free(p);
 801e278:	f7f8 f9f6 	bl	8016668 <pbuf_free>
    return ERR_OK;
 801e27c:	e717      	b.n	801e0ae <ip4_input+0x32>
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801e27e:	2a00      	cmp	r2, #0
 801e280:	d0de      	beq.n	801e240 <ip4_input+0x1c4>
 801e282:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801e286:	2b00      	cmp	r3, #0
 801e288:	d0da      	beq.n	801e240 <ip4_input+0x1c4>
 801e28a:	46c1      	mov	r9, r8
 801e28c:	e75f      	b.n	801e14e <ip4_input+0xd2>
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 801e28e:	197b      	adds	r3, r7, r5
 801e290:	885b      	ldrh	r3, [r3, #2]
 801e292:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 801e296:	d1d6      	bne.n	801e246 <ip4_input+0x1ca>
 801e298:	46c1      	mov	r9, r8
 801e29a:	e75a      	b.n	801e152 <ip4_input+0xd6>
      pbuf_free(p);
 801e29c:	4630      	mov	r0, r6
 801e29e:	f7f8 f9e3 	bl	8016668 <pbuf_free>
      IP_STATS_INC(ip.drop);
 801e2a2:	f8b4 304e 	ldrh.w	r3, [r4, #78]	; 0x4e
 801e2a6:	3301      	adds	r3, #1
 801e2a8:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
      return ERR_OK;
 801e2ac:	e6ff      	b.n	801e0ae <ip4_input+0x32>
 801e2ae:	f8da 3014 	ldr.w	r3, [sl, #20]
 801e2b2:	e72e      	b.n	801e112 <ip4_input+0x96>
        tcp_input(p, inp);
 801e2b4:	4641      	mov	r1, r8
 801e2b6:	4630      	mov	r0, r6
 801e2b8:	f7fa ff04 	bl	80190c4 <tcp_input>
        break;
 801e2bc:	e799      	b.n	801e1f2 <ip4_input+0x176>
        icmp_input(p, inp);
 801e2be:	4641      	mov	r1, r8
 801e2c0:	4630      	mov	r0, r6
 801e2c2:	f7ff fd8d 	bl	801dde0 <icmp_input>
        break;
 801e2c6:	e794      	b.n	801e1f2 <ip4_input+0x176>
        udp_input(p, inp);
 801e2c8:	4641      	mov	r1, r8
 801e2ca:	4630      	mov	r0, r6
 801e2cc:	f7fd f98e 	bl	801b5ec <udp_input>
        break;
 801e2d0:	e78f      	b.n	801e1f2 <ip4_input+0x176>
 801e2d2:	bf00      	nop
 801e2d4:	2003611c 	.word	0x2003611c
 801e2d8:	20036110 	.word	0x20036110
 801e2dc:	20026a24 	.word	0x20026a24

0801e2e0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801e2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e2e4:	461c      	mov	r4, r3
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801e2e6:	7b83      	ldrb	r3, [r0, #14]
{
 801e2e8:	b085      	sub	sp, #20
 801e2ea:	4606      	mov	r6, r0
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801e2ec:	2b01      	cmp	r3, #1
{
 801e2ee:	468a      	mov	sl, r1
 801e2f0:	4617      	mov	r7, r2
 801e2f2:	f89d 9038 	ldrb.w	r9, [sp, #56]	; 0x38
 801e2f6:	f89d b03c 	ldrb.w	fp, [sp, #60]	; 0x3c
 801e2fa:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801e2fe:	d15f      	bne.n	801e3c0 <ip4_output_if_src+0xe0>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801e300:	2f00      	cmp	r7, #0
 801e302:	d066      	beq.n	801e3d2 <ip4_output_if_src+0xf2>
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801e304:	2114      	movs	r1, #20
 801e306:	4630      	mov	r0, r6
 801e308:	f7f8 f96e 	bl	80165e8 <pbuf_add_header>
 801e30c:	2800      	cmp	r0, #0
 801e30e:	d17d      	bne.n	801e40c <ip4_output_if_src+0x12c>
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
    }

    iphdr = (struct ip_hdr *)p->payload;
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801e310:	8973      	ldrh	r3, [r6, #10]
    iphdr = (struct ip_hdr *)p->payload;
 801e312:	6875      	ldr	r5, [r6, #4]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801e314:	2b13      	cmp	r3, #19
 801e316:	d965      	bls.n	801e3e4 <ip4_output_if_src+0x104>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801e318:	722c      	strb	r4, [r5, #8]
    IPH_PROTO_SET(iphdr, proto);
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 801e31a:	ea4b 2404 	orr.w	r4, fp, r4, lsl #8
    IPH_PROTO_SET(iphdr, proto);
 801e31e:	f885 b009 	strb.w	fp, [r5, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801e322:	f04f 0c45 	mov.w	ip, #69	; 0x45
    ip4_addr_copy(iphdr->dest, *dest);
 801e326:	683b      	ldr	r3, [r7, #0]
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 801e328:	1221      	asrs	r1, r4, #8
    IPH_TOS_SET(iphdr, tos);
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 801e32a:	ea4f 2209 	mov.w	r2, r9, lsl #8
    IPH_TOS_SET(iphdr, tos);
 801e32e:	f885 9001 	strb.w	r9, [r5, #1]
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
 801e332:	0c18      	lsrs	r0, r3, #16
    ip4_addr_copy(iphdr->dest, *dest);
 801e334:	612b      	str	r3, [r5, #16]
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 801e336:	ea41 2404 	orr.w	r4, r1, r4, lsl #8
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 801e33a:	ea42 020c 	orr.w	r2, r2, ip
 801e33e:	fa10 f383 	uxtah	r3, r0, r3
    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801e342:	f885 c000 	strb.w	ip, [r5]
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 801e346:	b2a1      	uxth	r1, r4
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801e348:	8930      	ldrh	r0, [r6, #8]
 801e34a:	eb02 0903 	add.w	r9, r2, r3
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801e34e:	4c34      	ldr	r4, [pc, #208]	; (801e420 <ip4_output_if_src+0x140>)
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 801e350:	9101      	str	r1, [sp, #4]
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801e352:	f7f6 fb1b 	bl	801498c <lwip_htons>
    IPH_OFFSET_SET(iphdr, 0);
 801e356:	2300      	movs	r3, #0
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801e358:	4683      	mov	fp, r0
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801e35a:	8820      	ldrh	r0, [r4, #0]
    IPH_OFFSET_SET(iphdr, 0);
 801e35c:	71ab      	strb	r3, [r5, #6]
 801e35e:	71eb      	strb	r3, [r5, #7]
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801e360:	f8a5 b002 	strh.w	fp, [r5, #2]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801e364:	f7f6 fb12 	bl	801498c <lwip_htons>
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801e368:	8823      	ldrh	r3, [r4, #0]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801e36a:	80a8      	strh	r0, [r5, #4]
    ++ip_id;
 801e36c:	3301      	adds	r3, #1

    if (src == NULL) {
 801e36e:	9901      	ldr	r1, [sp, #4]
    ++ip_id;
 801e370:	8023      	strh	r3, [r4, #0]
    if (src == NULL) {
 801e372:	f1ba 0f00 	cmp.w	sl, #0
 801e376:	d03d      	beq.n	801e3f4 <ip4_output_if_src+0x114>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801e378:	f8da 3000 	ldr.w	r3, [sl]
 801e37c:	60eb      	str	r3, [r5, #12]
    }

#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->src) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->src) >> 16;
 801e37e:	eb01 0409 	add.w	r4, r1, r9
 801e382:	445c      	add	r4, fp
 801e384:	4420      	add	r0, r4
 801e386:	fa10 f083 	uxtah	r0, r0, r3
 801e38a:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    chk_sum = (chk_sum >> 16) + (chk_sum & 0xFFFF);
 801e38e:	b283      	uxth	r3, r0
 801e390:	eb03 4010 	add.w	r0, r3, r0, lsr #16
    chk_sum = (chk_sum >> 16) + chk_sum;
 801e394:	eb00 4010 	add.w	r0, r0, r0, lsr #16
    chk_sum = ~chk_sum;
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_IP) {
      iphdr->_chksum = (u16_t)chk_sum; /* network order */
 801e398:	43c0      	mvns	r0, r0
 801e39a:	8168      	strh	r0, [r5, #10]
    iphdr = (struct ip_hdr *)p->payload;
    ip4_addr_copy(dest_addr, iphdr->dest);
    dest = &dest_addr;
  }

  IP_STATS_INC(ip.xmit);
 801e39c:	4a21      	ldr	r2, [pc, #132]	; (801e424 <ip4_output_if_src+0x144>)
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801e39e:	f8b8 102c 	ldrh.w	r1, [r8, #44]	; 0x2c
  IP_STATS_INC(ip.xmit);
 801e3a2:	f8b2 3048 	ldrh.w	r3, [r2, #72]	; 0x48
 801e3a6:	3301      	adds	r3, #1
 801e3a8:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
    return ip4_frag(p, netif, dest);
 801e3ac:	463a      	mov	r2, r7
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801e3ae:	bb29      	cbnz	r1, 801e3fc <ip4_output_if_src+0x11c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801e3b0:	4631      	mov	r1, r6
 801e3b2:	f8d8 3014 	ldr.w	r3, [r8, #20]
 801e3b6:	4640      	mov	r0, r8
 801e3b8:	4798      	blx	r3
}
 801e3ba:	b005      	add	sp, #20
 801e3bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801e3c0:	4b19      	ldr	r3, [pc, #100]	; (801e428 <ip4_output_if_src+0x148>)
 801e3c2:	f44f 7255 	mov.w	r2, #852	; 0x354
 801e3c6:	4919      	ldr	r1, [pc, #100]	; (801e42c <ip4_output_if_src+0x14c>)
 801e3c8:	4819      	ldr	r0, [pc, #100]	; (801e430 <ip4_output_if_src+0x150>)
 801e3ca:	f002 faa5 	bl	8020918 <iprintf>
  if (dest != LWIP_IP_HDRINCL) {
 801e3ce:	2f00      	cmp	r7, #0
 801e3d0:	d198      	bne.n	801e304 <ip4_output_if_src+0x24>
    if (p->len < IP_HLEN) {
 801e3d2:	8973      	ldrh	r3, [r6, #10]
 801e3d4:	2b13      	cmp	r3, #19
 801e3d6:	d919      	bls.n	801e40c <ip4_output_if_src+0x12c>
    ip4_addr_copy(dest_addr, iphdr->dest);
 801e3d8:	6873      	ldr	r3, [r6, #4]
 801e3da:	af04      	add	r7, sp, #16
 801e3dc:	691b      	ldr	r3, [r3, #16]
 801e3de:	f847 3d04 	str.w	r3, [r7, #-4]!
 801e3e2:	e7db      	b.n	801e39c <ip4_output_if_src+0xbc>
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801e3e4:	4b10      	ldr	r3, [pc, #64]	; (801e428 <ip4_output_if_src+0x148>)
 801e3e6:	f240 3289 	movw	r2, #905	; 0x389
 801e3ea:	4912      	ldr	r1, [pc, #72]	; (801e434 <ip4_output_if_src+0x154>)
 801e3ec:	4810      	ldr	r0, [pc, #64]	; (801e430 <ip4_output_if_src+0x150>)
 801e3ee:	f002 fa93 	bl	8020918 <iprintf>
 801e3f2:	e791      	b.n	801e318 <ip4_output_if_src+0x38>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801e3f4:	4b10      	ldr	r3, [pc, #64]	; (801e438 <ip4_output_if_src+0x158>)
 801e3f6:	681b      	ldr	r3, [r3, #0]
 801e3f8:	60eb      	str	r3, [r5, #12]
 801e3fa:	e7c0      	b.n	801e37e <ip4_output_if_src+0x9e>
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801e3fc:	8933      	ldrh	r3, [r6, #8]
 801e3fe:	428b      	cmp	r3, r1
 801e400:	d9d6      	bls.n	801e3b0 <ip4_output_if_src+0xd0>
    return ip4_frag(p, netif, dest);
 801e402:	4641      	mov	r1, r8
 801e404:	4630      	mov	r0, r6
 801e406:	f000 fc91 	bl	801ed2c <ip4_frag>
 801e40a:	e7d6      	b.n	801e3ba <ip4_output_if_src+0xda>
      IP_STATS_INC(ip.err);
 801e40c:	4a05      	ldr	r2, [pc, #20]	; (801e424 <ip4_output_if_src+0x144>)
      return ERR_BUF;
 801e40e:	f06f 0001 	mvn.w	r0, #1
      IP_STATS_INC(ip.err);
 801e412:	f8b2 305c 	ldrh.w	r3, [r2, #92]	; 0x5c
 801e416:	3301      	adds	r3, #1
 801e418:	f8a2 305c 	strh.w	r3, [r2, #92]	; 0x5c
      return ERR_BUF;
 801e41c:	e7cd      	b.n	801e3ba <ip4_output_if_src+0xda>
 801e41e:	bf00      	nop
 801e420:	200226f6 	.word	0x200226f6
 801e424:	2003611c 	.word	0x2003611c
 801e428:	0803f438 	.word	0x0803f438
 801e42c:	0803f46c 	.word	0x0803f46c
 801e430:	08026800 	.word	0x08026800
 801e434:	0803f478 	.word	0x0803f478
 801e438:	0803f4f0 	.word	0x0803f4f0

0801e43c <ip4_output_if>:
{
 801e43c:	b4f0      	push	{r4, r5, r6, r7}
 801e43e:	9c06      	ldr	r4, [sp, #24]
 801e440:	f89d 5010 	ldrb.w	r5, [sp, #16]
 801e444:	f89d 6014 	ldrb.w	r6, [sp, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801e448:	b11a      	cbz	r2, 801e452 <ip4_output_if+0x16>
    if (ip4_addr_isany(src)) {
 801e44a:	b109      	cbz	r1, 801e450 <ip4_output_if+0x14>
 801e44c:	680f      	ldr	r7, [r1, #0]
 801e44e:	b907      	cbnz	r7, 801e452 <ip4_output_if+0x16>
      src_used = netif_ip4_addr(netif);
 801e450:	1d21      	adds	r1, r4, #4
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801e452:	9504      	str	r5, [sp, #16]
 801e454:	e9cd 6405 	strd	r6, r4, [sp, #20]
}
 801e458:	bcf0      	pop	{r4, r5, r6, r7}
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801e45a:	f7ff bf41 	b.w	801e2e0 <ip4_output_if_src>
 801e45e:	bf00      	nop

0801e460 <ip4_addr_isbroadcast_u32>:
{
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801e460:	1e43      	subs	r3, r0, #1
 801e462:	3303      	adds	r3, #3
 801e464:	d814      	bhi.n	801e490 <ip4_addr_isbroadcast_u32+0x30>
      (addr == IPADDR_ANY)) {
    return 1;
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801e466:	f891 3035 	ldrb.w	r3, [r1, #53]	; 0x35
 801e46a:	f013 0302 	ands.w	r3, r3, #2
 801e46e:	d00d      	beq.n	801e48c <ip4_addr_isbroadcast_u32+0x2c>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801e470:	684b      	ldr	r3, [r1, #4]
 801e472:	4283      	cmp	r3, r0
 801e474:	d00a      	beq.n	801e48c <ip4_addr_isbroadcast_u32+0x2c>
    return 0;
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801e476:	688a      	ldr	r2, [r1, #8]
 801e478:	4043      	eors	r3, r0
 801e47a:	4213      	tst	r3, r2
 801e47c:	d106      	bne.n	801e48c <ip4_addr_isbroadcast_u32+0x2c>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801e47e:	43d2      	mvns	r2, r2
 801e480:	ea32 0300 	bics.w	r3, r2, r0
    return 1;
 801e484:	bf0c      	ite	eq
 801e486:	2001      	moveq	r0, #1
 801e488:	2000      	movne	r0, #0
 801e48a:	4770      	bx	lr
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
    /* => network broadcast address */
    return 1;
  } else {
    return 0;
 801e48c:	2000      	movs	r0, #0
  }
}
 801e48e:	4770      	bx	lr
    return 1;
 801e490:	2001      	movs	r0, #1
 801e492:	4770      	bx	lr

0801e494 <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 801e494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e498:	b087      	sub	sp, #28
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;

  c = *cp;
 801e49a:	f890 b000 	ldrb.w	fp, [r0]
{
 801e49e:	4604      	mov	r4, r0
 801e4a0:	9101      	str	r1, [sp, #4]
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 801e4a2:	f001 fa55 	bl	801f950 <__locale_ctype_ptr>
 801e4a6:	4458      	add	r0, fp
  u32_t *pp = parts;
 801e4a8:	f10d 0a08 	add.w	sl, sp, #8
    if (!lwip_isdigit(c)) {
 801e4ac:	7842      	ldrb	r2, [r0, #1]
 801e4ae:	0751      	lsls	r1, r2, #29
 801e4b0:	d542      	bpl.n	801e538 <ip4addr_aton+0xa4>
      return 0;
    }
    val = 0;
    base = 10;
    if (c == '0') {
 801e4b2:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
 801e4b6:	d044      	beq.n	801e542 <ip4addr_aton+0xae>
    base = 10;
 801e4b8:	f04f 080a 	mov.w	r8, #10
 801e4bc:	4625      	mov	r5, r4
      c = *++cp;
      if (c == 'x' || c == 'X') {
        base = 16;
        c = *++cp;
      } else {
        base = 8;
 801e4be:	2400      	movs	r4, #0
 801e4c0:	e004      	b.n	801e4cc <ip4addr_aton+0x38>
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
        val = (val * base) + (u32_t)(c - '0');
 801e4c2:	f1a1 0430 	sub.w	r4, r1, #48	; 0x30
        c = *++cp;
 801e4c6:	f895 b001 	ldrb.w	fp, [r5, #1]
 801e4ca:	3501      	adds	r5, #1
      if (lwip_isdigit(c)) {
 801e4cc:	f10b 0601 	add.w	r6, fp, #1
 801e4d0:	f001 fa3e 	bl	801f950 <__locale_ctype_ptr>
      } else if (base == 16 && lwip_isxdigit(c)) {
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801e4d4:	f10b 070a 	add.w	r7, fp, #10
        val = (val * base) + (u32_t)(c - '0');
 801e4d8:	fb04 b108 	mla	r1, r4, r8, fp
      if (lwip_isdigit(c)) {
 801e4dc:	5d82      	ldrb	r2, [r0, r6]
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801e4de:	ea4f 1904 	mov.w	r9, r4, lsl #4
      if (lwip_isdigit(c)) {
 801e4e2:	0752      	lsls	r2, r2, #29
 801e4e4:	d4ed      	bmi.n	801e4c2 <ip4addr_aton+0x2e>
      } else if (base == 16 && lwip_isxdigit(c)) {
 801e4e6:	f1b8 0f10 	cmp.w	r8, #16
 801e4ea:	d114      	bne.n	801e516 <ip4addr_aton+0x82>
 801e4ec:	f001 fa30 	bl	801f950 <__locale_ctype_ptr>
 801e4f0:	5d82      	ldrb	r2, [r0, r6]
 801e4f2:	f012 0f44 	tst.w	r2, #68	; 0x44
 801e4f6:	d00e      	beq.n	801e516 <ip4addr_aton+0x82>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801e4f8:	f001 fa2a 	bl	801f950 <__locale_ctype_ptr>
 801e4fc:	5d82      	ldrb	r2, [r0, r6]
        c = *++cp;
 801e4fe:	f895 b001 	ldrb.w	fp, [r5, #1]
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801e502:	f002 0203 	and.w	r2, r2, #3
 801e506:	2a02      	cmp	r2, #2
 801e508:	bf0c      	ite	eq
 801e50a:	2461      	moveq	r4, #97	; 0x61
 801e50c:	2441      	movne	r4, #65	; 0x41
 801e50e:	1b3c      	subs	r4, r7, r4
 801e510:	ea44 0409 	orr.w	r4, r4, r9
 801e514:	e7d9      	b.n	801e4ca <ip4addr_aton+0x36>
      } else {
        break;
      }
    }
    if (c == '.') {
 801e516:	f1bb 0f2e 	cmp.w	fp, #46	; 0x2e
 801e51a:	d122      	bne.n	801e562 <ip4addr_aton+0xce>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 801e51c:	ab05      	add	r3, sp, #20
 801e51e:	459a      	cmp	sl, r3
 801e520:	d00a      	beq.n	801e538 <ip4addr_aton+0xa4>
        return 0;
      }
      *pp++ = val;
      c = *++cp;
 801e522:	f895 b001 	ldrb.w	fp, [r5, #1]
      *pp++ = val;
 801e526:	f84a 4b04 	str.w	r4, [sl], #4
    if (!lwip_isdigit(c)) {
 801e52a:	f001 fa11 	bl	801f950 <__locale_ctype_ptr>
 801e52e:	4458      	add	r0, fp
      c = *++cp;
 801e530:	1c6c      	adds	r4, r5, #1
    if (!lwip_isdigit(c)) {
 801e532:	7842      	ldrb	r2, [r0, #1]
 801e534:	0751      	lsls	r1, r2, #29
 801e536:	d4bc      	bmi.n	801e4b2 <ip4addr_aton+0x1e>
      return 0;
 801e538:	2300      	movs	r3, #0
  }
  if (addr) {
    ip4_addr_set_u32(addr, lwip_htonl(val));
  }
  return 1;
}
 801e53a:	4618      	mov	r0, r3
 801e53c:	b007      	add	sp, #28
 801e53e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      c = *++cp;
 801e542:	f894 b001 	ldrb.w	fp, [r4, #1]
      if (c == 'x' || c == 'X') {
 801e546:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801e54a:	2a58      	cmp	r2, #88	; 0x58
 801e54c:	d003      	beq.n	801e556 <ip4addr_aton+0xc2>
      c = *++cp;
 801e54e:	3401      	adds	r4, #1
        base = 8;
 801e550:	f04f 0808 	mov.w	r8, #8
 801e554:	e7b2      	b.n	801e4bc <ip4addr_aton+0x28>
        c = *++cp;
 801e556:	f894 b002 	ldrb.w	fp, [r4, #2]
        base = 16;
 801e55a:	f04f 0810 	mov.w	r8, #16
        c = *++cp;
 801e55e:	3402      	adds	r4, #2
 801e560:	e7ac      	b.n	801e4bc <ip4addr_aton+0x28>
  if (c != '\0' && !lwip_isspace(c)) {
 801e562:	f1bb 0f00 	cmp.w	fp, #0
 801e566:	d12c      	bne.n	801e5c2 <ip4addr_aton+0x12e>
  switch (pp - parts + 1) {
 801e568:	ab02      	add	r3, sp, #8
 801e56a:	ebaa 0303 	sub.w	r3, sl, r3
 801e56e:	109b      	asrs	r3, r3, #2
 801e570:	3301      	adds	r3, #1
 801e572:	2b04      	cmp	r3, #4
 801e574:	d844      	bhi.n	801e600 <ip4addr_aton+0x16c>
 801e576:	a201      	add	r2, pc, #4	; (adr r2, 801e57c <ip4addr_aton+0xe8>)
 801e578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e57c:	0801e53b 	.word	0x0801e53b
 801e580:	0801e5b3 	.word	0x0801e5b3
 801e584:	0801e5ef 	.word	0x0801e5ef
 801e588:	0801e5d3 	.word	0x0801e5d3
 801e58c:	0801e591 	.word	0x0801e591
      if (val > 0xff) {
 801e590:	2cff      	cmp	r4, #255	; 0xff
 801e592:	d8d1      	bhi.n	801e538 <ip4addr_aton+0xa4>
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 801e594:	9902      	ldr	r1, [sp, #8]
 801e596:	29ff      	cmp	r1, #255	; 0xff
 801e598:	d8ce      	bhi.n	801e538 <ip4addr_aton+0xa4>
 801e59a:	9b03      	ldr	r3, [sp, #12]
 801e59c:	2bff      	cmp	r3, #255	; 0xff
 801e59e:	d8cb      	bhi.n	801e538 <ip4addr_aton+0xa4>
 801e5a0:	9a04      	ldr	r2, [sp, #16]
 801e5a2:	2aff      	cmp	r2, #255	; 0xff
 801e5a4:	d8c8      	bhi.n	801e538 <ip4addr_aton+0xa4>
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 801e5a6:	041b      	lsls	r3, r3, #16
 801e5a8:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 801e5ac:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 801e5b0:	431c      	orrs	r4, r3
  if (addr) {
 801e5b2:	9d01      	ldr	r5, [sp, #4]
 801e5b4:	b15d      	cbz	r5, 801e5ce <ip4addr_aton+0x13a>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 801e5b6:	4620      	mov	r0, r4
 801e5b8:	f7f6 f9ec 	bl	8014994 <lwip_htonl>
  return 1;
 801e5bc:	2301      	movs	r3, #1
    ip4_addr_set_u32(addr, lwip_htonl(val));
 801e5be:	6028      	str	r0, [r5, #0]
 801e5c0:	e7bb      	b.n	801e53a <ip4addr_aton+0xa6>
  if (c != '\0' && !lwip_isspace(c)) {
 801e5c2:	f001 f9c5 	bl	801f950 <__locale_ctype_ptr>
 801e5c6:	5d83      	ldrb	r3, [r0, r6]
 801e5c8:	071b      	lsls	r3, r3, #28
 801e5ca:	d4cd      	bmi.n	801e568 <ip4addr_aton+0xd4>
 801e5cc:	e7b4      	b.n	801e538 <ip4addr_aton+0xa4>
  return 1;
 801e5ce:	2301      	movs	r3, #1
 801e5d0:	e7b3      	b.n	801e53a <ip4addr_aton+0xa6>
      if (val > 0xffff) {
 801e5d2:	f5b4 3f80 	cmp.w	r4, #65536	; 0x10000
 801e5d6:	d2af      	bcs.n	801e538 <ip4addr_aton+0xa4>
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 801e5d8:	9a02      	ldr	r2, [sp, #8]
 801e5da:	2aff      	cmp	r2, #255	; 0xff
 801e5dc:	d8ac      	bhi.n	801e538 <ip4addr_aton+0xa4>
 801e5de:	9b03      	ldr	r3, [sp, #12]
 801e5e0:	2bff      	cmp	r3, #255	; 0xff
 801e5e2:	d8a9      	bhi.n	801e538 <ip4addr_aton+0xa4>
      val |= (parts[0] << 24) | (parts[1] << 16);
 801e5e4:	041b      	lsls	r3, r3, #16
 801e5e6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 801e5ea:	431c      	orrs	r4, r3
      break;
 801e5ec:	e7e1      	b.n	801e5b2 <ip4addr_aton+0x11e>
      if (val > 0xffffffUL) {
 801e5ee:	f1b4 7f80 	cmp.w	r4, #16777216	; 0x1000000
 801e5f2:	d2a1      	bcs.n	801e538 <ip4addr_aton+0xa4>
      if (parts[0] > 0xff) {
 801e5f4:	9b02      	ldr	r3, [sp, #8]
 801e5f6:	2bff      	cmp	r3, #255	; 0xff
 801e5f8:	d89e      	bhi.n	801e538 <ip4addr_aton+0xa4>
      val |= parts[0] << 24;
 801e5fa:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
      break;
 801e5fe:	e7d8      	b.n	801e5b2 <ip4addr_aton+0x11e>
      LWIP_ASSERT("unhandled", 0);
 801e600:	4b03      	ldr	r3, [pc, #12]	; (801e610 <ip4addr_aton+0x17c>)
 801e602:	22f9      	movs	r2, #249	; 0xf9
 801e604:	4903      	ldr	r1, [pc, #12]	; (801e614 <ip4addr_aton+0x180>)
 801e606:	4804      	ldr	r0, [pc, #16]	; (801e618 <ip4addr_aton+0x184>)
 801e608:	f002 f986 	bl	8020918 <iprintf>
      break;
 801e60c:	e7d1      	b.n	801e5b2 <ip4addr_aton+0x11e>
 801e60e:	bf00      	nop
 801e610:	0803f4a8 	.word	0x0803f4a8
 801e614:	0803f4e4 	.word	0x0803f4e4
 801e618:	08026800 	.word	0x08026800

0801e61c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801e61c:	b538      	push	{r3, r4, r5, lr}
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801e61e:	4b0f      	ldr	r3, [pc, #60]	; (801e65c <ip_reass_dequeue_datagram+0x40>)
{
 801e620:	4604      	mov	r4, r0
  if (reassdatagrams == ipr) {
 801e622:	681a      	ldr	r2, [r3, #0]
 801e624:	4282      	cmp	r2, r0
 801e626:	d009      	beq.n	801e63c <ip_reass_dequeue_datagram+0x20>
 801e628:	460d      	mov	r5, r1
    /* it was the first in the list */
    reassdatagrams = ipr->next;
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801e62a:	b179      	cbz	r1, 801e64c <ip_reass_dequeue_datagram+0x30>
    prev->next = ipr->next;
 801e62c:	6823      	ldr	r3, [r4, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801e62e:	4621      	mov	r1, r4
 801e630:	2005      	movs	r0, #5
    prev->next = ipr->next;
 801e632:	602b      	str	r3, [r5, #0]
}
 801e634:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memp_free(MEMP_REASSDATA, ipr);
 801e638:	f7f7 bd3c 	b.w	80160b4 <memp_free>
    reassdatagrams = ipr->next;
 801e63c:	6802      	ldr	r2, [r0, #0]
  memp_free(MEMP_REASSDATA, ipr);
 801e63e:	4621      	mov	r1, r4
 801e640:	2005      	movs	r0, #5
    reassdatagrams = ipr->next;
 801e642:	601a      	str	r2, [r3, #0]
}
 801e644:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memp_free(MEMP_REASSDATA, ipr);
 801e648:	f7f7 bd34 	b.w	80160b4 <memp_free>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801e64c:	4b04      	ldr	r3, [pc, #16]	; (801e660 <ip_reass_dequeue_datagram+0x44>)
 801e64e:	f240 1245 	movw	r2, #325	; 0x145
 801e652:	4904      	ldr	r1, [pc, #16]	; (801e664 <ip_reass_dequeue_datagram+0x48>)
 801e654:	4804      	ldr	r0, [pc, #16]	; (801e668 <ip_reass_dequeue_datagram+0x4c>)
 801e656:	f002 f95f 	bl	8020918 <iprintf>
 801e65a:	e7e7      	b.n	801e62c <ip_reass_dequeue_datagram+0x10>
 801e65c:	200226fc 	.word	0x200226fc
 801e660:	0803f5d4 	.word	0x0803f5d4
 801e664:	0803f610 	.word	0x0803f610
 801e668:	08026800 	.word	0x08026800

0801e66c <ip_reass_free_complete_datagram>:
  LWIP_ASSERT("prev != ipr", prev != ipr);
 801e66c:	4281      	cmp	r1, r0
{
 801e66e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e672:	4606      	mov	r6, r0
 801e674:	460f      	mov	r7, r1
  LWIP_ASSERT("prev != ipr", prev != ipr);
 801e676:	d06b      	beq.n	801e750 <ip_reass_free_complete_datagram+0xe4>
  if (prev != NULL) {
 801e678:	b147      	cbz	r7, 801e68c <ip_reass_free_complete_datagram+0x20>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801e67a:	683b      	ldr	r3, [r7, #0]
 801e67c:	42b3      	cmp	r3, r6
 801e67e:	d005      	beq.n	801e68c <ip_reass_free_complete_datagram+0x20>
 801e680:	4b37      	ldr	r3, [pc, #220]	; (801e760 <ip_reass_free_complete_datagram+0xf4>)
 801e682:	22ad      	movs	r2, #173	; 0xad
 801e684:	4937      	ldr	r1, [pc, #220]	; (801e764 <ip_reass_free_complete_datagram+0xf8>)
 801e686:	4838      	ldr	r0, [pc, #224]	; (801e768 <ip_reass_free_complete_datagram+0xfc>)
 801e688:	f002 f946 	bl	8020918 <iprintf>
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801e68c:	6874      	ldr	r4, [r6, #4]
 801e68e:	6863      	ldr	r3, [r4, #4]
  if (iprh->start == 0) {
 801e690:	889a      	ldrh	r2, [r3, #4]
 801e692:	2a00      	cmp	r2, #0
 801e694:	d039      	beq.n	801e70a <ip_reass_free_complete_datagram+0x9e>
  u16_t pbufs_freed = 0;
 801e696:	f04f 0b00 	mov.w	fp, #0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801e69a:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801e760 <ip_reass_free_complete_datagram+0xf4>
 801e69e:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 801e778 <ip_reass_free_complete_datagram+0x10c>
 801e6a2:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 801e768 <ip_reass_free_complete_datagram+0xfc>
 801e6a6:	e004      	b.n	801e6b2 <ip_reass_free_complete_datagram+0x46>
    pbuf_free(pcur);
 801e6a8:	4620      	mov	r0, r4
  while (p != NULL) {
 801e6aa:	462c      	mov	r4, r5
    pbuf_free(pcur);
 801e6ac:	f7f7 ffdc 	bl	8016668 <pbuf_free>
  while (p != NULL) {
 801e6b0:	b1b5      	cbz	r5, 801e6e0 <ip_reass_free_complete_datagram+0x74>
    iprh = (struct ip_reass_helper *)p->payload;
 801e6b2:	6863      	ldr	r3, [r4, #4]
    clen = pbuf_clen(pcur);
 801e6b4:	4620      	mov	r0, r4
    p = iprh->next_pbuf;
 801e6b6:	681d      	ldr	r5, [r3, #0]
    clen = pbuf_clen(pcur);
 801e6b8:	f7f8 f93e 	bl	8016938 <pbuf_clen>
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801e6bc:	4483      	add	fp, r0
 801e6be:	f5bb 3f80 	cmp.w	fp, #65536	; 0x10000
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801e6c2:	fa1f fb8b 	uxth.w	fp, fp
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801e6c6:	dbef      	blt.n	801e6a8 <ip_reass_free_complete_datagram+0x3c>
 801e6c8:	4653      	mov	r3, sl
 801e6ca:	22cc      	movs	r2, #204	; 0xcc
 801e6cc:	4649      	mov	r1, r9
 801e6ce:	4640      	mov	r0, r8
 801e6d0:	f002 f922 	bl	8020918 <iprintf>
    pbuf_free(pcur);
 801e6d4:	4620      	mov	r0, r4
  while (p != NULL) {
 801e6d6:	462c      	mov	r4, r5
    pbuf_free(pcur);
 801e6d8:	f7f7 ffc6 	bl	8016668 <pbuf_free>
  while (p != NULL) {
 801e6dc:	2d00      	cmp	r5, #0
 801e6de:	d1e8      	bne.n	801e6b2 <ip_reass_free_complete_datagram+0x46>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801e6e0:	4c22      	ldr	r4, [pc, #136]	; (801e76c <ip_reass_free_complete_datagram+0x100>)
  ip_reass_dequeue_datagram(ipr, prev);
 801e6e2:	4639      	mov	r1, r7
 801e6e4:	4630      	mov	r0, r6
 801e6e6:	f7ff ff99 	bl	801e61c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801e6ea:	8823      	ldrh	r3, [r4, #0]
 801e6ec:	455b      	cmp	r3, fp
 801e6ee:	d206      	bcs.n	801e6fe <ip_reass_free_complete_datagram+0x92>
 801e6f0:	4b1b      	ldr	r3, [pc, #108]	; (801e760 <ip_reass_free_complete_datagram+0xf4>)
 801e6f2:	22d2      	movs	r2, #210	; 0xd2
 801e6f4:	491e      	ldr	r1, [pc, #120]	; (801e770 <ip_reass_free_complete_datagram+0x104>)
 801e6f6:	481c      	ldr	r0, [pc, #112]	; (801e768 <ip_reass_free_complete_datagram+0xfc>)
 801e6f8:	f002 f90e 	bl	8020918 <iprintf>
 801e6fc:	8823      	ldrh	r3, [r4, #0]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801e6fe:	eba3 030b 	sub.w	r3, r3, fp
}
 801e702:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801e704:	8023      	strh	r3, [r4, #0]
}
 801e706:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801e70a:	4632      	mov	r2, r6
    ipr->p = iprh->next_pbuf;
 801e70c:	6818      	ldr	r0, [r3, #0]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801e70e:	2101      	movs	r1, #1
    ipr->p = iprh->next_pbuf;
 801e710:	6070      	str	r0, [r6, #4]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801e712:	4620      	mov	r0, r4
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801e714:	f852 5f08 	ldr.w	r5, [r2, #8]!
 801e718:	f8d2 8004 	ldr.w	r8, [r2, #4]
 801e71c:	f8d2 e008 	ldr.w	lr, [r2, #8]
 801e720:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 801e724:	601d      	str	r5, [r3, #0]
 801e726:	f8c3 8004 	str.w	r8, [r3, #4]
 801e72a:	f8c3 e008 	str.w	lr, [r3, #8]
 801e72e:	f8c3 c00c 	str.w	ip, [r3, #12]
 801e732:	6915      	ldr	r5, [r2, #16]
 801e734:	611d      	str	r5, [r3, #16]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801e736:	f7ff fc4d 	bl	801dfd4 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801e73a:	4620      	mov	r0, r4
 801e73c:	f7f8 f8fc 	bl	8016938 <pbuf_clen>
 801e740:	4683      	mov	fp, r0
    pbuf_free(p);
 801e742:	4620      	mov	r0, r4
 801e744:	f7f7 ff90 	bl	8016668 <pbuf_free>
 801e748:	6874      	ldr	r4, [r6, #4]
  while (p != NULL) {
 801e74a:	2c00      	cmp	r4, #0
 801e74c:	d1a5      	bne.n	801e69a <ip_reass_free_complete_datagram+0x2e>
 801e74e:	e7c7      	b.n	801e6e0 <ip_reass_free_complete_datagram+0x74>
  LWIP_ASSERT("prev != ipr", prev != ipr);
 801e750:	4b03      	ldr	r3, [pc, #12]	; (801e760 <ip_reass_free_complete_datagram+0xf4>)
 801e752:	22ab      	movs	r2, #171	; 0xab
 801e754:	4907      	ldr	r1, [pc, #28]	; (801e774 <ip_reass_free_complete_datagram+0x108>)
 801e756:	4804      	ldr	r0, [pc, #16]	; (801e768 <ip_reass_free_complete_datagram+0xfc>)
 801e758:	f002 f8de 	bl	8020918 <iprintf>
 801e75c:	e78c      	b.n	801e678 <ip_reass_free_complete_datagram+0xc>
 801e75e:	bf00      	nop
 801e760:	0803f5d4 	.word	0x0803f5d4
 801e764:	0803f638 	.word	0x0803f638
 801e768:	08026800 	.word	0x08026800
 801e76c:	200226f8 	.word	0x200226f8
 801e770:	0803f66c 	.word	0x0803f66c
 801e774:	0803f62c 	.word	0x0803f62c
 801e778:	0803f64c 	.word	0x0803f64c

0801e77c <ip_reass_remove_oldest_datagram>:
{
 801e77c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e780:	4605      	mov	r5, r0
 801e782:	460e      	mov	r6, r1
  int pbufs_freed = 0, pbufs_freed_current;
 801e784:	2700      	movs	r7, #0
 801e786:	f8df 8064 	ldr.w	r8, [pc, #100]	; 801e7ec <ip_reass_remove_oldest_datagram+0x70>
    r = reassdatagrams;
 801e78a:	f8d8 3000 	ldr.w	r3, [r8]
    while (r != NULL) {
 801e78e:	b1f3      	cbz	r3, 801e7ce <ip_reass_remove_oldest_datagram+0x52>
    other_datagrams = 0;
 801e790:	2400      	movs	r4, #0
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801e792:	f8d5 e00c 	ldr.w	lr, [r5, #12]
    oldest_prev = NULL;
 801e796:	4621      	mov	r1, r4
    prev = NULL;
 801e798:	46a4      	mov	ip, r4
    oldest = NULL;
 801e79a:	4620      	mov	r0, r4
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801e79c:	695a      	ldr	r2, [r3, #20]
 801e79e:	4572      	cmp	r2, lr
 801e7a0:	d018      	beq.n	801e7d4 <ip_reass_remove_oldest_datagram+0x58>
        other_datagrams++;
 801e7a2:	3401      	adds	r4, #1
        if (oldest == NULL) {
 801e7a4:	b120      	cbz	r0, 801e7b0 <ip_reass_remove_oldest_datagram+0x34>
        } else if (r->timer <= oldest->timer) {
 801e7a6:	f893 901f 	ldrb.w	r9, [r3, #31]
 801e7aa:	7fc2      	ldrb	r2, [r0, #31]
 801e7ac:	4591      	cmp	r9, r2
 801e7ae:	d801      	bhi.n	801e7b4 <ip_reass_remove_oldest_datagram+0x38>
 801e7b0:	4661      	mov	r1, ip
 801e7b2:	4618      	mov	r0, r3
      if (r->next != NULL) {
 801e7b4:	681a      	ldr	r2, [r3, #0]
 801e7b6:	469c      	mov	ip, r3
 801e7b8:	4613      	mov	r3, r2
 801e7ba:	2a00      	cmp	r2, #0
 801e7bc:	d1ee      	bne.n	801e79c <ip_reass_remove_oldest_datagram+0x20>
    if (oldest != NULL) {
 801e7be:	b110      	cbz	r0, 801e7c6 <ip_reass_remove_oldest_datagram+0x4a>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801e7c0:	f7ff ff54 	bl	801e66c <ip_reass_free_complete_datagram>
      pbufs_freed += pbufs_freed_current;
 801e7c4:	4407      	add	r7, r0
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801e7c6:	42b7      	cmp	r7, r6
 801e7c8:	da01      	bge.n	801e7ce <ip_reass_remove_oldest_datagram+0x52>
 801e7ca:	2c01      	cmp	r4, #1
 801e7cc:	dcdd      	bgt.n	801e78a <ip_reass_remove_oldest_datagram+0xe>
}
 801e7ce:	4638      	mov	r0, r7
 801e7d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801e7d4:	f8d5 9010 	ldr.w	r9, [r5, #16]
 801e7d8:	699a      	ldr	r2, [r3, #24]
 801e7da:	454a      	cmp	r2, r9
 801e7dc:	d1e1      	bne.n	801e7a2 <ip_reass_remove_oldest_datagram+0x26>
 801e7de:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 801e7e2:	88aa      	ldrh	r2, [r5, #4]
 801e7e4:	4591      	cmp	r9, r2
 801e7e6:	d1dc      	bne.n	801e7a2 <ip_reass_remove_oldest_datagram+0x26>
 801e7e8:	e7e4      	b.n	801e7b4 <ip_reass_remove_oldest_datagram+0x38>
 801e7ea:	bf00      	nop
 801e7ec:	200226fc 	.word	0x200226fc

0801e7f0 <ip_frag_free_pbuf_custom_ref>:
}

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801e7f0:	b510      	push	{r4, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 801e7f2:	4604      	mov	r4, r0
 801e7f4:	b128      	cbz	r0, 801e802 <ip_frag_free_pbuf_custom_ref+0x12>
  memp_free(MEMP_FRAG_PBUF, p);
 801e7f6:	4621      	mov	r1, r4
 801e7f8:	2006      	movs	r0, #6
}
 801e7fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 801e7fe:	f7f7 bc59 	b.w	80160b4 <memp_free>
  LWIP_ASSERT("p != NULL", p != NULL);
 801e802:	4906      	ldr	r1, [pc, #24]	; (801e81c <ip_frag_free_pbuf_custom_ref+0x2c>)
 801e804:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801e808:	4b05      	ldr	r3, [pc, #20]	; (801e820 <ip_frag_free_pbuf_custom_ref+0x30>)
 801e80a:	4806      	ldr	r0, [pc, #24]	; (801e824 <ip_frag_free_pbuf_custom_ref+0x34>)
 801e80c:	f002 f884 	bl	8020918 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801e810:	4621      	mov	r1, r4
 801e812:	2006      	movs	r0, #6
}
 801e814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 801e818:	f7f7 bc4c 	b.w	80160b4 <memp_free>
 801e81c:	0803eea4 	.word	0x0803eea4
 801e820:	0803f5d4 	.word	0x0803f5d4
 801e824:	08026800 	.word	0x08026800

0801e828 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801e828:	b510      	push	{r4, lr}
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801e82a:	4604      	mov	r4, r0
 801e82c:	b140      	cbz	r0, 801e840 <ipfrag_free_pbuf_custom+0x18>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
  if (pcr->original != NULL) {
 801e82e:	6960      	ldr	r0, [r4, #20]
 801e830:	b108      	cbz	r0, 801e836 <ipfrag_free_pbuf_custom+0xe>
    pbuf_free(pcr->original);
 801e832:	f7f7 ff19 	bl	8016668 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801e836:	4620      	mov	r0, r4
}
 801e838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ip_frag_free_pbuf_custom_ref(pcr);
 801e83c:	f7ff bfd8 	b.w	801e7f0 <ip_frag_free_pbuf_custom_ref>
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801e840:	4b03      	ldr	r3, [pc, #12]	; (801e850 <ipfrag_free_pbuf_custom+0x28>)
 801e842:	f240 22ce 	movw	r2, #718	; 0x2ce
 801e846:	4903      	ldr	r1, [pc, #12]	; (801e854 <ipfrag_free_pbuf_custom+0x2c>)
 801e848:	4803      	ldr	r0, [pc, #12]	; (801e858 <ipfrag_free_pbuf_custom+0x30>)
 801e84a:	f002 f865 	bl	8020918 <iprintf>
 801e84e:	e7ee      	b.n	801e82e <ipfrag_free_pbuf_custom+0x6>
 801e850:	0803f5d4 	.word	0x0803f5d4
 801e854:	0803f690 	.word	0x0803f690
 801e858:	08026800 	.word	0x08026800

0801e85c <ip_reass_tmr>:
{
 801e85c:	b538      	push	{r3, r4, r5, lr}
  r = reassdatagrams;
 801e85e:	4b0a      	ldr	r3, [pc, #40]	; (801e888 <ip_reass_tmr+0x2c>)
 801e860:	6818      	ldr	r0, [r3, #0]
  while (r != NULL) {
 801e862:	b180      	cbz	r0, 801e886 <ip_reass_tmr+0x2a>
  struct ip_reassdata *r, *prev = NULL;
 801e864:	2500      	movs	r5, #0
 801e866:	e003      	b.n	801e870 <ip_reass_tmr+0x14>
 801e868:	4605      	mov	r5, r0
      r->timer--;
 801e86a:	77c2      	strb	r2, [r0, #31]
  while (r != NULL) {
 801e86c:	4620      	mov	r0, r4
 801e86e:	b154      	cbz	r4, 801e886 <ip_reass_tmr+0x2a>
    if (r->timer > 0) {
 801e870:	7fc3      	ldrb	r3, [r0, #31]
 801e872:	6804      	ldr	r4, [r0, #0]
      r->timer--;
 801e874:	1e5a      	subs	r2, r3, #1
    if (r->timer > 0) {
 801e876:	2b00      	cmp	r3, #0
 801e878:	d1f6      	bne.n	801e868 <ip_reass_tmr+0xc>
      ip_reass_free_complete_datagram(tmp, prev);
 801e87a:	4629      	mov	r1, r5
 801e87c:	f7ff fef6 	bl	801e66c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801e880:	4620      	mov	r0, r4
 801e882:	2c00      	cmp	r4, #0
 801e884:	d1f4      	bne.n	801e870 <ip_reass_tmr+0x14>
}
 801e886:	bd38      	pop	{r3, r4, r5, pc}
 801e888:	200226fc 	.word	0x200226fc

0801e88c <ip4_reass>:
{
 801e88c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  IPFRAG_STATS_INC(ip_frag.recv);
 801e890:	4eb7      	ldr	r6, [pc, #732]	; (801eb70 <ip4_reass+0x2e4>)
{
 801e892:	b085      	sub	sp, #20
  fraghdr = (struct ip_hdr *)p->payload;
 801e894:	6845      	ldr	r5, [r0, #4]
{
 801e896:	4680      	mov	r8, r0
  IPFRAG_STATS_INC(ip_frag.recv);
 801e898:	8e73      	ldrh	r3, [r6, #50]	; 0x32
 801e89a:	3301      	adds	r3, #1
 801e89c:	8673      	strh	r3, [r6, #50]	; 0x32
  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801e89e:	782b      	ldrb	r3, [r5, #0]
 801e8a0:	f003 030f 	and.w	r3, r3, #15
 801e8a4:	2b05      	cmp	r3, #5
 801e8a6:	f040 80f8 	bne.w	801ea9a <ip4_reass+0x20e>
  offset = IPH_OFFSET_BYTES(fraghdr);
 801e8aa:	88e8      	ldrh	r0, [r5, #6]
 801e8ac:	f7f6 f86e 	bl	801498c <lwip_htons>
 801e8b0:	f3c0 030c 	ubfx	r3, r0, #0, #13
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801e8b4:	8868      	ldrh	r0, [r5, #2]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801e8b6:	00db      	lsls	r3, r3, #3
 801e8b8:	9301      	str	r3, [sp, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801e8ba:	f7f6 f867 	bl	801498c <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 801e8be:	782b      	ldrb	r3, [r5, #0]
 801e8c0:	f003 030f 	and.w	r3, r3, #15
  if (hlen > len) {
 801e8c4:	009b      	lsls	r3, r3, #2
 801e8c6:	4283      	cmp	r3, r0
 801e8c8:	f200 80dc 	bhi.w	801ea84 <ip4_reass+0x1f8>
  len = (u16_t)(len - hlen);
 801e8cc:	1ac3      	subs	r3, r0, r3
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801e8ce:	f8df a2b4 	ldr.w	sl, [pc, #692]	; 801eb84 <ip4_reass+0x2f8>
  clen = pbuf_clen(p);
 801e8d2:	4640      	mov	r0, r8
  len = (u16_t)(len - hlen);
 801e8d4:	b29b      	uxth	r3, r3
 801e8d6:	9302      	str	r3, [sp, #8]
  clen = pbuf_clen(p);
 801e8d8:	f7f8 f82e 	bl	8016938 <pbuf_clen>
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801e8dc:	f8ba 3000 	ldrh.w	r3, [sl]
  clen = pbuf_clen(p);
 801e8e0:	4683      	mov	fp, r0
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801e8e2:	4403      	add	r3, r0
 801e8e4:	2b0a      	cmp	r3, #10
 801e8e6:	f300 80de 	bgt.w	801eaa6 <ip4_reass+0x21a>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801e8ea:	4ba2      	ldr	r3, [pc, #648]	; (801eb74 <ip4_reass+0x2e8>)
 801e8ec:	681c      	ldr	r4, [r3, #0]
 801e8ee:	2c00      	cmp	r4, #0
 801e8f0:	f000 8094 	beq.w	801ea1c <ip4_reass+0x190>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801e8f4:	68ea      	ldr	r2, [r5, #12]
 801e8f6:	e003      	b.n	801e900 <ip4_reass+0x74>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801e8f8:	6824      	ldr	r4, [r4, #0]
 801e8fa:	2c00      	cmp	r4, #0
 801e8fc:	f000 808e 	beq.w	801ea1c <ip4_reass+0x190>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801e900:	6963      	ldr	r3, [r4, #20]
 801e902:	4293      	cmp	r3, r2
 801e904:	d1f8      	bne.n	801e8f8 <ip4_reass+0x6c>
 801e906:	692b      	ldr	r3, [r5, #16]
 801e908:	69a1      	ldr	r1, [r4, #24]
 801e90a:	4299      	cmp	r1, r3
 801e90c:	d1f4      	bne.n	801e8f8 <ip4_reass+0x6c>
 801e90e:	89a1      	ldrh	r1, [r4, #12]
 801e910:	88ab      	ldrh	r3, [r5, #4]
 801e912:	4299      	cmp	r1, r3
 801e914:	d1f0      	bne.n	801e8f8 <ip4_reass+0x6c>
      IPFRAG_STATS_INC(ip_frag.cachehit);
 801e916:	f8b6 3046 	ldrh.w	r3, [r6, #70]	; 0x46
 801e91a:	3301      	adds	r3, #1
 801e91c:	f8a6 3046 	strh.w	r3, [r6, #70]	; 0x46
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801e920:	88e8      	ldrh	r0, [r5, #6]
 801e922:	f7f6 f833 	bl	801498c <lwip_htons>
 801e926:	f3c0 000c 	ubfx	r0, r0, #0, #13
 801e92a:	2800      	cmp	r0, #0
 801e92c:	f000 810d 	beq.w	801eb4a <ip4_reass+0x2be>
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801e930:	88eb      	ldrh	r3, [r5, #6]
  if (is_last) {
 801e932:	f013 0320 	ands.w	r3, r3, #32
 801e936:	9303      	str	r3, [sp, #12]
 801e938:	d10b      	bne.n	801e952 <ip4_reass+0xc6>
    u16_t datagram_len = (u16_t)(offset + len);
 801e93a:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801e93e:	18d3      	adds	r3, r2, r3
 801e940:	b29b      	uxth	r3, r3
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801e942:	429a      	cmp	r2, r3
 801e944:	f200 808d 	bhi.w	801ea62 <ip4_reass+0x1d6>
 801e948:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801e94c:	4293      	cmp	r3, r2
 801e94e:	f200 8088 	bhi.w	801ea62 <ip4_reass+0x1d6>
  fraghdr = (struct ip_hdr *)new_p->payload;
 801e952:	f8d8 5004 	ldr.w	r5, [r8, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801e956:	8868      	ldrh	r0, [r5, #2]
 801e958:	f7f6 f818 	bl	801498c <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 801e95c:	782b      	ldrb	r3, [r5, #0]
 801e95e:	f003 030f 	and.w	r3, r3, #15
  if (hlen > len) {
 801e962:	009b      	lsls	r3, r3, #2
 801e964:	4298      	cmp	r0, r3
 801e966:	d37c      	bcc.n	801ea62 <ip4_reass+0x1d6>
  len = (u16_t)(len - hlen);
 801e968:	1ac3      	subs	r3, r0, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 801e96a:	88e8      	ldrh	r0, [r5, #6]
  len = (u16_t)(len - hlen);
 801e96c:	b29d      	uxth	r5, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 801e96e:	f7f6 f80d 	bl	801498c <lwip_htons>
 801e972:	f3c0 000c 	ubfx	r0, r0, #0, #13
  iprh = (struct ip_reass_helper *)new_p->payload;
 801e976:	f8d8 9004 	ldr.w	r9, [r8, #4]
  iprh->next_pbuf = NULL;
 801e97a:	2200      	movs	r2, #0
  offset = IPH_OFFSET_BYTES(fraghdr);
 801e97c:	00c0      	lsls	r0, r0, #3
  iprh->next_pbuf = NULL;
 801e97e:	f889 2000 	strb.w	r2, [r9]
  iprh->end = (u16_t)(offset + len);
 801e982:	eb05 0c00 	add.w	ip, r5, r0
  iprh->next_pbuf = NULL;
 801e986:	f889 2001 	strb.w	r2, [r9, #1]
 801e98a:	f889 2002 	strb.w	r2, [r9, #2]
  iprh->end = (u16_t)(offset + len);
 801e98e:	fa1f fc8c 	uxth.w	ip, ip
  iprh->next_pbuf = NULL;
 801e992:	f889 2003 	strb.w	r2, [r9, #3]
  iprh->start = offset;
 801e996:	f8a9 0004 	strh.w	r0, [r9, #4]
  if (iprh->end < offset) {
 801e99a:	4560      	cmp	r0, ip
  iprh->end = (u16_t)(offset + len);
 801e99c:	f8a9 c006 	strh.w	ip, [r9, #6]
 801e9a0:	6863      	ldr	r3, [r4, #4]
  if (iprh->end < offset) {
 801e9a2:	d85f      	bhi.n	801ea64 <ip4_reass+0x1d8>
  for (q = ipr->p; q != NULL;) {
 801e9a4:	2b00      	cmp	r3, #0
 801e9a6:	f000 818c 	beq.w	801ecc2 <ip4_reass+0x436>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801e9aa:	685d      	ldr	r5, [r3, #4]
    if (iprh->start < iprh_tmp->start) {
 801e9ac:	88aa      	ldrh	r2, [r5, #4]
 801e9ae:	4290      	cmp	r0, r2
 801e9b0:	f0c0 80b9 	bcc.w	801eb26 <ip4_reass+0x29a>
    } else if (iprh->start == iprh_tmp->start) {
 801e9b4:	d066      	beq.n	801ea84 <ip4_reass+0x1f8>
    } else if (iprh->start < iprh_tmp->end) {
 801e9b6:	88eb      	ldrh	r3, [r5, #6]
 801e9b8:	4283      	cmp	r3, r0
 801e9ba:	d863      	bhi.n	801ea84 <ip4_reass+0x1f8>
    q = iprh_tmp->next_pbuf;
 801e9bc:	682a      	ldr	r2, [r5, #0]
  int valid = 1;
 801e9be:	2701      	movs	r7, #1
  for (q = ipr->p; q != NULL;) {
 801e9c0:	b182      	cbz	r2, 801e9e4 <ip4_reass+0x158>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801e9c2:	6853      	ldr	r3, [r2, #4]
    if (iprh->start < iprh_tmp->start) {
 801e9c4:	8899      	ldrh	r1, [r3, #4]
 801e9c6:	4288      	cmp	r0, r1
 801e9c8:	f0c0 808c 	bcc.w	801eae4 <ip4_reass+0x258>
    } else if (iprh->start == iprh_tmp->start) {
 801e9cc:	d05a      	beq.n	801ea84 <ip4_reass+0x1f8>
    } else if (iprh->start < iprh_tmp->end) {
 801e9ce:	88da      	ldrh	r2, [r3, #6]
 801e9d0:	4282      	cmp	r2, r0
 801e9d2:	d857      	bhi.n	801ea84 <ip4_reass+0x1f8>
        if (iprh_prev->end != iprh_tmp->start) {
 801e9d4:	88ea      	ldrh	r2, [r5, #6]
          valid = 0;
 801e9d6:	461d      	mov	r5, r3
 801e9d8:	428a      	cmp	r2, r1
 801e9da:	bf18      	it	ne
 801e9dc:	2700      	movne	r7, #0
    q = iprh_tmp->next_pbuf;
 801e9de:	682a      	ldr	r2, [r5, #0]
  for (q = ipr->p; q != NULL;) {
 801e9e0:	2a00      	cmp	r2, #0
 801e9e2:	d1ee      	bne.n	801e9c2 <ip4_reass+0x136>
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801e9e4:	88eb      	ldrh	r3, [r5, #6]
 801e9e6:	4298      	cmp	r0, r3
 801e9e8:	f0c0 8179 	bcc.w	801ecde <ip4_reass+0x452>
      if (iprh_prev->end != iprh->start) {
 801e9ec:	4298      	cmp	r0, r3
      iprh_prev->next_pbuf = new_p;
 801e9ee:	f8c5 8000 	str.w	r8, [r5]
      if (iprh_prev->end != iprh->start) {
 801e9f2:	f000 8082 	beq.w	801eafa <ip4_reass+0x26e>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801e9f6:	9b03      	ldr	r3, [sp, #12]
 801e9f8:	2b00      	cmp	r3, #0
 801e9fa:	f040 813a 	bne.w	801ec72 <ip4_reass+0x3e6>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801e9fe:	f8ba 3000 	ldrh.w	r3, [sl]
 801ea02:	449b      	add	fp, r3
 801ea04:	f8aa b000 	strh.w	fp, [sl]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801ea08:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 801ea0a:	e9dd 2101 	ldrd	r2, r1, [sp, #4]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801ea0e:	f043 0301 	orr.w	r3, r3, #1
    u16_t datagram_len = (u16_t)(offset + len);
 801ea12:	440a      	add	r2, r1
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801ea14:	77a3      	strb	r3, [r4, #30]
    ipr->datagram_len = datagram_len;
 801ea16:	83a2      	strh	r2, [r4, #28]
  return NULL;
 801ea18:	2700      	movs	r7, #0
 801ea1a:	e03a      	b.n	801ea92 <ip4_reass+0x206>
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801ea1c:	f44f 728f 	mov.w	r2, #286	; 0x11e
 801ea20:	4955      	ldr	r1, [pc, #340]	; (801eb78 <ip4_reass+0x2ec>)
 801ea22:	2005      	movs	r0, #5
 801ea24:	f7f7 fb22 	bl	801606c <memp_malloc_fn>
  if (ipr == NULL) {
 801ea28:	4604      	mov	r4, r0
 801ea2a:	2800      	cmp	r0, #0
 801ea2c:	d04a      	beq.n	801eac4 <ip4_reass+0x238>
  ipr->next = reassdatagrams;
 801ea2e:	4951      	ldr	r1, [pc, #324]	; (801eb74 <ip4_reass+0x2e8>)
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801ea30:	2200      	movs	r2, #0
  ipr->timer = IP_REASS_MAXAGE;
 801ea32:	270f      	movs	r7, #15
  ipr->next = reassdatagrams;
 801ea34:	6809      	ldr	r1, [r1, #0]
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801ea36:	60a2      	str	r2, [r4, #8]
 801ea38:	60e2      	str	r2, [r4, #12]
 801ea3a:	6122      	str	r2, [r4, #16]
 801ea3c:	6162      	str	r2, [r4, #20]
 801ea3e:	61a2      	str	r2, [r4, #24]
 801ea40:	61e2      	str	r2, [r4, #28]
 801ea42:	6062      	str	r2, [r4, #4]
  ipr->timer = IP_REASS_MAXAGE;
 801ea44:	77e7      	strb	r7, [r4, #31]
  ipr->next = reassdatagrams;
 801ea46:	6021      	str	r1, [r4, #0]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801ea48:	682b      	ldr	r3, [r5, #0]
 801ea4a:	68a9      	ldr	r1, [r5, #8]
 801ea4c:	686f      	ldr	r7, [r5, #4]
 801ea4e:	68ea      	ldr	r2, [r5, #12]
 801ea50:	6121      	str	r1, [r4, #16]
 801ea52:	60a3      	str	r3, [r4, #8]
 801ea54:	60e7      	str	r7, [r4, #12]
 801ea56:	6162      	str	r2, [r4, #20]
  reassdatagrams = ipr;
 801ea58:	4946      	ldr	r1, [pc, #280]	; (801eb74 <ip4_reass+0x2e8>)
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801ea5a:	692b      	ldr	r3, [r5, #16]
  reassdatagrams = ipr;
 801ea5c:	600c      	str	r4, [r1, #0]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801ea5e:	61a3      	str	r3, [r4, #24]
 801ea60:	e766      	b.n	801e930 <ip4_reass+0xa4>
 801ea62:	6863      	ldr	r3, [r4, #4]
  if (ipr->p == NULL) {
 801ea64:	b973      	cbnz	r3, 801ea84 <ip4_reass+0x1f8>
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801ea66:	4b43      	ldr	r3, [pc, #268]	; (801eb74 <ip4_reass+0x2e8>)
 801ea68:	681b      	ldr	r3, [r3, #0]
 801ea6a:	42a3      	cmp	r3, r4
 801ea6c:	d006      	beq.n	801ea7c <ip4_reass+0x1f0>
 801ea6e:	4b42      	ldr	r3, [pc, #264]	; (801eb78 <ip4_reass+0x2ec>)
 801ea70:	f240 22ab 	movw	r2, #683	; 0x2ab
 801ea74:	4941      	ldr	r1, [pc, #260]	; (801eb7c <ip4_reass+0x2f0>)
 801ea76:	4842      	ldr	r0, [pc, #264]	; (801eb80 <ip4_reass+0x2f4>)
 801ea78:	f001 ff4e 	bl	8020918 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801ea7c:	4620      	mov	r0, r4
 801ea7e:	2100      	movs	r1, #0
 801ea80:	f7ff fdcc 	bl	801e61c <ip_reass_dequeue_datagram>
  IPFRAG_STATS_INC(ip_frag.drop);
 801ea84:	8ef3      	ldrh	r3, [r6, #54]	; 0x36
  pbuf_free(p);
 801ea86:	4640      	mov	r0, r8
  return NULL;
 801ea88:	2700      	movs	r7, #0
  IPFRAG_STATS_INC(ip_frag.drop);
 801ea8a:	3301      	adds	r3, #1
 801ea8c:	86f3      	strh	r3, [r6, #54]	; 0x36
  pbuf_free(p);
 801ea8e:	f7f7 fdeb 	bl	8016668 <pbuf_free>
}
 801ea92:	4638      	mov	r0, r7
 801ea94:	b005      	add	sp, #20
 801ea96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    IPFRAG_STATS_INC(ip_frag.err);
 801ea9a:	f8b6 3044 	ldrh.w	r3, [r6, #68]	; 0x44
 801ea9e:	3301      	adds	r3, #1
 801eaa0:	f8a6 3044 	strh.w	r3, [r6, #68]	; 0x44
    goto nullreturn;
 801eaa4:	e7ee      	b.n	801ea84 <ip4_reass+0x1f8>
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801eaa6:	4601      	mov	r1, r0
 801eaa8:	4628      	mov	r0, r5
 801eaaa:	f7ff fe67 	bl	801e77c <ip_reass_remove_oldest_datagram>
 801eaae:	b128      	cbz	r0, 801eabc <ip4_reass+0x230>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801eab0:	f8ba 3000 	ldrh.w	r3, [sl]
 801eab4:	445b      	add	r3, fp
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801eab6:	2b0a      	cmp	r3, #10
 801eab8:	f77f af17 	ble.w	801e8ea <ip4_reass+0x5e>
      IPFRAG_STATS_INC(ip_frag.memerr);
 801eabc:	8fb3      	ldrh	r3, [r6, #60]	; 0x3c
 801eabe:	3301      	adds	r3, #1
 801eac0:	87b3      	strh	r3, [r6, #60]	; 0x3c
 801eac2:	e7df      	b.n	801ea84 <ip4_reass+0x1f8>
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801eac4:	4659      	mov	r1, fp
 801eac6:	4628      	mov	r0, r5
 801eac8:	f7ff fe58 	bl	801e77c <ip_reass_remove_oldest_datagram>
 801eacc:	4583      	cmp	fp, r0
 801eace:	dcf5      	bgt.n	801eabc <ip4_reass+0x230>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801ead0:	f44f 7291 	mov.w	r2, #290	; 0x122
 801ead4:	4928      	ldr	r1, [pc, #160]	; (801eb78 <ip4_reass+0x2ec>)
 801ead6:	2005      	movs	r0, #5
 801ead8:	f7f7 fac8 	bl	801606c <memp_malloc_fn>
    if (ipr == NULL)
 801eadc:	4604      	mov	r4, r0
 801eade:	2800      	cmp	r0, #0
 801eae0:	d1a5      	bne.n	801ea2e <ip4_reass+0x1a2>
 801eae2:	e7eb      	b.n	801eabc <ip4_reass+0x230>
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801eae4:	458c      	cmp	ip, r1
      iprh->next_pbuf = q;
 801eae6:	f8c9 2000 	str.w	r2, [r9]
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801eaea:	88eb      	ldrh	r3, [r5, #6]
 801eaec:	d8ca      	bhi.n	801ea84 <ip4_reass+0x1f8>
 801eaee:	4298      	cmp	r0, r3
 801eaf0:	d3c8      	bcc.n	801ea84 <ip4_reass+0x1f8>
        iprh_prev->next_pbuf = new_p;
 801eaf2:	f8c5 8000 	str.w	r8, [r5]
        if (iprh_prev->end != iprh->start) {
 801eaf6:	f47f af7e 	bne.w	801e9f6 <ip4_reass+0x16a>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801eafa:	9b03      	ldr	r3, [sp, #12]
 801eafc:	2b00      	cmp	r3, #0
 801eafe:	d043      	beq.n	801eb88 <ip4_reass+0x2fc>
 801eb00:	7fa3      	ldrb	r3, [r4, #30]
 801eb02:	07d9      	lsls	r1, r3, #31
 801eb04:	d51a      	bpl.n	801eb3c <ip4_reass+0x2b0>
    if (valid) {
 801eb06:	2f00      	cmp	r7, #0
 801eb08:	f000 80b7 	beq.w	801ec7a <ip4_reass+0x3ee>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801eb0c:	6863      	ldr	r3, [r4, #4]
 801eb0e:	2b00      	cmp	r3, #0
 801eb10:	d141      	bne.n	801eb96 <ip4_reass+0x30a>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801eb12:	f8ba 3000 	ldrh.w	r3, [sl]
 801eb16:	449b      	add	fp, r3
  if (is_last) {
 801eb18:	9b03      	ldr	r3, [sp, #12]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801eb1a:	f8aa b000 	strh.w	fp, [sl]
  if (is_last) {
 801eb1e:	2b00      	cmp	r3, #0
 801eb20:	f43f af72 	beq.w	801ea08 <ip4_reass+0x17c>
 801eb24:	e778      	b.n	801ea18 <ip4_reass+0x18c>
        if (iprh->end > iprh_tmp->start) {
 801eb26:	4594      	cmp	ip, r2
      iprh->next_pbuf = q;
 801eb28:	f8c9 3000 	str.w	r3, [r9]
        if (iprh->end > iprh_tmp->start) {
 801eb2c:	d8aa      	bhi.n	801ea84 <ip4_reass+0x1f8>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801eb2e:	9b03      	ldr	r3, [sp, #12]
        ipr->p = new_p;
 801eb30:	f8c4 8004 	str.w	r8, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801eb34:	b35b      	cbz	r3, 801eb8e <ip4_reass+0x302>
 801eb36:	7fa3      	ldrb	r3, [r4, #30]
 801eb38:	07db      	lsls	r3, r3, #31
 801eb3a:	d4e7      	bmi.n	801eb0c <ip4_reass+0x280>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801eb3c:	f8ba 3000 	ldrh.w	r3, [sl]
  return NULL;
 801eb40:	2700      	movs	r7, #0
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801eb42:	449b      	add	fp, r3
 801eb44:	f8aa b000 	strh.w	fp, [sl]
 801eb48:	e7a3      	b.n	801ea92 <ip4_reass+0x206>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801eb4a:	89e0      	ldrh	r0, [r4, #14]
 801eb4c:	f7f5 ff1e 	bl	801498c <lwip_htons>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801eb50:	f3c0 000c 	ubfx	r0, r0, #0, #13
 801eb54:	2800      	cmp	r0, #0
 801eb56:	f43f aeeb 	beq.w	801e930 <ip4_reass+0xa4>
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801eb5a:	682a      	ldr	r2, [r5, #0]
 801eb5c:	686f      	ldr	r7, [r5, #4]
 801eb5e:	68a8      	ldr	r0, [r5, #8]
 801eb60:	68e9      	ldr	r1, [r5, #12]
 801eb62:	60a2      	str	r2, [r4, #8]
 801eb64:	60e7      	str	r7, [r4, #12]
 801eb66:	6120      	str	r0, [r4, #16]
 801eb68:	6161      	str	r1, [r4, #20]
 801eb6a:	692a      	ldr	r2, [r5, #16]
 801eb6c:	61a2      	str	r2, [r4, #24]
 801eb6e:	e6df      	b.n	801e930 <ip4_reass+0xa4>
 801eb70:	2003611c 	.word	0x2003611c
 801eb74:	200226fc 	.word	0x200226fc
 801eb78:	0803f5d4 	.word	0x0803f5d4
 801eb7c:	0803f5b4 	.word	0x0803f5b4
 801eb80:	08026800 	.word	0x08026800
 801eb84:	200226f8 	.word	0x200226f8
    if (valid) {
 801eb88:	2f00      	cmp	r7, #0
 801eb8a:	f43f af38 	beq.w	801e9fe <ip4_reass+0x172>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801eb8e:	6863      	ldr	r3, [r4, #4]
 801eb90:	2b00      	cmp	r3, #0
 801eb92:	f43f af34 	beq.w	801e9fe <ip4_reass+0x172>
 801eb96:	6858      	ldr	r0, [r3, #4]
 801eb98:	8883      	ldrh	r3, [r0, #4]
 801eb9a:	2b00      	cmp	r3, #0
 801eb9c:	d1b9      	bne.n	801eb12 <ip4_reass+0x286>
        q = iprh->next_pbuf;
 801eb9e:	f8d9 3000 	ldr.w	r3, [r9]
        while (q != NULL) {
 801eba2:	2b00      	cmp	r3, #0
 801eba4:	f000 80a6 	beq.w	801ecf4 <ip4_reass+0x468>
          iprh = (struct ip_reass_helper *)q->payload;
 801eba8:	685d      	ldr	r5, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 801ebaa:	f8b9 3006 	ldrh.w	r3, [r9, #6]
 801ebae:	88aa      	ldrh	r2, [r5, #4]
 801ebb0:	429a      	cmp	r2, r3
 801ebb2:	d006      	beq.n	801ebc2 <ip4_reass+0x336>
 801ebb4:	e7ad      	b.n	801eb12 <ip4_reass+0x286>
          iprh = (struct ip_reass_helper *)q->payload;
 801ebb6:	685b      	ldr	r3, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 801ebb8:	88e9      	ldrh	r1, [r5, #6]
 801ebba:	889a      	ldrh	r2, [r3, #4]
 801ebbc:	461d      	mov	r5, r3
 801ebbe:	4291      	cmp	r1, r2
 801ebc0:	d1a7      	bne.n	801eb12 <ip4_reass+0x286>
          q = iprh->next_pbuf;
 801ebc2:	682b      	ldr	r3, [r5, #0]
        while (q != NULL) {
 801ebc4:	2b00      	cmp	r3, #0
 801ebc6:	d1f6      	bne.n	801ebb6 <ip4_reass+0x32a>
          LWIP_ASSERT("sanity check",
 801ebc8:	4285      	cmp	r5, r0
 801ebca:	d10f      	bne.n	801ebec <ip4_reass+0x360>
 801ebcc:	4b50      	ldr	r3, [pc, #320]	; (801ed10 <ip4_reass+0x484>)
 801ebce:	f240 12e1 	movw	r2, #481	; 0x1e1
 801ebd2:	4950      	ldr	r1, [pc, #320]	; (801ed14 <ip4_reass+0x488>)
 801ebd4:	4850      	ldr	r0, [pc, #320]	; (801ed18 <ip4_reass+0x48c>)
 801ebd6:	f001 fe9f 	bl	8020918 <iprintf>
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801ebda:	682b      	ldr	r3, [r5, #0]
 801ebdc:	b133      	cbz	r3, 801ebec <ip4_reass+0x360>
 801ebde:	4b4c      	ldr	r3, [pc, #304]	; (801ed10 <ip4_reass+0x484>)
 801ebe0:	f240 12e3 	movw	r2, #483	; 0x1e3
 801ebe4:	494d      	ldr	r1, [pc, #308]	; (801ed1c <ip4_reass+0x490>)
 801ebe6:	484c      	ldr	r0, [pc, #304]	; (801ed18 <ip4_reass+0x48c>)
 801ebe8:	f001 fe96 	bl	8020918 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801ebec:	f8ba 3000 	ldrh.w	r3, [sl]
 801ebf0:	449b      	add	fp, r3
  if (is_last) {
 801ebf2:	9b03      	ldr	r3, [sp, #12]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801ebf4:	f8aa b000 	strh.w	fp, [sl]
  if (is_last) {
 801ebf8:	2b00      	cmp	r3, #0
 801ebfa:	d07d      	beq.n	801ecf8 <ip4_reass+0x46c>
 801ebfc:	8ba0      	ldrh	r0, [r4, #28]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801ebfe:	4623      	mov	r3, r4
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801ec00:	6861      	ldr	r1, [r4, #4]
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801ec02:	3014      	adds	r0, #20
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801ec04:	f853 2f08 	ldr.w	r2, [r3, #8]!
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801ec08:	684e      	ldr	r6, [r1, #4]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801ec0a:	b280      	uxth	r0, r0
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801ec0c:	685f      	ldr	r7, [r3, #4]
 801ec0e:	689d      	ldr	r5, [r3, #8]
 801ec10:	68d9      	ldr	r1, [r3, #12]
 801ec12:	6077      	str	r7, [r6, #4]
 801ec14:	60b5      	str	r5, [r6, #8]
 801ec16:	60f1      	str	r1, [r6, #12]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801ec18:	6835      	ldr	r5, [r6, #0]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801ec1a:	6032      	str	r2, [r6, #0]
 801ec1c:	691a      	ldr	r2, [r3, #16]
 801ec1e:	6132      	str	r2, [r6, #16]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801ec20:	f7f5 feb4 	bl	801498c <lwip_htons>
    IPH_OFFSET_SET(fraghdr, 0);
 801ec24:	2300      	movs	r3, #0
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801ec26:	8070      	strh	r0, [r6, #2]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 801ec28:	2114      	movs	r1, #20
    IPH_OFFSET_SET(fraghdr, 0);
 801ec2a:	71b3      	strb	r3, [r6, #6]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 801ec2c:	4630      	mov	r0, r6
    IPH_OFFSET_SET(fraghdr, 0);
 801ec2e:	71f3      	strb	r3, [r6, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801ec30:	72b3      	strb	r3, [r6, #10]
 801ec32:	72f3      	strb	r3, [r6, #11]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 801ec34:	f7f6 fc68 	bl	8015508 <inet_chksum>
    p = ipr->p;
 801ec38:	6867      	ldr	r7, [r4, #4]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 801ec3a:	8170      	strh	r0, [r6, #10]
    while (r != NULL) {
 801ec3c:	b15d      	cbz	r5, 801ec56 <ip4_reass+0x3ca>
      iprh = (struct ip_reass_helper *)r->payload;
 801ec3e:	686e      	ldr	r6, [r5, #4]
      pbuf_remove_header(r, IP_HLEN);
 801ec40:	2114      	movs	r1, #20
 801ec42:	4628      	mov	r0, r5
 801ec44:	f7f7 fcd4 	bl	80165f0 <pbuf_remove_header>
      pbuf_cat(p, r);
 801ec48:	4629      	mov	r1, r5
 801ec4a:	4638      	mov	r0, r7
 801ec4c:	f7f7 fe94 	bl	8016978 <pbuf_cat>
      r = iprh->next_pbuf;
 801ec50:	6835      	ldr	r5, [r6, #0]
    while (r != NULL) {
 801ec52:	2d00      	cmp	r5, #0
 801ec54:	d1f3      	bne.n	801ec3e <ip4_reass+0x3b2>
    if (ipr == reassdatagrams) {
 801ec56:	4b32      	ldr	r3, [pc, #200]	; (801ed20 <ip4_reass+0x494>)
 801ec58:	681b      	ldr	r3, [r3, #0]
 801ec5a:	42a3      	cmp	r3, r4
 801ec5c:	d02f      	beq.n	801ecbe <ip4_reass+0x432>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801ec5e:	b193      	cbz	r3, 801ec86 <ip4_reass+0x3fa>
        if (ipr_prev->next == ipr) {
 801ec60:	6819      	ldr	r1, [r3, #0]
 801ec62:	428c      	cmp	r4, r1
 801ec64:	d00f      	beq.n	801ec86 <ip4_reass+0x3fa>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801ec66:	b179      	cbz	r1, 801ec88 <ip4_reass+0x3fc>
        if (ipr_prev->next == ipr) {
 801ec68:	680b      	ldr	r3, [r1, #0]
 801ec6a:	42a3      	cmp	r3, r4
 801ec6c:	d00c      	beq.n	801ec88 <ip4_reass+0x3fc>
 801ec6e:	4619      	mov	r1, r3
 801ec70:	e7f9      	b.n	801ec66 <ip4_reass+0x3da>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801ec72:	7fa3      	ldrb	r3, [r4, #30]
 801ec74:	07da      	lsls	r2, r3, #31
 801ec76:	f57f af61 	bpl.w	801eb3c <ip4_reass+0x2b0>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801ec7a:	f8ba 3000 	ldrh.w	r3, [sl]
 801ec7e:	449b      	add	fp, r3
 801ec80:	f8aa b000 	strh.w	fp, [sl]
 801ec84:	e6c8      	b.n	801ea18 <ip4_reass+0x18c>
        if (ipr_prev->next == ipr) {
 801ec86:	4619      	mov	r1, r3
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801ec88:	4620      	mov	r0, r4
 801ec8a:	f7ff fcc7 	bl	801e61c <ip_reass_dequeue_datagram>
    clen = pbuf_clen(p);
 801ec8e:	4638      	mov	r0, r7
 801ec90:	f7f7 fe52 	bl	8016938 <pbuf_clen>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801ec94:	f8ba 3000 	ldrh.w	r3, [sl]
    clen = pbuf_clen(p);
 801ec98:	4604      	mov	r4, r0
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801ec9a:	4283      	cmp	r3, r0
 801ec9c:	d208      	bcs.n	801ecb0 <ip4_reass+0x424>
 801ec9e:	4b1c      	ldr	r3, [pc, #112]	; (801ed10 <ip4_reass+0x484>)
 801eca0:	f240 229b 	movw	r2, #667	; 0x29b
 801eca4:	491f      	ldr	r1, [pc, #124]	; (801ed24 <ip4_reass+0x498>)
 801eca6:	481c      	ldr	r0, [pc, #112]	; (801ed18 <ip4_reass+0x48c>)
 801eca8:	f001 fe36 	bl	8020918 <iprintf>
 801ecac:	f8ba 3000 	ldrh.w	r3, [sl]
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801ecb0:	1b1b      	subs	r3, r3, r4
}
 801ecb2:	4638      	mov	r0, r7
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801ecb4:	f8aa 3000 	strh.w	r3, [sl]
}
 801ecb8:	b005      	add	sp, #20
 801ecba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      ipr_prev = NULL;
 801ecbe:	2100      	movs	r1, #0
 801ecc0:	e7e2      	b.n	801ec88 <ip4_reass+0x3fc>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801ecc2:	9b03      	ldr	r3, [sp, #12]
      ipr->p = new_p;
 801ecc4:	f8c4 8004 	str.w	r8, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801ecc8:	2b00      	cmp	r3, #0
 801ecca:	f43f af60 	beq.w	801eb8e <ip4_reass+0x302>
 801ecce:	7fa3      	ldrb	r3, [r4, #30]
 801ecd0:	07d8      	lsls	r0, r3, #31
 801ecd2:	f57f af33 	bpl.w	801eb3c <ip4_reass+0x2b0>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801ecd6:	4643      	mov	r3, r8
 801ecd8:	2b00      	cmp	r3, #0
 801ecda:	d0ce      	beq.n	801ec7a <ip4_reass+0x3ee>
 801ecdc:	e75b      	b.n	801eb96 <ip4_reass+0x30a>
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801ecde:	4b0c      	ldr	r3, [pc, #48]	; (801ed10 <ip4_reass+0x484>)
 801ece0:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801ece4:	4910      	ldr	r1, [pc, #64]	; (801ed28 <ip4_reass+0x49c>)
 801ece6:	480c      	ldr	r0, [pc, #48]	; (801ed18 <ip4_reass+0x48c>)
 801ece8:	f001 fe16 	bl	8020918 <iprintf>
 801ecec:	88eb      	ldrh	r3, [r5, #6]
 801ecee:	f8b9 0004 	ldrh.w	r0, [r9, #4]
 801ecf2:	e67b      	b.n	801e9ec <ip4_reass+0x160>
        while (q != NULL) {
 801ecf4:	464d      	mov	r5, r9
 801ecf6:	e767      	b.n	801ebc8 <ip4_reass+0x33c>
    u16_t datagram_len = (u16_t)(offset + len);
 801ecf8:	e9dd 3201 	ldrd	r3, r2, [sp, #4]
 801ecfc:	4413      	add	r3, r2
 801ecfe:	4618      	mov	r0, r3
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801ed00:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 801ed02:	b280      	uxth	r0, r0
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801ed04:	f043 0301 	orr.w	r3, r3, #1
    ipr->datagram_len = datagram_len;
 801ed08:	83a0      	strh	r0, [r4, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801ed0a:	77a3      	strb	r3, [r4, #30]
 801ed0c:	e777      	b.n	801ebfe <ip4_reass+0x372>
 801ed0e:	bf00      	nop
 801ed10:	0803f5d4 	.word	0x0803f5d4
 801ed14:	0803f564 	.word	0x0803f564
 801ed18:	08026800 	.word	0x08026800
 801ed1c:	0803f574 	.word	0x0803f574
 801ed20:	200226fc 	.word	0x200226fc
 801ed24:	0803f598 	.word	0x0803f598
 801ed28:	0803f544 	.word	0x0803f544

0801ed2c <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801ed2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t newpbuflen = 0;
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801ed30:	8d8b      	ldrh	r3, [r1, #44]	; 0x2c
{
 801ed32:	b08d      	sub	sp, #52	; 0x34
 801ed34:	4605      	mov	r5, r0
 801ed36:	920a      	str	r2, [sp, #40]	; 0x28
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801ed38:	f1b3 0214 	subs.w	r2, r3, #20
{
 801ed3c:	9105      	str	r1, [sp, #20]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801ed3e:	bf48      	it	mi
 801ed40:	f1a3 020d 	submi.w	r2, r3, #13
  int last;
  u16_t poff = IP_HLEN;
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801ed44:	6843      	ldr	r3, [r0, #4]
  iphdr = original_iphdr;
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801ed46:	781c      	ldrb	r4, [r3, #0]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801ed48:	f3c2 02cf 	ubfx	r2, r2, #3, #16
  original_iphdr = (struct ip_hdr *)p->payload;
 801ed4c:	9304      	str	r3, [sp, #16]
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801ed4e:	f004 040f 	and.w	r4, r4, #15
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801ed52:	9207      	str	r2, [sp, #28]
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801ed54:	ea4f 0a84 	mov.w	sl, r4, lsl #2
 801ed58:	f1ba 0f14 	cmp.w	sl, #20
 801ed5c:	f040 80dc 	bne.w	801ef18 <ip4_frag+0x1ec>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801ed60:	8943      	ldrh	r3, [r0, #10]
 801ed62:	2b13      	cmp	r3, #19
 801ed64:	f240 80db 	bls.w	801ef1e <ip4_frag+0x1f2>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801ed68:	9b04      	ldr	r3, [sp, #16]
 801ed6a:	88d8      	ldrh	r0, [r3, #6]
 801ed6c:	f7f5 fe0e 	bl	801498c <lwip_htons>
  ofo = tmp & IP_OFFMASK;
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;

  left = (u16_t)(p->tot_len - IP_HLEN);
 801ed70:	f8b5 9008 	ldrh.w	r9, [r5, #8]
  ofo = tmp & IP_OFFMASK;
 801ed74:	f3c0 030c 	ubfx	r3, r0, #0, #13
  left = (u16_t)(p->tot_len - IP_HLEN);
 801ed78:	f1a9 0914 	sub.w	r9, r9, #20
  ofo = tmp & IP_OFFMASK;
 801ed7c:	9306      	str	r3, [sp, #24]
 801ed7e:	f400 5300 	and.w	r3, r0, #8192	; 0x2000
 801ed82:	930b      	str	r3, [sp, #44]	; 0x2c
  left = (u16_t)(p->tot_len - IP_HLEN);
 801ed84:	fa1f f389 	uxth.w	r3, r9
 801ed88:	9303      	str	r3, [sp, #12]

  while (left) {
 801ed8a:	2b00      	cmp	r3, #0
 801ed8c:	f000 809b 	beq.w	801eec6 <ip4_frag+0x19a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801ed90:	9b07      	ldr	r3, [sp, #28]
  u16_t newpbuflen = 0;
 801ed92:	2400      	movs	r4, #0
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
    if (rambuf == NULL) {
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801ed94:	f8df b1b0 	ldr.w	fp, [pc, #432]	; 801ef48 <ip4_frag+0x21c>
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801ed98:	00db      	lsls	r3, r3, #3
 801ed9a:	b29b      	uxth	r3, r3
 801ed9c:	9308      	str	r3, [sp, #32]
 801ed9e:	9b08      	ldr	r3, [sp, #32]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801eda0:	f44f 7220 	mov.w	r2, #640	; 0x280
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801eda4:	9e03      	ldr	r6, [sp, #12]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801eda6:	2114      	movs	r1, #20
 801eda8:	200e      	movs	r0, #14
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801edaa:	42b3      	cmp	r3, r6
 801edac:	bf28      	it	cs
 801edae:	4633      	movcs	r3, r6
 801edb0:	9302      	str	r3, [sp, #8]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801edb2:	f7f7 fcc7 	bl	8016744 <pbuf_alloc>
    if (rambuf == NULL) {
 801edb6:	4681      	mov	r9, r0
 801edb8:	2800      	cmp	r0, #0
 801edba:	f000 809d 	beq.w	801eef8 <ip4_frag+0x1cc>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801edbe:	8943      	ldrh	r3, [r0, #10]
 801edc0:	2b13      	cmp	r3, #19
 801edc2:	f240 809e 	bls.w	801ef02 <ip4_frag+0x1d6>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801edc6:	9f04      	ldr	r7, [sp, #16]
 801edc8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801edcc:	683a      	ldr	r2, [r7, #0]
 801edce:	687e      	ldr	r6, [r7, #4]
 801edd0:	68b8      	ldr	r0, [r7, #8]
 801edd2:	68f9      	ldr	r1, [r7, #12]
 801edd4:	601a      	str	r2, [r3, #0]
 801edd6:	605e      	str	r6, [r3, #4]
 801edd8:	6098      	str	r0, [r3, #8]
 801edda:	60d9      	str	r1, [r3, #12]
 801eddc:	693a      	ldr	r2, [r7, #16]
 801edde:	611a      	str	r2, [r3, #16]
    iphdr = (struct ip_hdr *)rambuf->payload;
 801ede0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801ede4:	9309      	str	r3, [sp, #36]	; 0x24

    left_to_copy = fragsize;
    while (left_to_copy) {
 801ede6:	9b02      	ldr	r3, [sp, #8]
 801ede8:	2b00      	cmp	r3, #0
 801edea:	d031      	beq.n	801ee50 <ip4_frag+0x124>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801edec:	896b      	ldrh	r3, [r5, #10]
    while (left_to_copy) {
 801edee:	9f02      	ldr	r7, [sp, #8]
      u16_t plen = (u16_t)(p->len - poff);
 801edf0:	eba3 040a 	sub.w	r4, r3, sl
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801edf4:	4553      	cmp	r3, sl
      u16_t plen = (u16_t)(p->len - poff);
 801edf6:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801edf8:	d370      	bcc.n	801eedc <ip4_frag+0x1b0>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801edfa:	42bc      	cmp	r4, r7
 801edfc:	bf28      	it	cs
 801edfe:	463c      	movcs	r4, r7
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801ee00:	2c00      	cmp	r4, #0
 801ee02:	d062      	beq.n	801eeca <ip4_frag+0x19e>
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801ee04:	f240 22bd 	movw	r2, #701	; 0x2bd
 801ee08:	4659      	mov	r1, fp
 801ee0a:	2006      	movs	r0, #6
 801ee0c:	f7f7 f92e 	bl	801606c <memp_malloc_fn>
      if (pcr == NULL) {
        pbuf_free(rambuf);
        goto memerr;
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801ee10:	2241      	movs	r2, #65	; 0x41
      if (pcr == NULL) {
 801ee12:	4680      	mov	r8, r0
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801ee14:	4621      	mov	r1, r4
 801ee16:	4603      	mov	r3, r0
      if (pcr == NULL) {
 801ee18:	2800      	cmp	r0, #0
 801ee1a:	d06a      	beq.n	801eef2 <ip4_frag+0x1c6>
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801ee1c:	9401      	str	r4, [sp, #4]
 801ee1e:	2000      	movs	r0, #0
 801ee20:	686e      	ldr	r6, [r5, #4]
 801ee22:	4456      	add	r6, sl
 801ee24:	9600      	str	r6, [sp, #0]
 801ee26:	f7f7 fbc3 	bl	80165b0 <pbuf_alloced_custom>
                                    (u8_t *)p->payload + poff, newpbuflen);
      if (newpbuf == NULL) {
 801ee2a:	4606      	mov	r6, r0
 801ee2c:	2800      	cmp	r0, #0
 801ee2e:	d05d      	beq.n	801eeec <ip4_frag+0x1c0>
        ip_frag_free_pbuf_custom_ref(pcr);
        pbuf_free(rambuf);
        goto memerr;
      }
      pbuf_ref(p);
 801ee30:	4628      	mov	r0, r5

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801ee32:	1b3f      	subs	r7, r7, r4
      pbuf_ref(p);
 801ee34:	f7f7 fd8c 	bl	8016950 <pbuf_ref>
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801ee38:	4b3e      	ldr	r3, [pc, #248]	; (801ef34 <ip4_frag+0x208>)
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801ee3a:	b2bf      	uxth	r7, r7
      pcr->original = p;
 801ee3c:	f8c8 5014 	str.w	r5, [r8, #20]
      pbuf_cat(rambuf, newpbuf);
 801ee40:	4631      	mov	r1, r6
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801ee42:	f8c8 3010 	str.w	r3, [r8, #16]
      pbuf_cat(rambuf, newpbuf);
 801ee46:	4648      	mov	r0, r9
 801ee48:	f7f7 fd96 	bl	8016978 <pbuf_cat>
      if (left_to_copy) {
 801ee4c:	2f00      	cmp	r7, #0
 801ee4e:	d13c      	bne.n	801eeca <ip4_frag+0x19e>
    }
    poff = (u16_t)(poff + newpbuflen);
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801ee50:	9b05      	ldr	r3, [sp, #20]
    poff = (u16_t)(poff + newpbuflen);
 801ee52:	44a2      	add	sl, r4

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801ee54:	9a06      	ldr	r2, [sp, #24]
    last = (left <= netif->mtu - IP_HLEN);
 801ee56:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    poff = (u16_t)(poff + newpbuflen);
 801ee58:	fa1f fa8a 	uxth.w	sl, sl
    tmp = (IP_OFFMASK & (ofo));
 801ee5c:	f3c2 000c 	ubfx	r0, r2, #0, #13
    if (!last || mf_set) {
 801ee60:	9a03      	ldr	r2, [sp, #12]
    last = (left <= netif->mtu - IP_HLEN);
 801ee62:	3b13      	subs	r3, #19
    if (!last || mf_set) {
 801ee64:	4293      	cmp	r3, r2
 801ee66:	dd54      	ble.n	801ef12 <ip4_frag+0x1e6>
 801ee68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ee6a:	2b00      	cmp	r3, #0
 801ee6c:	d151      	bne.n	801ef12 <ip4_frag+0x1e6>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801ee6e:	f7f5 fd8d 	bl	801498c <lwip_htons>
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801ee72:	9f02      	ldr	r7, [sp, #8]
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801ee74:	9e09      	ldr	r6, [sp, #36]	; 0x24
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801ee76:	463b      	mov	r3, r7
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801ee78:	80f0      	strh	r0, [r6, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801ee7a:	3314      	adds	r3, #20
 801ee7c:	b298      	uxth	r0, r3
 801ee7e:	f7f5 fd85 	bl	801498c <lwip_htons>
    IPH_CHKSUM_SET(iphdr, 0);
 801ee82:	2300      	movs	r3, #0
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801ee84:	8070      	strh	r0, [r6, #2]
#if CHECKSUM_GEN_IP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 801ee86:	2114      	movs	r1, #20
    IPH_CHKSUM_SET(iphdr, 0);
 801ee88:	72b3      	strb	r3, [r6, #10]
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 801ee8a:	4630      	mov	r0, r6
    IPH_CHKSUM_SET(iphdr, 0);
 801ee8c:	72f3      	strb	r3, [r6, #11]
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 801ee8e:	f7f6 fb3b 	bl	8015508 <inet_chksum>
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801ee92:	9b05      	ldr	r3, [sp, #20]
 801ee94:	4649      	mov	r1, r9
 801ee96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801ee98:	695b      	ldr	r3, [r3, #20]
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 801ee9a:	8170      	strh	r0, [r6, #10]
    netif->output(netif, rambuf, dest);
 801ee9c:	9805      	ldr	r0, [sp, #20]
 801ee9e:	4798      	blx	r3
    IPFRAG_STATS_INC(ip_frag.xmit);
 801eea0:	4a25      	ldr	r2, [pc, #148]	; (801ef38 <ip4_frag+0x20c>)
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801eea2:	4648      	mov	r0, r9
    IPFRAG_STATS_INC(ip_frag.xmit);
 801eea4:	8e13      	ldrh	r3, [r2, #48]	; 0x30
 801eea6:	3301      	adds	r3, #1
 801eea8:	8613      	strh	r3, [r2, #48]	; 0x30
    pbuf_free(rambuf);
 801eeaa:	f7f7 fbdd 	bl	8016668 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801eeae:	9b03      	ldr	r3, [sp, #12]
    ofo = (u16_t)(ofo + nfb);
 801eeb0:	e9dd 2106 	ldrd	r2, r1, [sp, #24]
    left = (u16_t)(left - fragsize);
 801eeb4:	1bdb      	subs	r3, r3, r7
    ofo = (u16_t)(ofo + nfb);
 801eeb6:	440a      	add	r2, r1
    left = (u16_t)(left - fragsize);
 801eeb8:	b29b      	uxth	r3, r3
    ofo = (u16_t)(ofo + nfb);
 801eeba:	b292      	uxth	r2, r2
    left = (u16_t)(left - fragsize);
 801eebc:	9303      	str	r3, [sp, #12]
    ofo = (u16_t)(ofo + nfb);
 801eebe:	9206      	str	r2, [sp, #24]
  while (left) {
 801eec0:	2b00      	cmp	r3, #0
 801eec2:	f47f af6c 	bne.w	801ed9e <ip4_frag+0x72>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801eec6:	2000      	movs	r0, #0
 801eec8:	e018      	b.n	801eefc <ip4_frag+0x1d0>
        p = p->next;
 801eeca:	682d      	ldr	r5, [r5, #0]
 801eecc:	f04f 0a00 	mov.w	sl, #0
      u16_t plen = (u16_t)(p->len - poff);
 801eed0:	896b      	ldrh	r3, [r5, #10]
 801eed2:	eba3 040a 	sub.w	r4, r3, sl
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801eed6:	4553      	cmp	r3, sl
      u16_t plen = (u16_t)(p->len - poff);
 801eed8:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801eeda:	d28e      	bcs.n	801edfa <ip4_frag+0xce>
 801eedc:	465b      	mov	r3, fp
 801eede:	f240 322d 	movw	r2, #813	; 0x32d
 801eee2:	4916      	ldr	r1, [pc, #88]	; (801ef3c <ip4_frag+0x210>)
 801eee4:	4816      	ldr	r0, [pc, #88]	; (801ef40 <ip4_frag+0x214>)
 801eee6:	f001 fd17 	bl	8020918 <iprintf>
 801eeea:	e786      	b.n	801edfa <ip4_frag+0xce>
        ip_frag_free_pbuf_custom_ref(pcr);
 801eeec:	4640      	mov	r0, r8
 801eeee:	f7ff fc7f 	bl	801e7f0 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801eef2:	4648      	mov	r0, r9
 801eef4:	f7f7 fbb8 	bl	8016668 <pbuf_free>
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801eef8:	f04f 30ff 	mov.w	r0, #4294967295
}
 801eefc:	b00d      	add	sp, #52	; 0x34
 801eefe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801ef02:	465b      	mov	r3, fp
 801ef04:	f240 3225 	movw	r2, #805	; 0x325
 801ef08:	490e      	ldr	r1, [pc, #56]	; (801ef44 <ip4_frag+0x218>)
 801ef0a:	480d      	ldr	r0, [pc, #52]	; (801ef40 <ip4_frag+0x214>)
 801ef0c:	f001 fd04 	bl	8020918 <iprintf>
 801ef10:	e759      	b.n	801edc6 <ip4_frag+0x9a>
      tmp = tmp | IP_MF;
 801ef12:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 801ef16:	e7aa      	b.n	801ee6e <ip4_frag+0x142>
    return ERR_VAL;
 801ef18:	f06f 0005 	mvn.w	r0, #5
 801ef1c:	e7ee      	b.n	801eefc <ip4_frag+0x1d0>
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801ef1e:	4b0a      	ldr	r3, [pc, #40]	; (801ef48 <ip4_frag+0x21c>)
 801ef20:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801ef24:	4909      	ldr	r1, [pc, #36]	; (801ef4c <ip4_frag+0x220>)
 801ef26:	4806      	ldr	r0, [pc, #24]	; (801ef40 <ip4_frag+0x214>)
 801ef28:	f001 fcf6 	bl	8020918 <iprintf>
 801ef2c:	f06f 0005 	mvn.w	r0, #5
 801ef30:	e7e4      	b.n	801eefc <ip4_frag+0x1d0>
 801ef32:	bf00      	nop
 801ef34:	0801e829 	.word	0x0801e829
 801ef38:	2003611c 	.word	0x2003611c
 801ef3c:	0803f534 	.word	0x0803f534
 801ef40:	08026800 	.word	0x08026800
 801ef44:	0803f514 	.word	0x0803f514
 801ef48:	0803f5d4 	.word	0x0803f5d4
 801ef4c:	0803f4f8 	.word	0x0803f4f8

0801ef50 <ethernet_input>:
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801ef50:	8943      	ldrh	r3, [r0, #10]
 801ef52:	2b0e      	cmp	r3, #14
{
 801ef54:	b570      	push	{r4, r5, r6, lr}
 801ef56:	4604      	mov	r4, r0
  if (p->len <= SIZEOF_ETH_HDR) {
 801ef58:	d91b      	bls.n	801ef92 <ethernet_input+0x42>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801ef5a:	7bc3      	ldrb	r3, [r0, #15]
 801ef5c:	460d      	mov	r5, r1
 801ef5e:	b91b      	cbnz	r3, 801ef68 <ethernet_input+0x18>
    p->if_idx = netif_get_index(netif);
 801ef60:	f891 3038 	ldrb.w	r3, [r1, #56]	; 0x38
 801ef64:	3301      	adds	r3, #1
 801ef66:	73c3      	strb	r3, [r0, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801ef68:	6860      	ldr	r0, [r4, #4]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801ef6a:	7803      	ldrb	r3, [r0, #0]
  type = ethhdr->type;
 801ef6c:	8986      	ldrh	r6, [r0, #12]
  if (ethhdr->dest.addr[0] & 1) {
 801ef6e:	07d9      	lsls	r1, r3, #31
 801ef70:	d50a      	bpl.n	801ef88 <ethernet_input+0x38>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801ef72:	2b01      	cmp	r3, #1
 801ef74:	d039      	beq.n	801efea <ethernet_input+0x9a>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801ef76:	2206      	movs	r2, #6
 801ef78:	4924      	ldr	r1, [pc, #144]	; (801f00c <ethernet_input+0xbc>)
 801ef7a:	f000 fd19 	bl	801f9b0 <memcmp>
 801ef7e:	b918      	cbnz	r0, 801ef88 <ethernet_input+0x38>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801ef80:	7b63      	ldrb	r3, [r4, #13]
 801ef82:	f043 0308 	orr.w	r3, r3, #8
 801ef86:	7363      	strb	r3, [r4, #13]
    }
  }

  switch (type) {
 801ef88:	2e08      	cmp	r6, #8
 801ef8a:	d01f      	beq.n	801efcc <ethernet_input+0x7c>
 801ef8c:	f5b6 6fc1 	cmp.w	r6, #1544	; 0x608
 801ef90:	d00b      	beq.n	801efaa <ethernet_input+0x5a>
#ifdef LWIP_HOOK_UNKNOWN_ETH_PROTOCOL
      if (LWIP_HOOK_UNKNOWN_ETH_PROTOCOL(p, netif) == ERR_OK) {
        break;
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
 801ef92:	4b1f      	ldr	r3, [pc, #124]	; (801f010 <ethernet_input+0xc0>)
 801ef94:	8d19      	ldrh	r1, [r3, #40]	; 0x28
      ETHARP_STATS_INC(etharp.drop);
 801ef96:	8bda      	ldrh	r2, [r3, #30]
      ETHARP_STATS_INC(etharp.proterr);
 801ef98:	3101      	adds	r1, #1
      ETHARP_STATS_INC(etharp.drop);
 801ef9a:	3201      	adds	r2, #1
      ETHARP_STATS_INC(etharp.proterr);
 801ef9c:	8519      	strh	r1, [r3, #40]	; 0x28
      ETHARP_STATS_INC(etharp.drop);
 801ef9e:	83da      	strh	r2, [r3, #30]
  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;

free_and_return:
  pbuf_free(p);
 801efa0:	4620      	mov	r0, r4
 801efa2:	f7f7 fb61 	bl	8016668 <pbuf_free>
  return ERR_OK;
}
 801efa6:	2000      	movs	r0, #0
 801efa8:	bd70      	pop	{r4, r5, r6, pc}
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801efaa:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 801efae:	071b      	lsls	r3, r3, #28
 801efb0:	d5f6      	bpl.n	801efa0 <ethernet_input+0x50>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801efb2:	210e      	movs	r1, #14
 801efb4:	4620      	mov	r0, r4
 801efb6:	f7f7 fb1b 	bl	80165f0 <pbuf_remove_header>
 801efba:	b308      	cbz	r0, 801f000 <ethernet_input+0xb0>
        ETHARP_STATS_INC(etharp.lenerr);
 801efbc:	4b14      	ldr	r3, [pc, #80]	; (801f010 <ethernet_input+0xc0>)
 801efbe:	8c59      	ldrh	r1, [r3, #34]	; 0x22
        ETHARP_STATS_INC(etharp.drop);
 801efc0:	8bda      	ldrh	r2, [r3, #30]
        ETHARP_STATS_INC(etharp.lenerr);
 801efc2:	3101      	adds	r1, #1
        ETHARP_STATS_INC(etharp.drop);
 801efc4:	3201      	adds	r2, #1
        ETHARP_STATS_INC(etharp.lenerr);
 801efc6:	8459      	strh	r1, [r3, #34]	; 0x22
        ETHARP_STATS_INC(etharp.drop);
 801efc8:	83da      	strh	r2, [r3, #30]
        goto free_and_return;
 801efca:	e7e9      	b.n	801efa0 <ethernet_input+0x50>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801efcc:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 801efd0:	071a      	lsls	r2, r3, #28
 801efd2:	d5e5      	bpl.n	801efa0 <ethernet_input+0x50>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801efd4:	210e      	movs	r1, #14
 801efd6:	4620      	mov	r0, r4
 801efd8:	f7f7 fb0a 	bl	80165f0 <pbuf_remove_header>
 801efdc:	2800      	cmp	r0, #0
 801efde:	d1df      	bne.n	801efa0 <ethernet_input+0x50>
        ip4_input(p, netif);
 801efe0:	4629      	mov	r1, r5
 801efe2:	4620      	mov	r0, r4
 801efe4:	f7ff f84a 	bl	801e07c <ip4_input>
      break;
 801efe8:	e7dd      	b.n	801efa6 <ethernet_input+0x56>
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801efea:	7843      	ldrb	r3, [r0, #1]
 801efec:	2b00      	cmp	r3, #0
 801efee:	d1cb      	bne.n	801ef88 <ethernet_input+0x38>
 801eff0:	7883      	ldrb	r3, [r0, #2]
 801eff2:	2b5e      	cmp	r3, #94	; 0x5e
 801eff4:	d1c8      	bne.n	801ef88 <ethernet_input+0x38>
        p->flags |= PBUF_FLAG_LLMCAST;
 801eff6:	7b63      	ldrb	r3, [r4, #13]
 801eff8:	f043 0310 	orr.w	r3, r3, #16
 801effc:	7363      	strb	r3, [r4, #13]
 801effe:	e7c3      	b.n	801ef88 <ethernet_input+0x38>
        etharp_input(p, netif);
 801f000:	4629      	mov	r1, r5
 801f002:	4620      	mov	r0, r4
 801f004:	f7fe fbdc 	bl	801d7c0 <etharp_input>
      break;
 801f008:	e7cd      	b.n	801efa6 <ethernet_input+0x56>
 801f00a:	bf00      	nop
 801f00c:	0803f69c 	.word	0x0803f69c
 801f010:	2003611c 	.word	0x2003611c

0801f014 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801f014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f018:	460c      	mov	r4, r1
 801f01a:	4605      	mov	r5, r0
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801f01c:	f8bd 0018 	ldrh.w	r0, [sp, #24]
                u16_t eth_type) {
 801f020:	4616      	mov	r6, r2
 801f022:	461f      	mov	r7, r3
  u16_t eth_type_be = lwip_htons(eth_type);
 801f024:	f7f5 fcb2 	bl	801498c <lwip_htons>

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801f028:	210e      	movs	r1, #14
  u16_t eth_type_be = lwip_htons(eth_type);
 801f02a:	4680      	mov	r8, r0
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801f02c:	4620      	mov	r0, r4
 801f02e:	f7f7 fadb 	bl	80165e8 <pbuf_add_header>
 801f032:	b9e0      	cbnz	r0, 801f06e <ethernet_output+0x5a>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801f034:	6861      	ldr	r1, [r4, #4]
  ethhdr->type = eth_type_be;
 801f036:	f8a1 800c 	strh.w	r8, [r1, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801f03a:	683b      	ldr	r3, [r7, #0]
 801f03c:	600b      	str	r3, [r1, #0]
 801f03e:	88bb      	ldrh	r3, [r7, #4]
 801f040:	808b      	strh	r3, [r1, #4]
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801f042:	6833      	ldr	r3, [r6, #0]
 801f044:	f8c1 3006 	str.w	r3, [r1, #6]
 801f048:	88b3      	ldrh	r3, [r6, #4]
 801f04a:	814b      	strh	r3, [r1, #10]

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801f04c:	f895 3034 	ldrb.w	r3, [r5, #52]	; 0x34
 801f050:	2b06      	cmp	r3, #6
 801f052:	d006      	beq.n	801f062 <ethernet_output+0x4e>
 801f054:	4b0a      	ldr	r3, [pc, #40]	; (801f080 <ethernet_output+0x6c>)
 801f056:	f240 1233 	movw	r2, #307	; 0x133
 801f05a:	490a      	ldr	r1, [pc, #40]	; (801f084 <ethernet_output+0x70>)
 801f05c:	480a      	ldr	r0, [pc, #40]	; (801f088 <ethernet_output+0x74>)
 801f05e:	f001 fc5b 	bl	8020918 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801f062:	4621      	mov	r1, r4
 801f064:	69ab      	ldr	r3, [r5, #24]
 801f066:	4628      	mov	r0, r5
pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
}
 801f068:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return netif->linkoutput(netif, p);
 801f06c:	4718      	bx	r3
  LINK_STATS_INC(link.lenerr);
 801f06e:	4a07      	ldr	r2, [pc, #28]	; (801f08c <ethernet_output+0x78>)
}
 801f070:	f06f 0001 	mvn.w	r0, #1
  LINK_STATS_INC(link.lenerr);
 801f074:	8953      	ldrh	r3, [r2, #10]
 801f076:	3301      	adds	r3, #1
 801f078:	8153      	strh	r3, [r2, #10]
}
 801f07a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f07e:	bf00      	nop
 801f080:	0803f6a4 	.word	0x0803f6a4
 801f084:	0803f6dc 	.word	0x0803f6dc
 801f088:	08026800 	.word	0x08026800
 801f08c:	2003611c 	.word	0x2003611c

0801f090 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801f090:	b510      	push	{r4, lr}
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801f092:	2300      	movs	r3, #0
{
 801f094:	b084      	sub	sp, #16
  osMessageQDef(QUEUE, size, void *);
 801f096:	2204      	movs	r2, #4
{
 801f098:	4604      	mov	r4, r0
  osMessageQDef(QUEUE, size, void *);
 801f09a:	9100      	str	r1, [sp, #0]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801f09c:	4668      	mov	r0, sp
 801f09e:	4619      	mov	r1, r3
  osMessageQDef(QUEUE, size, void *);
 801f0a0:	9201      	str	r2, [sp, #4]
 801f0a2:	e9cd 3302 	strd	r3, r3, [sp, #8]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801f0a6:	f7f1 ffa3 	bl	8010ff0 <osMessageCreate>
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
#endif
#if SYS_STATS
  ++lwip_stats.sys.mbox.used;
 801f0aa:	4a0a      	ldr	r2, [pc, #40]	; (801f0d4 <sys_mbox_new+0x44>)
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801f0ac:	6020      	str	r0, [r4, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801f0ae:	fab0 f080 	clz	r0, r0
  ++lwip_stats.sys.mbox.used;
 801f0b2:	f8b2 3100 	ldrh.w	r3, [r2, #256]	; 0x100
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
 801f0b6:	f8b2 1102 	ldrh.w	r1, [r2, #258]	; 0x102
  if(*mbox == NULL)
 801f0ba:	0940      	lsrs	r0, r0, #5
  ++lwip_stats.sys.mbox.used;
 801f0bc:	3301      	adds	r3, #1
    return ERR_MEM;

  return ERR_OK;
}
 801f0be:	4240      	negs	r0, r0
  ++lwip_stats.sys.mbox.used;
 801f0c0:	b29b      	uxth	r3, r3
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
 801f0c2:	4299      	cmp	r1, r3
  ++lwip_stats.sys.mbox.used;
 801f0c4:	f8a2 3100 	strh.w	r3, [r2, #256]	; 0x100
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
 801f0c8:	bf38      	it	cc
 801f0ca:	f8a2 3102 	strhcc.w	r3, [r2, #258]	; 0x102
}
 801f0ce:	b004      	add	sp, #16
 801f0d0:	bd10      	pop	{r4, pc}
 801f0d2:	bf00      	nop
 801f0d4:	2003611c 	.word	0x2003611c

0801f0d8 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801f0d8:	b508      	push	{r3, lr}
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801f0da:	6800      	ldr	r0, [r0, #0]
 801f0dc:	2200      	movs	r2, #0
 801f0de:	f7f1 ff9d 	bl	801101c <osMessagePut>
 801f0e2:	b900      	cbnz	r0, 801f0e6 <sys_mbox_trypost+0xe>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
}
 801f0e4:	bd08      	pop	{r3, pc}
    lwip_stats.sys.mbox.err++;
 801f0e6:	4a04      	ldr	r2, [pc, #16]	; (801f0f8 <sys_mbox_trypost+0x20>)
 801f0e8:	f04f 30ff 	mov.w	r0, #4294967295
 801f0ec:	f8b2 3104 	ldrh.w	r3, [r2, #260]	; 0x104
 801f0f0:	3301      	adds	r3, #1
 801f0f2:	f8a2 3104 	strh.w	r3, [r2, #260]	; 0x104
}
 801f0f6:	bd08      	pop	{r3, pc}
 801f0f8:	2003611c 	.word	0x2003611c

0801f0fc <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801f0fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 801f0fe:	4615      	mov	r5, r2
 801f100:	b085      	sub	sp, #20
 801f102:	4606      	mov	r6, r0
 801f104:	460f      	mov	r7, r1
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801f106:	f7f1 fe67 	bl	8010dd8 <osKernelSysTick>
 801f10a:	4604      	mov	r4, r0
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801f10c:	b15d      	cbz	r5, 801f126 <sys_arch_mbox_fetch+0x2a>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801f10e:	462a      	mov	r2, r5
 801f110:	6831      	ldr	r1, [r6, #0]
 801f112:	a801      	add	r0, sp, #4
 801f114:	f7f1 ffae 	bl	8011074 <osMessageGet>

    if(event.status == osEventMessage)
 801f118:	9b01      	ldr	r3, [sp, #4]
 801f11a:	2b10      	cmp	r3, #16
 801f11c:	d009      	beq.n	801f132 <sys_arch_mbox_fetch+0x36>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801f11e:	f04f 30ff 	mov.w	r0, #4294967295
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801f122:	b005      	add	sp, #20
 801f124:	bdf0      	pop	{r4, r5, r6, r7, pc}
    event = osMessageGet (*mbox, osWaitForever);
 801f126:	6831      	ldr	r1, [r6, #0]
 801f128:	f04f 32ff 	mov.w	r2, #4294967295
 801f12c:	a801      	add	r0, sp, #4
 801f12e:	f7f1 ffa1 	bl	8011074 <osMessageGet>
    *msg = (void *)event.value.v;
 801f132:	9b02      	ldr	r3, [sp, #8]
 801f134:	603b      	str	r3, [r7, #0]
    return (osKernelSysTick() - starttime);
 801f136:	f7f1 fe4f 	bl	8010dd8 <osKernelSysTick>
 801f13a:	1b00      	subs	r0, r0, r4
}
 801f13c:	b005      	add	sp, #20
 801f13e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801f140 <sys_mbox_valid>:
 801f140:	6800      	ldr	r0, [r0, #0]
 801f142:	3000      	adds	r0, #0
 801f144:	bf18      	it	ne
 801f146:	2001      	movne	r0, #1
 801f148:	4770      	bx	lr
 801f14a:	bf00      	nop

0801f14c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801f14c:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801f14e:	4803      	ldr	r0, [pc, #12]	; (801f15c <sys_init+0x10>)
 801f150:	f7f1 fe9a 	bl	8010e88 <osMutexCreate>
 801f154:	4b02      	ldr	r3, [pc, #8]	; (801f160 <sys_init+0x14>)
 801f156:	6018      	str	r0, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801f158:	bd08      	pop	{r3, pc}
 801f15a:	bf00      	nop
 801f15c:	0803f718 	.word	0x0803f718
 801f160:	2003627c 	.word	0x2003627c

0801f164 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801f164:	b530      	push	{r4, r5, lr}
 801f166:	b083      	sub	sp, #12
 801f168:	4605      	mov	r5, r0

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801f16a:	2400      	movs	r4, #0
  *mutex = osMutexCreate(osMutex(MUTEX));
 801f16c:	4668      	mov	r0, sp
  osMutexDef(MUTEX);
 801f16e:	e9cd 4400 	strd	r4, r4, [sp]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801f172:	f7f1 fe89 	bl	8010e88 <osMutexCreate>
#endif

  if(*mutex == NULL)
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
 801f176:	4a0d      	ldr	r2, [pc, #52]	; (801f1ac <sys_mutex_new+0x48>)
  *mutex = osMutexCreate(osMutex(MUTEX));
 801f178:	6028      	str	r0, [r5, #0]
  if(*mutex == NULL)
 801f17a:	b170      	cbz	r0, 801f19a <sys_mutex_new+0x36>
#endif /* SYS_STATS */
    return ERR_MEM;
  }

#if SYS_STATS
  ++lwip_stats.sys.mutex.used;
 801f17c:	f8b2 30fa 	ldrh.w	r3, [r2, #250]	; 0xfa
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801f180:	4620      	mov	r0, r4
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
 801f182:	f8b2 10fc 	ldrh.w	r1, [r2, #252]	; 0xfc
  ++lwip_stats.sys.mutex.used;
 801f186:	3301      	adds	r3, #1
 801f188:	b29b      	uxth	r3, r3
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
 801f18a:	4299      	cmp	r1, r3
  ++lwip_stats.sys.mutex.used;
 801f18c:	f8a2 30fa 	strh.w	r3, [r2, #250]	; 0xfa
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
 801f190:	bf38      	it	cc
 801f192:	f8a2 30fc 	strhcc.w	r3, [r2, #252]	; 0xfc
}
 801f196:	b003      	add	sp, #12
 801f198:	bd30      	pop	{r4, r5, pc}
    ++lwip_stats.sys.mutex.err;
 801f19a:	f8b2 30fe 	ldrh.w	r3, [r2, #254]	; 0xfe
    return ERR_MEM;
 801f19e:	f04f 30ff 	mov.w	r0, #4294967295
    ++lwip_stats.sys.mutex.err;
 801f1a2:	3301      	adds	r3, #1
 801f1a4:	f8a2 30fe 	strh.w	r3, [r2, #254]	; 0xfe
    return ERR_MEM;
 801f1a8:	e7f5      	b.n	801f196 <sys_mutex_new+0x32>
 801f1aa:	bf00      	nop
 801f1ac:	2003611c 	.word	0x2003611c

0801f1b0 <sys_mutex_lock>:
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801f1b0:	6800      	ldr	r0, [r0, #0]
 801f1b2:	f04f 31ff 	mov.w	r1, #4294967295
 801f1b6:	f7f1 be6f 	b.w	8010e98 <osMutexWait>
 801f1ba:	bf00      	nop

0801f1bc <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
  osMutexRelease(*mutex);
 801f1bc:	6800      	ldr	r0, [r0, #0]
 801f1be:	f7f1 be97 	b.w	8010ef0 <osMutexRelease>
 801f1c2:	bf00      	nop

0801f1c4 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801f1c4:	b510      	push	{r4, lr}
 801f1c6:	b088      	sub	sp, #32
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801f1c8:	2400      	movs	r4, #0
 801f1ca:	9102      	str	r1, [sp, #8]
  return osThreadCreate(&os_thread_def, arg);
 801f1cc:	4611      	mov	r1, r2
{
 801f1ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801f1d0:	9001      	str	r0, [sp, #4]
  return osThreadCreate(&os_thread_def, arg);
 801f1d2:	a801      	add	r0, sp, #4
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801f1d4:	f8cd 4012 	str.w	r4, [sp, #18]
 801f1d8:	f8cd 4016 	str.w	r4, [sp, #22]
 801f1dc:	f8cd 400e 	str.w	r4, [sp, #14]
 801f1e0:	f8cd 401a 	str.w	r4, [sp, #26]
 801f1e4:	f8ad 401e 	strh.w	r4, [sp, #30]
 801f1e8:	9305      	str	r3, [sp, #20]
 801f1ea:	f8ad 200c 	strh.w	r2, [sp, #12]
  return osThreadCreate(&os_thread_def, arg);
 801f1ee:	f7f1 fdfb 	bl	8010de8 <osThreadCreate>
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801f1f2:	b008      	add	sp, #32
 801f1f4:	bd10      	pop	{r4, pc}
 801f1f6:	bf00      	nop

0801f1f8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801f1f8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 801f1fa:	2200      	movs	r2, #0
 801f1fc:	4910      	ldr	r1, [pc, #64]	; (801f240 <MX_USB_DEVICE_Init+0x48>)
 801f1fe:	4811      	ldr	r0, [pc, #68]	; (801f244 <MX_USB_DEVICE_Init+0x4c>)
 801f200:	f7f1 f942 	bl	8010488 <USBD_Init>
 801f204:	b9c0      	cbnz	r0, 801f238 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 801f206:	4910      	ldr	r1, [pc, #64]	; (801f248 <MX_USB_DEVICE_Init+0x50>)
 801f208:	480e      	ldr	r0, [pc, #56]	; (801f244 <MX_USB_DEVICE_Init+0x4c>)
 801f20a:	f7f1 f957 	bl	80104bc <USBD_RegisterClass>
 801f20e:	b980      	cbnz	r0, 801f232 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801f210:	490e      	ldr	r1, [pc, #56]	; (801f24c <MX_USB_DEVICE_Init+0x54>)
 801f212:	480c      	ldr	r0, [pc, #48]	; (801f244 <MX_USB_DEVICE_Init+0x4c>)
 801f214:	f7f1 f90a 	bl	801042c <USBD_CDC_RegisterInterface>
 801f218:	b940      	cbnz	r0, 801f22c <MX_USB_DEVICE_Init+0x34>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801f21a:	480a      	ldr	r0, [pc, #40]	; (801f244 <MX_USB_DEVICE_Init+0x4c>)
 801f21c:	f7f1 f962 	bl	80104e4 <USBD_Start>
 801f220:	b900      	cbnz	r0, 801f224 <MX_USB_DEVICE_Init+0x2c>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801f222:	bd08      	pop	{r3, pc}
 801f224:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 801f228:	f7e2 bdc4 	b.w	8001db4 <Error_Handler>
    Error_Handler();
 801f22c:	f7e2 fdc2 	bl	8001db4 <Error_Handler>
 801f230:	e7f3      	b.n	801f21a <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 801f232:	f7e2 fdbf 	bl	8001db4 <Error_Handler>
 801f236:	e7eb      	b.n	801f210 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 801f238:	f7e2 fdbc 	bl	8001db4 <Error_Handler>
 801f23c:	e7e3      	b.n	801f206 <MX_USB_DEVICE_Init+0xe>
 801f23e:	bf00      	nop
 801f240:	200003f0 	.word	0x200003f0
 801f244:	20036280 	.word	0x20036280
 801f248:	200002c0 	.word	0x200002c0
 801f24c:	200003dc 	.word	0x200003dc

0801f250 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 801f250:	2000      	movs	r0, #0
 801f252:	4770      	bx	lr

0801f254 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 801f254:	2000      	movs	r0, #0
 801f256:	4770      	bx	lr

0801f258 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 801f258:	2000      	movs	r0, #0
 801f25a:	4770      	bx	lr

0801f25c <CDC_Receive_FS>:
{
 801f25c:	b510      	push	{r4, lr}
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801f25e:	4c05      	ldr	r4, [pc, #20]	; (801f274 <CDC_Receive_FS+0x18>)
 801f260:	4601      	mov	r1, r0
 801f262:	4620      	mov	r0, r4
 801f264:	f7f1 f8f2 	bl	801044c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801f268:	4620      	mov	r0, r4
 801f26a:	f7f1 f8f5 	bl	8010458 <USBD_CDC_ReceivePacket>
}
 801f26e:	2000      	movs	r0, #0
 801f270:	bd10      	pop	{r4, pc}
 801f272:	bf00      	nop
 801f274:	20036280 	.word	0x20036280

0801f278 <CDC_Init_FS>:
{
 801f278:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801f27a:	4c06      	ldr	r4, [pc, #24]	; (801f294 <CDC_Init_FS+0x1c>)
 801f27c:	2200      	movs	r2, #0
 801f27e:	4906      	ldr	r1, [pc, #24]	; (801f298 <CDC_Init_FS+0x20>)
 801f280:	4620      	mov	r0, r4
 801f282:	f7f1 f8db 	bl	801043c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801f286:	4620      	mov	r0, r4
 801f288:	4904      	ldr	r1, [pc, #16]	; (801f29c <CDC_Init_FS+0x24>)
 801f28a:	f7f1 f8df 	bl	801044c <USBD_CDC_SetRxBuffer>
}
 801f28e:	2000      	movs	r0, #0
 801f290:	bd10      	pop	{r4, pc}
 801f292:	bf00      	nop
 801f294:	20036280 	.word	0x20036280
 801f298:	20036d50 	.word	0x20036d50
 801f29c:	20036550 	.word	0x20036550

0801f2a0 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 801f2a0:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 801f2a2:	4801      	ldr	r0, [pc, #4]	; (801f2a8 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 801f2a4:	800b      	strh	r3, [r1, #0]
}
 801f2a6:	4770      	bx	lr
 801f2a8:	2000041c 	.word	0x2000041c

0801f2ac <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801f2ac:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 801f2ae:	4801      	ldr	r0, [pc, #4]	; (801f2b4 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 801f2b0:	800b      	strh	r3, [r1, #0]
}
 801f2b2:	4770      	bx	lr
 801f2b4:	20000430 	.word	0x20000430

0801f2b8 <USBD_FS_USR_BOSDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 801f2b8:	230c      	movs	r3, #12
  return (uint8_t*)USBD_FS_BOSDesc;
}
 801f2ba:	4801      	ldr	r0, [pc, #4]	; (801f2c0 <USBD_FS_USR_BOSDescriptor+0x8>)
  *length = sizeof(USBD_FS_BOSDesc);
 801f2bc:	800b      	strh	r3, [r1, #0]
}
 801f2be:	4770      	bx	lr
 801f2c0:	20000410 	.word	0x20000410

0801f2c4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801f2c4:	3a01      	subs	r2, #1
 801f2c6:	b430      	push	{r4, r5}
 801f2c8:	b2d2      	uxtb	r2, r2
 801f2ca:	1c8c      	adds	r4, r1, #2
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 801f2cc:	2500      	movs	r5, #0
 801f2ce:	eb04 0442 	add.w	r4, r4, r2, lsl #1
    if (((value >> 28)) < 0xA)
 801f2d2:	0f02      	lsrs	r2, r0, #28
    pbuf[2 * idx + 1] = 0;
 801f2d4:	704d      	strb	r5, [r1, #1]
 801f2d6:	3102      	adds	r1, #2
    value = value << 4;
 801f2d8:	0100      	lsls	r0, r0, #4
 801f2da:	b2d3      	uxtb	r3, r2
    if (((value >> 28)) < 0xA)
 801f2dc:	2a09      	cmp	r2, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 801f2de:	f103 0230 	add.w	r2, r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801f2e2:	f103 0337 	add.w	r3, r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 801f2e6:	bf94      	ite	ls
 801f2e8:	f801 2c02 	strbls.w	r2, [r1, #-2]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801f2ec:	f801 3c02 	strbhi.w	r3, [r1, #-2]
  for (idx = 0; idx < len; idx++)
 801f2f0:	428c      	cmp	r4, r1
 801f2f2:	d1ee      	bne.n	801f2d2 <IntToUnicode+0xe>
  }
}
 801f2f4:	bc30      	pop	{r4, r5}
 801f2f6:	4770      	bx	lr

0801f2f8 <USBD_FS_SerialStrDescriptor>:
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801f2f8:	480b      	ldr	r0, [pc, #44]	; (801f328 <USBD_FS_SerialStrDescriptor+0x30>)
  *length = USB_SIZ_STRING_SERIAL;
 801f2fa:	221a      	movs	r2, #26
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801f2fc:	4b0b      	ldr	r3, [pc, #44]	; (801f32c <USBD_FS_SerialStrDescriptor+0x34>)
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801f2fe:	6800      	ldr	r0, [r0, #0]
  deviceserial0 += deviceserial2;
 801f300:	681b      	ldr	r3, [r3, #0]
  *length = USB_SIZ_STRING_SERIAL;
 801f302:	800a      	strh	r2, [r1, #0]
  if (deviceserial0 != 0)
 801f304:	18c0      	adds	r0, r0, r3
 801f306:	d101      	bne.n	801f30c <USBD_FS_SerialStrDescriptor+0x14>
}
 801f308:	4809      	ldr	r0, [pc, #36]	; (801f330 <USBD_FS_SerialStrDescriptor+0x38>)
 801f30a:	4770      	bx	lr
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801f30c:	4b09      	ldr	r3, [pc, #36]	; (801f334 <USBD_FS_SerialStrDescriptor+0x3c>)
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801f30e:	2208      	movs	r2, #8
 801f310:	4909      	ldr	r1, [pc, #36]	; (801f338 <USBD_FS_SerialStrDescriptor+0x40>)
{
 801f312:	b510      	push	{r4, lr}
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801f314:	681c      	ldr	r4, [r3, #0]
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801f316:	f7ff ffd5 	bl	801f2c4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801f31a:	2204      	movs	r2, #4
 801f31c:	4907      	ldr	r1, [pc, #28]	; (801f33c <USBD_FS_SerialStrDescriptor+0x44>)
 801f31e:	4620      	mov	r0, r4
 801f320:	f7ff ffd0 	bl	801f2c4 <IntToUnicode>
}
 801f324:	4802      	ldr	r0, [pc, #8]	; (801f330 <USBD_FS_SerialStrDescriptor+0x38>)
 801f326:	bd10      	pop	{r4, pc}
 801f328:	1ff0f420 	.word	0x1ff0f420
 801f32c:	1ff0f428 	.word	0x1ff0f428
 801f330:	20000434 	.word	0x20000434
 801f334:	1ff0f424 	.word	0x1ff0f424
 801f338:	20000436 	.word	0x20000436
 801f33c:	20000446 	.word	0x20000446

0801f340 <USBD_FS_ManufacturerStrDescriptor>:
{
 801f340:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801f342:	4c04      	ldr	r4, [pc, #16]	; (801f354 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 801f344:	460a      	mov	r2, r1
 801f346:	4804      	ldr	r0, [pc, #16]	; (801f358 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 801f348:	4621      	mov	r1, r4
 801f34a:	f7f1 fcad 	bl	8010ca8 <USBD_GetString>
}
 801f34e:	4620      	mov	r0, r4
 801f350:	bd10      	pop	{r4, pc}
 801f352:	bf00      	nop
 801f354:	20037550 	.word	0x20037550
 801f358:	0803f73c 	.word	0x0803f73c

0801f35c <USBD_FS_ProductStrDescriptor>:
{
 801f35c:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801f35e:	4c04      	ldr	r4, [pc, #16]	; (801f370 <USBD_FS_ProductStrDescriptor+0x14>)
 801f360:	460a      	mov	r2, r1
 801f362:	4804      	ldr	r0, [pc, #16]	; (801f374 <USBD_FS_ProductStrDescriptor+0x18>)
 801f364:	4621      	mov	r1, r4
 801f366:	f7f1 fc9f 	bl	8010ca8 <USBD_GetString>
}
 801f36a:	4620      	mov	r0, r4
 801f36c:	bd10      	pop	{r4, pc}
 801f36e:	bf00      	nop
 801f370:	20037550 	.word	0x20037550
 801f374:	0803f750 	.word	0x0803f750

0801f378 <USBD_FS_ConfigStrDescriptor>:
{
 801f378:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801f37a:	4c04      	ldr	r4, [pc, #16]	; (801f38c <USBD_FS_ConfigStrDescriptor+0x14>)
 801f37c:	460a      	mov	r2, r1
 801f37e:	4804      	ldr	r0, [pc, #16]	; (801f390 <USBD_FS_ConfigStrDescriptor+0x18>)
 801f380:	4621      	mov	r1, r4
 801f382:	f7f1 fc91 	bl	8010ca8 <USBD_GetString>
}
 801f386:	4620      	mov	r0, r4
 801f388:	bd10      	pop	{r4, pc}
 801f38a:	bf00      	nop
 801f38c:	20037550 	.word	0x20037550
 801f390:	0803f720 	.word	0x0803f720

0801f394 <USBD_FS_InterfaceStrDescriptor>:
{
 801f394:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801f396:	4c04      	ldr	r4, [pc, #16]	; (801f3a8 <USBD_FS_InterfaceStrDescriptor+0x14>)
 801f398:	460a      	mov	r2, r1
 801f39a:	4804      	ldr	r0, [pc, #16]	; (801f3ac <USBD_FS_InterfaceStrDescriptor+0x18>)
 801f39c:	4621      	mov	r1, r4
 801f39e:	f7f1 fc83 	bl	8010ca8 <USBD_GetString>
}
 801f3a2:	4620      	mov	r0, r4
 801f3a4:	bd10      	pop	{r4, pc}
 801f3a6:	bf00      	nop
 801f3a8:	20037550 	.word	0x20037550
 801f3ac:	0803f72c 	.word	0x0803f72c

0801f3b0 <HAL_PCD_MspInit>:
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(pcdHandle->Instance==USB_OTG_FS)
 801f3b0:	6803      	ldr	r3, [r0, #0]
{
 801f3b2:	b530      	push	{r4, r5, lr}
  if(pcdHandle->Instance==USB_OTG_FS)
 801f3b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 801f3b8:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801f3ba:	f04f 0400 	mov.w	r4, #0
 801f3be:	e9cd 4403 	strd	r4, r4, [sp, #12]
 801f3c2:	e9cd 4405 	strd	r4, r4, [sp, #20]
 801f3c6:	9407      	str	r4, [sp, #28]
  if(pcdHandle->Instance==USB_OTG_FS)
 801f3c8:	d001      	beq.n	801f3ce <HAL_PCD_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801f3ca:	b009      	add	sp, #36	; 0x24
 801f3cc:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801f3ce:	4d1e      	ldr	r5, [pc, #120]	; (801f448 <HAL_PCD_MspInit+0x98>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801f3d0:	2202      	movs	r2, #2
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 801f3d2:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801f3d6:	2103      	movs	r1, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801f3d8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801f3da:	f043 0301 	orr.w	r3, r3, #1
 801f3de:	632b      	str	r3, [r5, #48]	; 0x30
 801f3e0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801f3e2:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801f3e4:	220a      	movs	r2, #10
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801f3e6:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 801f3ea:	9003      	str	r0, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801f3ec:	9106      	str	r1, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801f3ee:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801f3f0:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801f3f2:	4816      	ldr	r0, [pc, #88]	; (801f44c <HAL_PCD_MspInit+0x9c>)
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801f3f4:	9207      	str	r2, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801f3f6:	9b00      	ldr	r3, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801f3f8:	f7e8 ff28 	bl	800824c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 801f3fc:	f44f 7300 	mov.w	r3, #512	; 0x200
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 801f400:	a903      	add	r1, sp, #12
 801f402:	4812      	ldr	r0, [pc, #72]	; (801f44c <HAL_PCD_MspInit+0x9c>)
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 801f404:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801f406:	e9cd 4404 	strd	r4, r4, [sp, #16]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 801f40a:	f7e8 ff1f 	bl	800824c <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801f40e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 801f410:	4622      	mov	r2, r4
 801f412:	2106      	movs	r1, #6
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801f414:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 801f418:	2043      	movs	r0, #67	; 0x43
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801f41a:	636b      	str	r3, [r5, #52]	; 0x34
 801f41c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 801f41e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801f422:	9301      	str	r3, [sp, #4]
 801f424:	9b01      	ldr	r3, [sp, #4]
 801f426:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 801f428:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801f42c:	646b      	str	r3, [r5, #68]	; 0x44
 801f42e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 801f430:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801f434:	9302      	str	r3, [sp, #8]
 801f436:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 801f438:	f7e6 fca4 	bl	8005d84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801f43c:	2043      	movs	r0, #67	; 0x43
 801f43e:	f7e6 fce7 	bl	8005e10 <HAL_NVIC_EnableIRQ>
}
 801f442:	b009      	add	sp, #36	; 0x24
 801f444:	bd30      	pop	{r4, r5, pc}
 801f446:	bf00      	nop
 801f448:	40023800 	.word	0x40023800
 801f44c:	40020000 	.word	0x40020000

0801f450 <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801f450:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 801f454:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f458:	f7f1 b856 	b.w	8010508 <USBD_LL_SetupStage>

0801f45c <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801f45c:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 801f460:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 801f464:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f468:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 801f46c:	f7f1 b87c 	b.w	8010568 <USBD_LL_DataOutStage>

0801f470 <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801f470:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 801f474:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 801f478:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f47c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801f47e:	f7f1 b8a9 	b.w	80105d4 <USBD_LL_DataInStage>
 801f482:	bf00      	nop

0801f484 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801f484:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f488:	f7f1 b944 	b.w	8010714 <USBD_LL_SOF>

0801f48c <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801f48c:	68c1      	ldr	r1, [r0, #12]
{
 801f48e:	b510      	push	{r4, lr}
 801f490:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801f492:	b121      	cbz	r1, 801f49e <HAL_PCD_ResetCallback+0x12>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 801f494:	2902      	cmp	r1, #2
 801f496:	d00c      	beq.n	801f4b2 <HAL_PCD_ResetCallback+0x26>
  {
    speed = USBD_SPEED_FULL;
  }
  else
  {
    Error_Handler();
 801f498:	f7e2 fc8c 	bl	8001db4 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801f49c:	2101      	movs	r1, #1
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801f49e:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
 801f4a2:	f7f1 f91f 	bl	80106e4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801f4a6:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
}
 801f4aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801f4ae:	f7f1 b8f1 	b.w	8010694 <USBD_LL_Reset>
    speed = USBD_SPEED_FULL;
 801f4b2:	2101      	movs	r1, #1
 801f4b4:	e7f3      	b.n	801f49e <HAL_PCD_ResetCallback+0x12>
 801f4b6:	bf00      	nop

0801f4b8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801f4b8:	b510      	push	{r4, lr}
 801f4ba:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801f4bc:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f4c0:	f7f1 f914 	bl	80106ec <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801f4c4:	6822      	ldr	r2, [r4, #0]
 801f4c6:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 801f4ca:	f043 0301 	orr.w	r3, r3, #1
 801f4ce:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801f4d2:	6a23      	ldr	r3, [r4, #32]
 801f4d4:	b123      	cbz	r3, 801f4e0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801f4d6:	4a03      	ldr	r2, [pc, #12]	; (801f4e4 <HAL_PCD_SuspendCallback+0x2c>)
 801f4d8:	6913      	ldr	r3, [r2, #16]
 801f4da:	f043 0306 	orr.w	r3, r3, #6
 801f4de:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801f4e0:	bd10      	pop	{r4, pc}
 801f4e2:	bf00      	nop
 801f4e4:	e000ed00 	.word	0xe000ed00

0801f4e8 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801f4e8:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f4ec:	f7f1 b908 	b.w	8010700 <USBD_LL_Resume>

0801f4f0 <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801f4f0:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f4f4:	f7f1 b91e 	b.w	8010734 <USBD_LL_IsoOUTIncomplete>

0801f4f8 <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801f4f8:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f4fc:	f7f1 b918 	b.w	8010730 <USBD_LL_IsoINIncomplete>

0801f500 <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 801f500:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f504:	f7f1 b918 	b.w	8010738 <USBD_LL_DevConnected>

0801f508 <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801f508:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 801f50c:	f7f1 b916 	b.w	801073c <USBD_LL_DevDisconnected>

0801f510 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801f510:	7802      	ldrb	r2, [r0, #0]
 801f512:	b10a      	cbz	r2, 801f518 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  }
  return USBD_OK;
}
 801f514:	2000      	movs	r0, #0
 801f516:	4770      	bx	lr
  hpcd_USB_OTG_FS.pData = pdev;
 801f518:	4b15      	ldr	r3, [pc, #84]	; (801f570 <USBD_LL_Init+0x60>)
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 801f51a:	2101      	movs	r1, #1
{
 801f51c:	b570      	push	{r4, r5, r6, lr}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801f51e:	2402      	movs	r4, #2
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801f520:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 801f524:	2506      	movs	r5, #6
  hpcd_USB_OTG_FS.pData = pdev;
 801f526:	f8c3 0400 	str.w	r0, [r3, #1024]	; 0x400
  pdev->pData = &hpcd_USB_OTG_FS;
 801f52a:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801f52e:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801f530:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 801f532:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801f534:	60dc      	str	r4, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 801f536:	62d9      	str	r1, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801f538:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 801f53c:	e9c3 6500 	strd	r6, r5, [r3]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 801f540:	e9c3 4106 	strd	r4, r1, [r3, #24]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801f544:	f7e9 fe80 	bl	8009248 <HAL_PCD_Init>
 801f548:	b978      	cbnz	r0, 801f56a <USBD_LL_Init+0x5a>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801f54a:	2180      	movs	r1, #128	; 0x80
 801f54c:	4808      	ldr	r0, [pc, #32]	; (801f570 <USBD_LL_Init+0x60>)
 801f54e:	f7ea fbef 	bl	8009d30 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801f552:	2240      	movs	r2, #64	; 0x40
 801f554:	2100      	movs	r1, #0
 801f556:	4806      	ldr	r0, [pc, #24]	; (801f570 <USBD_LL_Init+0x60>)
 801f558:	f7ea fbc6 	bl	8009ce8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801f55c:	2280      	movs	r2, #128	; 0x80
 801f55e:	2101      	movs	r1, #1
 801f560:	4803      	ldr	r0, [pc, #12]	; (801f570 <USBD_LL_Init+0x60>)
 801f562:	f7ea fbc1 	bl	8009ce8 <HAL_PCDEx_SetTxFiFo>
}
 801f566:	2000      	movs	r0, #0
 801f568:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler( );
 801f56a:	f7e2 fc23 	bl	8001db4 <Error_Handler>
 801f56e:	e7ec      	b.n	801f54a <USBD_LL_Init+0x3a>
 801f570:	20037750 	.word	0x20037750

0801f574 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801f574:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 801f576:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801f57a:	f7e9 ff0f 	bl	800939c <HAL_PCD_Start>
 801f57e:	2803      	cmp	r0, #3
 801f580:	d802      	bhi.n	801f588 <USBD_LL_Start+0x14>
 801f582:	4b02      	ldr	r3, [pc, #8]	; (801f58c <USBD_LL_Start+0x18>)
 801f584:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801f586:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 801f588:	2003      	movs	r0, #3
}
 801f58a:	bd08      	pop	{r3, pc}
 801f58c:	0803f768 	.word	0x0803f768

0801f590 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801f590:	b510      	push	{r4, lr}
 801f592:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801f594:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801f598:	4613      	mov	r3, r2
 801f59a:	4622      	mov	r2, r4
 801f59c:	f7ea fa60 	bl	8009a60 <HAL_PCD_EP_Open>
 801f5a0:	2803      	cmp	r0, #3
 801f5a2:	d802      	bhi.n	801f5aa <USBD_LL_OpenEP+0x1a>
 801f5a4:	4b02      	ldr	r3, [pc, #8]	; (801f5b0 <USBD_LL_OpenEP+0x20>)
 801f5a6:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801f5a8:	bd10      	pop	{r4, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801f5aa:	2003      	movs	r0, #3
}
 801f5ac:	bd10      	pop	{r4, pc}
 801f5ae:	bf00      	nop
 801f5b0:	0803f768 	.word	0x0803f768

0801f5b4 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801f5b4:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801f5b6:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801f5ba:	f7ea fa8b 	bl	8009ad4 <HAL_PCD_EP_Close>
 801f5be:	2803      	cmp	r0, #3
 801f5c0:	d802      	bhi.n	801f5c8 <USBD_LL_CloseEP+0x14>
 801f5c2:	4b02      	ldr	r3, [pc, #8]	; (801f5cc <USBD_LL_CloseEP+0x18>)
 801f5c4:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801f5c6:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801f5c8:	2003      	movs	r0, #3
}
 801f5ca:	bd08      	pop	{r3, pc}
 801f5cc:	0803f768 	.word	0x0803f768

0801f5d0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801f5d0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801f5d2:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801f5d6:	f7ea fb07 	bl	8009be8 <HAL_PCD_EP_SetStall>
 801f5da:	2803      	cmp	r0, #3
 801f5dc:	d802      	bhi.n	801f5e4 <USBD_LL_StallEP+0x14>
 801f5de:	4b02      	ldr	r3, [pc, #8]	; (801f5e8 <USBD_LL_StallEP+0x18>)
 801f5e0:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801f5e2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801f5e4:	2003      	movs	r0, #3
}
 801f5e6:	bd08      	pop	{r3, pc}
 801f5e8:	0803f768 	.word	0x0803f768

0801f5ec <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801f5ec:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801f5ee:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801f5f2:	f7ea fb3d 	bl	8009c70 <HAL_PCD_EP_ClrStall>
 801f5f6:	2803      	cmp	r0, #3
 801f5f8:	d802      	bhi.n	801f600 <USBD_LL_ClearStallEP+0x14>
 801f5fa:	4b02      	ldr	r3, [pc, #8]	; (801f604 <USBD_LL_ClearStallEP+0x18>)
 801f5fc:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801f5fe:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801f600:	2003      	movs	r0, #3
}
 801f602:	bd08      	pop	{r3, pc}
 801f604:	0803f768 	.word	0x0803f768

0801f608 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;

  if((ep_addr & 0x80) == 0x80)
 801f608:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801f60a:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 801f60e:	d406      	bmi.n	801f61e <USBD_LL_IsStallEP+0x16>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801f610:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 801f614:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 801f618:	f891 01fe 	ldrb.w	r0, [r1, #510]	; 0x1fe
  }
}
 801f61c:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801f61e:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 801f622:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 801f626:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 801f62a:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 801f62e:	4770      	bx	lr

0801f630 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801f630:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801f632:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801f636:	f7ea f9ff 	bl	8009a38 <HAL_PCD_SetAddress>
 801f63a:	2803      	cmp	r0, #3
 801f63c:	d802      	bhi.n	801f644 <USBD_LL_SetUSBAddress+0x14>
 801f63e:	4b02      	ldr	r3, [pc, #8]	; (801f648 <USBD_LL_SetUSBAddress+0x18>)
 801f640:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801f642:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801f644:	2003      	movs	r0, #3
}
 801f646:	bd08      	pop	{r3, pc}
 801f648:	0803f768 	.word	0x0803f768

0801f64c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801f64c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801f64e:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801f652:	f7ea faa5 	bl	8009ba0 <HAL_PCD_EP_Transmit>
 801f656:	2803      	cmp	r0, #3
 801f658:	d802      	bhi.n	801f660 <USBD_LL_Transmit+0x14>
 801f65a:	4b02      	ldr	r3, [pc, #8]	; (801f664 <USBD_LL_Transmit+0x18>)
 801f65c:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801f65e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801f660:	2003      	movs	r0, #3
}
 801f662:	bd08      	pop	{r3, pc}
 801f664:	0803f768 	.word	0x0803f768

0801f668 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801f668:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801f66a:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801f66e:	f7ea fa65 	bl	8009b3c <HAL_PCD_EP_Receive>
 801f672:	2803      	cmp	r0, #3
 801f674:	d802      	bhi.n	801f67c <USBD_LL_PrepareReceive+0x14>
 801f676:	4b02      	ldr	r3, [pc, #8]	; (801f680 <USBD_LL_PrepareReceive+0x18>)
 801f678:	5c18      	ldrb	r0, [r3, r0]

  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;
}
 801f67a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801f67c:	2003      	movs	r0, #3
}
 801f67e:	bd08      	pop	{r3, pc}
 801f680:	0803f768 	.word	0x0803f768

0801f684 <USBD_LL_GetRxDataSize>:
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801f684:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 801f688:	f7ea ba80 	b.w	8009b8c <HAL_PCD_EP_GetRxCount>

0801f68c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 801f68c:	b510      	push	{r4, lr}
 801f68e:	4604      	mov	r4, r0
  switch (msg)
 801f690:	b1a1      	cbz	r1, 801f6bc <HAL_PCDEx_LPM_Callback+0x30>
 801f692:	2901      	cmp	r1, #1
 801f694:	d111      	bne.n	801f6ba <HAL_PCDEx_LPM_Callback+0x2e>
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
    USBD_LL_Resume(hpcd->pData);
    break;

  case PCD_LPM_L1_ACTIVE:
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801f696:	6802      	ldr	r2, [r0, #0]
    USBD_LL_Suspend(hpcd->pData);
 801f698:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801f69c:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 801f6a0:	f043 0301 	orr.w	r3, r3, #1
 801f6a4:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    USBD_LL_Suspend(hpcd->pData);
 801f6a8:	f7f1 f820 	bl	80106ec <USBD_LL_Suspend>

    /* Enter in STOP mode. */
    if (hpcd->Init.low_power_enable)
 801f6ac:	6a23      	ldr	r3, [r4, #32]
 801f6ae:	b123      	cbz	r3, 801f6ba <HAL_PCDEx_LPM_Callback+0x2e>
    {
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801f6b0:	4a0d      	ldr	r2, [pc, #52]	; (801f6e8 <HAL_PCDEx_LPM_Callback+0x5c>)
 801f6b2:	6913      	ldr	r3, [r2, #16]
 801f6b4:	f043 0306 	orr.w	r3, r3, #6
 801f6b8:	6113      	str	r3, [r2, #16]
    }
    break;
  }
}
 801f6ba:	bd10      	pop	{r4, pc}
    if (hpcd->Init.low_power_enable)
 801f6bc:	6a03      	ldr	r3, [r0, #32]
 801f6be:	b133      	cbz	r3, 801f6ce <HAL_PCDEx_LPM_Callback+0x42>
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
  SystemClock_Config();
 801f6c0:	f7e2 fb80 	bl	8001dc4 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801f6c4:	4a08      	ldr	r2, [pc, #32]	; (801f6e8 <HAL_PCDEx_LPM_Callback+0x5c>)
 801f6c6:	6913      	ldr	r3, [r2, #16]
 801f6c8:	f023 0306 	bic.w	r3, r3, #6
 801f6cc:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 801f6ce:	6822      	ldr	r2, [r4, #0]
    USBD_LL_Resume(hpcd->pData);
 801f6d0:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 801f6d4:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 801f6d8:	f023 0301 	bic.w	r3, r3, #1
}
 801f6dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 801f6e0:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    USBD_LL_Resume(hpcd->pData);
 801f6e4:	f7f1 b80c 	b.w	8010700 <USBD_LL_Resume>
 801f6e8:	e000ed00 	.word	0xe000ed00

0801f6ec <atoi>:
 801f6ec:	220a      	movs	r2, #10
 801f6ee:	2100      	movs	r1, #0
 801f6f0:	f002 b942 	b.w	8021978 <strtol>

0801f6f4 <ctime>:
 801f6f4:	b508      	push	{r3, lr}
 801f6f6:	f000 f829 	bl	801f74c <localtime>
 801f6fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801f6fe:	f002 bd05 	b.w	802210c <asctime>
	...

0801f704 <__libc_init_array>:
 801f704:	b570      	push	{r4, r5, r6, lr}
 801f706:	4e0d      	ldr	r6, [pc, #52]	; (801f73c <__libc_init_array+0x38>)
 801f708:	4c0d      	ldr	r4, [pc, #52]	; (801f740 <__libc_init_array+0x3c>)
 801f70a:	1ba4      	subs	r4, r4, r6
 801f70c:	10a4      	asrs	r4, r4, #2
 801f70e:	2500      	movs	r5, #0
 801f710:	42a5      	cmp	r5, r4
 801f712:	d109      	bne.n	801f728 <__libc_init_array+0x24>
 801f714:	4e0b      	ldr	r6, [pc, #44]	; (801f744 <__libc_init_array+0x40>)
 801f716:	4c0c      	ldr	r4, [pc, #48]	; (801f748 <__libc_init_array+0x44>)
 801f718:	f004 ffb0 	bl	802467c <_init>
 801f71c:	1ba4      	subs	r4, r4, r6
 801f71e:	10a4      	asrs	r4, r4, #2
 801f720:	2500      	movs	r5, #0
 801f722:	42a5      	cmp	r5, r4
 801f724:	d105      	bne.n	801f732 <__libc_init_array+0x2e>
 801f726:	bd70      	pop	{r4, r5, r6, pc}
 801f728:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801f72c:	4798      	blx	r3
 801f72e:	3501      	adds	r5, #1
 801f730:	e7ee      	b.n	801f710 <__libc_init_array+0xc>
 801f732:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801f736:	4798      	blx	r3
 801f738:	3501      	adds	r5, #1
 801f73a:	e7f2      	b.n	801f722 <__libc_init_array+0x1e>
 801f73c:	0803fe28 	.word	0x0803fe28
 801f740:	0803fe28 	.word	0x0803fe28
 801f744:	0803fe28 	.word	0x0803fe28
 801f748:	0803fe2c 	.word	0x0803fe2c

0801f74c <localtime>:
 801f74c:	b538      	push	{r3, r4, r5, lr}
 801f74e:	4b07      	ldr	r3, [pc, #28]	; (801f76c <localtime+0x20>)
 801f750:	681c      	ldr	r4, [r3, #0]
 801f752:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801f754:	4605      	mov	r5, r0
 801f756:	b91b      	cbnz	r3, 801f760 <localtime+0x14>
 801f758:	2024      	movs	r0, #36	; 0x24
 801f75a:	f000 f907 	bl	801f96c <malloc>
 801f75e:	63e0      	str	r0, [r4, #60]	; 0x3c
 801f760:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801f762:	4628      	mov	r0, r5
 801f764:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f768:	f000 b802 	b.w	801f770 <localtime_r>
 801f76c:	20000450 	.word	0x20000450

0801f770 <localtime_r>:
 801f770:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f774:	460c      	mov	r4, r1
 801f776:	4680      	mov	r8, r0
 801f778:	f003 fcc0 	bl	80230fc <__gettzinfo>
 801f77c:	4621      	mov	r1, r4
 801f77e:	4607      	mov	r7, r0
 801f780:	4640      	mov	r0, r8
 801f782:	f003 fcbf 	bl	8023104 <gmtime_r>
 801f786:	6946      	ldr	r6, [r0, #20]
 801f788:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 801f78c:	07b2      	lsls	r2, r6, #30
 801f78e:	4604      	mov	r4, r0
 801f790:	d105      	bne.n	801f79e <localtime_r+0x2e>
 801f792:	2264      	movs	r2, #100	; 0x64
 801f794:	fb96 f3f2 	sdiv	r3, r6, r2
 801f798:	fb02 6313 	mls	r3, r2, r3, r6
 801f79c:	bb13      	cbnz	r3, 801f7e4 <localtime_r+0x74>
 801f79e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 801f7a2:	fb96 f5f3 	sdiv	r5, r6, r3
 801f7a6:	fb03 6515 	mls	r5, r3, r5, r6
 801f7aa:	fab5 f585 	clz	r5, r5
 801f7ae:	096d      	lsrs	r5, r5, #5
 801f7b0:	4b63      	ldr	r3, [pc, #396]	; (801f940 <localtime_r+0x1d0>)
 801f7b2:	2230      	movs	r2, #48	; 0x30
 801f7b4:	fb02 3505 	mla	r5, r2, r5, r3
 801f7b8:	f002 fa3e 	bl	8021c38 <__tz_lock>
 801f7bc:	f002 fa3e 	bl	8021c3c <_tzset_unlocked>
 801f7c0:	4b60      	ldr	r3, [pc, #384]	; (801f944 <localtime_r+0x1d4>)
 801f7c2:	681b      	ldr	r3, [r3, #0]
 801f7c4:	b323      	cbz	r3, 801f810 <localtime_r+0xa0>
 801f7c6:	687b      	ldr	r3, [r7, #4]
 801f7c8:	42b3      	cmp	r3, r6
 801f7ca:	d10d      	bne.n	801f7e8 <localtime_r+0x78>
 801f7cc:	683e      	ldr	r6, [r7, #0]
 801f7ce:	e9d8 0100 	ldrd	r0, r1, [r8]
 801f7d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801f7d6:	b97e      	cbnz	r6, 801f7f8 <localtime_r+0x88>
 801f7d8:	4290      	cmp	r0, r2
 801f7da:	eb71 0303 	sbcs.w	r3, r1, r3
 801f7de:	db0f      	blt.n	801f800 <localtime_r+0x90>
 801f7e0:	2301      	movs	r3, #1
 801f7e2:	e015      	b.n	801f810 <localtime_r+0xa0>
 801f7e4:	2501      	movs	r5, #1
 801f7e6:	e7e3      	b.n	801f7b0 <localtime_r+0x40>
 801f7e8:	4630      	mov	r0, r6
 801f7ea:	f002 f97d 	bl	8021ae8 <__tzcalc_limits>
 801f7ee:	2800      	cmp	r0, #0
 801f7f0:	d1ec      	bne.n	801f7cc <localtime_r+0x5c>
 801f7f2:	f04f 33ff 	mov.w	r3, #4294967295
 801f7f6:	e00b      	b.n	801f810 <localtime_r+0xa0>
 801f7f8:	4290      	cmp	r0, r2
 801f7fa:	eb71 0303 	sbcs.w	r3, r1, r3
 801f7fe:	db58      	blt.n	801f8b2 <localtime_r+0x142>
 801f800:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 801f804:	4290      	cmp	r0, r2
 801f806:	eb71 0303 	sbcs.w	r3, r1, r3
 801f80a:	bfb4      	ite	lt
 801f80c:	2301      	movlt	r3, #1
 801f80e:	2300      	movge	r3, #0
 801f810:	6223      	str	r3, [r4, #32]
 801f812:	6a23      	ldr	r3, [r4, #32]
 801f814:	2b01      	cmp	r3, #1
 801f816:	bf0c      	ite	eq
 801f818:	6d39      	ldreq	r1, [r7, #80]	; 0x50
 801f81a:	6ab9      	ldrne	r1, [r7, #40]	; 0x28
 801f81c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 801f820:	203c      	movs	r0, #60	; 0x3c
 801f822:	fb91 f6f3 	sdiv	r6, r1, r3
 801f826:	fb03 1316 	mls	r3, r3, r6, r1
 801f82a:	6861      	ldr	r1, [r4, #4]
 801f82c:	fb93 f2f0 	sdiv	r2, r3, r0
 801f830:	fb00 3012 	mls	r0, r0, r2, r3
 801f834:	6823      	ldr	r3, [r4, #0]
 801f836:	1a89      	subs	r1, r1, r2
 801f838:	68a2      	ldr	r2, [r4, #8]
 801f83a:	6061      	str	r1, [r4, #4]
 801f83c:	1a1b      	subs	r3, r3, r0
 801f83e:	1b92      	subs	r2, r2, r6
 801f840:	2b3b      	cmp	r3, #59	; 0x3b
 801f842:	6023      	str	r3, [r4, #0]
 801f844:	60a2      	str	r2, [r4, #8]
 801f846:	dd36      	ble.n	801f8b6 <localtime_r+0x146>
 801f848:	3101      	adds	r1, #1
 801f84a:	6061      	str	r1, [r4, #4]
 801f84c:	3b3c      	subs	r3, #60	; 0x3c
 801f84e:	6023      	str	r3, [r4, #0]
 801f850:	6863      	ldr	r3, [r4, #4]
 801f852:	2b3b      	cmp	r3, #59	; 0x3b
 801f854:	dd35      	ble.n	801f8c2 <localtime_r+0x152>
 801f856:	3201      	adds	r2, #1
 801f858:	60a2      	str	r2, [r4, #8]
 801f85a:	3b3c      	subs	r3, #60	; 0x3c
 801f85c:	6063      	str	r3, [r4, #4]
 801f85e:	68a3      	ldr	r3, [r4, #8]
 801f860:	2b17      	cmp	r3, #23
 801f862:	dd34      	ble.n	801f8ce <localtime_r+0x15e>
 801f864:	69e2      	ldr	r2, [r4, #28]
 801f866:	3201      	adds	r2, #1
 801f868:	61e2      	str	r2, [r4, #28]
 801f86a:	69a2      	ldr	r2, [r4, #24]
 801f86c:	3201      	adds	r2, #1
 801f86e:	2a06      	cmp	r2, #6
 801f870:	bfc8      	it	gt
 801f872:	2200      	movgt	r2, #0
 801f874:	61a2      	str	r2, [r4, #24]
 801f876:	68e2      	ldr	r2, [r4, #12]
 801f878:	3b18      	subs	r3, #24
 801f87a:	3201      	adds	r2, #1
 801f87c:	60a3      	str	r3, [r4, #8]
 801f87e:	6923      	ldr	r3, [r4, #16]
 801f880:	60e2      	str	r2, [r4, #12]
 801f882:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 801f886:	428a      	cmp	r2, r1
 801f888:	dd0e      	ble.n	801f8a8 <localtime_r+0x138>
 801f88a:	3301      	adds	r3, #1
 801f88c:	2b0c      	cmp	r3, #12
 801f88e:	bf0c      	ite	eq
 801f890:	6963      	ldreq	r3, [r4, #20]
 801f892:	6123      	strne	r3, [r4, #16]
 801f894:	eba2 0201 	sub.w	r2, r2, r1
 801f898:	60e2      	str	r2, [r4, #12]
 801f89a:	bf01      	itttt	eq
 801f89c:	3301      	addeq	r3, #1
 801f89e:	2200      	moveq	r2, #0
 801f8a0:	6122      	streq	r2, [r4, #16]
 801f8a2:	6163      	streq	r3, [r4, #20]
 801f8a4:	bf08      	it	eq
 801f8a6:	61e2      	streq	r2, [r4, #28]
 801f8a8:	f002 f9c7 	bl	8021c3a <__tz_unlock>
 801f8ac:	4620      	mov	r0, r4
 801f8ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f8b2:	2300      	movs	r3, #0
 801f8b4:	e7ac      	b.n	801f810 <localtime_r+0xa0>
 801f8b6:	2b00      	cmp	r3, #0
 801f8b8:	daca      	bge.n	801f850 <localtime_r+0xe0>
 801f8ba:	3901      	subs	r1, #1
 801f8bc:	6061      	str	r1, [r4, #4]
 801f8be:	333c      	adds	r3, #60	; 0x3c
 801f8c0:	e7c5      	b.n	801f84e <localtime_r+0xde>
 801f8c2:	2b00      	cmp	r3, #0
 801f8c4:	dacb      	bge.n	801f85e <localtime_r+0xee>
 801f8c6:	3a01      	subs	r2, #1
 801f8c8:	60a2      	str	r2, [r4, #8]
 801f8ca:	333c      	adds	r3, #60	; 0x3c
 801f8cc:	e7c6      	b.n	801f85c <localtime_r+0xec>
 801f8ce:	2b00      	cmp	r3, #0
 801f8d0:	daea      	bge.n	801f8a8 <localtime_r+0x138>
 801f8d2:	69e2      	ldr	r2, [r4, #28]
 801f8d4:	3a01      	subs	r2, #1
 801f8d6:	61e2      	str	r2, [r4, #28]
 801f8d8:	69a2      	ldr	r2, [r4, #24]
 801f8da:	3a01      	subs	r2, #1
 801f8dc:	bf48      	it	mi
 801f8de:	2206      	movmi	r2, #6
 801f8e0:	61a2      	str	r2, [r4, #24]
 801f8e2:	68e2      	ldr	r2, [r4, #12]
 801f8e4:	3318      	adds	r3, #24
 801f8e6:	3a01      	subs	r2, #1
 801f8e8:	60e2      	str	r2, [r4, #12]
 801f8ea:	60a3      	str	r3, [r4, #8]
 801f8ec:	2a00      	cmp	r2, #0
 801f8ee:	d1db      	bne.n	801f8a8 <localtime_r+0x138>
 801f8f0:	6923      	ldr	r3, [r4, #16]
 801f8f2:	3b01      	subs	r3, #1
 801f8f4:	d405      	bmi.n	801f902 <localtime_r+0x192>
 801f8f6:	6123      	str	r3, [r4, #16]
 801f8f8:	6923      	ldr	r3, [r4, #16]
 801f8fa:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 801f8fe:	60e3      	str	r3, [r4, #12]
 801f900:	e7d2      	b.n	801f8a8 <localtime_r+0x138>
 801f902:	6962      	ldr	r2, [r4, #20]
 801f904:	230b      	movs	r3, #11
 801f906:	1e51      	subs	r1, r2, #1
 801f908:	6123      	str	r3, [r4, #16]
 801f90a:	078b      	lsls	r3, r1, #30
 801f90c:	6161      	str	r1, [r4, #20]
 801f90e:	f202 726b 	addw	r2, r2, #1899	; 0x76b
 801f912:	d105      	bne.n	801f920 <localtime_r+0x1b0>
 801f914:	2164      	movs	r1, #100	; 0x64
 801f916:	fb92 f3f1 	sdiv	r3, r2, r1
 801f91a:	fb01 2313 	mls	r3, r1, r3, r2
 801f91e:	b963      	cbnz	r3, 801f93a <localtime_r+0x1ca>
 801f920:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801f924:	fb92 f3f1 	sdiv	r3, r2, r1
 801f928:	fb01 2313 	mls	r3, r1, r3, r2
 801f92c:	fab3 f383 	clz	r3, r3
 801f930:	095b      	lsrs	r3, r3, #5
 801f932:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 801f936:	61e3      	str	r3, [r4, #28]
 801f938:	e7de      	b.n	801f8f8 <localtime_r+0x188>
 801f93a:	2301      	movs	r3, #1
 801f93c:	e7f9      	b.n	801f932 <localtime_r+0x1c2>
 801f93e:	bf00      	nop
 801f940:	0803f7dc 	.word	0x0803f7dc
 801f944:	20022724 	.word	0x20022724

0801f948 <__locale_ctype_ptr_l>:
 801f948:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 801f94c:	4770      	bx	lr
	...

0801f950 <__locale_ctype_ptr>:
 801f950:	4b04      	ldr	r3, [pc, #16]	; (801f964 <__locale_ctype_ptr+0x14>)
 801f952:	4a05      	ldr	r2, [pc, #20]	; (801f968 <__locale_ctype_ptr+0x18>)
 801f954:	681b      	ldr	r3, [r3, #0]
 801f956:	6a1b      	ldr	r3, [r3, #32]
 801f958:	2b00      	cmp	r3, #0
 801f95a:	bf08      	it	eq
 801f95c:	4613      	moveq	r3, r2
 801f95e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 801f962:	4770      	bx	lr
 801f964:	20000450 	.word	0x20000450
 801f968:	200004b4 	.word	0x200004b4

0801f96c <malloc>:
 801f96c:	4b02      	ldr	r3, [pc, #8]	; (801f978 <malloc+0xc>)
 801f96e:	4601      	mov	r1, r0
 801f970:	6818      	ldr	r0, [r3, #0]
 801f972:	f000 bb3b 	b.w	801ffec <_malloc_r>
 801f976:	bf00      	nop
 801f978:	20000450 	.word	0x20000450

0801f97c <free>:
 801f97c:	4b02      	ldr	r3, [pc, #8]	; (801f988 <free+0xc>)
 801f97e:	4601      	mov	r1, r0
 801f980:	6818      	ldr	r0, [r3, #0]
 801f982:	f000 bae5 	b.w	801ff50 <_free_r>
 801f986:	bf00      	nop
 801f988:	20000450 	.word	0x20000450

0801f98c <__ascii_mbtowc>:
 801f98c:	b082      	sub	sp, #8
 801f98e:	b901      	cbnz	r1, 801f992 <__ascii_mbtowc+0x6>
 801f990:	a901      	add	r1, sp, #4
 801f992:	b142      	cbz	r2, 801f9a6 <__ascii_mbtowc+0x1a>
 801f994:	b14b      	cbz	r3, 801f9aa <__ascii_mbtowc+0x1e>
 801f996:	7813      	ldrb	r3, [r2, #0]
 801f998:	600b      	str	r3, [r1, #0]
 801f99a:	7812      	ldrb	r2, [r2, #0]
 801f99c:	1c10      	adds	r0, r2, #0
 801f99e:	bf18      	it	ne
 801f9a0:	2001      	movne	r0, #1
 801f9a2:	b002      	add	sp, #8
 801f9a4:	4770      	bx	lr
 801f9a6:	4610      	mov	r0, r2
 801f9a8:	e7fb      	b.n	801f9a2 <__ascii_mbtowc+0x16>
 801f9aa:	f06f 0001 	mvn.w	r0, #1
 801f9ae:	e7f8      	b.n	801f9a2 <__ascii_mbtowc+0x16>

0801f9b0 <memcmp>:
 801f9b0:	b530      	push	{r4, r5, lr}
 801f9b2:	2400      	movs	r4, #0
 801f9b4:	42a2      	cmp	r2, r4
 801f9b6:	d101      	bne.n	801f9bc <memcmp+0xc>
 801f9b8:	2000      	movs	r0, #0
 801f9ba:	e007      	b.n	801f9cc <memcmp+0x1c>
 801f9bc:	5d03      	ldrb	r3, [r0, r4]
 801f9be:	3401      	adds	r4, #1
 801f9c0:	190d      	adds	r5, r1, r4
 801f9c2:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 801f9c6:	42ab      	cmp	r3, r5
 801f9c8:	d0f4      	beq.n	801f9b4 <memcmp+0x4>
 801f9ca:	1b58      	subs	r0, r3, r5
 801f9cc:	bd30      	pop	{r4, r5, pc}

0801f9ce <memcpy>:
 801f9ce:	b510      	push	{r4, lr}
 801f9d0:	1e43      	subs	r3, r0, #1
 801f9d2:	440a      	add	r2, r1
 801f9d4:	4291      	cmp	r1, r2
 801f9d6:	d100      	bne.n	801f9da <memcpy+0xc>
 801f9d8:	bd10      	pop	{r4, pc}
 801f9da:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f9de:	f803 4f01 	strb.w	r4, [r3, #1]!
 801f9e2:	e7f7      	b.n	801f9d4 <memcpy+0x6>

0801f9e4 <memmove>:
 801f9e4:	4288      	cmp	r0, r1
 801f9e6:	b510      	push	{r4, lr}
 801f9e8:	eb01 0302 	add.w	r3, r1, r2
 801f9ec:	d807      	bhi.n	801f9fe <memmove+0x1a>
 801f9ee:	1e42      	subs	r2, r0, #1
 801f9f0:	4299      	cmp	r1, r3
 801f9f2:	d00a      	beq.n	801fa0a <memmove+0x26>
 801f9f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f9f8:	f802 4f01 	strb.w	r4, [r2, #1]!
 801f9fc:	e7f8      	b.n	801f9f0 <memmove+0xc>
 801f9fe:	4283      	cmp	r3, r0
 801fa00:	d9f5      	bls.n	801f9ee <memmove+0xa>
 801fa02:	1881      	adds	r1, r0, r2
 801fa04:	1ad2      	subs	r2, r2, r3
 801fa06:	42d3      	cmn	r3, r2
 801fa08:	d100      	bne.n	801fa0c <memmove+0x28>
 801fa0a:	bd10      	pop	{r4, pc}
 801fa0c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801fa10:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801fa14:	e7f7      	b.n	801fa06 <memmove+0x22>

0801fa16 <memset>:
 801fa16:	4402      	add	r2, r0
 801fa18:	4603      	mov	r3, r0
 801fa1a:	4293      	cmp	r3, r2
 801fa1c:	d100      	bne.n	801fa20 <memset+0xa>
 801fa1e:	4770      	bx	lr
 801fa20:	f803 1b01 	strb.w	r1, [r3], #1
 801fa24:	e7f9      	b.n	801fa1a <memset+0x4>
	...

0801fa28 <validate_structure>:
 801fa28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801fa2a:	6801      	ldr	r1, [r0, #0]
 801fa2c:	293b      	cmp	r1, #59	; 0x3b
 801fa2e:	4604      	mov	r4, r0
 801fa30:	d911      	bls.n	801fa56 <validate_structure+0x2e>
 801fa32:	223c      	movs	r2, #60	; 0x3c
 801fa34:	4668      	mov	r0, sp
 801fa36:	f002 fbb5 	bl	80221a4 <div>
 801fa3a:	9a01      	ldr	r2, [sp, #4]
 801fa3c:	6863      	ldr	r3, [r4, #4]
 801fa3e:	9900      	ldr	r1, [sp, #0]
 801fa40:	2a00      	cmp	r2, #0
 801fa42:	440b      	add	r3, r1
 801fa44:	6063      	str	r3, [r4, #4]
 801fa46:	bfbb      	ittet	lt
 801fa48:	323c      	addlt	r2, #60	; 0x3c
 801fa4a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801fa4e:	6022      	strge	r2, [r4, #0]
 801fa50:	6022      	strlt	r2, [r4, #0]
 801fa52:	bfb8      	it	lt
 801fa54:	6063      	strlt	r3, [r4, #4]
 801fa56:	6861      	ldr	r1, [r4, #4]
 801fa58:	293b      	cmp	r1, #59	; 0x3b
 801fa5a:	d911      	bls.n	801fa80 <validate_structure+0x58>
 801fa5c:	223c      	movs	r2, #60	; 0x3c
 801fa5e:	4668      	mov	r0, sp
 801fa60:	f002 fba0 	bl	80221a4 <div>
 801fa64:	9a01      	ldr	r2, [sp, #4]
 801fa66:	68a3      	ldr	r3, [r4, #8]
 801fa68:	9900      	ldr	r1, [sp, #0]
 801fa6a:	2a00      	cmp	r2, #0
 801fa6c:	440b      	add	r3, r1
 801fa6e:	60a3      	str	r3, [r4, #8]
 801fa70:	bfbb      	ittet	lt
 801fa72:	323c      	addlt	r2, #60	; 0x3c
 801fa74:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801fa78:	6062      	strge	r2, [r4, #4]
 801fa7a:	6062      	strlt	r2, [r4, #4]
 801fa7c:	bfb8      	it	lt
 801fa7e:	60a3      	strlt	r3, [r4, #8]
 801fa80:	68a1      	ldr	r1, [r4, #8]
 801fa82:	2917      	cmp	r1, #23
 801fa84:	d911      	bls.n	801faaa <validate_structure+0x82>
 801fa86:	2218      	movs	r2, #24
 801fa88:	4668      	mov	r0, sp
 801fa8a:	f002 fb8b 	bl	80221a4 <div>
 801fa8e:	9a01      	ldr	r2, [sp, #4]
 801fa90:	68e3      	ldr	r3, [r4, #12]
 801fa92:	9900      	ldr	r1, [sp, #0]
 801fa94:	2a00      	cmp	r2, #0
 801fa96:	440b      	add	r3, r1
 801fa98:	60e3      	str	r3, [r4, #12]
 801fa9a:	bfbb      	ittet	lt
 801fa9c:	3218      	addlt	r2, #24
 801fa9e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801faa2:	60a2      	strge	r2, [r4, #8]
 801faa4:	60a2      	strlt	r2, [r4, #8]
 801faa6:	bfb8      	it	lt
 801faa8:	60e3      	strlt	r3, [r4, #12]
 801faaa:	6921      	ldr	r1, [r4, #16]
 801faac:	290b      	cmp	r1, #11
 801faae:	d911      	bls.n	801fad4 <validate_structure+0xac>
 801fab0:	220c      	movs	r2, #12
 801fab2:	4668      	mov	r0, sp
 801fab4:	f002 fb76 	bl	80221a4 <div>
 801fab8:	9a01      	ldr	r2, [sp, #4]
 801faba:	6963      	ldr	r3, [r4, #20]
 801fabc:	9900      	ldr	r1, [sp, #0]
 801fabe:	2a00      	cmp	r2, #0
 801fac0:	440b      	add	r3, r1
 801fac2:	6163      	str	r3, [r4, #20]
 801fac4:	bfbb      	ittet	lt
 801fac6:	320c      	addlt	r2, #12
 801fac8:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801facc:	6122      	strge	r2, [r4, #16]
 801face:	6122      	strlt	r2, [r4, #16]
 801fad0:	bfb8      	it	lt
 801fad2:	6163      	strlt	r3, [r4, #20]
 801fad4:	6963      	ldr	r3, [r4, #20]
 801fad6:	0799      	lsls	r1, r3, #30
 801fad8:	d120      	bne.n	801fb1c <validate_structure+0xf4>
 801fada:	2164      	movs	r1, #100	; 0x64
 801fadc:	fb93 f2f1 	sdiv	r2, r3, r1
 801fae0:	fb01 3212 	mls	r2, r1, r2, r3
 801fae4:	b9e2      	cbnz	r2, 801fb20 <validate_structure+0xf8>
 801fae6:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 801faea:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801faee:	fb93 f2f1 	sdiv	r2, r3, r1
 801faf2:	fb01 3312 	mls	r3, r1, r2, r3
 801faf6:	2b00      	cmp	r3, #0
 801faf8:	bf14      	ite	ne
 801fafa:	231c      	movne	r3, #28
 801fafc:	231d      	moveq	r3, #29
 801fafe:	68e2      	ldr	r2, [r4, #12]
 801fb00:	2a00      	cmp	r2, #0
 801fb02:	dc0f      	bgt.n	801fb24 <validate_structure+0xfc>
 801fb04:	4f34      	ldr	r7, [pc, #208]	; (801fbd8 <validate_structure+0x1b0>)
 801fb06:	260b      	movs	r6, #11
 801fb08:	2064      	movs	r0, #100	; 0x64
 801fb0a:	f44f 75c8 	mov.w	r5, #400	; 0x190
 801fb0e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 801fb12:	f1bc 0f00 	cmp.w	ip, #0
 801fb16:	dd14      	ble.n	801fb42 <validate_structure+0x11a>
 801fb18:	b003      	add	sp, #12
 801fb1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801fb1c:	231c      	movs	r3, #28
 801fb1e:	e7ee      	b.n	801fafe <validate_structure+0xd6>
 801fb20:	231d      	movs	r3, #29
 801fb22:	e7ec      	b.n	801fafe <validate_structure+0xd6>
 801fb24:	4f2c      	ldr	r7, [pc, #176]	; (801fbd8 <validate_structure+0x1b0>)
 801fb26:	f04f 0c00 	mov.w	ip, #0
 801fb2a:	2564      	movs	r5, #100	; 0x64
 801fb2c:	f44f 76c8 	mov.w	r6, #400	; 0x190
 801fb30:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 801fb34:	2a01      	cmp	r2, #1
 801fb36:	d02f      	beq.n	801fb98 <validate_structure+0x170>
 801fb38:	f857 0022 	ldr.w	r0, [r7, r2, lsl #2]
 801fb3c:	4281      	cmp	r1, r0
 801fb3e:	dc2e      	bgt.n	801fb9e <validate_structure+0x176>
 801fb40:	e7ea      	b.n	801fb18 <validate_structure+0xf0>
 801fb42:	6921      	ldr	r1, [r4, #16]
 801fb44:	3901      	subs	r1, #1
 801fb46:	6121      	str	r1, [r4, #16]
 801fb48:	3101      	adds	r1, #1
 801fb4a:	d114      	bne.n	801fb76 <validate_structure+0x14e>
 801fb4c:	6963      	ldr	r3, [r4, #20]
 801fb4e:	1e59      	subs	r1, r3, #1
 801fb50:	078a      	lsls	r2, r1, #30
 801fb52:	e9c4 6104 	strd	r6, r1, [r4, #16]
 801fb56:	d117      	bne.n	801fb88 <validate_structure+0x160>
 801fb58:	fb91 f2f0 	sdiv	r2, r1, r0
 801fb5c:	fb00 1112 	mls	r1, r0, r2, r1
 801fb60:	b9a1      	cbnz	r1, 801fb8c <validate_structure+0x164>
 801fb62:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 801fb66:	fb93 f2f5 	sdiv	r2, r3, r5
 801fb6a:	fb05 3312 	mls	r3, r5, r2, r3
 801fb6e:	2b00      	cmp	r3, #0
 801fb70:	bf14      	ite	ne
 801fb72:	231c      	movne	r3, #28
 801fb74:	231d      	moveq	r3, #29
 801fb76:	6922      	ldr	r2, [r4, #16]
 801fb78:	2a01      	cmp	r2, #1
 801fb7a:	bf14      	ite	ne
 801fb7c:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 801fb80:	461a      	moveq	r2, r3
 801fb82:	4462      	add	r2, ip
 801fb84:	60e2      	str	r2, [r4, #12]
 801fb86:	e7c2      	b.n	801fb0e <validate_structure+0xe6>
 801fb88:	231c      	movs	r3, #28
 801fb8a:	e7f4      	b.n	801fb76 <validate_structure+0x14e>
 801fb8c:	231d      	movs	r3, #29
 801fb8e:	e7f2      	b.n	801fb76 <validate_structure+0x14e>
 801fb90:	231c      	movs	r3, #28
 801fb92:	e7cd      	b.n	801fb30 <validate_structure+0x108>
 801fb94:	231d      	movs	r3, #29
 801fb96:	e7cb      	b.n	801fb30 <validate_structure+0x108>
 801fb98:	428b      	cmp	r3, r1
 801fb9a:	dabd      	bge.n	801fb18 <validate_structure+0xf0>
 801fb9c:	4618      	mov	r0, r3
 801fb9e:	3201      	adds	r2, #1
 801fba0:	1a09      	subs	r1, r1, r0
 801fba2:	2a0c      	cmp	r2, #12
 801fba4:	60e1      	str	r1, [r4, #12]
 801fba6:	6122      	str	r2, [r4, #16]
 801fba8:	d1c2      	bne.n	801fb30 <validate_structure+0x108>
 801fbaa:	6963      	ldr	r3, [r4, #20]
 801fbac:	1c5a      	adds	r2, r3, #1
 801fbae:	0791      	lsls	r1, r2, #30
 801fbb0:	e9c4 c204 	strd	ip, r2, [r4, #16]
 801fbb4:	d1ec      	bne.n	801fb90 <validate_structure+0x168>
 801fbb6:	fb92 f1f5 	sdiv	r1, r2, r5
 801fbba:	fb05 2211 	mls	r2, r5, r1, r2
 801fbbe:	2a00      	cmp	r2, #0
 801fbc0:	d1e8      	bne.n	801fb94 <validate_structure+0x16c>
 801fbc2:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 801fbc6:	fb93 f2f6 	sdiv	r2, r3, r6
 801fbca:	fb06 3312 	mls	r3, r6, r2, r3
 801fbce:	2b00      	cmp	r3, #0
 801fbd0:	bf14      	ite	ne
 801fbd2:	231c      	movne	r3, #28
 801fbd4:	231d      	moveq	r3, #29
 801fbd6:	e7ab      	b.n	801fb30 <validate_structure+0x108>
 801fbd8:	0803f77c 	.word	0x0803f77c

0801fbdc <mktime>:
 801fbdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fbe0:	b089      	sub	sp, #36	; 0x24
 801fbe2:	4606      	mov	r6, r0
 801fbe4:	f003 fa8a 	bl	80230fc <__gettzinfo>
 801fbe8:	4680      	mov	r8, r0
 801fbea:	4630      	mov	r0, r6
 801fbec:	f7ff ff1c 	bl	801fa28 <validate_structure>
 801fbf0:	e9d6 3000 	ldrd	r3, r0, [r6]
 801fbf4:	f04f 0a3c 	mov.w	sl, #60	; 0x3c
 801fbf8:	fb0a 3a00 	mla	sl, sl, r0, r3
 801fbfc:	68b0      	ldr	r0, [r6, #8]
 801fbfe:	4abe      	ldr	r2, [pc, #760]	; (801fef8 <mktime+0x31c>)
 801fc00:	6975      	ldr	r5, [r6, #20]
 801fc02:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 801fc06:	fb03 aa00 	mla	sl, r3, r0, sl
 801fc0a:	e9d6 4303 	ldrd	r4, r3, [r6, #12]
 801fc0e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 801fc12:	3c01      	subs	r4, #1
 801fc14:	2b01      	cmp	r3, #1
 801fc16:	ea4f 7bea 	mov.w	fp, sl, asr #31
 801fc1a:	4414      	add	r4, r2
 801fc1c:	dd11      	ble.n	801fc42 <mktime+0x66>
 801fc1e:	07a9      	lsls	r1, r5, #30
 801fc20:	d10f      	bne.n	801fc42 <mktime+0x66>
 801fc22:	2264      	movs	r2, #100	; 0x64
 801fc24:	fb95 f3f2 	sdiv	r3, r5, r2
 801fc28:	fb02 5313 	mls	r3, r2, r3, r5
 801fc2c:	b943      	cbnz	r3, 801fc40 <mktime+0x64>
 801fc2e:	f205 716c 	addw	r1, r5, #1900	; 0x76c
 801fc32:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801fc36:	fb91 f3f2 	sdiv	r3, r1, r2
 801fc3a:	fb02 1313 	mls	r3, r2, r3, r1
 801fc3e:	b903      	cbnz	r3, 801fc42 <mktime+0x66>
 801fc40:	3401      	adds	r4, #1
 801fc42:	f505 531c 	add.w	r3, r5, #9984	; 0x2700
 801fc46:	3310      	adds	r3, #16
 801fc48:	f644 6220 	movw	r2, #20000	; 0x4e20
 801fc4c:	4293      	cmp	r3, r2
 801fc4e:	61f4      	str	r4, [r6, #28]
 801fc50:	f200 8179 	bhi.w	801ff46 <mktime+0x36a>
 801fc54:	2d46      	cmp	r5, #70	; 0x46
 801fc56:	f340 8084 	ble.w	801fd62 <mktime+0x186>
 801fc5a:	2346      	movs	r3, #70	; 0x46
 801fc5c:	f240 176d 	movw	r7, #365	; 0x16d
 801fc60:	2164      	movs	r1, #100	; 0x64
 801fc62:	f44f 70c8 	mov.w	r0, #400	; 0x190
 801fc66:	079a      	lsls	r2, r3, #30
 801fc68:	d175      	bne.n	801fd56 <mktime+0x17a>
 801fc6a:	fb93 f2f1 	sdiv	r2, r3, r1
 801fc6e:	fb01 3212 	mls	r2, r1, r2, r3
 801fc72:	2a00      	cmp	r2, #0
 801fc74:	d172      	bne.n	801fd5c <mktime+0x180>
 801fc76:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 801fc7a:	fb9c f2f0 	sdiv	r2, ip, r0
 801fc7e:	fb00 c212 	mls	r2, r0, r2, ip
 801fc82:	2a00      	cmp	r2, #0
 801fc84:	bf14      	ite	ne
 801fc86:	463a      	movne	r2, r7
 801fc88:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 801fc8c:	3301      	adds	r3, #1
 801fc8e:	429d      	cmp	r5, r3
 801fc90:	4414      	add	r4, r2
 801fc92:	d1e8      	bne.n	801fc66 <mktime+0x8a>
 801fc94:	4b99      	ldr	r3, [pc, #612]	; (801fefc <mktime+0x320>)
 801fc96:	4363      	muls	r3, r4
 801fc98:	eb1a 0103 	adds.w	r1, sl, r3
 801fc9c:	eb4b 72e3 	adc.w	r2, fp, r3, asr #31
 801fca0:	e9cd 1200 	strd	r1, r2, [sp]
 801fca4:	f001 ffc8 	bl	8021c38 <__tz_lock>
 801fca8:	f001 ffc8 	bl	8021c3c <_tzset_unlocked>
 801fcac:	4b94      	ldr	r3, [pc, #592]	; (801ff00 <mktime+0x324>)
 801fcae:	f8d3 9000 	ldr.w	r9, [r3]
 801fcb2:	f1b9 0f00 	cmp.w	r9, #0
 801fcb6:	d045      	beq.n	801fd44 <mktime+0x168>
 801fcb8:	f8d6 9020 	ldr.w	r9, [r6, #32]
 801fcbc:	6970      	ldr	r0, [r6, #20]
 801fcbe:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801fcc2:	464f      	mov	r7, r9
 801fcc4:	2f01      	cmp	r7, #1
 801fcc6:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 801fcca:	bfa8      	it	ge
 801fccc:	2701      	movge	r7, #1
 801fcce:	4283      	cmp	r3, r0
 801fcd0:	f040 8089 	bne.w	801fde6 <mktime+0x20a>
 801fcd4:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
 801fcd8:	f8d8 0028 	ldr.w	r0, [r8, #40]	; 0x28
 801fcdc:	460a      	mov	r2, r1
 801fcde:	17cb      	asrs	r3, r1, #31
 801fce0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801fce4:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 801fce8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801fcec:	1a12      	subs	r2, r2, r0
 801fcee:	eb63 73e0 	sbc.w	r3, r3, r0, asr #31
 801fcf2:	4692      	mov	sl, r2
 801fcf4:	469b      	mov	fp, r3
 801fcf6:	e9dd 2300 	ldrd	r2, r3, [sp]
 801fcfa:	4552      	cmp	r2, sl
 801fcfc:	eb73 0c0b 	sbcs.w	ip, r3, fp
 801fd00:	e9cd ab02 	strd	sl, fp, [sp, #8]
 801fd04:	da76      	bge.n	801fdf4 <mktime+0x218>
 801fd06:	e9d8 2308 	ldrd	r2, r3, [r8, #32]
 801fd0a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801fd0e:	ebb2 0a0a 	subs.w	sl, r2, sl
 801fd12:	eb63 0b0b 	sbc.w	fp, r3, fp
 801fd16:	f8d8 3000 	ldr.w	r3, [r8]
 801fd1a:	2b00      	cmp	r3, #0
 801fd1c:	d079      	beq.n	801fe12 <mktime+0x236>
 801fd1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 801fd22:	4552      	cmp	r2, sl
 801fd24:	eb73 030b 	sbcs.w	r3, r3, fp
 801fd28:	db07      	blt.n	801fd3a <mktime+0x15e>
 801fd2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801fd2e:	e9dd ab00 	ldrd	sl, fp, [sp]
 801fd32:	4592      	cmp	sl, r2
 801fd34:	eb7b 0303 	sbcs.w	r3, fp, r3
 801fd38:	db71      	blt.n	801fe1e <mktime+0x242>
 801fd3a:	f1b9 0f00 	cmp.w	r9, #0
 801fd3e:	f04f 0900 	mov.w	r9, #0
 801fd42:	da71      	bge.n	801fe28 <mktime+0x24c>
 801fd44:	e9dd ab00 	ldrd	sl, fp, [sp]
 801fd48:	f8d8 3028 	ldr.w	r3, [r8, #40]	; 0x28
 801fd4c:	eb1a 0a03 	adds.w	sl, sl, r3
 801fd50:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 801fd54:	e0b4      	b.n	801fec0 <mktime+0x2e4>
 801fd56:	f240 126d 	movw	r2, #365	; 0x16d
 801fd5a:	e797      	b.n	801fc8c <mktime+0xb0>
 801fd5c:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 801fd60:	e794      	b.n	801fc8c <mktime+0xb0>
 801fd62:	d097      	beq.n	801fc94 <mktime+0xb8>
 801fd64:	2345      	movs	r3, #69	; 0x45
 801fd66:	f240 176d 	movw	r7, #365	; 0x16d
 801fd6a:	2164      	movs	r1, #100	; 0x64
 801fd6c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 801fd70:	e012      	b.n	801fd98 <mktime+0x1bc>
 801fd72:	bb62      	cbnz	r2, 801fdce <mktime+0x1f2>
 801fd74:	fb93 f2f1 	sdiv	r2, r3, r1
 801fd78:	fb01 3212 	mls	r2, r1, r2, r3
 801fd7c:	bb52      	cbnz	r2, 801fdd4 <mktime+0x1f8>
 801fd7e:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 801fd82:	fb9c f2f0 	sdiv	r2, ip, r0
 801fd86:	fb00 c212 	mls	r2, r0, r2, ip
 801fd8a:	2a00      	cmp	r2, #0
 801fd8c:	bf14      	ite	ne
 801fd8e:	463a      	movne	r2, r7
 801fd90:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 801fd94:	1aa4      	subs	r4, r4, r2
 801fd96:	3b01      	subs	r3, #1
 801fd98:	429d      	cmp	r5, r3
 801fd9a:	f003 0203 	and.w	r2, r3, #3
 801fd9e:	dbe8      	blt.n	801fd72 <mktime+0x196>
 801fda0:	b9da      	cbnz	r2, 801fdda <mktime+0x1fe>
 801fda2:	2264      	movs	r2, #100	; 0x64
 801fda4:	fb95 f3f2 	sdiv	r3, r5, r2
 801fda8:	fb02 5313 	mls	r3, r2, r3, r5
 801fdac:	b9c3      	cbnz	r3, 801fde0 <mktime+0x204>
 801fdae:	f205 716c 	addw	r1, r5, #1900	; 0x76c
 801fdb2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801fdb6:	fb91 f3f2 	sdiv	r3, r1, r2
 801fdba:	fb02 1313 	mls	r3, r2, r3, r1
 801fdbe:	2b00      	cmp	r3, #0
 801fdc0:	f240 136d 	movw	r3, #365	; 0x16d
 801fdc4:	bf08      	it	eq
 801fdc6:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 801fdca:	1ae4      	subs	r4, r4, r3
 801fdcc:	e762      	b.n	801fc94 <mktime+0xb8>
 801fdce:	f240 126d 	movw	r2, #365	; 0x16d
 801fdd2:	e7df      	b.n	801fd94 <mktime+0x1b8>
 801fdd4:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 801fdd8:	e7dc      	b.n	801fd94 <mktime+0x1b8>
 801fdda:	f240 136d 	movw	r3, #365	; 0x16d
 801fdde:	e7f4      	b.n	801fdca <mktime+0x1ee>
 801fde0:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 801fde4:	e7f1      	b.n	801fdca <mktime+0x1ee>
 801fde6:	f001 fe7f 	bl	8021ae8 <__tzcalc_limits>
 801fdea:	2800      	cmp	r0, #0
 801fdec:	f47f af72 	bne.w	801fcd4 <mktime+0xf8>
 801fdf0:	46b9      	mov	r9, r7
 801fdf2:	e057      	b.n	801fea4 <mktime+0x2c8>
 801fdf4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801fdf8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801fdfc:	ebb2 020a 	subs.w	r2, r2, sl
 801fe00:	eb63 030b 	sbc.w	r3, r3, fp
 801fe04:	e9dd ab00 	ldrd	sl, fp, [sp]
 801fe08:	4592      	cmp	sl, r2
 801fe0a:	eb7b 0303 	sbcs.w	r3, fp, r3
 801fe0e:	dbef      	blt.n	801fdf0 <mktime+0x214>
 801fe10:	e779      	b.n	801fd06 <mktime+0x12a>
 801fe12:	e9dd 2300 	ldrd	r2, r3, [sp]
 801fe16:	4552      	cmp	r2, sl
 801fe18:	eb73 030b 	sbcs.w	r3, r3, fp
 801fe1c:	db85      	blt.n	801fd2a <mktime+0x14e>
 801fe1e:	f1b9 0f00 	cmp.w	r9, #0
 801fe22:	db43      	blt.n	801feac <mktime+0x2d0>
 801fe24:	f04f 0901 	mov.w	r9, #1
 801fe28:	ea87 0709 	eor.w	r7, r7, r9
 801fe2c:	2f01      	cmp	r7, #1
 801fe2e:	d139      	bne.n	801fea4 <mktime+0x2c8>
 801fe30:	1a40      	subs	r0, r0, r1
 801fe32:	f1b9 0f00 	cmp.w	r9, #0
 801fe36:	d100      	bne.n	801fe3a <mktime+0x25e>
 801fe38:	4240      	negs	r0, r0
 801fe3a:	6833      	ldr	r3, [r6, #0]
 801fe3c:	4403      	add	r3, r0
 801fe3e:	6033      	str	r3, [r6, #0]
 801fe40:	e9dd 2300 	ldrd	r2, r3, [sp]
 801fe44:	1812      	adds	r2, r2, r0
 801fe46:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
 801fe4a:	e9cd 2300 	strd	r2, r3, [sp]
 801fe4e:	4630      	mov	r0, r6
 801fe50:	68f2      	ldr	r2, [r6, #12]
 801fe52:	9202      	str	r2, [sp, #8]
 801fe54:	f7ff fde8 	bl	801fa28 <validate_structure>
 801fe58:	68f3      	ldr	r3, [r6, #12]
 801fe5a:	9a02      	ldr	r2, [sp, #8]
 801fe5c:	1a9b      	subs	r3, r3, r2
 801fe5e:	d021      	beq.n	801fea4 <mktime+0x2c8>
 801fe60:	2b01      	cmp	r3, #1
 801fe62:	dc40      	bgt.n	801fee6 <mktime+0x30a>
 801fe64:	f1b3 3fff 	cmp.w	r3, #4294967295
 801fe68:	bfa8      	it	ge
 801fe6a:	461f      	movge	r7, r3
 801fe6c:	69f3      	ldr	r3, [r6, #28]
 801fe6e:	443c      	add	r4, r7
 801fe70:	18ff      	adds	r7, r7, r3
 801fe72:	d547      	bpl.n	801ff04 <mktime+0x328>
 801fe74:	1e6a      	subs	r2, r5, #1
 801fe76:	0791      	lsls	r1, r2, #30
 801fe78:	d138      	bne.n	801feec <mktime+0x310>
 801fe7a:	2164      	movs	r1, #100	; 0x64
 801fe7c:	fb92 f3f1 	sdiv	r3, r2, r1
 801fe80:	fb01 2313 	mls	r3, r1, r3, r2
 801fe84:	bbab      	cbnz	r3, 801fef2 <mktime+0x316>
 801fe86:	f205 756b 	addw	r5, r5, #1899	; 0x76b
 801fe8a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801fe8e:	fb95 f3f2 	sdiv	r3, r5, r2
 801fe92:	fb02 5513 	mls	r5, r2, r3, r5
 801fe96:	2d00      	cmp	r5, #0
 801fe98:	f240 136d 	movw	r3, #365	; 0x16d
 801fe9c:	bf18      	it	ne
 801fe9e:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 801fea2:	61f3      	str	r3, [r6, #28]
 801fea4:	f1b9 0f01 	cmp.w	r9, #1
 801fea8:	f47f af4c 	bne.w	801fd44 <mktime+0x168>
 801feac:	e9dd ab00 	ldrd	sl, fp, [sp]
 801feb0:	f8d8 3050 	ldr.w	r3, [r8, #80]	; 0x50
 801feb4:	eb1a 0a03 	adds.w	sl, sl, r3
 801feb8:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 801febc:	f04f 0901 	mov.w	r9, #1
 801fec0:	f001 febb 	bl	8021c3a <__tz_unlock>
 801fec4:	3404      	adds	r4, #4
 801fec6:	2307      	movs	r3, #7
 801fec8:	fb94 f3f3 	sdiv	r3, r4, r3
 801fecc:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 801fed0:	1ae4      	subs	r4, r4, r3
 801fed2:	bf48      	it	mi
 801fed4:	3407      	addmi	r4, #7
 801fed6:	f8c6 9020 	str.w	r9, [r6, #32]
 801feda:	61b4      	str	r4, [r6, #24]
 801fedc:	4650      	mov	r0, sl
 801fede:	4659      	mov	r1, fp
 801fee0:	b009      	add	sp, #36	; 0x24
 801fee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fee6:	f04f 37ff 	mov.w	r7, #4294967295
 801feea:	e7bf      	b.n	801fe6c <mktime+0x290>
 801feec:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 801fef0:	e7d7      	b.n	801fea2 <mktime+0x2c6>
 801fef2:	f240 136d 	movw	r3, #365	; 0x16d
 801fef6:	e7d4      	b.n	801fea2 <mktime+0x2c6>
 801fef8:	0803f7ac 	.word	0x0803f7ac
 801fefc:	00015180 	.word	0x00015180
 801ff00:	20022724 	.word	0x20022724
 801ff04:	07ab      	lsls	r3, r5, #30
 801ff06:	d118      	bne.n	801ff3a <mktime+0x35e>
 801ff08:	2264      	movs	r2, #100	; 0x64
 801ff0a:	fb95 f3f2 	sdiv	r3, r5, r2
 801ff0e:	fb02 5313 	mls	r3, r2, r3, r5
 801ff12:	b9ab      	cbnz	r3, 801ff40 <mktime+0x364>
 801ff14:	f205 756c 	addw	r5, r5, #1900	; 0x76c
 801ff18:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801ff1c:	fb95 f3f2 	sdiv	r3, r5, r2
 801ff20:	fb02 5513 	mls	r5, r2, r3, r5
 801ff24:	2d00      	cmp	r5, #0
 801ff26:	f240 136d 	movw	r3, #365	; 0x16d
 801ff2a:	bf08      	it	eq
 801ff2c:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 801ff30:	429f      	cmp	r7, r3
 801ff32:	bfa8      	it	ge
 801ff34:	1aff      	subge	r7, r7, r3
 801ff36:	61f7      	str	r7, [r6, #28]
 801ff38:	e7b4      	b.n	801fea4 <mktime+0x2c8>
 801ff3a:	f240 136d 	movw	r3, #365	; 0x16d
 801ff3e:	e7f7      	b.n	801ff30 <mktime+0x354>
 801ff40:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 801ff44:	e7f4      	b.n	801ff30 <mktime+0x354>
 801ff46:	f04f 3aff 	mov.w	sl, #4294967295
 801ff4a:	f04f 3bff 	mov.w	fp, #4294967295
 801ff4e:	e7c5      	b.n	801fedc <mktime+0x300>

0801ff50 <_free_r>:
 801ff50:	b538      	push	{r3, r4, r5, lr}
 801ff52:	4605      	mov	r5, r0
 801ff54:	2900      	cmp	r1, #0
 801ff56:	d045      	beq.n	801ffe4 <_free_r+0x94>
 801ff58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ff5c:	1f0c      	subs	r4, r1, #4
 801ff5e:	2b00      	cmp	r3, #0
 801ff60:	bfb8      	it	lt
 801ff62:	18e4      	addlt	r4, r4, r3
 801ff64:	f003 fa04 	bl	8023370 <__malloc_lock>
 801ff68:	4a1f      	ldr	r2, [pc, #124]	; (801ffe8 <_free_r+0x98>)
 801ff6a:	6813      	ldr	r3, [r2, #0]
 801ff6c:	4610      	mov	r0, r2
 801ff6e:	b933      	cbnz	r3, 801ff7e <_free_r+0x2e>
 801ff70:	6063      	str	r3, [r4, #4]
 801ff72:	6014      	str	r4, [r2, #0]
 801ff74:	4628      	mov	r0, r5
 801ff76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ff7a:	f003 b9fa 	b.w	8023372 <__malloc_unlock>
 801ff7e:	42a3      	cmp	r3, r4
 801ff80:	d90c      	bls.n	801ff9c <_free_r+0x4c>
 801ff82:	6821      	ldr	r1, [r4, #0]
 801ff84:	1862      	adds	r2, r4, r1
 801ff86:	4293      	cmp	r3, r2
 801ff88:	bf04      	itt	eq
 801ff8a:	681a      	ldreq	r2, [r3, #0]
 801ff8c:	685b      	ldreq	r3, [r3, #4]
 801ff8e:	6063      	str	r3, [r4, #4]
 801ff90:	bf04      	itt	eq
 801ff92:	1852      	addeq	r2, r2, r1
 801ff94:	6022      	streq	r2, [r4, #0]
 801ff96:	6004      	str	r4, [r0, #0]
 801ff98:	e7ec      	b.n	801ff74 <_free_r+0x24>
 801ff9a:	4613      	mov	r3, r2
 801ff9c:	685a      	ldr	r2, [r3, #4]
 801ff9e:	b10a      	cbz	r2, 801ffa4 <_free_r+0x54>
 801ffa0:	42a2      	cmp	r2, r4
 801ffa2:	d9fa      	bls.n	801ff9a <_free_r+0x4a>
 801ffa4:	6819      	ldr	r1, [r3, #0]
 801ffa6:	1858      	adds	r0, r3, r1
 801ffa8:	42a0      	cmp	r0, r4
 801ffaa:	d10b      	bne.n	801ffc4 <_free_r+0x74>
 801ffac:	6820      	ldr	r0, [r4, #0]
 801ffae:	4401      	add	r1, r0
 801ffb0:	1858      	adds	r0, r3, r1
 801ffb2:	4282      	cmp	r2, r0
 801ffb4:	6019      	str	r1, [r3, #0]
 801ffb6:	d1dd      	bne.n	801ff74 <_free_r+0x24>
 801ffb8:	6810      	ldr	r0, [r2, #0]
 801ffba:	6852      	ldr	r2, [r2, #4]
 801ffbc:	605a      	str	r2, [r3, #4]
 801ffbe:	4401      	add	r1, r0
 801ffc0:	6019      	str	r1, [r3, #0]
 801ffc2:	e7d7      	b.n	801ff74 <_free_r+0x24>
 801ffc4:	d902      	bls.n	801ffcc <_free_r+0x7c>
 801ffc6:	230c      	movs	r3, #12
 801ffc8:	602b      	str	r3, [r5, #0]
 801ffca:	e7d3      	b.n	801ff74 <_free_r+0x24>
 801ffcc:	6820      	ldr	r0, [r4, #0]
 801ffce:	1821      	adds	r1, r4, r0
 801ffd0:	428a      	cmp	r2, r1
 801ffd2:	bf04      	itt	eq
 801ffd4:	6811      	ldreq	r1, [r2, #0]
 801ffd6:	6852      	ldreq	r2, [r2, #4]
 801ffd8:	6062      	str	r2, [r4, #4]
 801ffda:	bf04      	itt	eq
 801ffdc:	1809      	addeq	r1, r1, r0
 801ffde:	6021      	streq	r1, [r4, #0]
 801ffe0:	605c      	str	r4, [r3, #4]
 801ffe2:	e7c7      	b.n	801ff74 <_free_r+0x24>
 801ffe4:	bd38      	pop	{r3, r4, r5, pc}
 801ffe6:	bf00      	nop
 801ffe8:	20022700 	.word	0x20022700

0801ffec <_malloc_r>:
 801ffec:	b570      	push	{r4, r5, r6, lr}
 801ffee:	1ccd      	adds	r5, r1, #3
 801fff0:	f025 0503 	bic.w	r5, r5, #3
 801fff4:	3508      	adds	r5, #8
 801fff6:	2d0c      	cmp	r5, #12
 801fff8:	bf38      	it	cc
 801fffa:	250c      	movcc	r5, #12
 801fffc:	2d00      	cmp	r5, #0
 801fffe:	4606      	mov	r6, r0
 8020000:	db01      	blt.n	8020006 <_malloc_r+0x1a>
 8020002:	42a9      	cmp	r1, r5
 8020004:	d903      	bls.n	802000e <_malloc_r+0x22>
 8020006:	230c      	movs	r3, #12
 8020008:	6033      	str	r3, [r6, #0]
 802000a:	2000      	movs	r0, #0
 802000c:	bd70      	pop	{r4, r5, r6, pc}
 802000e:	f003 f9af 	bl	8023370 <__malloc_lock>
 8020012:	4a21      	ldr	r2, [pc, #132]	; (8020098 <_malloc_r+0xac>)
 8020014:	6814      	ldr	r4, [r2, #0]
 8020016:	4621      	mov	r1, r4
 8020018:	b991      	cbnz	r1, 8020040 <_malloc_r+0x54>
 802001a:	4c20      	ldr	r4, [pc, #128]	; (802009c <_malloc_r+0xb0>)
 802001c:	6823      	ldr	r3, [r4, #0]
 802001e:	b91b      	cbnz	r3, 8020028 <_malloc_r+0x3c>
 8020020:	4630      	mov	r0, r6
 8020022:	f000 fd8d 	bl	8020b40 <_sbrk_r>
 8020026:	6020      	str	r0, [r4, #0]
 8020028:	4629      	mov	r1, r5
 802002a:	4630      	mov	r0, r6
 802002c:	f000 fd88 	bl	8020b40 <_sbrk_r>
 8020030:	1c43      	adds	r3, r0, #1
 8020032:	d124      	bne.n	802007e <_malloc_r+0x92>
 8020034:	230c      	movs	r3, #12
 8020036:	6033      	str	r3, [r6, #0]
 8020038:	4630      	mov	r0, r6
 802003a:	f003 f99a 	bl	8023372 <__malloc_unlock>
 802003e:	e7e4      	b.n	802000a <_malloc_r+0x1e>
 8020040:	680b      	ldr	r3, [r1, #0]
 8020042:	1b5b      	subs	r3, r3, r5
 8020044:	d418      	bmi.n	8020078 <_malloc_r+0x8c>
 8020046:	2b0b      	cmp	r3, #11
 8020048:	d90f      	bls.n	802006a <_malloc_r+0x7e>
 802004a:	600b      	str	r3, [r1, #0]
 802004c:	50cd      	str	r5, [r1, r3]
 802004e:	18cc      	adds	r4, r1, r3
 8020050:	4630      	mov	r0, r6
 8020052:	f003 f98e 	bl	8023372 <__malloc_unlock>
 8020056:	f104 000b 	add.w	r0, r4, #11
 802005a:	1d23      	adds	r3, r4, #4
 802005c:	f020 0007 	bic.w	r0, r0, #7
 8020060:	1ac3      	subs	r3, r0, r3
 8020062:	d0d3      	beq.n	802000c <_malloc_r+0x20>
 8020064:	425a      	negs	r2, r3
 8020066:	50e2      	str	r2, [r4, r3]
 8020068:	e7d0      	b.n	802000c <_malloc_r+0x20>
 802006a:	428c      	cmp	r4, r1
 802006c:	684b      	ldr	r3, [r1, #4]
 802006e:	bf16      	itet	ne
 8020070:	6063      	strne	r3, [r4, #4]
 8020072:	6013      	streq	r3, [r2, #0]
 8020074:	460c      	movne	r4, r1
 8020076:	e7eb      	b.n	8020050 <_malloc_r+0x64>
 8020078:	460c      	mov	r4, r1
 802007a:	6849      	ldr	r1, [r1, #4]
 802007c:	e7cc      	b.n	8020018 <_malloc_r+0x2c>
 802007e:	1cc4      	adds	r4, r0, #3
 8020080:	f024 0403 	bic.w	r4, r4, #3
 8020084:	42a0      	cmp	r0, r4
 8020086:	d005      	beq.n	8020094 <_malloc_r+0xa8>
 8020088:	1a21      	subs	r1, r4, r0
 802008a:	4630      	mov	r0, r6
 802008c:	f000 fd58 	bl	8020b40 <_sbrk_r>
 8020090:	3001      	adds	r0, #1
 8020092:	d0cf      	beq.n	8020034 <_malloc_r+0x48>
 8020094:	6025      	str	r5, [r4, #0]
 8020096:	e7db      	b.n	8020050 <_malloc_r+0x64>
 8020098:	20022700 	.word	0x20022700
 802009c:	20022704 	.word	0x20022704

080200a0 <__cvt>:
 80200a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80200a2:	ed2d 8b02 	vpush	{d8}
 80200a6:	eeb0 8b40 	vmov.f64	d8, d0
 80200aa:	b085      	sub	sp, #20
 80200ac:	4617      	mov	r7, r2
 80200ae:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80200b0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80200b2:	ee18 2a90 	vmov	r2, s17
 80200b6:	f025 0520 	bic.w	r5, r5, #32
 80200ba:	2a00      	cmp	r2, #0
 80200bc:	bfb6      	itet	lt
 80200be:	222d      	movlt	r2, #45	; 0x2d
 80200c0:	2200      	movge	r2, #0
 80200c2:	eeb1 8b40 	vneglt.f64	d8, d0
 80200c6:	2d46      	cmp	r5, #70	; 0x46
 80200c8:	460c      	mov	r4, r1
 80200ca:	701a      	strb	r2, [r3, #0]
 80200cc:	d004      	beq.n	80200d8 <__cvt+0x38>
 80200ce:	2d45      	cmp	r5, #69	; 0x45
 80200d0:	d100      	bne.n	80200d4 <__cvt+0x34>
 80200d2:	3401      	adds	r4, #1
 80200d4:	2102      	movs	r1, #2
 80200d6:	e000      	b.n	80200da <__cvt+0x3a>
 80200d8:	2103      	movs	r1, #3
 80200da:	ab03      	add	r3, sp, #12
 80200dc:	9301      	str	r3, [sp, #4]
 80200de:	ab02      	add	r3, sp, #8
 80200e0:	9300      	str	r3, [sp, #0]
 80200e2:	4622      	mov	r2, r4
 80200e4:	4633      	mov	r3, r6
 80200e6:	eeb0 0b48 	vmov.f64	d0, d8
 80200ea:	f002 f8fd 	bl	80222e8 <_dtoa_r>
 80200ee:	2d47      	cmp	r5, #71	; 0x47
 80200f0:	d101      	bne.n	80200f6 <__cvt+0x56>
 80200f2:	07fb      	lsls	r3, r7, #31
 80200f4:	d51e      	bpl.n	8020134 <__cvt+0x94>
 80200f6:	2d46      	cmp	r5, #70	; 0x46
 80200f8:	eb00 0304 	add.w	r3, r0, r4
 80200fc:	d10c      	bne.n	8020118 <__cvt+0x78>
 80200fe:	7802      	ldrb	r2, [r0, #0]
 8020100:	2a30      	cmp	r2, #48	; 0x30
 8020102:	d107      	bne.n	8020114 <__cvt+0x74>
 8020104:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8020108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802010c:	bf1c      	itt	ne
 802010e:	f1c4 0401 	rsbne	r4, r4, #1
 8020112:	6034      	strne	r4, [r6, #0]
 8020114:	6832      	ldr	r2, [r6, #0]
 8020116:	4413      	add	r3, r2
 8020118:	eeb5 8b40 	vcmp.f64	d8, #0.0
 802011c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020120:	d007      	beq.n	8020132 <__cvt+0x92>
 8020122:	2130      	movs	r1, #48	; 0x30
 8020124:	9a03      	ldr	r2, [sp, #12]
 8020126:	429a      	cmp	r2, r3
 8020128:	d204      	bcs.n	8020134 <__cvt+0x94>
 802012a:	1c54      	adds	r4, r2, #1
 802012c:	9403      	str	r4, [sp, #12]
 802012e:	7011      	strb	r1, [r2, #0]
 8020130:	e7f8      	b.n	8020124 <__cvt+0x84>
 8020132:	9303      	str	r3, [sp, #12]
 8020134:	9b03      	ldr	r3, [sp, #12]
 8020136:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8020138:	1a1b      	subs	r3, r3, r0
 802013a:	6013      	str	r3, [r2, #0]
 802013c:	b005      	add	sp, #20
 802013e:	ecbd 8b02 	vpop	{d8}
 8020142:	bdf0      	pop	{r4, r5, r6, r7, pc}

08020144 <__exponent>:
 8020144:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8020146:	2900      	cmp	r1, #0
 8020148:	4604      	mov	r4, r0
 802014a:	bfba      	itte	lt
 802014c:	4249      	neglt	r1, r1
 802014e:	232d      	movlt	r3, #45	; 0x2d
 8020150:	232b      	movge	r3, #43	; 0x2b
 8020152:	2909      	cmp	r1, #9
 8020154:	f804 2b02 	strb.w	r2, [r4], #2
 8020158:	7043      	strb	r3, [r0, #1]
 802015a:	dd20      	ble.n	802019e <__exponent+0x5a>
 802015c:	f10d 0307 	add.w	r3, sp, #7
 8020160:	461f      	mov	r7, r3
 8020162:	260a      	movs	r6, #10
 8020164:	fb91 f5f6 	sdiv	r5, r1, r6
 8020168:	fb06 1115 	mls	r1, r6, r5, r1
 802016c:	3130      	adds	r1, #48	; 0x30
 802016e:	2d09      	cmp	r5, #9
 8020170:	f803 1c01 	strb.w	r1, [r3, #-1]
 8020174:	f103 32ff 	add.w	r2, r3, #4294967295
 8020178:	4629      	mov	r1, r5
 802017a:	dc09      	bgt.n	8020190 <__exponent+0x4c>
 802017c:	3130      	adds	r1, #48	; 0x30
 802017e:	3b02      	subs	r3, #2
 8020180:	f802 1c01 	strb.w	r1, [r2, #-1]
 8020184:	42bb      	cmp	r3, r7
 8020186:	4622      	mov	r2, r4
 8020188:	d304      	bcc.n	8020194 <__exponent+0x50>
 802018a:	1a10      	subs	r0, r2, r0
 802018c:	b003      	add	sp, #12
 802018e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020190:	4613      	mov	r3, r2
 8020192:	e7e7      	b.n	8020164 <__exponent+0x20>
 8020194:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020198:	f804 2b01 	strb.w	r2, [r4], #1
 802019c:	e7f2      	b.n	8020184 <__exponent+0x40>
 802019e:	2330      	movs	r3, #48	; 0x30
 80201a0:	4419      	add	r1, r3
 80201a2:	7083      	strb	r3, [r0, #2]
 80201a4:	1d02      	adds	r2, r0, #4
 80201a6:	70c1      	strb	r1, [r0, #3]
 80201a8:	e7ef      	b.n	802018a <__exponent+0x46>
 80201aa:	0000      	movs	r0, r0
 80201ac:	0000      	movs	r0, r0
	...

080201b0 <_printf_float>:
 80201b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80201b4:	b08d      	sub	sp, #52	; 0x34
 80201b6:	460c      	mov	r4, r1
 80201b8:	4616      	mov	r6, r2
 80201ba:	461f      	mov	r7, r3
 80201bc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80201c0:	4605      	mov	r5, r0
 80201c2:	f003 f851 	bl	8023268 <_localeconv_r>
 80201c6:	f8d0 b000 	ldr.w	fp, [r0]
 80201ca:	4658      	mov	r0, fp
 80201cc:	f7e0 f842 	bl	8000254 <strlen>
 80201d0:	2300      	movs	r3, #0
 80201d2:	930a      	str	r3, [sp, #40]	; 0x28
 80201d4:	f8d8 3000 	ldr.w	r3, [r8]
 80201d8:	9005      	str	r0, [sp, #20]
 80201da:	3307      	adds	r3, #7
 80201dc:	f023 0307 	bic.w	r3, r3, #7
 80201e0:	f103 0108 	add.w	r1, r3, #8
 80201e4:	f894 9018 	ldrb.w	r9, [r4, #24]
 80201e8:	6822      	ldr	r2, [r4, #0]
 80201ea:	f8c8 1000 	str.w	r1, [r8]
 80201ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80201f2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 80201f6:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 8020480 <_printf_float+0x2d0>
 80201fa:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 80201fe:	eeb0 6bc0 	vabs.f64	d6, d0
 8020202:	eeb4 6b47 	vcmp.f64	d6, d7
 8020206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802020a:	dd24      	ble.n	8020256 <_printf_float+0xa6>
 802020c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8020210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020214:	d502      	bpl.n	802021c <_printf_float+0x6c>
 8020216:	232d      	movs	r3, #45	; 0x2d
 8020218:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 802021c:	499a      	ldr	r1, [pc, #616]	; (8020488 <_printf_float+0x2d8>)
 802021e:	4b9b      	ldr	r3, [pc, #620]	; (802048c <_printf_float+0x2dc>)
 8020220:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8020224:	bf8c      	ite	hi
 8020226:	4688      	movhi	r8, r1
 8020228:	4698      	movls	r8, r3
 802022a:	f022 0204 	bic.w	r2, r2, #4
 802022e:	2303      	movs	r3, #3
 8020230:	6123      	str	r3, [r4, #16]
 8020232:	6022      	str	r2, [r4, #0]
 8020234:	f04f 0a00 	mov.w	sl, #0
 8020238:	9700      	str	r7, [sp, #0]
 802023a:	4633      	mov	r3, r6
 802023c:	aa0b      	add	r2, sp, #44	; 0x2c
 802023e:	4621      	mov	r1, r4
 8020240:	4628      	mov	r0, r5
 8020242:	f000 f9e1 	bl	8020608 <_printf_common>
 8020246:	3001      	adds	r0, #1
 8020248:	f040 8089 	bne.w	802035e <_printf_float+0x1ae>
 802024c:	f04f 30ff 	mov.w	r0, #4294967295
 8020250:	b00d      	add	sp, #52	; 0x34
 8020252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020256:	eeb4 0b40 	vcmp.f64	d0, d0
 802025a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802025e:	d702      	bvc.n	8020266 <_printf_float+0xb6>
 8020260:	498b      	ldr	r1, [pc, #556]	; (8020490 <_printf_float+0x2e0>)
 8020262:	4b8c      	ldr	r3, [pc, #560]	; (8020494 <_printf_float+0x2e4>)
 8020264:	e7dc      	b.n	8020220 <_printf_float+0x70>
 8020266:	6861      	ldr	r1, [r4, #4]
 8020268:	1c4b      	adds	r3, r1, #1
 802026a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 802026e:	ab0a      	add	r3, sp, #40	; 0x28
 8020270:	a809      	add	r0, sp, #36	; 0x24
 8020272:	d13b      	bne.n	80202ec <_printf_float+0x13c>
 8020274:	2106      	movs	r1, #6
 8020276:	6061      	str	r1, [r4, #4]
 8020278:	f04f 0c00 	mov.w	ip, #0
 802027c:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8020280:	e9cd 0900 	strd	r0, r9, [sp]
 8020284:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8020288:	6022      	str	r2, [r4, #0]
 802028a:	6861      	ldr	r1, [r4, #4]
 802028c:	4628      	mov	r0, r5
 802028e:	f7ff ff07 	bl	80200a0 <__cvt>
 8020292:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 8020296:	2b47      	cmp	r3, #71	; 0x47
 8020298:	4680      	mov	r8, r0
 802029a:	d109      	bne.n	80202b0 <_printf_float+0x100>
 802029c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802029e:	1cd8      	adds	r0, r3, #3
 80202a0:	db02      	blt.n	80202a8 <_printf_float+0xf8>
 80202a2:	6862      	ldr	r2, [r4, #4]
 80202a4:	4293      	cmp	r3, r2
 80202a6:	dd47      	ble.n	8020338 <_printf_float+0x188>
 80202a8:	f1a9 0902 	sub.w	r9, r9, #2
 80202ac:	fa5f f989 	uxtb.w	r9, r9
 80202b0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80202b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80202b6:	d824      	bhi.n	8020302 <_printf_float+0x152>
 80202b8:	3901      	subs	r1, #1
 80202ba:	464a      	mov	r2, r9
 80202bc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80202c0:	9109      	str	r1, [sp, #36]	; 0x24
 80202c2:	f7ff ff3f 	bl	8020144 <__exponent>
 80202c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80202c8:	1813      	adds	r3, r2, r0
 80202ca:	2a01      	cmp	r2, #1
 80202cc:	4682      	mov	sl, r0
 80202ce:	6123      	str	r3, [r4, #16]
 80202d0:	dc02      	bgt.n	80202d8 <_printf_float+0x128>
 80202d2:	6822      	ldr	r2, [r4, #0]
 80202d4:	07d1      	lsls	r1, r2, #31
 80202d6:	d501      	bpl.n	80202dc <_printf_float+0x12c>
 80202d8:	3301      	adds	r3, #1
 80202da:	6123      	str	r3, [r4, #16]
 80202dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80202e0:	2b00      	cmp	r3, #0
 80202e2:	d0a9      	beq.n	8020238 <_printf_float+0x88>
 80202e4:	232d      	movs	r3, #45	; 0x2d
 80202e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80202ea:	e7a5      	b.n	8020238 <_printf_float+0x88>
 80202ec:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 80202f0:	f000 8178 	beq.w	80205e4 <_printf_float+0x434>
 80202f4:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80202f8:	d1be      	bne.n	8020278 <_printf_float+0xc8>
 80202fa:	2900      	cmp	r1, #0
 80202fc:	d1bc      	bne.n	8020278 <_printf_float+0xc8>
 80202fe:	2101      	movs	r1, #1
 8020300:	e7b9      	b.n	8020276 <_printf_float+0xc6>
 8020302:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8020306:	d119      	bne.n	802033c <_printf_float+0x18c>
 8020308:	2900      	cmp	r1, #0
 802030a:	6863      	ldr	r3, [r4, #4]
 802030c:	dd0c      	ble.n	8020328 <_printf_float+0x178>
 802030e:	6121      	str	r1, [r4, #16]
 8020310:	b913      	cbnz	r3, 8020318 <_printf_float+0x168>
 8020312:	6822      	ldr	r2, [r4, #0]
 8020314:	07d2      	lsls	r2, r2, #31
 8020316:	d502      	bpl.n	802031e <_printf_float+0x16e>
 8020318:	3301      	adds	r3, #1
 802031a:	440b      	add	r3, r1
 802031c:	6123      	str	r3, [r4, #16]
 802031e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8020320:	65a3      	str	r3, [r4, #88]	; 0x58
 8020322:	f04f 0a00 	mov.w	sl, #0
 8020326:	e7d9      	b.n	80202dc <_printf_float+0x12c>
 8020328:	b913      	cbnz	r3, 8020330 <_printf_float+0x180>
 802032a:	6822      	ldr	r2, [r4, #0]
 802032c:	07d0      	lsls	r0, r2, #31
 802032e:	d501      	bpl.n	8020334 <_printf_float+0x184>
 8020330:	3302      	adds	r3, #2
 8020332:	e7f3      	b.n	802031c <_printf_float+0x16c>
 8020334:	2301      	movs	r3, #1
 8020336:	e7f1      	b.n	802031c <_printf_float+0x16c>
 8020338:	f04f 0967 	mov.w	r9, #103	; 0x67
 802033c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8020340:	4293      	cmp	r3, r2
 8020342:	db05      	blt.n	8020350 <_printf_float+0x1a0>
 8020344:	6822      	ldr	r2, [r4, #0]
 8020346:	6123      	str	r3, [r4, #16]
 8020348:	07d1      	lsls	r1, r2, #31
 802034a:	d5e8      	bpl.n	802031e <_printf_float+0x16e>
 802034c:	3301      	adds	r3, #1
 802034e:	e7e5      	b.n	802031c <_printf_float+0x16c>
 8020350:	2b00      	cmp	r3, #0
 8020352:	bfd4      	ite	le
 8020354:	f1c3 0302 	rsble	r3, r3, #2
 8020358:	2301      	movgt	r3, #1
 802035a:	4413      	add	r3, r2
 802035c:	e7de      	b.n	802031c <_printf_float+0x16c>
 802035e:	6823      	ldr	r3, [r4, #0]
 8020360:	055a      	lsls	r2, r3, #21
 8020362:	d407      	bmi.n	8020374 <_printf_float+0x1c4>
 8020364:	6923      	ldr	r3, [r4, #16]
 8020366:	4642      	mov	r2, r8
 8020368:	4631      	mov	r1, r6
 802036a:	4628      	mov	r0, r5
 802036c:	47b8      	blx	r7
 802036e:	3001      	adds	r0, #1
 8020370:	d12a      	bne.n	80203c8 <_printf_float+0x218>
 8020372:	e76b      	b.n	802024c <_printf_float+0x9c>
 8020374:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8020378:	f240 80de 	bls.w	8020538 <_printf_float+0x388>
 802037c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8020380:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8020384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020388:	d133      	bne.n	80203f2 <_printf_float+0x242>
 802038a:	2301      	movs	r3, #1
 802038c:	4a42      	ldr	r2, [pc, #264]	; (8020498 <_printf_float+0x2e8>)
 802038e:	4631      	mov	r1, r6
 8020390:	4628      	mov	r0, r5
 8020392:	47b8      	blx	r7
 8020394:	3001      	adds	r0, #1
 8020396:	f43f af59 	beq.w	802024c <_printf_float+0x9c>
 802039a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 802039e:	429a      	cmp	r2, r3
 80203a0:	db02      	blt.n	80203a8 <_printf_float+0x1f8>
 80203a2:	6823      	ldr	r3, [r4, #0]
 80203a4:	07d8      	lsls	r0, r3, #31
 80203a6:	d50f      	bpl.n	80203c8 <_printf_float+0x218>
 80203a8:	9b05      	ldr	r3, [sp, #20]
 80203aa:	465a      	mov	r2, fp
 80203ac:	4631      	mov	r1, r6
 80203ae:	4628      	mov	r0, r5
 80203b0:	47b8      	blx	r7
 80203b2:	3001      	adds	r0, #1
 80203b4:	f43f af4a 	beq.w	802024c <_printf_float+0x9c>
 80203b8:	f04f 0800 	mov.w	r8, #0
 80203bc:	f104 091a 	add.w	r9, r4, #26
 80203c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80203c2:	3b01      	subs	r3, #1
 80203c4:	4543      	cmp	r3, r8
 80203c6:	dc09      	bgt.n	80203dc <_printf_float+0x22c>
 80203c8:	6823      	ldr	r3, [r4, #0]
 80203ca:	079b      	lsls	r3, r3, #30
 80203cc:	f100 8105 	bmi.w	80205da <_printf_float+0x42a>
 80203d0:	68e0      	ldr	r0, [r4, #12]
 80203d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80203d4:	4298      	cmp	r0, r3
 80203d6:	bfb8      	it	lt
 80203d8:	4618      	movlt	r0, r3
 80203da:	e739      	b.n	8020250 <_printf_float+0xa0>
 80203dc:	2301      	movs	r3, #1
 80203de:	464a      	mov	r2, r9
 80203e0:	4631      	mov	r1, r6
 80203e2:	4628      	mov	r0, r5
 80203e4:	47b8      	blx	r7
 80203e6:	3001      	adds	r0, #1
 80203e8:	f43f af30 	beq.w	802024c <_printf_float+0x9c>
 80203ec:	f108 0801 	add.w	r8, r8, #1
 80203f0:	e7e6      	b.n	80203c0 <_printf_float+0x210>
 80203f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80203f4:	2b00      	cmp	r3, #0
 80203f6:	dc2b      	bgt.n	8020450 <_printf_float+0x2a0>
 80203f8:	2301      	movs	r3, #1
 80203fa:	4a27      	ldr	r2, [pc, #156]	; (8020498 <_printf_float+0x2e8>)
 80203fc:	4631      	mov	r1, r6
 80203fe:	4628      	mov	r0, r5
 8020400:	47b8      	blx	r7
 8020402:	3001      	adds	r0, #1
 8020404:	f43f af22 	beq.w	802024c <_printf_float+0x9c>
 8020408:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802040a:	b923      	cbnz	r3, 8020416 <_printf_float+0x266>
 802040c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802040e:	b913      	cbnz	r3, 8020416 <_printf_float+0x266>
 8020410:	6823      	ldr	r3, [r4, #0]
 8020412:	07d9      	lsls	r1, r3, #31
 8020414:	d5d8      	bpl.n	80203c8 <_printf_float+0x218>
 8020416:	9b05      	ldr	r3, [sp, #20]
 8020418:	465a      	mov	r2, fp
 802041a:	4631      	mov	r1, r6
 802041c:	4628      	mov	r0, r5
 802041e:	47b8      	blx	r7
 8020420:	3001      	adds	r0, #1
 8020422:	f43f af13 	beq.w	802024c <_printf_float+0x9c>
 8020426:	f04f 0900 	mov.w	r9, #0
 802042a:	f104 0a1a 	add.w	sl, r4, #26
 802042e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8020430:	425b      	negs	r3, r3
 8020432:	454b      	cmp	r3, r9
 8020434:	dc01      	bgt.n	802043a <_printf_float+0x28a>
 8020436:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020438:	e795      	b.n	8020366 <_printf_float+0x1b6>
 802043a:	2301      	movs	r3, #1
 802043c:	4652      	mov	r2, sl
 802043e:	4631      	mov	r1, r6
 8020440:	4628      	mov	r0, r5
 8020442:	47b8      	blx	r7
 8020444:	3001      	adds	r0, #1
 8020446:	f43f af01 	beq.w	802024c <_printf_float+0x9c>
 802044a:	f109 0901 	add.w	r9, r9, #1
 802044e:	e7ee      	b.n	802042e <_printf_float+0x27e>
 8020450:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8020452:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8020454:	429a      	cmp	r2, r3
 8020456:	bfa8      	it	ge
 8020458:	461a      	movge	r2, r3
 802045a:	2a00      	cmp	r2, #0
 802045c:	4691      	mov	r9, r2
 802045e:	dd07      	ble.n	8020470 <_printf_float+0x2c0>
 8020460:	4613      	mov	r3, r2
 8020462:	4631      	mov	r1, r6
 8020464:	4642      	mov	r2, r8
 8020466:	4628      	mov	r0, r5
 8020468:	47b8      	blx	r7
 802046a:	3001      	adds	r0, #1
 802046c:	f43f aeee 	beq.w	802024c <_printf_float+0x9c>
 8020470:	f104 031a 	add.w	r3, r4, #26
 8020474:	f04f 0a00 	mov.w	sl, #0
 8020478:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 802047c:	9307      	str	r3, [sp, #28]
 802047e:	e017      	b.n	80204b0 <_printf_float+0x300>
 8020480:	ffffffff 	.word	0xffffffff
 8020484:	7fefffff 	.word	0x7fefffff
 8020488:	0803f840 	.word	0x0803f840
 802048c:	0803f83c 	.word	0x0803f83c
 8020490:	0803f848 	.word	0x0803f848
 8020494:	0803f844 	.word	0x0803f844
 8020498:	0803fe1b 	.word	0x0803fe1b
 802049c:	2301      	movs	r3, #1
 802049e:	9a07      	ldr	r2, [sp, #28]
 80204a0:	4631      	mov	r1, r6
 80204a2:	4628      	mov	r0, r5
 80204a4:	47b8      	blx	r7
 80204a6:	3001      	adds	r0, #1
 80204a8:	f43f aed0 	beq.w	802024c <_printf_float+0x9c>
 80204ac:	f10a 0a01 	add.w	sl, sl, #1
 80204b0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80204b2:	9306      	str	r3, [sp, #24]
 80204b4:	eba3 0309 	sub.w	r3, r3, r9
 80204b8:	4553      	cmp	r3, sl
 80204ba:	dcef      	bgt.n	802049c <_printf_float+0x2ec>
 80204bc:	9b06      	ldr	r3, [sp, #24]
 80204be:	4498      	add	r8, r3
 80204c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80204c4:	429a      	cmp	r2, r3
 80204c6:	db15      	blt.n	80204f4 <_printf_float+0x344>
 80204c8:	6823      	ldr	r3, [r4, #0]
 80204ca:	07da      	lsls	r2, r3, #31
 80204cc:	d412      	bmi.n	80204f4 <_printf_float+0x344>
 80204ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80204d0:	9a06      	ldr	r2, [sp, #24]
 80204d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80204d4:	1a9a      	subs	r2, r3, r2
 80204d6:	eba3 0a01 	sub.w	sl, r3, r1
 80204da:	4592      	cmp	sl, r2
 80204dc:	bfa8      	it	ge
 80204de:	4692      	movge	sl, r2
 80204e0:	f1ba 0f00 	cmp.w	sl, #0
 80204e4:	dc0e      	bgt.n	8020504 <_printf_float+0x354>
 80204e6:	f04f 0800 	mov.w	r8, #0
 80204ea:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80204ee:	f104 091a 	add.w	r9, r4, #26
 80204f2:	e019      	b.n	8020528 <_printf_float+0x378>
 80204f4:	9b05      	ldr	r3, [sp, #20]
 80204f6:	465a      	mov	r2, fp
 80204f8:	4631      	mov	r1, r6
 80204fa:	4628      	mov	r0, r5
 80204fc:	47b8      	blx	r7
 80204fe:	3001      	adds	r0, #1
 8020500:	d1e5      	bne.n	80204ce <_printf_float+0x31e>
 8020502:	e6a3      	b.n	802024c <_printf_float+0x9c>
 8020504:	4653      	mov	r3, sl
 8020506:	4642      	mov	r2, r8
 8020508:	4631      	mov	r1, r6
 802050a:	4628      	mov	r0, r5
 802050c:	47b8      	blx	r7
 802050e:	3001      	adds	r0, #1
 8020510:	d1e9      	bne.n	80204e6 <_printf_float+0x336>
 8020512:	e69b      	b.n	802024c <_printf_float+0x9c>
 8020514:	2301      	movs	r3, #1
 8020516:	464a      	mov	r2, r9
 8020518:	4631      	mov	r1, r6
 802051a:	4628      	mov	r0, r5
 802051c:	47b8      	blx	r7
 802051e:	3001      	adds	r0, #1
 8020520:	f43f ae94 	beq.w	802024c <_printf_float+0x9c>
 8020524:	f108 0801 	add.w	r8, r8, #1
 8020528:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 802052c:	1a9b      	subs	r3, r3, r2
 802052e:	eba3 030a 	sub.w	r3, r3, sl
 8020532:	4543      	cmp	r3, r8
 8020534:	dcee      	bgt.n	8020514 <_printf_float+0x364>
 8020536:	e747      	b.n	80203c8 <_printf_float+0x218>
 8020538:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 802053a:	2a01      	cmp	r2, #1
 802053c:	dc01      	bgt.n	8020542 <_printf_float+0x392>
 802053e:	07db      	lsls	r3, r3, #31
 8020540:	d539      	bpl.n	80205b6 <_printf_float+0x406>
 8020542:	2301      	movs	r3, #1
 8020544:	4642      	mov	r2, r8
 8020546:	4631      	mov	r1, r6
 8020548:	4628      	mov	r0, r5
 802054a:	47b8      	blx	r7
 802054c:	3001      	adds	r0, #1
 802054e:	f43f ae7d 	beq.w	802024c <_printf_float+0x9c>
 8020552:	9b05      	ldr	r3, [sp, #20]
 8020554:	465a      	mov	r2, fp
 8020556:	4631      	mov	r1, r6
 8020558:	4628      	mov	r0, r5
 802055a:	47b8      	blx	r7
 802055c:	3001      	adds	r0, #1
 802055e:	f108 0801 	add.w	r8, r8, #1
 8020562:	f43f ae73 	beq.w	802024c <_printf_float+0x9c>
 8020566:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 802056a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802056c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8020570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020574:	f103 33ff 	add.w	r3, r3, #4294967295
 8020578:	d018      	beq.n	80205ac <_printf_float+0x3fc>
 802057a:	4642      	mov	r2, r8
 802057c:	4631      	mov	r1, r6
 802057e:	4628      	mov	r0, r5
 8020580:	47b8      	blx	r7
 8020582:	3001      	adds	r0, #1
 8020584:	d10e      	bne.n	80205a4 <_printf_float+0x3f4>
 8020586:	e661      	b.n	802024c <_printf_float+0x9c>
 8020588:	2301      	movs	r3, #1
 802058a:	464a      	mov	r2, r9
 802058c:	4631      	mov	r1, r6
 802058e:	4628      	mov	r0, r5
 8020590:	47b8      	blx	r7
 8020592:	3001      	adds	r0, #1
 8020594:	f43f ae5a 	beq.w	802024c <_printf_float+0x9c>
 8020598:	f108 0801 	add.w	r8, r8, #1
 802059c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802059e:	3b01      	subs	r3, #1
 80205a0:	4543      	cmp	r3, r8
 80205a2:	dcf1      	bgt.n	8020588 <_printf_float+0x3d8>
 80205a4:	4653      	mov	r3, sl
 80205a6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80205aa:	e6dd      	b.n	8020368 <_printf_float+0x1b8>
 80205ac:	f04f 0800 	mov.w	r8, #0
 80205b0:	f104 091a 	add.w	r9, r4, #26
 80205b4:	e7f2      	b.n	802059c <_printf_float+0x3ec>
 80205b6:	2301      	movs	r3, #1
 80205b8:	e7df      	b.n	802057a <_printf_float+0x3ca>
 80205ba:	2301      	movs	r3, #1
 80205bc:	464a      	mov	r2, r9
 80205be:	4631      	mov	r1, r6
 80205c0:	4628      	mov	r0, r5
 80205c2:	47b8      	blx	r7
 80205c4:	3001      	adds	r0, #1
 80205c6:	f43f ae41 	beq.w	802024c <_printf_float+0x9c>
 80205ca:	f108 0801 	add.w	r8, r8, #1
 80205ce:	68e3      	ldr	r3, [r4, #12]
 80205d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80205d2:	1a9b      	subs	r3, r3, r2
 80205d4:	4543      	cmp	r3, r8
 80205d6:	dcf0      	bgt.n	80205ba <_printf_float+0x40a>
 80205d8:	e6fa      	b.n	80203d0 <_printf_float+0x220>
 80205da:	f04f 0800 	mov.w	r8, #0
 80205de:	f104 0919 	add.w	r9, r4, #25
 80205e2:	e7f4      	b.n	80205ce <_printf_float+0x41e>
 80205e4:	2900      	cmp	r1, #0
 80205e6:	f43f ae8a 	beq.w	80202fe <_printf_float+0x14e>
 80205ea:	f04f 0c00 	mov.w	ip, #0
 80205ee:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 80205f2:	e9cd 0900 	strd	r0, r9, [sp]
 80205f6:	6022      	str	r2, [r4, #0]
 80205f8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80205fc:	4628      	mov	r0, r5
 80205fe:	f7ff fd4f 	bl	80200a0 <__cvt>
 8020602:	4680      	mov	r8, r0
 8020604:	e64a      	b.n	802029c <_printf_float+0xec>
 8020606:	bf00      	nop

08020608 <_printf_common>:
 8020608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802060c:	4691      	mov	r9, r2
 802060e:	461f      	mov	r7, r3
 8020610:	688a      	ldr	r2, [r1, #8]
 8020612:	690b      	ldr	r3, [r1, #16]
 8020614:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8020618:	4293      	cmp	r3, r2
 802061a:	bfb8      	it	lt
 802061c:	4613      	movlt	r3, r2
 802061e:	f8c9 3000 	str.w	r3, [r9]
 8020622:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8020626:	4606      	mov	r6, r0
 8020628:	460c      	mov	r4, r1
 802062a:	b112      	cbz	r2, 8020632 <_printf_common+0x2a>
 802062c:	3301      	adds	r3, #1
 802062e:	f8c9 3000 	str.w	r3, [r9]
 8020632:	6823      	ldr	r3, [r4, #0]
 8020634:	0699      	lsls	r1, r3, #26
 8020636:	bf42      	ittt	mi
 8020638:	f8d9 3000 	ldrmi.w	r3, [r9]
 802063c:	3302      	addmi	r3, #2
 802063e:	f8c9 3000 	strmi.w	r3, [r9]
 8020642:	6825      	ldr	r5, [r4, #0]
 8020644:	f015 0506 	ands.w	r5, r5, #6
 8020648:	d107      	bne.n	802065a <_printf_common+0x52>
 802064a:	f104 0a19 	add.w	sl, r4, #25
 802064e:	68e3      	ldr	r3, [r4, #12]
 8020650:	f8d9 2000 	ldr.w	r2, [r9]
 8020654:	1a9b      	subs	r3, r3, r2
 8020656:	42ab      	cmp	r3, r5
 8020658:	dc28      	bgt.n	80206ac <_printf_common+0xa4>
 802065a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 802065e:	6822      	ldr	r2, [r4, #0]
 8020660:	3300      	adds	r3, #0
 8020662:	bf18      	it	ne
 8020664:	2301      	movne	r3, #1
 8020666:	0692      	lsls	r2, r2, #26
 8020668:	d42d      	bmi.n	80206c6 <_printf_common+0xbe>
 802066a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 802066e:	4639      	mov	r1, r7
 8020670:	4630      	mov	r0, r6
 8020672:	47c0      	blx	r8
 8020674:	3001      	adds	r0, #1
 8020676:	d020      	beq.n	80206ba <_printf_common+0xb2>
 8020678:	6823      	ldr	r3, [r4, #0]
 802067a:	68e5      	ldr	r5, [r4, #12]
 802067c:	f8d9 2000 	ldr.w	r2, [r9]
 8020680:	f003 0306 	and.w	r3, r3, #6
 8020684:	2b04      	cmp	r3, #4
 8020686:	bf08      	it	eq
 8020688:	1aad      	subeq	r5, r5, r2
 802068a:	68a3      	ldr	r3, [r4, #8]
 802068c:	6922      	ldr	r2, [r4, #16]
 802068e:	bf0c      	ite	eq
 8020690:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8020694:	2500      	movne	r5, #0
 8020696:	4293      	cmp	r3, r2
 8020698:	bfc4      	itt	gt
 802069a:	1a9b      	subgt	r3, r3, r2
 802069c:	18ed      	addgt	r5, r5, r3
 802069e:	f04f 0900 	mov.w	r9, #0
 80206a2:	341a      	adds	r4, #26
 80206a4:	454d      	cmp	r5, r9
 80206a6:	d11a      	bne.n	80206de <_printf_common+0xd6>
 80206a8:	2000      	movs	r0, #0
 80206aa:	e008      	b.n	80206be <_printf_common+0xb6>
 80206ac:	2301      	movs	r3, #1
 80206ae:	4652      	mov	r2, sl
 80206b0:	4639      	mov	r1, r7
 80206b2:	4630      	mov	r0, r6
 80206b4:	47c0      	blx	r8
 80206b6:	3001      	adds	r0, #1
 80206b8:	d103      	bne.n	80206c2 <_printf_common+0xba>
 80206ba:	f04f 30ff 	mov.w	r0, #4294967295
 80206be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80206c2:	3501      	adds	r5, #1
 80206c4:	e7c3      	b.n	802064e <_printf_common+0x46>
 80206c6:	18e1      	adds	r1, r4, r3
 80206c8:	1c5a      	adds	r2, r3, #1
 80206ca:	2030      	movs	r0, #48	; 0x30
 80206cc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80206d0:	4422      	add	r2, r4
 80206d2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80206d6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80206da:	3302      	adds	r3, #2
 80206dc:	e7c5      	b.n	802066a <_printf_common+0x62>
 80206de:	2301      	movs	r3, #1
 80206e0:	4622      	mov	r2, r4
 80206e2:	4639      	mov	r1, r7
 80206e4:	4630      	mov	r0, r6
 80206e6:	47c0      	blx	r8
 80206e8:	3001      	adds	r0, #1
 80206ea:	d0e6      	beq.n	80206ba <_printf_common+0xb2>
 80206ec:	f109 0901 	add.w	r9, r9, #1
 80206f0:	e7d8      	b.n	80206a4 <_printf_common+0x9c>
	...

080206f4 <_printf_i>:
 80206f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80206f8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80206fc:	460c      	mov	r4, r1
 80206fe:	7e09      	ldrb	r1, [r1, #24]
 8020700:	b085      	sub	sp, #20
 8020702:	296e      	cmp	r1, #110	; 0x6e
 8020704:	4617      	mov	r7, r2
 8020706:	4606      	mov	r6, r0
 8020708:	4698      	mov	r8, r3
 802070a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 802070c:	f000 80b3 	beq.w	8020876 <_printf_i+0x182>
 8020710:	d822      	bhi.n	8020758 <_printf_i+0x64>
 8020712:	2963      	cmp	r1, #99	; 0x63
 8020714:	d036      	beq.n	8020784 <_printf_i+0x90>
 8020716:	d80a      	bhi.n	802072e <_printf_i+0x3a>
 8020718:	2900      	cmp	r1, #0
 802071a:	f000 80b9 	beq.w	8020890 <_printf_i+0x19c>
 802071e:	2958      	cmp	r1, #88	; 0x58
 8020720:	f000 8083 	beq.w	802082a <_printf_i+0x136>
 8020724:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8020728:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 802072c:	e032      	b.n	8020794 <_printf_i+0xa0>
 802072e:	2964      	cmp	r1, #100	; 0x64
 8020730:	d001      	beq.n	8020736 <_printf_i+0x42>
 8020732:	2969      	cmp	r1, #105	; 0x69
 8020734:	d1f6      	bne.n	8020724 <_printf_i+0x30>
 8020736:	6820      	ldr	r0, [r4, #0]
 8020738:	6813      	ldr	r3, [r2, #0]
 802073a:	0605      	lsls	r5, r0, #24
 802073c:	f103 0104 	add.w	r1, r3, #4
 8020740:	d52a      	bpl.n	8020798 <_printf_i+0xa4>
 8020742:	681b      	ldr	r3, [r3, #0]
 8020744:	6011      	str	r1, [r2, #0]
 8020746:	2b00      	cmp	r3, #0
 8020748:	da03      	bge.n	8020752 <_printf_i+0x5e>
 802074a:	222d      	movs	r2, #45	; 0x2d
 802074c:	425b      	negs	r3, r3
 802074e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8020752:	486f      	ldr	r0, [pc, #444]	; (8020910 <_printf_i+0x21c>)
 8020754:	220a      	movs	r2, #10
 8020756:	e039      	b.n	80207cc <_printf_i+0xd8>
 8020758:	2973      	cmp	r1, #115	; 0x73
 802075a:	f000 809d 	beq.w	8020898 <_printf_i+0x1a4>
 802075e:	d808      	bhi.n	8020772 <_printf_i+0x7e>
 8020760:	296f      	cmp	r1, #111	; 0x6f
 8020762:	d020      	beq.n	80207a6 <_printf_i+0xb2>
 8020764:	2970      	cmp	r1, #112	; 0x70
 8020766:	d1dd      	bne.n	8020724 <_printf_i+0x30>
 8020768:	6823      	ldr	r3, [r4, #0]
 802076a:	f043 0320 	orr.w	r3, r3, #32
 802076e:	6023      	str	r3, [r4, #0]
 8020770:	e003      	b.n	802077a <_printf_i+0x86>
 8020772:	2975      	cmp	r1, #117	; 0x75
 8020774:	d017      	beq.n	80207a6 <_printf_i+0xb2>
 8020776:	2978      	cmp	r1, #120	; 0x78
 8020778:	d1d4      	bne.n	8020724 <_printf_i+0x30>
 802077a:	2378      	movs	r3, #120	; 0x78
 802077c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8020780:	4864      	ldr	r0, [pc, #400]	; (8020914 <_printf_i+0x220>)
 8020782:	e055      	b.n	8020830 <_printf_i+0x13c>
 8020784:	6813      	ldr	r3, [r2, #0]
 8020786:	1d19      	adds	r1, r3, #4
 8020788:	681b      	ldr	r3, [r3, #0]
 802078a:	6011      	str	r1, [r2, #0]
 802078c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8020790:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8020794:	2301      	movs	r3, #1
 8020796:	e08c      	b.n	80208b2 <_printf_i+0x1be>
 8020798:	681b      	ldr	r3, [r3, #0]
 802079a:	6011      	str	r1, [r2, #0]
 802079c:	f010 0f40 	tst.w	r0, #64	; 0x40
 80207a0:	bf18      	it	ne
 80207a2:	b21b      	sxthne	r3, r3
 80207a4:	e7cf      	b.n	8020746 <_printf_i+0x52>
 80207a6:	6813      	ldr	r3, [r2, #0]
 80207a8:	6825      	ldr	r5, [r4, #0]
 80207aa:	1d18      	adds	r0, r3, #4
 80207ac:	6010      	str	r0, [r2, #0]
 80207ae:	0628      	lsls	r0, r5, #24
 80207b0:	d501      	bpl.n	80207b6 <_printf_i+0xc2>
 80207b2:	681b      	ldr	r3, [r3, #0]
 80207b4:	e002      	b.n	80207bc <_printf_i+0xc8>
 80207b6:	0668      	lsls	r0, r5, #25
 80207b8:	d5fb      	bpl.n	80207b2 <_printf_i+0xbe>
 80207ba:	881b      	ldrh	r3, [r3, #0]
 80207bc:	4854      	ldr	r0, [pc, #336]	; (8020910 <_printf_i+0x21c>)
 80207be:	296f      	cmp	r1, #111	; 0x6f
 80207c0:	bf14      	ite	ne
 80207c2:	220a      	movne	r2, #10
 80207c4:	2208      	moveq	r2, #8
 80207c6:	2100      	movs	r1, #0
 80207c8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80207cc:	6865      	ldr	r5, [r4, #4]
 80207ce:	60a5      	str	r5, [r4, #8]
 80207d0:	2d00      	cmp	r5, #0
 80207d2:	f2c0 8095 	blt.w	8020900 <_printf_i+0x20c>
 80207d6:	6821      	ldr	r1, [r4, #0]
 80207d8:	f021 0104 	bic.w	r1, r1, #4
 80207dc:	6021      	str	r1, [r4, #0]
 80207de:	2b00      	cmp	r3, #0
 80207e0:	d13d      	bne.n	802085e <_printf_i+0x16a>
 80207e2:	2d00      	cmp	r5, #0
 80207e4:	f040 808e 	bne.w	8020904 <_printf_i+0x210>
 80207e8:	4665      	mov	r5, ip
 80207ea:	2a08      	cmp	r2, #8
 80207ec:	d10b      	bne.n	8020806 <_printf_i+0x112>
 80207ee:	6823      	ldr	r3, [r4, #0]
 80207f0:	07db      	lsls	r3, r3, #31
 80207f2:	d508      	bpl.n	8020806 <_printf_i+0x112>
 80207f4:	6923      	ldr	r3, [r4, #16]
 80207f6:	6862      	ldr	r2, [r4, #4]
 80207f8:	429a      	cmp	r2, r3
 80207fa:	bfde      	ittt	le
 80207fc:	2330      	movle	r3, #48	; 0x30
 80207fe:	f805 3c01 	strble.w	r3, [r5, #-1]
 8020802:	f105 35ff 	addle.w	r5, r5, #4294967295
 8020806:	ebac 0305 	sub.w	r3, ip, r5
 802080a:	6123      	str	r3, [r4, #16]
 802080c:	f8cd 8000 	str.w	r8, [sp]
 8020810:	463b      	mov	r3, r7
 8020812:	aa03      	add	r2, sp, #12
 8020814:	4621      	mov	r1, r4
 8020816:	4630      	mov	r0, r6
 8020818:	f7ff fef6 	bl	8020608 <_printf_common>
 802081c:	3001      	adds	r0, #1
 802081e:	d14d      	bne.n	80208bc <_printf_i+0x1c8>
 8020820:	f04f 30ff 	mov.w	r0, #4294967295
 8020824:	b005      	add	sp, #20
 8020826:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802082a:	4839      	ldr	r0, [pc, #228]	; (8020910 <_printf_i+0x21c>)
 802082c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8020830:	6813      	ldr	r3, [r2, #0]
 8020832:	6821      	ldr	r1, [r4, #0]
 8020834:	1d1d      	adds	r5, r3, #4
 8020836:	681b      	ldr	r3, [r3, #0]
 8020838:	6015      	str	r5, [r2, #0]
 802083a:	060a      	lsls	r2, r1, #24
 802083c:	d50b      	bpl.n	8020856 <_printf_i+0x162>
 802083e:	07ca      	lsls	r2, r1, #31
 8020840:	bf44      	itt	mi
 8020842:	f041 0120 	orrmi.w	r1, r1, #32
 8020846:	6021      	strmi	r1, [r4, #0]
 8020848:	b91b      	cbnz	r3, 8020852 <_printf_i+0x15e>
 802084a:	6822      	ldr	r2, [r4, #0]
 802084c:	f022 0220 	bic.w	r2, r2, #32
 8020850:	6022      	str	r2, [r4, #0]
 8020852:	2210      	movs	r2, #16
 8020854:	e7b7      	b.n	80207c6 <_printf_i+0xd2>
 8020856:	064d      	lsls	r5, r1, #25
 8020858:	bf48      	it	mi
 802085a:	b29b      	uxthmi	r3, r3
 802085c:	e7ef      	b.n	802083e <_printf_i+0x14a>
 802085e:	4665      	mov	r5, ip
 8020860:	fbb3 f1f2 	udiv	r1, r3, r2
 8020864:	fb02 3311 	mls	r3, r2, r1, r3
 8020868:	5cc3      	ldrb	r3, [r0, r3]
 802086a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 802086e:	460b      	mov	r3, r1
 8020870:	2900      	cmp	r1, #0
 8020872:	d1f5      	bne.n	8020860 <_printf_i+0x16c>
 8020874:	e7b9      	b.n	80207ea <_printf_i+0xf6>
 8020876:	6813      	ldr	r3, [r2, #0]
 8020878:	6825      	ldr	r5, [r4, #0]
 802087a:	6961      	ldr	r1, [r4, #20]
 802087c:	1d18      	adds	r0, r3, #4
 802087e:	6010      	str	r0, [r2, #0]
 8020880:	0628      	lsls	r0, r5, #24
 8020882:	681b      	ldr	r3, [r3, #0]
 8020884:	d501      	bpl.n	802088a <_printf_i+0x196>
 8020886:	6019      	str	r1, [r3, #0]
 8020888:	e002      	b.n	8020890 <_printf_i+0x19c>
 802088a:	066a      	lsls	r2, r5, #25
 802088c:	d5fb      	bpl.n	8020886 <_printf_i+0x192>
 802088e:	8019      	strh	r1, [r3, #0]
 8020890:	2300      	movs	r3, #0
 8020892:	6123      	str	r3, [r4, #16]
 8020894:	4665      	mov	r5, ip
 8020896:	e7b9      	b.n	802080c <_printf_i+0x118>
 8020898:	6813      	ldr	r3, [r2, #0]
 802089a:	1d19      	adds	r1, r3, #4
 802089c:	6011      	str	r1, [r2, #0]
 802089e:	681d      	ldr	r5, [r3, #0]
 80208a0:	6862      	ldr	r2, [r4, #4]
 80208a2:	2100      	movs	r1, #0
 80208a4:	4628      	mov	r0, r5
 80208a6:	f7df fce3 	bl	8000270 <memchr>
 80208aa:	b108      	cbz	r0, 80208b0 <_printf_i+0x1bc>
 80208ac:	1b40      	subs	r0, r0, r5
 80208ae:	6060      	str	r0, [r4, #4]
 80208b0:	6863      	ldr	r3, [r4, #4]
 80208b2:	6123      	str	r3, [r4, #16]
 80208b4:	2300      	movs	r3, #0
 80208b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80208ba:	e7a7      	b.n	802080c <_printf_i+0x118>
 80208bc:	6923      	ldr	r3, [r4, #16]
 80208be:	462a      	mov	r2, r5
 80208c0:	4639      	mov	r1, r7
 80208c2:	4630      	mov	r0, r6
 80208c4:	47c0      	blx	r8
 80208c6:	3001      	adds	r0, #1
 80208c8:	d0aa      	beq.n	8020820 <_printf_i+0x12c>
 80208ca:	6823      	ldr	r3, [r4, #0]
 80208cc:	079b      	lsls	r3, r3, #30
 80208ce:	d413      	bmi.n	80208f8 <_printf_i+0x204>
 80208d0:	68e0      	ldr	r0, [r4, #12]
 80208d2:	9b03      	ldr	r3, [sp, #12]
 80208d4:	4298      	cmp	r0, r3
 80208d6:	bfb8      	it	lt
 80208d8:	4618      	movlt	r0, r3
 80208da:	e7a3      	b.n	8020824 <_printf_i+0x130>
 80208dc:	2301      	movs	r3, #1
 80208de:	464a      	mov	r2, r9
 80208e0:	4639      	mov	r1, r7
 80208e2:	4630      	mov	r0, r6
 80208e4:	47c0      	blx	r8
 80208e6:	3001      	adds	r0, #1
 80208e8:	d09a      	beq.n	8020820 <_printf_i+0x12c>
 80208ea:	3501      	adds	r5, #1
 80208ec:	68e3      	ldr	r3, [r4, #12]
 80208ee:	9a03      	ldr	r2, [sp, #12]
 80208f0:	1a9b      	subs	r3, r3, r2
 80208f2:	42ab      	cmp	r3, r5
 80208f4:	dcf2      	bgt.n	80208dc <_printf_i+0x1e8>
 80208f6:	e7eb      	b.n	80208d0 <_printf_i+0x1dc>
 80208f8:	2500      	movs	r5, #0
 80208fa:	f104 0919 	add.w	r9, r4, #25
 80208fe:	e7f5      	b.n	80208ec <_printf_i+0x1f8>
 8020900:	2b00      	cmp	r3, #0
 8020902:	d1ac      	bne.n	802085e <_printf_i+0x16a>
 8020904:	7803      	ldrb	r3, [r0, #0]
 8020906:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 802090a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 802090e:	e76c      	b.n	80207ea <_printf_i+0xf6>
 8020910:	0803f84c 	.word	0x0803f84c
 8020914:	0803f85d 	.word	0x0803f85d

08020918 <iprintf>:
 8020918:	b40f      	push	{r0, r1, r2, r3}
 802091a:	4b0a      	ldr	r3, [pc, #40]	; (8020944 <iprintf+0x2c>)
 802091c:	b513      	push	{r0, r1, r4, lr}
 802091e:	681c      	ldr	r4, [r3, #0]
 8020920:	b124      	cbz	r4, 802092c <iprintf+0x14>
 8020922:	69a3      	ldr	r3, [r4, #24]
 8020924:	b913      	cbnz	r3, 802092c <iprintf+0x14>
 8020926:	4620      	mov	r0, r4
 8020928:	f002 fb1a 	bl	8022f60 <__sinit>
 802092c:	ab05      	add	r3, sp, #20
 802092e:	9a04      	ldr	r2, [sp, #16]
 8020930:	68a1      	ldr	r1, [r4, #8]
 8020932:	9301      	str	r3, [sp, #4]
 8020934:	4620      	mov	r0, r4
 8020936:	f003 fb53 	bl	8023fe0 <_vfiprintf_r>
 802093a:	b002      	add	sp, #8
 802093c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020940:	b004      	add	sp, #16
 8020942:	4770      	bx	lr
 8020944:	20000450 	.word	0x20000450

08020948 <putchar>:
 8020948:	b538      	push	{r3, r4, r5, lr}
 802094a:	4b08      	ldr	r3, [pc, #32]	; (802096c <putchar+0x24>)
 802094c:	681c      	ldr	r4, [r3, #0]
 802094e:	4605      	mov	r5, r0
 8020950:	b124      	cbz	r4, 802095c <putchar+0x14>
 8020952:	69a3      	ldr	r3, [r4, #24]
 8020954:	b913      	cbnz	r3, 802095c <putchar+0x14>
 8020956:	4620      	mov	r0, r4
 8020958:	f002 fb02 	bl	8022f60 <__sinit>
 802095c:	68a2      	ldr	r2, [r4, #8]
 802095e:	4629      	mov	r1, r5
 8020960:	4620      	mov	r0, r4
 8020962:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020966:	f003 bda9 	b.w	80244bc <_putc_r>
 802096a:	bf00      	nop
 802096c:	20000450 	.word	0x20000450

08020970 <_puts_r>:
 8020970:	b570      	push	{r4, r5, r6, lr}
 8020972:	460e      	mov	r6, r1
 8020974:	4605      	mov	r5, r0
 8020976:	b118      	cbz	r0, 8020980 <_puts_r+0x10>
 8020978:	6983      	ldr	r3, [r0, #24]
 802097a:	b90b      	cbnz	r3, 8020980 <_puts_r+0x10>
 802097c:	f002 faf0 	bl	8022f60 <__sinit>
 8020980:	69ab      	ldr	r3, [r5, #24]
 8020982:	68ac      	ldr	r4, [r5, #8]
 8020984:	b913      	cbnz	r3, 802098c <_puts_r+0x1c>
 8020986:	4628      	mov	r0, r5
 8020988:	f002 faea 	bl	8022f60 <__sinit>
 802098c:	4b23      	ldr	r3, [pc, #140]	; (8020a1c <_puts_r+0xac>)
 802098e:	429c      	cmp	r4, r3
 8020990:	d117      	bne.n	80209c2 <_puts_r+0x52>
 8020992:	686c      	ldr	r4, [r5, #4]
 8020994:	89a3      	ldrh	r3, [r4, #12]
 8020996:	071b      	lsls	r3, r3, #28
 8020998:	d51d      	bpl.n	80209d6 <_puts_r+0x66>
 802099a:	6923      	ldr	r3, [r4, #16]
 802099c:	b1db      	cbz	r3, 80209d6 <_puts_r+0x66>
 802099e:	3e01      	subs	r6, #1
 80209a0:	68a3      	ldr	r3, [r4, #8]
 80209a2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80209a6:	3b01      	subs	r3, #1
 80209a8:	60a3      	str	r3, [r4, #8]
 80209aa:	b9e9      	cbnz	r1, 80209e8 <_puts_r+0x78>
 80209ac:	2b00      	cmp	r3, #0
 80209ae:	da2e      	bge.n	8020a0e <_puts_r+0x9e>
 80209b0:	4622      	mov	r2, r4
 80209b2:	210a      	movs	r1, #10
 80209b4:	4628      	mov	r0, r5
 80209b6:	f001 fac5 	bl	8021f44 <__swbuf_r>
 80209ba:	3001      	adds	r0, #1
 80209bc:	d011      	beq.n	80209e2 <_puts_r+0x72>
 80209be:	200a      	movs	r0, #10
 80209c0:	e011      	b.n	80209e6 <_puts_r+0x76>
 80209c2:	4b17      	ldr	r3, [pc, #92]	; (8020a20 <_puts_r+0xb0>)
 80209c4:	429c      	cmp	r4, r3
 80209c6:	d101      	bne.n	80209cc <_puts_r+0x5c>
 80209c8:	68ac      	ldr	r4, [r5, #8]
 80209ca:	e7e3      	b.n	8020994 <_puts_r+0x24>
 80209cc:	4b15      	ldr	r3, [pc, #84]	; (8020a24 <_puts_r+0xb4>)
 80209ce:	429c      	cmp	r4, r3
 80209d0:	bf08      	it	eq
 80209d2:	68ec      	ldreq	r4, [r5, #12]
 80209d4:	e7de      	b.n	8020994 <_puts_r+0x24>
 80209d6:	4621      	mov	r1, r4
 80209d8:	4628      	mov	r0, r5
 80209da:	f001 fb25 	bl	8022028 <__swsetup_r>
 80209de:	2800      	cmp	r0, #0
 80209e0:	d0dd      	beq.n	802099e <_puts_r+0x2e>
 80209e2:	f04f 30ff 	mov.w	r0, #4294967295
 80209e6:	bd70      	pop	{r4, r5, r6, pc}
 80209e8:	2b00      	cmp	r3, #0
 80209ea:	da04      	bge.n	80209f6 <_puts_r+0x86>
 80209ec:	69a2      	ldr	r2, [r4, #24]
 80209ee:	429a      	cmp	r2, r3
 80209f0:	dc06      	bgt.n	8020a00 <_puts_r+0x90>
 80209f2:	290a      	cmp	r1, #10
 80209f4:	d004      	beq.n	8020a00 <_puts_r+0x90>
 80209f6:	6823      	ldr	r3, [r4, #0]
 80209f8:	1c5a      	adds	r2, r3, #1
 80209fa:	6022      	str	r2, [r4, #0]
 80209fc:	7019      	strb	r1, [r3, #0]
 80209fe:	e7cf      	b.n	80209a0 <_puts_r+0x30>
 8020a00:	4622      	mov	r2, r4
 8020a02:	4628      	mov	r0, r5
 8020a04:	f001 fa9e 	bl	8021f44 <__swbuf_r>
 8020a08:	3001      	adds	r0, #1
 8020a0a:	d1c9      	bne.n	80209a0 <_puts_r+0x30>
 8020a0c:	e7e9      	b.n	80209e2 <_puts_r+0x72>
 8020a0e:	6823      	ldr	r3, [r4, #0]
 8020a10:	200a      	movs	r0, #10
 8020a12:	1c5a      	adds	r2, r3, #1
 8020a14:	6022      	str	r2, [r4, #0]
 8020a16:	7018      	strb	r0, [r3, #0]
 8020a18:	e7e5      	b.n	80209e6 <_puts_r+0x76>
 8020a1a:	bf00      	nop
 8020a1c:	0803fcb4 	.word	0x0803fcb4
 8020a20:	0803fcd4 	.word	0x0803fcd4
 8020a24:	0803fc94 	.word	0x0803fc94

08020a28 <puts>:
 8020a28:	4b02      	ldr	r3, [pc, #8]	; (8020a34 <puts+0xc>)
 8020a2a:	4601      	mov	r1, r0
 8020a2c:	6818      	ldr	r0, [r3, #0]
 8020a2e:	f7ff bf9f 	b.w	8020970 <_puts_r>
 8020a32:	bf00      	nop
 8020a34:	20000450 	.word	0x20000450

08020a38 <rand>:
 8020a38:	b538      	push	{r3, r4, r5, lr}
 8020a3a:	4b13      	ldr	r3, [pc, #76]	; (8020a88 <rand+0x50>)
 8020a3c:	681c      	ldr	r4, [r3, #0]
 8020a3e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8020a40:	b97b      	cbnz	r3, 8020a62 <rand+0x2a>
 8020a42:	2018      	movs	r0, #24
 8020a44:	f7fe ff92 	bl	801f96c <malloc>
 8020a48:	4a10      	ldr	r2, [pc, #64]	; (8020a8c <rand+0x54>)
 8020a4a:	4b11      	ldr	r3, [pc, #68]	; (8020a90 <rand+0x58>)
 8020a4c:	63a0      	str	r0, [r4, #56]	; 0x38
 8020a4e:	e9c0 2300 	strd	r2, r3, [r0]
 8020a52:	4b10      	ldr	r3, [pc, #64]	; (8020a94 <rand+0x5c>)
 8020a54:	6083      	str	r3, [r0, #8]
 8020a56:	230b      	movs	r3, #11
 8020a58:	8183      	strh	r3, [r0, #12]
 8020a5a:	2201      	movs	r2, #1
 8020a5c:	2300      	movs	r3, #0
 8020a5e:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8020a62:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8020a64:	480c      	ldr	r0, [pc, #48]	; (8020a98 <rand+0x60>)
 8020a66:	690a      	ldr	r2, [r1, #16]
 8020a68:	694b      	ldr	r3, [r1, #20]
 8020a6a:	4c0c      	ldr	r4, [pc, #48]	; (8020a9c <rand+0x64>)
 8020a6c:	4350      	muls	r0, r2
 8020a6e:	fb04 0003 	mla	r0, r4, r3, r0
 8020a72:	fba2 2304 	umull	r2, r3, r2, r4
 8020a76:	4403      	add	r3, r0
 8020a78:	1c54      	adds	r4, r2, #1
 8020a7a:	f143 0500 	adc.w	r5, r3, #0
 8020a7e:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8020a82:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 8020a86:	bd38      	pop	{r3, r4, r5, pc}
 8020a88:	20000450 	.word	0x20000450
 8020a8c:	abcd330e 	.word	0xabcd330e
 8020a90:	e66d1234 	.word	0xe66d1234
 8020a94:	0005deec 	.word	0x0005deec
 8020a98:	5851f42d 	.word	0x5851f42d
 8020a9c:	4c957f2d 	.word	0x4c957f2d

08020aa0 <realloc>:
 8020aa0:	4b02      	ldr	r3, [pc, #8]	; (8020aac <realloc+0xc>)
 8020aa2:	460a      	mov	r2, r1
 8020aa4:	4601      	mov	r1, r0
 8020aa6:	6818      	ldr	r0, [r3, #0]
 8020aa8:	f002 bf4e 	b.w	8023948 <_realloc_r>
 8020aac:	20000450 	.word	0x20000450

08020ab0 <modf>:
 8020ab0:	ee10 1a90 	vmov	r1, s1
 8020ab4:	b570      	push	{r4, r5, r6, lr}
 8020ab6:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8020aba:	f2a5 33ff 	subw	r3, r5, #1023	; 0x3ff
 8020abe:	2b13      	cmp	r3, #19
 8020ac0:	ee10 4a10 	vmov	r4, s0
 8020ac4:	dc1f      	bgt.n	8020b06 <modf+0x56>
 8020ac6:	2b00      	cmp	r3, #0
 8020ac8:	da05      	bge.n	8020ad6 <modf+0x26>
 8020aca:	2200      	movs	r2, #0
 8020acc:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8020ad0:	e9c0 2300 	strd	r2, r3, [r0]
 8020ad4:	bd70      	pop	{r4, r5, r6, pc}
 8020ad6:	4d19      	ldr	r5, [pc, #100]	; (8020b3c <modf+0x8c>)
 8020ad8:	411d      	asrs	r5, r3
 8020ada:	ea01 0305 	and.w	r3, r1, r5
 8020ade:	431c      	orrs	r4, r3
 8020ae0:	d107      	bne.n	8020af2 <modf+0x42>
 8020ae2:	ed80 0b00 	vstr	d0, [r0]
 8020ae6:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8020aea:	4622      	mov	r2, r4
 8020aec:	ec43 2b10 	vmov	d0, r2, r3
 8020af0:	e7f0      	b.n	8020ad4 <modf+0x24>
 8020af2:	2200      	movs	r2, #0
 8020af4:	ea21 0305 	bic.w	r3, r1, r5
 8020af8:	ec43 2b17 	vmov	d7, r2, r3
 8020afc:	e9c0 2300 	strd	r2, r3, [r0]
 8020b00:	ee30 0b47 	vsub.f64	d0, d0, d7
 8020b04:	e7e6      	b.n	8020ad4 <modf+0x24>
 8020b06:	2b33      	cmp	r3, #51	; 0x33
 8020b08:	dd05      	ble.n	8020b16 <modf+0x66>
 8020b0a:	ed80 0b00 	vstr	d0, [r0]
 8020b0e:	2200      	movs	r2, #0
 8020b10:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8020b14:	e7ea      	b.n	8020aec <modf+0x3c>
 8020b16:	f2a5 4313 	subw	r3, r5, #1043	; 0x413
 8020b1a:	f04f 35ff 	mov.w	r5, #4294967295
 8020b1e:	40dd      	lsrs	r5, r3
 8020b20:	ea15 0604 	ands.w	r6, r5, r4
 8020b24:	d105      	bne.n	8020b32 <modf+0x82>
 8020b26:	ed80 0b00 	vstr	d0, [r0]
 8020b2a:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8020b2e:	4632      	mov	r2, r6
 8020b30:	e7dc      	b.n	8020aec <modf+0x3c>
 8020b32:	ee10 3a90 	vmov	r3, s1
 8020b36:	ea24 0205 	bic.w	r2, r4, r5
 8020b3a:	e7dd      	b.n	8020af8 <modf+0x48>
 8020b3c:	000fffff 	.word	0x000fffff

08020b40 <_sbrk_r>:
 8020b40:	b538      	push	{r3, r4, r5, lr}
 8020b42:	4c06      	ldr	r4, [pc, #24]	; (8020b5c <_sbrk_r+0x1c>)
 8020b44:	2300      	movs	r3, #0
 8020b46:	4605      	mov	r5, r0
 8020b48:	4608      	mov	r0, r1
 8020b4a:	6023      	str	r3, [r4, #0]
 8020b4c:	f7e3 febc 	bl	80048c8 <_sbrk>
 8020b50:	1c43      	adds	r3, r0, #1
 8020b52:	d102      	bne.n	8020b5a <_sbrk_r+0x1a>
 8020b54:	6823      	ldr	r3, [r4, #0]
 8020b56:	b103      	cbz	r3, 8020b5a <_sbrk_r+0x1a>
 8020b58:	602b      	str	r3, [r5, #0]
 8020b5a:	bd38      	pop	{r3, r4, r5, pc}
 8020b5c:	20036278 	.word	0x20036278

08020b60 <sniprintf>:
 8020b60:	b40c      	push	{r2, r3}
 8020b62:	b530      	push	{r4, r5, lr}
 8020b64:	4b17      	ldr	r3, [pc, #92]	; (8020bc4 <sniprintf+0x64>)
 8020b66:	1e0c      	subs	r4, r1, #0
 8020b68:	b09d      	sub	sp, #116	; 0x74
 8020b6a:	681d      	ldr	r5, [r3, #0]
 8020b6c:	da08      	bge.n	8020b80 <sniprintf+0x20>
 8020b6e:	238b      	movs	r3, #139	; 0x8b
 8020b70:	602b      	str	r3, [r5, #0]
 8020b72:	f04f 30ff 	mov.w	r0, #4294967295
 8020b76:	b01d      	add	sp, #116	; 0x74
 8020b78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8020b7c:	b002      	add	sp, #8
 8020b7e:	4770      	bx	lr
 8020b80:	f44f 7302 	mov.w	r3, #520	; 0x208
 8020b84:	f8ad 3014 	strh.w	r3, [sp, #20]
 8020b88:	bf14      	ite	ne
 8020b8a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8020b8e:	4623      	moveq	r3, r4
 8020b90:	9304      	str	r3, [sp, #16]
 8020b92:	9307      	str	r3, [sp, #28]
 8020b94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8020b98:	9002      	str	r0, [sp, #8]
 8020b9a:	9006      	str	r0, [sp, #24]
 8020b9c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8020ba0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8020ba2:	ab21      	add	r3, sp, #132	; 0x84
 8020ba4:	a902      	add	r1, sp, #8
 8020ba6:	4628      	mov	r0, r5
 8020ba8:	9301      	str	r3, [sp, #4]
 8020baa:	f002 ff4d 	bl	8023a48 <_svfiprintf_r>
 8020bae:	1c43      	adds	r3, r0, #1
 8020bb0:	bfbc      	itt	lt
 8020bb2:	238b      	movlt	r3, #139	; 0x8b
 8020bb4:	602b      	strlt	r3, [r5, #0]
 8020bb6:	2c00      	cmp	r4, #0
 8020bb8:	d0dd      	beq.n	8020b76 <sniprintf+0x16>
 8020bba:	9b02      	ldr	r3, [sp, #8]
 8020bbc:	2200      	movs	r2, #0
 8020bbe:	701a      	strb	r2, [r3, #0]
 8020bc0:	e7d9      	b.n	8020b76 <sniprintf+0x16>
 8020bc2:	bf00      	nop
 8020bc4:	20000450 	.word	0x20000450

08020bc8 <siprintf>:
 8020bc8:	b40e      	push	{r1, r2, r3}
 8020bca:	b500      	push	{lr}
 8020bcc:	b09c      	sub	sp, #112	; 0x70
 8020bce:	ab1d      	add	r3, sp, #116	; 0x74
 8020bd0:	9002      	str	r0, [sp, #8]
 8020bd2:	9006      	str	r0, [sp, #24]
 8020bd4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8020bd8:	4809      	ldr	r0, [pc, #36]	; (8020c00 <siprintf+0x38>)
 8020bda:	9107      	str	r1, [sp, #28]
 8020bdc:	9104      	str	r1, [sp, #16]
 8020bde:	4909      	ldr	r1, [pc, #36]	; (8020c04 <siprintf+0x3c>)
 8020be0:	f853 2b04 	ldr.w	r2, [r3], #4
 8020be4:	9105      	str	r1, [sp, #20]
 8020be6:	6800      	ldr	r0, [r0, #0]
 8020be8:	9301      	str	r3, [sp, #4]
 8020bea:	a902      	add	r1, sp, #8
 8020bec:	f002 ff2c 	bl	8023a48 <_svfiprintf_r>
 8020bf0:	9b02      	ldr	r3, [sp, #8]
 8020bf2:	2200      	movs	r2, #0
 8020bf4:	701a      	strb	r2, [r3, #0]
 8020bf6:	b01c      	add	sp, #112	; 0x70
 8020bf8:	f85d eb04 	ldr.w	lr, [sp], #4
 8020bfc:	b003      	add	sp, #12
 8020bfe:	4770      	bx	lr
 8020c00:	20000450 	.word	0x20000450
 8020c04:	ffff0208 	.word	0xffff0208

08020c08 <siscanf>:
 8020c08:	b40e      	push	{r1, r2, r3}
 8020c0a:	b530      	push	{r4, r5, lr}
 8020c0c:	b09c      	sub	sp, #112	; 0x70
 8020c0e:	ac1f      	add	r4, sp, #124	; 0x7c
 8020c10:	f44f 7201 	mov.w	r2, #516	; 0x204
 8020c14:	f854 5b04 	ldr.w	r5, [r4], #4
 8020c18:	f8ad 2014 	strh.w	r2, [sp, #20]
 8020c1c:	9002      	str	r0, [sp, #8]
 8020c1e:	9006      	str	r0, [sp, #24]
 8020c20:	f7df fb18 	bl	8000254 <strlen>
 8020c24:	4b0b      	ldr	r3, [pc, #44]	; (8020c54 <siscanf+0x4c>)
 8020c26:	9003      	str	r0, [sp, #12]
 8020c28:	9007      	str	r0, [sp, #28]
 8020c2a:	930b      	str	r3, [sp, #44]	; 0x2c
 8020c2c:	480a      	ldr	r0, [pc, #40]	; (8020c58 <siscanf+0x50>)
 8020c2e:	9401      	str	r4, [sp, #4]
 8020c30:	2300      	movs	r3, #0
 8020c32:	930f      	str	r3, [sp, #60]	; 0x3c
 8020c34:	9314      	str	r3, [sp, #80]	; 0x50
 8020c36:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8020c3a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8020c3e:	462a      	mov	r2, r5
 8020c40:	4623      	mov	r3, r4
 8020c42:	a902      	add	r1, sp, #8
 8020c44:	6800      	ldr	r0, [r0, #0]
 8020c46:	f003 f851 	bl	8023cec <__ssvfiscanf_r>
 8020c4a:	b01c      	add	sp, #112	; 0x70
 8020c4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8020c50:	b003      	add	sp, #12
 8020c52:	4770      	bx	lr
 8020c54:	08020c7f 	.word	0x08020c7f
 8020c58:	20000450 	.word	0x20000450

08020c5c <__sread>:
 8020c5c:	b510      	push	{r4, lr}
 8020c5e:	460c      	mov	r4, r1
 8020c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020c64:	f003 fc60 	bl	8024528 <_read_r>
 8020c68:	2800      	cmp	r0, #0
 8020c6a:	bfab      	itete	ge
 8020c6c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8020c6e:	89a3      	ldrhlt	r3, [r4, #12]
 8020c70:	181b      	addge	r3, r3, r0
 8020c72:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8020c76:	bfac      	ite	ge
 8020c78:	6563      	strge	r3, [r4, #84]	; 0x54
 8020c7a:	81a3      	strhlt	r3, [r4, #12]
 8020c7c:	bd10      	pop	{r4, pc}

08020c7e <__seofread>:
 8020c7e:	2000      	movs	r0, #0
 8020c80:	4770      	bx	lr

08020c82 <__swrite>:
 8020c82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020c86:	461f      	mov	r7, r3
 8020c88:	898b      	ldrh	r3, [r1, #12]
 8020c8a:	05db      	lsls	r3, r3, #23
 8020c8c:	4605      	mov	r5, r0
 8020c8e:	460c      	mov	r4, r1
 8020c90:	4616      	mov	r6, r2
 8020c92:	d505      	bpl.n	8020ca0 <__swrite+0x1e>
 8020c94:	2302      	movs	r3, #2
 8020c96:	2200      	movs	r2, #0
 8020c98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020c9c:	f002 faf2 	bl	8023284 <_lseek_r>
 8020ca0:	89a3      	ldrh	r3, [r4, #12]
 8020ca2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020ca6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8020caa:	81a3      	strh	r3, [r4, #12]
 8020cac:	4632      	mov	r2, r6
 8020cae:	463b      	mov	r3, r7
 8020cb0:	4628      	mov	r0, r5
 8020cb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020cb6:	f001 b9a5 	b.w	8022004 <_write_r>

08020cba <__sseek>:
 8020cba:	b510      	push	{r4, lr}
 8020cbc:	460c      	mov	r4, r1
 8020cbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020cc2:	f002 fadf 	bl	8023284 <_lseek_r>
 8020cc6:	1c43      	adds	r3, r0, #1
 8020cc8:	89a3      	ldrh	r3, [r4, #12]
 8020cca:	bf15      	itete	ne
 8020ccc:	6560      	strne	r0, [r4, #84]	; 0x54
 8020cce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8020cd2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8020cd6:	81a3      	strheq	r3, [r4, #12]
 8020cd8:	bf18      	it	ne
 8020cda:	81a3      	strhne	r3, [r4, #12]
 8020cdc:	bd10      	pop	{r4, pc}

08020cde <__sclose>:
 8020cde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020ce2:	f001 ba4f 	b.w	8022184 <_close_r>

08020ce6 <stpcpy>:
 8020ce6:	4603      	mov	r3, r0
 8020ce8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8020cec:	4618      	mov	r0, r3
 8020cee:	f803 2b01 	strb.w	r2, [r3], #1
 8020cf2:	2a00      	cmp	r2, #0
 8020cf4:	d1f8      	bne.n	8020ce8 <stpcpy+0x2>
 8020cf6:	4770      	bx	lr

08020cf8 <strchr>:
 8020cf8:	b2c9      	uxtb	r1, r1
 8020cfa:	4603      	mov	r3, r0
 8020cfc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020d00:	b11a      	cbz	r2, 8020d0a <strchr+0x12>
 8020d02:	428a      	cmp	r2, r1
 8020d04:	d1f9      	bne.n	8020cfa <strchr+0x2>
 8020d06:	4618      	mov	r0, r3
 8020d08:	4770      	bx	lr
 8020d0a:	2900      	cmp	r1, #0
 8020d0c:	bf18      	it	ne
 8020d0e:	2300      	movne	r3, #0
 8020d10:	e7f9      	b.n	8020d06 <strchr+0xe>

08020d12 <strcpy>:
 8020d12:	4603      	mov	r3, r0
 8020d14:	f811 2b01 	ldrb.w	r2, [r1], #1
 8020d18:	f803 2b01 	strb.w	r2, [r3], #1
 8020d1c:	2a00      	cmp	r2, #0
 8020d1e:	d1f9      	bne.n	8020d14 <strcpy+0x2>
 8020d20:	4770      	bx	lr

08020d22 <iso_year_adjust>:
 8020d22:	6942      	ldr	r2, [r0, #20]
 8020d24:	2a00      	cmp	r2, #0
 8020d26:	f240 736c 	movw	r3, #1900	; 0x76c
 8020d2a:	bfa8      	it	ge
 8020d2c:	f06f 0363 	mvnge.w	r3, #99	; 0x63
 8020d30:	441a      	add	r2, r3
 8020d32:	0793      	lsls	r3, r2, #30
 8020d34:	d105      	bne.n	8020d42 <iso_year_adjust+0x20>
 8020d36:	2164      	movs	r1, #100	; 0x64
 8020d38:	fb92 f3f1 	sdiv	r3, r2, r1
 8020d3c:	fb01 2313 	mls	r3, r1, r3, r2
 8020d40:	b9d3      	cbnz	r3, 8020d78 <iso_year_adjust+0x56>
 8020d42:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8020d46:	fb92 f3f1 	sdiv	r3, r2, r1
 8020d4a:	fb01 2313 	mls	r3, r1, r3, r2
 8020d4e:	fab3 f283 	clz	r2, r3
 8020d52:	0952      	lsrs	r2, r2, #5
 8020d54:	e9d0 3106 	ldrd	r3, r1, [r0, #24]
 8020d58:	005b      	lsls	r3, r3, #1
 8020d5a:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8020d5e:	4413      	add	r3, r2
 8020d60:	2b21      	cmp	r3, #33	; 0x21
 8020d62:	dc11      	bgt.n	8020d88 <iso_year_adjust+0x66>
 8020d64:	2b20      	cmp	r3, #32
 8020d66:	da30      	bge.n	8020dca <iso_year_adjust+0xa8>
 8020d68:	2b0d      	cmp	r3, #13
 8020d6a:	dc07      	bgt.n	8020d7c <iso_year_adjust+0x5a>
 8020d6c:	2b0a      	cmp	r3, #10
 8020d6e:	da2c      	bge.n	8020dca <iso_year_adjust+0xa8>
 8020d70:	2b01      	cmp	r3, #1
 8020d72:	d92a      	bls.n	8020dca <iso_year_adjust+0xa8>
 8020d74:	2000      	movs	r0, #0
 8020d76:	4770      	bx	lr
 8020d78:	2201      	movs	r2, #1
 8020d7a:	e7eb      	b.n	8020d54 <iso_year_adjust+0x32>
 8020d7c:	2b10      	cmp	r3, #16
 8020d7e:	dbf9      	blt.n	8020d74 <iso_year_adjust+0x52>
 8020d80:	2b11      	cmp	r3, #17
 8020d82:	dd22      	ble.n	8020dca <iso_year_adjust+0xa8>
 8020d84:	3b1c      	subs	r3, #28
 8020d86:	e7f3      	b.n	8020d70 <iso_year_adjust+0x4e>
 8020d88:	f241 62c6 	movw	r2, #5830	; 0x16c6
 8020d8c:	4293      	cmp	r3, r2
 8020d8e:	dc0f      	bgt.n	8020db0 <iso_year_adjust+0x8e>
 8020d90:	f241 62c2 	movw	r2, #5826	; 0x16c2
 8020d94:	4293      	cmp	r3, r2
 8020d96:	da09      	bge.n	8020dac <iso_year_adjust+0x8a>
 8020d98:	f241 62a2 	movw	r2, #5794	; 0x16a2
 8020d9c:	4293      	cmp	r3, r2
 8020d9e:	d005      	beq.n	8020dac <iso_year_adjust+0x8a>
 8020da0:	dbe8      	blt.n	8020d74 <iso_year_adjust+0x52>
 8020da2:	f5a3 53b5 	sub.w	r3, r3, #5792	; 0x16a0
 8020da6:	3b12      	subs	r3, #18
 8020da8:	2b02      	cmp	r3, #2
 8020daa:	d8e3      	bhi.n	8020d74 <iso_year_adjust+0x52>
 8020dac:	2001      	movs	r0, #1
 8020dae:	4770      	bx	lr
 8020db0:	f241 62d5 	movw	r2, #5845	; 0x16d5
 8020db4:	4293      	cmp	r3, r2
 8020db6:	d0f9      	beq.n	8020dac <iso_year_adjust+0x8a>
 8020db8:	f241 62d7 	movw	r2, #5847	; 0x16d7
 8020dbc:	4293      	cmp	r3, r2
 8020dbe:	d0f5      	beq.n	8020dac <iso_year_adjust+0x8a>
 8020dc0:	f241 62d3 	movw	r2, #5843	; 0x16d3
 8020dc4:	4293      	cmp	r3, r2
 8020dc6:	d1d5      	bne.n	8020d74 <iso_year_adjust+0x52>
 8020dc8:	e7f0      	b.n	8020dac <iso_year_adjust+0x8a>
 8020dca:	f04f 30ff 	mov.w	r0, #4294967295
 8020dce:	4770      	bx	lr

08020dd0 <__strftime>:
 8020dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020dd4:	b091      	sub	sp, #68	; 0x44
 8020dd6:	461d      	mov	r5, r3
 8020dd8:	2300      	movs	r3, #0
 8020dda:	4607      	mov	r7, r0
 8020ddc:	460e      	mov	r6, r1
 8020dde:	9303      	str	r3, [sp, #12]
 8020de0:	461c      	mov	r4, r3
 8020de2:	f101 3bff 	add.w	fp, r1, #4294967295
 8020de6:	7813      	ldrb	r3, [r2, #0]
 8020de8:	2b00      	cmp	r3, #0
 8020dea:	f000 84e3 	beq.w	80217b4 <__strftime+0x9e4>
 8020dee:	2b25      	cmp	r3, #37	; 0x25
 8020df0:	d11f      	bne.n	8020e32 <__strftime+0x62>
 8020df2:	f892 a001 	ldrb.w	sl, [r2, #1]
 8020df6:	f1ba 0f30 	cmp.w	sl, #48	; 0x30
 8020dfa:	d023      	beq.n	8020e44 <__strftime+0x74>
 8020dfc:	f1ba 0f2b 	cmp.w	sl, #43	; 0x2b
 8020e00:	d020      	beq.n	8020e44 <__strftime+0x74>
 8020e02:	f102 0801 	add.w	r8, r2, #1
 8020e06:	f04f 0a00 	mov.w	sl, #0
 8020e0a:	f898 3000 	ldrb.w	r3, [r8]
 8020e0e:	3b31      	subs	r3, #49	; 0x31
 8020e10:	2b08      	cmp	r3, #8
 8020e12:	d81a      	bhi.n	8020e4a <__strftime+0x7a>
 8020e14:	4640      	mov	r0, r8
 8020e16:	220a      	movs	r2, #10
 8020e18:	a908      	add	r1, sp, #32
 8020e1a:	f000 fe4f 	bl	8021abc <strtoul>
 8020e1e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8020e22:	4681      	mov	r9, r0
 8020e24:	f898 3000 	ldrb.w	r3, [r8]
 8020e28:	2b45      	cmp	r3, #69	; 0x45
 8020e2a:	d111      	bne.n	8020e50 <__strftime+0x80>
 8020e2c:	f108 0801 	add.w	r8, r8, #1
 8020e30:	e010      	b.n	8020e54 <__strftime+0x84>
 8020e32:	45a3      	cmp	fp, r4
 8020e34:	d802      	bhi.n	8020e3c <__strftime+0x6c>
 8020e36:	2400      	movs	r4, #0
 8020e38:	f000 bcbf 	b.w	80217ba <__strftime+0x9ea>
 8020e3c:	553b      	strb	r3, [r7, r4]
 8020e3e:	3201      	adds	r2, #1
 8020e40:	3401      	adds	r4, #1
 8020e42:	e7d0      	b.n	8020de6 <__strftime+0x16>
 8020e44:	f102 0802 	add.w	r8, r2, #2
 8020e48:	e7df      	b.n	8020e0a <__strftime+0x3a>
 8020e4a:	f04f 0900 	mov.w	r9, #0
 8020e4e:	e7e9      	b.n	8020e24 <__strftime+0x54>
 8020e50:	2b4f      	cmp	r3, #79	; 0x4f
 8020e52:	d0eb      	beq.n	8020e2c <__strftime+0x5c>
 8020e54:	f898 1000 	ldrb.w	r1, [r8]
 8020e58:	f1a1 0325 	sub.w	r3, r1, #37	; 0x25
 8020e5c:	2b55      	cmp	r3, #85	; 0x55
 8020e5e:	d8ea      	bhi.n	8020e36 <__strftime+0x66>
 8020e60:	a201      	add	r2, pc, #4	; (adr r2, 8020e68 <__strftime+0x98>)
 8020e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8020e66:	bf00      	nop
 8020e68:	080217ab 	.word	0x080217ab
 8020e6c:	08020e37 	.word	0x08020e37
 8020e70:	08020e37 	.word	0x08020e37
 8020e74:	08020e37 	.word	0x08020e37
 8020e78:	08020e37 	.word	0x08020e37
 8020e7c:	08020e37 	.word	0x08020e37
 8020e80:	08020e37 	.word	0x08020e37
 8020e84:	08020e37 	.word	0x08020e37
 8020e88:	08020e37 	.word	0x08020e37
 8020e8c:	08020e37 	.word	0x08020e37
 8020e90:	08020e37 	.word	0x08020e37
 8020e94:	08020e37 	.word	0x08020e37
 8020e98:	08020e37 	.word	0x08020e37
 8020e9c:	08020e37 	.word	0x08020e37
 8020ea0:	08020e37 	.word	0x08020e37
 8020ea4:	08020e37 	.word	0x08020e37
 8020ea8:	08020e37 	.word	0x08020e37
 8020eac:	08020e37 	.word	0x08020e37
 8020eb0:	08020e37 	.word	0x08020e37
 8020eb4:	08020e37 	.word	0x08020e37
 8020eb8:	08020e37 	.word	0x08020e37
 8020ebc:	08020e37 	.word	0x08020e37
 8020ec0:	08020e37 	.word	0x08020e37
 8020ec4:	08020e37 	.word	0x08020e37
 8020ec8:	08020e37 	.word	0x08020e37
 8020ecc:	08020e37 	.word	0x08020e37
 8020ed0:	08020e37 	.word	0x08020e37
 8020ed4:	08020e37 	.word	0x08020e37
 8020ed8:	08020ffd 	.word	0x08020ffd
 8020edc:	08021051 	.word	0x08021051
 8020ee0:	080210c1 	.word	0x080210c1
 8020ee4:	0802115b 	.word	0x0802115b
 8020ee8:	08020e37 	.word	0x08020e37
 8020eec:	080211a9 	.word	0x080211a9
 8020ef0:	08021299 	.word	0x08021299
 8020ef4:	080213b1 	.word	0x080213b1
 8020ef8:	080213bf 	.word	0x080213bf
 8020efc:	08020e37 	.word	0x08020e37
 8020f00:	08020e37 	.word	0x08020e37
 8020f04:	08020e37 	.word	0x08020e37
 8020f08:	080213ef 	.word	0x080213ef
 8020f0c:	08020e37 	.word	0x08020e37
 8020f10:	08020e37 	.word	0x08020e37
 8020f14:	08021401 	.word	0x08021401
 8020f18:	08020e37 	.word	0x08020e37
 8020f1c:	0802145f 	.word	0x0802145f
 8020f20:	08021577 	.word	0x08021577
 8020f24:	08021585 	.word	0x08021585
 8020f28:	080215d5 	.word	0x080215d5
 8020f2c:	080215e5 	.word	0x080215e5
 8020f30:	08021657 	.word	0x08021657
 8020f34:	080210b9 	.word	0x080210b9
 8020f38:	08021691 	.word	0x08021691
 8020f3c:	08021757 	.word	0x08021757
 8020f40:	08020e37 	.word	0x08020e37
 8020f44:	08020e37 	.word	0x08020e37
 8020f48:	08020e37 	.word	0x08020e37
 8020f4c:	08020e37 	.word	0x08020e37
 8020f50:	08020e37 	.word	0x08020e37
 8020f54:	08020e37 	.word	0x08020e37
 8020f58:	08020fc1 	.word	0x08020fc1
 8020f5c:	08021029 	.word	0x08021029
 8020f60:	0802107b 	.word	0x0802107b
 8020f64:	08021137 	.word	0x08021137
 8020f68:	08021137 	.word	0x08021137
 8020f6c:	08020e37 	.word	0x08020e37
 8020f70:	08021201 	.word	0x08021201
 8020f74:	08021029 	.word	0x08021029
 8020f78:	08020e37 	.word	0x08020e37
 8020f7c:	080213e1 	.word	0x080213e1
 8020f80:	080213b1 	.word	0x080213b1
 8020f84:	080213bf 	.word	0x080213bf
 8020f88:	080213e9 	.word	0x080213e9
 8020f8c:	080213f3 	.word	0x080213f3
 8020f90:	08020e37 	.word	0x08020e37
 8020f94:	08021401 	.word	0x08021401
 8020f98:	08020e37 	.word	0x08020e37
 8020f9c:	080210a9 	.word	0x080210a9
 8020fa0:	08021471 	.word	0x08021471
 8020fa4:	0802157b 	.word	0x0802157b
 8020fa8:	080215bd 	.word	0x080215bd
 8020fac:	08020e37 	.word	0x08020e37
 8020fb0:	0802164b 	.word	0x0802164b
 8020fb4:	080210b1 	.word	0x080210b1
 8020fb8:	0802166f 	.word	0x0802166f
 8020fbc:	080216e5 	.word	0x080216e5
 8020fc0:	69ab      	ldr	r3, [r5, #24]
 8020fc2:	4aa8      	ldr	r2, [pc, #672]	; (8021264 <__strftime+0x494>)
 8020fc4:	3318      	adds	r3, #24
 8020fc6:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 8020fca:	4648      	mov	r0, r9
 8020fcc:	f7df f942 	bl	8000254 <strlen>
 8020fd0:	eba9 0904 	sub.w	r9, r9, r4
 8020fd4:	4420      	add	r0, r4
 8020fd6:	42a0      	cmp	r0, r4
 8020fd8:	d108      	bne.n	8020fec <__strftime+0x21c>
 8020fda:	4604      	mov	r4, r0
 8020fdc:	f898 3000 	ldrb.w	r3, [r8]
 8020fe0:	2b00      	cmp	r3, #0
 8020fe2:	f000 83e7 	beq.w	80217b4 <__strftime+0x9e4>
 8020fe6:	f108 0201 	add.w	r2, r8, #1
 8020fea:	e6fc      	b.n	8020de6 <__strftime+0x16>
 8020fec:	45a3      	cmp	fp, r4
 8020fee:	f67f af22 	bls.w	8020e36 <__strftime+0x66>
 8020ff2:	f819 3004 	ldrb.w	r3, [r9, r4]
 8020ff6:	553b      	strb	r3, [r7, r4]
 8020ff8:	3401      	adds	r4, #1
 8020ffa:	e7ec      	b.n	8020fd6 <__strftime+0x206>
 8020ffc:	69aa      	ldr	r2, [r5, #24]
 8020ffe:	4b99      	ldr	r3, [pc, #612]	; (8021264 <__strftime+0x494>)
 8021000:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8021004:	f8d3 907c 	ldr.w	r9, [r3, #124]	; 0x7c
 8021008:	4648      	mov	r0, r9
 802100a:	f7df f923 	bl	8000254 <strlen>
 802100e:	eba9 0904 	sub.w	r9, r9, r4
 8021012:	4420      	add	r0, r4
 8021014:	42a0      	cmp	r0, r4
 8021016:	d0e0      	beq.n	8020fda <__strftime+0x20a>
 8021018:	45a3      	cmp	fp, r4
 802101a:	f67f af0c 	bls.w	8020e36 <__strftime+0x66>
 802101e:	f819 3004 	ldrb.w	r3, [r9, r4]
 8021022:	553b      	strb	r3, [r7, r4]
 8021024:	3401      	adds	r4, #1
 8021026:	e7f5      	b.n	8021014 <__strftime+0x244>
 8021028:	692a      	ldr	r2, [r5, #16]
 802102a:	4b8e      	ldr	r3, [pc, #568]	; (8021264 <__strftime+0x494>)
 802102c:	f853 9022 	ldr.w	r9, [r3, r2, lsl #2]
 8021030:	4648      	mov	r0, r9
 8021032:	f7df f90f 	bl	8000254 <strlen>
 8021036:	eba9 0904 	sub.w	r9, r9, r4
 802103a:	4420      	add	r0, r4
 802103c:	42a0      	cmp	r0, r4
 802103e:	d0cc      	beq.n	8020fda <__strftime+0x20a>
 8021040:	45a3      	cmp	fp, r4
 8021042:	f67f aef8 	bls.w	8020e36 <__strftime+0x66>
 8021046:	f819 3004 	ldrb.w	r3, [r9, r4]
 802104a:	553b      	strb	r3, [r7, r4]
 802104c:	3401      	adds	r4, #1
 802104e:	e7f5      	b.n	802103c <__strftime+0x26c>
 8021050:	692b      	ldr	r3, [r5, #16]
 8021052:	4a84      	ldr	r2, [pc, #528]	; (8021264 <__strftime+0x494>)
 8021054:	330c      	adds	r3, #12
 8021056:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 802105a:	4648      	mov	r0, r9
 802105c:	f7df f8fa 	bl	8000254 <strlen>
 8021060:	eba9 0904 	sub.w	r9, r9, r4
 8021064:	4420      	add	r0, r4
 8021066:	42a0      	cmp	r0, r4
 8021068:	d0b7      	beq.n	8020fda <__strftime+0x20a>
 802106a:	45a3      	cmp	fp, r4
 802106c:	f67f aee3 	bls.w	8020e36 <__strftime+0x66>
 8021070:	f819 3004 	ldrb.w	r3, [r9, r4]
 8021074:	553b      	strb	r3, [r7, r4]
 8021076:	3401      	adds	r4, #1
 8021078:	e7f5      	b.n	8021066 <__strftime+0x296>
 802107a:	4b7a      	ldr	r3, [pc, #488]	; (8021264 <__strftime+0x494>)
 802107c:	f8d3 90a0 	ldr.w	r9, [r3, #160]	; 0xa0
 8021080:	4648      	mov	r0, r9
 8021082:	f7df f8e7 	bl	8000254 <strlen>
 8021086:	f899 3000 	ldrb.w	r3, [r9]
 802108a:	2b00      	cmp	r3, #0
 802108c:	d0a6      	beq.n	8020fdc <__strftime+0x20c>
 802108e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8021090:	9300      	str	r3, [sp, #0]
 8021092:	464a      	mov	r2, r9
 8021094:	462b      	mov	r3, r5
 8021096:	1b31      	subs	r1, r6, r4
 8021098:	1938      	adds	r0, r7, r4
 802109a:	f7ff fe99 	bl	8020dd0 <__strftime>
 802109e:	2800      	cmp	r0, #0
 80210a0:	f77f aec9 	ble.w	8020e36 <__strftime+0x66>
 80210a4:	4404      	add	r4, r0
 80210a6:	e799      	b.n	8020fdc <__strftime+0x20c>
 80210a8:	4b6e      	ldr	r3, [pc, #440]	; (8021264 <__strftime+0x494>)
 80210aa:	f8d3 90e4 	ldr.w	r9, [r3, #228]	; 0xe4
 80210ae:	e7e7      	b.n	8021080 <__strftime+0x2b0>
 80210b0:	4b6c      	ldr	r3, [pc, #432]	; (8021264 <__strftime+0x494>)
 80210b2:	f8d3 909c 	ldr.w	r9, [r3, #156]	; 0x9c
 80210b6:	e7e3      	b.n	8021080 <__strftime+0x2b0>
 80210b8:	4b6a      	ldr	r3, [pc, #424]	; (8021264 <__strftime+0x494>)
 80210ba:	f8d3 9098 	ldr.w	r9, [r3, #152]	; 0x98
 80210be:	e7df      	b.n	8021080 <__strftime+0x2b0>
 80210c0:	4b69      	ldr	r3, [pc, #420]	; (8021268 <__strftime+0x498>)
 80210c2:	6969      	ldr	r1, [r5, #20]
 80210c4:	4299      	cmp	r1, r3
 80210c6:	bfac      	ite	ge
 80210c8:	2300      	movge	r3, #0
 80210ca:	2301      	movlt	r3, #1
 80210cc:	2900      	cmp	r1, #0
 80210ce:	9304      	str	r3, [sp, #16]
 80210d0:	db10      	blt.n	80210f4 <__strftime+0x324>
 80210d2:	2064      	movs	r0, #100	; 0x64
 80210d4:	fb91 f0f0 	sdiv	r0, r1, r0
 80210d8:	3013      	adds	r0, #19
 80210da:	f1ba 0f00 	cmp.w	sl, #0
 80210de:	d013      	beq.n	8021108 <__strftime+0x338>
 80210e0:	2863      	cmp	r0, #99	; 0x63
 80210e2:	dd26      	ble.n	8021132 <__strftime+0x362>
 80210e4:	4a61      	ldr	r2, [pc, #388]	; (802126c <__strftime+0x49c>)
 80210e6:	4b62      	ldr	r3, [pc, #392]	; (8021270 <__strftime+0x4a0>)
 80210e8:	f1ba 0f2b 	cmp.w	sl, #43	; 0x2b
 80210ec:	bf18      	it	ne
 80210ee:	4613      	movne	r3, r2
 80210f0:	4a60      	ldr	r2, [pc, #384]	; (8021274 <__strftime+0x4a4>)
 80210f2:	e00b      	b.n	802110c <__strftime+0x33c>
 80210f4:	f201 706c 	addw	r0, r1, #1900	; 0x76c
 80210f8:	9105      	str	r1, [sp, #20]
 80210fa:	f001 f803 	bl	8022104 <abs>
 80210fe:	2364      	movs	r3, #100	; 0x64
 8021100:	9905      	ldr	r1, [sp, #20]
 8021102:	fb90 f0f3 	sdiv	r0, r0, r3
 8021106:	e7e8      	b.n	80210da <__strftime+0x30a>
 8021108:	4b58      	ldr	r3, [pc, #352]	; (802126c <__strftime+0x49c>)
 802110a:	4a5b      	ldr	r2, [pc, #364]	; (8021278 <__strftime+0x4a8>)
 802110c:	9001      	str	r0, [sp, #4]
 802110e:	9804      	ldr	r0, [sp, #16]
 8021110:	f8df c154 	ldr.w	ip, [pc, #340]	; 8021268 <__strftime+0x498>
 8021114:	f1b9 0f02 	cmp.w	r9, #2
 8021118:	bf2c      	ite	cs
 802111a:	ebc0 0009 	rsbcs	r0, r0, r9
 802111e:	f1c0 0002 	rsbcc	r0, r0, #2
 8021122:	9000      	str	r0, [sp, #0]
 8021124:	4855      	ldr	r0, [pc, #340]	; (802127c <__strftime+0x4ac>)
 8021126:	4561      	cmp	r1, ip
 8021128:	bfb8      	it	lt
 802112a:	4603      	movlt	r3, r0
 802112c:	1b31      	subs	r1, r6, r4
 802112e:	1938      	adds	r0, r7, r4
 8021130:	e029      	b.n	8021186 <__strftime+0x3b6>
 8021132:	4b4e      	ldr	r3, [pc, #312]	; (802126c <__strftime+0x49c>)
 8021134:	e7dc      	b.n	80210f0 <__strftime+0x320>
 8021136:	4852      	ldr	r0, [pc, #328]	; (8021280 <__strftime+0x4b0>)
 8021138:	4a52      	ldr	r2, [pc, #328]	; (8021284 <__strftime+0x4b4>)
 802113a:	68eb      	ldr	r3, [r5, #12]
 802113c:	2964      	cmp	r1, #100	; 0x64
 802113e:	bf18      	it	ne
 8021140:	4602      	movne	r2, r0
 8021142:	1b31      	subs	r1, r6, r4
 8021144:	1938      	adds	r0, r7, r4
 8021146:	f7ff fd0b 	bl	8020b60 <sniprintf>
 802114a:	2800      	cmp	r0, #0
 802114c:	f6ff ae73 	blt.w	8020e36 <__strftime+0x66>
 8021150:	4404      	add	r4, r0
 8021152:	42a6      	cmp	r6, r4
 8021154:	f63f af42 	bhi.w	8020fdc <__strftime+0x20c>
 8021158:	e66d      	b.n	8020e36 <__strftime+0x66>
 802115a:	6968      	ldr	r0, [r5, #20]
 802115c:	692b      	ldr	r3, [r5, #16]
 802115e:	68ea      	ldr	r2, [r5, #12]
 8021160:	2800      	cmp	r0, #0
 8021162:	eb07 0904 	add.w	r9, r7, r4
 8021166:	eba6 0a04 	sub.w	sl, r6, r4
 802116a:	f103 0301 	add.w	r3, r3, #1
 802116e:	db0d      	blt.n	802118c <__strftime+0x3bc>
 8021170:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8021174:	fb90 f1fc 	sdiv	r1, r0, ip
 8021178:	fb0c 0011 	mls	r0, ip, r1, r0
 802117c:	e9cd 2000 	strd	r2, r0, [sp]
 8021180:	4a41      	ldr	r2, [pc, #260]	; (8021288 <__strftime+0x4b8>)
 8021182:	4651      	mov	r1, sl
 8021184:	4648      	mov	r0, r9
 8021186:	f7ff fceb 	bl	8020b60 <sniprintf>
 802118a:	e7de      	b.n	802114a <__strftime+0x37a>
 802118c:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8021190:	e9cd 3204 	strd	r3, r2, [sp, #16]
 8021194:	f000 ffb6 	bl	8022104 <abs>
 8021198:	2164      	movs	r1, #100	; 0x64
 802119a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 802119e:	fb90 fcf1 	sdiv	ip, r0, r1
 80211a2:	fb0c 0011 	mls	r0, ip, r1, r0
 80211a6:	e7e9      	b.n	802117c <__strftime+0x3ac>
 80211a8:	2325      	movs	r3, #37	; 0x25
 80211aa:	f88d 3020 	strb.w	r3, [sp, #32]
 80211ae:	f1ba 0f00 	cmp.w	sl, #0
 80211b2:	d013      	beq.n	80211dc <__strftime+0x40c>
 80211b4:	f1b9 0f06 	cmp.w	r9, #6
 80211b8:	f88d a021 	strb.w	sl, [sp, #33]	; 0x21
 80211bc:	bf38      	it	cc
 80211be:	f04f 0906 	movcc.w	r9, #6
 80211c2:	f1b9 0306 	subs.w	r3, r9, #6
 80211c6:	d10f      	bne.n	80211e8 <__strftime+0x418>
 80211c8:	f10d 0022 	add.w	r0, sp, #34	; 0x22
 80211cc:	492f      	ldr	r1, [pc, #188]	; (802128c <__strftime+0x4bc>)
 80211ce:	f7ff fda0 	bl	8020d12 <strcpy>
 80211d2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80211d4:	9300      	str	r3, [sp, #0]
 80211d6:	aa08      	add	r2, sp, #32
 80211d8:	462b      	mov	r3, r5
 80211da:	e75c      	b.n	8021096 <__strftime+0x2c6>
 80211dc:	232b      	movs	r3, #43	; 0x2b
 80211de:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
 80211e2:	f04f 090a 	mov.w	r9, #10
 80211e6:	e7ec      	b.n	80211c2 <__strftime+0x3f2>
 80211e8:	4a29      	ldr	r2, [pc, #164]	; (8021290 <__strftime+0x4c0>)
 80211ea:	211e      	movs	r1, #30
 80211ec:	f10d 0022 	add.w	r0, sp, #34	; 0x22
 80211f0:	f7ff fcb6 	bl	8020b60 <sniprintf>
 80211f4:	2800      	cmp	r0, #0
 80211f6:	dde7      	ble.n	80211c8 <__strftime+0x3f8>
 80211f8:	f10d 0322 	add.w	r3, sp, #34	; 0x22
 80211fc:	4418      	add	r0, r3
 80211fe:	e7e5      	b.n	80211cc <__strftime+0x3fc>
 8021200:	4628      	mov	r0, r5
 8021202:	f7ff fd8e 	bl	8020d22 <iso_year_adjust>
 8021206:	4681      	mov	r9, r0
 8021208:	6968      	ldr	r0, [r5, #20]
 802120a:	2800      	cmp	r0, #0
 802120c:	db1a      	blt.n	8021244 <__strftime+0x474>
 802120e:	2264      	movs	r2, #100	; 0x64
 8021210:	fb90 f3f2 	sdiv	r3, r0, r2
 8021214:	f1b9 0f00 	cmp.w	r9, #0
 8021218:	fb02 0013 	mls	r0, r2, r3, r0
 802121c:	da1a      	bge.n	8021254 <__strftime+0x484>
 802121e:	696a      	ldr	r2, [r5, #20]
 8021220:	4b1c      	ldr	r3, [pc, #112]	; (8021294 <__strftime+0x4c4>)
 8021222:	429a      	cmp	r2, r3
 8021224:	bfb8      	it	lt
 8021226:	f04f 0901 	movlt.w	r9, #1
 802122a:	2364      	movs	r3, #100	; 0x64
 802122c:	4481      	add	r9, r0
 802122e:	fb99 f0f3 	sdiv	r0, r9, r3
 8021232:	fb03 9910 	mls	r9, r3, r0, r9
 8021236:	4499      	add	r9, r3
 8021238:	fb99 f2f3 	sdiv	r2, r9, r3
 802123c:	fb03 9312 	mls	r3, r3, r2, r9
 8021240:	4a10      	ldr	r2, [pc, #64]	; (8021284 <__strftime+0x4b4>)
 8021242:	e77e      	b.n	8021142 <__strftime+0x372>
 8021244:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8021248:	f000 ff5c 	bl	8022104 <abs>
 802124c:	2364      	movs	r3, #100	; 0x64
 802124e:	fb90 f2f3 	sdiv	r2, r0, r3
 8021252:	e7df      	b.n	8021214 <__strftime+0x444>
 8021254:	d0e9      	beq.n	802122a <__strftime+0x45a>
 8021256:	696a      	ldr	r2, [r5, #20]
 8021258:	4b03      	ldr	r3, [pc, #12]	; (8021268 <__strftime+0x498>)
 802125a:	429a      	cmp	r2, r3
 802125c:	bfb8      	it	lt
 802125e:	f04f 39ff 	movlt.w	r9, #4294967295
 8021262:	e7e2      	b.n	802122a <__strftime+0x45a>
 8021264:	0803f8c8 	.word	0x0803f8c8
 8021268:	fffff894 	.word	0xfffff894
 802126c:	0803fb4a 	.word	0x0803fb4a
 8021270:	0803f87d 	.word	0x0803f87d
 8021274:	0803f875 	.word	0x0803f875
 8021278:	0803f86e 	.word	0x0803f86e
 802127c:	0803fe18 	.word	0x0803fe18
 8021280:	0803f87f 	.word	0x0803f87f
 8021284:	0803f88d 	.word	0x0803f88d
 8021288:	0803f883 	.word	0x0803f883
 802128c:	0803f896 	.word	0x0803f896
 8021290:	0803f892 	.word	0x0803f892
 8021294:	fffff895 	.word	0xfffff895
 8021298:	696b      	ldr	r3, [r5, #20]
 802129a:	9304      	str	r3, [sp, #16]
 802129c:	9a04      	ldr	r2, [sp, #16]
 802129e:	4bbd      	ldr	r3, [pc, #756]	; (8021594 <__strftime+0x7c4>)
 80212a0:	429a      	cmp	r2, r3
 80212a2:	bfac      	ite	ge
 80212a4:	2300      	movge	r3, #0
 80212a6:	2301      	movlt	r3, #1
 80212a8:	4628      	mov	r0, r5
 80212aa:	9305      	str	r3, [sp, #20]
 80212ac:	f7ff fd39 	bl	8020d22 <iso_year_adjust>
 80212b0:	9a04      	ldr	r2, [sp, #16]
 80212b2:	2a00      	cmp	r2, #0
 80212b4:	4603      	mov	r3, r0
 80212b6:	db3a      	blt.n	802132e <__strftime+0x55e>
 80212b8:	2264      	movs	r2, #100	; 0x64
 80212ba:	9904      	ldr	r1, [sp, #16]
 80212bc:	fb91 f2f2 	sdiv	r2, r1, r2
 80212c0:	3213      	adds	r2, #19
 80212c2:	6968      	ldr	r0, [r5, #20]
 80212c4:	2800      	cmp	r0, #0
 80212c6:	db3d      	blt.n	8021344 <__strftime+0x574>
 80212c8:	f04f 0c64 	mov.w	ip, #100	; 0x64
 80212cc:	fb90 fefc 	sdiv	lr, r0, ip
 80212d0:	fb0c 001e 	mls	r0, ip, lr, r0
 80212d4:	2b00      	cmp	r3, #0
 80212d6:	da44      	bge.n	8021362 <__strftime+0x592>
 80212d8:	f8df c2dc 	ldr.w	ip, [pc, #732]	; 80215b8 <__strftime+0x7e8>
 80212dc:	6969      	ldr	r1, [r5, #20]
 80212de:	4561      	cmp	r1, ip
 80212e0:	da01      	bge.n	80212e6 <__strftime+0x516>
 80212e2:	2301      	movs	r3, #1
 80212e4:	9305      	str	r3, [sp, #20]
 80212e6:	4403      	add	r3, r0
 80212e8:	1c59      	adds	r1, r3, #1
 80212ea:	d146      	bne.n	802137a <__strftime+0x5aa>
 80212ec:	3a01      	subs	r2, #1
 80212ee:	2363      	movs	r3, #99	; 0x63
 80212f0:	2064      	movs	r0, #100	; 0x64
 80212f2:	fb00 3202 	mla	r2, r0, r2, r3
 80212f6:	9b05      	ldr	r3, [sp, #20]
 80212f8:	2b00      	cmp	r3, #0
 80212fa:	d043      	beq.n	8021384 <__strftime+0x5b4>
 80212fc:	232d      	movs	r3, #45	; 0x2d
 80212fe:	f88d 3020 	strb.w	r3, [sp, #32]
 8021302:	f1b9 0f00 	cmp.w	r9, #0
 8021306:	d001      	beq.n	802130c <__strftime+0x53c>
 8021308:	f109 39ff 	add.w	r9, r9, #4294967295
 802130c:	f10d 0321 	add.w	r3, sp, #33	; 0x21
 8021310:	2125      	movs	r1, #37	; 0x25
 8021312:	7019      	strb	r1, [r3, #0]
 8021314:	f1ba 0f00 	cmp.w	sl, #0
 8021318:	d144      	bne.n	80213a4 <__strftime+0x5d4>
 802131a:	1c58      	adds	r0, r3, #1
 802131c:	499e      	ldr	r1, [pc, #632]	; (8021598 <__strftime+0x7c8>)
 802131e:	9204      	str	r2, [sp, #16]
 8021320:	f7ff fcf7 	bl	8020d12 <strcpy>
 8021324:	9a04      	ldr	r2, [sp, #16]
 8021326:	9200      	str	r2, [sp, #0]
 8021328:	464b      	mov	r3, r9
 802132a:	aa08      	add	r2, sp, #32
 802132c:	e09b      	b.n	8021466 <__strftime+0x696>
 802132e:	9b04      	ldr	r3, [sp, #16]
 8021330:	9006      	str	r0, [sp, #24]
 8021332:	f203 706c 	addw	r0, r3, #1900	; 0x76c
 8021336:	f000 fee5 	bl	8022104 <abs>
 802133a:	2264      	movs	r2, #100	; 0x64
 802133c:	9b06      	ldr	r3, [sp, #24]
 802133e:	fb90 f2f2 	sdiv	r2, r0, r2
 8021342:	e7be      	b.n	80212c2 <__strftime+0x4f2>
 8021344:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8021348:	e9cd 3206 	strd	r3, r2, [sp, #24]
 802134c:	f000 feda 	bl	8022104 <abs>
 8021350:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8021354:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8021358:	fb90 fefc 	sdiv	lr, r0, ip
 802135c:	fb0e 001c 	mls	r0, lr, ip, r0
 8021360:	e7b8      	b.n	80212d4 <__strftime+0x504>
 8021362:	d0c0      	beq.n	80212e6 <__strftime+0x516>
 8021364:	9904      	ldr	r1, [sp, #16]
 8021366:	f8df c22c 	ldr.w	ip, [pc, #556]	; 8021594 <__strftime+0x7c4>
 802136a:	4561      	cmp	r1, ip
 802136c:	bfae      	itee	ge
 802136e:	2100      	movge	r1, #0
 8021370:	2101      	movlt	r1, #1
 8021372:	f04f 33ff 	movlt.w	r3, #4294967295
 8021376:	9105      	str	r1, [sp, #20]
 8021378:	e7b5      	b.n	80212e6 <__strftime+0x516>
 802137a:	2b64      	cmp	r3, #100	; 0x64
 802137c:	bf04      	itt	eq
 802137e:	3201      	addeq	r2, #1
 8021380:	2300      	moveq	r3, #0
 8021382:	e7b5      	b.n	80212f0 <__strftime+0x520>
 8021384:	f1ba 0f2b 	cmp.w	sl, #43	; 0x2b
 8021388:	d110      	bne.n	80213ac <__strftime+0x5dc>
 802138a:	f242 730f 	movw	r3, #9999	; 0x270f
 802138e:	429a      	cmp	r2, r3
 8021390:	d90c      	bls.n	80213ac <__strftime+0x5dc>
 8021392:	f88d a020 	strb.w	sl, [sp, #32]
 8021396:	f1b9 0f00 	cmp.w	r9, #0
 802139a:	d1b5      	bne.n	8021308 <__strftime+0x538>
 802139c:	ab10      	add	r3, sp, #64	; 0x40
 802139e:	2125      	movs	r1, #37	; 0x25
 80213a0:	f803 1d1f 	strb.w	r1, [r3, #-31]!
 80213a4:	2130      	movs	r1, #48	; 0x30
 80213a6:	1c98      	adds	r0, r3, #2
 80213a8:	7059      	strb	r1, [r3, #1]
 80213aa:	e7b7      	b.n	802131c <__strftime+0x54c>
 80213ac:	ab08      	add	r3, sp, #32
 80213ae:	e7af      	b.n	8021310 <__strftime+0x540>
 80213b0:	487a      	ldr	r0, [pc, #488]	; (802159c <__strftime+0x7cc>)
 80213b2:	4a7b      	ldr	r2, [pc, #492]	; (80215a0 <__strftime+0x7d0>)
 80213b4:	68ab      	ldr	r3, [r5, #8]
 80213b6:	296b      	cmp	r1, #107	; 0x6b
 80213b8:	bf18      	it	ne
 80213ba:	4602      	movne	r2, r0
 80213bc:	e6c1      	b.n	8021142 <__strftime+0x372>
 80213be:	68ab      	ldr	r3, [r5, #8]
 80213c0:	220c      	movs	r2, #12
 80213c2:	b15b      	cbz	r3, 80213dc <__strftime+0x60c>
 80213c4:	4293      	cmp	r3, r2
 80213c6:	d003      	beq.n	80213d0 <__strftime+0x600>
 80213c8:	fb93 f0f2 	sdiv	r0, r3, r2
 80213cc:	fb02 3310 	mls	r3, r2, r0, r3
 80213d0:	4873      	ldr	r0, [pc, #460]	; (80215a0 <__strftime+0x7d0>)
 80213d2:	4a72      	ldr	r2, [pc, #456]	; (802159c <__strftime+0x7cc>)
 80213d4:	2949      	cmp	r1, #73	; 0x49
 80213d6:	bf18      	it	ne
 80213d8:	4602      	movne	r2, r0
 80213da:	e6b2      	b.n	8021142 <__strftime+0x372>
 80213dc:	4613      	mov	r3, r2
 80213de:	e7f7      	b.n	80213d0 <__strftime+0x600>
 80213e0:	69eb      	ldr	r3, [r5, #28]
 80213e2:	4a70      	ldr	r2, [pc, #448]	; (80215a4 <__strftime+0x7d4>)
 80213e4:	3301      	adds	r3, #1
 80213e6:	e6ac      	b.n	8021142 <__strftime+0x372>
 80213e8:	692b      	ldr	r3, [r5, #16]
 80213ea:	3301      	adds	r3, #1
 80213ec:	e728      	b.n	8021240 <__strftime+0x470>
 80213ee:	686b      	ldr	r3, [r5, #4]
 80213f0:	e726      	b.n	8021240 <__strftime+0x470>
 80213f2:	45a3      	cmp	fp, r4
 80213f4:	f67f ad1f 	bls.w	8020e36 <__strftime+0x66>
 80213f8:	230a      	movs	r3, #10
 80213fa:	553b      	strb	r3, [r7, r4]
 80213fc:	3401      	adds	r4, #1
 80213fe:	e5ed      	b.n	8020fdc <__strftime+0x20c>
 8021400:	68ab      	ldr	r3, [r5, #8]
 8021402:	2b0b      	cmp	r3, #11
 8021404:	bfcc      	ite	gt
 8021406:	22a4      	movgt	r2, #164	; 0xa4
 8021408:	22a0      	movle	r2, #160	; 0xa0
 802140a:	4b67      	ldr	r3, [pc, #412]	; (80215a8 <__strftime+0x7d8>)
 802140c:	4413      	add	r3, r2
 802140e:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8021412:	4648      	mov	r0, r9
 8021414:	f7de ff1e 	bl	8000254 <strlen>
 8021418:	eba9 0304 	sub.w	r3, r9, r4
 802141c:	eb04 0a00 	add.w	sl, r4, r0
 8021420:	45a2      	cmp	sl, r4
 8021422:	d101      	bne.n	8021428 <__strftime+0x658>
 8021424:	4654      	mov	r4, sl
 8021426:	e5d9      	b.n	8020fdc <__strftime+0x20c>
 8021428:	45a3      	cmp	fp, r4
 802142a:	f67f ad04 	bls.w	8020e36 <__strftime+0x66>
 802142e:	f898 2000 	ldrb.w	r2, [r8]
 8021432:	f813 9004 	ldrb.w	r9, [r3, r4]
 8021436:	2a50      	cmp	r2, #80	; 0x50
 8021438:	d10d      	bne.n	8021456 <__strftime+0x686>
 802143a:	9304      	str	r3, [sp, #16]
 802143c:	f7fe fa88 	bl	801f950 <__locale_ctype_ptr>
 8021440:	4448      	add	r0, r9
 8021442:	9b04      	ldr	r3, [sp, #16]
 8021444:	7842      	ldrb	r2, [r0, #1]
 8021446:	f002 0203 	and.w	r2, r2, #3
 802144a:	2a01      	cmp	r2, #1
 802144c:	bf08      	it	eq
 802144e:	f109 0920 	addeq.w	r9, r9, #32
 8021452:	fa5f f989 	uxtb.w	r9, r9
 8021456:	f807 9004 	strb.w	r9, [r7, r4]
 802145a:	3401      	adds	r4, #1
 802145c:	e7e0      	b.n	8021420 <__strftime+0x650>
 802145e:	686b      	ldr	r3, [r5, #4]
 8021460:	9300      	str	r3, [sp, #0]
 8021462:	4a52      	ldr	r2, [pc, #328]	; (80215ac <__strftime+0x7dc>)
 8021464:	68ab      	ldr	r3, [r5, #8]
 8021466:	1b31      	subs	r1, r6, r4
 8021468:	1938      	adds	r0, r7, r4
 802146a:	f7ff fb79 	bl	8020b60 <sniprintf>
 802146e:	e66c      	b.n	802114a <__strftime+0x37a>
 8021470:	6a2b      	ldr	r3, [r5, #32]
 8021472:	2b00      	cmp	r3, #0
 8021474:	db7c      	blt.n	8021570 <__strftime+0x7a0>
 8021476:	f000 fbdf 	bl	8021c38 <__tz_lock>
 802147a:	9b03      	ldr	r3, [sp, #12]
 802147c:	b90b      	cbnz	r3, 8021482 <__strftime+0x6b2>
 802147e:	f000 fbdd 	bl	8021c3c <_tzset_unlocked>
 8021482:	f001 fe3b 	bl	80230fc <__gettzinfo>
 8021486:	6a2b      	ldr	r3, [r5, #32]
 8021488:	2b00      	cmp	r3, #0
 802148a:	bfcc      	ite	gt
 802148c:	2350      	movgt	r3, #80	; 0x50
 802148e:	2328      	movle	r3, #40	; 0x28
 8021490:	58c3      	ldr	r3, [r0, r3]
 8021492:	425b      	negs	r3, r3
 8021494:	9304      	str	r3, [sp, #16]
 8021496:	f000 fbd0 	bl	8021c3a <__tz_unlock>
 802149a:	2301      	movs	r3, #1
 802149c:	9303      	str	r3, [sp, #12]
 802149e:	f8d5 c014 	ldr.w	ip, [r5, #20]
 80214a2:	193b      	adds	r3, r7, r4
 80214a4:	4662      	mov	r2, ip
 80214a6:	f1bc 0045 	subs.w	r0, ip, #69	; 0x45
 80214aa:	9305      	str	r3, [sp, #20]
 80214ac:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80214b0:	f143 31ff 	adc.w	r1, r3, #4294967295
 80214b4:	2800      	cmp	r0, #0
 80214b6:	f171 0e00 	sbcs.w	lr, r1, #0
 80214ba:	da03      	bge.n	80214c4 <__strftime+0x6f4>
 80214bc:	f1bc 0042 	subs.w	r0, ip, #66	; 0x42
 80214c0:	f143 31ff 	adc.w	r1, r3, #4294967295
 80214c4:	0883      	lsrs	r3, r0, #2
 80214c6:	ea43 7381 	orr.w	r3, r3, r1, lsl #30
 80214ca:	4699      	mov	r9, r3
 80214cc:	f10c 30ff 	add.w	r0, ip, #4294967295
 80214d0:	108b      	asrs	r3, r1, #2
 80214d2:	2164      	movs	r1, #100	; 0x64
 80214d4:	fb90 f1f1 	sdiv	r1, r0, r1
 80214d8:	ebb9 0201 	subs.w	r2, r9, r1
 80214dc:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
 80214e0:	f20c 102b 	addw	r0, ip, #299	; 0x12b
 80214e4:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80214e8:	fb90 f1f1 	sdiv	r1, r0, r1
 80214ec:	eb12 0901 	adds.w	r9, r2, r1
 80214f0:	eb43 7ae1 	adc.w	sl, r3, r1, asr #31
 80214f4:	f1ac 0c46 	sub.w	ip, ip, #70	; 0x46
 80214f8:	f240 116d 	movw	r1, #365	; 0x16d
 80214fc:	fb01 fc0c 	mul.w	ip, r1, ip
 8021500:	69e9      	ldr	r1, [r5, #28]
 8021502:	eb19 020c 	adds.w	r2, r9, ip
 8021506:	eb4a 73ec 	adc.w	r3, sl, ip, asr #31
 802150a:	eb12 0901 	adds.w	r9, r2, r1
 802150e:	f04f 0c18 	mov.w	ip, #24
 8021512:	eb43 7ae1 	adc.w	sl, r3, r1, asr #31
 8021516:	fba9 230c 	umull	r2, r3, r9, ip
 802151a:	4619      	mov	r1, r3
 802151c:	fb0c 130a 	mla	r3, ip, sl, r1
 8021520:	4619      	mov	r1, r3
 8021522:	68ab      	ldr	r3, [r5, #8]
 8021524:	4610      	mov	r0, r2
 8021526:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
 802152a:	18c0      	adds	r0, r0, r3
 802152c:	eb41 71e3 	adc.w	r1, r1, r3, asr #31
 8021530:	fba0 230c 	umull	r2, r3, r0, ip
 8021534:	fb0c 3301 	mla	r3, ip, r1, r3
 8021538:	6869      	ldr	r1, [r5, #4]
 802153a:	4691      	mov	r9, r2
 802153c:	eb19 0201 	adds.w	r2, r9, r1
 8021540:	eb43 73e1 	adc.w	r3, r3, r1, asr #31
 8021544:	fba2 010c 	umull	r0, r1, r2, ip
 8021548:	fb0c 1103 	mla	r1, ip, r3, r1
 802154c:	682b      	ldr	r3, [r5, #0]
 802154e:	4a18      	ldr	r2, [pc, #96]	; (80215b0 <__strftime+0x7e0>)
 8021550:	eb10 0903 	adds.w	r9, r0, r3
 8021554:	eb41 7ae3 	adc.w	sl, r1, r3, asr #31
 8021558:	9b04      	ldr	r3, [sp, #16]
 802155a:	ebb9 0003 	subs.w	r0, r9, r3
 802155e:	eb6a 71e3 	sbc.w	r1, sl, r3, asr #31
 8021562:	e9cd 0100 	strd	r0, r1, [sp]
 8021566:	1b31      	subs	r1, r6, r4
 8021568:	1938      	adds	r0, r7, r4
 802156a:	f7ff faf9 	bl	8020b60 <sniprintf>
 802156e:	e5ec      	b.n	802114a <__strftime+0x37a>
 8021570:	2300      	movs	r3, #0
 8021572:	9304      	str	r3, [sp, #16]
 8021574:	e793      	b.n	802149e <__strftime+0x6ce>
 8021576:	682b      	ldr	r3, [r5, #0]
 8021578:	e662      	b.n	8021240 <__strftime+0x470>
 802157a:	45a3      	cmp	fp, r4
 802157c:	f67f ac5b 	bls.w	8020e36 <__strftime+0x66>
 8021580:	2309      	movs	r3, #9
 8021582:	e73a      	b.n	80213fa <__strftime+0x62a>
 8021584:	682b      	ldr	r3, [r5, #0]
 8021586:	9301      	str	r3, [sp, #4]
 8021588:	686b      	ldr	r3, [r5, #4]
 802158a:	9300      	str	r3, [sp, #0]
 802158c:	4a09      	ldr	r2, [pc, #36]	; (80215b4 <__strftime+0x7e4>)
 802158e:	68ab      	ldr	r3, [r5, #8]
 8021590:	e5cc      	b.n	802112c <__strftime+0x35c>
 8021592:	bf00      	nop
 8021594:	fffff894 	.word	0xfffff894
 8021598:	0803f89e 	.word	0x0803f89e
 802159c:	0803f88d 	.word	0x0803f88d
 80215a0:	0803f87f 	.word	0x0803f87f
 80215a4:	0803f8a2 	.word	0x0803f8a2
 80215a8:	0803f8c8 	.word	0x0803f8c8
 80215ac:	0803f8b1 	.word	0x0803f8b1
 80215b0:	0803f8a7 	.word	0x0803f8a7
 80215b4:	0803f8ac 	.word	0x0803f8ac
 80215b8:	fffff895 	.word	0xfffff895
 80215bc:	45a3      	cmp	fp, r4
 80215be:	f67f ac3a 	bls.w	8020e36 <__strftime+0x66>
 80215c2:	69ab      	ldr	r3, [r5, #24]
 80215c4:	193a      	adds	r2, r7, r4
 80215c6:	3401      	adds	r4, #1
 80215c8:	b913      	cbnz	r3, 80215d0 <__strftime+0x800>
 80215ca:	2337      	movs	r3, #55	; 0x37
 80215cc:	7013      	strb	r3, [r2, #0]
 80215ce:	e505      	b.n	8020fdc <__strftime+0x20c>
 80215d0:	3330      	adds	r3, #48	; 0x30
 80215d2:	e7fb      	b.n	80215cc <__strftime+0x7fc>
 80215d4:	69eb      	ldr	r3, [r5, #28]
 80215d6:	69aa      	ldr	r2, [r5, #24]
 80215d8:	3307      	adds	r3, #7
 80215da:	1a9b      	subs	r3, r3, r2
 80215dc:	2207      	movs	r2, #7
 80215de:	fb93 f3f2 	sdiv	r3, r3, r2
 80215e2:	e62d      	b.n	8021240 <__strftime+0x470>
 80215e4:	4628      	mov	r0, r5
 80215e6:	f7ff fb9c 	bl	8020d22 <iso_year_adjust>
 80215ea:	69aa      	ldr	r2, [r5, #24]
 80215ec:	b132      	cbz	r2, 80215fc <__strftime+0x82c>
 80215ee:	3a01      	subs	r2, #1
 80215f0:	2800      	cmp	r0, #0
 80215f2:	dc28      	bgt.n	8021646 <__strftime+0x876>
 80215f4:	69eb      	ldr	r3, [r5, #28]
 80215f6:	d103      	bne.n	8021600 <__strftime+0x830>
 80215f8:	330a      	adds	r3, #10
 80215fa:	e7ee      	b.n	80215da <__strftime+0x80a>
 80215fc:	2206      	movs	r2, #6
 80215fe:	e7f7      	b.n	80215f0 <__strftime+0x820>
 8021600:	6968      	ldr	r0, [r5, #20]
 8021602:	2800      	cmp	r0, #0
 8021604:	eba2 0303 	sub.w	r3, r2, r3
 8021608:	f240 726b 	movw	r2, #1899	; 0x76b
 802160c:	bfa8      	it	ge
 802160e:	f06f 0264 	mvnge.w	r2, #100	; 0x64
 8021612:	4410      	add	r0, r2
 8021614:	0782      	lsls	r2, r0, #30
 8021616:	d105      	bne.n	8021624 <__strftime+0x854>
 8021618:	2264      	movs	r2, #100	; 0x64
 802161a:	fb90 f1f2 	sdiv	r1, r0, r2
 802161e:	fb02 0111 	mls	r1, r2, r1, r0
 8021622:	b971      	cbnz	r1, 8021642 <__strftime+0x872>
 8021624:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8021628:	fb90 f2f1 	sdiv	r2, r0, r1
 802162c:	fb01 0212 	mls	r2, r1, r2, r0
 8021630:	fab2 f282 	clz	r2, r2
 8021634:	0952      	lsrs	r2, r2, #5
 8021636:	1a9a      	subs	r2, r3, r2
 8021638:	2a04      	cmp	r2, #4
 802163a:	bfcc      	ite	gt
 802163c:	2334      	movgt	r3, #52	; 0x34
 802163e:	2335      	movle	r3, #53	; 0x35
 8021640:	e5fe      	b.n	8021240 <__strftime+0x470>
 8021642:	2201      	movs	r2, #1
 8021644:	e7f7      	b.n	8021636 <__strftime+0x866>
 8021646:	2301      	movs	r3, #1
 8021648:	e5fa      	b.n	8021240 <__strftime+0x470>
 802164a:	45a3      	cmp	fp, r4
 802164c:	f67f abf3 	bls.w	8020e36 <__strftime+0x66>
 8021650:	69ab      	ldr	r3, [r5, #24]
 8021652:	3330      	adds	r3, #48	; 0x30
 8021654:	e6d1      	b.n	80213fa <__strftime+0x62a>
 8021656:	69ab      	ldr	r3, [r5, #24]
 8021658:	b13b      	cbz	r3, 802166a <__strftime+0x89a>
 802165a:	3b01      	subs	r3, #1
 802165c:	69ea      	ldr	r2, [r5, #28]
 802165e:	3207      	adds	r2, #7
 8021660:	1ad2      	subs	r2, r2, r3
 8021662:	2307      	movs	r3, #7
 8021664:	fb92 f3f3 	sdiv	r3, r2, r3
 8021668:	e5ea      	b.n	8021240 <__strftime+0x470>
 802166a:	2306      	movs	r3, #6
 802166c:	e7f6      	b.n	802165c <__strftime+0x88c>
 802166e:	6968      	ldr	r0, [r5, #20]
 8021670:	2800      	cmp	r0, #0
 8021672:	db05      	blt.n	8021680 <__strftime+0x8b0>
 8021674:	2264      	movs	r2, #100	; 0x64
 8021676:	fb90 f3f2 	sdiv	r3, r0, r2
 802167a:	fb02 0313 	mls	r3, r2, r3, r0
 802167e:	e5df      	b.n	8021240 <__strftime+0x470>
 8021680:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8021684:	f000 fd3e 	bl	8022104 <abs>
 8021688:	2364      	movs	r3, #100	; 0x64
 802168a:	fb90 f2f3 	sdiv	r2, r0, r3
 802168e:	e7f4      	b.n	802167a <__strftime+0x8aa>
 8021690:	696b      	ldr	r3, [r5, #20]
 8021692:	4a52      	ldr	r2, [pc, #328]	; (80217dc <__strftime+0xa0c>)
 8021694:	4293      	cmp	r3, r2
 8021696:	da18      	bge.n	80216ca <__strftime+0x8fa>
 8021698:	212d      	movs	r1, #45	; 0x2d
 802169a:	f88d 1020 	strb.w	r1, [sp, #32]
 802169e:	1ad3      	subs	r3, r2, r3
 80216a0:	f1b9 0f00 	cmp.w	r9, #0
 80216a4:	d001      	beq.n	80216aa <__strftime+0x8da>
 80216a6:	f109 39ff 	add.w	r9, r9, #4294967295
 80216aa:	f10d 0221 	add.w	r2, sp, #33	; 0x21
 80216ae:	2125      	movs	r1, #37	; 0x25
 80216b0:	7011      	strb	r1, [r2, #0]
 80216b2:	f1ba 0f00 	cmp.w	sl, #0
 80216b6:	f040 8088 	bne.w	80217ca <__strftime+0x9fa>
 80216ba:	1c50      	adds	r0, r2, #1
 80216bc:	4948      	ldr	r1, [pc, #288]	; (80217e0 <__strftime+0xa10>)
 80216be:	9304      	str	r3, [sp, #16]
 80216c0:	f7ff fb27 	bl	8020d12 <strcpy>
 80216c4:	9b04      	ldr	r3, [sp, #16]
 80216c6:	9300      	str	r3, [sp, #0]
 80216c8:	e62e      	b.n	8021328 <__strftime+0x558>
 80216ca:	f1ba 0f2b 	cmp.w	sl, #43	; 0x2b
 80216ce:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 80216d2:	f040 8081 	bne.w	80217d8 <__strftime+0xa08>
 80216d6:	f242 720f 	movw	r2, #9999	; 0x270f
 80216da:	4293      	cmp	r3, r2
 80216dc:	d979      	bls.n	80217d2 <__strftime+0xa02>
 80216de:	f88d a020 	strb.w	sl, [sp, #32]
 80216e2:	e7dd      	b.n	80216a0 <__strftime+0x8d0>
 80216e4:	6a2b      	ldr	r3, [r5, #32]
 80216e6:	2b00      	cmp	r3, #0
 80216e8:	f6ff ac78 	blt.w	8020fdc <__strftime+0x20c>
 80216ec:	f000 faa4 	bl	8021c38 <__tz_lock>
 80216f0:	9b03      	ldr	r3, [sp, #12]
 80216f2:	b90b      	cbnz	r3, 80216f8 <__strftime+0x928>
 80216f4:	f000 faa2 	bl	8021c3c <_tzset_unlocked>
 80216f8:	f001 fd00 	bl	80230fc <__gettzinfo>
 80216fc:	6a2b      	ldr	r3, [r5, #32]
 80216fe:	2b00      	cmp	r3, #0
 8021700:	bfcc      	ite	gt
 8021702:	2350      	movgt	r3, #80	; 0x50
 8021704:	2328      	movle	r3, #40	; 0x28
 8021706:	eb07 0a04 	add.w	sl, r7, r4
 802170a:	58c3      	ldr	r3, [r0, r3]
 802170c:	f1c3 0900 	rsb	r9, r3, #0
 8021710:	f000 fa93 	bl	8021c3a <__tz_unlock>
 8021714:	233c      	movs	r3, #60	; 0x3c
 8021716:	1b31      	subs	r1, r6, r4
 8021718:	fb99 f0f3 	sdiv	r0, r9, r3
 802171c:	9104      	str	r1, [sp, #16]
 802171e:	9303      	str	r3, [sp, #12]
 8021720:	f001 fd9e 	bl	8023260 <labs>
 8021724:	9b03      	ldr	r3, [sp, #12]
 8021726:	fb90 f2f3 	sdiv	r2, r0, r3
 802172a:	fb02 0013 	mls	r0, r2, r3, r0
 802172e:	9000      	str	r0, [sp, #0]
 8021730:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8021734:	4a2b      	ldr	r2, [pc, #172]	; (80217e4 <__strftime+0xa14>)
 8021736:	fb99 f3f3 	sdiv	r3, r9, r3
 802173a:	9904      	ldr	r1, [sp, #16]
 802173c:	4650      	mov	r0, sl
 802173e:	f7ff fa0f 	bl	8020b60 <sniprintf>
 8021742:	2800      	cmp	r0, #0
 8021744:	f6ff ab77 	blt.w	8020e36 <__strftime+0x66>
 8021748:	4404      	add	r4, r0
 802174a:	42a6      	cmp	r6, r4
 802174c:	f67f ab73 	bls.w	8020e36 <__strftime+0x66>
 8021750:	2301      	movs	r3, #1
 8021752:	9303      	str	r3, [sp, #12]
 8021754:	e442      	b.n	8020fdc <__strftime+0x20c>
 8021756:	6a2b      	ldr	r3, [r5, #32]
 8021758:	2b00      	cmp	r3, #0
 802175a:	f6ff ac3f 	blt.w	8020fdc <__strftime+0x20c>
 802175e:	f000 fa6b 	bl	8021c38 <__tz_lock>
 8021762:	9b03      	ldr	r3, [sp, #12]
 8021764:	b90b      	cbnz	r3, 802176a <__strftime+0x99a>
 8021766:	f000 fa69 	bl	8021c3c <_tzset_unlocked>
 802176a:	6a2b      	ldr	r3, [r5, #32]
 802176c:	4a1e      	ldr	r2, [pc, #120]	; (80217e8 <__strftime+0xa18>)
 802176e:	2b00      	cmp	r3, #0
 8021770:	bfd4      	ite	le
 8021772:	2300      	movle	r3, #0
 8021774:	2301      	movgt	r3, #1
 8021776:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 802177a:	4648      	mov	r0, r9
 802177c:	f7de fd6a 	bl	8000254 <strlen>
 8021780:	eba9 0904 	sub.w	r9, r9, r4
 8021784:	eb04 0a00 	add.w	sl, r4, r0
 8021788:	45a2      	cmp	sl, r4
 802178a:	d103      	bne.n	8021794 <__strftime+0x9c4>
 802178c:	f000 fa55 	bl	8021c3a <__tz_unlock>
 8021790:	4654      	mov	r4, sl
 8021792:	e7dd      	b.n	8021750 <__strftime+0x980>
 8021794:	45a3      	cmp	fp, r4
 8021796:	d904      	bls.n	80217a2 <__strftime+0x9d2>
 8021798:	f819 3004 	ldrb.w	r3, [r9, r4]
 802179c:	553b      	strb	r3, [r7, r4]
 802179e:	3401      	adds	r4, #1
 80217a0:	e7f2      	b.n	8021788 <__strftime+0x9b8>
 80217a2:	f000 fa4a 	bl	8021c3a <__tz_unlock>
 80217a6:	f7ff bb46 	b.w	8020e36 <__strftime+0x66>
 80217aa:	45a3      	cmp	fp, r4
 80217ac:	f67f ab43 	bls.w	8020e36 <__strftime+0x66>
 80217b0:	2325      	movs	r3, #37	; 0x25
 80217b2:	e622      	b.n	80213fa <__strftime+0x62a>
 80217b4:	b10e      	cbz	r6, 80217ba <__strftime+0x9ea>
 80217b6:	2300      	movs	r3, #0
 80217b8:	553b      	strb	r3, [r7, r4]
 80217ba:	4620      	mov	r0, r4
 80217bc:	b011      	add	sp, #68	; 0x44
 80217be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80217c2:	2225      	movs	r2, #37	; 0x25
 80217c4:	f88d 2020 	strb.w	r2, [sp, #32]
 80217c8:	aa08      	add	r2, sp, #32
 80217ca:	2130      	movs	r1, #48	; 0x30
 80217cc:	1c90      	adds	r0, r2, #2
 80217ce:	7051      	strb	r1, [r2, #1]
 80217d0:	e774      	b.n	80216bc <__strftime+0x8ec>
 80217d2:	f1b9 0f00 	cmp.w	r9, #0
 80217d6:	d1f4      	bne.n	80217c2 <__strftime+0x9f2>
 80217d8:	aa08      	add	r2, sp, #32
 80217da:	e768      	b.n	80216ae <__strftime+0x8de>
 80217dc:	fffff894 	.word	0xfffff894
 80217e0:	0803f89e 	.word	0x0803f89e
 80217e4:	0803f8bb 	.word	0x0803f8bb
 80217e8:	20000620 	.word	0x20000620

080217ec <strftime>:
 80217ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80217ee:	4c06      	ldr	r4, [pc, #24]	; (8021808 <strftime+0x1c>)
 80217f0:	4d06      	ldr	r5, [pc, #24]	; (802180c <strftime+0x20>)
 80217f2:	6824      	ldr	r4, [r4, #0]
 80217f4:	6a24      	ldr	r4, [r4, #32]
 80217f6:	2c00      	cmp	r4, #0
 80217f8:	bf08      	it	eq
 80217fa:	462c      	moveq	r4, r5
 80217fc:	9400      	str	r4, [sp, #0]
 80217fe:	f7ff fae7 	bl	8020dd0 <__strftime>
 8021802:	b003      	add	sp, #12
 8021804:	bd30      	pop	{r4, r5, pc}
 8021806:	bf00      	nop
 8021808:	20000450 	.word	0x20000450
 802180c:	200004b4 	.word	0x200004b4

08021810 <strncmp>:
 8021810:	b510      	push	{r4, lr}
 8021812:	b16a      	cbz	r2, 8021830 <strncmp+0x20>
 8021814:	3901      	subs	r1, #1
 8021816:	1884      	adds	r4, r0, r2
 8021818:	f810 3b01 	ldrb.w	r3, [r0], #1
 802181c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8021820:	4293      	cmp	r3, r2
 8021822:	d103      	bne.n	802182c <strncmp+0x1c>
 8021824:	42a0      	cmp	r0, r4
 8021826:	d001      	beq.n	802182c <strncmp+0x1c>
 8021828:	2b00      	cmp	r3, #0
 802182a:	d1f5      	bne.n	8021818 <strncmp+0x8>
 802182c:	1a98      	subs	r0, r3, r2
 802182e:	bd10      	pop	{r4, pc}
 8021830:	4610      	mov	r0, r2
 8021832:	e7fc      	b.n	802182e <strncmp+0x1e>

08021834 <strncpy>:
 8021834:	b570      	push	{r4, r5, r6, lr}
 8021836:	3901      	subs	r1, #1
 8021838:	4604      	mov	r4, r0
 802183a:	b902      	cbnz	r2, 802183e <strncpy+0xa>
 802183c:	bd70      	pop	{r4, r5, r6, pc}
 802183e:	4623      	mov	r3, r4
 8021840:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8021844:	f803 5b01 	strb.w	r5, [r3], #1
 8021848:	1e56      	subs	r6, r2, #1
 802184a:	b92d      	cbnz	r5, 8021858 <strncpy+0x24>
 802184c:	4414      	add	r4, r2
 802184e:	42a3      	cmp	r3, r4
 8021850:	d0f4      	beq.n	802183c <strncpy+0x8>
 8021852:	f803 5b01 	strb.w	r5, [r3], #1
 8021856:	e7fa      	b.n	802184e <strncpy+0x1a>
 8021858:	461c      	mov	r4, r3
 802185a:	4632      	mov	r2, r6
 802185c:	e7ed      	b.n	802183a <strncpy+0x6>

0802185e <_strtol_l.isra.0>:
 802185e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021862:	4680      	mov	r8, r0
 8021864:	4689      	mov	r9, r1
 8021866:	4692      	mov	sl, r2
 8021868:	461e      	mov	r6, r3
 802186a:	460f      	mov	r7, r1
 802186c:	463d      	mov	r5, r7
 802186e:	9808      	ldr	r0, [sp, #32]
 8021870:	f815 4b01 	ldrb.w	r4, [r5], #1
 8021874:	f7fe f868 	bl	801f948 <__locale_ctype_ptr_l>
 8021878:	4420      	add	r0, r4
 802187a:	7843      	ldrb	r3, [r0, #1]
 802187c:	f013 0308 	ands.w	r3, r3, #8
 8021880:	d132      	bne.n	80218e8 <_strtol_l.isra.0+0x8a>
 8021882:	2c2d      	cmp	r4, #45	; 0x2d
 8021884:	d132      	bne.n	80218ec <_strtol_l.isra.0+0x8e>
 8021886:	787c      	ldrb	r4, [r7, #1]
 8021888:	1cbd      	adds	r5, r7, #2
 802188a:	2201      	movs	r2, #1
 802188c:	2e00      	cmp	r6, #0
 802188e:	d05d      	beq.n	802194c <_strtol_l.isra.0+0xee>
 8021890:	2e10      	cmp	r6, #16
 8021892:	d109      	bne.n	80218a8 <_strtol_l.isra.0+0x4a>
 8021894:	2c30      	cmp	r4, #48	; 0x30
 8021896:	d107      	bne.n	80218a8 <_strtol_l.isra.0+0x4a>
 8021898:	782b      	ldrb	r3, [r5, #0]
 802189a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 802189e:	2b58      	cmp	r3, #88	; 0x58
 80218a0:	d14f      	bne.n	8021942 <_strtol_l.isra.0+0xe4>
 80218a2:	786c      	ldrb	r4, [r5, #1]
 80218a4:	2610      	movs	r6, #16
 80218a6:	3502      	adds	r5, #2
 80218a8:	2a00      	cmp	r2, #0
 80218aa:	bf14      	ite	ne
 80218ac:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80218b0:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80218b4:	2700      	movs	r7, #0
 80218b6:	fbb1 fcf6 	udiv	ip, r1, r6
 80218ba:	4638      	mov	r0, r7
 80218bc:	fb06 1e1c 	mls	lr, r6, ip, r1
 80218c0:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80218c4:	2b09      	cmp	r3, #9
 80218c6:	d817      	bhi.n	80218f8 <_strtol_l.isra.0+0x9a>
 80218c8:	461c      	mov	r4, r3
 80218ca:	42a6      	cmp	r6, r4
 80218cc:	dd23      	ble.n	8021916 <_strtol_l.isra.0+0xb8>
 80218ce:	1c7b      	adds	r3, r7, #1
 80218d0:	d007      	beq.n	80218e2 <_strtol_l.isra.0+0x84>
 80218d2:	4584      	cmp	ip, r0
 80218d4:	d31c      	bcc.n	8021910 <_strtol_l.isra.0+0xb2>
 80218d6:	d101      	bne.n	80218dc <_strtol_l.isra.0+0x7e>
 80218d8:	45a6      	cmp	lr, r4
 80218da:	db19      	blt.n	8021910 <_strtol_l.isra.0+0xb2>
 80218dc:	fb00 4006 	mla	r0, r0, r6, r4
 80218e0:	2701      	movs	r7, #1
 80218e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80218e6:	e7eb      	b.n	80218c0 <_strtol_l.isra.0+0x62>
 80218e8:	462f      	mov	r7, r5
 80218ea:	e7bf      	b.n	802186c <_strtol_l.isra.0+0xe>
 80218ec:	2c2b      	cmp	r4, #43	; 0x2b
 80218ee:	bf04      	itt	eq
 80218f0:	1cbd      	addeq	r5, r7, #2
 80218f2:	787c      	ldrbeq	r4, [r7, #1]
 80218f4:	461a      	mov	r2, r3
 80218f6:	e7c9      	b.n	802188c <_strtol_l.isra.0+0x2e>
 80218f8:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80218fc:	2b19      	cmp	r3, #25
 80218fe:	d801      	bhi.n	8021904 <_strtol_l.isra.0+0xa6>
 8021900:	3c37      	subs	r4, #55	; 0x37
 8021902:	e7e2      	b.n	80218ca <_strtol_l.isra.0+0x6c>
 8021904:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8021908:	2b19      	cmp	r3, #25
 802190a:	d804      	bhi.n	8021916 <_strtol_l.isra.0+0xb8>
 802190c:	3c57      	subs	r4, #87	; 0x57
 802190e:	e7dc      	b.n	80218ca <_strtol_l.isra.0+0x6c>
 8021910:	f04f 37ff 	mov.w	r7, #4294967295
 8021914:	e7e5      	b.n	80218e2 <_strtol_l.isra.0+0x84>
 8021916:	1c7b      	adds	r3, r7, #1
 8021918:	d108      	bne.n	802192c <_strtol_l.isra.0+0xce>
 802191a:	2322      	movs	r3, #34	; 0x22
 802191c:	f8c8 3000 	str.w	r3, [r8]
 8021920:	4608      	mov	r0, r1
 8021922:	f1ba 0f00 	cmp.w	sl, #0
 8021926:	d107      	bne.n	8021938 <_strtol_l.isra.0+0xda>
 8021928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802192c:	b102      	cbz	r2, 8021930 <_strtol_l.isra.0+0xd2>
 802192e:	4240      	negs	r0, r0
 8021930:	f1ba 0f00 	cmp.w	sl, #0
 8021934:	d0f8      	beq.n	8021928 <_strtol_l.isra.0+0xca>
 8021936:	b10f      	cbz	r7, 802193c <_strtol_l.isra.0+0xde>
 8021938:	f105 39ff 	add.w	r9, r5, #4294967295
 802193c:	f8ca 9000 	str.w	r9, [sl]
 8021940:	e7f2      	b.n	8021928 <_strtol_l.isra.0+0xca>
 8021942:	2430      	movs	r4, #48	; 0x30
 8021944:	2e00      	cmp	r6, #0
 8021946:	d1af      	bne.n	80218a8 <_strtol_l.isra.0+0x4a>
 8021948:	2608      	movs	r6, #8
 802194a:	e7ad      	b.n	80218a8 <_strtol_l.isra.0+0x4a>
 802194c:	2c30      	cmp	r4, #48	; 0x30
 802194e:	d0a3      	beq.n	8021898 <_strtol_l.isra.0+0x3a>
 8021950:	260a      	movs	r6, #10
 8021952:	e7a9      	b.n	80218a8 <_strtol_l.isra.0+0x4a>

08021954 <_strtol_r>:
 8021954:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8021956:	4c06      	ldr	r4, [pc, #24]	; (8021970 <_strtol_r+0x1c>)
 8021958:	4d06      	ldr	r5, [pc, #24]	; (8021974 <_strtol_r+0x20>)
 802195a:	6824      	ldr	r4, [r4, #0]
 802195c:	6a24      	ldr	r4, [r4, #32]
 802195e:	2c00      	cmp	r4, #0
 8021960:	bf08      	it	eq
 8021962:	462c      	moveq	r4, r5
 8021964:	9400      	str	r4, [sp, #0]
 8021966:	f7ff ff7a 	bl	802185e <_strtol_l.isra.0>
 802196a:	b003      	add	sp, #12
 802196c:	bd30      	pop	{r4, r5, pc}
 802196e:	bf00      	nop
 8021970:	20000450 	.word	0x20000450
 8021974:	200004b4 	.word	0x200004b4

08021978 <strtol>:
 8021978:	4b08      	ldr	r3, [pc, #32]	; (802199c <strtol+0x24>)
 802197a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 802197c:	681c      	ldr	r4, [r3, #0]
 802197e:	4d08      	ldr	r5, [pc, #32]	; (80219a0 <strtol+0x28>)
 8021980:	6a23      	ldr	r3, [r4, #32]
 8021982:	2b00      	cmp	r3, #0
 8021984:	bf08      	it	eq
 8021986:	462b      	moveq	r3, r5
 8021988:	9300      	str	r3, [sp, #0]
 802198a:	4613      	mov	r3, r2
 802198c:	460a      	mov	r2, r1
 802198e:	4601      	mov	r1, r0
 8021990:	4620      	mov	r0, r4
 8021992:	f7ff ff64 	bl	802185e <_strtol_l.isra.0>
 8021996:	b003      	add	sp, #12
 8021998:	bd30      	pop	{r4, r5, pc}
 802199a:	bf00      	nop
 802199c:	20000450 	.word	0x20000450
 80219a0:	200004b4 	.word	0x200004b4

080219a4 <_strtoul_l.isra.0>:
 80219a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80219a8:	4680      	mov	r8, r0
 80219aa:	4689      	mov	r9, r1
 80219ac:	4692      	mov	sl, r2
 80219ae:	461e      	mov	r6, r3
 80219b0:	460f      	mov	r7, r1
 80219b2:	463d      	mov	r5, r7
 80219b4:	9808      	ldr	r0, [sp, #32]
 80219b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80219ba:	f7fd ffc5 	bl	801f948 <__locale_ctype_ptr_l>
 80219be:	4420      	add	r0, r4
 80219c0:	7843      	ldrb	r3, [r0, #1]
 80219c2:	f013 0308 	ands.w	r3, r3, #8
 80219c6:	d130      	bne.n	8021a2a <_strtoul_l.isra.0+0x86>
 80219c8:	2c2d      	cmp	r4, #45	; 0x2d
 80219ca:	d130      	bne.n	8021a2e <_strtoul_l.isra.0+0x8a>
 80219cc:	787c      	ldrb	r4, [r7, #1]
 80219ce:	1cbd      	adds	r5, r7, #2
 80219d0:	2101      	movs	r1, #1
 80219d2:	2e00      	cmp	r6, #0
 80219d4:	d05c      	beq.n	8021a90 <_strtoul_l.isra.0+0xec>
 80219d6:	2e10      	cmp	r6, #16
 80219d8:	d109      	bne.n	80219ee <_strtoul_l.isra.0+0x4a>
 80219da:	2c30      	cmp	r4, #48	; 0x30
 80219dc:	d107      	bne.n	80219ee <_strtoul_l.isra.0+0x4a>
 80219de:	782b      	ldrb	r3, [r5, #0]
 80219e0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80219e4:	2b58      	cmp	r3, #88	; 0x58
 80219e6:	d14e      	bne.n	8021a86 <_strtoul_l.isra.0+0xe2>
 80219e8:	786c      	ldrb	r4, [r5, #1]
 80219ea:	2610      	movs	r6, #16
 80219ec:	3502      	adds	r5, #2
 80219ee:	f04f 32ff 	mov.w	r2, #4294967295
 80219f2:	2300      	movs	r3, #0
 80219f4:	fbb2 f2f6 	udiv	r2, r2, r6
 80219f8:	fb06 fc02 	mul.w	ip, r6, r2
 80219fc:	ea6f 0c0c 	mvn.w	ip, ip
 8021a00:	4618      	mov	r0, r3
 8021a02:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8021a06:	2f09      	cmp	r7, #9
 8021a08:	d817      	bhi.n	8021a3a <_strtoul_l.isra.0+0x96>
 8021a0a:	463c      	mov	r4, r7
 8021a0c:	42a6      	cmp	r6, r4
 8021a0e:	dd23      	ble.n	8021a58 <_strtoul_l.isra.0+0xb4>
 8021a10:	2b00      	cmp	r3, #0
 8021a12:	db1e      	blt.n	8021a52 <_strtoul_l.isra.0+0xae>
 8021a14:	4282      	cmp	r2, r0
 8021a16:	d31c      	bcc.n	8021a52 <_strtoul_l.isra.0+0xae>
 8021a18:	d101      	bne.n	8021a1e <_strtoul_l.isra.0+0x7a>
 8021a1a:	45a4      	cmp	ip, r4
 8021a1c:	db19      	blt.n	8021a52 <_strtoul_l.isra.0+0xae>
 8021a1e:	fb00 4006 	mla	r0, r0, r6, r4
 8021a22:	2301      	movs	r3, #1
 8021a24:	f815 4b01 	ldrb.w	r4, [r5], #1
 8021a28:	e7eb      	b.n	8021a02 <_strtoul_l.isra.0+0x5e>
 8021a2a:	462f      	mov	r7, r5
 8021a2c:	e7c1      	b.n	80219b2 <_strtoul_l.isra.0+0xe>
 8021a2e:	2c2b      	cmp	r4, #43	; 0x2b
 8021a30:	bf04      	itt	eq
 8021a32:	1cbd      	addeq	r5, r7, #2
 8021a34:	787c      	ldrbeq	r4, [r7, #1]
 8021a36:	4619      	mov	r1, r3
 8021a38:	e7cb      	b.n	80219d2 <_strtoul_l.isra.0+0x2e>
 8021a3a:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8021a3e:	2f19      	cmp	r7, #25
 8021a40:	d801      	bhi.n	8021a46 <_strtoul_l.isra.0+0xa2>
 8021a42:	3c37      	subs	r4, #55	; 0x37
 8021a44:	e7e2      	b.n	8021a0c <_strtoul_l.isra.0+0x68>
 8021a46:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8021a4a:	2f19      	cmp	r7, #25
 8021a4c:	d804      	bhi.n	8021a58 <_strtoul_l.isra.0+0xb4>
 8021a4e:	3c57      	subs	r4, #87	; 0x57
 8021a50:	e7dc      	b.n	8021a0c <_strtoul_l.isra.0+0x68>
 8021a52:	f04f 33ff 	mov.w	r3, #4294967295
 8021a56:	e7e5      	b.n	8021a24 <_strtoul_l.isra.0+0x80>
 8021a58:	2b00      	cmp	r3, #0
 8021a5a:	da09      	bge.n	8021a70 <_strtoul_l.isra.0+0xcc>
 8021a5c:	2322      	movs	r3, #34	; 0x22
 8021a5e:	f8c8 3000 	str.w	r3, [r8]
 8021a62:	f04f 30ff 	mov.w	r0, #4294967295
 8021a66:	f1ba 0f00 	cmp.w	sl, #0
 8021a6a:	d107      	bne.n	8021a7c <_strtoul_l.isra.0+0xd8>
 8021a6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021a70:	b101      	cbz	r1, 8021a74 <_strtoul_l.isra.0+0xd0>
 8021a72:	4240      	negs	r0, r0
 8021a74:	f1ba 0f00 	cmp.w	sl, #0
 8021a78:	d0f8      	beq.n	8021a6c <_strtoul_l.isra.0+0xc8>
 8021a7a:	b10b      	cbz	r3, 8021a80 <_strtoul_l.isra.0+0xdc>
 8021a7c:	f105 39ff 	add.w	r9, r5, #4294967295
 8021a80:	f8ca 9000 	str.w	r9, [sl]
 8021a84:	e7f2      	b.n	8021a6c <_strtoul_l.isra.0+0xc8>
 8021a86:	2430      	movs	r4, #48	; 0x30
 8021a88:	2e00      	cmp	r6, #0
 8021a8a:	d1b0      	bne.n	80219ee <_strtoul_l.isra.0+0x4a>
 8021a8c:	2608      	movs	r6, #8
 8021a8e:	e7ae      	b.n	80219ee <_strtoul_l.isra.0+0x4a>
 8021a90:	2c30      	cmp	r4, #48	; 0x30
 8021a92:	d0a4      	beq.n	80219de <_strtoul_l.isra.0+0x3a>
 8021a94:	260a      	movs	r6, #10
 8021a96:	e7aa      	b.n	80219ee <_strtoul_l.isra.0+0x4a>

08021a98 <_strtoul_r>:
 8021a98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8021a9a:	4c06      	ldr	r4, [pc, #24]	; (8021ab4 <_strtoul_r+0x1c>)
 8021a9c:	4d06      	ldr	r5, [pc, #24]	; (8021ab8 <_strtoul_r+0x20>)
 8021a9e:	6824      	ldr	r4, [r4, #0]
 8021aa0:	6a24      	ldr	r4, [r4, #32]
 8021aa2:	2c00      	cmp	r4, #0
 8021aa4:	bf08      	it	eq
 8021aa6:	462c      	moveq	r4, r5
 8021aa8:	9400      	str	r4, [sp, #0]
 8021aaa:	f7ff ff7b 	bl	80219a4 <_strtoul_l.isra.0>
 8021aae:	b003      	add	sp, #12
 8021ab0:	bd30      	pop	{r4, r5, pc}
 8021ab2:	bf00      	nop
 8021ab4:	20000450 	.word	0x20000450
 8021ab8:	200004b4 	.word	0x200004b4

08021abc <strtoul>:
 8021abc:	4b08      	ldr	r3, [pc, #32]	; (8021ae0 <strtoul+0x24>)
 8021abe:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8021ac0:	681c      	ldr	r4, [r3, #0]
 8021ac2:	4d08      	ldr	r5, [pc, #32]	; (8021ae4 <strtoul+0x28>)
 8021ac4:	6a23      	ldr	r3, [r4, #32]
 8021ac6:	2b00      	cmp	r3, #0
 8021ac8:	bf08      	it	eq
 8021aca:	462b      	moveq	r3, r5
 8021acc:	9300      	str	r3, [sp, #0]
 8021ace:	4613      	mov	r3, r2
 8021ad0:	460a      	mov	r2, r1
 8021ad2:	4601      	mov	r1, r0
 8021ad4:	4620      	mov	r0, r4
 8021ad6:	f7ff ff65 	bl	80219a4 <_strtoul_l.isra.0>
 8021ada:	b003      	add	sp, #12
 8021adc:	bd30      	pop	{r4, r5, pc}
 8021ade:	bf00      	nop
 8021ae0:	20000450 	.word	0x20000450
 8021ae4:	200004b4 	.word	0x200004b4

08021ae8 <__tzcalc_limits>:
 8021ae8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021aec:	4680      	mov	r8, r0
 8021aee:	f001 fb05 	bl	80230fc <__gettzinfo>
 8021af2:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8021af6:	4598      	cmp	r8, r3
 8021af8:	f340 8098 	ble.w	8021c2c <__tzcalc_limits+0x144>
 8021afc:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 8021b00:	4443      	add	r3, r8
 8021b02:	109b      	asrs	r3, r3, #2
 8021b04:	f240 126d 	movw	r2, #365	; 0x16d
 8021b08:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 8021b0c:	fb02 3505 	mla	r5, r2, r5, r3
 8021b10:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8021b14:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 8021b18:	fb93 f3f2 	sdiv	r3, r3, r2
 8021b1c:	441d      	add	r5, r3
 8021b1e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8021b22:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 8021b26:	fb98 f7f3 	sdiv	r7, r8, r3
 8021b2a:	fb03 8717 	mls	r7, r3, r7, r8
 8021b2e:	4442      	add	r2, r8
 8021b30:	fab7 fc87 	clz	ip, r7
 8021b34:	fb92 f2f3 	sdiv	r2, r2, r3
 8021b38:	f008 0303 	and.w	r3, r8, #3
 8021b3c:	4415      	add	r5, r2
 8021b3e:	2264      	movs	r2, #100	; 0x64
 8021b40:	f8c0 8004 	str.w	r8, [r0, #4]
 8021b44:	fb98 f6f2 	sdiv	r6, r8, r2
 8021b48:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8021b4c:	fb02 8616 	mls	r6, r2, r6, r8
 8021b50:	4604      	mov	r4, r0
 8021b52:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 8021b56:	9300      	str	r3, [sp, #0]
 8021b58:	f04f 0e07 	mov.w	lr, #7
 8021b5c:	7a22      	ldrb	r2, [r4, #8]
 8021b5e:	6963      	ldr	r3, [r4, #20]
 8021b60:	2a4a      	cmp	r2, #74	; 0x4a
 8021b62:	d128      	bne.n	8021bb6 <__tzcalc_limits+0xce>
 8021b64:	9900      	ldr	r1, [sp, #0]
 8021b66:	18ea      	adds	r2, r5, r3
 8021b68:	b901      	cbnz	r1, 8021b6c <__tzcalc_limits+0x84>
 8021b6a:	b906      	cbnz	r6, 8021b6e <__tzcalc_limits+0x86>
 8021b6c:	bb0f      	cbnz	r7, 8021bb2 <__tzcalc_limits+0xca>
 8021b6e:	2b3b      	cmp	r3, #59	; 0x3b
 8021b70:	bfd4      	ite	le
 8021b72:	2300      	movle	r3, #0
 8021b74:	2301      	movgt	r3, #1
 8021b76:	4413      	add	r3, r2
 8021b78:	1e5a      	subs	r2, r3, #1
 8021b7a:	69a3      	ldr	r3, [r4, #24]
 8021b7c:	492c      	ldr	r1, [pc, #176]	; (8021c30 <__tzcalc_limits+0x148>)
 8021b7e:	fb01 3202 	mla	r2, r1, r2, r3
 8021b82:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8021b84:	4413      	add	r3, r2
 8021b86:	461a      	mov	r2, r3
 8021b88:	17db      	asrs	r3, r3, #31
 8021b8a:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8021b8e:	3428      	adds	r4, #40	; 0x28
 8021b90:	45a3      	cmp	fp, r4
 8021b92:	d1e3      	bne.n	8021b5c <__tzcalc_limits+0x74>
 8021b94:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 8021b98:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 8021b9c:	4294      	cmp	r4, r2
 8021b9e:	eb75 0303 	sbcs.w	r3, r5, r3
 8021ba2:	bfb4      	ite	lt
 8021ba4:	2301      	movlt	r3, #1
 8021ba6:	2300      	movge	r3, #0
 8021ba8:	6003      	str	r3, [r0, #0]
 8021baa:	2001      	movs	r0, #1
 8021bac:	b003      	add	sp, #12
 8021bae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021bb2:	2300      	movs	r3, #0
 8021bb4:	e7df      	b.n	8021b76 <__tzcalc_limits+0x8e>
 8021bb6:	2a44      	cmp	r2, #68	; 0x44
 8021bb8:	d101      	bne.n	8021bbe <__tzcalc_limits+0xd6>
 8021bba:	18ea      	adds	r2, r5, r3
 8021bbc:	e7dd      	b.n	8021b7a <__tzcalc_limits+0x92>
 8021bbe:	9a00      	ldr	r2, [sp, #0]
 8021bc0:	bb72      	cbnz	r2, 8021c20 <__tzcalc_limits+0x138>
 8021bc2:	2e00      	cmp	r6, #0
 8021bc4:	bf0c      	ite	eq
 8021bc6:	46e1      	moveq	r9, ip
 8021bc8:	f04f 0901 	movne.w	r9, #1
 8021bcc:	2230      	movs	r2, #48	; 0x30
 8021bce:	fb02 f909 	mul.w	r9, r2, r9
 8021bd2:	68e2      	ldr	r2, [r4, #12]
 8021bd4:	9201      	str	r2, [sp, #4]
 8021bd6:	f04f 0800 	mov.w	r8, #0
 8021bda:	462a      	mov	r2, r5
 8021bdc:	f108 0801 	add.w	r8, r8, #1
 8021be0:	4914      	ldr	r1, [pc, #80]	; (8021c34 <__tzcalc_limits+0x14c>)
 8021be2:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
 8021be6:	448a      	add	sl, r1
 8021be8:	9901      	ldr	r1, [sp, #4]
 8021bea:	f85a ac04 	ldr.w	sl, [sl, #-4]
 8021bee:	4541      	cmp	r1, r8
 8021bf0:	dc18      	bgt.n	8021c24 <__tzcalc_limits+0x13c>
 8021bf2:	f102 0804 	add.w	r8, r2, #4
 8021bf6:	fb98 f9fe 	sdiv	r9, r8, lr
 8021bfa:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 8021bfe:	eba8 0909 	sub.w	r9, r8, r9
 8021c02:	ebb3 0909 	subs.w	r9, r3, r9
 8021c06:	6923      	ldr	r3, [r4, #16]
 8021c08:	f103 33ff 	add.w	r3, r3, #4294967295
 8021c0c:	bf48      	it	mi
 8021c0e:	f109 0907 	addmi.w	r9, r9, #7
 8021c12:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8021c16:	444b      	add	r3, r9
 8021c18:	4553      	cmp	r3, sl
 8021c1a:	da05      	bge.n	8021c28 <__tzcalc_limits+0x140>
 8021c1c:	441a      	add	r2, r3
 8021c1e:	e7ac      	b.n	8021b7a <__tzcalc_limits+0x92>
 8021c20:	46e1      	mov	r9, ip
 8021c22:	e7d3      	b.n	8021bcc <__tzcalc_limits+0xe4>
 8021c24:	4452      	add	r2, sl
 8021c26:	e7d9      	b.n	8021bdc <__tzcalc_limits+0xf4>
 8021c28:	3b07      	subs	r3, #7
 8021c2a:	e7f5      	b.n	8021c18 <__tzcalc_limits+0x130>
 8021c2c:	2000      	movs	r0, #0
 8021c2e:	e7bd      	b.n	8021bac <__tzcalc_limits+0xc4>
 8021c30:	00015180 	.word	0x00015180
 8021c34:	0803f7dc 	.word	0x0803f7dc

08021c38 <__tz_lock>:
 8021c38:	4770      	bx	lr

08021c3a <__tz_unlock>:
 8021c3a:	4770      	bx	lr

08021c3c <_tzset_unlocked>:
 8021c3c:	4b01      	ldr	r3, [pc, #4]	; (8021c44 <_tzset_unlocked+0x8>)
 8021c3e:	6818      	ldr	r0, [r3, #0]
 8021c40:	f000 b802 	b.w	8021c48 <_tzset_unlocked_r>
 8021c44:	20000450 	.word	0x20000450

08021c48 <_tzset_unlocked_r>:
 8021c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021c4c:	b08d      	sub	sp, #52	; 0x34
 8021c4e:	4607      	mov	r7, r0
 8021c50:	f001 fa54 	bl	80230fc <__gettzinfo>
 8021c54:	49af      	ldr	r1, [pc, #700]	; (8021f14 <_tzset_unlocked_r+0x2cc>)
 8021c56:	4eb0      	ldr	r6, [pc, #704]	; (8021f18 <_tzset_unlocked_r+0x2d0>)
 8021c58:	4605      	mov	r5, r0
 8021c5a:	4638      	mov	r0, r7
 8021c5c:	f001 fa46 	bl	80230ec <_getenv_r>
 8021c60:	4604      	mov	r4, r0
 8021c62:	b970      	cbnz	r0, 8021c82 <_tzset_unlocked_r+0x3a>
 8021c64:	4bad      	ldr	r3, [pc, #692]	; (8021f1c <_tzset_unlocked_r+0x2d4>)
 8021c66:	4aae      	ldr	r2, [pc, #696]	; (8021f20 <_tzset_unlocked_r+0x2d8>)
 8021c68:	6018      	str	r0, [r3, #0]
 8021c6a:	4bae      	ldr	r3, [pc, #696]	; (8021f24 <_tzset_unlocked_r+0x2dc>)
 8021c6c:	6018      	str	r0, [r3, #0]
 8021c6e:	4bae      	ldr	r3, [pc, #696]	; (8021f28 <_tzset_unlocked_r+0x2e0>)
 8021c70:	6830      	ldr	r0, [r6, #0]
 8021c72:	e9c3 2200 	strd	r2, r2, [r3]
 8021c76:	f7fd fe81 	bl	801f97c <free>
 8021c7a:	6034      	str	r4, [r6, #0]
 8021c7c:	b00d      	add	sp, #52	; 0x34
 8021c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021c82:	6831      	ldr	r1, [r6, #0]
 8021c84:	2900      	cmp	r1, #0
 8021c86:	d15f      	bne.n	8021d48 <_tzset_unlocked_r+0x100>
 8021c88:	6830      	ldr	r0, [r6, #0]
 8021c8a:	f7fd fe77 	bl	801f97c <free>
 8021c8e:	4620      	mov	r0, r4
 8021c90:	f7de fae0 	bl	8000254 <strlen>
 8021c94:	1c41      	adds	r1, r0, #1
 8021c96:	4638      	mov	r0, r7
 8021c98:	f7fe f9a8 	bl	801ffec <_malloc_r>
 8021c9c:	6030      	str	r0, [r6, #0]
 8021c9e:	2800      	cmp	r0, #0
 8021ca0:	d157      	bne.n	8021d52 <_tzset_unlocked_r+0x10a>
 8021ca2:	7823      	ldrb	r3, [r4, #0]
 8021ca4:	4aa1      	ldr	r2, [pc, #644]	; (8021f2c <_tzset_unlocked_r+0x2e4>)
 8021ca6:	49a2      	ldr	r1, [pc, #648]	; (8021f30 <_tzset_unlocked_r+0x2e8>)
 8021ca8:	2b3a      	cmp	r3, #58	; 0x3a
 8021caa:	bf08      	it	eq
 8021cac:	3401      	addeq	r4, #1
 8021cae:	ae0a      	add	r6, sp, #40	; 0x28
 8021cb0:	4633      	mov	r3, r6
 8021cb2:	4620      	mov	r0, r4
 8021cb4:	f7fe ffa8 	bl	8020c08 <siscanf>
 8021cb8:	2800      	cmp	r0, #0
 8021cba:	dddf      	ble.n	8021c7c <_tzset_unlocked_r+0x34>
 8021cbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021cbe:	18e7      	adds	r7, r4, r3
 8021cc0:	5ce3      	ldrb	r3, [r4, r3]
 8021cc2:	2b2d      	cmp	r3, #45	; 0x2d
 8021cc4:	d149      	bne.n	8021d5a <_tzset_unlocked_r+0x112>
 8021cc6:	3701      	adds	r7, #1
 8021cc8:	f04f 34ff 	mov.w	r4, #4294967295
 8021ccc:	f10d 0a20 	add.w	sl, sp, #32
 8021cd0:	f10d 0b1e 	add.w	fp, sp, #30
 8021cd4:	f04f 0800 	mov.w	r8, #0
 8021cd8:	9603      	str	r6, [sp, #12]
 8021cda:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 8021cde:	f8cd b000 	str.w	fp, [sp]
 8021ce2:	4633      	mov	r3, r6
 8021ce4:	aa07      	add	r2, sp, #28
 8021ce6:	4993      	ldr	r1, [pc, #588]	; (8021f34 <_tzset_unlocked_r+0x2ec>)
 8021ce8:	f8ad 801e 	strh.w	r8, [sp, #30]
 8021cec:	4638      	mov	r0, r7
 8021cee:	f8ad 8020 	strh.w	r8, [sp, #32]
 8021cf2:	f7fe ff89 	bl	8020c08 <siscanf>
 8021cf6:	4540      	cmp	r0, r8
 8021cf8:	ddc0      	ble.n	8021c7c <_tzset_unlocked_r+0x34>
 8021cfa:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8021cfe:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8021d02:	f8df 923c 	ldr.w	r9, [pc, #572]	; 8021f40 <_tzset_unlocked_r+0x2f8>
 8021d06:	213c      	movs	r1, #60	; 0x3c
 8021d08:	fb01 2203 	mla	r2, r1, r3, r2
 8021d0c:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8021d10:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8021d14:	fb01 2303 	mla	r3, r1, r3, r2
 8021d18:	435c      	muls	r4, r3
 8021d1a:	62ac      	str	r4, [r5, #40]	; 0x28
 8021d1c:	4c82      	ldr	r4, [pc, #520]	; (8021f28 <_tzset_unlocked_r+0x2e0>)
 8021d1e:	4b83      	ldr	r3, [pc, #524]	; (8021f2c <_tzset_unlocked_r+0x2e4>)
 8021d20:	6023      	str	r3, [r4, #0]
 8021d22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021d24:	4982      	ldr	r1, [pc, #520]	; (8021f30 <_tzset_unlocked_r+0x2e8>)
 8021d26:	441f      	add	r7, r3
 8021d28:	464a      	mov	r2, r9
 8021d2a:	4633      	mov	r3, r6
 8021d2c:	4638      	mov	r0, r7
 8021d2e:	f7fe ff6b 	bl	8020c08 <siscanf>
 8021d32:	4540      	cmp	r0, r8
 8021d34:	dc16      	bgt.n	8021d64 <_tzset_unlocked_r+0x11c>
 8021d36:	6823      	ldr	r3, [r4, #0]
 8021d38:	6063      	str	r3, [r4, #4]
 8021d3a:	4b78      	ldr	r3, [pc, #480]	; (8021f1c <_tzset_unlocked_r+0x2d4>)
 8021d3c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8021d3e:	601a      	str	r2, [r3, #0]
 8021d40:	4b78      	ldr	r3, [pc, #480]	; (8021f24 <_tzset_unlocked_r+0x2dc>)
 8021d42:	f8c3 8000 	str.w	r8, [r3]
 8021d46:	e799      	b.n	8021c7c <_tzset_unlocked_r+0x34>
 8021d48:	f7de fa7a 	bl	8000240 <strcmp>
 8021d4c:	2800      	cmp	r0, #0
 8021d4e:	d095      	beq.n	8021c7c <_tzset_unlocked_r+0x34>
 8021d50:	e79a      	b.n	8021c88 <_tzset_unlocked_r+0x40>
 8021d52:	4621      	mov	r1, r4
 8021d54:	f7fe ffdd 	bl	8020d12 <strcpy>
 8021d58:	e7a3      	b.n	8021ca2 <_tzset_unlocked_r+0x5a>
 8021d5a:	2b2b      	cmp	r3, #43	; 0x2b
 8021d5c:	bf08      	it	eq
 8021d5e:	3701      	addeq	r7, #1
 8021d60:	2401      	movs	r4, #1
 8021d62:	e7b3      	b.n	8021ccc <_tzset_unlocked_r+0x84>
 8021d64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021d66:	f8c4 9004 	str.w	r9, [r4, #4]
 8021d6a:	18fc      	adds	r4, r7, r3
 8021d6c:	5cfb      	ldrb	r3, [r7, r3]
 8021d6e:	2b2d      	cmp	r3, #45	; 0x2d
 8021d70:	f040 808b 	bne.w	8021e8a <_tzset_unlocked_r+0x242>
 8021d74:	3401      	adds	r4, #1
 8021d76:	f04f 37ff 	mov.w	r7, #4294967295
 8021d7a:	2300      	movs	r3, #0
 8021d7c:	f8ad 301c 	strh.w	r3, [sp, #28]
 8021d80:	f8ad 301e 	strh.w	r3, [sp, #30]
 8021d84:	f8ad 3020 	strh.w	r3, [sp, #32]
 8021d88:	930a      	str	r3, [sp, #40]	; 0x28
 8021d8a:	e9cd a602 	strd	sl, r6, [sp, #8]
 8021d8e:	e9cd b600 	strd	fp, r6, [sp]
 8021d92:	4633      	mov	r3, r6
 8021d94:	aa07      	add	r2, sp, #28
 8021d96:	4967      	ldr	r1, [pc, #412]	; (8021f34 <_tzset_unlocked_r+0x2ec>)
 8021d98:	4620      	mov	r0, r4
 8021d9a:	f7fe ff35 	bl	8020c08 <siscanf>
 8021d9e:	2800      	cmp	r0, #0
 8021da0:	dc78      	bgt.n	8021e94 <_tzset_unlocked_r+0x24c>
 8021da2:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8021da4:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 8021da8:	652b      	str	r3, [r5, #80]	; 0x50
 8021daa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021dac:	462f      	mov	r7, r5
 8021dae:	441c      	add	r4, r3
 8021db0:	f04f 0900 	mov.w	r9, #0
 8021db4:	7823      	ldrb	r3, [r4, #0]
 8021db6:	2b2c      	cmp	r3, #44	; 0x2c
 8021db8:	bf08      	it	eq
 8021dba:	3401      	addeq	r4, #1
 8021dbc:	f894 8000 	ldrb.w	r8, [r4]
 8021dc0:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8021dc4:	d179      	bne.n	8021eba <_tzset_unlocked_r+0x272>
 8021dc6:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8021dca:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8021dce:	ab09      	add	r3, sp, #36	; 0x24
 8021dd0:	9300      	str	r3, [sp, #0]
 8021dd2:	9603      	str	r6, [sp, #12]
 8021dd4:	4633      	mov	r3, r6
 8021dd6:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8021dda:	4957      	ldr	r1, [pc, #348]	; (8021f38 <_tzset_unlocked_r+0x2f0>)
 8021ddc:	4620      	mov	r0, r4
 8021dde:	f7fe ff13 	bl	8020c08 <siscanf>
 8021de2:	2803      	cmp	r0, #3
 8021de4:	f47f af4a 	bne.w	8021c7c <_tzset_unlocked_r+0x34>
 8021de8:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8021dec:	1e4b      	subs	r3, r1, #1
 8021dee:	2b0b      	cmp	r3, #11
 8021df0:	f63f af44 	bhi.w	8021c7c <_tzset_unlocked_r+0x34>
 8021df4:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8021df8:	1e53      	subs	r3, r2, #1
 8021dfa:	2b04      	cmp	r3, #4
 8021dfc:	f63f af3e 	bhi.w	8021c7c <_tzset_unlocked_r+0x34>
 8021e00:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8021e04:	2b06      	cmp	r3, #6
 8021e06:	f63f af39 	bhi.w	8021c7c <_tzset_unlocked_r+0x34>
 8021e0a:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8021e0e:	f887 8008 	strb.w	r8, [r7, #8]
 8021e12:	617b      	str	r3, [r7, #20]
 8021e14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021e16:	eb04 0803 	add.w	r8, r4, r3
 8021e1a:	2302      	movs	r3, #2
 8021e1c:	f8ad 301c 	strh.w	r3, [sp, #28]
 8021e20:	2300      	movs	r3, #0
 8021e22:	f8ad 301e 	strh.w	r3, [sp, #30]
 8021e26:	f8ad 3020 	strh.w	r3, [sp, #32]
 8021e2a:	930a      	str	r3, [sp, #40]	; 0x28
 8021e2c:	f898 3000 	ldrb.w	r3, [r8]
 8021e30:	2b2f      	cmp	r3, #47	; 0x2f
 8021e32:	d109      	bne.n	8021e48 <_tzset_unlocked_r+0x200>
 8021e34:	e9cd a602 	strd	sl, r6, [sp, #8]
 8021e38:	e9cd b600 	strd	fp, r6, [sp]
 8021e3c:	4633      	mov	r3, r6
 8021e3e:	aa07      	add	r2, sp, #28
 8021e40:	493e      	ldr	r1, [pc, #248]	; (8021f3c <_tzset_unlocked_r+0x2f4>)
 8021e42:	4640      	mov	r0, r8
 8021e44:	f7fe fee0 	bl	8020c08 <siscanf>
 8021e48:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8021e4c:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8021e50:	213c      	movs	r1, #60	; 0x3c
 8021e52:	fb01 2203 	mla	r2, r1, r3, r2
 8021e56:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8021e5a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8021e5e:	fb01 2303 	mla	r3, r1, r3, r2
 8021e62:	61bb      	str	r3, [r7, #24]
 8021e64:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8021e66:	3728      	adds	r7, #40	; 0x28
 8021e68:	4444      	add	r4, r8
 8021e6a:	f1b9 0f00 	cmp.w	r9, #0
 8021e6e:	d021      	beq.n	8021eb4 <_tzset_unlocked_r+0x26c>
 8021e70:	6868      	ldr	r0, [r5, #4]
 8021e72:	f7ff fe39 	bl	8021ae8 <__tzcalc_limits>
 8021e76:	4b29      	ldr	r3, [pc, #164]	; (8021f1c <_tzset_unlocked_r+0x2d4>)
 8021e78:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8021e7a:	601a      	str	r2, [r3, #0]
 8021e7c:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8021e7e:	1a9b      	subs	r3, r3, r2
 8021e80:	4a28      	ldr	r2, [pc, #160]	; (8021f24 <_tzset_unlocked_r+0x2dc>)
 8021e82:	bf18      	it	ne
 8021e84:	2301      	movne	r3, #1
 8021e86:	6013      	str	r3, [r2, #0]
 8021e88:	e6f8      	b.n	8021c7c <_tzset_unlocked_r+0x34>
 8021e8a:	2b2b      	cmp	r3, #43	; 0x2b
 8021e8c:	bf08      	it	eq
 8021e8e:	3401      	addeq	r4, #1
 8021e90:	2701      	movs	r7, #1
 8021e92:	e772      	b.n	8021d7a <_tzset_unlocked_r+0x132>
 8021e94:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8021e98:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8021e9c:	213c      	movs	r1, #60	; 0x3c
 8021e9e:	fb01 2203 	mla	r2, r1, r3, r2
 8021ea2:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8021ea6:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8021eaa:	fb01 2303 	mla	r3, r1, r3, r2
 8021eae:	435f      	muls	r7, r3
 8021eb0:	652f      	str	r7, [r5, #80]	; 0x50
 8021eb2:	e77a      	b.n	8021daa <_tzset_unlocked_r+0x162>
 8021eb4:	f04f 0901 	mov.w	r9, #1
 8021eb8:	e77c      	b.n	8021db4 <_tzset_unlocked_r+0x16c>
 8021eba:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8021ebe:	bf06      	itte	eq
 8021ec0:	3401      	addeq	r4, #1
 8021ec2:	4643      	moveq	r3, r8
 8021ec4:	2344      	movne	r3, #68	; 0x44
 8021ec6:	220a      	movs	r2, #10
 8021ec8:	a90b      	add	r1, sp, #44	; 0x2c
 8021eca:	4620      	mov	r0, r4
 8021ecc:	9305      	str	r3, [sp, #20]
 8021ece:	f7ff fdf5 	bl	8021abc <strtoul>
 8021ed2:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8021ed6:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8021eda:	45a0      	cmp	r8, r4
 8021edc:	9b05      	ldr	r3, [sp, #20]
 8021ede:	d114      	bne.n	8021f0a <_tzset_unlocked_r+0x2c2>
 8021ee0:	234d      	movs	r3, #77	; 0x4d
 8021ee2:	f1b9 0f00 	cmp.w	r9, #0
 8021ee6:	d107      	bne.n	8021ef8 <_tzset_unlocked_r+0x2b0>
 8021ee8:	722b      	strb	r3, [r5, #8]
 8021eea:	2103      	movs	r1, #3
 8021eec:	2302      	movs	r3, #2
 8021eee:	e9c5 1303 	strd	r1, r3, [r5, #12]
 8021ef2:	f8c5 9014 	str.w	r9, [r5, #20]
 8021ef6:	e790      	b.n	8021e1a <_tzset_unlocked_r+0x1d2>
 8021ef8:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 8021efc:	220b      	movs	r2, #11
 8021efe:	2301      	movs	r3, #1
 8021f00:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 8021f04:	2300      	movs	r3, #0
 8021f06:	63eb      	str	r3, [r5, #60]	; 0x3c
 8021f08:	e787      	b.n	8021e1a <_tzset_unlocked_r+0x1d2>
 8021f0a:	b280      	uxth	r0, r0
 8021f0c:	723b      	strb	r3, [r7, #8]
 8021f0e:	6178      	str	r0, [r7, #20]
 8021f10:	e783      	b.n	8021e1a <_tzset_unlocked_r+0x1d2>
 8021f12:	bf00      	nop
 8021f14:	0803faef 	.word	0x0803faef
 8021f18:	20022720 	.word	0x20022720
 8021f1c:	20022728 	.word	0x20022728
 8021f20:	0803faf2 	.word	0x0803faf2
 8021f24:	20022724 	.word	0x20022724
 8021f28:	20000620 	.word	0x20000620
 8021f2c:	20022713 	.word	0x20022713
 8021f30:	0803faf6 	.word	0x0803faf6
 8021f34:	0803fb19 	.word	0x0803fb19
 8021f38:	0803fb05 	.word	0x0803fb05
 8021f3c:	0803fb18 	.word	0x0803fb18
 8021f40:	20022708 	.word	0x20022708

08021f44 <__swbuf_r>:
 8021f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021f46:	460e      	mov	r6, r1
 8021f48:	4614      	mov	r4, r2
 8021f4a:	4605      	mov	r5, r0
 8021f4c:	b118      	cbz	r0, 8021f56 <__swbuf_r+0x12>
 8021f4e:	6983      	ldr	r3, [r0, #24]
 8021f50:	b90b      	cbnz	r3, 8021f56 <__swbuf_r+0x12>
 8021f52:	f001 f805 	bl	8022f60 <__sinit>
 8021f56:	4b21      	ldr	r3, [pc, #132]	; (8021fdc <__swbuf_r+0x98>)
 8021f58:	429c      	cmp	r4, r3
 8021f5a:	d12a      	bne.n	8021fb2 <__swbuf_r+0x6e>
 8021f5c:	686c      	ldr	r4, [r5, #4]
 8021f5e:	69a3      	ldr	r3, [r4, #24]
 8021f60:	60a3      	str	r3, [r4, #8]
 8021f62:	89a3      	ldrh	r3, [r4, #12]
 8021f64:	071a      	lsls	r2, r3, #28
 8021f66:	d52e      	bpl.n	8021fc6 <__swbuf_r+0x82>
 8021f68:	6923      	ldr	r3, [r4, #16]
 8021f6a:	b363      	cbz	r3, 8021fc6 <__swbuf_r+0x82>
 8021f6c:	6923      	ldr	r3, [r4, #16]
 8021f6e:	6820      	ldr	r0, [r4, #0]
 8021f70:	1ac0      	subs	r0, r0, r3
 8021f72:	6963      	ldr	r3, [r4, #20]
 8021f74:	b2f6      	uxtb	r6, r6
 8021f76:	4283      	cmp	r3, r0
 8021f78:	4637      	mov	r7, r6
 8021f7a:	dc04      	bgt.n	8021f86 <__swbuf_r+0x42>
 8021f7c:	4621      	mov	r1, r4
 8021f7e:	4628      	mov	r0, r5
 8021f80:	f000 ff84 	bl	8022e8c <_fflush_r>
 8021f84:	bb28      	cbnz	r0, 8021fd2 <__swbuf_r+0x8e>
 8021f86:	68a3      	ldr	r3, [r4, #8]
 8021f88:	3b01      	subs	r3, #1
 8021f8a:	60a3      	str	r3, [r4, #8]
 8021f8c:	6823      	ldr	r3, [r4, #0]
 8021f8e:	1c5a      	adds	r2, r3, #1
 8021f90:	6022      	str	r2, [r4, #0]
 8021f92:	701e      	strb	r6, [r3, #0]
 8021f94:	6963      	ldr	r3, [r4, #20]
 8021f96:	3001      	adds	r0, #1
 8021f98:	4283      	cmp	r3, r0
 8021f9a:	d004      	beq.n	8021fa6 <__swbuf_r+0x62>
 8021f9c:	89a3      	ldrh	r3, [r4, #12]
 8021f9e:	07db      	lsls	r3, r3, #31
 8021fa0:	d519      	bpl.n	8021fd6 <__swbuf_r+0x92>
 8021fa2:	2e0a      	cmp	r6, #10
 8021fa4:	d117      	bne.n	8021fd6 <__swbuf_r+0x92>
 8021fa6:	4621      	mov	r1, r4
 8021fa8:	4628      	mov	r0, r5
 8021faa:	f000 ff6f 	bl	8022e8c <_fflush_r>
 8021fae:	b190      	cbz	r0, 8021fd6 <__swbuf_r+0x92>
 8021fb0:	e00f      	b.n	8021fd2 <__swbuf_r+0x8e>
 8021fb2:	4b0b      	ldr	r3, [pc, #44]	; (8021fe0 <__swbuf_r+0x9c>)
 8021fb4:	429c      	cmp	r4, r3
 8021fb6:	d101      	bne.n	8021fbc <__swbuf_r+0x78>
 8021fb8:	68ac      	ldr	r4, [r5, #8]
 8021fba:	e7d0      	b.n	8021f5e <__swbuf_r+0x1a>
 8021fbc:	4b09      	ldr	r3, [pc, #36]	; (8021fe4 <__swbuf_r+0xa0>)
 8021fbe:	429c      	cmp	r4, r3
 8021fc0:	bf08      	it	eq
 8021fc2:	68ec      	ldreq	r4, [r5, #12]
 8021fc4:	e7cb      	b.n	8021f5e <__swbuf_r+0x1a>
 8021fc6:	4621      	mov	r1, r4
 8021fc8:	4628      	mov	r0, r5
 8021fca:	f000 f82d 	bl	8022028 <__swsetup_r>
 8021fce:	2800      	cmp	r0, #0
 8021fd0:	d0cc      	beq.n	8021f6c <__swbuf_r+0x28>
 8021fd2:	f04f 37ff 	mov.w	r7, #4294967295
 8021fd6:	4638      	mov	r0, r7
 8021fd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8021fda:	bf00      	nop
 8021fdc:	0803fcb4 	.word	0x0803fcb4
 8021fe0:	0803fcd4 	.word	0x0803fcd4
 8021fe4:	0803fc94 	.word	0x0803fc94

08021fe8 <__ascii_wctomb>:
 8021fe8:	b149      	cbz	r1, 8021ffe <__ascii_wctomb+0x16>
 8021fea:	2aff      	cmp	r2, #255	; 0xff
 8021fec:	bf85      	ittet	hi
 8021fee:	238a      	movhi	r3, #138	; 0x8a
 8021ff0:	6003      	strhi	r3, [r0, #0]
 8021ff2:	700a      	strbls	r2, [r1, #0]
 8021ff4:	f04f 30ff 	movhi.w	r0, #4294967295
 8021ff8:	bf98      	it	ls
 8021ffa:	2001      	movls	r0, #1
 8021ffc:	4770      	bx	lr
 8021ffe:	4608      	mov	r0, r1
 8022000:	4770      	bx	lr
	...

08022004 <_write_r>:
 8022004:	b538      	push	{r3, r4, r5, lr}
 8022006:	4c07      	ldr	r4, [pc, #28]	; (8022024 <_write_r+0x20>)
 8022008:	4605      	mov	r5, r0
 802200a:	4608      	mov	r0, r1
 802200c:	4611      	mov	r1, r2
 802200e:	2200      	movs	r2, #0
 8022010:	6022      	str	r2, [r4, #0]
 8022012:	461a      	mov	r2, r3
 8022014:	f7df fdc4 	bl	8001ba0 <_write>
 8022018:	1c43      	adds	r3, r0, #1
 802201a:	d102      	bne.n	8022022 <_write_r+0x1e>
 802201c:	6823      	ldr	r3, [r4, #0]
 802201e:	b103      	cbz	r3, 8022022 <_write_r+0x1e>
 8022020:	602b      	str	r3, [r5, #0]
 8022022:	bd38      	pop	{r3, r4, r5, pc}
 8022024:	20036278 	.word	0x20036278

08022028 <__swsetup_r>:
 8022028:	4b32      	ldr	r3, [pc, #200]	; (80220f4 <__swsetup_r+0xcc>)
 802202a:	b570      	push	{r4, r5, r6, lr}
 802202c:	681d      	ldr	r5, [r3, #0]
 802202e:	4606      	mov	r6, r0
 8022030:	460c      	mov	r4, r1
 8022032:	b125      	cbz	r5, 802203e <__swsetup_r+0x16>
 8022034:	69ab      	ldr	r3, [r5, #24]
 8022036:	b913      	cbnz	r3, 802203e <__swsetup_r+0x16>
 8022038:	4628      	mov	r0, r5
 802203a:	f000 ff91 	bl	8022f60 <__sinit>
 802203e:	4b2e      	ldr	r3, [pc, #184]	; (80220f8 <__swsetup_r+0xd0>)
 8022040:	429c      	cmp	r4, r3
 8022042:	d10f      	bne.n	8022064 <__swsetup_r+0x3c>
 8022044:	686c      	ldr	r4, [r5, #4]
 8022046:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802204a:	b29a      	uxth	r2, r3
 802204c:	0715      	lsls	r5, r2, #28
 802204e:	d42c      	bmi.n	80220aa <__swsetup_r+0x82>
 8022050:	06d0      	lsls	r0, r2, #27
 8022052:	d411      	bmi.n	8022078 <__swsetup_r+0x50>
 8022054:	2209      	movs	r2, #9
 8022056:	6032      	str	r2, [r6, #0]
 8022058:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802205c:	81a3      	strh	r3, [r4, #12]
 802205e:	f04f 30ff 	mov.w	r0, #4294967295
 8022062:	e03e      	b.n	80220e2 <__swsetup_r+0xba>
 8022064:	4b25      	ldr	r3, [pc, #148]	; (80220fc <__swsetup_r+0xd4>)
 8022066:	429c      	cmp	r4, r3
 8022068:	d101      	bne.n	802206e <__swsetup_r+0x46>
 802206a:	68ac      	ldr	r4, [r5, #8]
 802206c:	e7eb      	b.n	8022046 <__swsetup_r+0x1e>
 802206e:	4b24      	ldr	r3, [pc, #144]	; (8022100 <__swsetup_r+0xd8>)
 8022070:	429c      	cmp	r4, r3
 8022072:	bf08      	it	eq
 8022074:	68ec      	ldreq	r4, [r5, #12]
 8022076:	e7e6      	b.n	8022046 <__swsetup_r+0x1e>
 8022078:	0751      	lsls	r1, r2, #29
 802207a:	d512      	bpl.n	80220a2 <__swsetup_r+0x7a>
 802207c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802207e:	b141      	cbz	r1, 8022092 <__swsetup_r+0x6a>
 8022080:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8022084:	4299      	cmp	r1, r3
 8022086:	d002      	beq.n	802208e <__swsetup_r+0x66>
 8022088:	4630      	mov	r0, r6
 802208a:	f7fd ff61 	bl	801ff50 <_free_r>
 802208e:	2300      	movs	r3, #0
 8022090:	6363      	str	r3, [r4, #52]	; 0x34
 8022092:	89a3      	ldrh	r3, [r4, #12]
 8022094:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8022098:	81a3      	strh	r3, [r4, #12]
 802209a:	2300      	movs	r3, #0
 802209c:	6063      	str	r3, [r4, #4]
 802209e:	6923      	ldr	r3, [r4, #16]
 80220a0:	6023      	str	r3, [r4, #0]
 80220a2:	89a3      	ldrh	r3, [r4, #12]
 80220a4:	f043 0308 	orr.w	r3, r3, #8
 80220a8:	81a3      	strh	r3, [r4, #12]
 80220aa:	6923      	ldr	r3, [r4, #16]
 80220ac:	b94b      	cbnz	r3, 80220c2 <__swsetup_r+0x9a>
 80220ae:	89a3      	ldrh	r3, [r4, #12]
 80220b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80220b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80220b8:	d003      	beq.n	80220c2 <__swsetup_r+0x9a>
 80220ba:	4621      	mov	r1, r4
 80220bc:	4630      	mov	r0, r6
 80220be:	f001 f917 	bl	80232f0 <__smakebuf_r>
 80220c2:	89a2      	ldrh	r2, [r4, #12]
 80220c4:	f012 0301 	ands.w	r3, r2, #1
 80220c8:	d00c      	beq.n	80220e4 <__swsetup_r+0xbc>
 80220ca:	2300      	movs	r3, #0
 80220cc:	60a3      	str	r3, [r4, #8]
 80220ce:	6963      	ldr	r3, [r4, #20]
 80220d0:	425b      	negs	r3, r3
 80220d2:	61a3      	str	r3, [r4, #24]
 80220d4:	6923      	ldr	r3, [r4, #16]
 80220d6:	b953      	cbnz	r3, 80220ee <__swsetup_r+0xc6>
 80220d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80220dc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80220e0:	d1ba      	bne.n	8022058 <__swsetup_r+0x30>
 80220e2:	bd70      	pop	{r4, r5, r6, pc}
 80220e4:	0792      	lsls	r2, r2, #30
 80220e6:	bf58      	it	pl
 80220e8:	6963      	ldrpl	r3, [r4, #20]
 80220ea:	60a3      	str	r3, [r4, #8]
 80220ec:	e7f2      	b.n	80220d4 <__swsetup_r+0xac>
 80220ee:	2000      	movs	r0, #0
 80220f0:	e7f7      	b.n	80220e2 <__swsetup_r+0xba>
 80220f2:	bf00      	nop
 80220f4:	20000450 	.word	0x20000450
 80220f8:	0803fcb4 	.word	0x0803fcb4
 80220fc:	0803fcd4 	.word	0x0803fcd4
 8022100:	0803fc94 	.word	0x0803fc94

08022104 <abs>:
 8022104:	2800      	cmp	r0, #0
 8022106:	bfb8      	it	lt
 8022108:	4240      	neglt	r0, r0
 802210a:	4770      	bx	lr

0802210c <asctime>:
 802210c:	4b09      	ldr	r3, [pc, #36]	; (8022134 <asctime+0x28>)
 802210e:	b570      	push	{r4, r5, r6, lr}
 8022110:	681c      	ldr	r4, [r3, #0]
 8022112:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8022114:	4606      	mov	r6, r0
 8022116:	b93d      	cbnz	r5, 8022128 <asctime+0x1c>
 8022118:	201a      	movs	r0, #26
 802211a:	f7fd fc27 	bl	801f96c <malloc>
 802211e:	221a      	movs	r2, #26
 8022120:	6420      	str	r0, [r4, #64]	; 0x40
 8022122:	4629      	mov	r1, r5
 8022124:	f7fd fc77 	bl	801fa16 <memset>
 8022128:	6c21      	ldr	r1, [r4, #64]	; 0x40
 802212a:	4630      	mov	r0, r6
 802212c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8022130:	f000 b802 	b.w	8022138 <asctime_r>
 8022134:	20000450 	.word	0x20000450

08022138 <asctime_r>:
 8022138:	b510      	push	{r4, lr}
 802213a:	460c      	mov	r4, r1
 802213c:	6941      	ldr	r1, [r0, #20]
 802213e:	6903      	ldr	r3, [r0, #16]
 8022140:	6982      	ldr	r2, [r0, #24]
 8022142:	b086      	sub	sp, #24
 8022144:	f201 716c 	addw	r1, r1, #1900	; 0x76c
 8022148:	9104      	str	r1, [sp, #16]
 802214a:	6801      	ldr	r1, [r0, #0]
 802214c:	9103      	str	r1, [sp, #12]
 802214e:	6841      	ldr	r1, [r0, #4]
 8022150:	9102      	str	r1, [sp, #8]
 8022152:	6881      	ldr	r1, [r0, #8]
 8022154:	9101      	str	r1, [sp, #4]
 8022156:	68c1      	ldr	r1, [r0, #12]
 8022158:	9100      	str	r1, [sp, #0]
 802215a:	4907      	ldr	r1, [pc, #28]	; (8022178 <asctime_r+0x40>)
 802215c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8022160:	440b      	add	r3, r1
 8022162:	4906      	ldr	r1, [pc, #24]	; (802217c <asctime_r+0x44>)
 8022164:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8022168:	440a      	add	r2, r1
 802216a:	4620      	mov	r0, r4
 802216c:	4904      	ldr	r1, [pc, #16]	; (8022180 <asctime_r+0x48>)
 802216e:	f7fe fd2b 	bl	8020bc8 <siprintf>
 8022172:	4620      	mov	r0, r4
 8022174:	b006      	add	sp, #24
 8022176:	bd10      	pop	{r4, pc}
 8022178:	0803fb60 	.word	0x0803fb60
 802217c:	0803fb4b 	.word	0x0803fb4b
 8022180:	0803fb2b 	.word	0x0803fb2b

08022184 <_close_r>:
 8022184:	b538      	push	{r3, r4, r5, lr}
 8022186:	4c06      	ldr	r4, [pc, #24]	; (80221a0 <_close_r+0x1c>)
 8022188:	2300      	movs	r3, #0
 802218a:	4605      	mov	r5, r0
 802218c:	4608      	mov	r0, r1
 802218e:	6023      	str	r3, [r4, #0]
 8022190:	f7e2 fb8c 	bl	80048ac <_close>
 8022194:	1c43      	adds	r3, r0, #1
 8022196:	d102      	bne.n	802219e <_close_r+0x1a>
 8022198:	6823      	ldr	r3, [r4, #0]
 802219a:	b103      	cbz	r3, 802219e <_close_r+0x1a>
 802219c:	602b      	str	r3, [r5, #0]
 802219e:	bd38      	pop	{r3, r4, r5, pc}
 80221a0:	20036278 	.word	0x20036278

080221a4 <div>:
 80221a4:	2900      	cmp	r1, #0
 80221a6:	b510      	push	{r4, lr}
 80221a8:	fb91 f4f2 	sdiv	r4, r1, r2
 80221ac:	fb02 1314 	mls	r3, r2, r4, r1
 80221b0:	db06      	blt.n	80221c0 <div+0x1c>
 80221b2:	2b00      	cmp	r3, #0
 80221b4:	da01      	bge.n	80221ba <div+0x16>
 80221b6:	3401      	adds	r4, #1
 80221b8:	1a9b      	subs	r3, r3, r2
 80221ba:	e9c0 4300 	strd	r4, r3, [r0]
 80221be:	bd10      	pop	{r4, pc}
 80221c0:	2b00      	cmp	r3, #0
 80221c2:	bfc4      	itt	gt
 80221c4:	f104 34ff 	addgt.w	r4, r4, #4294967295
 80221c8:	189b      	addgt	r3, r3, r2
 80221ca:	e7f6      	b.n	80221ba <div+0x16>

080221cc <quorem>:
 80221cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80221d0:	6903      	ldr	r3, [r0, #16]
 80221d2:	690c      	ldr	r4, [r1, #16]
 80221d4:	42a3      	cmp	r3, r4
 80221d6:	4680      	mov	r8, r0
 80221d8:	f2c0 8082 	blt.w	80222e0 <quorem+0x114>
 80221dc:	3c01      	subs	r4, #1
 80221de:	f101 0714 	add.w	r7, r1, #20
 80221e2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80221e6:	f100 0614 	add.w	r6, r0, #20
 80221ea:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80221ee:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80221f2:	eb06 030c 	add.w	r3, r6, ip
 80221f6:	3501      	adds	r5, #1
 80221f8:	eb07 090c 	add.w	r9, r7, ip
 80221fc:	9301      	str	r3, [sp, #4]
 80221fe:	fbb0 f5f5 	udiv	r5, r0, r5
 8022202:	b395      	cbz	r5, 802226a <quorem+0x9e>
 8022204:	f04f 0a00 	mov.w	sl, #0
 8022208:	4638      	mov	r0, r7
 802220a:	46b6      	mov	lr, r6
 802220c:	46d3      	mov	fp, sl
 802220e:	f850 2b04 	ldr.w	r2, [r0], #4
 8022212:	b293      	uxth	r3, r2
 8022214:	fb05 a303 	mla	r3, r5, r3, sl
 8022218:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 802221c:	b29b      	uxth	r3, r3
 802221e:	ebab 0303 	sub.w	r3, fp, r3
 8022222:	0c12      	lsrs	r2, r2, #16
 8022224:	f8de b000 	ldr.w	fp, [lr]
 8022228:	fb05 a202 	mla	r2, r5, r2, sl
 802222c:	fa13 f38b 	uxtah	r3, r3, fp
 8022230:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8022234:	fa1f fb82 	uxth.w	fp, r2
 8022238:	f8de 2000 	ldr.w	r2, [lr]
 802223c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8022240:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8022244:	b29b      	uxth	r3, r3
 8022246:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 802224a:	4581      	cmp	r9, r0
 802224c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8022250:	f84e 3b04 	str.w	r3, [lr], #4
 8022254:	d2db      	bcs.n	802220e <quorem+0x42>
 8022256:	f856 300c 	ldr.w	r3, [r6, ip]
 802225a:	b933      	cbnz	r3, 802226a <quorem+0x9e>
 802225c:	9b01      	ldr	r3, [sp, #4]
 802225e:	3b04      	subs	r3, #4
 8022260:	429e      	cmp	r6, r3
 8022262:	461a      	mov	r2, r3
 8022264:	d330      	bcc.n	80222c8 <quorem+0xfc>
 8022266:	f8c8 4010 	str.w	r4, [r8, #16]
 802226a:	4640      	mov	r0, r8
 802226c:	f001 fa98 	bl	80237a0 <__mcmp>
 8022270:	2800      	cmp	r0, #0
 8022272:	db25      	blt.n	80222c0 <quorem+0xf4>
 8022274:	3501      	adds	r5, #1
 8022276:	4630      	mov	r0, r6
 8022278:	f04f 0c00 	mov.w	ip, #0
 802227c:	f857 2b04 	ldr.w	r2, [r7], #4
 8022280:	f8d0 e000 	ldr.w	lr, [r0]
 8022284:	b293      	uxth	r3, r2
 8022286:	ebac 0303 	sub.w	r3, ip, r3
 802228a:	0c12      	lsrs	r2, r2, #16
 802228c:	fa13 f38e 	uxtah	r3, r3, lr
 8022290:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8022294:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8022298:	b29b      	uxth	r3, r3
 802229a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 802229e:	45b9      	cmp	r9, r7
 80222a0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80222a4:	f840 3b04 	str.w	r3, [r0], #4
 80222a8:	d2e8      	bcs.n	802227c <quorem+0xb0>
 80222aa:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80222ae:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80222b2:	b92a      	cbnz	r2, 80222c0 <quorem+0xf4>
 80222b4:	3b04      	subs	r3, #4
 80222b6:	429e      	cmp	r6, r3
 80222b8:	461a      	mov	r2, r3
 80222ba:	d30b      	bcc.n	80222d4 <quorem+0x108>
 80222bc:	f8c8 4010 	str.w	r4, [r8, #16]
 80222c0:	4628      	mov	r0, r5
 80222c2:	b003      	add	sp, #12
 80222c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80222c8:	6812      	ldr	r2, [r2, #0]
 80222ca:	3b04      	subs	r3, #4
 80222cc:	2a00      	cmp	r2, #0
 80222ce:	d1ca      	bne.n	8022266 <quorem+0x9a>
 80222d0:	3c01      	subs	r4, #1
 80222d2:	e7c5      	b.n	8022260 <quorem+0x94>
 80222d4:	6812      	ldr	r2, [r2, #0]
 80222d6:	3b04      	subs	r3, #4
 80222d8:	2a00      	cmp	r2, #0
 80222da:	d1ef      	bne.n	80222bc <quorem+0xf0>
 80222dc:	3c01      	subs	r4, #1
 80222de:	e7ea      	b.n	80222b6 <quorem+0xea>
 80222e0:	2000      	movs	r0, #0
 80222e2:	e7ee      	b.n	80222c2 <quorem+0xf6>
 80222e4:	0000      	movs	r0, r0
	...

080222e8 <_dtoa_r>:
 80222e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80222ec:	ec57 6b10 	vmov	r6, r7, d0
 80222f0:	b095      	sub	sp, #84	; 0x54
 80222f2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80222f4:	9108      	str	r1, [sp, #32]
 80222f6:	4604      	mov	r4, r0
 80222f8:	920a      	str	r2, [sp, #40]	; 0x28
 80222fa:	9311      	str	r3, [sp, #68]	; 0x44
 80222fc:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8022300:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8022304:	b93d      	cbnz	r5, 8022316 <_dtoa_r+0x2e>
 8022306:	2010      	movs	r0, #16
 8022308:	f7fd fb30 	bl	801f96c <malloc>
 802230c:	6260      	str	r0, [r4, #36]	; 0x24
 802230e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8022312:	6005      	str	r5, [r0, #0]
 8022314:	60c5      	str	r5, [r0, #12]
 8022316:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8022318:	6819      	ldr	r1, [r3, #0]
 802231a:	b151      	cbz	r1, 8022332 <_dtoa_r+0x4a>
 802231c:	685a      	ldr	r2, [r3, #4]
 802231e:	604a      	str	r2, [r1, #4]
 8022320:	2301      	movs	r3, #1
 8022322:	4093      	lsls	r3, r2
 8022324:	608b      	str	r3, [r1, #8]
 8022326:	4620      	mov	r0, r4
 8022328:	f001 f858 	bl	80233dc <_Bfree>
 802232c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 802232e:	2200      	movs	r2, #0
 8022330:	601a      	str	r2, [r3, #0]
 8022332:	1e3b      	subs	r3, r7, #0
 8022334:	bfb9      	ittee	lt
 8022336:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 802233a:	9303      	strlt	r3, [sp, #12]
 802233c:	2300      	movge	r3, #0
 802233e:	f8c8 3000 	strge.w	r3, [r8]
 8022342:	9d03      	ldr	r5, [sp, #12]
 8022344:	4bac      	ldr	r3, [pc, #688]	; (80225f8 <_dtoa_r+0x310>)
 8022346:	bfbc      	itt	lt
 8022348:	2201      	movlt	r2, #1
 802234a:	f8c8 2000 	strlt.w	r2, [r8]
 802234e:	43ab      	bics	r3, r5
 8022350:	d11b      	bne.n	802238a <_dtoa_r+0xa2>
 8022352:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8022354:	f242 730f 	movw	r3, #9999	; 0x270f
 8022358:	6013      	str	r3, [r2, #0]
 802235a:	9b02      	ldr	r3, [sp, #8]
 802235c:	b923      	cbnz	r3, 8022368 <_dtoa_r+0x80>
 802235e:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8022362:	2d00      	cmp	r5, #0
 8022364:	f000 84dd 	beq.w	8022d22 <_dtoa_r+0xa3a>
 8022368:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 802236a:	b953      	cbnz	r3, 8022382 <_dtoa_r+0x9a>
 802236c:	4ba3      	ldr	r3, [pc, #652]	; (80225fc <_dtoa_r+0x314>)
 802236e:	e020      	b.n	80223b2 <_dtoa_r+0xca>
 8022370:	4ba3      	ldr	r3, [pc, #652]	; (8022600 <_dtoa_r+0x318>)
 8022372:	9304      	str	r3, [sp, #16]
 8022374:	3308      	adds	r3, #8
 8022376:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8022378:	6013      	str	r3, [r2, #0]
 802237a:	9804      	ldr	r0, [sp, #16]
 802237c:	b015      	add	sp, #84	; 0x54
 802237e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022382:	4b9e      	ldr	r3, [pc, #632]	; (80225fc <_dtoa_r+0x314>)
 8022384:	9304      	str	r3, [sp, #16]
 8022386:	3303      	adds	r3, #3
 8022388:	e7f5      	b.n	8022376 <_dtoa_r+0x8e>
 802238a:	ed9d 7b02 	vldr	d7, [sp, #8]
 802238e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8022392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022396:	ed8d 7b04 	vstr	d7, [sp, #16]
 802239a:	d10c      	bne.n	80223b6 <_dtoa_r+0xce>
 802239c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 802239e:	2301      	movs	r3, #1
 80223a0:	6013      	str	r3, [r2, #0]
 80223a2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80223a4:	2b00      	cmp	r3, #0
 80223a6:	f000 84b9 	beq.w	8022d1c <_dtoa_r+0xa34>
 80223aa:	4b96      	ldr	r3, [pc, #600]	; (8022604 <_dtoa_r+0x31c>)
 80223ac:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80223ae:	6013      	str	r3, [r2, #0]
 80223b0:	3b01      	subs	r3, #1
 80223b2:	9304      	str	r3, [sp, #16]
 80223b4:	e7e1      	b.n	802237a <_dtoa_r+0x92>
 80223b6:	a913      	add	r1, sp, #76	; 0x4c
 80223b8:	aa12      	add	r2, sp, #72	; 0x48
 80223ba:	ed9d 0b04 	vldr	d0, [sp, #16]
 80223be:	4620      	mov	r0, r4
 80223c0:	f001 fa65 	bl	802388e <__d2b>
 80223c4:	f3c5 560a 	ubfx	r6, r5, #20, #11
 80223c8:	9001      	str	r0, [sp, #4]
 80223ca:	9912      	ldr	r1, [sp, #72]	; 0x48
 80223cc:	2e00      	cmp	r6, #0
 80223ce:	d046      	beq.n	802245e <_dtoa_r+0x176>
 80223d0:	9805      	ldr	r0, [sp, #20]
 80223d2:	f3c0 0013 	ubfx	r0, r0, #0, #20
 80223d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80223da:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 80223de:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80223e2:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 80223e6:	2700      	movs	r7, #0
 80223e8:	ee07 aa90 	vmov	s15, sl
 80223ec:	ec43 2b16 	vmov	d6, r2, r3
 80223f0:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80223f4:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 80225e0 <_dtoa_r+0x2f8>
 80223f8:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80223fc:	ee36 7b47 	vsub.f64	d7, d6, d7
 8022400:	ed9f 6b79 	vldr	d6, [pc, #484]	; 80225e8 <_dtoa_r+0x300>
 8022404:	eea7 6b04 	vfma.f64	d6, d7, d4
 8022408:	eeb0 7b46 	vmov.f64	d7, d6
 802240c:	ed9f 6b78 	vldr	d6, [pc, #480]	; 80225f0 <_dtoa_r+0x308>
 8022410:	eea5 7b06 	vfma.f64	d7, d5, d6
 8022414:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8022418:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 802241c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022420:	ee16 ba90 	vmov	fp, s13
 8022424:	d508      	bpl.n	8022438 <_dtoa_r+0x150>
 8022426:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 802242a:	eeb4 6b47 	vcmp.f64	d6, d7
 802242e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022432:	bf18      	it	ne
 8022434:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8022438:	f1bb 0f16 	cmp.w	fp, #22
 802243c:	d834      	bhi.n	80224a8 <_dtoa_r+0x1c0>
 802243e:	4b72      	ldr	r3, [pc, #456]	; (8022608 <_dtoa_r+0x320>)
 8022440:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8022444:	ed93 7b00 	vldr	d7, [r3]
 8022448:	ed9d 6b02 	vldr	d6, [sp, #8]
 802244c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8022450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022454:	dd01      	ble.n	802245a <_dtoa_r+0x172>
 8022456:	f10b 3bff 	add.w	fp, fp, #4294967295
 802245a:	2300      	movs	r3, #0
 802245c:	e025      	b.n	80224aa <_dtoa_r+0x1c2>
 802245e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8022460:	eb01 0a03 	add.w	sl, r1, r3
 8022464:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 8022468:	2b20      	cmp	r3, #32
 802246a:	dd17      	ble.n	802249c <_dtoa_r+0x1b4>
 802246c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8022470:	9a02      	ldr	r2, [sp, #8]
 8022472:	409d      	lsls	r5, r3
 8022474:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 8022478:	fa22 f303 	lsr.w	r3, r2, r3
 802247c:	432b      	orrs	r3, r5
 802247e:	ee07 3a90 	vmov	s15, r3
 8022482:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8022486:	f10a 3aff 	add.w	sl, sl, #4294967295
 802248a:	ed8d 7b04 	vstr	d7, [sp, #16]
 802248e:	9805      	ldr	r0, [sp, #20]
 8022490:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8022494:	2701      	movs	r7, #1
 8022496:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 802249a:	e7a5      	b.n	80223e8 <_dtoa_r+0x100>
 802249c:	9a02      	ldr	r2, [sp, #8]
 802249e:	f1c3 0320 	rsb	r3, r3, #32
 80224a2:	fa02 f303 	lsl.w	r3, r2, r3
 80224a6:	e7ea      	b.n	802247e <_dtoa_r+0x196>
 80224a8:	2301      	movs	r3, #1
 80224aa:	eba1 0a0a 	sub.w	sl, r1, sl
 80224ae:	9310      	str	r3, [sp, #64]	; 0x40
 80224b0:	f1ba 0301 	subs.w	r3, sl, #1
 80224b4:	9307      	str	r3, [sp, #28]
 80224b6:	bf43      	ittte	mi
 80224b8:	2300      	movmi	r3, #0
 80224ba:	f1ca 0a01 	rsbmi	sl, sl, #1
 80224be:	9307      	strmi	r3, [sp, #28]
 80224c0:	f04f 0a00 	movpl.w	sl, #0
 80224c4:	f1bb 0f00 	cmp.w	fp, #0
 80224c8:	db19      	blt.n	80224fe <_dtoa_r+0x216>
 80224ca:	9b07      	ldr	r3, [sp, #28]
 80224cc:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80224d0:	445b      	add	r3, fp
 80224d2:	9307      	str	r3, [sp, #28]
 80224d4:	f04f 0800 	mov.w	r8, #0
 80224d8:	9b08      	ldr	r3, [sp, #32]
 80224da:	2b09      	cmp	r3, #9
 80224dc:	d866      	bhi.n	80225ac <_dtoa_r+0x2c4>
 80224de:	2b05      	cmp	r3, #5
 80224e0:	bfc4      	itt	gt
 80224e2:	3b04      	subgt	r3, #4
 80224e4:	9308      	strgt	r3, [sp, #32]
 80224e6:	9b08      	ldr	r3, [sp, #32]
 80224e8:	f1a3 0302 	sub.w	r3, r3, #2
 80224ec:	bfcc      	ite	gt
 80224ee:	2500      	movgt	r5, #0
 80224f0:	2501      	movle	r5, #1
 80224f2:	2b03      	cmp	r3, #3
 80224f4:	d866      	bhi.n	80225c4 <_dtoa_r+0x2dc>
 80224f6:	e8df f003 	tbb	[pc, r3]
 80224fa:	5755      	.short	0x5755
 80224fc:	4909      	.short	0x4909
 80224fe:	2300      	movs	r3, #0
 8022500:	ebaa 0a0b 	sub.w	sl, sl, fp
 8022504:	f1cb 0800 	rsb	r8, fp, #0
 8022508:	930b      	str	r3, [sp, #44]	; 0x2c
 802250a:	e7e5      	b.n	80224d8 <_dtoa_r+0x1f0>
 802250c:	2301      	movs	r3, #1
 802250e:	9309      	str	r3, [sp, #36]	; 0x24
 8022510:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8022512:	2b00      	cmp	r3, #0
 8022514:	dd59      	ble.n	80225ca <_dtoa_r+0x2e2>
 8022516:	9306      	str	r3, [sp, #24]
 8022518:	4699      	mov	r9, r3
 802251a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 802251c:	2200      	movs	r2, #0
 802251e:	6072      	str	r2, [r6, #4]
 8022520:	2204      	movs	r2, #4
 8022522:	f102 0014 	add.w	r0, r2, #20
 8022526:	4298      	cmp	r0, r3
 8022528:	6871      	ldr	r1, [r6, #4]
 802252a:	d953      	bls.n	80225d4 <_dtoa_r+0x2ec>
 802252c:	4620      	mov	r0, r4
 802252e:	f000 ff21 	bl	8023374 <_Balloc>
 8022532:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8022534:	6030      	str	r0, [r6, #0]
 8022536:	681b      	ldr	r3, [r3, #0]
 8022538:	9304      	str	r3, [sp, #16]
 802253a:	f1b9 0f0e 	cmp.w	r9, #14
 802253e:	f200 80c2 	bhi.w	80226c6 <_dtoa_r+0x3de>
 8022542:	2d00      	cmp	r5, #0
 8022544:	f000 80bf 	beq.w	80226c6 <_dtoa_r+0x3de>
 8022548:	ed9d 7b02 	vldr	d7, [sp, #8]
 802254c:	f1bb 0f00 	cmp.w	fp, #0
 8022550:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8022554:	f340 80e6 	ble.w	8022724 <_dtoa_r+0x43c>
 8022558:	4a2b      	ldr	r2, [pc, #172]	; (8022608 <_dtoa_r+0x320>)
 802255a:	f00b 030f 	and.w	r3, fp, #15
 802255e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8022562:	ed93 7b00 	vldr	d7, [r3]
 8022566:	ea4f 132b 	mov.w	r3, fp, asr #4
 802256a:	06da      	lsls	r2, r3, #27
 802256c:	f140 80d8 	bpl.w	8022720 <_dtoa_r+0x438>
 8022570:	4a26      	ldr	r2, [pc, #152]	; (802260c <_dtoa_r+0x324>)
 8022572:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 8022576:	ed92 6b08 	vldr	d6, [r2, #32]
 802257a:	ee85 6b06 	vdiv.f64	d6, d5, d6
 802257e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8022582:	f003 030f 	and.w	r3, r3, #15
 8022586:	2203      	movs	r2, #3
 8022588:	4920      	ldr	r1, [pc, #128]	; (802260c <_dtoa_r+0x324>)
 802258a:	e04a      	b.n	8022622 <_dtoa_r+0x33a>
 802258c:	2301      	movs	r3, #1
 802258e:	9309      	str	r3, [sp, #36]	; 0x24
 8022590:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8022592:	445b      	add	r3, fp
 8022594:	f103 0901 	add.w	r9, r3, #1
 8022598:	9306      	str	r3, [sp, #24]
 802259a:	464b      	mov	r3, r9
 802259c:	2b01      	cmp	r3, #1
 802259e:	bfb8      	it	lt
 80225a0:	2301      	movlt	r3, #1
 80225a2:	e7ba      	b.n	802251a <_dtoa_r+0x232>
 80225a4:	2300      	movs	r3, #0
 80225a6:	e7b2      	b.n	802250e <_dtoa_r+0x226>
 80225a8:	2300      	movs	r3, #0
 80225aa:	e7f0      	b.n	802258e <_dtoa_r+0x2a6>
 80225ac:	2501      	movs	r5, #1
 80225ae:	2300      	movs	r3, #0
 80225b0:	e9cd 3508 	strd	r3, r5, [sp, #32]
 80225b4:	f04f 33ff 	mov.w	r3, #4294967295
 80225b8:	9306      	str	r3, [sp, #24]
 80225ba:	4699      	mov	r9, r3
 80225bc:	2200      	movs	r2, #0
 80225be:	2312      	movs	r3, #18
 80225c0:	920a      	str	r2, [sp, #40]	; 0x28
 80225c2:	e7aa      	b.n	802251a <_dtoa_r+0x232>
 80225c4:	2301      	movs	r3, #1
 80225c6:	9309      	str	r3, [sp, #36]	; 0x24
 80225c8:	e7f4      	b.n	80225b4 <_dtoa_r+0x2cc>
 80225ca:	2301      	movs	r3, #1
 80225cc:	9306      	str	r3, [sp, #24]
 80225ce:	4699      	mov	r9, r3
 80225d0:	461a      	mov	r2, r3
 80225d2:	e7f5      	b.n	80225c0 <_dtoa_r+0x2d8>
 80225d4:	3101      	adds	r1, #1
 80225d6:	6071      	str	r1, [r6, #4]
 80225d8:	0052      	lsls	r2, r2, #1
 80225da:	e7a2      	b.n	8022522 <_dtoa_r+0x23a>
 80225dc:	f3af 8000 	nop.w
 80225e0:	636f4361 	.word	0x636f4361
 80225e4:	3fd287a7 	.word	0x3fd287a7
 80225e8:	8b60c8b3 	.word	0x8b60c8b3
 80225ec:	3fc68a28 	.word	0x3fc68a28
 80225f0:	509f79fb 	.word	0x509f79fb
 80225f4:	3fd34413 	.word	0x3fd34413
 80225f8:	7ff00000 	.word	0x7ff00000
 80225fc:	0803fc8e 	.word	0x0803fc8e
 8022600:	0803fc85 	.word	0x0803fc85
 8022604:	0803fe1c 	.word	0x0803fe1c
 8022608:	0803fd20 	.word	0x0803fd20
 802260c:	0803fcf8 	.word	0x0803fcf8
 8022610:	07de      	lsls	r6, r3, #31
 8022612:	d504      	bpl.n	802261e <_dtoa_r+0x336>
 8022614:	ed91 6b00 	vldr	d6, [r1]
 8022618:	3201      	adds	r2, #1
 802261a:	ee27 7b06 	vmul.f64	d7, d7, d6
 802261e:	105b      	asrs	r3, r3, #1
 8022620:	3108      	adds	r1, #8
 8022622:	2b00      	cmp	r3, #0
 8022624:	d1f4      	bne.n	8022610 <_dtoa_r+0x328>
 8022626:	ed9d 6b02 	vldr	d6, [sp, #8]
 802262a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 802262e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8022632:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8022634:	2b00      	cmp	r3, #0
 8022636:	f000 80a7 	beq.w	8022788 <_dtoa_r+0x4a0>
 802263a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 802263e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8022642:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8022646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802264a:	f140 809d 	bpl.w	8022788 <_dtoa_r+0x4a0>
 802264e:	f1b9 0f00 	cmp.w	r9, #0
 8022652:	f000 8099 	beq.w	8022788 <_dtoa_r+0x4a0>
 8022656:	9b06      	ldr	r3, [sp, #24]
 8022658:	2b00      	cmp	r3, #0
 802265a:	dd30      	ble.n	80226be <_dtoa_r+0x3d6>
 802265c:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8022660:	ee27 7b06 	vmul.f64	d7, d7, d6
 8022664:	ed8d 7b02 	vstr	d7, [sp, #8]
 8022668:	9d06      	ldr	r5, [sp, #24]
 802266a:	f10b 33ff 	add.w	r3, fp, #4294967295
 802266e:	3201      	adds	r2, #1
 8022670:	ed9d 6b02 	vldr	d6, [sp, #8]
 8022674:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8022678:	ee07 2a90 	vmov	s15, r2
 802267c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8022680:	eea7 5b06 	vfma.f64	d5, d7, d6
 8022684:	ed8d 5b02 	vstr	d5, [sp, #8]
 8022688:	9a03      	ldr	r2, [sp, #12]
 802268a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802268e:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 8022692:	2d00      	cmp	r5, #0
 8022694:	d17b      	bne.n	802278e <_dtoa_r+0x4a6>
 8022696:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 802269a:	ee36 6b47 	vsub.f64	d6, d6, d7
 802269e:	ec41 0b17 	vmov	d7, r0, r1
 80226a2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80226a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80226aa:	f300 8253 	bgt.w	8022b54 <_dtoa_r+0x86c>
 80226ae:	eeb1 7b47 	vneg.f64	d7, d7
 80226b2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80226b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80226ba:	f100 8249 	bmi.w	8022b50 <_dtoa_r+0x868>
 80226be:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80226c2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80226c6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80226c8:	2b00      	cmp	r3, #0
 80226ca:	f2c0 8119 	blt.w	8022900 <_dtoa_r+0x618>
 80226ce:	f1bb 0f0e 	cmp.w	fp, #14
 80226d2:	f300 8115 	bgt.w	8022900 <_dtoa_r+0x618>
 80226d6:	4bc3      	ldr	r3, [pc, #780]	; (80229e4 <_dtoa_r+0x6fc>)
 80226d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80226dc:	ed93 6b00 	vldr	d6, [r3]
 80226e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80226e2:	2b00      	cmp	r3, #0
 80226e4:	f280 80ba 	bge.w	802285c <_dtoa_r+0x574>
 80226e8:	f1b9 0f00 	cmp.w	r9, #0
 80226ec:	f300 80b6 	bgt.w	802285c <_dtoa_r+0x574>
 80226f0:	f040 822d 	bne.w	8022b4e <_dtoa_r+0x866>
 80226f4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80226f8:	ee26 6b07 	vmul.f64	d6, d6, d7
 80226fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8022700:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8022704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022708:	464d      	mov	r5, r9
 802270a:	464f      	mov	r7, r9
 802270c:	f280 8204 	bge.w	8022b18 <_dtoa_r+0x830>
 8022710:	9b04      	ldr	r3, [sp, #16]
 8022712:	9a04      	ldr	r2, [sp, #16]
 8022714:	1c5e      	adds	r6, r3, #1
 8022716:	2331      	movs	r3, #49	; 0x31
 8022718:	7013      	strb	r3, [r2, #0]
 802271a:	f10b 0b01 	add.w	fp, fp, #1
 802271e:	e1ff      	b.n	8022b20 <_dtoa_r+0x838>
 8022720:	2202      	movs	r2, #2
 8022722:	e731      	b.n	8022588 <_dtoa_r+0x2a0>
 8022724:	d02e      	beq.n	8022784 <_dtoa_r+0x49c>
 8022726:	f1cb 0300 	rsb	r3, fp, #0
 802272a:	4aae      	ldr	r2, [pc, #696]	; (80229e4 <_dtoa_r+0x6fc>)
 802272c:	f003 010f 	and.w	r1, r3, #15
 8022730:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8022734:	ed92 7b00 	vldr	d7, [r2]
 8022738:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 802273c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8022740:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8022744:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 8022748:	e9cd 1202 	strd	r1, r2, [sp, #8]
 802274c:	49a6      	ldr	r1, [pc, #664]	; (80229e8 <_dtoa_r+0x700>)
 802274e:	111b      	asrs	r3, r3, #4
 8022750:	2000      	movs	r0, #0
 8022752:	2202      	movs	r2, #2
 8022754:	b93b      	cbnz	r3, 8022766 <_dtoa_r+0x47e>
 8022756:	2800      	cmp	r0, #0
 8022758:	f43f af6b 	beq.w	8022632 <_dtoa_r+0x34a>
 802275c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8022760:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8022764:	e765      	b.n	8022632 <_dtoa_r+0x34a>
 8022766:	07dd      	lsls	r5, r3, #31
 8022768:	d509      	bpl.n	802277e <_dtoa_r+0x496>
 802276a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 802276e:	ed91 7b00 	vldr	d7, [r1]
 8022772:	ee26 7b07 	vmul.f64	d7, d6, d7
 8022776:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 802277a:	3201      	adds	r2, #1
 802277c:	2001      	movs	r0, #1
 802277e:	105b      	asrs	r3, r3, #1
 8022780:	3108      	adds	r1, #8
 8022782:	e7e7      	b.n	8022754 <_dtoa_r+0x46c>
 8022784:	2202      	movs	r2, #2
 8022786:	e754      	b.n	8022632 <_dtoa_r+0x34a>
 8022788:	465b      	mov	r3, fp
 802278a:	464d      	mov	r5, r9
 802278c:	e770      	b.n	8022670 <_dtoa_r+0x388>
 802278e:	4a95      	ldr	r2, [pc, #596]	; (80229e4 <_dtoa_r+0x6fc>)
 8022790:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 8022794:	ed12 4b02 	vldr	d4, [r2, #-8]
 8022798:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802279a:	ec41 0b17 	vmov	d7, r0, r1
 802279e:	b35a      	cbz	r2, 80227f8 <_dtoa_r+0x510>
 80227a0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80227a4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80227a8:	9e04      	ldr	r6, [sp, #16]
 80227aa:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80227ae:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80227b2:	ee35 7b47 	vsub.f64	d7, d5, d7
 80227b6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80227ba:	ee14 2a90 	vmov	r2, s9
 80227be:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80227c2:	3230      	adds	r2, #48	; 0x30
 80227c4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80227c8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80227cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80227d0:	f806 2b01 	strb.w	r2, [r6], #1
 80227d4:	d43b      	bmi.n	802284e <_dtoa_r+0x566>
 80227d6:	ee32 5b46 	vsub.f64	d5, d2, d6
 80227da:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80227de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80227e2:	d472      	bmi.n	80228ca <_dtoa_r+0x5e2>
 80227e4:	9a04      	ldr	r2, [sp, #16]
 80227e6:	1ab2      	subs	r2, r6, r2
 80227e8:	4295      	cmp	r5, r2
 80227ea:	f77f af68 	ble.w	80226be <_dtoa_r+0x3d6>
 80227ee:	ee27 7b03 	vmul.f64	d7, d7, d3
 80227f2:	ee26 6b03 	vmul.f64	d6, d6, d3
 80227f6:	e7de      	b.n	80227b6 <_dtoa_r+0x4ce>
 80227f8:	9a04      	ldr	r2, [sp, #16]
 80227fa:	ee24 7b07 	vmul.f64	d7, d4, d7
 80227fe:	1956      	adds	r6, r2, r5
 8022800:	4611      	mov	r1, r2
 8022802:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8022806:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 802280a:	ee14 2a90 	vmov	r2, s9
 802280e:	3230      	adds	r2, #48	; 0x30
 8022810:	f801 2b01 	strb.w	r2, [r1], #1
 8022814:	42b1      	cmp	r1, r6
 8022816:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 802281a:	ee36 6b45 	vsub.f64	d6, d6, d5
 802281e:	d11a      	bne.n	8022856 <_dtoa_r+0x56e>
 8022820:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8022824:	ee37 4b05 	vadd.f64	d4, d7, d5
 8022828:	eeb4 6bc4 	vcmpe.f64	d6, d4
 802282c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022830:	dc4b      	bgt.n	80228ca <_dtoa_r+0x5e2>
 8022832:	ee35 7b47 	vsub.f64	d7, d5, d7
 8022836:	eeb4 6bc7 	vcmpe.f64	d6, d7
 802283a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802283e:	f57f af3e 	bpl.w	80226be <_dtoa_r+0x3d6>
 8022842:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8022846:	2a30      	cmp	r2, #48	; 0x30
 8022848:	f106 31ff 	add.w	r1, r6, #4294967295
 802284c:	d001      	beq.n	8022852 <_dtoa_r+0x56a>
 802284e:	469b      	mov	fp, r3
 8022850:	e02a      	b.n	80228a8 <_dtoa_r+0x5c0>
 8022852:	460e      	mov	r6, r1
 8022854:	e7f5      	b.n	8022842 <_dtoa_r+0x55a>
 8022856:	ee26 6b03 	vmul.f64	d6, d6, d3
 802285a:	e7d4      	b.n	8022806 <_dtoa_r+0x51e>
 802285c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8022860:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8022864:	9e04      	ldr	r6, [sp, #16]
 8022866:	ee87 5b06 	vdiv.f64	d5, d7, d6
 802286a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 802286e:	ee15 3a10 	vmov	r3, s10
 8022872:	3330      	adds	r3, #48	; 0x30
 8022874:	f806 3b01 	strb.w	r3, [r6], #1
 8022878:	9b04      	ldr	r3, [sp, #16]
 802287a:	1af3      	subs	r3, r6, r3
 802287c:	4599      	cmp	r9, r3
 802287e:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8022882:	eea3 7b46 	vfms.f64	d7, d3, d6
 8022886:	d133      	bne.n	80228f0 <_dtoa_r+0x608>
 8022888:	ee37 7b07 	vadd.f64	d7, d7, d7
 802288c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8022890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022894:	dc18      	bgt.n	80228c8 <_dtoa_r+0x5e0>
 8022896:	eeb4 7b46 	vcmp.f64	d7, d6
 802289a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802289e:	d103      	bne.n	80228a8 <_dtoa_r+0x5c0>
 80228a0:	ee15 3a10 	vmov	r3, s10
 80228a4:	07db      	lsls	r3, r3, #31
 80228a6:	d40f      	bmi.n	80228c8 <_dtoa_r+0x5e0>
 80228a8:	9901      	ldr	r1, [sp, #4]
 80228aa:	4620      	mov	r0, r4
 80228ac:	f000 fd96 	bl	80233dc <_Bfree>
 80228b0:	2300      	movs	r3, #0
 80228b2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80228b4:	7033      	strb	r3, [r6, #0]
 80228b6:	f10b 0301 	add.w	r3, fp, #1
 80228ba:	6013      	str	r3, [r2, #0]
 80228bc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80228be:	2b00      	cmp	r3, #0
 80228c0:	f43f ad5b 	beq.w	802237a <_dtoa_r+0x92>
 80228c4:	601e      	str	r6, [r3, #0]
 80228c6:	e558      	b.n	802237a <_dtoa_r+0x92>
 80228c8:	465b      	mov	r3, fp
 80228ca:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80228ce:	2939      	cmp	r1, #57	; 0x39
 80228d0:	f106 32ff 	add.w	r2, r6, #4294967295
 80228d4:	d106      	bne.n	80228e4 <_dtoa_r+0x5fc>
 80228d6:	9904      	ldr	r1, [sp, #16]
 80228d8:	4291      	cmp	r1, r2
 80228da:	d107      	bne.n	80228ec <_dtoa_r+0x604>
 80228dc:	2230      	movs	r2, #48	; 0x30
 80228de:	700a      	strb	r2, [r1, #0]
 80228e0:	3301      	adds	r3, #1
 80228e2:	460a      	mov	r2, r1
 80228e4:	7811      	ldrb	r1, [r2, #0]
 80228e6:	3101      	adds	r1, #1
 80228e8:	7011      	strb	r1, [r2, #0]
 80228ea:	e7b0      	b.n	802284e <_dtoa_r+0x566>
 80228ec:	4616      	mov	r6, r2
 80228ee:	e7ec      	b.n	80228ca <_dtoa_r+0x5e2>
 80228f0:	ee27 7b04 	vmul.f64	d7, d7, d4
 80228f4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80228f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80228fc:	d1b3      	bne.n	8022866 <_dtoa_r+0x57e>
 80228fe:	e7d3      	b.n	80228a8 <_dtoa_r+0x5c0>
 8022900:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8022902:	2a00      	cmp	r2, #0
 8022904:	f000 808d 	beq.w	8022a22 <_dtoa_r+0x73a>
 8022908:	9a08      	ldr	r2, [sp, #32]
 802290a:	2a01      	cmp	r2, #1
 802290c:	dc72      	bgt.n	80229f4 <_dtoa_r+0x70c>
 802290e:	2f00      	cmp	r7, #0
 8022910:	d06c      	beq.n	80229ec <_dtoa_r+0x704>
 8022912:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8022916:	4645      	mov	r5, r8
 8022918:	4656      	mov	r6, sl
 802291a:	9a07      	ldr	r2, [sp, #28]
 802291c:	2101      	movs	r1, #1
 802291e:	441a      	add	r2, r3
 8022920:	4620      	mov	r0, r4
 8022922:	449a      	add	sl, r3
 8022924:	9207      	str	r2, [sp, #28]
 8022926:	f000 fdf9 	bl	802351c <__i2b>
 802292a:	4607      	mov	r7, r0
 802292c:	2e00      	cmp	r6, #0
 802292e:	dd0b      	ble.n	8022948 <_dtoa_r+0x660>
 8022930:	9b07      	ldr	r3, [sp, #28]
 8022932:	2b00      	cmp	r3, #0
 8022934:	dd08      	ble.n	8022948 <_dtoa_r+0x660>
 8022936:	42b3      	cmp	r3, r6
 8022938:	9a07      	ldr	r2, [sp, #28]
 802293a:	bfa8      	it	ge
 802293c:	4633      	movge	r3, r6
 802293e:	ebaa 0a03 	sub.w	sl, sl, r3
 8022942:	1af6      	subs	r6, r6, r3
 8022944:	1ad3      	subs	r3, r2, r3
 8022946:	9307      	str	r3, [sp, #28]
 8022948:	f1b8 0f00 	cmp.w	r8, #0
 802294c:	d01d      	beq.n	802298a <_dtoa_r+0x6a2>
 802294e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022950:	2b00      	cmp	r3, #0
 8022952:	d06a      	beq.n	8022a2a <_dtoa_r+0x742>
 8022954:	b18d      	cbz	r5, 802297a <_dtoa_r+0x692>
 8022956:	4639      	mov	r1, r7
 8022958:	462a      	mov	r2, r5
 802295a:	4620      	mov	r0, r4
 802295c:	f000 fe7e 	bl	802365c <__pow5mult>
 8022960:	9a01      	ldr	r2, [sp, #4]
 8022962:	4601      	mov	r1, r0
 8022964:	4607      	mov	r7, r0
 8022966:	4620      	mov	r0, r4
 8022968:	f000 fde1 	bl	802352e <__multiply>
 802296c:	9901      	ldr	r1, [sp, #4]
 802296e:	900c      	str	r0, [sp, #48]	; 0x30
 8022970:	4620      	mov	r0, r4
 8022972:	f000 fd33 	bl	80233dc <_Bfree>
 8022976:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8022978:	9301      	str	r3, [sp, #4]
 802297a:	ebb8 0205 	subs.w	r2, r8, r5
 802297e:	d004      	beq.n	802298a <_dtoa_r+0x6a2>
 8022980:	9901      	ldr	r1, [sp, #4]
 8022982:	4620      	mov	r0, r4
 8022984:	f000 fe6a 	bl	802365c <__pow5mult>
 8022988:	9001      	str	r0, [sp, #4]
 802298a:	2101      	movs	r1, #1
 802298c:	4620      	mov	r0, r4
 802298e:	f000 fdc5 	bl	802351c <__i2b>
 8022992:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8022994:	4605      	mov	r5, r0
 8022996:	2b00      	cmp	r3, #0
 8022998:	f000 81ca 	beq.w	8022d30 <_dtoa_r+0xa48>
 802299c:	461a      	mov	r2, r3
 802299e:	4601      	mov	r1, r0
 80229a0:	4620      	mov	r0, r4
 80229a2:	f000 fe5b 	bl	802365c <__pow5mult>
 80229a6:	9b08      	ldr	r3, [sp, #32]
 80229a8:	2b01      	cmp	r3, #1
 80229aa:	4605      	mov	r5, r0
 80229ac:	dc44      	bgt.n	8022a38 <_dtoa_r+0x750>
 80229ae:	9b02      	ldr	r3, [sp, #8]
 80229b0:	2b00      	cmp	r3, #0
 80229b2:	d13c      	bne.n	8022a2e <_dtoa_r+0x746>
 80229b4:	9b03      	ldr	r3, [sp, #12]
 80229b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80229ba:	2b00      	cmp	r3, #0
 80229bc:	d137      	bne.n	8022a2e <_dtoa_r+0x746>
 80229be:	9b03      	ldr	r3, [sp, #12]
 80229c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80229c4:	0d1b      	lsrs	r3, r3, #20
 80229c6:	051b      	lsls	r3, r3, #20
 80229c8:	2b00      	cmp	r3, #0
 80229ca:	d033      	beq.n	8022a34 <_dtoa_r+0x74c>
 80229cc:	9b07      	ldr	r3, [sp, #28]
 80229ce:	3301      	adds	r3, #1
 80229d0:	f10a 0a01 	add.w	sl, sl, #1
 80229d4:	9307      	str	r3, [sp, #28]
 80229d6:	f04f 0801 	mov.w	r8, #1
 80229da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80229dc:	bb73      	cbnz	r3, 8022a3c <_dtoa_r+0x754>
 80229de:	2001      	movs	r0, #1
 80229e0:	e034      	b.n	8022a4c <_dtoa_r+0x764>
 80229e2:	bf00      	nop
 80229e4:	0803fd20 	.word	0x0803fd20
 80229e8:	0803fcf8 	.word	0x0803fcf8
 80229ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80229ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80229f2:	e790      	b.n	8022916 <_dtoa_r+0x62e>
 80229f4:	f109 35ff 	add.w	r5, r9, #4294967295
 80229f8:	45a8      	cmp	r8, r5
 80229fa:	bfbf      	itttt	lt
 80229fc:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 80229fe:	eba5 0808 	sublt.w	r8, r5, r8
 8022a02:	4443      	addlt	r3, r8
 8022a04:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8022a06:	bfb6      	itet	lt
 8022a08:	46a8      	movlt	r8, r5
 8022a0a:	eba8 0505 	subge.w	r5, r8, r5
 8022a0e:	2500      	movlt	r5, #0
 8022a10:	f1b9 0f00 	cmp.w	r9, #0
 8022a14:	bfb9      	ittee	lt
 8022a16:	ebaa 0609 	sublt.w	r6, sl, r9
 8022a1a:	2300      	movlt	r3, #0
 8022a1c:	4656      	movge	r6, sl
 8022a1e:	464b      	movge	r3, r9
 8022a20:	e77b      	b.n	802291a <_dtoa_r+0x632>
 8022a22:	4645      	mov	r5, r8
 8022a24:	4656      	mov	r6, sl
 8022a26:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8022a28:	e780      	b.n	802292c <_dtoa_r+0x644>
 8022a2a:	4642      	mov	r2, r8
 8022a2c:	e7a8      	b.n	8022980 <_dtoa_r+0x698>
 8022a2e:	f04f 0800 	mov.w	r8, #0
 8022a32:	e7d2      	b.n	80229da <_dtoa_r+0x6f2>
 8022a34:	4698      	mov	r8, r3
 8022a36:	e7d0      	b.n	80229da <_dtoa_r+0x6f2>
 8022a38:	f04f 0800 	mov.w	r8, #0
 8022a3c:	692b      	ldr	r3, [r5, #16]
 8022a3e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8022a42:	6918      	ldr	r0, [r3, #16]
 8022a44:	f000 fd1c 	bl	8023480 <__hi0bits>
 8022a48:	f1c0 0020 	rsb	r0, r0, #32
 8022a4c:	9b07      	ldr	r3, [sp, #28]
 8022a4e:	4418      	add	r0, r3
 8022a50:	f010 001f 	ands.w	r0, r0, #31
 8022a54:	d047      	beq.n	8022ae6 <_dtoa_r+0x7fe>
 8022a56:	f1c0 0320 	rsb	r3, r0, #32
 8022a5a:	2b04      	cmp	r3, #4
 8022a5c:	dd3b      	ble.n	8022ad6 <_dtoa_r+0x7ee>
 8022a5e:	9b07      	ldr	r3, [sp, #28]
 8022a60:	f1c0 001c 	rsb	r0, r0, #28
 8022a64:	4482      	add	sl, r0
 8022a66:	4406      	add	r6, r0
 8022a68:	4403      	add	r3, r0
 8022a6a:	9307      	str	r3, [sp, #28]
 8022a6c:	f1ba 0f00 	cmp.w	sl, #0
 8022a70:	dd05      	ble.n	8022a7e <_dtoa_r+0x796>
 8022a72:	4652      	mov	r2, sl
 8022a74:	9901      	ldr	r1, [sp, #4]
 8022a76:	4620      	mov	r0, r4
 8022a78:	f000 fe3e 	bl	80236f8 <__lshift>
 8022a7c:	9001      	str	r0, [sp, #4]
 8022a7e:	9b07      	ldr	r3, [sp, #28]
 8022a80:	2b00      	cmp	r3, #0
 8022a82:	dd05      	ble.n	8022a90 <_dtoa_r+0x7a8>
 8022a84:	4629      	mov	r1, r5
 8022a86:	461a      	mov	r2, r3
 8022a88:	4620      	mov	r0, r4
 8022a8a:	f000 fe35 	bl	80236f8 <__lshift>
 8022a8e:	4605      	mov	r5, r0
 8022a90:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8022a92:	b353      	cbz	r3, 8022aea <_dtoa_r+0x802>
 8022a94:	4629      	mov	r1, r5
 8022a96:	9801      	ldr	r0, [sp, #4]
 8022a98:	f000 fe82 	bl	80237a0 <__mcmp>
 8022a9c:	2800      	cmp	r0, #0
 8022a9e:	da24      	bge.n	8022aea <_dtoa_r+0x802>
 8022aa0:	2300      	movs	r3, #0
 8022aa2:	220a      	movs	r2, #10
 8022aa4:	9901      	ldr	r1, [sp, #4]
 8022aa6:	4620      	mov	r0, r4
 8022aa8:	f000 fcaf 	bl	802340a <__multadd>
 8022aac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022aae:	9001      	str	r0, [sp, #4]
 8022ab0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8022ab4:	2b00      	cmp	r3, #0
 8022ab6:	f000 8142 	beq.w	8022d3e <_dtoa_r+0xa56>
 8022aba:	2300      	movs	r3, #0
 8022abc:	4639      	mov	r1, r7
 8022abe:	220a      	movs	r2, #10
 8022ac0:	4620      	mov	r0, r4
 8022ac2:	f000 fca2 	bl	802340a <__multadd>
 8022ac6:	9b06      	ldr	r3, [sp, #24]
 8022ac8:	2b00      	cmp	r3, #0
 8022aca:	4607      	mov	r7, r0
 8022acc:	dc4b      	bgt.n	8022b66 <_dtoa_r+0x87e>
 8022ace:	9b08      	ldr	r3, [sp, #32]
 8022ad0:	2b02      	cmp	r3, #2
 8022ad2:	dd48      	ble.n	8022b66 <_dtoa_r+0x87e>
 8022ad4:	e011      	b.n	8022afa <_dtoa_r+0x812>
 8022ad6:	d0c9      	beq.n	8022a6c <_dtoa_r+0x784>
 8022ad8:	9a07      	ldr	r2, [sp, #28]
 8022ada:	331c      	adds	r3, #28
 8022adc:	441a      	add	r2, r3
 8022ade:	449a      	add	sl, r3
 8022ae0:	441e      	add	r6, r3
 8022ae2:	4613      	mov	r3, r2
 8022ae4:	e7c1      	b.n	8022a6a <_dtoa_r+0x782>
 8022ae6:	4603      	mov	r3, r0
 8022ae8:	e7f6      	b.n	8022ad8 <_dtoa_r+0x7f0>
 8022aea:	f1b9 0f00 	cmp.w	r9, #0
 8022aee:	dc34      	bgt.n	8022b5a <_dtoa_r+0x872>
 8022af0:	9b08      	ldr	r3, [sp, #32]
 8022af2:	2b02      	cmp	r3, #2
 8022af4:	dd31      	ble.n	8022b5a <_dtoa_r+0x872>
 8022af6:	f8cd 9018 	str.w	r9, [sp, #24]
 8022afa:	9b06      	ldr	r3, [sp, #24]
 8022afc:	b963      	cbnz	r3, 8022b18 <_dtoa_r+0x830>
 8022afe:	4629      	mov	r1, r5
 8022b00:	2205      	movs	r2, #5
 8022b02:	4620      	mov	r0, r4
 8022b04:	f000 fc81 	bl	802340a <__multadd>
 8022b08:	4601      	mov	r1, r0
 8022b0a:	4605      	mov	r5, r0
 8022b0c:	9801      	ldr	r0, [sp, #4]
 8022b0e:	f000 fe47 	bl	80237a0 <__mcmp>
 8022b12:	2800      	cmp	r0, #0
 8022b14:	f73f adfc 	bgt.w	8022710 <_dtoa_r+0x428>
 8022b18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8022b1a:	9e04      	ldr	r6, [sp, #16]
 8022b1c:	ea6f 0b03 	mvn.w	fp, r3
 8022b20:	f04f 0900 	mov.w	r9, #0
 8022b24:	4629      	mov	r1, r5
 8022b26:	4620      	mov	r0, r4
 8022b28:	f000 fc58 	bl	80233dc <_Bfree>
 8022b2c:	2f00      	cmp	r7, #0
 8022b2e:	f43f aebb 	beq.w	80228a8 <_dtoa_r+0x5c0>
 8022b32:	f1b9 0f00 	cmp.w	r9, #0
 8022b36:	d005      	beq.n	8022b44 <_dtoa_r+0x85c>
 8022b38:	45b9      	cmp	r9, r7
 8022b3a:	d003      	beq.n	8022b44 <_dtoa_r+0x85c>
 8022b3c:	4649      	mov	r1, r9
 8022b3e:	4620      	mov	r0, r4
 8022b40:	f000 fc4c 	bl	80233dc <_Bfree>
 8022b44:	4639      	mov	r1, r7
 8022b46:	4620      	mov	r0, r4
 8022b48:	f000 fc48 	bl	80233dc <_Bfree>
 8022b4c:	e6ac      	b.n	80228a8 <_dtoa_r+0x5c0>
 8022b4e:	2500      	movs	r5, #0
 8022b50:	462f      	mov	r7, r5
 8022b52:	e7e1      	b.n	8022b18 <_dtoa_r+0x830>
 8022b54:	469b      	mov	fp, r3
 8022b56:	462f      	mov	r7, r5
 8022b58:	e5da      	b.n	8022710 <_dtoa_r+0x428>
 8022b5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022b5c:	f8cd 9018 	str.w	r9, [sp, #24]
 8022b60:	2b00      	cmp	r3, #0
 8022b62:	f000 80f3 	beq.w	8022d4c <_dtoa_r+0xa64>
 8022b66:	2e00      	cmp	r6, #0
 8022b68:	dd05      	ble.n	8022b76 <_dtoa_r+0x88e>
 8022b6a:	4639      	mov	r1, r7
 8022b6c:	4632      	mov	r2, r6
 8022b6e:	4620      	mov	r0, r4
 8022b70:	f000 fdc2 	bl	80236f8 <__lshift>
 8022b74:	4607      	mov	r7, r0
 8022b76:	f1b8 0f00 	cmp.w	r8, #0
 8022b7a:	d04c      	beq.n	8022c16 <_dtoa_r+0x92e>
 8022b7c:	6879      	ldr	r1, [r7, #4]
 8022b7e:	4620      	mov	r0, r4
 8022b80:	f000 fbf8 	bl	8023374 <_Balloc>
 8022b84:	693a      	ldr	r2, [r7, #16]
 8022b86:	3202      	adds	r2, #2
 8022b88:	4606      	mov	r6, r0
 8022b8a:	0092      	lsls	r2, r2, #2
 8022b8c:	f107 010c 	add.w	r1, r7, #12
 8022b90:	300c      	adds	r0, #12
 8022b92:	f7fc ff1c 	bl	801f9ce <memcpy>
 8022b96:	2201      	movs	r2, #1
 8022b98:	4631      	mov	r1, r6
 8022b9a:	4620      	mov	r0, r4
 8022b9c:	f000 fdac 	bl	80236f8 <__lshift>
 8022ba0:	9b02      	ldr	r3, [sp, #8]
 8022ba2:	f8dd a010 	ldr.w	sl, [sp, #16]
 8022ba6:	f003 0301 	and.w	r3, r3, #1
 8022baa:	46b9      	mov	r9, r7
 8022bac:	9307      	str	r3, [sp, #28]
 8022bae:	4607      	mov	r7, r0
 8022bb0:	4629      	mov	r1, r5
 8022bb2:	9801      	ldr	r0, [sp, #4]
 8022bb4:	f7ff fb0a 	bl	80221cc <quorem>
 8022bb8:	4649      	mov	r1, r9
 8022bba:	4606      	mov	r6, r0
 8022bbc:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8022bc0:	9801      	ldr	r0, [sp, #4]
 8022bc2:	f000 fded 	bl	80237a0 <__mcmp>
 8022bc6:	463a      	mov	r2, r7
 8022bc8:	9002      	str	r0, [sp, #8]
 8022bca:	4629      	mov	r1, r5
 8022bcc:	4620      	mov	r0, r4
 8022bce:	f000 fe01 	bl	80237d4 <__mdiff>
 8022bd2:	68c3      	ldr	r3, [r0, #12]
 8022bd4:	4602      	mov	r2, r0
 8022bd6:	bb03      	cbnz	r3, 8022c1a <_dtoa_r+0x932>
 8022bd8:	4601      	mov	r1, r0
 8022bda:	9009      	str	r0, [sp, #36]	; 0x24
 8022bdc:	9801      	ldr	r0, [sp, #4]
 8022bde:	f000 fddf 	bl	80237a0 <__mcmp>
 8022be2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8022be4:	4603      	mov	r3, r0
 8022be6:	4611      	mov	r1, r2
 8022be8:	4620      	mov	r0, r4
 8022bea:	9309      	str	r3, [sp, #36]	; 0x24
 8022bec:	f000 fbf6 	bl	80233dc <_Bfree>
 8022bf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022bf2:	b9a3      	cbnz	r3, 8022c1e <_dtoa_r+0x936>
 8022bf4:	9a08      	ldr	r2, [sp, #32]
 8022bf6:	b992      	cbnz	r2, 8022c1e <_dtoa_r+0x936>
 8022bf8:	9a07      	ldr	r2, [sp, #28]
 8022bfa:	b982      	cbnz	r2, 8022c1e <_dtoa_r+0x936>
 8022bfc:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8022c00:	d029      	beq.n	8022c56 <_dtoa_r+0x96e>
 8022c02:	9b02      	ldr	r3, [sp, #8]
 8022c04:	2b00      	cmp	r3, #0
 8022c06:	dd01      	ble.n	8022c0c <_dtoa_r+0x924>
 8022c08:	f106 0831 	add.w	r8, r6, #49	; 0x31
 8022c0c:	f10a 0601 	add.w	r6, sl, #1
 8022c10:	f88a 8000 	strb.w	r8, [sl]
 8022c14:	e786      	b.n	8022b24 <_dtoa_r+0x83c>
 8022c16:	4638      	mov	r0, r7
 8022c18:	e7c2      	b.n	8022ba0 <_dtoa_r+0x8b8>
 8022c1a:	2301      	movs	r3, #1
 8022c1c:	e7e3      	b.n	8022be6 <_dtoa_r+0x8fe>
 8022c1e:	9a02      	ldr	r2, [sp, #8]
 8022c20:	2a00      	cmp	r2, #0
 8022c22:	db04      	blt.n	8022c2e <_dtoa_r+0x946>
 8022c24:	d124      	bne.n	8022c70 <_dtoa_r+0x988>
 8022c26:	9a08      	ldr	r2, [sp, #32]
 8022c28:	bb12      	cbnz	r2, 8022c70 <_dtoa_r+0x988>
 8022c2a:	9a07      	ldr	r2, [sp, #28]
 8022c2c:	bb02      	cbnz	r2, 8022c70 <_dtoa_r+0x988>
 8022c2e:	2b00      	cmp	r3, #0
 8022c30:	ddec      	ble.n	8022c0c <_dtoa_r+0x924>
 8022c32:	2201      	movs	r2, #1
 8022c34:	9901      	ldr	r1, [sp, #4]
 8022c36:	4620      	mov	r0, r4
 8022c38:	f000 fd5e 	bl	80236f8 <__lshift>
 8022c3c:	4629      	mov	r1, r5
 8022c3e:	9001      	str	r0, [sp, #4]
 8022c40:	f000 fdae 	bl	80237a0 <__mcmp>
 8022c44:	2800      	cmp	r0, #0
 8022c46:	dc03      	bgt.n	8022c50 <_dtoa_r+0x968>
 8022c48:	d1e0      	bne.n	8022c0c <_dtoa_r+0x924>
 8022c4a:	f018 0f01 	tst.w	r8, #1
 8022c4e:	d0dd      	beq.n	8022c0c <_dtoa_r+0x924>
 8022c50:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8022c54:	d1d8      	bne.n	8022c08 <_dtoa_r+0x920>
 8022c56:	2339      	movs	r3, #57	; 0x39
 8022c58:	f10a 0601 	add.w	r6, sl, #1
 8022c5c:	f88a 3000 	strb.w	r3, [sl]
 8022c60:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8022c64:	2b39      	cmp	r3, #57	; 0x39
 8022c66:	f106 32ff 	add.w	r2, r6, #4294967295
 8022c6a:	d04c      	beq.n	8022d06 <_dtoa_r+0xa1e>
 8022c6c:	3301      	adds	r3, #1
 8022c6e:	e051      	b.n	8022d14 <_dtoa_r+0xa2c>
 8022c70:	2b00      	cmp	r3, #0
 8022c72:	f10a 0601 	add.w	r6, sl, #1
 8022c76:	dd05      	ble.n	8022c84 <_dtoa_r+0x99c>
 8022c78:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8022c7c:	d0eb      	beq.n	8022c56 <_dtoa_r+0x96e>
 8022c7e:	f108 0801 	add.w	r8, r8, #1
 8022c82:	e7c5      	b.n	8022c10 <_dtoa_r+0x928>
 8022c84:	9b04      	ldr	r3, [sp, #16]
 8022c86:	9a06      	ldr	r2, [sp, #24]
 8022c88:	f806 8c01 	strb.w	r8, [r6, #-1]
 8022c8c:	1af3      	subs	r3, r6, r3
 8022c8e:	4293      	cmp	r3, r2
 8022c90:	d021      	beq.n	8022cd6 <_dtoa_r+0x9ee>
 8022c92:	2300      	movs	r3, #0
 8022c94:	220a      	movs	r2, #10
 8022c96:	9901      	ldr	r1, [sp, #4]
 8022c98:	4620      	mov	r0, r4
 8022c9a:	f000 fbb6 	bl	802340a <__multadd>
 8022c9e:	45b9      	cmp	r9, r7
 8022ca0:	9001      	str	r0, [sp, #4]
 8022ca2:	f04f 0300 	mov.w	r3, #0
 8022ca6:	f04f 020a 	mov.w	r2, #10
 8022caa:	4649      	mov	r1, r9
 8022cac:	4620      	mov	r0, r4
 8022cae:	d105      	bne.n	8022cbc <_dtoa_r+0x9d4>
 8022cb0:	f000 fbab 	bl	802340a <__multadd>
 8022cb4:	4681      	mov	r9, r0
 8022cb6:	4607      	mov	r7, r0
 8022cb8:	46b2      	mov	sl, r6
 8022cba:	e779      	b.n	8022bb0 <_dtoa_r+0x8c8>
 8022cbc:	f000 fba5 	bl	802340a <__multadd>
 8022cc0:	4639      	mov	r1, r7
 8022cc2:	4681      	mov	r9, r0
 8022cc4:	2300      	movs	r3, #0
 8022cc6:	220a      	movs	r2, #10
 8022cc8:	4620      	mov	r0, r4
 8022cca:	f000 fb9e 	bl	802340a <__multadd>
 8022cce:	4607      	mov	r7, r0
 8022cd0:	e7f2      	b.n	8022cb8 <_dtoa_r+0x9d0>
 8022cd2:	f04f 0900 	mov.w	r9, #0
 8022cd6:	2201      	movs	r2, #1
 8022cd8:	9901      	ldr	r1, [sp, #4]
 8022cda:	4620      	mov	r0, r4
 8022cdc:	f000 fd0c 	bl	80236f8 <__lshift>
 8022ce0:	4629      	mov	r1, r5
 8022ce2:	9001      	str	r0, [sp, #4]
 8022ce4:	f000 fd5c 	bl	80237a0 <__mcmp>
 8022ce8:	2800      	cmp	r0, #0
 8022cea:	dcb9      	bgt.n	8022c60 <_dtoa_r+0x978>
 8022cec:	d102      	bne.n	8022cf4 <_dtoa_r+0xa0c>
 8022cee:	f018 0f01 	tst.w	r8, #1
 8022cf2:	d1b5      	bne.n	8022c60 <_dtoa_r+0x978>
 8022cf4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8022cf8:	2b30      	cmp	r3, #48	; 0x30
 8022cfa:	f106 32ff 	add.w	r2, r6, #4294967295
 8022cfe:	f47f af11 	bne.w	8022b24 <_dtoa_r+0x83c>
 8022d02:	4616      	mov	r6, r2
 8022d04:	e7f6      	b.n	8022cf4 <_dtoa_r+0xa0c>
 8022d06:	9b04      	ldr	r3, [sp, #16]
 8022d08:	4293      	cmp	r3, r2
 8022d0a:	d105      	bne.n	8022d18 <_dtoa_r+0xa30>
 8022d0c:	9a04      	ldr	r2, [sp, #16]
 8022d0e:	f10b 0b01 	add.w	fp, fp, #1
 8022d12:	2331      	movs	r3, #49	; 0x31
 8022d14:	7013      	strb	r3, [r2, #0]
 8022d16:	e705      	b.n	8022b24 <_dtoa_r+0x83c>
 8022d18:	4616      	mov	r6, r2
 8022d1a:	e7a1      	b.n	8022c60 <_dtoa_r+0x978>
 8022d1c:	4b16      	ldr	r3, [pc, #88]	; (8022d78 <_dtoa_r+0xa90>)
 8022d1e:	f7ff bb48 	b.w	80223b2 <_dtoa_r+0xca>
 8022d22:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8022d24:	2b00      	cmp	r3, #0
 8022d26:	f47f ab23 	bne.w	8022370 <_dtoa_r+0x88>
 8022d2a:	4b14      	ldr	r3, [pc, #80]	; (8022d7c <_dtoa_r+0xa94>)
 8022d2c:	f7ff bb41 	b.w	80223b2 <_dtoa_r+0xca>
 8022d30:	9b08      	ldr	r3, [sp, #32]
 8022d32:	2b01      	cmp	r3, #1
 8022d34:	f77f ae3b 	ble.w	80229ae <_dtoa_r+0x6c6>
 8022d38:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8022d3c:	e64f      	b.n	80229de <_dtoa_r+0x6f6>
 8022d3e:	9b06      	ldr	r3, [sp, #24]
 8022d40:	2b00      	cmp	r3, #0
 8022d42:	dc03      	bgt.n	8022d4c <_dtoa_r+0xa64>
 8022d44:	9b08      	ldr	r3, [sp, #32]
 8022d46:	2b02      	cmp	r3, #2
 8022d48:	f73f aed7 	bgt.w	8022afa <_dtoa_r+0x812>
 8022d4c:	9e04      	ldr	r6, [sp, #16]
 8022d4e:	9801      	ldr	r0, [sp, #4]
 8022d50:	4629      	mov	r1, r5
 8022d52:	f7ff fa3b 	bl	80221cc <quorem>
 8022d56:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8022d5a:	f806 8b01 	strb.w	r8, [r6], #1
 8022d5e:	9b04      	ldr	r3, [sp, #16]
 8022d60:	9a06      	ldr	r2, [sp, #24]
 8022d62:	1af3      	subs	r3, r6, r3
 8022d64:	429a      	cmp	r2, r3
 8022d66:	ddb4      	ble.n	8022cd2 <_dtoa_r+0x9ea>
 8022d68:	2300      	movs	r3, #0
 8022d6a:	220a      	movs	r2, #10
 8022d6c:	9901      	ldr	r1, [sp, #4]
 8022d6e:	4620      	mov	r0, r4
 8022d70:	f000 fb4b 	bl	802340a <__multadd>
 8022d74:	9001      	str	r0, [sp, #4]
 8022d76:	e7ea      	b.n	8022d4e <_dtoa_r+0xa66>
 8022d78:	0803fe1b 	.word	0x0803fe1b
 8022d7c:	0803fc85 	.word	0x0803fc85

08022d80 <__sflush_r>:
 8022d80:	898a      	ldrh	r2, [r1, #12]
 8022d82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022d86:	4605      	mov	r5, r0
 8022d88:	0710      	lsls	r0, r2, #28
 8022d8a:	460c      	mov	r4, r1
 8022d8c:	d458      	bmi.n	8022e40 <__sflush_r+0xc0>
 8022d8e:	684b      	ldr	r3, [r1, #4]
 8022d90:	2b00      	cmp	r3, #0
 8022d92:	dc05      	bgt.n	8022da0 <__sflush_r+0x20>
 8022d94:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8022d96:	2b00      	cmp	r3, #0
 8022d98:	dc02      	bgt.n	8022da0 <__sflush_r+0x20>
 8022d9a:	2000      	movs	r0, #0
 8022d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022da0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8022da2:	2e00      	cmp	r6, #0
 8022da4:	d0f9      	beq.n	8022d9a <__sflush_r+0x1a>
 8022da6:	2300      	movs	r3, #0
 8022da8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8022dac:	682f      	ldr	r7, [r5, #0]
 8022dae:	6a21      	ldr	r1, [r4, #32]
 8022db0:	602b      	str	r3, [r5, #0]
 8022db2:	d032      	beq.n	8022e1a <__sflush_r+0x9a>
 8022db4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8022db6:	89a3      	ldrh	r3, [r4, #12]
 8022db8:	075a      	lsls	r2, r3, #29
 8022dba:	d505      	bpl.n	8022dc8 <__sflush_r+0x48>
 8022dbc:	6863      	ldr	r3, [r4, #4]
 8022dbe:	1ac0      	subs	r0, r0, r3
 8022dc0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8022dc2:	b10b      	cbz	r3, 8022dc8 <__sflush_r+0x48>
 8022dc4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8022dc6:	1ac0      	subs	r0, r0, r3
 8022dc8:	2300      	movs	r3, #0
 8022dca:	4602      	mov	r2, r0
 8022dcc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8022dce:	6a21      	ldr	r1, [r4, #32]
 8022dd0:	4628      	mov	r0, r5
 8022dd2:	47b0      	blx	r6
 8022dd4:	1c43      	adds	r3, r0, #1
 8022dd6:	89a3      	ldrh	r3, [r4, #12]
 8022dd8:	d106      	bne.n	8022de8 <__sflush_r+0x68>
 8022dda:	6829      	ldr	r1, [r5, #0]
 8022ddc:	291d      	cmp	r1, #29
 8022dde:	d848      	bhi.n	8022e72 <__sflush_r+0xf2>
 8022de0:	4a29      	ldr	r2, [pc, #164]	; (8022e88 <__sflush_r+0x108>)
 8022de2:	40ca      	lsrs	r2, r1
 8022de4:	07d6      	lsls	r6, r2, #31
 8022de6:	d544      	bpl.n	8022e72 <__sflush_r+0xf2>
 8022de8:	2200      	movs	r2, #0
 8022dea:	6062      	str	r2, [r4, #4]
 8022dec:	04d9      	lsls	r1, r3, #19
 8022dee:	6922      	ldr	r2, [r4, #16]
 8022df0:	6022      	str	r2, [r4, #0]
 8022df2:	d504      	bpl.n	8022dfe <__sflush_r+0x7e>
 8022df4:	1c42      	adds	r2, r0, #1
 8022df6:	d101      	bne.n	8022dfc <__sflush_r+0x7c>
 8022df8:	682b      	ldr	r3, [r5, #0]
 8022dfa:	b903      	cbnz	r3, 8022dfe <__sflush_r+0x7e>
 8022dfc:	6560      	str	r0, [r4, #84]	; 0x54
 8022dfe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8022e00:	602f      	str	r7, [r5, #0]
 8022e02:	2900      	cmp	r1, #0
 8022e04:	d0c9      	beq.n	8022d9a <__sflush_r+0x1a>
 8022e06:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8022e0a:	4299      	cmp	r1, r3
 8022e0c:	d002      	beq.n	8022e14 <__sflush_r+0x94>
 8022e0e:	4628      	mov	r0, r5
 8022e10:	f7fd f89e 	bl	801ff50 <_free_r>
 8022e14:	2000      	movs	r0, #0
 8022e16:	6360      	str	r0, [r4, #52]	; 0x34
 8022e18:	e7c0      	b.n	8022d9c <__sflush_r+0x1c>
 8022e1a:	2301      	movs	r3, #1
 8022e1c:	4628      	mov	r0, r5
 8022e1e:	47b0      	blx	r6
 8022e20:	1c41      	adds	r1, r0, #1
 8022e22:	d1c8      	bne.n	8022db6 <__sflush_r+0x36>
 8022e24:	682b      	ldr	r3, [r5, #0]
 8022e26:	2b00      	cmp	r3, #0
 8022e28:	d0c5      	beq.n	8022db6 <__sflush_r+0x36>
 8022e2a:	2b1d      	cmp	r3, #29
 8022e2c:	d001      	beq.n	8022e32 <__sflush_r+0xb2>
 8022e2e:	2b16      	cmp	r3, #22
 8022e30:	d101      	bne.n	8022e36 <__sflush_r+0xb6>
 8022e32:	602f      	str	r7, [r5, #0]
 8022e34:	e7b1      	b.n	8022d9a <__sflush_r+0x1a>
 8022e36:	89a3      	ldrh	r3, [r4, #12]
 8022e38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8022e3c:	81a3      	strh	r3, [r4, #12]
 8022e3e:	e7ad      	b.n	8022d9c <__sflush_r+0x1c>
 8022e40:	690f      	ldr	r7, [r1, #16]
 8022e42:	2f00      	cmp	r7, #0
 8022e44:	d0a9      	beq.n	8022d9a <__sflush_r+0x1a>
 8022e46:	0793      	lsls	r3, r2, #30
 8022e48:	680e      	ldr	r6, [r1, #0]
 8022e4a:	bf08      	it	eq
 8022e4c:	694b      	ldreq	r3, [r1, #20]
 8022e4e:	600f      	str	r7, [r1, #0]
 8022e50:	bf18      	it	ne
 8022e52:	2300      	movne	r3, #0
 8022e54:	eba6 0807 	sub.w	r8, r6, r7
 8022e58:	608b      	str	r3, [r1, #8]
 8022e5a:	f1b8 0f00 	cmp.w	r8, #0
 8022e5e:	dd9c      	ble.n	8022d9a <__sflush_r+0x1a>
 8022e60:	4643      	mov	r3, r8
 8022e62:	463a      	mov	r2, r7
 8022e64:	6a21      	ldr	r1, [r4, #32]
 8022e66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8022e68:	4628      	mov	r0, r5
 8022e6a:	47b0      	blx	r6
 8022e6c:	2800      	cmp	r0, #0
 8022e6e:	dc06      	bgt.n	8022e7e <__sflush_r+0xfe>
 8022e70:	89a3      	ldrh	r3, [r4, #12]
 8022e72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8022e76:	81a3      	strh	r3, [r4, #12]
 8022e78:	f04f 30ff 	mov.w	r0, #4294967295
 8022e7c:	e78e      	b.n	8022d9c <__sflush_r+0x1c>
 8022e7e:	4407      	add	r7, r0
 8022e80:	eba8 0800 	sub.w	r8, r8, r0
 8022e84:	e7e9      	b.n	8022e5a <__sflush_r+0xda>
 8022e86:	bf00      	nop
 8022e88:	20400001 	.word	0x20400001

08022e8c <_fflush_r>:
 8022e8c:	b538      	push	{r3, r4, r5, lr}
 8022e8e:	690b      	ldr	r3, [r1, #16]
 8022e90:	4605      	mov	r5, r0
 8022e92:	460c      	mov	r4, r1
 8022e94:	b1db      	cbz	r3, 8022ece <_fflush_r+0x42>
 8022e96:	b118      	cbz	r0, 8022ea0 <_fflush_r+0x14>
 8022e98:	6983      	ldr	r3, [r0, #24]
 8022e9a:	b90b      	cbnz	r3, 8022ea0 <_fflush_r+0x14>
 8022e9c:	f000 f860 	bl	8022f60 <__sinit>
 8022ea0:	4b0c      	ldr	r3, [pc, #48]	; (8022ed4 <_fflush_r+0x48>)
 8022ea2:	429c      	cmp	r4, r3
 8022ea4:	d109      	bne.n	8022eba <_fflush_r+0x2e>
 8022ea6:	686c      	ldr	r4, [r5, #4]
 8022ea8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022eac:	b17b      	cbz	r3, 8022ece <_fflush_r+0x42>
 8022eae:	4621      	mov	r1, r4
 8022eb0:	4628      	mov	r0, r5
 8022eb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8022eb6:	f7ff bf63 	b.w	8022d80 <__sflush_r>
 8022eba:	4b07      	ldr	r3, [pc, #28]	; (8022ed8 <_fflush_r+0x4c>)
 8022ebc:	429c      	cmp	r4, r3
 8022ebe:	d101      	bne.n	8022ec4 <_fflush_r+0x38>
 8022ec0:	68ac      	ldr	r4, [r5, #8]
 8022ec2:	e7f1      	b.n	8022ea8 <_fflush_r+0x1c>
 8022ec4:	4b05      	ldr	r3, [pc, #20]	; (8022edc <_fflush_r+0x50>)
 8022ec6:	429c      	cmp	r4, r3
 8022ec8:	bf08      	it	eq
 8022eca:	68ec      	ldreq	r4, [r5, #12]
 8022ecc:	e7ec      	b.n	8022ea8 <_fflush_r+0x1c>
 8022ece:	2000      	movs	r0, #0
 8022ed0:	bd38      	pop	{r3, r4, r5, pc}
 8022ed2:	bf00      	nop
 8022ed4:	0803fcb4 	.word	0x0803fcb4
 8022ed8:	0803fcd4 	.word	0x0803fcd4
 8022edc:	0803fc94 	.word	0x0803fc94

08022ee0 <std>:
 8022ee0:	2300      	movs	r3, #0
 8022ee2:	b510      	push	{r4, lr}
 8022ee4:	4604      	mov	r4, r0
 8022ee6:	e9c0 3300 	strd	r3, r3, [r0]
 8022eea:	6083      	str	r3, [r0, #8]
 8022eec:	8181      	strh	r1, [r0, #12]
 8022eee:	6643      	str	r3, [r0, #100]	; 0x64
 8022ef0:	81c2      	strh	r2, [r0, #14]
 8022ef2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8022ef6:	6183      	str	r3, [r0, #24]
 8022ef8:	4619      	mov	r1, r3
 8022efa:	2208      	movs	r2, #8
 8022efc:	305c      	adds	r0, #92	; 0x5c
 8022efe:	f7fc fd8a 	bl	801fa16 <memset>
 8022f02:	4b05      	ldr	r3, [pc, #20]	; (8022f18 <std+0x38>)
 8022f04:	6263      	str	r3, [r4, #36]	; 0x24
 8022f06:	4b05      	ldr	r3, [pc, #20]	; (8022f1c <std+0x3c>)
 8022f08:	62a3      	str	r3, [r4, #40]	; 0x28
 8022f0a:	4b05      	ldr	r3, [pc, #20]	; (8022f20 <std+0x40>)
 8022f0c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8022f0e:	4b05      	ldr	r3, [pc, #20]	; (8022f24 <std+0x44>)
 8022f10:	6224      	str	r4, [r4, #32]
 8022f12:	6323      	str	r3, [r4, #48]	; 0x30
 8022f14:	bd10      	pop	{r4, pc}
 8022f16:	bf00      	nop
 8022f18:	08020c5d 	.word	0x08020c5d
 8022f1c:	08020c83 	.word	0x08020c83
 8022f20:	08020cbb 	.word	0x08020cbb
 8022f24:	08020cdf 	.word	0x08020cdf

08022f28 <_cleanup_r>:
 8022f28:	4901      	ldr	r1, [pc, #4]	; (8022f30 <_cleanup_r+0x8>)
 8022f2a:	f000 b885 	b.w	8023038 <_fwalk_reent>
 8022f2e:	bf00      	nop
 8022f30:	08022e8d 	.word	0x08022e8d

08022f34 <__sfmoreglue>:
 8022f34:	b570      	push	{r4, r5, r6, lr}
 8022f36:	1e4a      	subs	r2, r1, #1
 8022f38:	2568      	movs	r5, #104	; 0x68
 8022f3a:	4355      	muls	r5, r2
 8022f3c:	460e      	mov	r6, r1
 8022f3e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8022f42:	f7fd f853 	bl	801ffec <_malloc_r>
 8022f46:	4604      	mov	r4, r0
 8022f48:	b140      	cbz	r0, 8022f5c <__sfmoreglue+0x28>
 8022f4a:	2100      	movs	r1, #0
 8022f4c:	e9c0 1600 	strd	r1, r6, [r0]
 8022f50:	300c      	adds	r0, #12
 8022f52:	60a0      	str	r0, [r4, #8]
 8022f54:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8022f58:	f7fc fd5d 	bl	801fa16 <memset>
 8022f5c:	4620      	mov	r0, r4
 8022f5e:	bd70      	pop	{r4, r5, r6, pc}

08022f60 <__sinit>:
 8022f60:	6983      	ldr	r3, [r0, #24]
 8022f62:	b510      	push	{r4, lr}
 8022f64:	4604      	mov	r4, r0
 8022f66:	bb33      	cbnz	r3, 8022fb6 <__sinit+0x56>
 8022f68:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8022f6c:	6503      	str	r3, [r0, #80]	; 0x50
 8022f6e:	4b12      	ldr	r3, [pc, #72]	; (8022fb8 <__sinit+0x58>)
 8022f70:	4a12      	ldr	r2, [pc, #72]	; (8022fbc <__sinit+0x5c>)
 8022f72:	681b      	ldr	r3, [r3, #0]
 8022f74:	6282      	str	r2, [r0, #40]	; 0x28
 8022f76:	4298      	cmp	r0, r3
 8022f78:	bf04      	itt	eq
 8022f7a:	2301      	moveq	r3, #1
 8022f7c:	6183      	streq	r3, [r0, #24]
 8022f7e:	f000 f81f 	bl	8022fc0 <__sfp>
 8022f82:	6060      	str	r0, [r4, #4]
 8022f84:	4620      	mov	r0, r4
 8022f86:	f000 f81b 	bl	8022fc0 <__sfp>
 8022f8a:	60a0      	str	r0, [r4, #8]
 8022f8c:	4620      	mov	r0, r4
 8022f8e:	f000 f817 	bl	8022fc0 <__sfp>
 8022f92:	2200      	movs	r2, #0
 8022f94:	60e0      	str	r0, [r4, #12]
 8022f96:	2104      	movs	r1, #4
 8022f98:	6860      	ldr	r0, [r4, #4]
 8022f9a:	f7ff ffa1 	bl	8022ee0 <std>
 8022f9e:	2201      	movs	r2, #1
 8022fa0:	2109      	movs	r1, #9
 8022fa2:	68a0      	ldr	r0, [r4, #8]
 8022fa4:	f7ff ff9c 	bl	8022ee0 <std>
 8022fa8:	2202      	movs	r2, #2
 8022faa:	2112      	movs	r1, #18
 8022fac:	68e0      	ldr	r0, [r4, #12]
 8022fae:	f7ff ff97 	bl	8022ee0 <std>
 8022fb2:	2301      	movs	r3, #1
 8022fb4:	61a3      	str	r3, [r4, #24]
 8022fb6:	bd10      	pop	{r4, pc}
 8022fb8:	0803f76c 	.word	0x0803f76c
 8022fbc:	08022f29 	.word	0x08022f29

08022fc0 <__sfp>:
 8022fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022fc2:	4b1b      	ldr	r3, [pc, #108]	; (8023030 <__sfp+0x70>)
 8022fc4:	681e      	ldr	r6, [r3, #0]
 8022fc6:	69b3      	ldr	r3, [r6, #24]
 8022fc8:	4607      	mov	r7, r0
 8022fca:	b913      	cbnz	r3, 8022fd2 <__sfp+0x12>
 8022fcc:	4630      	mov	r0, r6
 8022fce:	f7ff ffc7 	bl	8022f60 <__sinit>
 8022fd2:	3648      	adds	r6, #72	; 0x48
 8022fd4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8022fd8:	3b01      	subs	r3, #1
 8022fda:	d503      	bpl.n	8022fe4 <__sfp+0x24>
 8022fdc:	6833      	ldr	r3, [r6, #0]
 8022fde:	b133      	cbz	r3, 8022fee <__sfp+0x2e>
 8022fe0:	6836      	ldr	r6, [r6, #0]
 8022fe2:	e7f7      	b.n	8022fd4 <__sfp+0x14>
 8022fe4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8022fe8:	b16d      	cbz	r5, 8023006 <__sfp+0x46>
 8022fea:	3468      	adds	r4, #104	; 0x68
 8022fec:	e7f4      	b.n	8022fd8 <__sfp+0x18>
 8022fee:	2104      	movs	r1, #4
 8022ff0:	4638      	mov	r0, r7
 8022ff2:	f7ff ff9f 	bl	8022f34 <__sfmoreglue>
 8022ff6:	6030      	str	r0, [r6, #0]
 8022ff8:	2800      	cmp	r0, #0
 8022ffa:	d1f1      	bne.n	8022fe0 <__sfp+0x20>
 8022ffc:	230c      	movs	r3, #12
 8022ffe:	603b      	str	r3, [r7, #0]
 8023000:	4604      	mov	r4, r0
 8023002:	4620      	mov	r0, r4
 8023004:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8023006:	4b0b      	ldr	r3, [pc, #44]	; (8023034 <__sfp+0x74>)
 8023008:	6665      	str	r5, [r4, #100]	; 0x64
 802300a:	e9c4 5500 	strd	r5, r5, [r4]
 802300e:	60a5      	str	r5, [r4, #8]
 8023010:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8023014:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8023018:	2208      	movs	r2, #8
 802301a:	4629      	mov	r1, r5
 802301c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8023020:	f7fc fcf9 	bl	801fa16 <memset>
 8023024:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8023028:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 802302c:	e7e9      	b.n	8023002 <__sfp+0x42>
 802302e:	bf00      	nop
 8023030:	0803f76c 	.word	0x0803f76c
 8023034:	ffff0001 	.word	0xffff0001

08023038 <_fwalk_reent>:
 8023038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802303c:	4680      	mov	r8, r0
 802303e:	4689      	mov	r9, r1
 8023040:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8023044:	2600      	movs	r6, #0
 8023046:	b914      	cbnz	r4, 802304e <_fwalk_reent+0x16>
 8023048:	4630      	mov	r0, r6
 802304a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802304e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8023052:	3f01      	subs	r7, #1
 8023054:	d501      	bpl.n	802305a <_fwalk_reent+0x22>
 8023056:	6824      	ldr	r4, [r4, #0]
 8023058:	e7f5      	b.n	8023046 <_fwalk_reent+0xe>
 802305a:	89ab      	ldrh	r3, [r5, #12]
 802305c:	2b01      	cmp	r3, #1
 802305e:	d907      	bls.n	8023070 <_fwalk_reent+0x38>
 8023060:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8023064:	3301      	adds	r3, #1
 8023066:	d003      	beq.n	8023070 <_fwalk_reent+0x38>
 8023068:	4629      	mov	r1, r5
 802306a:	4640      	mov	r0, r8
 802306c:	47c8      	blx	r9
 802306e:	4306      	orrs	r6, r0
 8023070:	3568      	adds	r5, #104	; 0x68
 8023072:	e7ee      	b.n	8023052 <_fwalk_reent+0x1a>

08023074 <_findenv_r>:
 8023074:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023078:	4607      	mov	r7, r0
 802307a:	468b      	mov	fp, r1
 802307c:	4690      	mov	r8, r2
 802307e:	f001 fad1 	bl	8024624 <__env_lock>
 8023082:	4b19      	ldr	r3, [pc, #100]	; (80230e8 <_findenv_r+0x74>)
 8023084:	681d      	ldr	r5, [r3, #0]
 8023086:	469a      	mov	sl, r3
 8023088:	b13d      	cbz	r5, 802309a <_findenv_r+0x26>
 802308a:	465c      	mov	r4, fp
 802308c:	4623      	mov	r3, r4
 802308e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8023092:	b32a      	cbz	r2, 80230e0 <_findenv_r+0x6c>
 8023094:	2a3d      	cmp	r2, #61	; 0x3d
 8023096:	461c      	mov	r4, r3
 8023098:	d1f8      	bne.n	802308c <_findenv_r+0x18>
 802309a:	4638      	mov	r0, r7
 802309c:	f001 fac3 	bl	8024626 <__env_unlock>
 80230a0:	2000      	movs	r0, #0
 80230a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80230a6:	464d      	mov	r5, r9
 80230a8:	46a9      	mov	r9, r5
 80230aa:	f859 0b04 	ldr.w	r0, [r9], #4
 80230ae:	2800      	cmp	r0, #0
 80230b0:	d0f3      	beq.n	802309a <_findenv_r+0x26>
 80230b2:	4622      	mov	r2, r4
 80230b4:	4659      	mov	r1, fp
 80230b6:	f7fe fbab 	bl	8021810 <strncmp>
 80230ba:	2800      	cmp	r0, #0
 80230bc:	d1f3      	bne.n	80230a6 <_findenv_r+0x32>
 80230be:	f859 3c04 	ldr.w	r3, [r9, #-4]
 80230c2:	191e      	adds	r6, r3, r4
 80230c4:	5d1b      	ldrb	r3, [r3, r4]
 80230c6:	2b3d      	cmp	r3, #61	; 0x3d
 80230c8:	d1ed      	bne.n	80230a6 <_findenv_r+0x32>
 80230ca:	f8da 3000 	ldr.w	r3, [sl]
 80230ce:	1aed      	subs	r5, r5, r3
 80230d0:	10ad      	asrs	r5, r5, #2
 80230d2:	4638      	mov	r0, r7
 80230d4:	f8c8 5000 	str.w	r5, [r8]
 80230d8:	f001 faa5 	bl	8024626 <__env_unlock>
 80230dc:	1c70      	adds	r0, r6, #1
 80230de:	e7e0      	b.n	80230a2 <_findenv_r+0x2e>
 80230e0:	eba4 040b 	sub.w	r4, r4, fp
 80230e4:	e7e0      	b.n	80230a8 <_findenv_r+0x34>
 80230e6:	bf00      	nop
 80230e8:	20000240 	.word	0x20000240

080230ec <_getenv_r>:
 80230ec:	b507      	push	{r0, r1, r2, lr}
 80230ee:	aa01      	add	r2, sp, #4
 80230f0:	f7ff ffc0 	bl	8023074 <_findenv_r>
 80230f4:	b003      	add	sp, #12
 80230f6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080230fc <__gettzinfo>:
 80230fc:	4800      	ldr	r0, [pc, #0]	; (8023100 <__gettzinfo+0x4>)
 80230fe:	4770      	bx	lr
 8023100:	20000628 	.word	0x20000628

08023104 <gmtime_r>:
 8023104:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8023108:	e9d0 8900 	ldrd	r8, r9, [r0]
 802310c:	460c      	mov	r4, r1
 802310e:	4a50      	ldr	r2, [pc, #320]	; (8023250 <gmtime_r+0x14c>)
 8023110:	2300      	movs	r3, #0
 8023112:	4640      	mov	r0, r8
 8023114:	4649      	mov	r1, r9
 8023116:	f7dd f8fb 	bl	8000310 <__aeabi_ldivmod>
 802311a:	4a4d      	ldr	r2, [pc, #308]	; (8023250 <gmtime_r+0x14c>)
 802311c:	f500 262f 	add.w	r6, r0, #716800	; 0xaf000
 8023120:	2300      	movs	r3, #0
 8023122:	4640      	mov	r0, r8
 8023124:	4649      	mov	r1, r9
 8023126:	f7dd f8f3 	bl	8000310 <__aeabi_ldivmod>
 802312a:	2a00      	cmp	r2, #0
 802312c:	bfbc      	itt	lt
 802312e:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 8023132:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 8023136:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 802313a:	fb92 f3f1 	sdiv	r3, r2, r1
 802313e:	fb01 2213 	mls	r2, r1, r3, r2
 8023142:	f04f 013c 	mov.w	r1, #60	; 0x3c
 8023146:	f606 256c 	addw	r5, r6, #2668	; 0xa6c
 802314a:	60a3      	str	r3, [r4, #8]
 802314c:	bfb8      	it	lt
 802314e:	f606 256b 	addwlt	r5, r6, #2667	; 0xa6b
 8023152:	fb92 f3f1 	sdiv	r3, r2, r1
 8023156:	fb01 2213 	mls	r2, r1, r3, r2
 802315a:	6063      	str	r3, [r4, #4]
 802315c:	6022      	str	r2, [r4, #0]
 802315e:	1ceb      	adds	r3, r5, #3
 8023160:	2207      	movs	r2, #7
 8023162:	fb93 f2f2 	sdiv	r2, r3, r2
 8023166:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 802316a:	1a9b      	subs	r3, r3, r2
 802316c:	bf48      	it	mi
 802316e:	3307      	addmi	r3, #7
 8023170:	2d00      	cmp	r5, #0
 8023172:	61a3      	str	r3, [r4, #24]
 8023174:	bfb8      	it	lt
 8023176:	f5a5 330e 	sublt.w	r3, r5, #145408	; 0x23800
 802317a:	4836      	ldr	r0, [pc, #216]	; (8023254 <gmtime_r+0x150>)
 802317c:	bfae      	itee	ge
 802317e:	fb95 f0f0 	sdivge	r0, r5, r0
 8023182:	f5a3 732c 	sublt.w	r3, r3, #688	; 0x2b0
 8023186:	fb93 f0f0 	sdivlt	r0, r3, r0
 802318a:	4b33      	ldr	r3, [pc, #204]	; (8023258 <gmtime_r+0x154>)
 802318c:	fb03 5300 	mla	r3, r3, r0, r5
 8023190:	f648 61ac 	movw	r1, #36524	; 0x8eac
 8023194:	fbb3 f1f1 	udiv	r1, r3, r1
 8023198:	4419      	add	r1, r3
 802319a:	f240 57b4 	movw	r7, #1460	; 0x5b4
 802319e:	fbb3 f2f7 	udiv	r2, r3, r7
 80231a2:	1a89      	subs	r1, r1, r2
 80231a4:	4a2d      	ldr	r2, [pc, #180]	; (802325c <gmtime_r+0x158>)
 80231a6:	fbb3 f2f2 	udiv	r2, r3, r2
 80231aa:	1a8a      	subs	r2, r1, r2
 80231ac:	f648 6194 	movw	r1, #36500	; 0x8e94
 80231b0:	fbb2 f1f1 	udiv	r1, r2, r1
 80231b4:	440b      	add	r3, r1
 80231b6:	f240 166d 	movw	r6, #365	; 0x16d
 80231ba:	fbb2 f5f6 	udiv	r5, r2, r6
 80231be:	fbb2 f2f7 	udiv	r2, r2, r7
 80231c2:	1a9a      	subs	r2, r3, r2
 80231c4:	fb06 2315 	mls	r3, r6, r5, r2
 80231c8:	2199      	movs	r1, #153	; 0x99
 80231ca:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80231ce:	1c5e      	adds	r6, r3, #1
 80231d0:	3202      	adds	r2, #2
 80231d2:	fbb2 f2f1 	udiv	r2, r2, r1
 80231d6:	2a0a      	cmp	r2, #10
 80231d8:	fb01 f102 	mul.w	r1, r1, r2
 80231dc:	f101 0102 	add.w	r1, r1, #2
 80231e0:	f04f 0705 	mov.w	r7, #5
 80231e4:	fbb1 f1f7 	udiv	r1, r1, r7
 80231e8:	eba6 0101 	sub.w	r1, r6, r1
 80231ec:	bf34      	ite	cc
 80231ee:	2602      	movcc	r6, #2
 80231f0:	f06f 0609 	mvncs.w	r6, #9
 80231f4:	4416      	add	r6, r2
 80231f6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80231fa:	fb02 5000 	mla	r0, r2, r0, r5
 80231fe:	2e01      	cmp	r6, #1
 8023200:	bf98      	it	ls
 8023202:	3001      	addls	r0, #1
 8023204:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8023208:	d30c      	bcc.n	8023224 <gmtime_r+0x120>
 802320a:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 802320e:	61e3      	str	r3, [r4, #28]
 8023210:	f2a0 706c 	subw	r0, r0, #1900	; 0x76c
 8023214:	2300      	movs	r3, #0
 8023216:	e9c4 6004 	strd	r6, r0, [r4, #16]
 802321a:	60e1      	str	r1, [r4, #12]
 802321c:	6223      	str	r3, [r4, #32]
 802321e:	4620      	mov	r0, r4
 8023220:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8023224:	07aa      	lsls	r2, r5, #30
 8023226:	d105      	bne.n	8023234 <gmtime_r+0x130>
 8023228:	2764      	movs	r7, #100	; 0x64
 802322a:	fbb5 f2f7 	udiv	r2, r5, r7
 802322e:	fb07 5212 	mls	r2, r7, r2, r5
 8023232:	b95a      	cbnz	r2, 802324c <gmtime_r+0x148>
 8023234:	f44f 77c8 	mov.w	r7, #400	; 0x190
 8023238:	fbb5 f2f7 	udiv	r2, r5, r7
 802323c:	fb07 5212 	mls	r2, r7, r2, r5
 8023240:	fab2 f282 	clz	r2, r2
 8023244:	0952      	lsrs	r2, r2, #5
 8023246:	333b      	adds	r3, #59	; 0x3b
 8023248:	4413      	add	r3, r2
 802324a:	e7e0      	b.n	802320e <gmtime_r+0x10a>
 802324c:	2201      	movs	r2, #1
 802324e:	e7fa      	b.n	8023246 <gmtime_r+0x142>
 8023250:	00015180 	.word	0x00015180
 8023254:	00023ab1 	.word	0x00023ab1
 8023258:	fffdc54f 	.word	0xfffdc54f
 802325c:	00023ab0 	.word	0x00023ab0

08023260 <labs>:
 8023260:	2800      	cmp	r0, #0
 8023262:	bfb8      	it	lt
 8023264:	4240      	neglt	r0, r0
 8023266:	4770      	bx	lr

08023268 <_localeconv_r>:
 8023268:	4b04      	ldr	r3, [pc, #16]	; (802327c <_localeconv_r+0x14>)
 802326a:	681b      	ldr	r3, [r3, #0]
 802326c:	6a18      	ldr	r0, [r3, #32]
 802326e:	4b04      	ldr	r3, [pc, #16]	; (8023280 <_localeconv_r+0x18>)
 8023270:	2800      	cmp	r0, #0
 8023272:	bf08      	it	eq
 8023274:	4618      	moveq	r0, r3
 8023276:	30f0      	adds	r0, #240	; 0xf0
 8023278:	4770      	bx	lr
 802327a:	bf00      	nop
 802327c:	20000450 	.word	0x20000450
 8023280:	200004b4 	.word	0x200004b4

08023284 <_lseek_r>:
 8023284:	b538      	push	{r3, r4, r5, lr}
 8023286:	4c07      	ldr	r4, [pc, #28]	; (80232a4 <_lseek_r+0x20>)
 8023288:	4605      	mov	r5, r0
 802328a:	4608      	mov	r0, r1
 802328c:	4611      	mov	r1, r2
 802328e:	2200      	movs	r2, #0
 8023290:	6022      	str	r2, [r4, #0]
 8023292:	461a      	mov	r2, r3
 8023294:	f7e1 fb16 	bl	80048c4 <_lseek>
 8023298:	1c43      	adds	r3, r0, #1
 802329a:	d102      	bne.n	80232a2 <_lseek_r+0x1e>
 802329c:	6823      	ldr	r3, [r4, #0]
 802329e:	b103      	cbz	r3, 80232a2 <_lseek_r+0x1e>
 80232a0:	602b      	str	r3, [r5, #0]
 80232a2:	bd38      	pop	{r3, r4, r5, pc}
 80232a4:	20036278 	.word	0x20036278

080232a8 <__swhatbuf_r>:
 80232a8:	b570      	push	{r4, r5, r6, lr}
 80232aa:	460e      	mov	r6, r1
 80232ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80232b0:	2900      	cmp	r1, #0
 80232b2:	b096      	sub	sp, #88	; 0x58
 80232b4:	4614      	mov	r4, r2
 80232b6:	461d      	mov	r5, r3
 80232b8:	da07      	bge.n	80232ca <__swhatbuf_r+0x22>
 80232ba:	2300      	movs	r3, #0
 80232bc:	602b      	str	r3, [r5, #0]
 80232be:	89b3      	ldrh	r3, [r6, #12]
 80232c0:	061a      	lsls	r2, r3, #24
 80232c2:	d410      	bmi.n	80232e6 <__swhatbuf_r+0x3e>
 80232c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80232c8:	e00e      	b.n	80232e8 <__swhatbuf_r+0x40>
 80232ca:	466a      	mov	r2, sp
 80232cc:	f001 f9ac 	bl	8024628 <_fstat_r>
 80232d0:	2800      	cmp	r0, #0
 80232d2:	dbf2      	blt.n	80232ba <__swhatbuf_r+0x12>
 80232d4:	9a01      	ldr	r2, [sp, #4]
 80232d6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80232da:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80232de:	425a      	negs	r2, r3
 80232e0:	415a      	adcs	r2, r3
 80232e2:	602a      	str	r2, [r5, #0]
 80232e4:	e7ee      	b.n	80232c4 <__swhatbuf_r+0x1c>
 80232e6:	2340      	movs	r3, #64	; 0x40
 80232e8:	2000      	movs	r0, #0
 80232ea:	6023      	str	r3, [r4, #0]
 80232ec:	b016      	add	sp, #88	; 0x58
 80232ee:	bd70      	pop	{r4, r5, r6, pc}

080232f0 <__smakebuf_r>:
 80232f0:	898b      	ldrh	r3, [r1, #12]
 80232f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80232f4:	079d      	lsls	r5, r3, #30
 80232f6:	4606      	mov	r6, r0
 80232f8:	460c      	mov	r4, r1
 80232fa:	d507      	bpl.n	802330c <__smakebuf_r+0x1c>
 80232fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8023300:	6023      	str	r3, [r4, #0]
 8023302:	6123      	str	r3, [r4, #16]
 8023304:	2301      	movs	r3, #1
 8023306:	6163      	str	r3, [r4, #20]
 8023308:	b002      	add	sp, #8
 802330a:	bd70      	pop	{r4, r5, r6, pc}
 802330c:	ab01      	add	r3, sp, #4
 802330e:	466a      	mov	r2, sp
 8023310:	f7ff ffca 	bl	80232a8 <__swhatbuf_r>
 8023314:	9900      	ldr	r1, [sp, #0]
 8023316:	4605      	mov	r5, r0
 8023318:	4630      	mov	r0, r6
 802331a:	f7fc fe67 	bl	801ffec <_malloc_r>
 802331e:	b948      	cbnz	r0, 8023334 <__smakebuf_r+0x44>
 8023320:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8023324:	059a      	lsls	r2, r3, #22
 8023326:	d4ef      	bmi.n	8023308 <__smakebuf_r+0x18>
 8023328:	f023 0303 	bic.w	r3, r3, #3
 802332c:	f043 0302 	orr.w	r3, r3, #2
 8023330:	81a3      	strh	r3, [r4, #12]
 8023332:	e7e3      	b.n	80232fc <__smakebuf_r+0xc>
 8023334:	4b0d      	ldr	r3, [pc, #52]	; (802336c <__smakebuf_r+0x7c>)
 8023336:	62b3      	str	r3, [r6, #40]	; 0x28
 8023338:	89a3      	ldrh	r3, [r4, #12]
 802333a:	6020      	str	r0, [r4, #0]
 802333c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8023340:	81a3      	strh	r3, [r4, #12]
 8023342:	9b00      	ldr	r3, [sp, #0]
 8023344:	6163      	str	r3, [r4, #20]
 8023346:	9b01      	ldr	r3, [sp, #4]
 8023348:	6120      	str	r0, [r4, #16]
 802334a:	b15b      	cbz	r3, 8023364 <__smakebuf_r+0x74>
 802334c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8023350:	4630      	mov	r0, r6
 8023352:	f001 f97b 	bl	802464c <_isatty_r>
 8023356:	b128      	cbz	r0, 8023364 <__smakebuf_r+0x74>
 8023358:	89a3      	ldrh	r3, [r4, #12]
 802335a:	f023 0303 	bic.w	r3, r3, #3
 802335e:	f043 0301 	orr.w	r3, r3, #1
 8023362:	81a3      	strh	r3, [r4, #12]
 8023364:	89a3      	ldrh	r3, [r4, #12]
 8023366:	431d      	orrs	r5, r3
 8023368:	81a5      	strh	r5, [r4, #12]
 802336a:	e7cd      	b.n	8023308 <__smakebuf_r+0x18>
 802336c:	08022f29 	.word	0x08022f29

08023370 <__malloc_lock>:
 8023370:	4770      	bx	lr

08023372 <__malloc_unlock>:
 8023372:	4770      	bx	lr

08023374 <_Balloc>:
 8023374:	b570      	push	{r4, r5, r6, lr}
 8023376:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8023378:	4604      	mov	r4, r0
 802337a:	460e      	mov	r6, r1
 802337c:	b93d      	cbnz	r5, 802338e <_Balloc+0x1a>
 802337e:	2010      	movs	r0, #16
 8023380:	f7fc faf4 	bl	801f96c <malloc>
 8023384:	6260      	str	r0, [r4, #36]	; 0x24
 8023386:	e9c0 5501 	strd	r5, r5, [r0, #4]
 802338a:	6005      	str	r5, [r0, #0]
 802338c:	60c5      	str	r5, [r0, #12]
 802338e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8023390:	68eb      	ldr	r3, [r5, #12]
 8023392:	b183      	cbz	r3, 80233b6 <_Balloc+0x42>
 8023394:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8023396:	68db      	ldr	r3, [r3, #12]
 8023398:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 802339c:	b9b8      	cbnz	r0, 80233ce <_Balloc+0x5a>
 802339e:	2101      	movs	r1, #1
 80233a0:	fa01 f506 	lsl.w	r5, r1, r6
 80233a4:	1d6a      	adds	r2, r5, #5
 80233a6:	0092      	lsls	r2, r2, #2
 80233a8:	4620      	mov	r0, r4
 80233aa:	f000 fabf 	bl	802392c <_calloc_r>
 80233ae:	b160      	cbz	r0, 80233ca <_Balloc+0x56>
 80233b0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80233b4:	e00e      	b.n	80233d4 <_Balloc+0x60>
 80233b6:	2221      	movs	r2, #33	; 0x21
 80233b8:	2104      	movs	r1, #4
 80233ba:	4620      	mov	r0, r4
 80233bc:	f000 fab6 	bl	802392c <_calloc_r>
 80233c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80233c2:	60e8      	str	r0, [r5, #12]
 80233c4:	68db      	ldr	r3, [r3, #12]
 80233c6:	2b00      	cmp	r3, #0
 80233c8:	d1e4      	bne.n	8023394 <_Balloc+0x20>
 80233ca:	2000      	movs	r0, #0
 80233cc:	bd70      	pop	{r4, r5, r6, pc}
 80233ce:	6802      	ldr	r2, [r0, #0]
 80233d0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80233d4:	2300      	movs	r3, #0
 80233d6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80233da:	e7f7      	b.n	80233cc <_Balloc+0x58>

080233dc <_Bfree>:
 80233dc:	b570      	push	{r4, r5, r6, lr}
 80233de:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80233e0:	4606      	mov	r6, r0
 80233e2:	460d      	mov	r5, r1
 80233e4:	b93c      	cbnz	r4, 80233f6 <_Bfree+0x1a>
 80233e6:	2010      	movs	r0, #16
 80233e8:	f7fc fac0 	bl	801f96c <malloc>
 80233ec:	6270      	str	r0, [r6, #36]	; 0x24
 80233ee:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80233f2:	6004      	str	r4, [r0, #0]
 80233f4:	60c4      	str	r4, [r0, #12]
 80233f6:	b13d      	cbz	r5, 8023408 <_Bfree+0x2c>
 80233f8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80233fa:	686a      	ldr	r2, [r5, #4]
 80233fc:	68db      	ldr	r3, [r3, #12]
 80233fe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8023402:	6029      	str	r1, [r5, #0]
 8023404:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8023408:	bd70      	pop	{r4, r5, r6, pc}

0802340a <__multadd>:
 802340a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802340e:	690d      	ldr	r5, [r1, #16]
 8023410:	461f      	mov	r7, r3
 8023412:	4606      	mov	r6, r0
 8023414:	460c      	mov	r4, r1
 8023416:	f101 0c14 	add.w	ip, r1, #20
 802341a:	2300      	movs	r3, #0
 802341c:	f8dc 0000 	ldr.w	r0, [ip]
 8023420:	b281      	uxth	r1, r0
 8023422:	fb02 7101 	mla	r1, r2, r1, r7
 8023426:	0c0f      	lsrs	r7, r1, #16
 8023428:	0c00      	lsrs	r0, r0, #16
 802342a:	fb02 7000 	mla	r0, r2, r0, r7
 802342e:	b289      	uxth	r1, r1
 8023430:	3301      	adds	r3, #1
 8023432:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8023436:	429d      	cmp	r5, r3
 8023438:	ea4f 4710 	mov.w	r7, r0, lsr #16
 802343c:	f84c 1b04 	str.w	r1, [ip], #4
 8023440:	dcec      	bgt.n	802341c <__multadd+0x12>
 8023442:	b1d7      	cbz	r7, 802347a <__multadd+0x70>
 8023444:	68a3      	ldr	r3, [r4, #8]
 8023446:	42ab      	cmp	r3, r5
 8023448:	dc12      	bgt.n	8023470 <__multadd+0x66>
 802344a:	6861      	ldr	r1, [r4, #4]
 802344c:	4630      	mov	r0, r6
 802344e:	3101      	adds	r1, #1
 8023450:	f7ff ff90 	bl	8023374 <_Balloc>
 8023454:	6922      	ldr	r2, [r4, #16]
 8023456:	3202      	adds	r2, #2
 8023458:	f104 010c 	add.w	r1, r4, #12
 802345c:	4680      	mov	r8, r0
 802345e:	0092      	lsls	r2, r2, #2
 8023460:	300c      	adds	r0, #12
 8023462:	f7fc fab4 	bl	801f9ce <memcpy>
 8023466:	4621      	mov	r1, r4
 8023468:	4630      	mov	r0, r6
 802346a:	f7ff ffb7 	bl	80233dc <_Bfree>
 802346e:	4644      	mov	r4, r8
 8023470:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8023474:	3501      	adds	r5, #1
 8023476:	615f      	str	r7, [r3, #20]
 8023478:	6125      	str	r5, [r4, #16]
 802347a:	4620      	mov	r0, r4
 802347c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08023480 <__hi0bits>:
 8023480:	0c02      	lsrs	r2, r0, #16
 8023482:	0412      	lsls	r2, r2, #16
 8023484:	4603      	mov	r3, r0
 8023486:	b9b2      	cbnz	r2, 80234b6 <__hi0bits+0x36>
 8023488:	0403      	lsls	r3, r0, #16
 802348a:	2010      	movs	r0, #16
 802348c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8023490:	bf04      	itt	eq
 8023492:	021b      	lsleq	r3, r3, #8
 8023494:	3008      	addeq	r0, #8
 8023496:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 802349a:	bf04      	itt	eq
 802349c:	011b      	lsleq	r3, r3, #4
 802349e:	3004      	addeq	r0, #4
 80234a0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80234a4:	bf04      	itt	eq
 80234a6:	009b      	lsleq	r3, r3, #2
 80234a8:	3002      	addeq	r0, #2
 80234aa:	2b00      	cmp	r3, #0
 80234ac:	db06      	blt.n	80234bc <__hi0bits+0x3c>
 80234ae:	005b      	lsls	r3, r3, #1
 80234b0:	d503      	bpl.n	80234ba <__hi0bits+0x3a>
 80234b2:	3001      	adds	r0, #1
 80234b4:	4770      	bx	lr
 80234b6:	2000      	movs	r0, #0
 80234b8:	e7e8      	b.n	802348c <__hi0bits+0xc>
 80234ba:	2020      	movs	r0, #32
 80234bc:	4770      	bx	lr

080234be <__lo0bits>:
 80234be:	6803      	ldr	r3, [r0, #0]
 80234c0:	f013 0207 	ands.w	r2, r3, #7
 80234c4:	4601      	mov	r1, r0
 80234c6:	d00b      	beq.n	80234e0 <__lo0bits+0x22>
 80234c8:	07da      	lsls	r2, r3, #31
 80234ca:	d423      	bmi.n	8023514 <__lo0bits+0x56>
 80234cc:	0798      	lsls	r0, r3, #30
 80234ce:	bf49      	itett	mi
 80234d0:	085b      	lsrmi	r3, r3, #1
 80234d2:	089b      	lsrpl	r3, r3, #2
 80234d4:	2001      	movmi	r0, #1
 80234d6:	600b      	strmi	r3, [r1, #0]
 80234d8:	bf5c      	itt	pl
 80234da:	600b      	strpl	r3, [r1, #0]
 80234dc:	2002      	movpl	r0, #2
 80234de:	4770      	bx	lr
 80234e0:	b298      	uxth	r0, r3
 80234e2:	b9a8      	cbnz	r0, 8023510 <__lo0bits+0x52>
 80234e4:	0c1b      	lsrs	r3, r3, #16
 80234e6:	2010      	movs	r0, #16
 80234e8:	f013 0fff 	tst.w	r3, #255	; 0xff
 80234ec:	bf04      	itt	eq
 80234ee:	0a1b      	lsreq	r3, r3, #8
 80234f0:	3008      	addeq	r0, #8
 80234f2:	071a      	lsls	r2, r3, #28
 80234f4:	bf04      	itt	eq
 80234f6:	091b      	lsreq	r3, r3, #4
 80234f8:	3004      	addeq	r0, #4
 80234fa:	079a      	lsls	r2, r3, #30
 80234fc:	bf04      	itt	eq
 80234fe:	089b      	lsreq	r3, r3, #2
 8023500:	3002      	addeq	r0, #2
 8023502:	07da      	lsls	r2, r3, #31
 8023504:	d402      	bmi.n	802350c <__lo0bits+0x4e>
 8023506:	085b      	lsrs	r3, r3, #1
 8023508:	d006      	beq.n	8023518 <__lo0bits+0x5a>
 802350a:	3001      	adds	r0, #1
 802350c:	600b      	str	r3, [r1, #0]
 802350e:	4770      	bx	lr
 8023510:	4610      	mov	r0, r2
 8023512:	e7e9      	b.n	80234e8 <__lo0bits+0x2a>
 8023514:	2000      	movs	r0, #0
 8023516:	4770      	bx	lr
 8023518:	2020      	movs	r0, #32
 802351a:	4770      	bx	lr

0802351c <__i2b>:
 802351c:	b510      	push	{r4, lr}
 802351e:	460c      	mov	r4, r1
 8023520:	2101      	movs	r1, #1
 8023522:	f7ff ff27 	bl	8023374 <_Balloc>
 8023526:	2201      	movs	r2, #1
 8023528:	6144      	str	r4, [r0, #20]
 802352a:	6102      	str	r2, [r0, #16]
 802352c:	bd10      	pop	{r4, pc}

0802352e <__multiply>:
 802352e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023532:	4614      	mov	r4, r2
 8023534:	690a      	ldr	r2, [r1, #16]
 8023536:	6923      	ldr	r3, [r4, #16]
 8023538:	429a      	cmp	r2, r3
 802353a:	bfb8      	it	lt
 802353c:	460b      	movlt	r3, r1
 802353e:	4688      	mov	r8, r1
 8023540:	bfbc      	itt	lt
 8023542:	46a0      	movlt	r8, r4
 8023544:	461c      	movlt	r4, r3
 8023546:	f8d8 7010 	ldr.w	r7, [r8, #16]
 802354a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 802354e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8023552:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8023556:	eb07 0609 	add.w	r6, r7, r9
 802355a:	42b3      	cmp	r3, r6
 802355c:	bfb8      	it	lt
 802355e:	3101      	addlt	r1, #1
 8023560:	f7ff ff08 	bl	8023374 <_Balloc>
 8023564:	f100 0514 	add.w	r5, r0, #20
 8023568:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 802356c:	462b      	mov	r3, r5
 802356e:	2200      	movs	r2, #0
 8023570:	4573      	cmp	r3, lr
 8023572:	d316      	bcc.n	80235a2 <__multiply+0x74>
 8023574:	f104 0214 	add.w	r2, r4, #20
 8023578:	f108 0114 	add.w	r1, r8, #20
 802357c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8023580:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8023584:	9300      	str	r3, [sp, #0]
 8023586:	9b00      	ldr	r3, [sp, #0]
 8023588:	9201      	str	r2, [sp, #4]
 802358a:	4293      	cmp	r3, r2
 802358c:	d80c      	bhi.n	80235a8 <__multiply+0x7a>
 802358e:	2e00      	cmp	r6, #0
 8023590:	dd03      	ble.n	802359a <__multiply+0x6c>
 8023592:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8023596:	2b00      	cmp	r3, #0
 8023598:	d05d      	beq.n	8023656 <__multiply+0x128>
 802359a:	6106      	str	r6, [r0, #16]
 802359c:	b003      	add	sp, #12
 802359e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80235a2:	f843 2b04 	str.w	r2, [r3], #4
 80235a6:	e7e3      	b.n	8023570 <__multiply+0x42>
 80235a8:	f8b2 b000 	ldrh.w	fp, [r2]
 80235ac:	f1bb 0f00 	cmp.w	fp, #0
 80235b0:	d023      	beq.n	80235fa <__multiply+0xcc>
 80235b2:	4689      	mov	r9, r1
 80235b4:	46ac      	mov	ip, r5
 80235b6:	f04f 0800 	mov.w	r8, #0
 80235ba:	f859 4b04 	ldr.w	r4, [r9], #4
 80235be:	f8dc a000 	ldr.w	sl, [ip]
 80235c2:	b2a3      	uxth	r3, r4
 80235c4:	fa1f fa8a 	uxth.w	sl, sl
 80235c8:	fb0b a303 	mla	r3, fp, r3, sl
 80235cc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80235d0:	f8dc 4000 	ldr.w	r4, [ip]
 80235d4:	4443      	add	r3, r8
 80235d6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80235da:	fb0b 840a 	mla	r4, fp, sl, r8
 80235de:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80235e2:	46e2      	mov	sl, ip
 80235e4:	b29b      	uxth	r3, r3
 80235e6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80235ea:	454f      	cmp	r7, r9
 80235ec:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80235f0:	f84a 3b04 	str.w	r3, [sl], #4
 80235f4:	d82b      	bhi.n	802364e <__multiply+0x120>
 80235f6:	f8cc 8004 	str.w	r8, [ip, #4]
 80235fa:	9b01      	ldr	r3, [sp, #4]
 80235fc:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8023600:	3204      	adds	r2, #4
 8023602:	f1ba 0f00 	cmp.w	sl, #0
 8023606:	d020      	beq.n	802364a <__multiply+0x11c>
 8023608:	682b      	ldr	r3, [r5, #0]
 802360a:	4689      	mov	r9, r1
 802360c:	46a8      	mov	r8, r5
 802360e:	f04f 0b00 	mov.w	fp, #0
 8023612:	f8b9 c000 	ldrh.w	ip, [r9]
 8023616:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 802361a:	fb0a 440c 	mla	r4, sl, ip, r4
 802361e:	445c      	add	r4, fp
 8023620:	46c4      	mov	ip, r8
 8023622:	b29b      	uxth	r3, r3
 8023624:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8023628:	f84c 3b04 	str.w	r3, [ip], #4
 802362c:	f859 3b04 	ldr.w	r3, [r9], #4
 8023630:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8023634:	0c1b      	lsrs	r3, r3, #16
 8023636:	fb0a b303 	mla	r3, sl, r3, fp
 802363a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 802363e:	454f      	cmp	r7, r9
 8023640:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8023644:	d805      	bhi.n	8023652 <__multiply+0x124>
 8023646:	f8c8 3004 	str.w	r3, [r8, #4]
 802364a:	3504      	adds	r5, #4
 802364c:	e79b      	b.n	8023586 <__multiply+0x58>
 802364e:	46d4      	mov	ip, sl
 8023650:	e7b3      	b.n	80235ba <__multiply+0x8c>
 8023652:	46e0      	mov	r8, ip
 8023654:	e7dd      	b.n	8023612 <__multiply+0xe4>
 8023656:	3e01      	subs	r6, #1
 8023658:	e799      	b.n	802358e <__multiply+0x60>
	...

0802365c <__pow5mult>:
 802365c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8023660:	4615      	mov	r5, r2
 8023662:	f012 0203 	ands.w	r2, r2, #3
 8023666:	4606      	mov	r6, r0
 8023668:	460f      	mov	r7, r1
 802366a:	d007      	beq.n	802367c <__pow5mult+0x20>
 802366c:	3a01      	subs	r2, #1
 802366e:	4c21      	ldr	r4, [pc, #132]	; (80236f4 <__pow5mult+0x98>)
 8023670:	2300      	movs	r3, #0
 8023672:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8023676:	f7ff fec8 	bl	802340a <__multadd>
 802367a:	4607      	mov	r7, r0
 802367c:	10ad      	asrs	r5, r5, #2
 802367e:	d035      	beq.n	80236ec <__pow5mult+0x90>
 8023680:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8023682:	b93c      	cbnz	r4, 8023694 <__pow5mult+0x38>
 8023684:	2010      	movs	r0, #16
 8023686:	f7fc f971 	bl	801f96c <malloc>
 802368a:	6270      	str	r0, [r6, #36]	; 0x24
 802368c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8023690:	6004      	str	r4, [r0, #0]
 8023692:	60c4      	str	r4, [r0, #12]
 8023694:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8023698:	f8d8 4008 	ldr.w	r4, [r8, #8]
 802369c:	b94c      	cbnz	r4, 80236b2 <__pow5mult+0x56>
 802369e:	f240 2171 	movw	r1, #625	; 0x271
 80236a2:	4630      	mov	r0, r6
 80236a4:	f7ff ff3a 	bl	802351c <__i2b>
 80236a8:	2300      	movs	r3, #0
 80236aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80236ae:	4604      	mov	r4, r0
 80236b0:	6003      	str	r3, [r0, #0]
 80236b2:	f04f 0800 	mov.w	r8, #0
 80236b6:	07eb      	lsls	r3, r5, #31
 80236b8:	d50a      	bpl.n	80236d0 <__pow5mult+0x74>
 80236ba:	4639      	mov	r1, r7
 80236bc:	4622      	mov	r2, r4
 80236be:	4630      	mov	r0, r6
 80236c0:	f7ff ff35 	bl	802352e <__multiply>
 80236c4:	4639      	mov	r1, r7
 80236c6:	4681      	mov	r9, r0
 80236c8:	4630      	mov	r0, r6
 80236ca:	f7ff fe87 	bl	80233dc <_Bfree>
 80236ce:	464f      	mov	r7, r9
 80236d0:	106d      	asrs	r5, r5, #1
 80236d2:	d00b      	beq.n	80236ec <__pow5mult+0x90>
 80236d4:	6820      	ldr	r0, [r4, #0]
 80236d6:	b938      	cbnz	r0, 80236e8 <__pow5mult+0x8c>
 80236d8:	4622      	mov	r2, r4
 80236da:	4621      	mov	r1, r4
 80236dc:	4630      	mov	r0, r6
 80236de:	f7ff ff26 	bl	802352e <__multiply>
 80236e2:	6020      	str	r0, [r4, #0]
 80236e4:	f8c0 8000 	str.w	r8, [r0]
 80236e8:	4604      	mov	r4, r0
 80236ea:	e7e4      	b.n	80236b6 <__pow5mult+0x5a>
 80236ec:	4638      	mov	r0, r7
 80236ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80236f2:	bf00      	nop
 80236f4:	0803fde8 	.word	0x0803fde8

080236f8 <__lshift>:
 80236f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80236fc:	460c      	mov	r4, r1
 80236fe:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8023702:	6923      	ldr	r3, [r4, #16]
 8023704:	6849      	ldr	r1, [r1, #4]
 8023706:	eb0a 0903 	add.w	r9, sl, r3
 802370a:	68a3      	ldr	r3, [r4, #8]
 802370c:	4607      	mov	r7, r0
 802370e:	4616      	mov	r6, r2
 8023710:	f109 0501 	add.w	r5, r9, #1
 8023714:	42ab      	cmp	r3, r5
 8023716:	db32      	blt.n	802377e <__lshift+0x86>
 8023718:	4638      	mov	r0, r7
 802371a:	f7ff fe2b 	bl	8023374 <_Balloc>
 802371e:	2300      	movs	r3, #0
 8023720:	4680      	mov	r8, r0
 8023722:	f100 0114 	add.w	r1, r0, #20
 8023726:	461a      	mov	r2, r3
 8023728:	4553      	cmp	r3, sl
 802372a:	db2b      	blt.n	8023784 <__lshift+0x8c>
 802372c:	6920      	ldr	r0, [r4, #16]
 802372e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8023732:	f104 0314 	add.w	r3, r4, #20
 8023736:	f016 021f 	ands.w	r2, r6, #31
 802373a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 802373e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8023742:	d025      	beq.n	8023790 <__lshift+0x98>
 8023744:	f1c2 0e20 	rsb	lr, r2, #32
 8023748:	2000      	movs	r0, #0
 802374a:	681e      	ldr	r6, [r3, #0]
 802374c:	468a      	mov	sl, r1
 802374e:	4096      	lsls	r6, r2
 8023750:	4330      	orrs	r0, r6
 8023752:	f84a 0b04 	str.w	r0, [sl], #4
 8023756:	f853 0b04 	ldr.w	r0, [r3], #4
 802375a:	459c      	cmp	ip, r3
 802375c:	fa20 f00e 	lsr.w	r0, r0, lr
 8023760:	d814      	bhi.n	802378c <__lshift+0x94>
 8023762:	6048      	str	r0, [r1, #4]
 8023764:	b108      	cbz	r0, 802376a <__lshift+0x72>
 8023766:	f109 0502 	add.w	r5, r9, #2
 802376a:	3d01      	subs	r5, #1
 802376c:	4638      	mov	r0, r7
 802376e:	f8c8 5010 	str.w	r5, [r8, #16]
 8023772:	4621      	mov	r1, r4
 8023774:	f7ff fe32 	bl	80233dc <_Bfree>
 8023778:	4640      	mov	r0, r8
 802377a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802377e:	3101      	adds	r1, #1
 8023780:	005b      	lsls	r3, r3, #1
 8023782:	e7c7      	b.n	8023714 <__lshift+0x1c>
 8023784:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8023788:	3301      	adds	r3, #1
 802378a:	e7cd      	b.n	8023728 <__lshift+0x30>
 802378c:	4651      	mov	r1, sl
 802378e:	e7dc      	b.n	802374a <__lshift+0x52>
 8023790:	3904      	subs	r1, #4
 8023792:	f853 2b04 	ldr.w	r2, [r3], #4
 8023796:	f841 2f04 	str.w	r2, [r1, #4]!
 802379a:	459c      	cmp	ip, r3
 802379c:	d8f9      	bhi.n	8023792 <__lshift+0x9a>
 802379e:	e7e4      	b.n	802376a <__lshift+0x72>

080237a0 <__mcmp>:
 80237a0:	6903      	ldr	r3, [r0, #16]
 80237a2:	690a      	ldr	r2, [r1, #16]
 80237a4:	1a9b      	subs	r3, r3, r2
 80237a6:	b530      	push	{r4, r5, lr}
 80237a8:	d10c      	bne.n	80237c4 <__mcmp+0x24>
 80237aa:	0092      	lsls	r2, r2, #2
 80237ac:	3014      	adds	r0, #20
 80237ae:	3114      	adds	r1, #20
 80237b0:	1884      	adds	r4, r0, r2
 80237b2:	4411      	add	r1, r2
 80237b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80237b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80237bc:	4295      	cmp	r5, r2
 80237be:	d003      	beq.n	80237c8 <__mcmp+0x28>
 80237c0:	d305      	bcc.n	80237ce <__mcmp+0x2e>
 80237c2:	2301      	movs	r3, #1
 80237c4:	4618      	mov	r0, r3
 80237c6:	bd30      	pop	{r4, r5, pc}
 80237c8:	42a0      	cmp	r0, r4
 80237ca:	d3f3      	bcc.n	80237b4 <__mcmp+0x14>
 80237cc:	e7fa      	b.n	80237c4 <__mcmp+0x24>
 80237ce:	f04f 33ff 	mov.w	r3, #4294967295
 80237d2:	e7f7      	b.n	80237c4 <__mcmp+0x24>

080237d4 <__mdiff>:
 80237d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80237d8:	460d      	mov	r5, r1
 80237da:	4607      	mov	r7, r0
 80237dc:	4611      	mov	r1, r2
 80237de:	4628      	mov	r0, r5
 80237e0:	4614      	mov	r4, r2
 80237e2:	f7ff ffdd 	bl	80237a0 <__mcmp>
 80237e6:	1e06      	subs	r6, r0, #0
 80237e8:	d108      	bne.n	80237fc <__mdiff+0x28>
 80237ea:	4631      	mov	r1, r6
 80237ec:	4638      	mov	r0, r7
 80237ee:	f7ff fdc1 	bl	8023374 <_Balloc>
 80237f2:	2301      	movs	r3, #1
 80237f4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80237f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80237fc:	bfa4      	itt	ge
 80237fe:	4623      	movge	r3, r4
 8023800:	462c      	movge	r4, r5
 8023802:	4638      	mov	r0, r7
 8023804:	6861      	ldr	r1, [r4, #4]
 8023806:	bfa6      	itte	ge
 8023808:	461d      	movge	r5, r3
 802380a:	2600      	movge	r6, #0
 802380c:	2601      	movlt	r6, #1
 802380e:	f7ff fdb1 	bl	8023374 <_Balloc>
 8023812:	692b      	ldr	r3, [r5, #16]
 8023814:	60c6      	str	r6, [r0, #12]
 8023816:	6926      	ldr	r6, [r4, #16]
 8023818:	f105 0914 	add.w	r9, r5, #20
 802381c:	f104 0214 	add.w	r2, r4, #20
 8023820:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8023824:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8023828:	f100 0514 	add.w	r5, r0, #20
 802382c:	f04f 0e00 	mov.w	lr, #0
 8023830:	f852 ab04 	ldr.w	sl, [r2], #4
 8023834:	f859 4b04 	ldr.w	r4, [r9], #4
 8023838:	fa1e f18a 	uxtah	r1, lr, sl
 802383c:	b2a3      	uxth	r3, r4
 802383e:	1ac9      	subs	r1, r1, r3
 8023840:	0c23      	lsrs	r3, r4, #16
 8023842:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8023846:	eb03 4321 	add.w	r3, r3, r1, asr #16
 802384a:	b289      	uxth	r1, r1
 802384c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8023850:	45c8      	cmp	r8, r9
 8023852:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8023856:	4694      	mov	ip, r2
 8023858:	f845 3b04 	str.w	r3, [r5], #4
 802385c:	d8e8      	bhi.n	8023830 <__mdiff+0x5c>
 802385e:	45bc      	cmp	ip, r7
 8023860:	d304      	bcc.n	802386c <__mdiff+0x98>
 8023862:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8023866:	b183      	cbz	r3, 802388a <__mdiff+0xb6>
 8023868:	6106      	str	r6, [r0, #16]
 802386a:	e7c5      	b.n	80237f8 <__mdiff+0x24>
 802386c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8023870:	fa1e f381 	uxtah	r3, lr, r1
 8023874:	141a      	asrs	r2, r3, #16
 8023876:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 802387a:	b29b      	uxth	r3, r3
 802387c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8023880:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8023884:	f845 3b04 	str.w	r3, [r5], #4
 8023888:	e7e9      	b.n	802385e <__mdiff+0x8a>
 802388a:	3e01      	subs	r6, #1
 802388c:	e7e9      	b.n	8023862 <__mdiff+0x8e>

0802388e <__d2b>:
 802388e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8023892:	460e      	mov	r6, r1
 8023894:	2101      	movs	r1, #1
 8023896:	ec59 8b10 	vmov	r8, r9, d0
 802389a:	4615      	mov	r5, r2
 802389c:	f7ff fd6a 	bl	8023374 <_Balloc>
 80238a0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80238a4:	4607      	mov	r7, r0
 80238a6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80238aa:	bb34      	cbnz	r4, 80238fa <__d2b+0x6c>
 80238ac:	9301      	str	r3, [sp, #4]
 80238ae:	f1b8 0300 	subs.w	r3, r8, #0
 80238b2:	d027      	beq.n	8023904 <__d2b+0x76>
 80238b4:	a802      	add	r0, sp, #8
 80238b6:	f840 3d08 	str.w	r3, [r0, #-8]!
 80238ba:	f7ff fe00 	bl	80234be <__lo0bits>
 80238be:	9900      	ldr	r1, [sp, #0]
 80238c0:	b1f0      	cbz	r0, 8023900 <__d2b+0x72>
 80238c2:	9a01      	ldr	r2, [sp, #4]
 80238c4:	f1c0 0320 	rsb	r3, r0, #32
 80238c8:	fa02 f303 	lsl.w	r3, r2, r3
 80238cc:	430b      	orrs	r3, r1
 80238ce:	40c2      	lsrs	r2, r0
 80238d0:	617b      	str	r3, [r7, #20]
 80238d2:	9201      	str	r2, [sp, #4]
 80238d4:	9b01      	ldr	r3, [sp, #4]
 80238d6:	61bb      	str	r3, [r7, #24]
 80238d8:	2b00      	cmp	r3, #0
 80238da:	bf14      	ite	ne
 80238dc:	2102      	movne	r1, #2
 80238de:	2101      	moveq	r1, #1
 80238e0:	6139      	str	r1, [r7, #16]
 80238e2:	b1c4      	cbz	r4, 8023916 <__d2b+0x88>
 80238e4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80238e8:	4404      	add	r4, r0
 80238ea:	6034      	str	r4, [r6, #0]
 80238ec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80238f0:	6028      	str	r0, [r5, #0]
 80238f2:	4638      	mov	r0, r7
 80238f4:	b003      	add	sp, #12
 80238f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80238fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80238fe:	e7d5      	b.n	80238ac <__d2b+0x1e>
 8023900:	6179      	str	r1, [r7, #20]
 8023902:	e7e7      	b.n	80238d4 <__d2b+0x46>
 8023904:	a801      	add	r0, sp, #4
 8023906:	f7ff fdda 	bl	80234be <__lo0bits>
 802390a:	9b01      	ldr	r3, [sp, #4]
 802390c:	617b      	str	r3, [r7, #20]
 802390e:	2101      	movs	r1, #1
 8023910:	6139      	str	r1, [r7, #16]
 8023912:	3020      	adds	r0, #32
 8023914:	e7e5      	b.n	80238e2 <__d2b+0x54>
 8023916:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 802391a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 802391e:	6030      	str	r0, [r6, #0]
 8023920:	6918      	ldr	r0, [r3, #16]
 8023922:	f7ff fdad 	bl	8023480 <__hi0bits>
 8023926:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 802392a:	e7e1      	b.n	80238f0 <__d2b+0x62>

0802392c <_calloc_r>:
 802392c:	b538      	push	{r3, r4, r5, lr}
 802392e:	fb02 f401 	mul.w	r4, r2, r1
 8023932:	4621      	mov	r1, r4
 8023934:	f7fc fb5a 	bl	801ffec <_malloc_r>
 8023938:	4605      	mov	r5, r0
 802393a:	b118      	cbz	r0, 8023944 <_calloc_r+0x18>
 802393c:	4622      	mov	r2, r4
 802393e:	2100      	movs	r1, #0
 8023940:	f7fc f869 	bl	801fa16 <memset>
 8023944:	4628      	mov	r0, r5
 8023946:	bd38      	pop	{r3, r4, r5, pc}

08023948 <_realloc_r>:
 8023948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802394a:	4607      	mov	r7, r0
 802394c:	4614      	mov	r4, r2
 802394e:	460e      	mov	r6, r1
 8023950:	b921      	cbnz	r1, 802395c <_realloc_r+0x14>
 8023952:	4611      	mov	r1, r2
 8023954:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8023958:	f7fc bb48 	b.w	801ffec <_malloc_r>
 802395c:	b922      	cbnz	r2, 8023968 <_realloc_r+0x20>
 802395e:	f7fc faf7 	bl	801ff50 <_free_r>
 8023962:	4625      	mov	r5, r4
 8023964:	4628      	mov	r0, r5
 8023966:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8023968:	f000 fe80 	bl	802466c <_malloc_usable_size_r>
 802396c:	42a0      	cmp	r0, r4
 802396e:	d20f      	bcs.n	8023990 <_realloc_r+0x48>
 8023970:	4621      	mov	r1, r4
 8023972:	4638      	mov	r0, r7
 8023974:	f7fc fb3a 	bl	801ffec <_malloc_r>
 8023978:	4605      	mov	r5, r0
 802397a:	2800      	cmp	r0, #0
 802397c:	d0f2      	beq.n	8023964 <_realloc_r+0x1c>
 802397e:	4631      	mov	r1, r6
 8023980:	4622      	mov	r2, r4
 8023982:	f7fc f824 	bl	801f9ce <memcpy>
 8023986:	4631      	mov	r1, r6
 8023988:	4638      	mov	r0, r7
 802398a:	f7fc fae1 	bl	801ff50 <_free_r>
 802398e:	e7e9      	b.n	8023964 <_realloc_r+0x1c>
 8023990:	4635      	mov	r5, r6
 8023992:	e7e7      	b.n	8023964 <_realloc_r+0x1c>

08023994 <__ssputs_r>:
 8023994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8023998:	688e      	ldr	r6, [r1, #8]
 802399a:	429e      	cmp	r6, r3
 802399c:	4682      	mov	sl, r0
 802399e:	460c      	mov	r4, r1
 80239a0:	4690      	mov	r8, r2
 80239a2:	4699      	mov	r9, r3
 80239a4:	d837      	bhi.n	8023a16 <__ssputs_r+0x82>
 80239a6:	898a      	ldrh	r2, [r1, #12]
 80239a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80239ac:	d031      	beq.n	8023a12 <__ssputs_r+0x7e>
 80239ae:	6825      	ldr	r5, [r4, #0]
 80239b0:	6909      	ldr	r1, [r1, #16]
 80239b2:	1a6f      	subs	r7, r5, r1
 80239b4:	6965      	ldr	r5, [r4, #20]
 80239b6:	2302      	movs	r3, #2
 80239b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80239bc:	fb95 f5f3 	sdiv	r5, r5, r3
 80239c0:	f109 0301 	add.w	r3, r9, #1
 80239c4:	443b      	add	r3, r7
 80239c6:	429d      	cmp	r5, r3
 80239c8:	bf38      	it	cc
 80239ca:	461d      	movcc	r5, r3
 80239cc:	0553      	lsls	r3, r2, #21
 80239ce:	d530      	bpl.n	8023a32 <__ssputs_r+0x9e>
 80239d0:	4629      	mov	r1, r5
 80239d2:	f7fc fb0b 	bl	801ffec <_malloc_r>
 80239d6:	4606      	mov	r6, r0
 80239d8:	b950      	cbnz	r0, 80239f0 <__ssputs_r+0x5c>
 80239da:	230c      	movs	r3, #12
 80239dc:	f8ca 3000 	str.w	r3, [sl]
 80239e0:	89a3      	ldrh	r3, [r4, #12]
 80239e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80239e6:	81a3      	strh	r3, [r4, #12]
 80239e8:	f04f 30ff 	mov.w	r0, #4294967295
 80239ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80239f0:	463a      	mov	r2, r7
 80239f2:	6921      	ldr	r1, [r4, #16]
 80239f4:	f7fb ffeb 	bl	801f9ce <memcpy>
 80239f8:	89a3      	ldrh	r3, [r4, #12]
 80239fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80239fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8023a02:	81a3      	strh	r3, [r4, #12]
 8023a04:	6126      	str	r6, [r4, #16]
 8023a06:	6165      	str	r5, [r4, #20]
 8023a08:	443e      	add	r6, r7
 8023a0a:	1bed      	subs	r5, r5, r7
 8023a0c:	6026      	str	r6, [r4, #0]
 8023a0e:	60a5      	str	r5, [r4, #8]
 8023a10:	464e      	mov	r6, r9
 8023a12:	454e      	cmp	r6, r9
 8023a14:	d900      	bls.n	8023a18 <__ssputs_r+0x84>
 8023a16:	464e      	mov	r6, r9
 8023a18:	4632      	mov	r2, r6
 8023a1a:	4641      	mov	r1, r8
 8023a1c:	6820      	ldr	r0, [r4, #0]
 8023a1e:	f7fb ffe1 	bl	801f9e4 <memmove>
 8023a22:	68a3      	ldr	r3, [r4, #8]
 8023a24:	1b9b      	subs	r3, r3, r6
 8023a26:	60a3      	str	r3, [r4, #8]
 8023a28:	6823      	ldr	r3, [r4, #0]
 8023a2a:	441e      	add	r6, r3
 8023a2c:	6026      	str	r6, [r4, #0]
 8023a2e:	2000      	movs	r0, #0
 8023a30:	e7dc      	b.n	80239ec <__ssputs_r+0x58>
 8023a32:	462a      	mov	r2, r5
 8023a34:	f7ff ff88 	bl	8023948 <_realloc_r>
 8023a38:	4606      	mov	r6, r0
 8023a3a:	2800      	cmp	r0, #0
 8023a3c:	d1e2      	bne.n	8023a04 <__ssputs_r+0x70>
 8023a3e:	6921      	ldr	r1, [r4, #16]
 8023a40:	4650      	mov	r0, sl
 8023a42:	f7fc fa85 	bl	801ff50 <_free_r>
 8023a46:	e7c8      	b.n	80239da <__ssputs_r+0x46>

08023a48 <_svfiprintf_r>:
 8023a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023a4c:	461d      	mov	r5, r3
 8023a4e:	898b      	ldrh	r3, [r1, #12]
 8023a50:	061f      	lsls	r7, r3, #24
 8023a52:	b09d      	sub	sp, #116	; 0x74
 8023a54:	4680      	mov	r8, r0
 8023a56:	460c      	mov	r4, r1
 8023a58:	4616      	mov	r6, r2
 8023a5a:	d50f      	bpl.n	8023a7c <_svfiprintf_r+0x34>
 8023a5c:	690b      	ldr	r3, [r1, #16]
 8023a5e:	b96b      	cbnz	r3, 8023a7c <_svfiprintf_r+0x34>
 8023a60:	2140      	movs	r1, #64	; 0x40
 8023a62:	f7fc fac3 	bl	801ffec <_malloc_r>
 8023a66:	6020      	str	r0, [r4, #0]
 8023a68:	6120      	str	r0, [r4, #16]
 8023a6a:	b928      	cbnz	r0, 8023a78 <_svfiprintf_r+0x30>
 8023a6c:	230c      	movs	r3, #12
 8023a6e:	f8c8 3000 	str.w	r3, [r8]
 8023a72:	f04f 30ff 	mov.w	r0, #4294967295
 8023a76:	e0c8      	b.n	8023c0a <_svfiprintf_r+0x1c2>
 8023a78:	2340      	movs	r3, #64	; 0x40
 8023a7a:	6163      	str	r3, [r4, #20]
 8023a7c:	2300      	movs	r3, #0
 8023a7e:	9309      	str	r3, [sp, #36]	; 0x24
 8023a80:	2320      	movs	r3, #32
 8023a82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8023a86:	2330      	movs	r3, #48	; 0x30
 8023a88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8023a8c:	9503      	str	r5, [sp, #12]
 8023a8e:	f04f 0b01 	mov.w	fp, #1
 8023a92:	4637      	mov	r7, r6
 8023a94:	463d      	mov	r5, r7
 8023a96:	f815 3b01 	ldrb.w	r3, [r5], #1
 8023a9a:	b10b      	cbz	r3, 8023aa0 <_svfiprintf_r+0x58>
 8023a9c:	2b25      	cmp	r3, #37	; 0x25
 8023a9e:	d13e      	bne.n	8023b1e <_svfiprintf_r+0xd6>
 8023aa0:	ebb7 0a06 	subs.w	sl, r7, r6
 8023aa4:	d00b      	beq.n	8023abe <_svfiprintf_r+0x76>
 8023aa6:	4653      	mov	r3, sl
 8023aa8:	4632      	mov	r2, r6
 8023aaa:	4621      	mov	r1, r4
 8023aac:	4640      	mov	r0, r8
 8023aae:	f7ff ff71 	bl	8023994 <__ssputs_r>
 8023ab2:	3001      	adds	r0, #1
 8023ab4:	f000 80a4 	beq.w	8023c00 <_svfiprintf_r+0x1b8>
 8023ab8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8023aba:	4453      	add	r3, sl
 8023abc:	9309      	str	r3, [sp, #36]	; 0x24
 8023abe:	783b      	ldrb	r3, [r7, #0]
 8023ac0:	2b00      	cmp	r3, #0
 8023ac2:	f000 809d 	beq.w	8023c00 <_svfiprintf_r+0x1b8>
 8023ac6:	2300      	movs	r3, #0
 8023ac8:	f04f 32ff 	mov.w	r2, #4294967295
 8023acc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8023ad0:	9304      	str	r3, [sp, #16]
 8023ad2:	9307      	str	r3, [sp, #28]
 8023ad4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8023ad8:	931a      	str	r3, [sp, #104]	; 0x68
 8023ada:	462f      	mov	r7, r5
 8023adc:	2205      	movs	r2, #5
 8023ade:	f817 1b01 	ldrb.w	r1, [r7], #1
 8023ae2:	4850      	ldr	r0, [pc, #320]	; (8023c24 <_svfiprintf_r+0x1dc>)
 8023ae4:	f7dc fbc4 	bl	8000270 <memchr>
 8023ae8:	9b04      	ldr	r3, [sp, #16]
 8023aea:	b9d0      	cbnz	r0, 8023b22 <_svfiprintf_r+0xda>
 8023aec:	06d9      	lsls	r1, r3, #27
 8023aee:	bf44      	itt	mi
 8023af0:	2220      	movmi	r2, #32
 8023af2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8023af6:	071a      	lsls	r2, r3, #28
 8023af8:	bf44      	itt	mi
 8023afa:	222b      	movmi	r2, #43	; 0x2b
 8023afc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8023b00:	782a      	ldrb	r2, [r5, #0]
 8023b02:	2a2a      	cmp	r2, #42	; 0x2a
 8023b04:	d015      	beq.n	8023b32 <_svfiprintf_r+0xea>
 8023b06:	9a07      	ldr	r2, [sp, #28]
 8023b08:	462f      	mov	r7, r5
 8023b0a:	2000      	movs	r0, #0
 8023b0c:	250a      	movs	r5, #10
 8023b0e:	4639      	mov	r1, r7
 8023b10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8023b14:	3b30      	subs	r3, #48	; 0x30
 8023b16:	2b09      	cmp	r3, #9
 8023b18:	d94d      	bls.n	8023bb6 <_svfiprintf_r+0x16e>
 8023b1a:	b1b8      	cbz	r0, 8023b4c <_svfiprintf_r+0x104>
 8023b1c:	e00f      	b.n	8023b3e <_svfiprintf_r+0xf6>
 8023b1e:	462f      	mov	r7, r5
 8023b20:	e7b8      	b.n	8023a94 <_svfiprintf_r+0x4c>
 8023b22:	4a40      	ldr	r2, [pc, #256]	; (8023c24 <_svfiprintf_r+0x1dc>)
 8023b24:	1a80      	subs	r0, r0, r2
 8023b26:	fa0b f000 	lsl.w	r0, fp, r0
 8023b2a:	4318      	orrs	r0, r3
 8023b2c:	9004      	str	r0, [sp, #16]
 8023b2e:	463d      	mov	r5, r7
 8023b30:	e7d3      	b.n	8023ada <_svfiprintf_r+0x92>
 8023b32:	9a03      	ldr	r2, [sp, #12]
 8023b34:	1d11      	adds	r1, r2, #4
 8023b36:	6812      	ldr	r2, [r2, #0]
 8023b38:	9103      	str	r1, [sp, #12]
 8023b3a:	2a00      	cmp	r2, #0
 8023b3c:	db01      	blt.n	8023b42 <_svfiprintf_r+0xfa>
 8023b3e:	9207      	str	r2, [sp, #28]
 8023b40:	e004      	b.n	8023b4c <_svfiprintf_r+0x104>
 8023b42:	4252      	negs	r2, r2
 8023b44:	f043 0302 	orr.w	r3, r3, #2
 8023b48:	9207      	str	r2, [sp, #28]
 8023b4a:	9304      	str	r3, [sp, #16]
 8023b4c:	783b      	ldrb	r3, [r7, #0]
 8023b4e:	2b2e      	cmp	r3, #46	; 0x2e
 8023b50:	d10c      	bne.n	8023b6c <_svfiprintf_r+0x124>
 8023b52:	787b      	ldrb	r3, [r7, #1]
 8023b54:	2b2a      	cmp	r3, #42	; 0x2a
 8023b56:	d133      	bne.n	8023bc0 <_svfiprintf_r+0x178>
 8023b58:	9b03      	ldr	r3, [sp, #12]
 8023b5a:	1d1a      	adds	r2, r3, #4
 8023b5c:	681b      	ldr	r3, [r3, #0]
 8023b5e:	9203      	str	r2, [sp, #12]
 8023b60:	2b00      	cmp	r3, #0
 8023b62:	bfb8      	it	lt
 8023b64:	f04f 33ff 	movlt.w	r3, #4294967295
 8023b68:	3702      	adds	r7, #2
 8023b6a:	9305      	str	r3, [sp, #20]
 8023b6c:	4d2e      	ldr	r5, [pc, #184]	; (8023c28 <_svfiprintf_r+0x1e0>)
 8023b6e:	7839      	ldrb	r1, [r7, #0]
 8023b70:	2203      	movs	r2, #3
 8023b72:	4628      	mov	r0, r5
 8023b74:	f7dc fb7c 	bl	8000270 <memchr>
 8023b78:	b138      	cbz	r0, 8023b8a <_svfiprintf_r+0x142>
 8023b7a:	2340      	movs	r3, #64	; 0x40
 8023b7c:	1b40      	subs	r0, r0, r5
 8023b7e:	fa03 f000 	lsl.w	r0, r3, r0
 8023b82:	9b04      	ldr	r3, [sp, #16]
 8023b84:	4303      	orrs	r3, r0
 8023b86:	3701      	adds	r7, #1
 8023b88:	9304      	str	r3, [sp, #16]
 8023b8a:	7839      	ldrb	r1, [r7, #0]
 8023b8c:	4827      	ldr	r0, [pc, #156]	; (8023c2c <_svfiprintf_r+0x1e4>)
 8023b8e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8023b92:	2206      	movs	r2, #6
 8023b94:	1c7e      	adds	r6, r7, #1
 8023b96:	f7dc fb6b 	bl	8000270 <memchr>
 8023b9a:	2800      	cmp	r0, #0
 8023b9c:	d038      	beq.n	8023c10 <_svfiprintf_r+0x1c8>
 8023b9e:	4b24      	ldr	r3, [pc, #144]	; (8023c30 <_svfiprintf_r+0x1e8>)
 8023ba0:	bb13      	cbnz	r3, 8023be8 <_svfiprintf_r+0x1a0>
 8023ba2:	9b03      	ldr	r3, [sp, #12]
 8023ba4:	3307      	adds	r3, #7
 8023ba6:	f023 0307 	bic.w	r3, r3, #7
 8023baa:	3308      	adds	r3, #8
 8023bac:	9303      	str	r3, [sp, #12]
 8023bae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8023bb0:	444b      	add	r3, r9
 8023bb2:	9309      	str	r3, [sp, #36]	; 0x24
 8023bb4:	e76d      	b.n	8023a92 <_svfiprintf_r+0x4a>
 8023bb6:	fb05 3202 	mla	r2, r5, r2, r3
 8023bba:	2001      	movs	r0, #1
 8023bbc:	460f      	mov	r7, r1
 8023bbe:	e7a6      	b.n	8023b0e <_svfiprintf_r+0xc6>
 8023bc0:	2300      	movs	r3, #0
 8023bc2:	3701      	adds	r7, #1
 8023bc4:	9305      	str	r3, [sp, #20]
 8023bc6:	4619      	mov	r1, r3
 8023bc8:	250a      	movs	r5, #10
 8023bca:	4638      	mov	r0, r7
 8023bcc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8023bd0:	3a30      	subs	r2, #48	; 0x30
 8023bd2:	2a09      	cmp	r2, #9
 8023bd4:	d903      	bls.n	8023bde <_svfiprintf_r+0x196>
 8023bd6:	2b00      	cmp	r3, #0
 8023bd8:	d0c8      	beq.n	8023b6c <_svfiprintf_r+0x124>
 8023bda:	9105      	str	r1, [sp, #20]
 8023bdc:	e7c6      	b.n	8023b6c <_svfiprintf_r+0x124>
 8023bde:	fb05 2101 	mla	r1, r5, r1, r2
 8023be2:	2301      	movs	r3, #1
 8023be4:	4607      	mov	r7, r0
 8023be6:	e7f0      	b.n	8023bca <_svfiprintf_r+0x182>
 8023be8:	ab03      	add	r3, sp, #12
 8023bea:	9300      	str	r3, [sp, #0]
 8023bec:	4622      	mov	r2, r4
 8023bee:	4b11      	ldr	r3, [pc, #68]	; (8023c34 <_svfiprintf_r+0x1ec>)
 8023bf0:	a904      	add	r1, sp, #16
 8023bf2:	4640      	mov	r0, r8
 8023bf4:	f7fc fadc 	bl	80201b0 <_printf_float>
 8023bf8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8023bfc:	4681      	mov	r9, r0
 8023bfe:	d1d6      	bne.n	8023bae <_svfiprintf_r+0x166>
 8023c00:	89a3      	ldrh	r3, [r4, #12]
 8023c02:	065b      	lsls	r3, r3, #25
 8023c04:	f53f af35 	bmi.w	8023a72 <_svfiprintf_r+0x2a>
 8023c08:	9809      	ldr	r0, [sp, #36]	; 0x24
 8023c0a:	b01d      	add	sp, #116	; 0x74
 8023c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023c10:	ab03      	add	r3, sp, #12
 8023c12:	9300      	str	r3, [sp, #0]
 8023c14:	4622      	mov	r2, r4
 8023c16:	4b07      	ldr	r3, [pc, #28]	; (8023c34 <_svfiprintf_r+0x1ec>)
 8023c18:	a904      	add	r1, sp, #16
 8023c1a:	4640      	mov	r0, r8
 8023c1c:	f7fc fd6a 	bl	80206f4 <_printf_i>
 8023c20:	e7ea      	b.n	8023bf8 <_svfiprintf_r+0x1b0>
 8023c22:	bf00      	nop
 8023c24:	0803fdf4 	.word	0x0803fdf4
 8023c28:	0803fdfa 	.word	0x0803fdfa
 8023c2c:	0803fdfe 	.word	0x0803fdfe
 8023c30:	080201b1 	.word	0x080201b1
 8023c34:	08023995 	.word	0x08023995

08023c38 <_sungetc_r>:
 8023c38:	b538      	push	{r3, r4, r5, lr}
 8023c3a:	1c4b      	adds	r3, r1, #1
 8023c3c:	4614      	mov	r4, r2
 8023c3e:	d103      	bne.n	8023c48 <_sungetc_r+0x10>
 8023c40:	f04f 35ff 	mov.w	r5, #4294967295
 8023c44:	4628      	mov	r0, r5
 8023c46:	bd38      	pop	{r3, r4, r5, pc}
 8023c48:	8993      	ldrh	r3, [r2, #12]
 8023c4a:	f023 0320 	bic.w	r3, r3, #32
 8023c4e:	8193      	strh	r3, [r2, #12]
 8023c50:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8023c52:	6852      	ldr	r2, [r2, #4]
 8023c54:	b2cd      	uxtb	r5, r1
 8023c56:	b18b      	cbz	r3, 8023c7c <_sungetc_r+0x44>
 8023c58:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8023c5a:	4293      	cmp	r3, r2
 8023c5c:	dd08      	ble.n	8023c70 <_sungetc_r+0x38>
 8023c5e:	6823      	ldr	r3, [r4, #0]
 8023c60:	1e5a      	subs	r2, r3, #1
 8023c62:	6022      	str	r2, [r4, #0]
 8023c64:	f803 5c01 	strb.w	r5, [r3, #-1]
 8023c68:	6863      	ldr	r3, [r4, #4]
 8023c6a:	3301      	adds	r3, #1
 8023c6c:	6063      	str	r3, [r4, #4]
 8023c6e:	e7e9      	b.n	8023c44 <_sungetc_r+0xc>
 8023c70:	4621      	mov	r1, r4
 8023c72:	f000 fc9d 	bl	80245b0 <__submore>
 8023c76:	2800      	cmp	r0, #0
 8023c78:	d0f1      	beq.n	8023c5e <_sungetc_r+0x26>
 8023c7a:	e7e1      	b.n	8023c40 <_sungetc_r+0x8>
 8023c7c:	6921      	ldr	r1, [r4, #16]
 8023c7e:	6823      	ldr	r3, [r4, #0]
 8023c80:	b151      	cbz	r1, 8023c98 <_sungetc_r+0x60>
 8023c82:	4299      	cmp	r1, r3
 8023c84:	d208      	bcs.n	8023c98 <_sungetc_r+0x60>
 8023c86:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8023c8a:	42a9      	cmp	r1, r5
 8023c8c:	d104      	bne.n	8023c98 <_sungetc_r+0x60>
 8023c8e:	3b01      	subs	r3, #1
 8023c90:	3201      	adds	r2, #1
 8023c92:	6023      	str	r3, [r4, #0]
 8023c94:	6062      	str	r2, [r4, #4]
 8023c96:	e7d5      	b.n	8023c44 <_sungetc_r+0xc>
 8023c98:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8023c9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8023ca0:	6363      	str	r3, [r4, #52]	; 0x34
 8023ca2:	2303      	movs	r3, #3
 8023ca4:	63a3      	str	r3, [r4, #56]	; 0x38
 8023ca6:	4623      	mov	r3, r4
 8023ca8:	f803 5f46 	strb.w	r5, [r3, #70]!
 8023cac:	6023      	str	r3, [r4, #0]
 8023cae:	2301      	movs	r3, #1
 8023cb0:	e7dc      	b.n	8023c6c <_sungetc_r+0x34>

08023cb2 <__ssrefill_r>:
 8023cb2:	b510      	push	{r4, lr}
 8023cb4:	460c      	mov	r4, r1
 8023cb6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8023cb8:	b169      	cbz	r1, 8023cd6 <__ssrefill_r+0x24>
 8023cba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8023cbe:	4299      	cmp	r1, r3
 8023cc0:	d001      	beq.n	8023cc6 <__ssrefill_r+0x14>
 8023cc2:	f7fc f945 	bl	801ff50 <_free_r>
 8023cc6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8023cc8:	6063      	str	r3, [r4, #4]
 8023cca:	2000      	movs	r0, #0
 8023ccc:	6360      	str	r0, [r4, #52]	; 0x34
 8023cce:	b113      	cbz	r3, 8023cd6 <__ssrefill_r+0x24>
 8023cd0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8023cd2:	6023      	str	r3, [r4, #0]
 8023cd4:	bd10      	pop	{r4, pc}
 8023cd6:	6923      	ldr	r3, [r4, #16]
 8023cd8:	6023      	str	r3, [r4, #0]
 8023cda:	2300      	movs	r3, #0
 8023cdc:	6063      	str	r3, [r4, #4]
 8023cde:	89a3      	ldrh	r3, [r4, #12]
 8023ce0:	f043 0320 	orr.w	r3, r3, #32
 8023ce4:	81a3      	strh	r3, [r4, #12]
 8023ce6:	f04f 30ff 	mov.w	r0, #4294967295
 8023cea:	e7f3      	b.n	8023cd4 <__ssrefill_r+0x22>

08023cec <__ssvfiscanf_r>:
 8023cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023cf0:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8023cf4:	460c      	mov	r4, r1
 8023cf6:	2100      	movs	r1, #0
 8023cf8:	9144      	str	r1, [sp, #272]	; 0x110
 8023cfa:	9145      	str	r1, [sp, #276]	; 0x114
 8023cfc:	499f      	ldr	r1, [pc, #636]	; (8023f7c <__ssvfiscanf_r+0x290>)
 8023cfe:	91a0      	str	r1, [sp, #640]	; 0x280
 8023d00:	f10d 0804 	add.w	r8, sp, #4
 8023d04:	499e      	ldr	r1, [pc, #632]	; (8023f80 <__ssvfiscanf_r+0x294>)
 8023d06:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8023f84 <__ssvfiscanf_r+0x298>
 8023d0a:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8023d0e:	4606      	mov	r6, r0
 8023d10:	4692      	mov	sl, r2
 8023d12:	91a1      	str	r1, [sp, #644]	; 0x284
 8023d14:	9300      	str	r3, [sp, #0]
 8023d16:	270a      	movs	r7, #10
 8023d18:	f89a 3000 	ldrb.w	r3, [sl]
 8023d1c:	2b00      	cmp	r3, #0
 8023d1e:	f000 812a 	beq.w	8023f76 <__ssvfiscanf_r+0x28a>
 8023d22:	4655      	mov	r5, sl
 8023d24:	f7fb fe14 	bl	801f950 <__locale_ctype_ptr>
 8023d28:	f815 bb01 	ldrb.w	fp, [r5], #1
 8023d2c:	4458      	add	r0, fp
 8023d2e:	7843      	ldrb	r3, [r0, #1]
 8023d30:	f013 0308 	ands.w	r3, r3, #8
 8023d34:	d01c      	beq.n	8023d70 <__ssvfiscanf_r+0x84>
 8023d36:	6863      	ldr	r3, [r4, #4]
 8023d38:	2b00      	cmp	r3, #0
 8023d3a:	dd12      	ble.n	8023d62 <__ssvfiscanf_r+0x76>
 8023d3c:	f7fb fe08 	bl	801f950 <__locale_ctype_ptr>
 8023d40:	6823      	ldr	r3, [r4, #0]
 8023d42:	781a      	ldrb	r2, [r3, #0]
 8023d44:	4410      	add	r0, r2
 8023d46:	7842      	ldrb	r2, [r0, #1]
 8023d48:	0712      	lsls	r2, r2, #28
 8023d4a:	d401      	bmi.n	8023d50 <__ssvfiscanf_r+0x64>
 8023d4c:	46aa      	mov	sl, r5
 8023d4e:	e7e3      	b.n	8023d18 <__ssvfiscanf_r+0x2c>
 8023d50:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8023d52:	3201      	adds	r2, #1
 8023d54:	9245      	str	r2, [sp, #276]	; 0x114
 8023d56:	6862      	ldr	r2, [r4, #4]
 8023d58:	3301      	adds	r3, #1
 8023d5a:	3a01      	subs	r2, #1
 8023d5c:	6062      	str	r2, [r4, #4]
 8023d5e:	6023      	str	r3, [r4, #0]
 8023d60:	e7e9      	b.n	8023d36 <__ssvfiscanf_r+0x4a>
 8023d62:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8023d64:	4621      	mov	r1, r4
 8023d66:	4630      	mov	r0, r6
 8023d68:	4798      	blx	r3
 8023d6a:	2800      	cmp	r0, #0
 8023d6c:	d0e6      	beq.n	8023d3c <__ssvfiscanf_r+0x50>
 8023d6e:	e7ed      	b.n	8023d4c <__ssvfiscanf_r+0x60>
 8023d70:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8023d74:	f040 8082 	bne.w	8023e7c <__ssvfiscanf_r+0x190>
 8023d78:	9343      	str	r3, [sp, #268]	; 0x10c
 8023d7a:	9341      	str	r3, [sp, #260]	; 0x104
 8023d7c:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8023d80:	2b2a      	cmp	r3, #42	; 0x2a
 8023d82:	d103      	bne.n	8023d8c <__ssvfiscanf_r+0xa0>
 8023d84:	2310      	movs	r3, #16
 8023d86:	9341      	str	r3, [sp, #260]	; 0x104
 8023d88:	f10a 0502 	add.w	r5, sl, #2
 8023d8c:	46aa      	mov	sl, r5
 8023d8e:	f815 1b01 	ldrb.w	r1, [r5], #1
 8023d92:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8023d96:	2a09      	cmp	r2, #9
 8023d98:	d922      	bls.n	8023de0 <__ssvfiscanf_r+0xf4>
 8023d9a:	2203      	movs	r2, #3
 8023d9c:	4879      	ldr	r0, [pc, #484]	; (8023f84 <__ssvfiscanf_r+0x298>)
 8023d9e:	f7dc fa67 	bl	8000270 <memchr>
 8023da2:	b138      	cbz	r0, 8023db4 <__ssvfiscanf_r+0xc8>
 8023da4:	eba0 0309 	sub.w	r3, r0, r9
 8023da8:	2001      	movs	r0, #1
 8023daa:	4098      	lsls	r0, r3
 8023dac:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8023dae:	4318      	orrs	r0, r3
 8023db0:	9041      	str	r0, [sp, #260]	; 0x104
 8023db2:	46aa      	mov	sl, r5
 8023db4:	f89a 3000 	ldrb.w	r3, [sl]
 8023db8:	2b67      	cmp	r3, #103	; 0x67
 8023dba:	f10a 0501 	add.w	r5, sl, #1
 8023dbe:	d82b      	bhi.n	8023e18 <__ssvfiscanf_r+0x12c>
 8023dc0:	2b65      	cmp	r3, #101	; 0x65
 8023dc2:	f080 809f 	bcs.w	8023f04 <__ssvfiscanf_r+0x218>
 8023dc6:	2b47      	cmp	r3, #71	; 0x47
 8023dc8:	d810      	bhi.n	8023dec <__ssvfiscanf_r+0x100>
 8023dca:	2b45      	cmp	r3, #69	; 0x45
 8023dcc:	f080 809a 	bcs.w	8023f04 <__ssvfiscanf_r+0x218>
 8023dd0:	2b00      	cmp	r3, #0
 8023dd2:	d06c      	beq.n	8023eae <__ssvfiscanf_r+0x1c2>
 8023dd4:	2b25      	cmp	r3, #37	; 0x25
 8023dd6:	d051      	beq.n	8023e7c <__ssvfiscanf_r+0x190>
 8023dd8:	2303      	movs	r3, #3
 8023dda:	9347      	str	r3, [sp, #284]	; 0x11c
 8023ddc:	9742      	str	r7, [sp, #264]	; 0x108
 8023dde:	e027      	b.n	8023e30 <__ssvfiscanf_r+0x144>
 8023de0:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8023de2:	fb07 1303 	mla	r3, r7, r3, r1
 8023de6:	3b30      	subs	r3, #48	; 0x30
 8023de8:	9343      	str	r3, [sp, #268]	; 0x10c
 8023dea:	e7cf      	b.n	8023d8c <__ssvfiscanf_r+0xa0>
 8023dec:	2b5b      	cmp	r3, #91	; 0x5b
 8023dee:	d06a      	beq.n	8023ec6 <__ssvfiscanf_r+0x1da>
 8023df0:	d80c      	bhi.n	8023e0c <__ssvfiscanf_r+0x120>
 8023df2:	2b58      	cmp	r3, #88	; 0x58
 8023df4:	d1f0      	bne.n	8023dd8 <__ssvfiscanf_r+0xec>
 8023df6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8023df8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8023dfc:	9241      	str	r2, [sp, #260]	; 0x104
 8023dfe:	2210      	movs	r2, #16
 8023e00:	9242      	str	r2, [sp, #264]	; 0x108
 8023e02:	2b6e      	cmp	r3, #110	; 0x6e
 8023e04:	bf8c      	ite	hi
 8023e06:	2304      	movhi	r3, #4
 8023e08:	2303      	movls	r3, #3
 8023e0a:	e010      	b.n	8023e2e <__ssvfiscanf_r+0x142>
 8023e0c:	2b63      	cmp	r3, #99	; 0x63
 8023e0e:	d065      	beq.n	8023edc <__ssvfiscanf_r+0x1f0>
 8023e10:	2b64      	cmp	r3, #100	; 0x64
 8023e12:	d1e1      	bne.n	8023dd8 <__ssvfiscanf_r+0xec>
 8023e14:	9742      	str	r7, [sp, #264]	; 0x108
 8023e16:	e7f4      	b.n	8023e02 <__ssvfiscanf_r+0x116>
 8023e18:	2b70      	cmp	r3, #112	; 0x70
 8023e1a:	d04b      	beq.n	8023eb4 <__ssvfiscanf_r+0x1c8>
 8023e1c:	d826      	bhi.n	8023e6c <__ssvfiscanf_r+0x180>
 8023e1e:	2b6e      	cmp	r3, #110	; 0x6e
 8023e20:	d062      	beq.n	8023ee8 <__ssvfiscanf_r+0x1fc>
 8023e22:	d84c      	bhi.n	8023ebe <__ssvfiscanf_r+0x1d2>
 8023e24:	2b69      	cmp	r3, #105	; 0x69
 8023e26:	d1d7      	bne.n	8023dd8 <__ssvfiscanf_r+0xec>
 8023e28:	2300      	movs	r3, #0
 8023e2a:	9342      	str	r3, [sp, #264]	; 0x108
 8023e2c:	2303      	movs	r3, #3
 8023e2e:	9347      	str	r3, [sp, #284]	; 0x11c
 8023e30:	6863      	ldr	r3, [r4, #4]
 8023e32:	2b00      	cmp	r3, #0
 8023e34:	dd68      	ble.n	8023f08 <__ssvfiscanf_r+0x21c>
 8023e36:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8023e38:	0659      	lsls	r1, r3, #25
 8023e3a:	d407      	bmi.n	8023e4c <__ssvfiscanf_r+0x160>
 8023e3c:	f7fb fd88 	bl	801f950 <__locale_ctype_ptr>
 8023e40:	6823      	ldr	r3, [r4, #0]
 8023e42:	781a      	ldrb	r2, [r3, #0]
 8023e44:	4410      	add	r0, r2
 8023e46:	7842      	ldrb	r2, [r0, #1]
 8023e48:	0712      	lsls	r2, r2, #28
 8023e4a:	d464      	bmi.n	8023f16 <__ssvfiscanf_r+0x22a>
 8023e4c:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8023e4e:	2b02      	cmp	r3, #2
 8023e50:	dc73      	bgt.n	8023f3a <__ssvfiscanf_r+0x24e>
 8023e52:	466b      	mov	r3, sp
 8023e54:	4622      	mov	r2, r4
 8023e56:	a941      	add	r1, sp, #260	; 0x104
 8023e58:	4630      	mov	r0, r6
 8023e5a:	f000 f9d7 	bl	802420c <_scanf_chars>
 8023e5e:	2801      	cmp	r0, #1
 8023e60:	f000 8089 	beq.w	8023f76 <__ssvfiscanf_r+0x28a>
 8023e64:	2802      	cmp	r0, #2
 8023e66:	f47f af71 	bne.w	8023d4c <__ssvfiscanf_r+0x60>
 8023e6a:	e01d      	b.n	8023ea8 <__ssvfiscanf_r+0x1bc>
 8023e6c:	2b75      	cmp	r3, #117	; 0x75
 8023e6e:	d0d1      	beq.n	8023e14 <__ssvfiscanf_r+0x128>
 8023e70:	2b78      	cmp	r3, #120	; 0x78
 8023e72:	d0c0      	beq.n	8023df6 <__ssvfiscanf_r+0x10a>
 8023e74:	2b73      	cmp	r3, #115	; 0x73
 8023e76:	d1af      	bne.n	8023dd8 <__ssvfiscanf_r+0xec>
 8023e78:	2302      	movs	r3, #2
 8023e7a:	e7d8      	b.n	8023e2e <__ssvfiscanf_r+0x142>
 8023e7c:	6863      	ldr	r3, [r4, #4]
 8023e7e:	2b00      	cmp	r3, #0
 8023e80:	dd0c      	ble.n	8023e9c <__ssvfiscanf_r+0x1b0>
 8023e82:	6823      	ldr	r3, [r4, #0]
 8023e84:	781a      	ldrb	r2, [r3, #0]
 8023e86:	455a      	cmp	r2, fp
 8023e88:	d175      	bne.n	8023f76 <__ssvfiscanf_r+0x28a>
 8023e8a:	3301      	adds	r3, #1
 8023e8c:	6862      	ldr	r2, [r4, #4]
 8023e8e:	6023      	str	r3, [r4, #0]
 8023e90:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8023e92:	3a01      	subs	r2, #1
 8023e94:	3301      	adds	r3, #1
 8023e96:	6062      	str	r2, [r4, #4]
 8023e98:	9345      	str	r3, [sp, #276]	; 0x114
 8023e9a:	e757      	b.n	8023d4c <__ssvfiscanf_r+0x60>
 8023e9c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8023e9e:	4621      	mov	r1, r4
 8023ea0:	4630      	mov	r0, r6
 8023ea2:	4798      	blx	r3
 8023ea4:	2800      	cmp	r0, #0
 8023ea6:	d0ec      	beq.n	8023e82 <__ssvfiscanf_r+0x196>
 8023ea8:	9844      	ldr	r0, [sp, #272]	; 0x110
 8023eaa:	2800      	cmp	r0, #0
 8023eac:	d159      	bne.n	8023f62 <__ssvfiscanf_r+0x276>
 8023eae:	f04f 30ff 	mov.w	r0, #4294967295
 8023eb2:	e05c      	b.n	8023f6e <__ssvfiscanf_r+0x282>
 8023eb4:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8023eb6:	f042 0220 	orr.w	r2, r2, #32
 8023eba:	9241      	str	r2, [sp, #260]	; 0x104
 8023ebc:	e79b      	b.n	8023df6 <__ssvfiscanf_r+0x10a>
 8023ebe:	2308      	movs	r3, #8
 8023ec0:	9342      	str	r3, [sp, #264]	; 0x108
 8023ec2:	2304      	movs	r3, #4
 8023ec4:	e7b3      	b.n	8023e2e <__ssvfiscanf_r+0x142>
 8023ec6:	4629      	mov	r1, r5
 8023ec8:	4640      	mov	r0, r8
 8023eca:	f000 fb3f 	bl	802454c <__sccl>
 8023ece:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8023ed0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8023ed4:	9341      	str	r3, [sp, #260]	; 0x104
 8023ed6:	4605      	mov	r5, r0
 8023ed8:	2301      	movs	r3, #1
 8023eda:	e7a8      	b.n	8023e2e <__ssvfiscanf_r+0x142>
 8023edc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8023ede:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8023ee2:	9341      	str	r3, [sp, #260]	; 0x104
 8023ee4:	2300      	movs	r3, #0
 8023ee6:	e7a2      	b.n	8023e2e <__ssvfiscanf_r+0x142>
 8023ee8:	9841      	ldr	r0, [sp, #260]	; 0x104
 8023eea:	06c3      	lsls	r3, r0, #27
 8023eec:	f53f af2e 	bmi.w	8023d4c <__ssvfiscanf_r+0x60>
 8023ef0:	9b00      	ldr	r3, [sp, #0]
 8023ef2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8023ef4:	1d19      	adds	r1, r3, #4
 8023ef6:	9100      	str	r1, [sp, #0]
 8023ef8:	681b      	ldr	r3, [r3, #0]
 8023efa:	07c0      	lsls	r0, r0, #31
 8023efc:	bf4c      	ite	mi
 8023efe:	801a      	strhmi	r2, [r3, #0]
 8023f00:	601a      	strpl	r2, [r3, #0]
 8023f02:	e723      	b.n	8023d4c <__ssvfiscanf_r+0x60>
 8023f04:	2305      	movs	r3, #5
 8023f06:	e792      	b.n	8023e2e <__ssvfiscanf_r+0x142>
 8023f08:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8023f0a:	4621      	mov	r1, r4
 8023f0c:	4630      	mov	r0, r6
 8023f0e:	4798      	blx	r3
 8023f10:	2800      	cmp	r0, #0
 8023f12:	d090      	beq.n	8023e36 <__ssvfiscanf_r+0x14a>
 8023f14:	e7c8      	b.n	8023ea8 <__ssvfiscanf_r+0x1bc>
 8023f16:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8023f18:	3201      	adds	r2, #1
 8023f1a:	9245      	str	r2, [sp, #276]	; 0x114
 8023f1c:	6862      	ldr	r2, [r4, #4]
 8023f1e:	3a01      	subs	r2, #1
 8023f20:	2a00      	cmp	r2, #0
 8023f22:	6062      	str	r2, [r4, #4]
 8023f24:	dd02      	ble.n	8023f2c <__ssvfiscanf_r+0x240>
 8023f26:	3301      	adds	r3, #1
 8023f28:	6023      	str	r3, [r4, #0]
 8023f2a:	e787      	b.n	8023e3c <__ssvfiscanf_r+0x150>
 8023f2c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8023f2e:	4621      	mov	r1, r4
 8023f30:	4630      	mov	r0, r6
 8023f32:	4798      	blx	r3
 8023f34:	2800      	cmp	r0, #0
 8023f36:	d081      	beq.n	8023e3c <__ssvfiscanf_r+0x150>
 8023f38:	e7b6      	b.n	8023ea8 <__ssvfiscanf_r+0x1bc>
 8023f3a:	2b04      	cmp	r3, #4
 8023f3c:	dc06      	bgt.n	8023f4c <__ssvfiscanf_r+0x260>
 8023f3e:	466b      	mov	r3, sp
 8023f40:	4622      	mov	r2, r4
 8023f42:	a941      	add	r1, sp, #260	; 0x104
 8023f44:	4630      	mov	r0, r6
 8023f46:	f000 f9c5 	bl	80242d4 <_scanf_i>
 8023f4a:	e788      	b.n	8023e5e <__ssvfiscanf_r+0x172>
 8023f4c:	4b0e      	ldr	r3, [pc, #56]	; (8023f88 <__ssvfiscanf_r+0x29c>)
 8023f4e:	2b00      	cmp	r3, #0
 8023f50:	f43f aefc 	beq.w	8023d4c <__ssvfiscanf_r+0x60>
 8023f54:	466b      	mov	r3, sp
 8023f56:	4622      	mov	r2, r4
 8023f58:	a941      	add	r1, sp, #260	; 0x104
 8023f5a:	4630      	mov	r0, r6
 8023f5c:	f3af 8000 	nop.w
 8023f60:	e77d      	b.n	8023e5e <__ssvfiscanf_r+0x172>
 8023f62:	89a3      	ldrh	r3, [r4, #12]
 8023f64:	f013 0f40 	tst.w	r3, #64	; 0x40
 8023f68:	bf18      	it	ne
 8023f6a:	f04f 30ff 	movne.w	r0, #4294967295
 8023f6e:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8023f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023f76:	9844      	ldr	r0, [sp, #272]	; 0x110
 8023f78:	e7f9      	b.n	8023f6e <__ssvfiscanf_r+0x282>
 8023f7a:	bf00      	nop
 8023f7c:	08023c39 	.word	0x08023c39
 8023f80:	08023cb3 	.word	0x08023cb3
 8023f84:	0803fdfa 	.word	0x0803fdfa
 8023f88:	00000000 	.word	0x00000000

08023f8c <__sfputc_r>:
 8023f8c:	6893      	ldr	r3, [r2, #8]
 8023f8e:	3b01      	subs	r3, #1
 8023f90:	2b00      	cmp	r3, #0
 8023f92:	b410      	push	{r4}
 8023f94:	6093      	str	r3, [r2, #8]
 8023f96:	da08      	bge.n	8023faa <__sfputc_r+0x1e>
 8023f98:	6994      	ldr	r4, [r2, #24]
 8023f9a:	42a3      	cmp	r3, r4
 8023f9c:	db01      	blt.n	8023fa2 <__sfputc_r+0x16>
 8023f9e:	290a      	cmp	r1, #10
 8023fa0:	d103      	bne.n	8023faa <__sfputc_r+0x1e>
 8023fa2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8023fa6:	f7fd bfcd 	b.w	8021f44 <__swbuf_r>
 8023faa:	6813      	ldr	r3, [r2, #0]
 8023fac:	1c58      	adds	r0, r3, #1
 8023fae:	6010      	str	r0, [r2, #0]
 8023fb0:	7019      	strb	r1, [r3, #0]
 8023fb2:	4608      	mov	r0, r1
 8023fb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8023fb8:	4770      	bx	lr

08023fba <__sfputs_r>:
 8023fba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023fbc:	4606      	mov	r6, r0
 8023fbe:	460f      	mov	r7, r1
 8023fc0:	4614      	mov	r4, r2
 8023fc2:	18d5      	adds	r5, r2, r3
 8023fc4:	42ac      	cmp	r4, r5
 8023fc6:	d101      	bne.n	8023fcc <__sfputs_r+0x12>
 8023fc8:	2000      	movs	r0, #0
 8023fca:	e007      	b.n	8023fdc <__sfputs_r+0x22>
 8023fcc:	463a      	mov	r2, r7
 8023fce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023fd2:	4630      	mov	r0, r6
 8023fd4:	f7ff ffda 	bl	8023f8c <__sfputc_r>
 8023fd8:	1c43      	adds	r3, r0, #1
 8023fda:	d1f3      	bne.n	8023fc4 <__sfputs_r+0xa>
 8023fdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08023fe0 <_vfiprintf_r>:
 8023fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023fe4:	460c      	mov	r4, r1
 8023fe6:	b09d      	sub	sp, #116	; 0x74
 8023fe8:	4617      	mov	r7, r2
 8023fea:	461d      	mov	r5, r3
 8023fec:	4606      	mov	r6, r0
 8023fee:	b118      	cbz	r0, 8023ff8 <_vfiprintf_r+0x18>
 8023ff0:	6983      	ldr	r3, [r0, #24]
 8023ff2:	b90b      	cbnz	r3, 8023ff8 <_vfiprintf_r+0x18>
 8023ff4:	f7fe ffb4 	bl	8022f60 <__sinit>
 8023ff8:	4b7c      	ldr	r3, [pc, #496]	; (80241ec <_vfiprintf_r+0x20c>)
 8023ffa:	429c      	cmp	r4, r3
 8023ffc:	d158      	bne.n	80240b0 <_vfiprintf_r+0xd0>
 8023ffe:	6874      	ldr	r4, [r6, #4]
 8024000:	89a3      	ldrh	r3, [r4, #12]
 8024002:	0718      	lsls	r0, r3, #28
 8024004:	d55e      	bpl.n	80240c4 <_vfiprintf_r+0xe4>
 8024006:	6923      	ldr	r3, [r4, #16]
 8024008:	2b00      	cmp	r3, #0
 802400a:	d05b      	beq.n	80240c4 <_vfiprintf_r+0xe4>
 802400c:	2300      	movs	r3, #0
 802400e:	9309      	str	r3, [sp, #36]	; 0x24
 8024010:	2320      	movs	r3, #32
 8024012:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8024016:	2330      	movs	r3, #48	; 0x30
 8024018:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802401c:	9503      	str	r5, [sp, #12]
 802401e:	f04f 0b01 	mov.w	fp, #1
 8024022:	46b8      	mov	r8, r7
 8024024:	4645      	mov	r5, r8
 8024026:	f815 3b01 	ldrb.w	r3, [r5], #1
 802402a:	b10b      	cbz	r3, 8024030 <_vfiprintf_r+0x50>
 802402c:	2b25      	cmp	r3, #37	; 0x25
 802402e:	d154      	bne.n	80240da <_vfiprintf_r+0xfa>
 8024030:	ebb8 0a07 	subs.w	sl, r8, r7
 8024034:	d00b      	beq.n	802404e <_vfiprintf_r+0x6e>
 8024036:	4653      	mov	r3, sl
 8024038:	463a      	mov	r2, r7
 802403a:	4621      	mov	r1, r4
 802403c:	4630      	mov	r0, r6
 802403e:	f7ff ffbc 	bl	8023fba <__sfputs_r>
 8024042:	3001      	adds	r0, #1
 8024044:	f000 80c2 	beq.w	80241cc <_vfiprintf_r+0x1ec>
 8024048:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802404a:	4453      	add	r3, sl
 802404c:	9309      	str	r3, [sp, #36]	; 0x24
 802404e:	f898 3000 	ldrb.w	r3, [r8]
 8024052:	2b00      	cmp	r3, #0
 8024054:	f000 80ba 	beq.w	80241cc <_vfiprintf_r+0x1ec>
 8024058:	2300      	movs	r3, #0
 802405a:	f04f 32ff 	mov.w	r2, #4294967295
 802405e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8024062:	9304      	str	r3, [sp, #16]
 8024064:	9307      	str	r3, [sp, #28]
 8024066:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802406a:	931a      	str	r3, [sp, #104]	; 0x68
 802406c:	46a8      	mov	r8, r5
 802406e:	2205      	movs	r2, #5
 8024070:	f818 1b01 	ldrb.w	r1, [r8], #1
 8024074:	485e      	ldr	r0, [pc, #376]	; (80241f0 <_vfiprintf_r+0x210>)
 8024076:	f7dc f8fb 	bl	8000270 <memchr>
 802407a:	9b04      	ldr	r3, [sp, #16]
 802407c:	bb78      	cbnz	r0, 80240de <_vfiprintf_r+0xfe>
 802407e:	06d9      	lsls	r1, r3, #27
 8024080:	bf44      	itt	mi
 8024082:	2220      	movmi	r2, #32
 8024084:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8024088:	071a      	lsls	r2, r3, #28
 802408a:	bf44      	itt	mi
 802408c:	222b      	movmi	r2, #43	; 0x2b
 802408e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8024092:	782a      	ldrb	r2, [r5, #0]
 8024094:	2a2a      	cmp	r2, #42	; 0x2a
 8024096:	d02a      	beq.n	80240ee <_vfiprintf_r+0x10e>
 8024098:	9a07      	ldr	r2, [sp, #28]
 802409a:	46a8      	mov	r8, r5
 802409c:	2000      	movs	r0, #0
 802409e:	250a      	movs	r5, #10
 80240a0:	4641      	mov	r1, r8
 80240a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80240a6:	3b30      	subs	r3, #48	; 0x30
 80240a8:	2b09      	cmp	r3, #9
 80240aa:	d969      	bls.n	8024180 <_vfiprintf_r+0x1a0>
 80240ac:	b360      	cbz	r0, 8024108 <_vfiprintf_r+0x128>
 80240ae:	e024      	b.n	80240fa <_vfiprintf_r+0x11a>
 80240b0:	4b50      	ldr	r3, [pc, #320]	; (80241f4 <_vfiprintf_r+0x214>)
 80240b2:	429c      	cmp	r4, r3
 80240b4:	d101      	bne.n	80240ba <_vfiprintf_r+0xda>
 80240b6:	68b4      	ldr	r4, [r6, #8]
 80240b8:	e7a2      	b.n	8024000 <_vfiprintf_r+0x20>
 80240ba:	4b4f      	ldr	r3, [pc, #316]	; (80241f8 <_vfiprintf_r+0x218>)
 80240bc:	429c      	cmp	r4, r3
 80240be:	bf08      	it	eq
 80240c0:	68f4      	ldreq	r4, [r6, #12]
 80240c2:	e79d      	b.n	8024000 <_vfiprintf_r+0x20>
 80240c4:	4621      	mov	r1, r4
 80240c6:	4630      	mov	r0, r6
 80240c8:	f7fd ffae 	bl	8022028 <__swsetup_r>
 80240cc:	2800      	cmp	r0, #0
 80240ce:	d09d      	beq.n	802400c <_vfiprintf_r+0x2c>
 80240d0:	f04f 30ff 	mov.w	r0, #4294967295
 80240d4:	b01d      	add	sp, #116	; 0x74
 80240d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80240da:	46a8      	mov	r8, r5
 80240dc:	e7a2      	b.n	8024024 <_vfiprintf_r+0x44>
 80240de:	4a44      	ldr	r2, [pc, #272]	; (80241f0 <_vfiprintf_r+0x210>)
 80240e0:	1a80      	subs	r0, r0, r2
 80240e2:	fa0b f000 	lsl.w	r0, fp, r0
 80240e6:	4318      	orrs	r0, r3
 80240e8:	9004      	str	r0, [sp, #16]
 80240ea:	4645      	mov	r5, r8
 80240ec:	e7be      	b.n	802406c <_vfiprintf_r+0x8c>
 80240ee:	9a03      	ldr	r2, [sp, #12]
 80240f0:	1d11      	adds	r1, r2, #4
 80240f2:	6812      	ldr	r2, [r2, #0]
 80240f4:	9103      	str	r1, [sp, #12]
 80240f6:	2a00      	cmp	r2, #0
 80240f8:	db01      	blt.n	80240fe <_vfiprintf_r+0x11e>
 80240fa:	9207      	str	r2, [sp, #28]
 80240fc:	e004      	b.n	8024108 <_vfiprintf_r+0x128>
 80240fe:	4252      	negs	r2, r2
 8024100:	f043 0302 	orr.w	r3, r3, #2
 8024104:	9207      	str	r2, [sp, #28]
 8024106:	9304      	str	r3, [sp, #16]
 8024108:	f898 3000 	ldrb.w	r3, [r8]
 802410c:	2b2e      	cmp	r3, #46	; 0x2e
 802410e:	d10e      	bne.n	802412e <_vfiprintf_r+0x14e>
 8024110:	f898 3001 	ldrb.w	r3, [r8, #1]
 8024114:	2b2a      	cmp	r3, #42	; 0x2a
 8024116:	d138      	bne.n	802418a <_vfiprintf_r+0x1aa>
 8024118:	9b03      	ldr	r3, [sp, #12]
 802411a:	1d1a      	adds	r2, r3, #4
 802411c:	681b      	ldr	r3, [r3, #0]
 802411e:	9203      	str	r2, [sp, #12]
 8024120:	2b00      	cmp	r3, #0
 8024122:	bfb8      	it	lt
 8024124:	f04f 33ff 	movlt.w	r3, #4294967295
 8024128:	f108 0802 	add.w	r8, r8, #2
 802412c:	9305      	str	r3, [sp, #20]
 802412e:	4d33      	ldr	r5, [pc, #204]	; (80241fc <_vfiprintf_r+0x21c>)
 8024130:	f898 1000 	ldrb.w	r1, [r8]
 8024134:	2203      	movs	r2, #3
 8024136:	4628      	mov	r0, r5
 8024138:	f7dc f89a 	bl	8000270 <memchr>
 802413c:	b140      	cbz	r0, 8024150 <_vfiprintf_r+0x170>
 802413e:	2340      	movs	r3, #64	; 0x40
 8024140:	1b40      	subs	r0, r0, r5
 8024142:	fa03 f000 	lsl.w	r0, r3, r0
 8024146:	9b04      	ldr	r3, [sp, #16]
 8024148:	4303      	orrs	r3, r0
 802414a:	f108 0801 	add.w	r8, r8, #1
 802414e:	9304      	str	r3, [sp, #16]
 8024150:	f898 1000 	ldrb.w	r1, [r8]
 8024154:	482a      	ldr	r0, [pc, #168]	; (8024200 <_vfiprintf_r+0x220>)
 8024156:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802415a:	2206      	movs	r2, #6
 802415c:	f108 0701 	add.w	r7, r8, #1
 8024160:	f7dc f886 	bl	8000270 <memchr>
 8024164:	2800      	cmp	r0, #0
 8024166:	d037      	beq.n	80241d8 <_vfiprintf_r+0x1f8>
 8024168:	4b26      	ldr	r3, [pc, #152]	; (8024204 <_vfiprintf_r+0x224>)
 802416a:	bb1b      	cbnz	r3, 80241b4 <_vfiprintf_r+0x1d4>
 802416c:	9b03      	ldr	r3, [sp, #12]
 802416e:	3307      	adds	r3, #7
 8024170:	f023 0307 	bic.w	r3, r3, #7
 8024174:	3308      	adds	r3, #8
 8024176:	9303      	str	r3, [sp, #12]
 8024178:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802417a:	444b      	add	r3, r9
 802417c:	9309      	str	r3, [sp, #36]	; 0x24
 802417e:	e750      	b.n	8024022 <_vfiprintf_r+0x42>
 8024180:	fb05 3202 	mla	r2, r5, r2, r3
 8024184:	2001      	movs	r0, #1
 8024186:	4688      	mov	r8, r1
 8024188:	e78a      	b.n	80240a0 <_vfiprintf_r+0xc0>
 802418a:	2300      	movs	r3, #0
 802418c:	f108 0801 	add.w	r8, r8, #1
 8024190:	9305      	str	r3, [sp, #20]
 8024192:	4619      	mov	r1, r3
 8024194:	250a      	movs	r5, #10
 8024196:	4640      	mov	r0, r8
 8024198:	f810 2b01 	ldrb.w	r2, [r0], #1
 802419c:	3a30      	subs	r2, #48	; 0x30
 802419e:	2a09      	cmp	r2, #9
 80241a0:	d903      	bls.n	80241aa <_vfiprintf_r+0x1ca>
 80241a2:	2b00      	cmp	r3, #0
 80241a4:	d0c3      	beq.n	802412e <_vfiprintf_r+0x14e>
 80241a6:	9105      	str	r1, [sp, #20]
 80241a8:	e7c1      	b.n	802412e <_vfiprintf_r+0x14e>
 80241aa:	fb05 2101 	mla	r1, r5, r1, r2
 80241ae:	2301      	movs	r3, #1
 80241b0:	4680      	mov	r8, r0
 80241b2:	e7f0      	b.n	8024196 <_vfiprintf_r+0x1b6>
 80241b4:	ab03      	add	r3, sp, #12
 80241b6:	9300      	str	r3, [sp, #0]
 80241b8:	4622      	mov	r2, r4
 80241ba:	4b13      	ldr	r3, [pc, #76]	; (8024208 <_vfiprintf_r+0x228>)
 80241bc:	a904      	add	r1, sp, #16
 80241be:	4630      	mov	r0, r6
 80241c0:	f7fb fff6 	bl	80201b0 <_printf_float>
 80241c4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80241c8:	4681      	mov	r9, r0
 80241ca:	d1d5      	bne.n	8024178 <_vfiprintf_r+0x198>
 80241cc:	89a3      	ldrh	r3, [r4, #12]
 80241ce:	065b      	lsls	r3, r3, #25
 80241d0:	f53f af7e 	bmi.w	80240d0 <_vfiprintf_r+0xf0>
 80241d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80241d6:	e77d      	b.n	80240d4 <_vfiprintf_r+0xf4>
 80241d8:	ab03      	add	r3, sp, #12
 80241da:	9300      	str	r3, [sp, #0]
 80241dc:	4622      	mov	r2, r4
 80241de:	4b0a      	ldr	r3, [pc, #40]	; (8024208 <_vfiprintf_r+0x228>)
 80241e0:	a904      	add	r1, sp, #16
 80241e2:	4630      	mov	r0, r6
 80241e4:	f7fc fa86 	bl	80206f4 <_printf_i>
 80241e8:	e7ec      	b.n	80241c4 <_vfiprintf_r+0x1e4>
 80241ea:	bf00      	nop
 80241ec:	0803fcb4 	.word	0x0803fcb4
 80241f0:	0803fdf4 	.word	0x0803fdf4
 80241f4:	0803fcd4 	.word	0x0803fcd4
 80241f8:	0803fc94 	.word	0x0803fc94
 80241fc:	0803fdfa 	.word	0x0803fdfa
 8024200:	0803fdfe 	.word	0x0803fdfe
 8024204:	080201b1 	.word	0x080201b1
 8024208:	08023fbb 	.word	0x08023fbb

0802420c <_scanf_chars>:
 802420c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8024210:	4615      	mov	r5, r2
 8024212:	688a      	ldr	r2, [r1, #8]
 8024214:	4680      	mov	r8, r0
 8024216:	460c      	mov	r4, r1
 8024218:	b932      	cbnz	r2, 8024228 <_scanf_chars+0x1c>
 802421a:	698a      	ldr	r2, [r1, #24]
 802421c:	2a00      	cmp	r2, #0
 802421e:	bf14      	ite	ne
 8024220:	f04f 32ff 	movne.w	r2, #4294967295
 8024224:	2201      	moveq	r2, #1
 8024226:	608a      	str	r2, [r1, #8]
 8024228:	6822      	ldr	r2, [r4, #0]
 802422a:	06d1      	lsls	r1, r2, #27
 802422c:	bf5f      	itttt	pl
 802422e:	681a      	ldrpl	r2, [r3, #0]
 8024230:	1d11      	addpl	r1, r2, #4
 8024232:	6019      	strpl	r1, [r3, #0]
 8024234:	6817      	ldrpl	r7, [r2, #0]
 8024236:	2600      	movs	r6, #0
 8024238:	69a3      	ldr	r3, [r4, #24]
 802423a:	b1db      	cbz	r3, 8024274 <_scanf_chars+0x68>
 802423c:	2b01      	cmp	r3, #1
 802423e:	d107      	bne.n	8024250 <_scanf_chars+0x44>
 8024240:	682b      	ldr	r3, [r5, #0]
 8024242:	6962      	ldr	r2, [r4, #20]
 8024244:	781b      	ldrb	r3, [r3, #0]
 8024246:	5cd3      	ldrb	r3, [r2, r3]
 8024248:	b9a3      	cbnz	r3, 8024274 <_scanf_chars+0x68>
 802424a:	2e00      	cmp	r6, #0
 802424c:	d132      	bne.n	80242b4 <_scanf_chars+0xa8>
 802424e:	e006      	b.n	802425e <_scanf_chars+0x52>
 8024250:	2b02      	cmp	r3, #2
 8024252:	d007      	beq.n	8024264 <_scanf_chars+0x58>
 8024254:	2e00      	cmp	r6, #0
 8024256:	d12d      	bne.n	80242b4 <_scanf_chars+0xa8>
 8024258:	69a3      	ldr	r3, [r4, #24]
 802425a:	2b01      	cmp	r3, #1
 802425c:	d12a      	bne.n	80242b4 <_scanf_chars+0xa8>
 802425e:	2001      	movs	r0, #1
 8024260:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8024264:	f7fb fb74 	bl	801f950 <__locale_ctype_ptr>
 8024268:	682b      	ldr	r3, [r5, #0]
 802426a:	781b      	ldrb	r3, [r3, #0]
 802426c:	4418      	add	r0, r3
 802426e:	7843      	ldrb	r3, [r0, #1]
 8024270:	071b      	lsls	r3, r3, #28
 8024272:	d4ef      	bmi.n	8024254 <_scanf_chars+0x48>
 8024274:	6823      	ldr	r3, [r4, #0]
 8024276:	06da      	lsls	r2, r3, #27
 8024278:	bf5e      	ittt	pl
 802427a:	682b      	ldrpl	r3, [r5, #0]
 802427c:	781b      	ldrbpl	r3, [r3, #0]
 802427e:	703b      	strbpl	r3, [r7, #0]
 8024280:	682a      	ldr	r2, [r5, #0]
 8024282:	686b      	ldr	r3, [r5, #4]
 8024284:	f102 0201 	add.w	r2, r2, #1
 8024288:	602a      	str	r2, [r5, #0]
 802428a:	68a2      	ldr	r2, [r4, #8]
 802428c:	f103 33ff 	add.w	r3, r3, #4294967295
 8024290:	f102 32ff 	add.w	r2, r2, #4294967295
 8024294:	606b      	str	r3, [r5, #4]
 8024296:	f106 0601 	add.w	r6, r6, #1
 802429a:	bf58      	it	pl
 802429c:	3701      	addpl	r7, #1
 802429e:	60a2      	str	r2, [r4, #8]
 80242a0:	b142      	cbz	r2, 80242b4 <_scanf_chars+0xa8>
 80242a2:	2b00      	cmp	r3, #0
 80242a4:	dcc8      	bgt.n	8024238 <_scanf_chars+0x2c>
 80242a6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80242aa:	4629      	mov	r1, r5
 80242ac:	4640      	mov	r0, r8
 80242ae:	4798      	blx	r3
 80242b0:	2800      	cmp	r0, #0
 80242b2:	d0c1      	beq.n	8024238 <_scanf_chars+0x2c>
 80242b4:	6823      	ldr	r3, [r4, #0]
 80242b6:	f013 0310 	ands.w	r3, r3, #16
 80242ba:	d105      	bne.n	80242c8 <_scanf_chars+0xbc>
 80242bc:	68e2      	ldr	r2, [r4, #12]
 80242be:	3201      	adds	r2, #1
 80242c0:	60e2      	str	r2, [r4, #12]
 80242c2:	69a2      	ldr	r2, [r4, #24]
 80242c4:	b102      	cbz	r2, 80242c8 <_scanf_chars+0xbc>
 80242c6:	703b      	strb	r3, [r7, #0]
 80242c8:	6923      	ldr	r3, [r4, #16]
 80242ca:	441e      	add	r6, r3
 80242cc:	6126      	str	r6, [r4, #16]
 80242ce:	2000      	movs	r0, #0
 80242d0:	e7c6      	b.n	8024260 <_scanf_chars+0x54>
	...

080242d4 <_scanf_i>:
 80242d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80242d8:	469a      	mov	sl, r3
 80242da:	4b74      	ldr	r3, [pc, #464]	; (80244ac <_scanf_i+0x1d8>)
 80242dc:	460c      	mov	r4, r1
 80242de:	4683      	mov	fp, r0
 80242e0:	4616      	mov	r6, r2
 80242e2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80242e6:	b087      	sub	sp, #28
 80242e8:	ab03      	add	r3, sp, #12
 80242ea:	68a7      	ldr	r7, [r4, #8]
 80242ec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80242f0:	4b6f      	ldr	r3, [pc, #444]	; (80244b0 <_scanf_i+0x1dc>)
 80242f2:	69a1      	ldr	r1, [r4, #24]
 80242f4:	4a6f      	ldr	r2, [pc, #444]	; (80244b4 <_scanf_i+0x1e0>)
 80242f6:	2903      	cmp	r1, #3
 80242f8:	bf08      	it	eq
 80242fa:	461a      	moveq	r2, r3
 80242fc:	1e7b      	subs	r3, r7, #1
 80242fe:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8024302:	bf84      	itt	hi
 8024304:	f240 135d 	movwhi	r3, #349	; 0x15d
 8024308:	60a3      	strhi	r3, [r4, #8]
 802430a:	6823      	ldr	r3, [r4, #0]
 802430c:	9200      	str	r2, [sp, #0]
 802430e:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8024312:	bf88      	it	hi
 8024314:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8024318:	f104 091c 	add.w	r9, r4, #28
 802431c:	6023      	str	r3, [r4, #0]
 802431e:	bf8c      	ite	hi
 8024320:	197f      	addhi	r7, r7, r5
 8024322:	2700      	movls	r7, #0
 8024324:	464b      	mov	r3, r9
 8024326:	f04f 0800 	mov.w	r8, #0
 802432a:	9301      	str	r3, [sp, #4]
 802432c:	6831      	ldr	r1, [r6, #0]
 802432e:	ab03      	add	r3, sp, #12
 8024330:	2202      	movs	r2, #2
 8024332:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8024336:	7809      	ldrb	r1, [r1, #0]
 8024338:	f7db ff9a 	bl	8000270 <memchr>
 802433c:	9b01      	ldr	r3, [sp, #4]
 802433e:	b330      	cbz	r0, 802438e <_scanf_i+0xba>
 8024340:	f1b8 0f01 	cmp.w	r8, #1
 8024344:	d15a      	bne.n	80243fc <_scanf_i+0x128>
 8024346:	6862      	ldr	r2, [r4, #4]
 8024348:	b92a      	cbnz	r2, 8024356 <_scanf_i+0x82>
 802434a:	6822      	ldr	r2, [r4, #0]
 802434c:	2108      	movs	r1, #8
 802434e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8024352:	6061      	str	r1, [r4, #4]
 8024354:	6022      	str	r2, [r4, #0]
 8024356:	6822      	ldr	r2, [r4, #0]
 8024358:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 802435c:	6022      	str	r2, [r4, #0]
 802435e:	68a2      	ldr	r2, [r4, #8]
 8024360:	1e51      	subs	r1, r2, #1
 8024362:	60a1      	str	r1, [r4, #8]
 8024364:	b19a      	cbz	r2, 802438e <_scanf_i+0xba>
 8024366:	6832      	ldr	r2, [r6, #0]
 8024368:	1c51      	adds	r1, r2, #1
 802436a:	6031      	str	r1, [r6, #0]
 802436c:	7812      	ldrb	r2, [r2, #0]
 802436e:	701a      	strb	r2, [r3, #0]
 8024370:	1c5d      	adds	r5, r3, #1
 8024372:	6873      	ldr	r3, [r6, #4]
 8024374:	3b01      	subs	r3, #1
 8024376:	2b00      	cmp	r3, #0
 8024378:	6073      	str	r3, [r6, #4]
 802437a:	dc07      	bgt.n	802438c <_scanf_i+0xb8>
 802437c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8024380:	4631      	mov	r1, r6
 8024382:	4658      	mov	r0, fp
 8024384:	4798      	blx	r3
 8024386:	2800      	cmp	r0, #0
 8024388:	f040 8086 	bne.w	8024498 <_scanf_i+0x1c4>
 802438c:	462b      	mov	r3, r5
 802438e:	f108 0801 	add.w	r8, r8, #1
 8024392:	f1b8 0f03 	cmp.w	r8, #3
 8024396:	d1c8      	bne.n	802432a <_scanf_i+0x56>
 8024398:	6862      	ldr	r2, [r4, #4]
 802439a:	b90a      	cbnz	r2, 80243a0 <_scanf_i+0xcc>
 802439c:	220a      	movs	r2, #10
 802439e:	6062      	str	r2, [r4, #4]
 80243a0:	6862      	ldr	r2, [r4, #4]
 80243a2:	4945      	ldr	r1, [pc, #276]	; (80244b8 <_scanf_i+0x1e4>)
 80243a4:	6960      	ldr	r0, [r4, #20]
 80243a6:	9301      	str	r3, [sp, #4]
 80243a8:	1a89      	subs	r1, r1, r2
 80243aa:	f000 f8cf 	bl	802454c <__sccl>
 80243ae:	9b01      	ldr	r3, [sp, #4]
 80243b0:	f04f 0800 	mov.w	r8, #0
 80243b4:	461d      	mov	r5, r3
 80243b6:	68a3      	ldr	r3, [r4, #8]
 80243b8:	6822      	ldr	r2, [r4, #0]
 80243ba:	2b00      	cmp	r3, #0
 80243bc:	d03a      	beq.n	8024434 <_scanf_i+0x160>
 80243be:	6831      	ldr	r1, [r6, #0]
 80243c0:	6960      	ldr	r0, [r4, #20]
 80243c2:	f891 c000 	ldrb.w	ip, [r1]
 80243c6:	f810 000c 	ldrb.w	r0, [r0, ip]
 80243ca:	2800      	cmp	r0, #0
 80243cc:	d032      	beq.n	8024434 <_scanf_i+0x160>
 80243ce:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80243d2:	d121      	bne.n	8024418 <_scanf_i+0x144>
 80243d4:	0510      	lsls	r0, r2, #20
 80243d6:	d51f      	bpl.n	8024418 <_scanf_i+0x144>
 80243d8:	f108 0801 	add.w	r8, r8, #1
 80243dc:	b117      	cbz	r7, 80243e4 <_scanf_i+0x110>
 80243de:	3301      	adds	r3, #1
 80243e0:	3f01      	subs	r7, #1
 80243e2:	60a3      	str	r3, [r4, #8]
 80243e4:	6873      	ldr	r3, [r6, #4]
 80243e6:	3b01      	subs	r3, #1
 80243e8:	2b00      	cmp	r3, #0
 80243ea:	6073      	str	r3, [r6, #4]
 80243ec:	dd1b      	ble.n	8024426 <_scanf_i+0x152>
 80243ee:	6833      	ldr	r3, [r6, #0]
 80243f0:	3301      	adds	r3, #1
 80243f2:	6033      	str	r3, [r6, #0]
 80243f4:	68a3      	ldr	r3, [r4, #8]
 80243f6:	3b01      	subs	r3, #1
 80243f8:	60a3      	str	r3, [r4, #8]
 80243fa:	e7dc      	b.n	80243b6 <_scanf_i+0xe2>
 80243fc:	f1b8 0f02 	cmp.w	r8, #2
 8024400:	d1ad      	bne.n	802435e <_scanf_i+0x8a>
 8024402:	6822      	ldr	r2, [r4, #0]
 8024404:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8024408:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 802440c:	d1bf      	bne.n	802438e <_scanf_i+0xba>
 802440e:	2110      	movs	r1, #16
 8024410:	6061      	str	r1, [r4, #4]
 8024412:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8024416:	e7a1      	b.n	802435c <_scanf_i+0x88>
 8024418:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 802441c:	6022      	str	r2, [r4, #0]
 802441e:	780b      	ldrb	r3, [r1, #0]
 8024420:	702b      	strb	r3, [r5, #0]
 8024422:	3501      	adds	r5, #1
 8024424:	e7de      	b.n	80243e4 <_scanf_i+0x110>
 8024426:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 802442a:	4631      	mov	r1, r6
 802442c:	4658      	mov	r0, fp
 802442e:	4798      	blx	r3
 8024430:	2800      	cmp	r0, #0
 8024432:	d0df      	beq.n	80243f4 <_scanf_i+0x120>
 8024434:	6823      	ldr	r3, [r4, #0]
 8024436:	05d9      	lsls	r1, r3, #23
 8024438:	d50c      	bpl.n	8024454 <_scanf_i+0x180>
 802443a:	454d      	cmp	r5, r9
 802443c:	d908      	bls.n	8024450 <_scanf_i+0x17c>
 802443e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8024442:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8024446:	4632      	mov	r2, r6
 8024448:	4658      	mov	r0, fp
 802444a:	4798      	blx	r3
 802444c:	1e6f      	subs	r7, r5, #1
 802444e:	463d      	mov	r5, r7
 8024450:	454d      	cmp	r5, r9
 8024452:	d029      	beq.n	80244a8 <_scanf_i+0x1d4>
 8024454:	6822      	ldr	r2, [r4, #0]
 8024456:	f012 0210 	ands.w	r2, r2, #16
 802445a:	d113      	bne.n	8024484 <_scanf_i+0x1b0>
 802445c:	702a      	strb	r2, [r5, #0]
 802445e:	6863      	ldr	r3, [r4, #4]
 8024460:	9e00      	ldr	r6, [sp, #0]
 8024462:	4649      	mov	r1, r9
 8024464:	4658      	mov	r0, fp
 8024466:	47b0      	blx	r6
 8024468:	f8da 3000 	ldr.w	r3, [sl]
 802446c:	6821      	ldr	r1, [r4, #0]
 802446e:	1d1a      	adds	r2, r3, #4
 8024470:	f8ca 2000 	str.w	r2, [sl]
 8024474:	f011 0f20 	tst.w	r1, #32
 8024478:	681b      	ldr	r3, [r3, #0]
 802447a:	d010      	beq.n	802449e <_scanf_i+0x1ca>
 802447c:	6018      	str	r0, [r3, #0]
 802447e:	68e3      	ldr	r3, [r4, #12]
 8024480:	3301      	adds	r3, #1
 8024482:	60e3      	str	r3, [r4, #12]
 8024484:	eba5 0509 	sub.w	r5, r5, r9
 8024488:	44a8      	add	r8, r5
 802448a:	6925      	ldr	r5, [r4, #16]
 802448c:	4445      	add	r5, r8
 802448e:	6125      	str	r5, [r4, #16]
 8024490:	2000      	movs	r0, #0
 8024492:	b007      	add	sp, #28
 8024494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024498:	f04f 0800 	mov.w	r8, #0
 802449c:	e7ca      	b.n	8024434 <_scanf_i+0x160>
 802449e:	07ca      	lsls	r2, r1, #31
 80244a0:	bf4c      	ite	mi
 80244a2:	8018      	strhmi	r0, [r3, #0]
 80244a4:	6018      	strpl	r0, [r3, #0]
 80244a6:	e7ea      	b.n	802447e <_scanf_i+0x1aa>
 80244a8:	2001      	movs	r0, #1
 80244aa:	e7f2      	b.n	8024492 <_scanf_i+0x1be>
 80244ac:	0802483c 	.word	0x0802483c
 80244b0:	08021955 	.word	0x08021955
 80244b4:	08021a99 	.word	0x08021a99
 80244b8:	0803fe15 	.word	0x0803fe15

080244bc <_putc_r>:
 80244bc:	b570      	push	{r4, r5, r6, lr}
 80244be:	460d      	mov	r5, r1
 80244c0:	4614      	mov	r4, r2
 80244c2:	4606      	mov	r6, r0
 80244c4:	b118      	cbz	r0, 80244ce <_putc_r+0x12>
 80244c6:	6983      	ldr	r3, [r0, #24]
 80244c8:	b90b      	cbnz	r3, 80244ce <_putc_r+0x12>
 80244ca:	f7fe fd49 	bl	8022f60 <__sinit>
 80244ce:	4b13      	ldr	r3, [pc, #76]	; (802451c <_putc_r+0x60>)
 80244d0:	429c      	cmp	r4, r3
 80244d2:	d112      	bne.n	80244fa <_putc_r+0x3e>
 80244d4:	6874      	ldr	r4, [r6, #4]
 80244d6:	68a3      	ldr	r3, [r4, #8]
 80244d8:	3b01      	subs	r3, #1
 80244da:	2b00      	cmp	r3, #0
 80244dc:	60a3      	str	r3, [r4, #8]
 80244de:	da16      	bge.n	802450e <_putc_r+0x52>
 80244e0:	69a2      	ldr	r2, [r4, #24]
 80244e2:	4293      	cmp	r3, r2
 80244e4:	db02      	blt.n	80244ec <_putc_r+0x30>
 80244e6:	b2eb      	uxtb	r3, r5
 80244e8:	2b0a      	cmp	r3, #10
 80244ea:	d110      	bne.n	802450e <_putc_r+0x52>
 80244ec:	4622      	mov	r2, r4
 80244ee:	4629      	mov	r1, r5
 80244f0:	4630      	mov	r0, r6
 80244f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80244f6:	f7fd bd25 	b.w	8021f44 <__swbuf_r>
 80244fa:	4b09      	ldr	r3, [pc, #36]	; (8024520 <_putc_r+0x64>)
 80244fc:	429c      	cmp	r4, r3
 80244fe:	d101      	bne.n	8024504 <_putc_r+0x48>
 8024500:	68b4      	ldr	r4, [r6, #8]
 8024502:	e7e8      	b.n	80244d6 <_putc_r+0x1a>
 8024504:	4b07      	ldr	r3, [pc, #28]	; (8024524 <_putc_r+0x68>)
 8024506:	429c      	cmp	r4, r3
 8024508:	bf08      	it	eq
 802450a:	68f4      	ldreq	r4, [r6, #12]
 802450c:	e7e3      	b.n	80244d6 <_putc_r+0x1a>
 802450e:	6823      	ldr	r3, [r4, #0]
 8024510:	1c5a      	adds	r2, r3, #1
 8024512:	6022      	str	r2, [r4, #0]
 8024514:	701d      	strb	r5, [r3, #0]
 8024516:	b2e8      	uxtb	r0, r5
 8024518:	bd70      	pop	{r4, r5, r6, pc}
 802451a:	bf00      	nop
 802451c:	0803fcb4 	.word	0x0803fcb4
 8024520:	0803fcd4 	.word	0x0803fcd4
 8024524:	0803fc94 	.word	0x0803fc94

08024528 <_read_r>:
 8024528:	b538      	push	{r3, r4, r5, lr}
 802452a:	4c07      	ldr	r4, [pc, #28]	; (8024548 <_read_r+0x20>)
 802452c:	4605      	mov	r5, r0
 802452e:	4608      	mov	r0, r1
 8024530:	4611      	mov	r1, r2
 8024532:	2200      	movs	r2, #0
 8024534:	6022      	str	r2, [r4, #0]
 8024536:	461a      	mov	r2, r3
 8024538:	f7e0 f9aa 	bl	8004890 <_read>
 802453c:	1c43      	adds	r3, r0, #1
 802453e:	d102      	bne.n	8024546 <_read_r+0x1e>
 8024540:	6823      	ldr	r3, [r4, #0]
 8024542:	b103      	cbz	r3, 8024546 <_read_r+0x1e>
 8024544:	602b      	str	r3, [r5, #0]
 8024546:	bd38      	pop	{r3, r4, r5, pc}
 8024548:	20036278 	.word	0x20036278

0802454c <__sccl>:
 802454c:	b570      	push	{r4, r5, r6, lr}
 802454e:	780b      	ldrb	r3, [r1, #0]
 8024550:	2b5e      	cmp	r3, #94	; 0x5e
 8024552:	bf13      	iteet	ne
 8024554:	1c4a      	addne	r2, r1, #1
 8024556:	1c8a      	addeq	r2, r1, #2
 8024558:	784b      	ldrbeq	r3, [r1, #1]
 802455a:	2100      	movne	r1, #0
 802455c:	bf08      	it	eq
 802455e:	2101      	moveq	r1, #1
 8024560:	1e44      	subs	r4, r0, #1
 8024562:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8024566:	f804 1f01 	strb.w	r1, [r4, #1]!
 802456a:	42ac      	cmp	r4, r5
 802456c:	d1fb      	bne.n	8024566 <__sccl+0x1a>
 802456e:	b913      	cbnz	r3, 8024576 <__sccl+0x2a>
 8024570:	3a01      	subs	r2, #1
 8024572:	4610      	mov	r0, r2
 8024574:	bd70      	pop	{r4, r5, r6, pc}
 8024576:	f081 0401 	eor.w	r4, r1, #1
 802457a:	54c4      	strb	r4, [r0, r3]
 802457c:	1c51      	adds	r1, r2, #1
 802457e:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8024582:	2d2d      	cmp	r5, #45	; 0x2d
 8024584:	f101 36ff 	add.w	r6, r1, #4294967295
 8024588:	460a      	mov	r2, r1
 802458a:	d006      	beq.n	802459a <__sccl+0x4e>
 802458c:	2d5d      	cmp	r5, #93	; 0x5d
 802458e:	d0f0      	beq.n	8024572 <__sccl+0x26>
 8024590:	b90d      	cbnz	r5, 8024596 <__sccl+0x4a>
 8024592:	4632      	mov	r2, r6
 8024594:	e7ed      	b.n	8024572 <__sccl+0x26>
 8024596:	462b      	mov	r3, r5
 8024598:	e7ef      	b.n	802457a <__sccl+0x2e>
 802459a:	780e      	ldrb	r6, [r1, #0]
 802459c:	2e5d      	cmp	r6, #93	; 0x5d
 802459e:	d0fa      	beq.n	8024596 <__sccl+0x4a>
 80245a0:	42b3      	cmp	r3, r6
 80245a2:	dcf8      	bgt.n	8024596 <__sccl+0x4a>
 80245a4:	3301      	adds	r3, #1
 80245a6:	429e      	cmp	r6, r3
 80245a8:	54c4      	strb	r4, [r0, r3]
 80245aa:	dcfb      	bgt.n	80245a4 <__sccl+0x58>
 80245ac:	3102      	adds	r1, #2
 80245ae:	e7e6      	b.n	802457e <__sccl+0x32>

080245b0 <__submore>:
 80245b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80245b4:	460c      	mov	r4, r1
 80245b6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80245b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80245bc:	4299      	cmp	r1, r3
 80245be:	d11d      	bne.n	80245fc <__submore+0x4c>
 80245c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80245c4:	f7fb fd12 	bl	801ffec <_malloc_r>
 80245c8:	b918      	cbnz	r0, 80245d2 <__submore+0x22>
 80245ca:	f04f 30ff 	mov.w	r0, #4294967295
 80245ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80245d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80245d6:	63a3      	str	r3, [r4, #56]	; 0x38
 80245d8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80245dc:	6360      	str	r0, [r4, #52]	; 0x34
 80245de:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80245e2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80245e6:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80245ea:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80245ee:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80245f2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80245f6:	6020      	str	r0, [r4, #0]
 80245f8:	2000      	movs	r0, #0
 80245fa:	e7e8      	b.n	80245ce <__submore+0x1e>
 80245fc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80245fe:	0077      	lsls	r7, r6, #1
 8024600:	463a      	mov	r2, r7
 8024602:	f7ff f9a1 	bl	8023948 <_realloc_r>
 8024606:	4605      	mov	r5, r0
 8024608:	2800      	cmp	r0, #0
 802460a:	d0de      	beq.n	80245ca <__submore+0x1a>
 802460c:	eb00 0806 	add.w	r8, r0, r6
 8024610:	4601      	mov	r1, r0
 8024612:	4632      	mov	r2, r6
 8024614:	4640      	mov	r0, r8
 8024616:	f7fb f9da 	bl	801f9ce <memcpy>
 802461a:	f8c4 8000 	str.w	r8, [r4]
 802461e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8024622:	e7e9      	b.n	80245f8 <__submore+0x48>

08024624 <__env_lock>:
 8024624:	4770      	bx	lr

08024626 <__env_unlock>:
 8024626:	4770      	bx	lr

08024628 <_fstat_r>:
 8024628:	b538      	push	{r3, r4, r5, lr}
 802462a:	4c07      	ldr	r4, [pc, #28]	; (8024648 <_fstat_r+0x20>)
 802462c:	2300      	movs	r3, #0
 802462e:	4605      	mov	r5, r0
 8024630:	4608      	mov	r0, r1
 8024632:	4611      	mov	r1, r2
 8024634:	6023      	str	r3, [r4, #0]
 8024636:	f7e0 f93d 	bl	80048b4 <_fstat>
 802463a:	1c43      	adds	r3, r0, #1
 802463c:	d102      	bne.n	8024644 <_fstat_r+0x1c>
 802463e:	6823      	ldr	r3, [r4, #0]
 8024640:	b103      	cbz	r3, 8024644 <_fstat_r+0x1c>
 8024642:	602b      	str	r3, [r5, #0]
 8024644:	bd38      	pop	{r3, r4, r5, pc}
 8024646:	bf00      	nop
 8024648:	20036278 	.word	0x20036278

0802464c <_isatty_r>:
 802464c:	b538      	push	{r3, r4, r5, lr}
 802464e:	4c06      	ldr	r4, [pc, #24]	; (8024668 <_isatty_r+0x1c>)
 8024650:	2300      	movs	r3, #0
 8024652:	4605      	mov	r5, r0
 8024654:	4608      	mov	r0, r1
 8024656:	6023      	str	r3, [r4, #0]
 8024658:	f7e0 f932 	bl	80048c0 <_isatty>
 802465c:	1c43      	adds	r3, r0, #1
 802465e:	d102      	bne.n	8024666 <_isatty_r+0x1a>
 8024660:	6823      	ldr	r3, [r4, #0]
 8024662:	b103      	cbz	r3, 8024666 <_isatty_r+0x1a>
 8024664:	602b      	str	r3, [r5, #0]
 8024666:	bd38      	pop	{r3, r4, r5, pc}
 8024668:	20036278 	.word	0x20036278

0802466c <_malloc_usable_size_r>:
 802466c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8024670:	1f18      	subs	r0, r3, #4
 8024672:	2b00      	cmp	r3, #0
 8024674:	bfbc      	itt	lt
 8024676:	580b      	ldrlt	r3, [r1, r0]
 8024678:	18c0      	addlt	r0, r0, r3
 802467a:	4770      	bx	lr

0802467c <_init>:
 802467c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802467e:	bf00      	nop
 8024680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8024682:	bc08      	pop	{r3}
 8024684:	469e      	mov	lr, r3
 8024686:	4770      	bx	lr

08024688 <_fini>:
 8024688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802468a:	bf00      	nop
 802468c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802468e:	bc08      	pop	{r3}
 8024690:	469e      	mov	lr, r3
 8024692:	4770      	bx	lr
