{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666926994976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666926994989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 22:16:34 2022 " "Processing started: Thu Oct 27 22:16:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666926994989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666926994989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ejer51 -c Ejer51 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ejer51 -c Ejer51" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666926994989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666926996785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666926996785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senal-arqsenal " "Found design unit 1: senal-arqsenal" {  } { { "senal.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/senal.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666927019019 ""} { "Info" "ISGN_ENTITY_NAME" "1 senal " "Found entity 1: senal" {  } { { "senal.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/senal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666927019019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666927019019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divf-arqdivf " "Found design unit 1: divf-arqdivf" {  } { { "divf.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/divf.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666927019032 ""} { "Info" "ISGN_ENTITY_NAME" "1 divf " "Found entity 1: divf" {  } { { "divf.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/divf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666927019032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666927019032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movimiento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file movimiento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movimiento-arqmov " "Found design unit 1: movimiento-arqmov" {  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666927019037 ""} { "Info" "ISGN_ENTITY_NAME" "1 movimiento " "Found entity 1: movimiento" {  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666927019037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666927019037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ejer51.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ejer51.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ejer51-arqServo " "Found design unit 1: Ejer51-arqServo" {  } { { "Ejer51.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/Ejer51.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666927019052 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ejer51 " "Found entity 1: Ejer51" {  } { { "Ejer51.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/Ejer51.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666927019052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666927019052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ejer51 " "Elaborating entity \"Ejer51\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666927019181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf divf:u1 A:arqdivf " "Elaborating entity \"divf\" using architecture \"A:arqdivf\" for hierarchy \"divf:u1\"" {  } { { "Ejer51.vhd" "u1" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/Ejer51.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666927019188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "senal senal:u2 A:arqsenal " "Elaborating entity \"senal\" using architecture \"A:arqsenal\" for hierarchy \"senal:u2\"" {  } { { "Ejer51.vhd" "u2" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/Ejer51.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666927019195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "movimiento movimiento:u3 A:arqmov " "Elaborating entity \"movimiento\" using architecture \"A:arqmov\" for hierarchy \"movimiento:u3\"" {  } { { "Ejer51.vhd" "u3" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/Ejer51.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666927019203 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst movimiento.vhd(16) " "VHDL Process Statement warning at movimiento.vhd(16): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666927019207 "|Ejer51|movimiento:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor movimiento.vhd(22) " "VHDL Process Statement warning at movimiento.vhd(22): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666927019207 "|Ejer51|movimiento:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor movimiento.vhd(23) " "VHDL Process Statement warning at movimiento.vhd(23): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666927019207 "|Ejer51|movimiento:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor movimiento.vhd(24) " "VHDL Process Statement warning at movimiento.vhd(24): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666927019208 "|Ejer51|movimiento:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor movimiento.vhd(25) " "VHDL Process Statement warning at movimiento.vhd(25): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666927019208 "|Ejer51|movimiento:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor movimiento.vhd(28) " "VHDL Process Statement warning at movimiento.vhd(28): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666927019208 "|Ejer51|movimiento:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valor movimiento.vhd(14) " "VHDL Process Statement warning at movimiento.vhd(14): inferring latch(es) for signal or variable \"valor\", which holds its previous value in one or more paths through the process" {  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666927019208 "|Ejer51|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[0\] movimiento.vhd(14) " "Inferred latch for \"valor\[0\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666927019210 "|Ejer51|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[1\] movimiento.vhd(14) " "Inferred latch for \"valor\[1\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666927019210 "|Ejer51|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[2\] movimiento.vhd(14) " "Inferred latch for \"valor\[2\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666927019210 "|Ejer51|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[3\] movimiento.vhd(14) " "Inferred latch for \"valor\[3\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666927019210 "|Ejer51|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[4\] movimiento.vhd(14) " "Inferred latch for \"valor\[4\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666927019211 "|Ejer51|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[5\] movimiento.vhd(14) " "Inferred latch for \"valor\[5\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666927019211 "|Ejer51|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[6\] movimiento.vhd(14) " "Inferred latch for \"valor\[6\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666927019211 "|Ejer51|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[7\] movimiento.vhd(14) " "Inferred latch for \"valor\[7\]\" at movimiento.vhd(14)" {  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666927019211 "|Ejer51|movimiento:u3"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666927020097 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666927021162 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666927021162 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666927021247 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666927021247 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666927021247 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666927021247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666927021280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 22:17:01 2022 " "Processing ended: Thu Oct 27 22:17:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666927021280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666927021280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666927021280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666927021280 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1666927023333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666927023341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 22:17:02 2022 " "Processing started: Thu Oct 27 22:17:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666927023341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666927023341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Ejer51 -c Ejer51 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Ejer51 -c Ejer51" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666927023341 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666927023783 ""}
{ "Info" "0" "" "Project  = Ejer51" {  } {  } 0 0 "Project  = Ejer51" 0 0 "Fitter" 0 0 1666927023784 ""}
{ "Info" "0" "" "Revision = Ejer51" {  } {  } 0 0 "Revision = Ejer51" 0 0 "Fitter" 0 0 1666927023784 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1666927023929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666927023930 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ejer51 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Ejer51\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666927023944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666927024018 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666927024018 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666927024362 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666927024391 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666927025482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666927025482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666927025482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666927025482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666927025482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666927025482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666927025482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666927025482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666927025482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666927025482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666927025482 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666927025482 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666927025486 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666927025486 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666927025486 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666927025486 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666927025486 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666927025486 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666927025486 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666927025486 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1666927025486 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666927025491 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666927025491 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666927025491 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666927025491 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666927025491 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1666927026486 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Ejer51.sdc " "Synopsys Design Constraints File file not found: 'Ejer51.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666927026487 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666927026487 ""}
{ "Warning" "WSTA_SCC_LOOP" "83 " "Found combinational loop of 83 nodes" { { "Warning" "WSTA_SCC_NODE" "u3\|valor\[0\]\|combout " "Node \"u3\|valor\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[0\]~9\|datac " "Node \"u3\|valor\[0\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[0\]~9\|combout " "Node \"u3\|valor\[0\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[0\]\|datab " "Node \"u3\|valor\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~0\|dataa " "Node \"u3\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~0\|combout " "Node \"u3\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[0\]~9\|datab " "Node \"u3\|valor\[0\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~0\|cout " "Node \"u3\|Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~2\|cin " "Node \"u3\|Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~2\|combout " "Node \"u3\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[1\]~8\|datab " "Node \"u3\|valor\[1\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[1\]~8\|combout " "Node \"u3\|valor\[1\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[1\]\|datab " "Node \"u3\|valor\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[1\]\|combout " "Node \"u3\|valor\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~2\|dataa " "Node \"u3\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~2\|cout " "Node \"u3\|Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|cin " "Node \"u3\|Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|combout " "Node \"u3\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]~7\|datab " "Node \"u3\|valor\[2\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]~7\|combout " "Node \"u3\|valor\[2\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]\|datab " "Node \"u3\|valor\[2\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]\|combout " "Node \"u3\|valor\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|dataa " "Node \"u3\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|cout " "Node \"u3\|Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~6\|cin " "Node \"u3\|Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~6\|cout " "Node \"u3\|Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|cin " "Node \"u3\|Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|combout " "Node \"u3\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]~6\|datab " "Node \"u3\|valor\[4\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]~6\|combout " "Node \"u3\|valor\[4\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]\|datab " "Node \"u3\|valor\[4\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]\|combout " "Node \"u3\|valor\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|dataa " "Node \"u3\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|cout " "Node \"u3\|Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|cin " "Node \"u3\|Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|cout " "Node \"u3\|Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~12\|cin " "Node \"u3\|Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~12\|combout " "Node \"u3\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]~4\|datab " "Node \"u3\|valor\[6\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]~4\|combout " "Node \"u3\|valor\[6\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]\|datab " "Node \"u3\|valor\[6\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]\|combout " "Node \"u3\|valor\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~0\|datab " "Node \"u3\|valor\[7\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~0\|combout " "Node \"u3\|valor\[7\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1\|datad " "Node \"u3\|valor\[7\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1\|combout " "Node \"u3\|valor\[7\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]~6\|datad " "Node \"u3\|valor\[4\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]~7\|datad " "Node \"u3\|valor\[2\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[1\]~8\|datad " "Node \"u3\|valor\[1\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]~4\|datad " "Node \"u3\|valor\[6\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]~5\|datad " "Node \"u3\|valor\[5\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]~5\|combout " "Node \"u3\|valor\[5\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]\|datab " "Node \"u3\|valor\[5\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]\|combout " "Node \"u3\|valor\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|LessThan0~1\|datab " "Node \"u3\|LessThan0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|LessThan0~1\|combout " "Node \"u3\|LessThan0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|process_0~0\|datac " "Node \"u3\|process_0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|process_0~0\|combout " "Node \"u3\|process_0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1\|dataa " "Node \"u3\|valor\[7\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|datab " "Node \"u3\|Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~6\|datab " "Node \"u3\|Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|datab " "Node \"u3\|Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~12\|datab " "Node \"u3\|Add0~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|datab " "Node \"u3\|Add0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|combout " "Node \"u3\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]~5\|datab " "Node \"u3\|valor\[5\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~2\|datab " "Node \"u3\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|dataa " "Node \"u3\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]~5\|datac " "Node \"u3\|valor\[5\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~0\|datac " "Node \"u3\|valor\[7\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[0\]~9\|datad " "Node \"u3\|valor\[0\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|LessThan0~1\|dataa " "Node \"u3\|LessThan0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]~4\|datac " "Node \"u3\|valor\[6\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~12\|dataa " "Node \"u3\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]~6\|datac " "Node \"u3\|valor\[4\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|LessThan0~0\|dataa " "Node \"u3\|LessThan0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|LessThan0~0\|combout " "Node \"u3\|LessThan0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1\|datac " "Node \"u3\|valor\[7\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|process_0~0\|datab " "Node \"u3\|process_0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]~7\|datac " "Node \"u3\|valor\[2\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|LessThan0~0\|datac " "Node \"u3\|LessThan0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[1\]~8\|datac " "Node \"u3\|valor\[1\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""} { "Warning" "WSTA_SCC_NODE" "u3\|LessThan0~0\|datad " "Node \"u3\|LessThan0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927026490 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 14 -1 0 } } { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 23 -1 0 } } { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1666927026490 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "83 " "Design contains combinational loop of 83 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1666927026493 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u3\|valor\[7\]~1\|datab  to: u3\|valor\[5\]\|combout " "From: u3\|valor\[7\]~1\|datab  to: u3\|valor\[5\]\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666927026494 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1666927026494 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1666927026495 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1666927026495 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1666927026496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666927026510 ""}  } { { "Ejer51.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/Ejer51.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666927026510 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divf:u1\|clkl  " "Automatically promoted node divf:u1\|clkl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666927026510 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divf:u1\|clkl~0 " "Destination node divf:u1\|clkl~0" {  } { { "divf.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/divf.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666927026510 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666927026510 ""}  } { { "divf.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/divf.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666927026510 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "movimiento:u3\|valor\[7\]~1  " "Automatically promoted node movimiento:u3\|valor\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666927026510 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666927026510 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666927027118 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666927027119 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666927027119 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666927027122 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666927027124 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666927027125 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666927027126 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666927027126 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666927027156 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1666927027157 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666927027157 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666927027230 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1666927027242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666927031276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666927031381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666927031416 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666927033599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666927033599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666927034171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1666927037786 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666927037786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1666927038560 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666927038560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666927038562 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1666927038848 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666927038857 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666927039210 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666927039210 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666927040138 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666927042092 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/output_files/Ejer51.fit.smsg " "Generated suppressed messages file C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/output_files/Ejer51.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666927042484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5376 " "Peak virtual memory: 5376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666927043142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 22:17:23 2022 " "Processing ended: Thu Oct 27 22:17:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666927043142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666927043142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666927043142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666927043142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666927044605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666927044616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 22:17:24 2022 " "Processing started: Thu Oct 27 22:17:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666927044616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1666927044616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Ejer51 -c Ejer51 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Ejer51 -c Ejer51" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1666927044616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1666927045276 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1666927048035 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1666927048242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666927049507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 22:17:29 2022 " "Processing ended: Thu Oct 27 22:17:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666927049507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666927049507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666927049507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1666927049507 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1666927050204 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1666927051504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666927051516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 22:17:30 2022 " "Processing started: Thu Oct 27 22:17:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666927051516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1666927051516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Ejer51 -c Ejer51 " "Command: quartus_sta Ejer51 -c Ejer51" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1666927051516 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1666927051933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1666927052989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1666927052989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666927053057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666927053057 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1666927053411 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Ejer51.sdc " "Synopsys Design Constraints File file not found: 'Ejer51.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1666927053435 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1666927053435 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf:u1\|clkl divf:u1\|clkl " "create_clock -period 1.000 -name divf:u1\|clkl divf:u1\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666927053436 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666927053436 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dec dec " "create_clock -period 1.000 -name dec dec" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666927053436 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666927053436 ""}
{ "Warning" "WSTA_SCC_LOOP" "85 " "Found combinational loop of 85 nodes" { { "Warning" "WSTA_SCC_NODE" "u3\|valor\[0\]\|combout " "Node \"u3\|valor\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~0\|dataa " "Node \"u3\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~0\|combout " "Node \"u3\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[0\]~9\|dataa " "Node \"u3\|valor\[0\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[0\]~9\|combout " "Node \"u3\|valor\[0\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[0\]\|datac " "Node \"u3\|valor\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~0\|cout " "Node \"u3\|Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~2\|cin " "Node \"u3\|Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~2\|combout " "Node \"u3\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[1\]~8\|datac " "Node \"u3\|valor\[1\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[1\]~8\|combout " "Node \"u3\|valor\[1\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[1\]\|datad " "Node \"u3\|valor\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[1\]\|combout " "Node \"u3\|valor\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|LessThan0~0\|datac " "Node \"u3\|LessThan0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|LessThan0~0\|combout " "Node \"u3\|LessThan0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|process_0~0\|datab " "Node \"u3\|process_0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|process_0~0\|combout " "Node \"u3\|process_0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1\|datab " "Node \"u3\|valor\[7\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1\|combout " "Node \"u3\|valor\[7\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1clkctrl\|inclk\[0\] " "Node \"u3\|valor\[7\]~1clkctrl\|inclk\[0\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1clkctrl\|outclk " "Node \"u3\|valor\[7\]~1clkctrl\|outclk\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]~7\|dataa " "Node \"u3\|valor\[2\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]~7\|combout " "Node \"u3\|valor\[2\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]\|datad " "Node \"u3\|valor\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]\|combout " "Node \"u3\|valor\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|LessThan0~0\|datab " "Node \"u3\|LessThan0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]~7\|datad " "Node \"u3\|valor\[2\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|datab " "Node \"u3\|Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|combout " "Node \"u3\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[2\]~7\|datac " "Node \"u3\|valor\[2\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|cout " "Node \"u3\|Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~6\|cin " "Node \"u3\|Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~6\|cout " "Node \"u3\|Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|cin " "Node \"u3\|Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|combout " "Node \"u3\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]~6\|datab " "Node \"u3\|valor\[4\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]~6\|combout " "Node \"u3\|valor\[4\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]\|datac " "Node \"u3\|valor\[4\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]\|combout " "Node \"u3\|valor\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|LessThan0~0\|dataa " "Node \"u3\|LessThan0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]~6\|datad " "Node \"u3\|valor\[4\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|datab " "Node \"u3\|Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|cout " "Node \"u3\|Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|cin " "Node \"u3\|Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|combout " "Node \"u3\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]~5\|datab " "Node \"u3\|valor\[5\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]~5\|combout " "Node \"u3\|valor\[5\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]\|datad " "Node \"u3\|valor\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]\|combout " "Node \"u3\|valor\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~0\|datab " "Node \"u3\|valor\[7\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~0\|combout " "Node \"u3\|valor\[7\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1\|dataa " "Node \"u3\|valor\[7\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|LessThan0~1\|datad " "Node \"u3\|LessThan0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|LessThan0~1\|combout " "Node \"u3\|LessThan0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|process_0~0\|dataa " "Node \"u3\|process_0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]~5\|datad " "Node \"u3\|valor\[5\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|datab " "Node \"u3\|Add0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|cout " "Node \"u3\|Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~12\|cin " "Node \"u3\|Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~12\|combout " "Node \"u3\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]~4\|datac " "Node \"u3\|valor\[6\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]~4\|combout " "Node \"u3\|valor\[6\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]\|datac " "Node \"u3\|valor\[6\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]\|combout " "Node \"u3\|valor\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~0\|datac " "Node \"u3\|valor\[7\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|LessThan0~1\|datac " "Node \"u3\|LessThan0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]~4\|datad " "Node \"u3\|valor\[6\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~12\|dataa " "Node \"u3\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[1\]~8\|dataa " "Node \"u3\|valor\[1\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[6\]~4\|dataa " "Node \"u3\|valor\[6\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[5\]~5\|datac " "Node \"u3\|valor\[5\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[4\]~6\|datac " "Node \"u3\|valor\[4\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[0\]~9\|datac " "Node \"u3\|valor\[0\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|dataa " "Node \"u3\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~12\|datab " "Node \"u3\|Add0~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~10\|dataa " "Node \"u3\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~8\|dataa " "Node \"u3\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~6\|datab " "Node \"u3\|Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~2\|datab " "Node \"u3\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~2\|cout " "Node \"u3\|Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~4\|cin " "Node \"u3\|Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[7\]~1\|datac " "Node \"u3\|valor\[7\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[1\]~8\|datad " "Node \"u3\|valor\[1\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|Add0~2\|dataa " "Node \"u3\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""} { "Warning" "WSTA_SCC_NODE" "u3\|valor\[0\]~9\|datad " "Node \"u3\|valor\[0\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666927053440 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 14 -1 0 } } { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 23 -1 0 } } { "movimiento.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Practica 5/Ejer51/movimiento.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1666927053440 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "85 " "Design contains combinational loop of 85 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1666927053445 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u3\|valor\[7\]~1\|datad  to: u3\|valor\[6\]\|combout " "From: u3\|valor\[7\]~1\|datad  to: u3\|valor\[6\]\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666927053446 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1666927053446 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1666927053447 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666927053449 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1666927053450 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666927053472 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1666927053483 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666927053487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.791 " "Worst-case setup slack is -9.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927053490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927053490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.791             -24.820 divf:u1\|clkl  " "   -9.791             -24.820 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927053490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.621             -13.220 dec  " "   -6.621             -13.220 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927053490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.413             -15.423 clk  " "   -3.413             -15.423 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927053490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666927053490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.362 " "Worst-case hold slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927053496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927053496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clk  " "    0.362               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927053496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.625               0.000 divf:u1\|clkl  " "    0.625               0.000 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927053496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.758               0.000 dec  " "    1.758               0.000 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927053496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666927053496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666927053503 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666927053509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927053512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927053512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.030 clk  " "   -3.000             -17.030 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927053512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 dec  " "   -3.000              -3.000 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927053512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u1\|clkl  " "   -1.403             -15.433 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927053512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666927053512 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666927053531 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666927053562 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666927054501 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u3\|valor\[7\]~1\|datad  to: u3\|valor\[6\]\|combout " "From: u3\|valor\[7\]~1\|datad  to: u3\|valor\[6\]\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666927054581 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1666927054581 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666927054582 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666927054595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.848 " "Worst-case setup slack is -8.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.848             -21.725 divf:u1\|clkl  " "   -8.848             -21.725 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.072             -12.114 dec  " "   -6.072             -12.114 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.034             -13.140 clk  " "   -3.034             -13.140 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666927054598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.328 " "Worst-case hold slack is 0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 clk  " "    0.328               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.592               0.000 divf:u1\|clkl  " "    0.592               0.000 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.618               0.000 dec  " "    1.618               0.000 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666927054605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666927054624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666927054630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.030 clk  " "   -3.000             -17.030 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 dec  " "   -3.000              -3.000 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u1\|clkl  " "   -1.403             -15.433 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666927054633 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666927054651 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u3\|valor\[7\]~1\|datad  to: u3\|valor\[6\]\|combout " "From: u3\|valor\[7\]~1\|datad  to: u3\|valor\[6\]\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666927054860 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1666927054860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666927054861 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666927054863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.362 " "Worst-case setup slack is -4.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.362              -5.539 divf:u1\|clkl  " "   -4.362              -5.539 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.527              -4.937 dec  " "   -2.527              -4.937 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.086              -1.470 clk  " "   -1.086              -1.470 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666927054867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clk  " "    0.156               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 divf:u1\|clkl  " "    0.241               0.000 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 dec  " "    0.559               0.000 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666927054875 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666927054881 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666927054888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.340 clk  " "   -3.000             -13.340 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 dec  " "   -3.000              -3.000 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 divf:u1\|clkl  " "   -1.000             -11.000 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666927054891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666927054891 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666927055885 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666927055886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 93 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666927055941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 22:17:35 2022 " "Processing ended: Thu Oct 27 22:17:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666927055941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666927055941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666927055941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666927055941 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 192 s " "Quartus Prime Full Compilation was successful. 0 errors, 192 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666927056706 ""}
