#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x183eb30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1831d00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x183fef0 .functor NOT 1, L_0x187f9f0, C4<0>, C4<0>, C4<0>;
L_0x187f820 .functor XOR 298, L_0x187f5c0, L_0x187f780, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x187f930 .functor XOR 298, L_0x187f820, L_0x187f890, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x187c860_0 .net *"_ivl_10", 297 0, L_0x187f890;  1 drivers
v0x187c960_0 .net *"_ivl_12", 297 0, L_0x187f930;  1 drivers
v0x187ca40_0 .net *"_ivl_2", 297 0, L_0x187f520;  1 drivers
v0x187cb00_0 .net *"_ivl_4", 297 0, L_0x187f5c0;  1 drivers
v0x187cbe0_0 .net *"_ivl_6", 297 0, L_0x187f780;  1 drivers
v0x187cd10_0 .net *"_ivl_8", 297 0, L_0x187f820;  1 drivers
v0x187cdf0_0 .var "clk", 0 0;
v0x187ce90_0 .net "in", 99 0, v0x187b2e0_0;  1 drivers
v0x187cf30_0 .net "out_any_dut", 99 1, L_0x187eb00;  1 drivers
v0x187d080_0 .net "out_any_ref", 99 1, L_0x187de80;  1 drivers
v0x187d150_0 .net "out_both_dut", 98 0, L_0x187e740;  1 drivers
v0x187d220_0 .net "out_both_ref", 98 0, L_0x187da70;  1 drivers
v0x187d2f0_0 .net "out_different_dut", 99 0, L_0x187f390;  1 drivers
v0x187d3c0_0 .net "out_different_ref", 99 0, L_0x187e3e0;  1 drivers
v0x187d490_0 .var/2u "stats1", 287 0;
v0x187d550_0 .var/2u "strobe", 0 0;
v0x187d610_0 .net "tb_match", 0 0, L_0x187f9f0;  1 drivers
v0x187d6e0_0 .net "tb_mismatch", 0 0, L_0x183fef0;  1 drivers
E_0x1844cd0/0 .event negedge, v0x187b200_0;
E_0x1844cd0/1 .event posedge, v0x187b200_0;
E_0x1844cd0 .event/or E_0x1844cd0/0, E_0x1844cd0/1;
L_0x187f520 .concat [ 100 99 99 0], L_0x187e3e0, L_0x187de80, L_0x187da70;
L_0x187f5c0 .concat [ 100 99 99 0], L_0x187e3e0, L_0x187de80, L_0x187da70;
L_0x187f780 .concat [ 100 99 99 0], L_0x187f390, L_0x187eb00, L_0x187e740;
L_0x187f890 .concat [ 100 99 99 0], L_0x187e3e0, L_0x187de80, L_0x187da70;
L_0x187f9f0 .cmp/eeq 298, L_0x187f520, L_0x187f930;
S_0x1831aa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x1831d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x187d9b0 .functor AND 100, v0x187b2e0_0, L_0x187d870, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x187ddc0 .functor OR 100, v0x187b2e0_0, L_0x187dc80, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x187e3e0 .functor XOR 100, v0x187b2e0_0, L_0x187e2a0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x184b860_0 .net *"_ivl_1", 98 0, L_0x187d7d0;  1 drivers
v0x187a270_0 .net *"_ivl_11", 98 0, L_0x187dbb0;  1 drivers
v0x187a350_0 .net *"_ivl_12", 99 0, L_0x187dc80;  1 drivers
L_0x7f1af4134060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x187a410_0 .net *"_ivl_15", 0 0, L_0x7f1af4134060;  1 drivers
v0x187a4f0_0 .net *"_ivl_16", 99 0, L_0x187ddc0;  1 drivers
v0x187a620_0 .net *"_ivl_2", 99 0, L_0x187d870;  1 drivers
v0x187a700_0 .net *"_ivl_21", 0 0, L_0x187e000;  1 drivers
v0x187a7e0_0 .net *"_ivl_23", 98 0, L_0x187e1b0;  1 drivers
v0x187a8c0_0 .net *"_ivl_24", 99 0, L_0x187e2a0;  1 drivers
L_0x7f1af4134018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x187aa30_0 .net *"_ivl_5", 0 0, L_0x7f1af4134018;  1 drivers
v0x187ab10_0 .net *"_ivl_6", 99 0, L_0x187d9b0;  1 drivers
v0x187abf0_0 .net "in", 99 0, v0x187b2e0_0;  alias, 1 drivers
v0x187acd0_0 .net "out_any", 99 1, L_0x187de80;  alias, 1 drivers
v0x187adb0_0 .net "out_both", 98 0, L_0x187da70;  alias, 1 drivers
v0x187ae90_0 .net "out_different", 99 0, L_0x187e3e0;  alias, 1 drivers
L_0x187d7d0 .part v0x187b2e0_0, 1, 99;
L_0x187d870 .concat [ 99 1 0 0], L_0x187d7d0, L_0x7f1af4134018;
L_0x187da70 .part L_0x187d9b0, 0, 99;
L_0x187dbb0 .part v0x187b2e0_0, 1, 99;
L_0x187dc80 .concat [ 99 1 0 0], L_0x187dbb0, L_0x7f1af4134060;
L_0x187de80 .part L_0x187ddc0, 0, 99;
L_0x187e000 .part v0x187b2e0_0, 0, 1;
L_0x187e1b0 .part v0x187b2e0_0, 1, 99;
L_0x187e2a0 .concat [ 99 1 0 0], L_0x187e1b0, L_0x187e000;
S_0x187aff0 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x1831d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x187b200_0 .net "clk", 0 0, v0x187cdf0_0;  1 drivers
v0x187b2e0_0 .var "in", 99 0;
v0x187b3a0_0 .net "tb_match", 0 0, L_0x187f9f0;  alias, 1 drivers
E_0x1844850 .event posedge, v0x187b200_0;
E_0x1845160 .event negedge, v0x187b200_0;
S_0x187b4a0 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1831d00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x187e630 .functor AND 99, L_0x187e4f0, L_0x187e590, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x187e9f0 .functor OR 99, L_0x187e880, L_0x187e950, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x187f020 .functor XOR 1, L_0x187ec80, L_0x187ed20, C4<0>, C4<0>;
L_0x187f2d0 .functor XOR 99, L_0x187f130, L_0x187f1d0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x187b710_0 .net *"_ivl_1", 98 0, L_0x187e4f0;  1 drivers
v0x187b7d0_0 .net *"_ivl_11", 98 0, L_0x187e950;  1 drivers
v0x187b8b0_0 .net *"_ivl_12", 98 0, L_0x187e9f0;  1 drivers
v0x187b9a0_0 .net *"_ivl_17", 0 0, L_0x187ec80;  1 drivers
v0x187ba80_0 .net *"_ivl_19", 0 0, L_0x187ed20;  1 drivers
v0x187bbb0_0 .net *"_ivl_20", 0 0, L_0x187f020;  1 drivers
v0x187bc90_0 .net *"_ivl_23", 98 0, L_0x187f130;  1 drivers
v0x187bd70_0 .net *"_ivl_25", 98 0, L_0x187f1d0;  1 drivers
v0x187be50_0 .net *"_ivl_26", 98 0, L_0x187f2d0;  1 drivers
v0x187bfc0_0 .net *"_ivl_3", 98 0, L_0x187e590;  1 drivers
v0x187c0a0_0 .net *"_ivl_4", 98 0, L_0x187e630;  1 drivers
v0x187c180_0 .net *"_ivl_9", 98 0, L_0x187e880;  1 drivers
v0x187c260_0 .net "in", 99 0, v0x187b2e0_0;  alias, 1 drivers
v0x187c320_0 .net "out_any", 99 1, L_0x187eb00;  alias, 1 drivers
v0x187c400_0 .net "out_both", 98 0, L_0x187e740;  alias, 1 drivers
v0x187c4e0_0 .net "out_different", 99 0, L_0x187f390;  alias, 1 drivers
L_0x187e4f0 .part v0x187b2e0_0, 0, 99;
L_0x187e590 .part v0x187b2e0_0, 1, 99;
L_0x187e740 .concat [ 99 0 0 0], L_0x187e630;
L_0x187e880 .part v0x187b2e0_0, 1, 99;
L_0x187e950 .part v0x187b2e0_0, 0, 99;
L_0x187eb00 .concat [ 99 0 0 0], L_0x187e9f0;
L_0x187ec80 .part v0x187b2e0_0, 99, 1;
L_0x187ed20 .part v0x187b2e0_0, 0, 1;
L_0x187f130 .part v0x187b2e0_0, 0, 99;
L_0x187f1d0 .part v0x187b2e0_0, 1, 99;
L_0x187f390 .concat [ 99 1 0 0], L_0x187f2d0, L_0x187f020;
S_0x187c640 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1831d00;
 .timescale -12 -12;
E_0x182ea20 .event anyedge, v0x187d550_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x187d550_0;
    %nor/r;
    %assign/vec4 v0x187d550_0, 0;
    %wait E_0x182ea20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x187aff0;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x187b2e0_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1845160;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x187b2e0_0, 0;
    %wait E_0x1844850;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x187b2e0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1831d00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187cdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187d550_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1831d00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x187cdf0_0;
    %inv;
    %store/vec4 v0x187cdf0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1831d00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x187b200_0, v0x187d6e0_0, v0x187ce90_0, v0x187d220_0, v0x187d150_0, v0x187d080_0, v0x187cf30_0, v0x187d3c0_0, v0x187d2f0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1831d00;
T_5 ;
    %load/vec4 v0x187d490_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x187d490_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x187d490_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x187d490_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x187d490_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x187d490_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x187d490_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x187d490_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x187d490_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x187d490_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x187d490_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x187d490_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x187d490_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1831d00;
T_6 ;
    %wait E_0x1844cd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x187d490_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187d490_0, 4, 32;
    %load/vec4 v0x187d610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x187d490_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187d490_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x187d490_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187d490_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x187d220_0;
    %load/vec4 v0x187d220_0;
    %load/vec4 v0x187d150_0;
    %xor;
    %load/vec4 v0x187d220_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x187d490_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187d490_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x187d490_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187d490_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x187d080_0;
    %load/vec4 v0x187d080_0;
    %load/vec4 v0x187cf30_0;
    %xor;
    %load/vec4 v0x187d080_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x187d490_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187d490_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x187d490_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187d490_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x187d3c0_0;
    %load/vec4 v0x187d3c0_0;
    %load/vec4 v0x187d2f0_0;
    %xor;
    %load/vec4 v0x187d3c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x187d490_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187d490_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x187d490_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187d490_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/gatesv100/iter0/response18/top_module.sv";
