0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sim_1/new/addbit_tb.v,1681329549,verilog,,,,addbit_tb,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sim_1/new/alu16_tb.v,1682539992,verilog,,,,alu16_tb,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sim_1/new/alu16_tb2.v,1682541760,verilog,,,,alu16_tb2,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sim_1/new/m161_tb.v,1682536654,verilog,,,,m161_tb,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/ASL.v,1682541828,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/ASR.v,,ASL,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/ASR.v,1682541859,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/LSL.v,,ASR,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/LSL.v,1682541881,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/LSR.v,,LSL,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/LSR.v,1682541892,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/addbit.v,,LSR,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/addbit.v,1681328880,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/addition.v,,addbit,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/addition.v,1681332167,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v,,addition,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v,1682538311,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/bitwiseAND.v,,alu16,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/bitwiseAND.v,1682368521,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/bitwiseOR.v,,bitwiseAND,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/bitwiseOR.v,1682368528,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/decrement.v,,bitwiseOR,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/decrement.v,1681934354,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/increment.v,,decrement,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/increment.v,1681934274,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/invert.v,,increment,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/invert.v,1682368280,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/leq.v,,invert,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/leq.v,1682368350,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/m161.v,,leq,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/m161.v,1681937263,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/m21.v,,m161,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/m21.v,1681328422,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/m41.v,,m21,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/m41.v,1681937087,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/subtraction.v,,m41,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/subtraction.v,1682542116,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/zero.v,,subtraction,,,,,,,,
C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/zero.v,1682368438,verilog,,C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sim_1/new/alu16_tb2.v,,zero,,,,,,,,
