#! 
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\mkoh\DOWNLO~1\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\Users\mkoh\DOWNLO~1\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\mkoh\DOWNLO~1\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\mkoh\DOWNLO~1\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\mkoh\DOWNLO~1\OSS-CA~1\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\mkoh\DOWNLO~1\OSS-CA~1\lib\ivl\v2009.vpi";
S_0000025245a1c740 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000252458fe6e0 .scope module, "top_tb" "top_tb" 3 3;
 .timescale -9 -12;
v0000025245a7c2d0_0 .net "LED", 0 0, L_0000025245ad9bc0;  1 drivers
v0000025245a7bf10_0 .net "RGB_B", 0 0, L_0000025245ad9a80;  1 drivers
v0000025245a7caf0_0 .net "RGB_G", 0 0, L_0000025245adaac0;  1 drivers
v0000025245a7ce10_0 .net "RGB_R", 0 0, L_0000025245adaa20;  1 drivers
v0000025245a7d270_0 .var "clk", 0 0;
v0000025245a7ccd0_0 .var "reset", 0 0;
S_00000252458fe870 .scope module, "dut" "top" 3 8, 4 1 0, S_00000252458fe6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "LED";
    .port_info 3 /OUTPUT 1 "RGB_R";
    .port_info 4 /OUTPUT 1 "RGB_G";
    .port_info 5 /OUTPUT 1 "RGB_B";
P_000002524584a3c0 .param/l "DECODE" 1 4 10, C4<010>;
P_000002524584a3f8 .param/l "EXECUTE" 1 4 11, C4<011>;
P_000002524584a430 .param/l "FETCH" 1 4 9, C4<001>;
P_000002524584a468 .param/l "IDLE" 1 4 8, C4<000>;
P_000002524584a4a0 .param/l "MEMORY" 1 4 12, C4<100>;
P_000002524584a4d8 .param/l "WRITEBACK" 1 4 13, C4<101>;
L_00000252458c30d0 .functor BUFZ 32, L_0000025245ad9da0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025245a72850_0 .net "LED", 0 0, L_0000025245ad9bc0;  alias, 1 drivers
v0000025245a72530_0 .net "RGB_B", 0 0, L_0000025245ad9a80;  alias, 1 drivers
v0000025245a722b0_0 .net "RGB_G", 0 0, L_0000025245adaac0;  alias, 1 drivers
v0000025245a72350_0 .net "RGB_R", 0 0, L_0000025245adaa20;  alias, 1 drivers
L_0000025245a7df88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025245a72990_0 .net/2u *"_ivl_10", 31 0, L_0000025245a7df88;  1 drivers
v0000025245a71c70_0 .net *"_ivl_12", 31 0, L_0000025245adb380;  1 drivers
L_0000025245a7dfd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025245a71d10_0 .net/2u *"_ivl_16", 1 0, L_0000025245a7dfd0;  1 drivers
v0000025245a720d0_0 .net *"_ivl_18", 0 0, L_0000025245adb560;  1 drivers
L_0000025245a7def8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025245a72210_0 .net/2u *"_ivl_2", 1 0, L_0000025245a7def8;  1 drivers
L_0000025245a7e018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000025245a734d0_0 .net/2u *"_ivl_20", 1 0, L_0000025245a7e018;  1 drivers
v0000025245a72a30_0 .net *"_ivl_22", 0 0, L_0000025245adb600;  1 drivers
L_0000025245a7e060 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000025245a72f30_0 .net/2u *"_ivl_24", 1 0, L_0000025245a7e060;  1 drivers
v0000025245a72ad0_0 .net *"_ivl_26", 0 0, L_0000025245ad99e0;  1 drivers
L_0000025245a7e0a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000025245a72fd0_0 .net/2u *"_ivl_28", 31 0, L_0000025245a7e0a8;  1 drivers
L_0000025245a7e0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025245a73070_0 .net/2u *"_ivl_30", 31 0, L_0000025245a7e0f0;  1 drivers
v0000025245a73110_0 .net *"_ivl_32", 31 0, L_0000025245ada160;  1 drivers
v0000025245a731b0_0 .net *"_ivl_34", 31 0, L_0000025245ada200;  1 drivers
v0000025245a73570_0 .net *"_ivl_4", 0 0, L_0000025245adb420;  1 drivers
L_0000025245a7df40 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000025245a716d0_0 .net/2u *"_ivl_6", 1 0, L_0000025245a7df40;  1 drivers
v0000025245a73390_0 .net *"_ivl_8", 0 0, L_0000025245adb2e0;  1 drivers
v0000025245a73430_0 .net "alu_in1", 31 0, L_0000025245adb4c0;  1 drivers
v0000025245a71810_0 .net "alu_in2", 31 0, L_0000025245a7c910;  1 drivers
v0000025245a718b0_0 .net "alu_lt", 0 0, L_0000025245ada020;  1 drivers
v0000025245a71db0_0 .net "alu_ltu", 0 0, L_0000025245ada0c0;  1 drivers
v0000025245a71950_0 .var "alu_op", 2 0;
v0000025245a719f0_0 .var "alu_src_a", 1 0;
v0000025245a71b30_0 .var "alu_src_b", 1 0;
v0000025245a7b790_0 .net "alu_zero", 0 0, L_0000025245adb1a0;  1 drivers
v0000025245a7bb50_0 .var "branch_target", 31 0;
v0000025245a7c0f0_0 .net "clk", 0 0, v0000025245a7d270_0;  1 drivers
v0000025245a7cf50_0 .net "dmem_address", 31 0, v0000025245a72030_0;  1 drivers
v0000025245a7c9b0_0 .net "dmem_data_in", 31 0, L_00000252458c30d0;  1 drivers
v0000025245a7cb90_0 .net "dmem_data_out", 31 0, v0000025245a6f0f0_0;  1 drivers
v0000025245a7cff0_0 .var "dmem_wren", 0 0;
v0000025245a7ca50_0 .var "funct3", 2 0;
v0000025245a7bdd0_0 .var "funct7", 6 0;
v0000025245a7c410_0 .net "imem_data_out", 31 0, L_0000025245a7b970;  1 drivers
v0000025245a7bbf0_0 .net "imm_out", 31 0, v0000025245a72e90_0;  1 drivers
v0000025245a7c690_0 .var "instruction_reg", 31 0;
v0000025245a7d130_0 .var "next_pc", 31 0;
v0000025245a7be70_0 .var "opcode", 6 0;
v0000025245a7d4f0_0 .var "pc", 31 0;
v0000025245a7c4b0_0 .var "pc_update", 0 0;
v0000025245a7cc30_0 .var "rdin", 4 0;
v0000025245a7d1d0_0 .var "reg_write", 0 0;
v0000025245a7bc90_0 .net "reset", 0 0, v0000025245a7ccd0_0;  1 drivers
v0000025245a7c190_0 .var "rs1in", 4 0;
v0000025245a7bd30_0 .net "rs1out", 31 0, L_0000025245adafc0;  1 drivers
v0000025245a7d090_0 .var "rs2in", 4 0;
v0000025245a7c550_0 .net "rs2out", 31 0, L_0000025245ad9da0;  1 drivers
v0000025245a7b6f0_0 .var "state", 2 0;
v0000025245a7d450_0 .var "write_data", 31 0;
L_0000025245adb420 .cmp/eq 2, v0000025245a719f0_0, L_0000025245a7def8;
L_0000025245adb2e0 .cmp/eq 2, v0000025245a719f0_0, L_0000025245a7df40;
L_0000025245adb380 .functor MUXZ 32, L_0000025245a7df88, L_0000025245adafc0, L_0000025245adb2e0, C4<>;
L_0000025245adb4c0 .functor MUXZ 32, L_0000025245adb380, v0000025245a7d4f0_0, L_0000025245adb420, C4<>;
L_0000025245adb560 .cmp/eq 2, v0000025245a71b30_0, L_0000025245a7dfd0;
L_0000025245adb600 .cmp/eq 2, v0000025245a71b30_0, L_0000025245a7e018;
L_0000025245ad99e0 .cmp/eq 2, v0000025245a71b30_0, L_0000025245a7e060;
L_0000025245ada160 .functor MUXZ 32, L_0000025245a7e0f0, L_0000025245a7e0a8, L_0000025245ad99e0, C4<>;
L_0000025245ada200 .functor MUXZ 32, L_0000025245ada160, v0000025245a72e90_0, L_0000025245adb600, C4<>;
L_0000025245a7c910 .functor MUXZ 32, L_0000025245ada200, L_00000252458c30d0, L_0000025245adb560, C4<>;
S_000002524584a520 .scope module, "mem" "memory" 4 53, 5 26 0, S_00000252458fe870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "dmem_wren";
    .port_info 3 /INPUT 32 "dmem_address";
    .port_info 4 /INPUT 32 "dmem_data_in";
    .port_info 5 /INPUT 32 "imem_address";
    .port_info 6 /OUTPUT 32 "imem_data_out";
    .port_info 7 /OUTPUT 32 "dmem_data_out";
    .port_info 8 /OUTPUT 1 "reset";
    .port_info 9 /OUTPUT 1 "led";
    .port_info 10 /OUTPUT 1 "red";
    .port_info 11 /OUTPUT 1 "green";
    .port_info 12 /OUTPUT 1 "blue";
P_00000252458feeb0 .param/l "CLK_FREQ" 0 5 29, +C4<00000000101101110001101100000000>;
P_00000252458feee8 .param/str "DMEM_INIT_FILE_PREFIX" 0 5 28, "\000";
P_00000252458fef20 .param/str "IMEM_INIT_FILE_PREFIX" 0 5 27, "rv32i_test";
P_00000252458fef58 .param/l "TICKS_PER_MICROSECOND" 1 5 47, +C4<00000000000000000000000000001100>;
P_00000252458fef90 .param/l "TICKS_PER_MILLISECOND" 1 5 46, +C4<00000000000000000010111011100000>;
L_00000252458c2e30 .functor AND 1, L_0000025245adb6a0, v0000025245a7cff0_0, C4<1>, C4<1>;
v0000025245a6d6b0_0 .net *"_ivl_111", 7 0, L_0000025245ada700;  1 drivers
v0000025245a6e5b0_0 .net *"_ivl_115", 7 0, L_0000025245adab60;  1 drivers
v0000025245a6da70_0 .net *"_ivl_119", 7 0, L_0000025245ad9f80;  1 drivers
v0000025245a6e650_0 .net *"_ivl_123", 7 0, L_0000025245adaca0;  1 drivers
v0000025245a6e3d0_0 .net *"_ivl_25", 19 0, L_0000025245a7d3b0;  1 drivers
L_0000025245a7db08 .functor BUFT 1, C4<00000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025245a6eab0_0 .net/2u *"_ivl_26", 19 0, L_0000025245a7db08;  1 drivers
v0000025245a6edd0_0 .net *"_ivl_28", 0 0, L_0000025245a7bfb0;  1 drivers
v0000025245a6f190_0 .net *"_ivl_30", 31 0, L_0000025245a7cd70;  1 drivers
L_0000025245a7db50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025245a6e150_0 .net/2u *"_ivl_32", 31 0, L_0000025245a7db50;  1 drivers
v0000025245a6d750_0 .net *"_ivl_45", 29 0, L_0000025245a7bab0;  1 drivers
L_0000025245a7db98 .functor BUFT 1, C4<111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0000025245a6e0b0_0 .net/2u *"_ivl_46", 29 0, L_0000025245a7db98;  1 drivers
v0000025245a6ebf0_0 .net *"_ivl_51", 29 0, L_0000025245a7c050;  1 drivers
L_0000025245a7dbe0 .functor BUFT 1, C4<111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
v0000025245a6d890_0 .net/2u *"_ivl_52", 29 0, L_0000025245a7dbe0;  1 drivers
v0000025245a6e290_0 .net *"_ivl_57", 29 0, L_0000025245a7c7d0;  1 drivers
L_0000025245a7dc28 .functor BUFT 1, C4<111111111111111111111111111101>, C4<0>, C4<0>, C4<0>;
v0000025245a6dd90_0 .net/2u *"_ivl_58", 29 0, L_0000025245a7dc28;  1 drivers
v0000025245a6efb0_0 .net *"_ivl_63", 19 0, L_0000025245ada340;  1 drivers
L_0000025245a7dc70 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025245a6e790_0 .net/2u *"_ivl_64", 19 0, L_0000025245a7dc70;  1 drivers
v0000025245a6eb50_0 .net *"_ivl_68", 31 0, L_0000025245ada8e0;  1 drivers
v0000025245a6e470_0 .net "blue", 0 0, L_0000025245ad9a80;  alias, 1 drivers
v0000025245a6e6f0_0 .net "clk", 0 0, v0000025245a7d270_0;  alias, 1 drivers
v0000025245a6e830_0 .net "dmem_addr0", 0 0, L_0000025245adad40;  1 drivers
v0000025245a6e8d0_0 .net "dmem_addr1", 0 0, L_0000025245ada3e0;  1 drivers
v0000025245a6ded0_0 .net "dmem_address", 31 0, v0000025245a72030_0;  alias, 1 drivers
v0000025245a6e330_0 .var "dmem_address0", 0 0;
v0000025245a6df70_0 .var "dmem_address1", 0 0;
v0000025245a6d7f0_0 .net "dmem_data_in", 31 0, L_00000252458c30d0;  alias, 1 drivers
v0000025245a6e510_0 .var "dmem_data_in0", 7 0;
v0000025245a6e970_0 .var "dmem_data_in1", 7 0;
v0000025245a6f050_0 .var "dmem_data_in2", 7 0;
v0000025245a6ec90_0 .var "dmem_data_in3", 7 0;
v0000025245a6f0f0_0 .var "dmem_data_out", 31 0;
v0000025245a6f230_0 .net "dmem_data_out0", 7 0, v00000252458f44f0_0;  1 drivers
v0000025245a6db10_0 .net "dmem_data_out1", 7 0, v00000252458f4270_0;  1 drivers
v0000025245a6dc50_0 .net "dmem_data_out2", 7 0, v00000252458f35f0_0;  1 drivers
v0000025245a6de30_0 .net "dmem_data_out3", 7 0, v00000252458f4a90_0;  1 drivers
v0000025245a6e010_0 .var "dmem_data_value", 31 0;
v0000025245a6f2d0_0 .net "dmem_din0", 7 0, L_0000025245ada660;  1 drivers
v0000025245a6f550_0 .net "dmem_din1", 7 0, L_0000025245adb740;  1 drivers
v0000025245a6f370_0 .net "dmem_din2", 7 0, L_0000025245adb240;  1 drivers
v0000025245a6d930_0 .net "dmem_din3", 7 0, L_0000025245adade0;  1 drivers
v0000025245a6e1f0_0 .net "dmem_dout", 31 0, L_0000025245ad9e40;  1 drivers
v0000025245a6fa80_0 .net "dmem_dout0", 7 0, L_0000025245ada7a0;  1 drivers
v0000025245a70980_0 .net "dmem_dout1", 7 0, L_0000025245ad9940;  1 drivers
v0000025245a71420_0 .net "dmem_dout10", 15 0, L_0000025245ad9c60;  1 drivers
v0000025245a712e0_0 .net "dmem_dout2", 7 0, L_0000025245adac00;  1 drivers
v0000025245a70ac0_0 .net "dmem_dout3", 7 0, L_0000025245ada840;  1 drivers
v0000025245a700c0_0 .net "dmem_dout32", 15 0, L_0000025245ad9ee0;  1 drivers
v0000025245a6fb20_0 .var "dmem_halfword", 0 0;
v0000025245a705c0_0 .var "dmem_unsigned", 0 0;
v0000025245a6fc60_0 .var "dmem_word", 0 0;
v0000025245a70520_0 .net "dmem_wren", 0 0, v0000025245a7cff0_0;  1 drivers
v0000025245a711a0_0 .var "dmem_wren0", 0 0;
v0000025245a6fbc0_0 .var "dmem_wren1", 0 0;
v0000025245a71380_0 .var "dmem_wren2", 0 0;
v0000025245a6f6c0_0 .var "dmem_wren3", 0 0;
v0000025245a70160_0 .net "dmem_write_enable", 0 0, L_00000252458c2e30;  1 drivers
v0000025245a702a0_0 .net "dmem_write_halfword", 0 0, L_0000025245adae80;  1 drivers
v0000025245a70700_0 .net "dmem_write_word", 0 0, L_0000025245ada2a0;  1 drivers
v0000025245a70200_0 .net "funct3", 2 0, v0000025245a7ca50_0;  1 drivers
v0000025245a6fd00_0 .net "green", 0 0, L_0000025245adaac0;  alias, 1 drivers
v0000025245a714c0_0 .net "imem_address", 31 0, v0000025245a7d4f0_0;  1 drivers
v0000025245a70020_0 .net "imem_data_out", 31 0, L_0000025245a7b970;  alias, 1 drivers
v0000025245a71240_0 .net "imem_data_out0", 7 0, v00000252458d1930_0;  1 drivers
v0000025245a70340_0 .net "imem_data_out1", 7 0, v00000252458d1cf0_0;  1 drivers
v0000025245a6f760_0 .net "imem_data_out2", 7 0, v0000025245a6ea10_0;  1 drivers
v0000025245a70b60_0 .net "imem_data_out3", 7 0, v0000025245a6dbb0_0;  1 drivers
v0000025245a70660_0 .net "is_dmem", 0 0, L_0000025245adb6a0;  1 drivers
v0000025245a71060_0 .net "is_leds", 0 0, L_0000025245a7ba10;  1 drivers
v0000025245a6f8a0_0 .net "is_micros", 0 0, L_0000025245a7c870;  1 drivers
v0000025245a6f9e0_0 .net "is_millis", 0 0, L_0000025245a7c370;  1 drivers
v0000025245a707a0_0 .net "led", 0 0, L_0000025245ad9bc0;  alias, 1 drivers
v0000025245a6fda0_0 .var "leds", 31 0;
v0000025245a70f20_0 .var "micros", 31 0;
v0000025245a70840_0 .var "micros_counter", 3 0;
v0000025245a708e0_0 .var "millis", 31 0;
v0000025245a6f940_0 .var "millis_counter", 13 0;
v0000025245a70a20_0 .var "pwm_counter", 7 0;
v0000025245a70c00_0 .net "red", 0 0, L_0000025245adaa20;  alias, 1 drivers
L_0000025245a7dcb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000025245a6fe40_0 .net "reset", 0 0, L_0000025245a7dcb8;  1 drivers
v0000025245a6fee0_0 .net "sign_bit0", 0 0, L_0000025245ad9d00;  1 drivers
v0000025245a703e0_0 .net "sign_bit1", 0 0, L_0000025245ada520;  1 drivers
v0000025245a6ff80_0 .net "sign_bit2", 0 0, L_0000025245ada980;  1 drivers
v0000025245a6f800_0 .net "sign_bit3", 0 0, L_0000025245ada480;  1 drivers
E_0000025245a13450/0 .event anyedge, v0000025245a70700_0, v0000025245a70160_0, v0000025245a6f2d0_0, v0000025245a6f550_0;
E_0000025245a13450/1 .event anyedge, v0000025245a6f370_0, v0000025245a6d930_0, v0000025245a702a0_0, v0000025245a6e8d0_0;
E_0000025245a13450/2 .event anyedge, v0000025245a6e830_0;
E_0000025245a13450 .event/or E_0000025245a13450/0, E_0000025245a13450/1, E_0000025245a13450/2;
E_0000025245a13ed0/0 .event anyedge, v0000025245a6fc60_0, v0000025245a6e1f0_0, v0000025245a6fb20_0, v0000025245a705c0_0;
E_0000025245a13ed0/1 .event anyedge, v0000025245a6df70_0, v0000025245a6f800_0, v0000025245a700c0_0, v0000025245a703e0_0;
E_0000025245a13ed0/2 .event anyedge, v0000025245a71420_0, v0000025245a6e330_0, v0000025245a6fee0_0, v0000025245a6fa80_0;
E_0000025245a13ed0/3 .event anyedge, v0000025245a70980_0, v0000025245a6ff80_0, v0000025245a712e0_0, v0000025245a70ac0_0;
E_0000025245a13ed0 .event/or E_0000025245a13ed0/0, E_0000025245a13ed0/1, E_0000025245a13ed0/2, E_0000025245a13ed0/3;
L_0000025245a7b830 .part v0000025245a7d4f0_0, 2, 10;
L_0000025245a7d310 .part v0000025245a7d4f0_0, 2, 10;
L_0000025245a7c730 .part v0000025245a7d4f0_0, 2, 10;
L_0000025245a7b8d0 .part v0000025245a7d4f0_0, 2, 10;
L_0000025245a7d3b0 .part v0000025245a7d4f0_0, 12, 20;
L_0000025245a7bfb0 .cmp/eq 20, L_0000025245a7d3b0, L_0000025245a7db08;
L_0000025245a7cd70 .concat [ 8 8 8 8], v00000252458d1930_0, v00000252458d1cf0_0, v0000025245a6ea10_0, v0000025245a6dbb0_0;
L_0000025245a7b970 .functor MUXZ 32, L_0000025245a7db50, L_0000025245a7cd70, L_0000025245a7bfb0, C4<>;
L_0000025245a7d590 .part v0000025245a72030_0, 2, 10;
L_0000025245a7c230 .part v0000025245a72030_0, 2, 10;
L_0000025245a7ceb0 .part v0000025245a72030_0, 2, 10;
L_0000025245a7c5f0 .part v0000025245a72030_0, 2, 10;
L_0000025245a7bab0 .part v0000025245a72030_0, 2, 30;
L_0000025245a7ba10 .cmp/eq 30, L_0000025245a7bab0, L_0000025245a7db98;
L_0000025245a7c050 .part v0000025245a72030_0, 2, 30;
L_0000025245a7c370 .cmp/eq 30, L_0000025245a7c050, L_0000025245a7dbe0;
L_0000025245a7c7d0 .part v0000025245a72030_0, 2, 30;
L_0000025245a7c870 .cmp/eq 30, L_0000025245a7c7d0, L_0000025245a7dc28;
L_0000025245ada340 .part v0000025245a72030_0, 12, 20;
L_0000025245adb6a0 .cmp/eq 20, L_0000025245ada340, L_0000025245a7dc70;
L_0000025245ada8e0 .concat [ 8 8 8 8], v00000252458f44f0_0, v00000252458f4270_0, v00000252458f35f0_0, v00000252458f4a90_0;
L_0000025245ad9e40 .functor MUXZ 32, v0000025245a6e010_0, L_0000025245ada8e0, L_0000025245adb6a0, C4<>;
L_0000025245ad9c60 .part L_0000025245ad9e40, 0, 16;
L_0000025245ad9ee0 .part L_0000025245ad9e40, 16, 16;
L_0000025245ada7a0 .part L_0000025245ad9e40, 0, 8;
L_0000025245ad9940 .part L_0000025245ad9e40, 8, 8;
L_0000025245adac00 .part L_0000025245ad9e40, 16, 8;
L_0000025245ada840 .part L_0000025245ad9e40, 24, 8;
L_0000025245ad9d00 .part L_0000025245ad9e40, 7, 1;
L_0000025245ada520 .part L_0000025245ad9e40, 15, 1;
L_0000025245ada980 .part L_0000025245ad9e40, 23, 1;
L_0000025245ada480 .part L_0000025245ad9e40, 31, 1;
L_0000025245ada660 .part L_00000252458c30d0, 0, 8;
L_0000025245adb740 .part L_00000252458c30d0, 8, 8;
L_0000025245adb240 .part L_00000252458c30d0, 16, 8;
L_0000025245adade0 .part L_00000252458c30d0, 24, 8;
L_0000025245adad40 .part v0000025245a72030_0, 0, 1;
L_0000025245ada3e0 .part v0000025245a72030_0, 1, 1;
L_0000025245ada2a0 .part v0000025245a7ca50_0, 1, 1;
L_0000025245adae80 .part v0000025245a7ca50_0, 0, 1;
L_0000025245ada700 .part v0000025245a6fda0_0, 24, 8;
L_0000025245ad9bc0 .cmp/gt 8, L_0000025245ada700, v0000025245a70a20_0;
L_0000025245adab60 .part v0000025245a6fda0_0, 16, 8;
L_0000025245adaa20 .cmp/gt 8, L_0000025245adab60, v0000025245a70a20_0;
L_0000025245ad9f80 .part v0000025245a6fda0_0, 8, 8;
L_0000025245adaac0 .cmp/gt 8, L_0000025245ad9f80, v0000025245a70a20_0;
L_0000025245adaca0 .part v0000025245a6fda0_0, 0, 8;
L_0000025245ad9a80 .cmp/gt 8, L_0000025245adaca0, v0000025245a70a20_0;
S_000002524584a6b0 .scope module, "dmem0" "memory_array" 5 166, 5 428 0, S_000002524584a520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 10 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0000025245a13b90 .param/str "INIT_FILE" 0 5 429, "\000\000\000\000\000\000";
v00000252458f48b0_0 .net "address", 9 0, L_0000025245a7d590;  1 drivers
v00000252458f3a50_0 .net "clk", 0 0, v0000025245a7d270_0;  alias, 1 drivers
v00000252458f3b90_0 .net "data_in", 7 0, v0000025245a6e510_0;  1 drivers
v00000252458f44f0_0 .var "data_out", 7 0;
v00000252458f4950_0 .var/2s "i", 31 0;
v00000252458f3910 .array "memory", 1023 0, 7 0;
v00000252458f3c30_0 .net "write_enable", 0 0, v0000025245a711a0_0;  1 drivers
E_0000025245a13910 .event posedge, v00000252458f3a50_0;
S_00000252458ac660 .scope module, "dmem1" "memory_array" 5 176, 5 428 0, S_000002524584a520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 10 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0000025245a13210 .param/str "INIT_FILE" 0 5 429, "\000\000\000\000\000\000";
v00000252458f30f0_0 .net "address", 9 0, L_0000025245a7c230;  1 drivers
v00000252458f3eb0_0 .net "clk", 0 0, v0000025245a7d270_0;  alias, 1 drivers
v00000252458f3f50_0 .net "data_in", 7 0, v0000025245a6e970_0;  1 drivers
v00000252458f4270_0 .var "data_out", 7 0;
v00000252458f4590_0 .var/2s "i", 31 0;
v00000252458f4310 .array "memory", 1023 0, 7 0;
v00000252458f3870_0 .net "write_enable", 0 0, v0000025245a6fbc0_0;  1 drivers
S_00000252458ac7f0 .scope module, "dmem2" "memory_array" 5 186, 5 428 0, S_000002524584a520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 10 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0000025245a13f10 .param/str "INIT_FILE" 0 5 429, "\000\000\000\000\000\000";
v00000252458f3550_0 .net "address", 9 0, L_0000025245a7ceb0;  1 drivers
v00000252458f4c70_0 .net "clk", 0 0, v0000025245a7d270_0;  alias, 1 drivers
v00000252458f4090_0 .net "data_in", 7 0, v0000025245a6f050_0;  1 drivers
v00000252458f35f0_0 .var "data_out", 7 0;
v00000252458f3190_0 .var/2s "i", 31 0;
v00000252458f4630 .array "memory", 1023 0, 7 0;
v00000252458f46d0_0 .net "write_enable", 0 0, v0000025245a71380_0;  1 drivers
S_00000252458ac980 .scope module, "dmem3" "memory_array" 5 196, 5 428 0, S_000002524584a520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 10 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0000025245a13290 .param/str "INIT_FILE" 0 5 429, "\000\000\000\000\000\000";
v00000252458f4770_0 .net "address", 9 0, L_0000025245a7c5f0;  1 drivers
v00000252458f4810_0 .net "clk", 0 0, v0000025245a7d270_0;  alias, 1 drivers
v00000252458f49f0_0 .net "data_in", 7 0, v0000025245a6ec90_0;  1 drivers
v00000252458f4a90_0 .var "data_out", 7 0;
v00000252458f2f10_0 .var/2s "i", 31 0;
v00000252458f4b30 .array "memory", 1023 0, 7 0;
v00000252458f4bd0_0 .net "write_enable", 0 0, v0000025245a6f6c0_0;  1 drivers
S_00000252458a26c0 .scope module, "imem0" "memory_array" 5 122, 5 428 0, S_000002524584a520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 10 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0000025245a136d0 .param/str "INIT_FILE" 0 5 429, "rv32i_test0.txt";
v00000252458f2e70_0 .net "address", 9 0, L_0000025245a7b830;  1 drivers
v00000252458f2fb0_0 .net "clk", 0 0, v0000025245a7d270_0;  alias, 1 drivers
L_0000025245a7d910 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000252458f3050_0 .net "data_in", 7 0, L_0000025245a7d910;  1 drivers
v00000252458d1930_0 .var "data_out", 7 0;
v00000252458d2330 .array "memory", 1023 0, 7 0;
L_0000025245a7d8c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000252458d0990_0 .net "write_enable", 0 0, L_0000025245a7d8c8;  1 drivers
S_00000252458a2850 .scope module, "imem1" "memory_array" 5 132, 5 428 0, S_000002524584a520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 10 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0000025245a13f50 .param/str "INIT_FILE" 0 5 429, "rv32i_test1.txt";
v00000252458d0cb0_0 .net "address", 9 0, L_0000025245a7d310;  1 drivers
v00000252458d19d0_0 .net "clk", 0 0, v0000025245a7d270_0;  alias, 1 drivers
L_0000025245a7d9a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000252458d1b10_0 .net "data_in", 7 0, L_0000025245a7d9a0;  1 drivers
v00000252458d1cf0_0 .var "data_out", 7 0;
v00000252458c4400 .array "memory", 1023 0, 7 0;
L_0000025245a7d958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000252458c3f00_0 .net "write_enable", 0 0, L_0000025245a7d958;  1 drivers
S_00000252458a29e0 .scope module, "imem2" "memory_array" 5 142, 5 428 0, S_000002524584a520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 10 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0000025245a13f90 .param/str "INIT_FILE" 0 5 429, "rv32i_test2.txt";
v00000252458c3c80_0 .net "address", 9 0, L_0000025245a7c730;  1 drivers
v00000252458c3dc0_0 .net "clk", 0 0, v0000025245a7d270_0;  alias, 1 drivers
L_0000025245a7da30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000252458c3e60_0 .net "data_in", 7 0, L_0000025245a7da30;  1 drivers
v0000025245a6ea10_0 .var "data_out", 7 0;
v0000025245a6ed30 .array "memory", 1023 0, 7 0;
L_0000025245a7d9e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000025245a6dcf0_0 .net "write_enable", 0 0, L_0000025245a7d9e8;  1 drivers
S_000002524586bbf0 .scope module, "imem3" "memory_array" 5 152, 5 428 0, S_000002524584a520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 10 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0000025245a13810 .param/str "INIT_FILE" 0 5 429, "rv32i_test3.txt";
v0000025245a6f4b0_0 .net "address", 9 0, L_0000025245a7b8d0;  1 drivers
v0000025245a6ee70_0 .net "clk", 0 0, v0000025245a7d270_0;  alias, 1 drivers
L_0000025245a7dac0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000025245a6ef10_0 .net "data_in", 7 0, L_0000025245a7dac0;  1 drivers
v0000025245a6dbb0_0 .var "data_out", 7 0;
v0000025245a6f410 .array "memory", 1023 0, 7 0;
L_0000025245a7da78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000025245a6d9d0_0 .net "write_enable", 0 0, L_0000025245a7da78;  1 drivers
S_000002524586bd80 .scope module, "rf" "register_file" 4 71, 6 1 0, S_00000252458fe870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wren";
    .port_info 2 /INPUT 5 "rs1in";
    .port_info 3 /INPUT 5 "rs2in";
    .port_info 4 /INPUT 5 "rdin";
    .port_info 5 /INPUT 32 "rd_data_in";
    .port_info 6 /OUTPUT 32 "rs1out";
    .port_info 7 /OUTPUT 32 "rs2out";
L_0000025245a7dd00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025245a70ca0_0 .net/2u *"_ivl_0", 4 0, L_0000025245a7dd00;  1 drivers
L_0000025245a7dd90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025245a70480_0 .net *"_ivl_11", 1 0, L_0000025245a7dd90;  1 drivers
L_0000025245a7ddd8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025245a70de0_0 .net/2u *"_ivl_14", 4 0, L_0000025245a7ddd8;  1 drivers
v0000025245a70d40_0 .net *"_ivl_16", 0 0, L_0000025245adb060;  1 drivers
L_0000025245a7de20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025245a70e80_0 .net/2u *"_ivl_18", 31 0, L_0000025245a7de20;  1 drivers
v0000025245a70fc0_0 .net *"_ivl_2", 0 0, L_0000025245adaf20;  1 drivers
v0000025245a71100_0 .net *"_ivl_20", 31 0, L_0000025245adb100;  1 drivers
v0000025245a71560_0 .net *"_ivl_22", 6 0, L_0000025245ad9b20;  1 drivers
L_0000025245a7de68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025245a72b70_0 .net *"_ivl_25", 1 0, L_0000025245a7de68;  1 drivers
L_0000025245a7dd48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025245a72cb0_0 .net/2u *"_ivl_4", 31 0, L_0000025245a7dd48;  1 drivers
v0000025245a728f0_0 .net *"_ivl_6", 31 0, L_0000025245ada5c0;  1 drivers
v0000025245a72710_0 .net *"_ivl_8", 6 0, L_0000025245adb7e0;  1 drivers
v0000025245a71e50_0 .net "clk", 0 0, v0000025245a7d270_0;  alias, 1 drivers
v0000025245a72670_0 .net "rd_data_in", 31 0, v0000025245a7d450_0;  1 drivers
v0000025245a71770_0 .net "rdin", 4 0, v0000025245a7cc30_0;  1 drivers
v0000025245a72170 .array "regs", 0 31, 31 0;
v0000025245a71bd0_0 .net "rs1in", 4 0, v0000025245a7c190_0;  1 drivers
v0000025245a727b0_0 .net "rs1out", 31 0, L_0000025245adafc0;  alias, 1 drivers
v0000025245a72c10_0 .net "rs2in", 4 0, v0000025245a7d090_0;  1 drivers
v0000025245a71ef0_0 .net "rs2out", 31 0, L_0000025245ad9da0;  alias, 1 drivers
v0000025245a72d50_0 .net "wren", 0 0, v0000025245a7d1d0_0;  1 drivers
L_0000025245adaf20 .cmp/eq 5, v0000025245a7c190_0, L_0000025245a7dd00;
L_0000025245ada5c0 .array/port v0000025245a72170, L_0000025245adb7e0;
L_0000025245adb7e0 .concat [ 5 2 0 0], v0000025245a7c190_0, L_0000025245a7dd90;
L_0000025245adafc0 .functor MUXZ 32, L_0000025245ada5c0, L_0000025245a7dd48, L_0000025245adaf20, C4<>;
L_0000025245adb060 .cmp/eq 5, v0000025245a7d090_0, L_0000025245a7ddd8;
L_0000025245adb100 .array/port v0000025245a72170, L_0000025245ad9b20;
L_0000025245ad9b20 .concat [ 5 2 0 0], v0000025245a7d090_0, L_0000025245a7de68;
L_0000025245ad9da0 .functor MUXZ 32, L_0000025245adb100, L_0000025245a7de20, L_0000025245adb060, C4<>;
S_00000252458a7d50 .scope module, "u1" "alu" 4 85, 7 39 0, S_00000252458fe870;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 3 "alu_op";
    .port_info 3 /OUTPUT 32 "alu_out";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
    .port_info 6 /OUTPUT 1 "less_than_unsigned";
L_0000025245a7deb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025245a71a90_0 .net/2u *"_ivl_0", 31 0, L_0000025245a7deb0;  1 drivers
v0000025245a732f0_0 .net "alu_in1", 31 0, L_0000025245adb4c0;  alias, 1 drivers
v0000025245a723f0_0 .net "alu_in2", 31 0, L_0000025245a7c910;  alias, 1 drivers
v0000025245a71f90_0 .net "alu_op", 2 0, v0000025245a71950_0;  1 drivers
v0000025245a72030_0 .var "alu_out", 31 0;
v0000025245a72df0_0 .net "less_than", 0 0, L_0000025245ada020;  alias, 1 drivers
v0000025245a725d0_0 .net "less_than_unsigned", 0 0, L_0000025245ada0c0;  alias, 1 drivers
v0000025245a73250_0 .net "zero", 0 0, L_0000025245adb1a0;  alias, 1 drivers
E_0000025245a13610 .event anyedge, v0000025245a71f90_0, v0000025245a732f0_0, v0000025245a723f0_0, v0000025245a723f0_0;
L_0000025245adb1a0 .cmp/eq 32, v0000025245a72030_0, L_0000025245a7deb0;
L_0000025245ada020 .cmp/gt.s 32, L_0000025245a7c910, L_0000025245adb4c0;
L_0000025245ada0c0 .cmp/gt 32, L_0000025245a7c910, L_0000025245adb4c0;
S_00000252458a7ee0 .scope module, "u2" "imm_gen" 4 96, 8 1 0, S_00000252458fe870;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0000025245a72e90_0 .var "imm_out", 31 0;
v0000025245a72490_0 .net "instruction", 31 0, v0000025245a7c690_0;  1 drivers
E_0000025245a132d0/0 .event anyedge, v0000025245a72490_0, v0000025245a72490_0, v0000025245a72490_0, v0000025245a72490_0;
E_0000025245a132d0/1 .event anyedge, v0000025245a72490_0, v0000025245a72490_0, v0000025245a72490_0, v0000025245a72490_0;
E_0000025245a132d0/2 .event anyedge, v0000025245a72490_0, v0000025245a72490_0, v0000025245a72490_0, v0000025245a72490_0;
E_0000025245a132d0 .event/or E_0000025245a132d0/0, E_0000025245a132d0/1, E_0000025245a132d0/2;
    .scope S_00000252458a26c0;
T_0 ;
    %vpi_call/w 5 445 "$readmemh", P_0000025245a136d0, v00000252458d2330 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000252458a26c0;
T_1 ;
    %wait E_0000025245a13910;
    %load/vec4 v00000252458d0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000252458f3050_0;
    %load/vec4 v00000252458f2e70_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000252458d2330, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000252458f2e70_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000252458d2330, 4;
    %assign/vec4 v00000252458d1930_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000252458a2850;
T_2 ;
    %vpi_call/w 5 445 "$readmemh", P_0000025245a13f50, v00000252458c4400 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000252458a2850;
T_3 ;
    %wait E_0000025245a13910;
    %load/vec4 v00000252458c3f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000252458d1b10_0;
    %load/vec4 v00000252458d0cb0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000252458c4400, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000252458d0cb0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000252458c4400, 4;
    %assign/vec4 v00000252458d1cf0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000252458a29e0;
T_4 ;
    %vpi_call/w 5 445 "$readmemh", P_0000025245a13f90, v0000025245a6ed30 {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000252458a29e0;
T_5 ;
    %wait E_0000025245a13910;
    %load/vec4 v0000025245a6dcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000252458c3e60_0;
    %load/vec4 v00000252458c3c80_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025245a6ed30, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000252458c3c80_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000025245a6ed30, 4;
    %assign/vec4 v0000025245a6ea10_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002524586bbf0;
T_6 ;
    %vpi_call/w 5 445 "$readmemh", P_0000025245a13810, v0000025245a6f410 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002524586bbf0;
T_7 ;
    %wait E_0000025245a13910;
    %load/vec4 v0000025245a6d9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000025245a6ef10_0;
    %load/vec4 v0000025245a6f4b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025245a6f410, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000025245a6f4b0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000025245a6f410, 4;
    %assign/vec4 v0000025245a6dbb0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002524584a6b0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000252458f4950_0, 0, 32;
T_8.0 ; Top of for-loop
    %load/vec4 v00000252458f4950_0;
    %cmpi/s 1024, 0, 32;
	  %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000252458f4950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000252458f3910, 0, 4;
T_8.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000252458f4950_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000252458f4950_0, 0, 32;
    %jmp T_8.0;
T_8.1 ; for-loop exit label
    %end;
    .thread T_8;
    .scope S_000002524584a6b0;
T_9 ;
    %wait E_0000025245a13910;
    %load/vec4 v00000252458f3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000252458f3b90_0;
    %load/vec4 v00000252458f48b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000252458f3910, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000252458f48b0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000252458f3910, 4;
    %assign/vec4 v00000252458f44f0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000252458ac660;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000252458f4590_0, 0, 32;
T_10.0 ; Top of for-loop
    %load/vec4 v00000252458f4590_0;
    %cmpi/s 1024, 0, 32;
	  %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000252458f4590_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000252458f4310, 0, 4;
T_10.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000252458f4590_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000252458f4590_0, 0, 32;
    %jmp T_10.0;
T_10.1 ; for-loop exit label
    %end;
    .thread T_10;
    .scope S_00000252458ac660;
T_11 ;
    %wait E_0000025245a13910;
    %load/vec4 v00000252458f3870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000252458f3f50_0;
    %load/vec4 v00000252458f30f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000252458f4310, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000252458f30f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000252458f4310, 4;
    %assign/vec4 v00000252458f4270_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000252458ac7f0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000252458f3190_0, 0, 32;
T_12.0 ; Top of for-loop
    %load/vec4 v00000252458f3190_0;
    %cmpi/s 1024, 0, 32;
	  %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000252458f3190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000252458f4630, 0, 4;
T_12.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000252458f3190_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000252458f3190_0, 0, 32;
    %jmp T_12.0;
T_12.1 ; for-loop exit label
    %end;
    .thread T_12;
    .scope S_00000252458ac7f0;
T_13 ;
    %wait E_0000025245a13910;
    %load/vec4 v00000252458f46d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000252458f4090_0;
    %load/vec4 v00000252458f3550_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000252458f4630, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000252458f3550_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000252458f4630, 4;
    %assign/vec4 v00000252458f35f0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000252458ac980;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000252458f2f10_0, 0, 32;
T_14.0 ; Top of for-loop
    %load/vec4 v00000252458f2f10_0;
    %cmpi/s 1024, 0, 32;
	  %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000252458f2f10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000252458f4b30, 0, 4;
T_14.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000252458f2f10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000252458f2f10_0, 0, 32;
    %jmp T_14.0;
T_14.1 ; for-loop exit label
    %end;
    .thread T_14;
    .scope S_00000252458ac980;
T_15 ;
    %wait E_0000025245a13910;
    %load/vec4 v00000252458f4bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000252458f49f0_0;
    %load/vec4 v00000252458f4770_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000252458f4b30, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000252458f4770_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000252458f4b30, 4;
    %assign/vec4 v00000252458f4a90_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002524584a520;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025245a6fda0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025245a708e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025245a70f20_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025245a70a20_0, 0, 8;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0000025245a6f940_0, 0, 14;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000025245a70840_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a6e330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a6df70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025245a6fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a6fb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a705c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025245a6e010_0, 0, 32;
    %end;
    .thread T_16, $init;
    .scope S_000002524584a520;
T_17 ;
    %wait E_0000025245a13910;
    %load/vec4 v0000025245a6ded0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000025245a6df70_0, 0;
    %load/vec4 v0000025245a6ded0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000025245a6e330_0, 0;
    %load/vec4 v0000025245a70200_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000025245a6fc60_0, 0;
    %load/vec4 v0000025245a70200_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000025245a6fb20_0, 0;
    %load/vec4 v0000025245a70200_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000025245a705c0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002524584a520;
T_18 ;
    %wait E_0000025245a13910;
    %load/vec4 v0000025245a71060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000025245a6fda0_0;
    %assign/vec4 v0000025245a6e010_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000025245a6f9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000025245a708e0_0;
    %assign/vec4 v0000025245a6e010_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0000025245a6f8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0000025245a70f20_0;
    %assign/vec4 v0000025245a6e010_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025245a6e010_0, 0;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002524584a520;
T_19 ;
Ewait_0 .event/or E_0000025245a13ed0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000025245a6fc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000025245a6e1f0_0;
    %store/vec4 v0000025245a6f0f0_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000025245a6fb20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.4, 9;
    %load/vec4 v0000025245a705c0_0;
    %nor/r;
    %and;
T_19.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000025245a6df70_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.5, 8;
    %load/vec4 v0000025245a6f800_0;
    %replicate 16;
    %load/vec4 v0000025245a700c0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_19.6, 8;
T_19.5 ; End of true expr.
    %load/vec4 v0000025245a703e0_0;
    %replicate 16;
    %load/vec4 v0000025245a71420_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_19.6, 8;
 ; End of false expr.
    %blend;
T_19.6;
    %store/vec4 v0000025245a6f0f0_0, 0, 32;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0000025245a6fb20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.9, 9;
    %load/vec4 v0000025245a705c0_0;
    %and;
T_19.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.7, 8;
    %load/vec4 v0000025245a6df70_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.10, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000025245a700c0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_19.11, 8;
T_19.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000025245a71420_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_19.11, 8;
 ; End of false expr.
    %blend;
T_19.11;
    %store/vec4 v0000025245a6f0f0_0, 0, 32;
    %jmp T_19.8;
T_19.7 ;
    %load/vec4 v0000025245a6fb20_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.14, 9;
    %load/vec4 v0000025245a705c0_0;
    %nor/r;
    %and;
T_19.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %load/vec4 v0000025245a6df70_0;
    %load/vec4 v0000025245a6e330_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %vpi_call/w 5 262 "$warning", "value is unhandled for priority or unique case statement" {0 0 0};
    %jmp T_19.19;
T_19.15 ;
    %load/vec4 v0000025245a6fee0_0;
    %replicate 24;
    %load/vec4 v0000025245a6fa80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025245a6f0f0_0, 0, 32;
    %jmp T_19.19;
T_19.16 ;
    %load/vec4 v0000025245a703e0_0;
    %replicate 24;
    %load/vec4 v0000025245a70980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025245a6f0f0_0, 0, 32;
    %jmp T_19.19;
T_19.17 ;
    %load/vec4 v0000025245a6ff80_0;
    %replicate 24;
    %load/vec4 v0000025245a712e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025245a6f0f0_0, 0, 32;
    %jmp T_19.19;
T_19.18 ;
    %load/vec4 v0000025245a6f800_0;
    %replicate 24;
    %load/vec4 v0000025245a70ac0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025245a6f0f0_0, 0, 32;
    %jmp T_19.19;
T_19.19 ;
    %pop/vec4 1;
    %jmp T_19.13;
T_19.12 ;
    %load/vec4 v0000025245a6df70_0;
    %load/vec4 v0000025245a6e330_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.23, 6;
    %vpi_call/w 5 270 "$warning", "value is unhandled for priority or unique case statement" {0 0 0};
    %jmp T_19.24;
T_19.20 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000025245a6fa80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025245a6f0f0_0, 0, 32;
    %jmp T_19.24;
T_19.21 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000025245a70980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025245a6f0f0_0, 0, 32;
    %jmp T_19.24;
T_19.22 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000025245a712e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025245a6f0f0_0, 0, 32;
    %jmp T_19.24;
T_19.23 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000025245a70ac0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025245a6f0f0_0, 0, 32;
    %jmp T_19.24;
T_19.24 ;
    %pop/vec4 1;
T_19.13 ;
T_19.8 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000002524584a520;
T_20 ;
Ewait_1 .event/or E_0000025245a13450, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000025245a70700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000025245a70160_0;
    %store/vec4 v0000025245a711a0_0, 0, 1;
    %load/vec4 v0000025245a70160_0;
    %store/vec4 v0000025245a6fbc0_0, 0, 1;
    %load/vec4 v0000025245a70160_0;
    %store/vec4 v0000025245a71380_0, 0, 1;
    %load/vec4 v0000025245a70160_0;
    %store/vec4 v0000025245a6f6c0_0, 0, 1;
    %load/vec4 v0000025245a6f2d0_0;
    %store/vec4 v0000025245a6e510_0, 0, 8;
    %load/vec4 v0000025245a6f550_0;
    %store/vec4 v0000025245a6e970_0, 0, 8;
    %load/vec4 v0000025245a6f370_0;
    %store/vec4 v0000025245a6f050_0, 0, 8;
    %load/vec4 v0000025245a6d930_0;
    %store/vec4 v0000025245a6ec90_0, 0, 8;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000025245a702a0_0;
    %load/vec4 v0000025245a6e8d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000025245a70160_0;
    %store/vec4 v0000025245a711a0_0, 0, 1;
    %load/vec4 v0000025245a70160_0;
    %store/vec4 v0000025245a6fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a71380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a6f6c0_0, 0, 1;
    %load/vec4 v0000025245a6f2d0_0;
    %store/vec4 v0000025245a6e510_0, 0, 8;
    %load/vec4 v0000025245a6f550_0;
    %store/vec4 v0000025245a6e970_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025245a6f050_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025245a6ec90_0, 0, 8;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0000025245a702a0_0;
    %load/vec4 v0000025245a6e8d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a6fbc0_0, 0, 1;
    %load/vec4 v0000025245a70160_0;
    %store/vec4 v0000025245a71380_0, 0, 1;
    %load/vec4 v0000025245a70160_0;
    %store/vec4 v0000025245a6f6c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025245a6e510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025245a6e970_0, 0, 8;
    %load/vec4 v0000025245a6f2d0_0;
    %store/vec4 v0000025245a6f050_0, 0, 8;
    %load/vec4 v0000025245a6f550_0;
    %store/vec4 v0000025245a6ec90_0, 0, 8;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0000025245a6e8d0_0;
    %load/vec4 v0000025245a6e830_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %vpi_call/w 5 324 "$warning", "value is unhandled for priority or unique case statement" {0 0 0};
    %jmp T_20.10;
T_20.6 ;
    %load/vec4 v0000025245a70160_0;
    %store/vec4 v0000025245a711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a6fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a71380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a6f6c0_0, 0, 1;
    %load/vec4 v0000025245a6f2d0_0;
    %store/vec4 v0000025245a6e510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025245a6e970_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025245a6f050_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025245a6ec90_0, 0, 8;
    %jmp T_20.10;
T_20.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a711a0_0, 0, 1;
    %load/vec4 v0000025245a70160_0;
    %store/vec4 v0000025245a6fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a71380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a6f6c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025245a6e510_0, 0, 8;
    %load/vec4 v0000025245a6f2d0_0;
    %store/vec4 v0000025245a6e970_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025245a6f050_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025245a6ec90_0, 0, 8;
    %jmp T_20.10;
T_20.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a6fbc0_0, 0, 1;
    %load/vec4 v0000025245a70160_0;
    %store/vec4 v0000025245a71380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a6f6c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025245a6e510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025245a6e970_0, 0, 8;
    %load/vec4 v0000025245a6f2d0_0;
    %store/vec4 v0000025245a6f050_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025245a6ec90_0, 0, 8;
    %jmp T_20.10;
T_20.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a711a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a6fbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a71380_0, 0, 1;
    %load/vec4 v0000025245a70160_0;
    %store/vec4 v0000025245a6f6c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025245a6e510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025245a6e970_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025245a6f050_0, 0, 8;
    %load/vec4 v0000025245a6f2d0_0;
    %store/vec4 v0000025245a6ec90_0, 0, 8;
    %jmp T_20.10;
T_20.10 ;
    %pop/vec4 1;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000002524584a520;
T_21 ;
    %wait E_0000025245a13910;
    %load/vec4 v0000025245a70520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v0000025245a71060_0;
    %and;
T_21.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000025245a70200_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.3, 8;
    %load/vec4 v0000025245a6d7f0_0;
    %assign/vec4 v0000025245a6fda0_0, 0;
    %jmp T_21.4;
T_21.3 ;
    %load/vec4 v0000025245a70200_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.5, 8;
    %load/vec4 v0000025245a6ded0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %load/vec4 v0000025245a6d7f0_0;
    %parti/s 16, 0, 2;
    %ix/load 5, 0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000025245a6fda0_0, 4, 5;
    %jmp T_21.8;
T_21.7 ;
    %load/vec4 v0000025245a6d7f0_0;
    %parti/s 16, 0, 2;
    %ix/load 5, 0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000025245a6fda0_0, 4, 5;
T_21.8 ;
    %jmp T_21.6;
T_21.5 ;
    %load/vec4 v0000025245a6ded0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %vpi_call/w 5 382 "$warning", "value is unhandled for priority or unique case statement" {0 0 0};
    %jmp T_21.13;
T_21.9 ;
    %load/vec4 v0000025245a6d7f0_0;
    %parti/s 8, 0, 2;
    %ix/load 5, 0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000025245a6fda0_0, 4, 5;
    %jmp T_21.13;
T_21.10 ;
    %load/vec4 v0000025245a6d7f0_0;
    %parti/s 8, 0, 2;
    %ix/load 5, 0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000025245a6fda0_0, 4, 5;
    %jmp T_21.13;
T_21.11 ;
    %load/vec4 v0000025245a6d7f0_0;
    %parti/s 8, 0, 2;
    %ix/load 5, 0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000025245a6fda0_0, 4, 5;
    %jmp T_21.13;
T_21.12 ;
    %load/vec4 v0000025245a6d7f0_0;
    %parti/s 8, 0, 2;
    %ix/load 5, 0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000025245a6fda0_0, 4, 5;
    %jmp T_21.13;
T_21.13 ;
    %pop/vec4 1;
T_21.6 ;
T_21.4 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002524584a520;
T_22 ;
    %wait E_0000025245a13910;
    %load/vec4 v0000025245a70a20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000025245a70a20_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_000002524584a520;
T_23 ;
    %wait E_0000025245a13910;
    %load/vec4 v0000025245a6f940_0;
    %pad/u 32;
    %cmpi/e 11999, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000025245a6f940_0, 0;
    %load/vec4 v0000025245a708e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000025245a708e0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000025245a6f940_0;
    %addi 1, 0, 14;
    %assign/vec4 v0000025245a6f940_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000002524584a520;
T_24 ;
    %wait E_0000025245a13910;
    %load/vec4 v0000025245a70840_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025245a70840_0, 0;
    %load/vec4 v0000025245a70f20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000025245a70f20_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000025245a70840_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000025245a70840_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000002524586bd80;
T_25 ;
    %wait E_0000025245a13910;
    %load/vec4 v0000025245a72d50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.2, 9;
    %load/vec4 v0000025245a71770_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_25.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000025245a72670_0;
    %load/vec4 v0000025245a71770_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025245a72170, 0, 4;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000252458a7d50;
T_26 ;
Ewait_2 .event/or E_0000025245a13610, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0000025245a71f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025245a72030_0, 0, 32;
    %jmp T_26.9;
T_26.0 ;
    %load/vec4 v0000025245a732f0_0;
    %load/vec4 v0000025245a723f0_0;
    %add;
    %store/vec4 v0000025245a72030_0, 0, 32;
    %jmp T_26.9;
T_26.1 ;
    %load/vec4 v0000025245a732f0_0;
    %load/vec4 v0000025245a723f0_0;
    %sub;
    %store/vec4 v0000025245a72030_0, 0, 32;
    %jmp T_26.9;
T_26.2 ;
    %load/vec4 v0000025245a732f0_0;
    %load/vec4 v0000025245a723f0_0;
    %and;
    %store/vec4 v0000025245a72030_0, 0, 32;
    %jmp T_26.9;
T_26.3 ;
    %load/vec4 v0000025245a732f0_0;
    %load/vec4 v0000025245a723f0_0;
    %or;
    %store/vec4 v0000025245a72030_0, 0, 32;
    %jmp T_26.9;
T_26.4 ;
    %load/vec4 v0000025245a732f0_0;
    %load/vec4 v0000025245a723f0_0;
    %xor;
    %store/vec4 v0000025245a72030_0, 0, 32;
    %jmp T_26.9;
T_26.5 ;
    %load/vec4 v0000025245a732f0_0;
    %load/vec4 v0000025245a723f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000025245a72030_0, 0, 32;
    %jmp T_26.9;
T_26.6 ;
    %load/vec4 v0000025245a732f0_0;
    %load/vec4 v0000025245a723f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000025245a72030_0, 0, 32;
    %jmp T_26.9;
T_26.7 ;
    %load/vec4 v0000025245a732f0_0;
    %load/vec4 v0000025245a723f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000025245a72030_0, 0, 32;
    %jmp T_26.9;
T_26.9 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_00000252458a7ee0;
T_27 ;
Ewait_3 .event/or E_0000025245a132d0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0000025245a72490_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025245a72e90_0, 0, 32;
    %jmp T_27.9;
T_27.0 ;
    %load/vec4 v0000025245a72490_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000025245a72490_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025245a72e90_0, 0, 32;
    %jmp T_27.9;
T_27.1 ;
    %load/vec4 v0000025245a72490_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000025245a72490_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025245a72e90_0, 0, 32;
    %jmp T_27.9;
T_27.2 ;
    %load/vec4 v0000025245a72490_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000025245a72490_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025245a72e90_0, 0, 32;
    %jmp T_27.9;
T_27.3 ;
    %load/vec4 v0000025245a72490_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000025245a72490_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025245a72490_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025245a72e90_0, 0, 32;
    %jmp T_27.9;
T_27.4 ;
    %load/vec4 v0000025245a72490_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0000025245a72490_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025245a72490_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025245a72490_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025245a72490_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000025245a72e90_0, 0, 32;
    %jmp T_27.9;
T_27.5 ;
    %load/vec4 v0000025245a72490_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000025245a72e90_0, 0, 32;
    %jmp T_27.9;
T_27.6 ;
    %load/vec4 v0000025245a72490_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000025245a72e90_0, 0, 32;
    %jmp T_27.9;
T_27.7 ;
    %load/vec4 v0000025245a72490_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0000025245a72490_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025245a72490_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025245a72490_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025245a72490_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000025245a72e90_0, 0, 32;
    %jmp T_27.9;
T_27.9 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000252458fe870;
T_28 ;
    %wait E_0000025245a13910;
    %load/vec4 v0000025245a7bc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025245a7b6f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025245a71950_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000025245a7b6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %jmp T_28.8;
T_28.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000025245a7b6f0_0, 0;
    %jmp T_28.8;
T_28.3 ;
    %load/vec4 v0000025245a7c410_0;
    %assign/vec4 v0000025245a7c690_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025245a719f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000025245a71b30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025245a71950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025245a7c4b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000025245a7b6f0_0, 0;
    %jmp T_28.8;
T_28.4 ;
    %load/vec4 v0000025245a7cf50_0;
    %assign/vec4 v0000025245a7d130_0, 0;
    %load/vec4 v0000025245a7c690_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0000025245a7be70_0, 0;
    %load/vec4 v0000025245a7c690_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000025245a7ca50_0, 0;
    %load/vec4 v0000025245a7c690_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000025245a7c190_0, 0;
    %load/vec4 v0000025245a7c690_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000025245a7d090_0, 0;
    %load/vec4 v0000025245a7c690_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0000025245a7cc30_0, 0;
    %load/vec4 v0000025245a7c690_0;
    %parti/s 7, 25, 6;
    %assign/vec4 v0000025245a7bdd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025245a719f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025245a71b30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025245a71950_0, 0;
    %load/vec4 v0000025245a7d4f0_0;
    %load/vec4 v0000025245a7bbf0_0;
    %add;
    %assign/vec4 v0000025245a7bb50_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000025245a7b6f0_0, 0;
    %jmp T_28.8;
T_28.5 ;
    %load/vec4 v0000025245a7be70_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_28.11, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_28.12, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_28.14, 6;
    %jmp T_28.15;
T_28.9 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025245a719f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025245a71b30_0, 0;
    %load/vec4 v0000025245a7ca50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.23, 6;
    %jmp T_28.24;
T_28.16 ;
    %load/vec4 v0000025245a7bdd0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_28.25, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.26, 8;
T_28.25 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_28.26, 8;
 ; End of false expr.
    %blend;
T_28.26;
    %assign/vec4 v0000025245a71950_0, 0;
    %jmp T_28.24;
T_28.17 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000025245a71950_0, 0;
    %jmp T_28.24;
T_28.18 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000025245a71950_0, 0;
    %jmp T_28.24;
T_28.19 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000025245a71950_0, 0;
    %jmp T_28.24;
T_28.20 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000025245a71950_0, 0;
    %jmp T_28.24;
T_28.21 ;
    %load/vec4 v0000025245a7bdd0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_28.27, 8;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_28.28, 8;
T_28.27 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_28.28, 8;
 ; End of false expr.
    %blend;
T_28.28;
    %assign/vec4 v0000025245a71950_0, 0;
    %jmp T_28.24;
T_28.22 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000025245a71950_0, 0;
    %jmp T_28.24;
T_28.23 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000025245a71950_0, 0;
    %jmp T_28.24;
T_28.24 ;
    %pop/vec4 1;
    %jmp T_28.15;
T_28.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025245a719f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025245a71b30_0, 0;
    %load/vec4 v0000025245a7ca50_0;
    %assign/vec4 v0000025245a71950_0, 0;
    %jmp T_28.15;
T_28.11 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025245a719f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025245a71b30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025245a71950_0, 0;
    %jmp T_28.15;
T_28.12 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025245a719f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025245a71b30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025245a71950_0, 0;
    %jmp T_28.15;
T_28.13 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025245a719f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025245a71b30_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000025245a71950_0, 0;
    %jmp T_28.15;
T_28.14 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025245a719f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000025245a71b30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025245a71950_0, 0;
    %jmp T_28.15;
T_28.15 ;
    %pop/vec4 1;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000025245a7b6f0_0, 0;
    %jmp T_28.8;
T_28.6 ;
    %load/vec4 v0000025245a7be70_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_28.29, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_28.30, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_28.31, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_28.32, 6;
    %jmp T_28.33;
T_28.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025245a7cff0_0, 0;
    %jmp T_28.33;
T_28.30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025245a7cff0_0, 0;
    %jmp T_28.33;
T_28.31 ;
    %load/vec4 v0000025245a7ca50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.35, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.36, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.37, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.38, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.39, 6;
    %vpi_call/w 4 218 "$warning", "value is unhandled for priority or unique case statement" {0 0 0};
    %jmp T_28.40;
T_28.34 ;
    %load/vec4 v0000025245a7b790_0;
    %assign/vec4 v0000025245a7c4b0_0, 0;
    %jmp T_28.40;
T_28.35 ;
    %load/vec4 v0000025245a7b790_0;
    %nor/r;
    %assign/vec4 v0000025245a7c4b0_0, 0;
    %jmp T_28.40;
T_28.36 ;
    %load/vec4 v0000025245a718b0_0;
    %assign/vec4 v0000025245a7c4b0_0, 0;
    %jmp T_28.40;
T_28.37 ;
    %load/vec4 v0000025245a718b0_0;
    %nor/r;
    %assign/vec4 v0000025245a7c4b0_0, 0;
    %jmp T_28.40;
T_28.38 ;
    %load/vec4 v0000025245a71db0_0;
    %assign/vec4 v0000025245a7c4b0_0, 0;
    %jmp T_28.40;
T_28.39 ;
    %load/vec4 v0000025245a71db0_0;
    %nor/r;
    %assign/vec4 v0000025245a7c4b0_0, 0;
    %jmp T_28.40;
T_28.40 ;
    %pop/vec4 1;
    %load/vec4 v0000025245a7c4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.41, 8;
    %load/vec4 v0000025245a7bb50_0;
    %assign/vec4 v0000025245a7d130_0, 0;
T_28.41 ;
    %jmp T_28.33;
T_28.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025245a7c4b0_0, 0;
    %load/vec4 v0000025245a7d4f0_0;
    %load/vec4 v0000025245a7bbf0_0;
    %add;
    %assign/vec4 v0000025245a7d130_0, 0;
    %jmp T_28.33;
T_28.33 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000025245a7b6f0_0, 0;
    %jmp T_28.8;
T_28.7 ;
    %load/vec4 v0000025245a7be70_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_28.43, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_28.44, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_28.45, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_28.46, 6;
    %jmp T_28.47;
T_28.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025245a7d1d0_0, 0;
    %load/vec4 v0000025245a7cf50_0;
    %assign/vec4 v0000025245a7d450_0, 0;
    %jmp T_28.47;
T_28.44 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025245a7d1d0_0, 0;
    %load/vec4 v0000025245a7cf50_0;
    %assign/vec4 v0000025245a7d450_0, 0;
    %jmp T_28.47;
T_28.45 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025245a7d1d0_0, 0;
    %load/vec4 v0000025245a7cb90_0;
    %assign/vec4 v0000025245a7d450_0, 0;
    %jmp T_28.47;
T_28.46 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025245a7d1d0_0, 0;
    %load/vec4 v0000025245a7cf50_0;
    %assign/vec4 v0000025245a7d450_0, 0;
    %jmp T_28.47;
T_28.47 ;
    %pop/vec4 1;
    %load/vec4 v0000025245a7d130_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_28.48, 6;
    %load/vec4 v0000025245a7d4f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000025245a7d4f0_0, 0;
    %jmp T_28.49;
T_28.48 ;
    %load/vec4 v0000025245a7d130_0;
    %assign/vec4 v0000025245a7d4f0_0, 0;
T_28.49 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000025245a7b6f0_0, 0;
    %jmp T_28.8;
T_28.8 ;
    %pop/vec4 1;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00000252458fe6e0;
T_29 ;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0000025245a7d4f0_0, 0, 32;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0000025245a7d130_0, 0, 32;
    %delay 1000, 0;
    %end;
    .thread T_29;
    .scope S_00000252458fe6e0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a7d270_0, 0, 1;
T_30.0 ;
    %delay 5000, 0;
    %load/vec4 v0000025245a7d270_0;
    %inv;
    %store/vec4 v0000025245a7d270_0, 0, 1;
    %jmp T_30.0;
T_30.1 ;
    %end;
    .thread T_30;
    .scope S_00000252458fe6e0;
T_31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025245a7ccd0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025245a7ccd0_0, 0, 1;
    %vpi_call/w 3 30 "$display", "=== Starting RV32I Processor Test ===" {0 0 0};
    %vpi_call/w 3 31 "$display", "Time\011PC\011\011Instruction\011State" {0 0 0};
    %vpi_call/w 3 32 "$display", "----------------------------------------" {0 0 0};
    %delay 2000000, 0;
    %vpi_call/w 3 37 "$display", "----------------------------------------" {0 0 0};
    %vpi_call/w 3 38 "$display", "Test completed at time %0t", $time {0 0 0};
    %vpi_call/w 3 39 "$finish" {0 0 0};
    %end;
    .thread T_31;
    .scope S_00000252458fe6e0;
T_32 ;
    %wait E_0000025245a13910;
    %load/vec4 v0000025245a7ccd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %vpi_call/w 3 45 "$display", "%0t\011%h\011%h\011%d", $time, v0000025245a7d4f0_0, v0000025245a7c690_0, v0000025245a7b6f0_0 {0 0 0};
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_00000252458fe6e0;
T_33 ;
    %wait E_0000025245a13910;
    %load/vec4 v0000025245a7ccd0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.2, 9;
    %load/vec4 v0000025245a7b6f0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0000025245a7d1d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.5, 9;
    %load/vec4 v0000025245a7cc30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_33.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.3, 8;
    %vpi_call/w 3 53 "$display", "  REG WRITE: x%d = %h", v0000025245a7cc30_0, v0000025245a7d450_0 {0 0 0};
T_33.3 ;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "top_tb.sv";
    "top.sv";
    "memory.sv";
    "register_file.sv";
    "alu.sv";
    "imm_gen.sv";
