
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 382.555 ; gain = 44.656
Command: synth_design -top top -part xc7k325tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg676-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26428
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/vivado2022_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'clkout0', assumed default net type 'wire' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/my_clk_gen.v:137]
INFO: [Synth 8-11241] undeclared symbol 'clkout1', assumed default net type 'wire' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/my_clk_gen.v:139]
INFO: [Synth 8-11241] undeclared symbol 'clkout2', assumed default net type 'wire' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/my_clk_gen.v:141]
INFO: [Synth 8-11241] undeclared symbol 'clkout3', assumed default net type 'wire' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/my_clk_gen.v:143]
WARNING: [Synth 8-6901] identifier 'DATA_BITS' is used before its declaration [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/parallel2serial.v:10]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1250.020 ; gain = 407.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/top.v:8]
INFO: [Synth 8-6157] synthesizing module 'clk_diff' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/clk_diff.v:7]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [D:/vivado2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71834]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [D:/vivado2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71834]
INFO: [Synth 8-6155] done synthesizing module 'clk_diff' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/clk_diff.v:7]
INFO: [Synth 8-6157] synthesizing module 'my_clk_gen' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/my_clk_gen.v:72]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/vivado2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [D:/vivado2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/vivado2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/vivado2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'my_clk_gen' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/my_clk_gen.v:72]
INFO: [Synth 8-6157] synthesizing module 'btn_scan' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/btn_scan.v:8]
	Parameter CLK_FREQ bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_scan' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/btn_scan.v:8]
INFO: [Synth 8-6157] synthesizing module 'display' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/display.v:7]
INFO: [Synth 8-6157] synthesizing module 'parallel2serial' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/parallel2serial.v:7]
	Parameter P_CLK_FREQ bound to: 25 - type: integer 
	Parameter S_CLK_FREQ bound to: 20 - type: integer 
	Parameter DATA_BITS bound to: 16 - type: integer 
	Parameter CODE_ENDIAN bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/parallel2serial.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/parallel2serial.v:99]
INFO: [Synth 8-6155] done synthesizing module 'parallel2serial' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/parallel2serial.v:7]
INFO: [Synth 8-6157] synthesizing module 'parallel2serial__parameterized0' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/parallel2serial.v:7]
	Parameter P_CLK_FREQ bound to: 25 - type: integer 
	Parameter S_CLK_FREQ bound to: 20 - type: integer 
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter CODE_ENDIAN bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/parallel2serial.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/parallel2serial.v:99]
INFO: [Synth 8-6155] done synthesizing module 'parallel2serial__parameterized0' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/parallel2serial.v:7]
INFO: [Synth 8-6155] done synthesizing module 'display' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/display.v:7]
INFO: [Synth 8-6157] synthesizing module 'RV32core' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/RV32core.v:4]
INFO: [Synth 8-6157] synthesizing module 'debug_clk' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/fix/fix.v:50]
INFO: [Synth 8-6155] done synthesizing module 'debug_clk' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/fix/fix.v:50]
INFO: [Synth 8-6157] synthesizing module 'REG32' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/REG32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'REG32' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/REG32.v:3]
INFO: [Synth 8-6157] synthesizing module 'add_32' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/add_32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'add_32' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/add_32.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX2T1_32' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/MUX2T1_32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MUX2T1_32' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/MUX2T1_32.v:3]
INFO: [Synth 8-6157] synthesizing module 'ROM_D' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/fix/ROM_D.v:3]
INFO: [Synth 8-3876] $readmem data file 'E:/Arch/Lab1/rom.hex' is read successfully [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/fix/ROM_D.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ROM_D' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/fix/ROM_D.v:3]
INFO: [Synth 8-6157] synthesizing module 'REG_IF_ID' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_IF_ID.v:3]
INFO: [Synth 8-6155] done synthesizing module 'REG_IF_ID' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_IF_ID.v:3]
INFO: [Synth 8-6157] synthesizing module 'CtrlUnit' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/CtrlUnit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CtrlUnit' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/CtrlUnit.v:4]
INFO: [Synth 8-6157] synthesizing module 'Regs' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/Regs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Regs' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/Regs.v:3]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/ImmGen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/ImmGen.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX4T1_32' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/MUX4T1_32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MUX4T1_32' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/MUX4T1_32.v:3]
INFO: [Synth 8-6157] synthesizing module 'cmp_32' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/cmp_32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cmp_32' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/common/cmp_32.v:3]
INFO: [Synth 8-6157] synthesizing module 'HazardDetectionUnit' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/HazardDetectionUnit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetectionUnit' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/HazardDetectionUnit.v:3]
INFO: [Synth 8-6157] synthesizing module 'REG_ID_EX' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_ID_EX.v:3]
INFO: [Synth 8-6155] done synthesizing module 'REG_ID_EX' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_ID_EX.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'REG_EX_MEM' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_EX_MEM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'REG_EX_MEM' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_EX_MEM.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM_B' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/fix/RAM_B.v:3]
INFO: [Synth 8-3876] $readmem data file 'E:/Arch/Lab1/ram.hex' is read successfully [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/fix/RAM_B.v:15]
INFO: [Synth 8-6155] done synthesizing module 'RAM_B' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/fix/RAM_B.v:3]
INFO: [Synth 8-6157] synthesizing module 'REG_MEM_WB' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_MEM_WB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'REG_MEM_WB' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_MEM_WB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32core' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/RV32core.v:4]
INFO: [Synth 8-6157] synthesizing module 'VGA_TESTP' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/VGATEST.v:21]
INFO: [Synth 8-6157] synthesizing module 'Code2Inst' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/Code2Inst.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/Code2Inst.v:60]
INFO: [Synth 8-226] default block is never used [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/Code2Inst.v:80]
INFO: [Synth 8-6155] done synthesizing module 'Code2Inst' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/Code2Inst.v:2]
INFO: [Synth 8-226] default block is never used [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/VGATEST.v:167]
INFO: [Synth 8-226] default block is never used [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/VGATEST.v:206]
INFO: [Synth 8-6157] synthesizing module 'FONT8_16' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/Font816.v:2]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S1' [D:/vivado2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:125548]
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111101000000110000001100110011011110110000001100000011010010110000001011111100000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000001111110111111111111111111100111110000111111111111111111110110111111111101111110000000000000000000000000000000000000000000000000000100000011100001111100111111101111111011111110111111100110110000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000100000011100001111100111111100111110000111000000100000000000000000000000000000000000000000000000000000000000000000000001111000001100000011000111001111110011111100111001111000011110000011000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000111100000110000001100001111110111111111111111101111110001111000001100000000000000000000000000000000000000000000000000000000000000000000000000000011000001111000011110000011000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b1111111111111111111111111111111111111111111111111110011111000011110000111110011111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000011110001100110010000100100001001100110001111000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b1111111111111111111111111111111111111111110000111001100110111101101111011001100111000011111111111111111111111111111111111111111100000000000000000000000000000000011110001100110011001100110011001100110001111000001100100001101000001110000111100000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000011000000110000111111000011000001111000110011001100110011001100110011000111100000000000000000000000000000000000000000000000000111000001111000001110000001100000011000000110000001100000011111100110011001111110000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000001100000011100110111001110110011101100011011000110110001101100011011111110110001101111111000000000000000000000000000000000000000000000000000110000001100011011011001111001110011100111100110110110001100000011000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000010000000110000001110000011110000111110001111111011111000111100001110000011000000100000000000000000000000000000000000000000000000000000100000011000001110000111100011111011111110001111100001111000001110000001100000001000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000110000011110001111110000110000001100000011000011111100011110000011000000000000000000000000000000000000000000000000000011001100110011000000000011001100110011001100110011001100110011001100110011001100000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000011011000110110001101100011011000110110111101111011011110110111101101101111111000000000000000000000000000000000000000001111100110001100000110000111000011011001100011011000110011011000011100001100000110001100111110000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000011111110111111101111111011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100001100000111100011111100001100000011000000110000111111000111100000110000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000011000000110000001100000011000000110000001100000011000011111100011110000011000000000000000000000000000000000000000000000000000000110000011110001111110000110000001100000011000000110000001100000011000000110000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000001100000001100111111100000110000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000011000001111111001100000001100000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000001111111011000000110000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011001101111111101100110001001000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000111111101111111001111100011111000011100000111000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000111000001110000111110001111100111111101111111000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000001100000000000000110000001100000011000001111000011110000111100000110000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000110011001100110011001100000000000000000000000000000000000000000011011000110110011111110011011000110110001101100111111100110110001101100000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000110000001100001111100110001101000011000000110000001100111110011000000110000101100011001111100000110000001100000000000000000000000000000000000100001101100011001100000001100000001100000001100110001101100001000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000001110110110011001100110011001100110111000111011000111000011011000110110000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000110000001100000011000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000001100000110000011000000110000001100000011000000110000001100000001100000001100000000000000000000000000000000000000000000000000001100000001100000001100000011000000110000001100000011000000110000011000001100000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000110011000111100111111110011110001100110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000110000111111000011000000110000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000011000000011000000110000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000011000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001100000001100000001100000001100000001100000001100000001000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000001111100110001101100011011100110111101101101111011001110110001101100011001111100000000000000000000000000000000000000000000000000011111100001100000011000000110000001100000011000000110000111100000111000000110000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000011111110110001101100000001100000001100000001100000001100000001101100011001111100000000000000000000000000000000000000000000000000011111001100011000000110000001100000011000111100000001100000011011000110011111000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000011110000011000000110000001100111111101100110001101100001111000001110000001100000000000000000000000000000000000000000000000000011111001100011000000110000001100000011011111100110000001100000011000000111111100000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000001111100110001101100011011000110110001101111110011000000110000000110000000111000000000000000000000000000000000000000000000000000001100000011000000110000001100000001100000001100000001100000011011000110111111100000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000001111100110001101100011011000110110001100111110011000110110001101100011001111100000000000000000000000000000000000000000000000000011110000000110000000110000001100000011001111110110001101100011011000110011111000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000110000001100000000000000000000000000000011000000110000000000000000000000000000000000000000000000000000000000000000000001100000001100000011000000000000000000000000000000110000001100000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000110000011000001100000110000011000000011000000011000000011000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000011111100000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000001100000001100000001100000001100000001100000110000011000001100000110000000000000000000000000000000000000000000000000000000000000000110000001100000000000000110000001100000011000000011001100011011000110011111000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000001111100110000001101110011011110110111101101111011000110110001101100011001111100000000000000000000000000000000000000000000000000110001101100011011000110110001101111111011000110110001100110110000111000000100000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000011111100011001100110011001100110011001100111110001100110011001100110011011111100000000000000000000000000000000000000000000000000001111000110011011000010110000001100000011000000110000001100001001100110001111000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000011111000011011000110011001100110011001100110011001100110011001100110110011111000000000000000000000000000000000000000000000000000111111100110011001100010011000000110100001111000011010000110001001100110111111100000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000011110000011000000110000001100000011010000111100001101000011000100110011011111110000000000000000000000000000000000000000000000000001110100110011011000110110001101101111011000000110000001100001001100110001111000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000011000110110001101100011011000110110001101111111011000110110001101100011011000110000000000000000000000000000000000000000000000000001111000001100000011000000110000001100000011000000110000001100000011000001111000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000001111000110011001100110011001100000011000000110000001100000011000000110000011110000000000000000000000000000000000000000000000000111001100110011001100110011011000111100001111000011011000110011001100110111001100000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000011111110011001100110001001100000011000000110000001100000011000000110000011110000000000000000000000000000000000000000000000000000110000111100001111000011110000111100001111011011111111111111111111100111110000110000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000011000110110001101100011011000110110011101101111011111110111101101110011011000110000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110110001101100011011000110011111000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000011110000011000000110000001100000011000000111110001100110011001100110011011111100000000000000000000000000000000000000111000001100011111001101111011010110110001101100011011000110110001101100011011000110011111000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000011100110011001100110011001100110011011000111110001100110011001100110011011111100000000000000000000000000000000000000000000000000011111001100011011000110000001100000110000111000011000001100011011000110011111000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000111100000110000001100000011000000110000001100000011000100110011101101111111111000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110110001101100011011000110110001100000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000011000001111000110011011000011110000111100001111000011110000111100001111000011000000000000000000000000000000000000000000000000011001100110011011111111110110111101101111000011110000111100001111000011110000110000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000011000011110000110110011000111100000110000001100000111100011001101100001111000011000000000000000000000000000000000000000000000000001111000001100000011000000110000001100000111100011001101100001111000011110000110000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000011111111110000111100000101100000001100000001100000001100100001101100001111111111000000000000000000000000000000000000000000000000001111000011000000110000001100000011000000110000001100000011000000110000001111000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000010000001100000111000011100001110000111000011100000110000001000000000000000000000000000000000000000000000000000000000000000001111000000110000001100000011000000110000001100000011000000110000001100001111000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100011001101100001110000001000000000000000000001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000001100000011000000000000000000000000000000000000011101101100110011001100110011000111110000001100011110000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000001111100011001100110011001100110011001100110110001111000011000000110000011100000000000000000000000000000000000000000000000000000011111001100011011000000110000001100000011000110011111000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000001110110110011001100110011001100110011000110110000111100000011000000110000011100000000000000000000000000000000000000000000000000011111001100011011000000110000001111111011000110011111000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000011110000011000000110000001100000011000001111000001100000011001000110110000111000000000000000000000000000011110001100110000001100011111001100110011001100110011001100110011001100011101100000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000011100110011001100110011001100110011001100111011001101100011000000110000011100000000000000000000000000000000000000000000000000000001111000001100000011000000110000001100000011000001110000000000000011000000110000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000111100011001100110011000000110000001100000011000000110000001100000011000001110000000000000011000000110000000000000000000000000000000000000000000000000111001100110011001101100011110000111100001101100011001100110000001100000111000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000111100000110000001100000011000000110000001100000011000000110000001100000111000000000000000000000000000000000000000000000000000110110111101101111011011110110111101101111111111111001100000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000001100110011001100110011001100110011001100110011011011100000000000000000000000000000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110011111000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000011110000011000000110000001111100011001100110011001100110011001100110011011011100000000000000000000000000000000000000000000000000000111100000110000001100011111001100110011001100110011001100110011001100011101100000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000011110000011000000110000001100000011001100111011011011100000000000000000000000000000000000000000000000000000000000000000000000000011111001100011000001100001110000110000011000110011111000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000011100001101100011000000110000001100000011000011111100001100000011000000010000000000000000000000000000000000000000000000000000011101101100110011001100110011001100110011001100110011000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000011000001111000110011011000011110000111100001111000011000000000000000000000000000000000000000000000000000000000000000000000000011001101111111111011011110110111100001111000011110000110000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000011000011011001100011110000011000001111000110011011000011000000000000000000000000000000000000000000000000111110000000110000000110011111101100011011000110110001101100011011000110110001100000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000011111110110001100110000000110000000110001100110011111110000000000000000000000000000000000000000000000000000000000000000000000000000011100001100000011000000110000001100001110000000110000001100000011000000011100000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000011000000110000001100000011000000110000000000000011000000110000001100000011000000000000000000000000000000000000000000000000000011100000001100000011000000110000001100000001110000110000001100000011000011100000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101110001110110000000000000000000000000000000000000000000000000000000001111111011000110110001101100011001101100001110000001000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S1' (0#1) [D:/vivado2022_2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:125548]
INFO: [Synth 8-6155] done synthesizing module 'FONT8_16' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/Font816.v:2]
INFO: [Synth 8-6157] synthesizing module 'vga' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/vga.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/vga.v:1]
INFO: [Synth 8-6155] done synthesizing module 'VGA_TESTP' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/VGATEST.v:21]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/top.v:8]
WARNING: [Synth 8-7137] Register A_EX_reg in module REG_ID_EX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_ID_EX.v:66]
WARNING: [Synth 8-7137] Register B_EX_reg in module REG_ID_EX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_ID_EX.v:67]
WARNING: [Synth 8-7137] Register Imm32_EX_reg in module REG_ID_EX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_ID_EX.v:68]
WARNING: [Synth 8-7137] Register ALUSrc_A_EX_reg in module REG_ID_EX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_ID_EX.v:72]
WARNING: [Synth 8-7137] Register ALUSrc_B_EX_reg in module REG_ID_EX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_ID_EX.v:73]
WARNING: [Synth 8-7137] Register ALUC_EX_reg in module REG_ID_EX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_ID_EX.v:74]
WARNING: [Synth 8-7137] Register DatatoReg_EX_reg in module REG_ID_EX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_ID_EX.v:75]
WARNING: [Synth 8-7137] Register u_b_h_w_EX_reg in module REG_ID_EX has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_ID_EX.v:78]
WARNING: [Synth 8-7137] Register ALUO_MEM_reg in module REG_EX_MEM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_EX_MEM.v:42]
WARNING: [Synth 8-7137] Register Datao_MEM_reg in module REG_EX_MEM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_EX_MEM.v:43]
WARNING: [Synth 8-7137] Register DatatoReg_MEM_reg in module REG_EX_MEM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_EX_MEM.v:44]
WARNING: [Synth 8-7137] Register u_b_h_w_MEM_reg in module REG_EX_MEM has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_EX_MEM.v:48]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "data_reg" dissolved into registers
WARNING: [Synth 8-7137] Register ALUO_WB_reg in module REG_MEM_WB has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_MEM_WB.v:32]
WARNING: [Synth 8-7137] Register MDR_WB_reg in module REG_MEM_WB has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_MEM_WB.v:33]
WARNING: [Synth 8-7137] Register DatatoReg_WB_reg in module REG_MEM_WB has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/REG_MEM_WB.v:36]
WARNING: [Synth 8-3848] Net Test_signal in module/entity RV32core does not have driver. [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/core/RV32core.v:162]
WARNING: [Synth 8-7129] Port MEM_Addr[31] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[30] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[29] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[28] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[27] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[26] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[25] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[24] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[23] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[22] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[21] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[20] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[19] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[18] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[17] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[16] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[15] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[14] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[13] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[12] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[11] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[10] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[9] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[1] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Addr[0] in module VGA_TESTP is either unconnected or has no load
WARNING: [Synth 8-7129] Port flush in module REG_EX_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[6] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[5] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[4] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[3] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[2] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[1] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_field[0] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[24] in module CtrlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[23] in module CtrlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[22] in module CtrlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[21] in module CtrlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[20] in module CtrlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[19] in module CtrlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[18] in module CtrlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[17] in module CtrlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[16] in module CtrlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[15] in module CtrlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[11] in module CtrlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[10] in module CtrlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[9] in module CtrlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[8] in module CtrlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst[7] in module CtrlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_en in module debug_clk is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_step in module debug_clk is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_addr[6] in module RV32core is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupter in module RV32core is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 1376.629 ; gain = 534.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 1376.629 ; gain = 534.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 1376.629 ; gain = 534.348
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1376.629 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Arch/Lab1/Lab1.srcs/constrs_1/imports/constraint_sources/constraint.xdc]
Finished Parsing XDC File [E:/Arch/Lab1/Lab1.srcs/constrs_1/imports/constraint_sources/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Arch/Lab1/Lab1.srcs/constrs_1/imports/constraint_sources/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1458.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 
  RAMB16_S1 => RAMB18E1: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1458.227 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/vivado2022_2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 1458.227 ; gain = 615.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 1458.227 ; gain = 615.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 1458.227 ; gain = 615.945
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'btn_x_reg' in module 'btn_scan'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'parallel2serial'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'parallel2serial__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                           000001 |                            00000
*
                  iSTATE |                           000010 |                            11110
                 iSTATE0 |                           000100 |                            11101
                 iSTATE1 |                           001000 |                            11011
                 iSTATE2 |                           010000 |                            10111
                 iSTATE3 |                           100000 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'btn_x_reg' using encoding 'one-hot' in module 'btn_scan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0001 |                              000
                 S_CLEAR |                             0010 |                              001
                  S_WORK |                             0100 |                              010
                  S_DONE |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'parallel2serial'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              000
                 S_CLEAR |                               01 |                              001
                  S_WORK |                               10 |                              010
                  S_DONE |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'parallel2serial__parameterized0'
WARNING: [Synth 8-327] inferring latch for variable 'inst_reg' [E:/Arch/Lab1/Lab1.srcs/sources_1/imports/design_sources/auxillary/Code2Inst.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 1458.227 ; gain = 615.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 13    
	   3 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 64    
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               32 Bit    Registers := 52    
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 129   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---RAMs : 
	              128 Bit	(4 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 2     
	   4 Input  152 Bit        Muxes := 5     
	   2 Input  152 Bit        Muxes := 10    
	  11 Input  152 Bit        Muxes := 5     
	   3 Input  152 Bit        Muxes := 5     
	   4 Input  151 Bit        Muxes := 5     
	   2 Input  151 Bit        Muxes := 5     
	   2 Input  116 Bit        Muxes := 5     
	   4 Input   65 Bit        Muxes := 1     
	   4 Input   57 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 13    
	  82 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   4 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   5 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 211   
	   3 Input    8 Bit        Muxes := 52    
	   2 Input    7 Bit        Muxes := 71    
	  16 Input    7 Bit        Muxes := 8     
	   6 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	  16 Input    4 Bit        Muxes := 8     
	   3 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 42    
	  14 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port SW[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module top is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (inst_reg[151]) is unused and will be removed from module Code2Inst.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:40 . Memory (MB): peak = 1665.348 ; gain = 823.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|VGA_TESTP   | strdata    | 32x49         | LUT            | 
|top         | strdata    | 32x49         | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------+-----------+----------------------+-------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives  | 
+------------+--------------+-----------+----------------------+-------------+
|top         | data_buf_reg | Implied   | 4 x 32               | RAM32M x 6  | 
+------------+--------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:47 . Memory (MB): peak = 1665.348 ; gain = 823.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:52 . Memory (MB): peak = 1665.348 ; gain = 823.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------+-----------+----------------------+-------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives  | 
+------------+--------------+-----------+----------------------+-------------+
|top         | data_buf_reg | Implied   | 4 x 32               | RAM32M x 6  | 
+------------+--------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:01:59 . Memory (MB): peak = 1665.348 ; gain = 823.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1676.363 ; gain = 834.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:02:07 . Memory (MB): peak = 1676.363 ; gain = 834.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:02:09 . Memory (MB): peak = 1676.363 ; gain = 834.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:02:09 . Memory (MB): peak = 1676.363 ; gain = 834.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:02:10 . Memory (MB): peak = 1676.363 ; gain = 834.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:02:10 . Memory (MB): peak = 1676.363 ; gain = 834.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | DISPLAY/P2S_SEG/buff_reg[61] | 6      | 7     | YES          | NO                 | YES               | 7      | 0       | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |    10|
|2     |CARRY4     |    74|
|3     |LUT1       |    18|
|4     |LUT2       |   445|
|5     |LUT3       |   792|
|6     |LUT4       |   660|
|7     |LUT5       |  1218|
|8     |LUT6       |  7528|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |   906|
|11    |MUXF8      |   285|
|12    |RAM32M     |     5|
|13    |RAM32X1D   |     2|
|14    |RAMB16_S1  |     1|
|15    |SRL16E     |     7|
|16    |FDCE       |  1144|
|17    |FDRE       |  1678|
|18    |FDSE       |    36|
|19    |LDC        |   315|
|20    |LDCP       |    75|
|21    |LDP        |   235|
|22    |IBUF       |    14|
|23    |IBUFGDS    |     1|
|24    |OBUF       |    25|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:02:10 . Memory (MB): peak = 1676.363 ; gain = 834.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:02:04 . Memory (MB): peak = 1676.363 ; gain = 752.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:02:10 . Memory (MB): peak = 1676.363 ; gain = 834.082
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1676.363 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1900 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1676.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 634 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 
  LDC => LDCE: 315 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 75 instances
  LDP => LDPE: 235 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAMB16_S1 => RAMB18E1: 1 instance 

Synth Design complete, checksum: b829a218
INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:02:48 . Memory (MB): peak = 1676.363 ; gain = 1293.809
INFO: [Common 17-1381] The checkpoint 'E:/Arch/Lab1/Lab1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 23 15:30:22 2024...
