#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001cba9219fa0 .scope module, "crc" "crc" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_valid";
    .port_info 3 /INPUT 1 "start";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 1 "crc_ready";
    .port_info 6 /OUTPUT 8 "crc_out";
P_000001cba921a130 .param/l "bits" 0 2 3, +C4<00000000000000000000000000001000>;
P_000001cba921a168 .param/l "init" 0 2 5, C4<11111111>;
P_000001cba921a1a0 .param/l "poly" 0 2 4, C4<00110011>;
P_000001cba921a1d8 .param/l "refin" 0 2 6, +C4<00000000000000000000000000000000>;
P_000001cba921a210 .param/l "refout" 0 2 7, +C4<00000000000000000000000000000000>;
P_000001cba921a248 .param/l "xorout" 0 2 8, C4<00000000>;
L_000001cba9273678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cba9273290_0 .net/2s *"_ivl_0", 31 0, L_000001cba9273678;  1 drivers
o000001cba92242f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001cba9273330_0 .net "clk", 0 0, o000001cba92242f8;  0 drivers
v000001cba9272e30_0 .net "crc_next", 7 0, v000001cba9272480_0;  1 drivers
v000001cba9272750_0 .var "crc_out", 7 0;
v000001cba92733d0_0 .var "crc_ready", 0 0;
v000001cba9273470_0 .var "crc_reg", 7 0;
o000001cba92240b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001cba92730b0_0 .net "data_in", 7 0, o000001cba92240b8;  0 drivers
v000001cba92731f0_0 .var "data_processed", 0 0;
o000001cba92243b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001cba92727f0_0 .net "data_valid", 0 0, o000001cba92243b8;  0 drivers
o000001cba92243e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001cba9272f70_0 .net "rst_n", 0 0, o000001cba92243e8;  0 drivers
o000001cba9224418 .functor BUFZ 1, C4<z>; HiZ drive
v000001cba9272a70_0 .net "start", 0 0, o000001cba9224418;  0 drivers
E_000001cba920a580/0 .event negedge, v000001cba9272f70_0;
E_000001cba920a580/1 .event posedge, v000001cba9273330_0;
E_000001cba920a580 .event/or E_000001cba920a580/0, E_000001cba920a580/1;
L_000001cba9272cf0 .part L_000001cba9273678, 0, 1;
S_000001cba91e2d60 .scope function.vec4.s8, "reflect" "reflect" 2 33, 2 33 0, S_000001cba9219fa0;
 .timescale 0 0;
v000001cba91e3480_0 .var "data", 7 0;
v000001cba91e36a0_0 .var/i "i", 31 0;
; Variable reflect is vec4 return value of scope S_000001cba91e2d60
TD_crc.reflect ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to reflect (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cba91e36a0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001cba91e36a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %retload/vec4 0; Load reflect (draw_signal_vec4)
    %load/vec4 v000001cba91e3480_0;
    %load/vec4 v000001cba91e36a0_0;
    %part/s 1;
    %pad/u 8;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v000001cba91e36a0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %ret/vec4 0, 0, 8;  Assign to reflect (store_vec4_to_lval)
    %load/vec4 v000001cba91e36a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cba91e36a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001cba91e2f90 .scope module, "uut" "crc_process_byte" 2 25, 3 1 0, S_000001cba9219fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "refin_in";
    .port_info 1 /INPUT 8 "byte_in";
    .port_info 2 /INPUT 8 "crc_in";
    .port_info 3 /OUTPUT 8 "crc_out";
P_000001cba91e3330 .param/l "bits" 0 3 2, +C4<00000000000000000000000000001000>;
P_000001cba91e3368 .param/l "poly" 0 3 3, C4<00110011>;
v000001cba92722a0_0 .net "byte_in", 7 0, o000001cba92240b8;  alias, 0 drivers
v000001cba9272340_0 .var "byte_reg", 7 0;
v000001cba92723e0_0 .net "crc_in", 7 0, v000001cba9273470_0;  1 drivers
v000001cba9272480_0 .var "crc_out", 7 0;
v000001cba9272520_0 .var "crc_reg", 7 0;
v000001cba92725c0_0 .var/i "i", 31 0;
v000001cba92726b0_0 .net "refin_in", 0 0, L_000001cba9272cf0;  1 drivers
E_000001cba920acc0/0 .event anyedge, v000001cba92726b0_0, v000001cba92722a0_0, v000001cba92723e0_0, v000001cba9272340_0;
E_000001cba920acc0/1 .event anyedge, v000001cba9272520_0;
E_000001cba920acc0 .event/or E_000001cba920acc0/0, E_000001cba920acc0/1;
S_000001cba9272070 .scope function.vec4.s8, "reflect" "reflect" 3 34, 3 34 0, S_000001cba91e2f90;
 .timescale 0 0;
v000001cba9214a80_0 .var "data", 7 0;
v000001cba91e3120_0 .var/i "i", 31 0;
; Variable reflect is vec4 return value of scope S_000001cba9272070
TD_crc.uut.reflect ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to reflect (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cba91e3120_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001cba91e3120_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %retload/vec4 0; Load reflect (draw_signal_vec4)
    %load/vec4 v000001cba9214a80_0;
    %load/vec4 v000001cba91e3120_0;
    %part/s 1;
    %pad/u 8;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v000001cba91e3120_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %ret/vec4 0, 0, 8;  Assign to reflect (store_vec4_to_lval)
    %load/vec4 v000001cba91e3120_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cba91e3120_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_000001cba91e2f90;
T_2 ;
    %wait E_000001cba920acc0;
    %load/vec4 v000001cba92726b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v000001cba92722a0_0;
    %store/vec4 v000001cba9214a80_0, 0, 8;
    %callf/vec4 TD_crc.uut.reflect, S_000001cba9272070;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v000001cba92722a0_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v000001cba9272340_0, 0, 8;
    %load/vec4 v000001cba92723e0_0;
    %load/vec4 v000001cba9272340_0;
    %xor;
    %store/vec4 v000001cba9272520_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cba9272480_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cba92725c0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001cba92725c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v000001cba9272520_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001cba9272520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 51, 0, 8;
    %xor;
    %pushi/vec4 255, 0, 8;
    %and;
    %store/vec4 v000001cba9272520_0, 0, 8;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001cba9272520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 255, 0, 8;
    %and;
    %store/vec4 v000001cba9272520_0, 0, 8;
T_2.5 ;
    %load/vec4 v000001cba92725c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cba92725c0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %load/vec4 v000001cba9272520_0;
    %store/vec4 v000001cba9272480_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001cba9219fa0;
T_3 ;
    %wait E_000001cba920a580;
    %load/vec4 v000001cba9272f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000001cba9273470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cba92733d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cba9272750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cba92731f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001cba9272a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000001cba9273470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cba92733d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cba92731f0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001cba92727f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001cba9272e30_0;
    %assign/vec4 v000001cba9273470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cba92733d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cba92731f0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001cba92731f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.9, 10;
    %load/vec4 v000001cba92727f0_0;
    %nor/r;
    %and;
T_3.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v000001cba92733d0_0;
    %nor/r;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v000001cba9273470_0;
    %pushi/vec4 0, 0, 8;
    %xor;
    %pushi/vec4 255, 0, 8;
    %and;
    %assign/vec4 v000001cba9272750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cba92733d0_0, 0;
T_3.6 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "crc.v";
    "./crc_process_byte.v";
