# This makefile is a template and not yet complete
VERILOG_SOURCES = ../rtl/ip_codma_pkg.sv  ../rtl/ip_codma_crc.sv  ../rtl/ip_codma_interfaces_verilator.sv  ../rtl/ip_codma_main_machine.sv  ../rtl/ip_codma_rd_machine.sv  ../rtl/ip_codma_wr_machine.sv ../rtl/ip_codma_top.sv

TOP = ip_codma_top  

MODULE = testbench  

# Verilator options for compilation and simulation
SIM = verilator
VERILATOR_ARGS = --cc --exe --build --top-module $(TOP)

# Path to your Python testbench
TESTBENCH = freerun_testbench.py

run:
    $(SIM) $(VERILATOR_ARGS) $(TESTBENCH)
    make -C obj_dir -j -f V$(TOP).mk V$(TOP)
