---
content_type: page
description: The calendar provides the schedule of lectures, assignments, and handouts
  for the course. After the second quiz, the lectures and recitations are discontinued.
  The remainder of the sessions involve labs and project presentations by students
  in the course.
learning_resource_types: []
ocw_type: CourseSection
title: Calendar
uid: e95416ec-d871-2bf1-4806-78f2db4afe4c
---

All lectures (not quizzes) have lecture notes in addition to the handouts listed below.

{{< tableopen >}}
{{< theadopen >}}
{{< tropen >}}
{{< thopen >}}
Day #
{{< thclose >}}
{{< thopen >}}
LEC #
{{< thclose >}}
{{< thopen >}}
Handouts
{{< thclose >}}
{{< thopen >}}
Due
{{< thclose >}}
{{< thopen >}}
Lecture Topics
{{< thclose >}}

{{< trclose >}}

{{< theadclose >}}
{{< tropen >}}
{{< tdopen >}}
1
{{< tdclose >}}
{{< tdopen >}}
1
{{< tdclose >}}
{{< tdopen >}}
First Day Packet includes:

*   General Information
*   Syllabus
*   General Laboratory Information
*   Computer Information
*   Introduction to HP Logic
*   Analyzer
*   Beginner's Guide to WARP
*   PAL Programming
*   Problem Set 1
*   Lab 1
*   Safety Memo
*   Kit Sign-out Form
*   Background Information
*   and Schedule Form


{{< tdclose >}}
{{< tdopen >}}
6.111 Sign-up Sheet
{{< tdclose >}}
{{< tdopen >}}
Introduction, Basic Boolean
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
2
{{< tdclose >}}
{{< tdopen >}}
2
{{< tdclose >}}
{{< tdopen >}}
Gates, Symbols, and Busses Kmap
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Example, Kmaps
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
3
{{< tdclose >}}
{{< tdopen >}}
3
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Gates, Flip Flops, Building Blocks, Counters
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
4
{{< tdclose >}}
{{< tdopen >}}
4
{{< tdclose >}}
{{< tdopen >}}
Negative True and VHDL, PS 1 Solutions, PS 2
{{< tdclose >}}
{{< tdopen >}}
PS 1
{{< tdclose >}}
{{< tdopen >}}
Counters, Finite State, Machines, PALS
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
5
{{< tdclose >}}
{{< tdopen >}}
5
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
VHDL Intro; Entities, Galaxy demo
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
6
{{< tdclose >}}
{{< tdopen >}}
6
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Lab 1
{{< tdclose >}}
{{< tdopen >}}
VHDL Statements
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
7
{{< tdclose >}}
{{< tdopen >}}
7
{{< tdclose >}}
{{< tdopen >}}
Lab 2 (CPLD and 6264 data sheets), PS 3, PS 2 Solutions
{{< tdclose >}}
{{< tdopen >}}
PS 2
{{< tdclose >}}
{{< tdopen >}}
VHDL FSM Example,Timing, Lab 2 assignment
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
8
{{< tdclose >}}
{{< tdopen >}}
8
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Design Procedure,VHDL Packages, Memories
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
9
{{< tdclose >}}
{{< tdopen >}}
9
{{< tdclose >}}
{{< tdopen >}}
Report Guide, Phase II form Checklist, Writing, Style guide
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Writing Phase II, Quiz 1 Review
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
10
{{< tdclose >}}
{{< tdopen >}}
Q1
{{< tdclose >}}
{{< tdopen >}}
QUIZ 1
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
QUIZ 1 (56-154, -169, -191)
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
11
{{< tdclose >}}
{{< tdopen >}}
10
{{< tdclose >}}
{{< tdopen >}}
PS 3 Solutions, PS 4
{{< tdclose >}}
{{< tdopen >}}
PS 3
{{< tdclose >}}
{{< tdopen >}}
VHDL Identifiers, Handshaking, Package examples
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
12
{{< tdclose >}}
{{< tdopen >}}
11
{{< tdclose >}}
{{< tdopen >}}
PS 5, FPGA Module
{{< tdclose >}}
{{< tdopen >}}
Lab 2, Design Check-off
{{< tdclose >}}
{{< tdopen >}}
VHDL Statements, ALU example
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
13
{{< tdclose >}}
{{< tdopen >}}
12
{{< tdclose >}}
{{< tdopen >}}
PS 4 Solutions
{{< tdclose >}}
{{< tdopen >}}
PS 4
{{< tdclose >}}
{{< tdopen >}}
Binary Arithmetic, Control Example (PI controller)
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
14
{{< tdclose >}}
{{< tdopen >}}
13
{{< tdclose >}}
{{< tdopen >}}
Lab 3
{{< tdclose >}}
{{< tdopen >}}
Lab 2, Check-off
{{< tdclose >}}
{{< tdopen >}}
Implementation using multiple FSM's, FLEX10K parts
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
15
{{< tdclose >}}
{{< tdopen >}}
14
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Lab 3 Assignment (demo)
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
16
{{< tdclose >}}
{{< tdopen >}}
15
{{< tdclose >}}
{{< tdopen >}}
PS 5 solutions
{{< tdclose >}}
{{< tdopen >}}
L2 Report, PS 5 due in the lab
{{< tdclose >}}
{{< tdopen >}}
A/D, D/A, Op Amps (demo)
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
17
{{< tdclose >}}
{{< tdopen >}}
16
{{< tdclose >}}
{{< tdopen >}}
Project Information
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Project Kickoff
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
18
{{< tdclose >}}
{{< tdopen >}}
17
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Project Abstracts, Lab 3 Design
{{< tdclose >}}
{{< tdopen >}}
Video 1
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
19
{{< tdclose >}}
{{< tdopen >}}
18
{{< tdclose >}}
{{< tdopen >}}
MC6847 data sheet
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Video 2, Transmission Lines (demo)
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
20
{{< tdclose >}}
{{< tdopen >}}
19
{{< tdclose >}}
{{< tdopen >}}
How to Make Your Project Work
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Encoders, Motors, Quiz 2 Review
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
21
{{< tdclose >}}
{{< tdopen >}}
Q2
{{< tdclose >}}
{{< tdopen >}}
Quiz 2
{{< tdclose >}}
{{< tdopen >}}
Proposal Conferences
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
22
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Lab 3 Check-off
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
23
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Design Conferences
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
25
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Lab 3 Report
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
26
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Project Design Presentations
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
27
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Project Design Presentations
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
28
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Project Design Presentations
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
29
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Project Design Presentations
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
30
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Project Presentations
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
31
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Video-taping the Project Demonstrations
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
32
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Project Reports due
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}

{{< tableclose >}}