-- MIT License
--
-- Copyright (c) 2017 Brandon Dooley - dooleyb1@tcd.ie
--
-- Permission is hereby granted, free of charge, to any person obtaining a copy
-- of this software and associated documentation files (the "Software"), to deal
-- in the Software without restriction, including without limitation the rights
-- to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
-- copies of the Software, and to permit persons to whom the Software is
-- furnished to do so, subject to the following conditions:
--
-- The above copyright notice and this permission notice shall be included in
-- all copies or substantial portions of the Software.
--
-- THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
-- IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
-- FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
-- AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
-- LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
-- OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
-- THE SOFTWARE.
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity mux8_16bit_tb is
--  Port ( );
end mux8_16bit_tb;

architecture Behavioral of mux8_16bit_tb is
    -- declare component to test
    component mux8_16bit is
        Port ( In0, In1, In2, In3, In4, In5, In6, In7 : in std_logic_vector(15 downto 0);
    S0, S1, S2 : in std_logic;
    Z : out std_logic_vector(15 downto 0));
    end component;
    
    -- signals for tests (initialise to 0)
        
        signal In0 : std_logic_vector(15 downto 0):= x"0000";
        signal In1 : std_logic_vector(15 downto 0):= x"0000";
        signal In2 : std_logic_vector(15 downto 0):= x"0000";
        signal In3 : std_logic_vector(15 downto 0):= x"0000";
        signal In4 : std_logic_vector(15 downto 0):= x"0000";
        signal In5 : std_logic_vector(15 downto 0):= x"0000";
        signal In6 : std_logic_vector(15 downto 0):= x"0000";
        signal In7 : std_logic_vector(15 downto 0):= x"0000";
        
        signal S0 : std_logic := '0';
        signal S1 : std_logic := '0';
        signal S2 : std_logic := '0';
        
        signal Z : std_logic_vector(15 downto 0):= x"0000";
        
begin

    -- instantiate component for test, connect ports to internal signals
    UUT: mux8_16bit
    Port map(
        In0 => In0,
        In1 => In1,
        In2 => In2,
        In3 => In3,
        In4 => In4,
        In5 => In5,
        In6 => In6,
        In7 => In7,
        S0 => S0,
        S1 => S1,
        S2 => S2,
        Z => Z
    );
    
    simulation_process :process
    begin
        In0 <= x"00AA";
        In1 <= x"00BB";
        In2 <= x"00CC";
        In3 <= x"00DD";
        In4 <= x"00EE";
        In5 <= x"00FF";
        In6 <= x"0AAA";
        In7 <= x"0BBB";
        
        --Select line 0 and send 0x00AA to output line Z
        S0 <= '0';
        S1 <= '0';
        S2 <= '0';
        wait for 5ns;
        
        --Select line 1 and send 0x00BB to output line Z
        S0 <= '0';
        S1 <= '0';
        S2 <= '1';
        wait for 5ns;
        
        --Select line 2 and send 0x00CC to output line Z
        S0 <= '0';
        S1 <= '1';
        S2 <= '0';
        wait for 5ns;
        
        --Select line 3 and send 0x00DD to output line Z
        S0 <= '0';
        S1 <= '1';
        S2 <= '1';
        wait for 5ns;
 
         --Select line 4 and send 0x00EE to output line Z
        S0 <= '1';
        S1 <= '0';
        S2 <= '0';
        wait for 5ns;
        
        --Select line 5 and send 0x00FF to output line Z
        S0 <= '1';
        S1 <= '0';
        S2 <= '1';
        wait for 5ns; 
       
        --Select line 6 and send 0x0AAA to output line Z
        S0 <= '1';
        S1 <= '1';
        S2 <= '0';
        wait for 5ns;
        
        --Select line 7 and send 0x0BBB to output line Z
        S0 <= '1';
        S1 <= '1';
        S2 <= '1';
        wait for 5ns;
     end process;
    
end Behavioral;
