v 20121123 2
C 47900 44000 1 0 0 asic-nmos-1.sym
{
T 49300 44800 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 48700 44800 5 10 1 1 0 0 1
refdes=M1
T 48700 44600 5 8 1 1 0 0 1
model-name=CMOSN
T 48700 44300 5 8 1 0 0 0 1
w=10u
T 48700 44100 5 8 1 0 0 0 1
l=1u
}
C 47900 46000 1 0 0 asic-pmos-1.sym
{
T 49300 46800 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 48700 46800 5 10 1 1 0 0 1
refdes=M2
T 48700 46600 5 8 1 1 0 0 1
model-name=CMOSP
T 48700 46300 5 8 1 0 0 0 1
w=10u
T 48700 46100 5 8 1 0 0 0 1
l=1u
}
C 48300 48000 1 0 0 vdd-1.sym
C 48400 42700 1 0 0 gnd-1.sym
C 46300 44900 1 270 0 voltage-3.sym
{
T 47000 44700 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 46000 44300 5 10 1 1 0 0 1
refdes=V1
T 46000 44100 5 10 1 1 0 0 1
value=3.3
}
C 46400 42700 1 0 0 gnd-1.sym
N 48500 46000 48500 45000 4
N 48500 44000 48500 43000 4
N 46500 43000 46500 44000 4
N 46500 45500 47500 45500 4
N 47500 44500 47500 46500 4
N 47500 46500 47900 46500 4
N 47500 44500 47900 44500 4
N 48500 47000 48500 48000 4
N 48600 46500 49500 46500 4
N 49500 46500 49500 47500 4
N 49500 47500 48500 47500 4
N 48600 44500 49500 44500 4
N 49500 44500 49500 43500 4
N 49500 43500 48500 43500 4
C 45500 47700 1 0 0 spice-model-1.sym
{
T 45600 48400 5 10 0 1 0 0 1
device=model
T 45600 48300 5 10 1 1 0 0 1
refdes=A1
T 46800 48000 5 10 1 1 0 0 1
model-name=CMOSN
T 46000 47800 5 10 1 1 0 0 1
file=../../models/cmos5u.mod
}
C 45500 46700 1 0 0 spice-model-1.sym
{
T 45600 47400 5 10 0 1 0 0 1
device=model
T 45600 47300 5 10 1 1 0 0 1
refdes=A2
T 46800 47000 5 10 1 1 0 0 1
model-name=CMOSP
T 46000 46800 5 10 1 1 0 0 1
file=../../models/cmos5u.mod
}
N 46500 45500 46500 44900 4
{
T 46000 45400 5 10 1 1 0 0 1
netname=input
}
N 49500 45500 48500 45500 4
{
T 49700 45500 5 10 1 1 0 0 1
netname=output
}
C 50300 47300 1 0 0 vdd-1.sym
C 50400 46100 1 0 0 gnd-1.sym
C 50300 47300 1 270 0 voltage-3.sym
{
T 51000 47100 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 50800 46800 5 10 1 1 0 0 1
refdes=V2
T 50800 46600 5 10 1 1 0 0 1
value=3.3
}
