
---------- Begin Simulation Statistics ----------
final_tick                               588016810000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74839                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701544                       # Number of bytes of host memory used
host_op_rate                                    75088                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8184.84                       # Real time elapsed on the host
host_tick_rate                               71842148                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612545426                       # Number of instructions simulated
sim_ops                                     614583025                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.588017                       # Number of seconds simulated
sim_ticks                                588016810000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.432257                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               80185588                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91711676                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8698049                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        126185979                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10543029                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10736755                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          193726                       # Number of indirect misses.
system.cpu0.branchPred.lookups              160581614                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1064400                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018209                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5771222                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143203243                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14986382                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058514                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       52155457                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580281381                       # Number of instructions committed
system.cpu0.commit.committedOps             581300875                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1083010108                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.536746                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.279050                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    797106553     73.60%     73.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    168331137     15.54%     89.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     45180563      4.17%     93.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     40672404      3.76%     97.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9589126      0.89%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2848409      0.26%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1966943      0.18%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2328591      0.22%     98.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14986382      1.38%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1083010108                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887334                       # Number of function calls committed.
system.cpu0.commit.int_insts                561280899                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179951774                       # Number of loads committed
system.cpu0.commit.membars                    2037597                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037603      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322223593     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180969975     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70916059     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581300875                       # Class of committed instruction
system.cpu0.commit.refs                     251886062                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580281381                       # Number of Instructions Simulated
system.cpu0.committedOps                    581300875                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.005883                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.005883                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            175326937                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2940142                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            79148990                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             649993524                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               469884969                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                438426282                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5779217                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8419080                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3485626                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  160581614                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                117008825                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    626059566                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2323394                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     670469658                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          400                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17412214                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137959                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         458136842                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90728617                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.576016                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1092903031                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.616006                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.919230                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               627422133     57.41%     57.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               341171680     31.22%     88.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                65288937      5.97%     94.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44996250      4.12%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8028254      0.73%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3640363      0.33%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  309828      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2041634      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3952      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1092903031                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       71073587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5844386                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               148891783                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.523378                       # Inst execution rate
system.cpu0.iew.exec_refs                   265624087                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74576039                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              134898138                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            198500083                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2026514                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2861060                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77407844                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          633437892                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            191048048                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5041597                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            609199316                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1068410                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5332873                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5779217                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7422318                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       111011                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8322780                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29547                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8465                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2392116                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18548309                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5473556                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8465                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       866652                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4977734                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                256816257                       # num instructions consuming a value
system.cpu0.iew.wb_count                    603880839                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.877077                       # average fanout of values written-back
system.cpu0.iew.wb_producers                225247760                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.518808                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     603951579                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744544039                       # number of integer regfile reads
system.cpu0.int_regfile_writes              385006207                       # number of integer regfile writes
system.cpu0.ipc                              0.498534                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.498534                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038521      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            339124922     55.21%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140252      0.67%     56.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018057      0.17%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           194165200     31.61%     87.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73753911     12.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             614240914                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1515105                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002467                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 282538     18.65%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1061094     70.03%     88.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               171471     11.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             613717445                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2323006289                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    603880789                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        685582478                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 627362545                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                614240914                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6075347                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       52137013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           106430                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3016833                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30309975                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1092903031                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.562027                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801262                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          644092383     58.93%     58.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          320323023     29.31%     88.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          100988609      9.24%     97.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20805517      1.90%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5175793      0.47%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             700301      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             511039      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             197717      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             108649      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1092903031                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.527709                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16959952                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2945775                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           198500083                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77407844                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    884                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1163976618                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12059627                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              149554716                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370566093                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6818110                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               477108208                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10748087                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                14521                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            783706873                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             642220171                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          412251737                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                433494931                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8960902                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5779217                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             26879386                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                41685639                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       783706829                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         86573                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2835                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14316998                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2790                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1701469099                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1276820144                       # The number of ROB writes
system.cpu0.timesIdled                       15105834                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  851                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.045425                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4609635                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6225415                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           828231                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7918568                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            255396                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         410642                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          155246                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8909869                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3228                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           490574                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095648                       # Number of branches committed
system.cpu1.commit.bw_lim_events               860706                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054447                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        5180150                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264045                       # Number of instructions committed
system.cpu1.commit.committedOps              33282150                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    196736697                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.169171                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.822015                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    183032140     93.03%     93.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6878541      3.50%     96.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2327312      1.18%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1967155      1.00%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       491342      0.25%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       156370      0.08%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       947263      0.48%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        75868      0.04%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       860706      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    196736697                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320850                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31048960                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248827                       # Number of loads committed
system.cpu1.commit.membars                    2035973                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035973      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083230     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266752     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896057      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282150                       # Class of committed instruction
system.cpu1.commit.refs                      12162821                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264045                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282150                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.133218                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.133218                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            176703842                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               341151                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4443071                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40307915                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5875028                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12208087                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                490770                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               630561                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2374711                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8909869                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5194067                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    191176294                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                51497                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      41264739                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1656854                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045026                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5647704                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4865031                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.208532                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         197652438                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.213927                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.663537                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               172819648     87.44%     87.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14251402      7.21%     94.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5755223      2.91%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3308953      1.67%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  995333      0.50%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  518502      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3094      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     142      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     141      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           197652438                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         229986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              525960                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7730690                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.185111                       # Inst execution rate
system.cpu1.iew.exec_refs                    13117502                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2945609                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              151092336                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10364683                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018576                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           246182                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2980879                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38454719                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10171893                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           655361                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36630261                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                973594                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3483939                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                490770                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5573673                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        33432                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          164169                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4701                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          478                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1115856                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        66885                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           139                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        93992                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        431968                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21598325                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36267101                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.858663                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18545693                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.183276                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36276991                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                45004246                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24780275                       # number of integer regfile writes
system.cpu1.ipc                              0.163047                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.163047                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036080      5.46%      5.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             22039405     59.11%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11274529     30.24%     94.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1935467      5.19%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37285622                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1173983                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031486                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 244631     20.84%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                817234     69.61%     90.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               112116      9.55%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36423511                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         273490943                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36267089                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         43627377                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  35400059                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37285622                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054660                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        5172568                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            93304                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           213                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2206892                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    197652438                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.188642                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.655280                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          175302984     88.69%     88.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14372316      7.27%     95.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4384009      2.22%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1491266      0.75%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1414590      0.72%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             274350      0.14%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             292554      0.15%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              76896      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              43473      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      197652438                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.188423                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6171013                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          532151                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10364683                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2980879                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       197882424                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   978144545                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              164049864                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413592                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6489166                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7028349                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1463146                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5201                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48428485                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39274217                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27092698                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 12934503                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5049351                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                490770                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13122642                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4679106                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48428473                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26310                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               615                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13358844                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           611                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   234337979                       # The number of ROB reads
system.cpu1.rob.rob_writes                   77842993                       # The number of ROB writes
system.cpu1.timesIdled                           2604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3686505                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               670837                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4662803                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              20518                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1118154                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4922929                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9825447                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        75913                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        23398                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33027800                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2373057                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66030166                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2396455                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3488103                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1582843                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3319556                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              347                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            259                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1433872                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1433869                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3488103                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           466                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14747418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14747418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    416308160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               416308160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              519                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4923047                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4923047    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4923047                       # Request fanout histogram
system.membus.respLayer1.occupancy        25539840114                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17163850591                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   588016810000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   588016810000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    669979777.777778                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1112682920.564556                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3328774500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   581986992000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6029818000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     99266700                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        99266700                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     99266700                       # number of overall hits
system.cpu0.icache.overall_hits::total       99266700                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17742125                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17742125                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17742125                       # number of overall misses
system.cpu0.icache.overall_misses::total     17742125                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 231652327996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 231652327996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 231652327996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 231652327996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    117008825                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    117008825                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    117008825                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    117008825                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151631                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151631                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151631                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151631                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13056.628109                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13056.628109                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13056.628109                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13056.628109                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1750                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.697674                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16736626                       # number of writebacks
system.cpu0.icache.writebacks::total         16736626                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1005465                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1005465                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1005465                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1005465                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16736660                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16736660                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16736660                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16736660                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 205449103498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 205449103498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 205449103498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 205449103498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.143038                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.143038                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.143038                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.143038                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12275.394463                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12275.394463                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12275.394463                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12275.394463                       # average overall mshr miss latency
system.cpu0.icache.replacements              16736626                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     99266700                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       99266700                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17742125                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17742125                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 231652327996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 231652327996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    117008825                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    117008825                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151631                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151631                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13056.628109                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13056.628109                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1005465                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1005465                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16736660                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16736660                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 205449103498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 205449103498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.143038                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.143038                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12275.394463                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12275.394463                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999902                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          116003111                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16736626                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.931093                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999902                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        250754308                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       250754308                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227744711                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227744711                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227744711                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227744711                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     22993361                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22993361                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     22993361                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22993361                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 673995436555                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 673995436555                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 673995436555                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 673995436555                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    250738072                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    250738072                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    250738072                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    250738072                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.091703                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.091703                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.091703                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.091703                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29312.610564                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29312.610564                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29312.610564                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29312.610564                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6213274                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       333975                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           119398                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4402                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.038342                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.868923                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15191853                       # number of writebacks
system.cpu0.dcache.writebacks::total         15191853                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8195343                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8195343                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8195343                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8195343                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14798018                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14798018                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14798018                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14798018                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 279876305363                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 279876305363                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 279876305363                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 279876305363                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059018                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059018                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059018                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059018                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18913.093994                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18913.093994                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18913.093994                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18913.093994                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15191853                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    161194715                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      161194715                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18629129                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18629129                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 442821066500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 442821066500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    179823844                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    179823844                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103597                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103597                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23770.358051                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23770.358051                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5519014                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5519014                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13110115                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13110115                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 213068686500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 213068686500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072905                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072905                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16252.236269                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16252.236269                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66549996                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66549996                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4364232                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4364232                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 231174370055                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 231174370055                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70914228                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70914228                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.061542                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061542                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52970.229368                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52970.229368                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2676329                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2676329                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1687903                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1687903                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  66807618863                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  66807618863                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023802                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023802                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39580.247717                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39580.247717                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          756                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          756                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7396500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7396500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.392116                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.392116                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9783.730159                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9783.730159                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          739                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          739                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1224500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1224500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008817                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008817                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 72029.411765                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72029.411765                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1713                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1713                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       751000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       751000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1851                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1851                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.074554                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074554                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5442.028986                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5442.028986                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       613000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       613000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074554                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074554                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4442.028986                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4442.028986                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611434                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611434                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406775                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406775                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31565583000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31565583000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018209                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018209                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399500                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399500                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77599.614037                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77599.614037                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406775                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406775                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31158808000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31158808000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399500                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399500                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76599.614037                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76599.614037                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.964881                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243562674                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15204551                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.019064                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.964881                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998903                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998903                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518724703                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518724703                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16699480                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13876237                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1098                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              162080                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30738895                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16699480                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13876237                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1098                       # number of overall hits
system.l2.overall_hits::.cpu1.data             162080                       # number of overall hits
system.l2.overall_hits::total                30738895                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             37179                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1314115                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2089                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            907373                       # number of demand (read+write) misses
system.l2.demand_misses::total                2260756                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            37179                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1314115                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2089                       # number of overall misses
system.l2.overall_misses::.cpu1.data           907373                       # number of overall misses
system.l2.overall_misses::total               2260756                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3165877495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 133348630432                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    193806495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  92462239720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     229170554142                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3165877495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 133348630432                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    193806495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  92462239720                       # number of overall miss cycles
system.l2.overall_miss_latency::total    229170554142                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16736659                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15190352                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3187                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1069453                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32999651                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16736659                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15190352                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3187                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1069453                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32999651                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002221                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.086510                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.655475                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.848446                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068508                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002221                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.086510                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.655475                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.848446                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068508                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85152.303585                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101474.095062                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92774.770225                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101901.026061                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101368.990790                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85152.303585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101474.095062                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92774.770225                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101901.026061                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101368.990790                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             137724                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4957                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.783740                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2600831                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1582843                       # number of writebacks
system.l2.writebacks::total                   1582843                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          48080                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3391                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               51523                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         48080                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3391                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              51523                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        37173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1266035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       903982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2209233                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        37173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1266035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       903982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2749459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4958692                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2793866997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 117332141046                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    170913995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  83187079736                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 203484001774                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2793866997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 117332141046                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    170913995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  83187079736                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 258947837650                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 462431839424                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.083345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.641042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.845275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.066947                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.083345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.641042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.845275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.150265                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75158.502058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92676.854152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83658.343123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92022.938218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92106.175208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75158.502058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92676.854152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83658.343123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92022.938218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94181.378100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93256.818416                       # average overall mshr miss latency
system.l2.replacements                        7241720                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3716965                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3716965                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3716965                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3716965                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29209838                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29209838                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29209838                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29209838                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2749459                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2749459                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 258947837650                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 258947837650                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94181.378100                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94181.378100                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 71                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        90500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.876543                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2056.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2259.259259                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2133.802817                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       878500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       536000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1414500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.916667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.876543                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19965.909091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19851.851852                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19922.535211                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       137500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       198500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       336000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19642.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19850                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19764.705882                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1280578                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            85584                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1366162                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         801369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         659656                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1461025                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  80580615219                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  65965395955                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  146546011174                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2081947                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       745240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2827187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.384913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.885159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.516777                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100553.696511                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99999.690680                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100303.561660                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        25048                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2441                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27489                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       776321                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       657215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1433536                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  70861409782                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  59214252961                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 130075662743                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.372882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.881884                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.507054                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91278.491477                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90098.754534                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90737.632500                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16699480                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1098                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16700578                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        37179                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2089                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3165877495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    193806495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3359683990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16736659                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3187                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16739846                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002221                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.655475                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002346                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85152.303585                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92774.770225                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85557.807630                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        37173                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2043                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39216                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2793866997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    170913995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2964780992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002221                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.641042                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002343                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75158.502058                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83658.343123                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75601.310486                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12595659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        76496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12672155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       512746                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       247717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          760463                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  52768015213                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  26496843765                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  79264858978                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13108405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       324213                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13432618                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.039116                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.764056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056613                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102912.582864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106964.171878                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104232.367621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        23032                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          950                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23982                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       489714                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       246767                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       736481                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46470731264                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  23972826775                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  70443558039                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.761126                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054828                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94893.613954                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97147.620123                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95648.846391                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           75                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                78                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          562                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             571                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6837495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       132498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6969993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          637                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           649                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.882261                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.750000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.879815                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12166.361210                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        14722                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12206.642732                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          102                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          105                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          460                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          466                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9066997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       115000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9181997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.722135                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.718028                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19710.863043                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19703.856223                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999833                       # Cycle average of tags in use
system.l2.tags.total_refs                    68584740                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7241903                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.470541                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.937866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.867048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.249928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.096725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.841118                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.499029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.060423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.191405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.216267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 534659591                       # Number of tag accesses
system.l2.tags.data_accesses                534659591                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2379008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      81053312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        130752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      57858112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    173585024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          315006208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2379008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       130752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2509760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101301952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101301952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          37172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1266458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         904033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2712266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4921972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1582843                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1582843                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4045816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        137841828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           222361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         98395337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    295204186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             535709528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4045816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       222361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4268177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172277306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172277306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172277306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4045816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       137841828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          222361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        98395337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    295204186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            707986835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1549594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     37172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1220259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    889346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2708381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004806109750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94687                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94687                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8994836                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1458330                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4921972                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1582843                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4921972                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1582843                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  64771                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33249                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            224416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            222423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            218565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            248458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            946149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            293221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            311020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            294948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            319911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            314340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           270238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           259104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           238345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           237569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           230811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           227683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            105163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            131962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            119448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            164952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            148568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           116303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           103712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            81896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            76966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74127                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 194031897524                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24286005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            285104416274                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39947.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58697.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3631408                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  973488                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4921972                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1582843                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1298532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  781751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  360558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  295484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  257481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  224998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  207542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  193842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  177941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  164561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 174101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 275914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 158240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 100340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  79159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  57054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  34394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  13834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  96402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  96515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  96959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  97002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  97508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 101168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  96802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  96065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  94990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1801867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    227.558851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.993783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   300.411004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1025941     56.94%     56.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       358856     19.92%     76.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        88458      4.91%     81.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50164      2.78%     84.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        37317      2.07%     86.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32355      1.80%     88.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28113      1.56%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        25598      1.42%     91.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       155065      8.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1801867                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.297380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.702055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    312.601471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94682     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-90111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94687                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.365267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.340422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.947600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80355     84.86%     84.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1476      1.56%     86.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7974      8.42%     94.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3222      3.40%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1130      1.19%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              318      0.34%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              140      0.15%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               45      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94687                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              310860864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4145344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99172992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               315006208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101301952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       528.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    535.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  588016715000                       # Total gap between requests
system.mem_ctrls.avgGap                      90397.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2379008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     78096576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       130752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     56918144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    173336384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99172992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4045816.309231023770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 132813509.192024648190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 222360.989985983586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 96796797.356864690781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 294781341.370155751705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168656729.388399630785                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        37172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1266458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2043                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       904033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2712266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1582843                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1255148293                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  65197405708                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     85399104                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  45809631451                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 172756831718                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14113669400434                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33765.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51480.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41800.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50672.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63694.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8916657.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6679134420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3550013775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14979727140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4460933700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46416998160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     118643796270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     125887889760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       320618493225                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.253958                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 325820177578                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19634940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 242561692422                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6186310200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3288071490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19700688000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3627863460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46416998160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     193850769330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      62555701920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       335626402560                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        570.776884                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 160286273362                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19634940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 408095596638                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5888354138.554217                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28006328427.159805                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     96.39%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        39000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221883294500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99283416500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 488733393500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5189685                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5189685                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5189685                       # number of overall hits
system.cpu1.icache.overall_hits::total        5189685                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4382                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4382                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4382                       # number of overall misses
system.cpu1.icache.overall_misses::total         4382                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    271588000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    271588000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    271588000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    271588000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5194067                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5194067                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5194067                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5194067                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000844                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000844                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000844                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000844                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61978.092195                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61978.092195                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61978.092195                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61978.092195                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          272                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    20.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          272                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3155                       # number of writebacks
system.cpu1.icache.writebacks::total             3155                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1195                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1195                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1195                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1195                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3187                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3187                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3187                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3187                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    211444000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    211444000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    211444000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    211444000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000614                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000614                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000614                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000614                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66345.779730                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66345.779730                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66345.779730                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66345.779730                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3155                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5189685                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5189685                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4382                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4382                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    271588000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    271588000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5194067                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5194067                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000844                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000844                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61978.092195                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61978.092195                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1195                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1195                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3187                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3187                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    211444000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    211444000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000614                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000614                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66345.779730                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66345.779730                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.210183                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5123653                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3155                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1623.978764                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        342347500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.210183                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975318                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975318                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10391321                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10391321                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9070829                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9070829                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9070829                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9070829                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2682443                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2682443                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2682443                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2682443                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 254908708104                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 254908708104                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 254908708104                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 254908708104                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11753272                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11753272                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11753272                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11753272                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.228229                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.228229                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.228229                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.228229                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 95028.564672                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95028.564672                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 95028.564672                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95028.564672                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1770571                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       233838                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            32827                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3143                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.936424                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.399618                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1069061                       # number of writebacks
system.cpu1.dcache.writebacks::total          1069061                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2026351                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2026351                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2026351                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2026351                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       656092                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       656092                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       656092                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       656092                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61770262205                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61770262205                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61770262205                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61770262205                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055822                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055822                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055822                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055822                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94148.781276                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94148.781276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94148.781276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94148.781276                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1069061                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8228958                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8228958                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1628687                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1628687                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 128309984500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 128309984500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9857645                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9857645                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165221                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165221                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78781.241884                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78781.241884                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1303817                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1303817                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       324870                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       324870                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  28107598500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28107598500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032956                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032956                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86519.526272                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86519.526272                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       841871                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        841871                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1053756                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1053756                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 126598723604                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 126598723604                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895627                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895627                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.555888                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.555888                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 120140.453391                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 120140.453391                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       722534                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       722534                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331222                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331222                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33662663705                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33662663705                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174730                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174730                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101631.726470                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101631.726470                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6765500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6765500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.344086                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.344086                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42284.375000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42284.375000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           52                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           52                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3404000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3404000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.111828                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.111828                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 65461.538462                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65461.538462                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          310                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          310                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          123                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          123                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       769000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       769000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.284065                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.284065                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6252.032520                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6252.032520                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       648000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       648000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.281755                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.281755                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5311.475410                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5311.475410                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591303                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591303                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426622                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426622                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35127005000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35127005000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419109                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419109                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82337.537680                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82337.537680                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426622                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426622                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34700383000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34700383000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419109                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419109                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81337.537680                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81337.537680                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.417000                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10743693                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1082614                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.923845                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        342359000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.417000                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.919281                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.919281                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26626831                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26626831                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 588016810000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30173660                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5299808                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29283710                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5658877                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5067132                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             355                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           259                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            614                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2852759                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2852759                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16739846                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13433815                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          649                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          649                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50209943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45587835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3221449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              99028756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2142290176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1944460480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       405888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136864256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4224020800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12336138                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103015232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45337437                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.055625                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.231438                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42838928     94.49%     94.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2475110      5.46%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  23398      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45337437                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66016629253                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22808647537                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25109095766                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1624412823                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4804951                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               709983522500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 379795                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714084                       # Number of bytes of host memory used
host_op_rate                                   382000                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2028.04                       # Real time elapsed on the host
host_tick_rate                               60140197                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770238831                       # Number of instructions simulated
sim_ops                                     774711006                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.121967                       # Number of seconds simulated
sim_ticks                                121966712500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            89.119658                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15621784                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17528999                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1104250                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22177059                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1554735                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1580031                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           25296                       # Number of indirect misses.
system.cpu0.branchPred.lookups               30309492                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8124                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8925                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1042785                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21201712                       # Number of branches committed
system.cpu0.commit.bw_lim_events              4266479                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2652455                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       26634364                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            84624113                       # Number of instructions committed
system.cpu0.commit.committedOps              85941450                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    232698465                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.369325                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.282305                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    201253628     86.49%     86.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13941969      5.99%     92.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7008610      3.01%     95.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3383982      1.45%     96.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1535211      0.66%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       514426      0.22%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       573611      0.25%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       220549      0.09%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      4266479      1.83%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    232698465                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2363867                       # Number of function calls committed.
system.cpu0.commit.int_insts                 80718082                       # Number of committed integer instructions.
system.cpu0.commit.loads                     19329414                       # Number of loads committed
system.cpu0.commit.membars                    1977985                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1978644      2.30%      2.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        62336360     72.53%     74.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28631      0.03%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.08%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       19337947     22.50%     97.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2193451      2.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         85941450                       # Class of committed instruction
system.cpu0.commit.refs                      21531856                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   84624113                       # Number of Instructions Simulated
system.cpu0.committedOps                     85941450                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.865921                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.865921                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            165297441                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                66136                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            14476835                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             116556321                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18170404                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 50032714                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1043580                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               107914                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2117107                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   30309492                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 19139004                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    211090245                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               238158                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          158                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     123008443                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                4080                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        24892                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2218232                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.124974                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          24432755                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          17176519                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.507197                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         236661246                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.526712                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.907776                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               156660356     66.20%     66.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                47402527     20.03%     86.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                26133028     11.04%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4220422      1.78%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  487282      0.21%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  957072      0.40%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   24000      0.01%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  768476      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8083      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           236661246                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1811                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1176                       # number of floating regfile writes
system.cpu0.idleCycles                        5864748                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1118340                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25356258                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.433431                       # Inst execution rate
system.cpu0.iew.exec_refs                    26754915                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2494777                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11080000                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             25691126                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            783729                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           374451                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2791405                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          112451062                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             24260138                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           978940                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            105118238                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                145258                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             18870686                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1043580                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             19119796                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       158120                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           67212                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          344                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          591                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4064                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6361712                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       588963                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           591                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       601800                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        516540                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 79702252                       # num instructions consuming a value
system.cpu0.iew.wb_count                    103575404                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.747413                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 59570518                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.427069                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     103812375                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               135896221                       # number of integer regfile reads
system.cpu0.int_regfile_writes               76241380                       # number of integer regfile writes
system.cpu0.ipc                              0.348928                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.348928                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1983132      1.87%      1.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             76911184     72.49%     74.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29797      0.03%     74.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67291      0.06%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 67      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                728      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                55      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            24606065     23.19%     97.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2497778      2.35%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            464      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             106097177                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1965                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3895                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1901                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2241                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     461893                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004353                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 365093     79.04%     79.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.01%     79.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     78      0.02%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 85473     18.50%     97.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11166      2.42%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               19      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             104573973                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         449372163                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    103573503                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        138958964                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 109512694                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                106097177                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2938368                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       26509615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            58564                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        285913                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11480939                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    236661246                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.448308                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.985986                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          176776539     74.70%     74.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           34032657     14.38%     89.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16426713      6.94%     96.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3588497      1.52%     97.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3073305      1.30%     98.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1065859      0.45%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1253437      0.53%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             251446      0.11%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             192793      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      236661246                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.437467                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1144880                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          226972                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            25691126                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2791405                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2608                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       242525994                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1407515                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               33526492                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             62418945                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                634720                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19454265                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13046097                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                89589                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            149737160                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             114669146                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           84337572                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 50462852                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1758901                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1043580                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16629271                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                21918632                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1951                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       149735209                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     115544786                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            775549                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5822581                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        775505                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   341003523                       # The number of ROB reads
system.cpu0.rob.rob_writes                  229196910                       # The number of ROB writes
system.cpu0.timesIdled                         206370                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  362                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.780479                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15227958                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16412890                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           980219                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20748433                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1023170                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1029790                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6620                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27649039                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2215                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1072                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           979361                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18620975                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3576513                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2236386                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       26544481                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73069292                       # Number of instructions committed
system.cpu1.commit.committedOps              74186531                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    173836883                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.426759                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.352419                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    145803504     83.87%     83.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12884986      7.41%     91.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6080687      3.50%     94.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3256167      1.87%     96.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1231015      0.71%     97.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       407190      0.23%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       378191      0.22%     97.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       218630      0.13%     97.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3576513      2.06%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    173836883                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1468768                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69377673                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16302449                       # Number of loads committed
system.cpu1.commit.membars                    1676010                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1676010      2.26%      2.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        54821735     73.90%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16303521     21.98%     98.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1385089      1.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74186531                       # Class of committed instruction
system.cpu1.commit.refs                      17688610                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73069292                       # Number of Instructions Simulated
system.cpu1.committedOps                     74186531                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.439692                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.439692                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            115538337                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  869                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            14058497                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             104602153                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12625205                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 46788685                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                979646                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2032                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1778898                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27649039                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16812823                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    159450955                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               169395                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     110900489                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1961008                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.155099                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17279312                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16251128                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.622105                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         177710771                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.632314                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.963466                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               105838865     59.56%     59.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                42165496     23.73%     83.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24097527     13.56%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3578216      2.01%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  347255      0.20%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  949551      0.53%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     309      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  733158      0.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     394      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           177710771                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         555777                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1058537                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22590134                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.519253                       # Inst execution rate
system.cpu1.iew.exec_refs                    22443904                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1470140                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               10199875                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22682778                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            701805                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           325524                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1743060                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          100651554                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20973764                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           882291                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             92565471                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                230943                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8330183                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                979646                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8664534                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        26307                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             634                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6380329                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       356899                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       560960                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        497577                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 71704025                       # num instructions consuming a value
system.cpu1.iew.wb_count                     91507948                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.738657                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 52964661                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.513321                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      91746039                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               120590906                       # number of integer regfile reads
system.cpu1.int_regfile_writes               67609200                       # number of integer regfile writes
system.cpu1.ipc                              0.409888                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.409888                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1676286      1.79%      1.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             69026401     73.87%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  95      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21271997     22.76%     98.42% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1472887      1.58%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              93447762                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     540622                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005785                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 514683     95.20%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     95.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 25865      4.78%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   74      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              92312098                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         365238872                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     91507948                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        127116588                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  97990968                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 93447762                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2660586                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       26465023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            91955                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        424200                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11979555                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    177710771                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.525842                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.068326                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          126602993     71.24%     71.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27471882     15.46%     86.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15123505      8.51%     95.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3372747      1.90%     97.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2329038      1.31%     98.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1130926      0.64%     99.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1284802      0.72%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             227989      0.13%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             166889      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      177710771                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.524202                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1032779                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          180892                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22682778                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1743060                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    276                       # number of misc regfile reads
system.cpu1.numCycles                       178266548                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    65523795                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24359242                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             53798157                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                624127                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13594874                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5431086                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                32518                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            135420787                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102796900                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           75629916                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 47198758                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1694015                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                979646                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8790963                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21831759                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       135420787                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      82787288                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            708629                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4127077                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        708653                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   270990498                       # The number of ROB reads
system.cpu1.rob.rob_writes                  205430950                       # The number of ROB writes
system.cpu1.timesIdled                           4898                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2677398                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               722611                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3935063                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1543                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                682144                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4399284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8764756                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       110784                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        33085                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3108546                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2312510                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6217186                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2345595                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4312488                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       353796                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4012016                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1032                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            884                       # Transaction distribution
system.membus.trans_dist::ReadExReq             84431                       # Transaction distribution
system.membus.trans_dist::ReadExResp            84431                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4312488                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           105                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13161675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13161675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    304046016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               304046016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1438                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4398940                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4398940    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4398940                       # Request fanout histogram
system.membus.respLayer1.occupancy        22885927090                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11003590740                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   121966712500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   121966712500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 64                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    21992921.875000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   21603671.232257                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       599500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     46467000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   121262939000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    703773500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     18877304                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18877304                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     18877304                       # number of overall hits
system.cpu0.icache.overall_hits::total       18877304                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       261700                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        261700                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       261700                       # number of overall misses
system.cpu0.icache.overall_misses::total       261700                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6729321996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6729321996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6729321996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6729321996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     19139004                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     19139004                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     19139004                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     19139004                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.013674                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013674                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.013674                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013674                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25713.878472                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25713.878472                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25713.878472                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25713.878472                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2119                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.452381                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       238131                       # number of writebacks
system.cpu0.icache.writebacks::total           238131                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        23568                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        23568                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        23568                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        23568                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       238132                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       238132                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       238132                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       238132                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5948317998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5948317998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5948317998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5948317998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.012442                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012442                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.012442                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012442                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24979.078822                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24979.078822                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24979.078822                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24979.078822                       # average overall mshr miss latency
system.cpu0.icache.replacements                238131                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     18877304                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18877304                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       261700                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       261700                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6729321996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6729321996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     19139004                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     19139004                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.013674                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013674                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25713.878472                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25713.878472                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        23568                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        23568                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       238132                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       238132                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5948317998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5948317998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.012442                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012442                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24979.078822                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24979.078822                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999994                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           19115684                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           238165                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            80.262356                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999994                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38516141                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38516141                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     19785392                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19785392                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     19785392                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19785392                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4741152                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4741152                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4741152                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4741152                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 331582157005                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 331582157005                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 331582157005                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 331582157005                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24526544                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24526544                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24526544                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24526544                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.193307                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.193307                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.193307                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.193307                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 69937.044205                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69937.044205                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 69937.044205                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69937.044205                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10910300                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        11990                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           182979                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            176                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.625968                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.125000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1780343                       # number of writebacks
system.cpu0.dcache.writebacks::total          1780343                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2966993                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2966993                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2966993                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2966993                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1774159                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1774159                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1774159                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1774159                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 143198237994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 143198237994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 143198237994                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 143198237994                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072336                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072336                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072336                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072336                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80713.305850                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80713.305850                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80713.305850                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80713.305850                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1780342                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     18916141                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       18916141                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4081410                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4081410                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 282040777500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 282040777500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     22997551                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     22997551                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.177472                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.177472                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69103.760098                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69103.760098                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2369305                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2369305                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1712105                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1712105                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 138206676500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 138206676500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074447                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074447                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 80723.247990                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80723.247990                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       869251                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        869251                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       659742                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       659742                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  49541379505                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  49541379505                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1528993                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1528993                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.431488                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.431488                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75092.050385                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75092.050385                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       597688                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       597688                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        62054                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        62054                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4991561494                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4991561494                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040585                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040585                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 80438.996584                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80438.996584                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       672047                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       672047                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         7444                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7444                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    184745000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    184745000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       679491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       679491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010955                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010955                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24817.974207                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24817.974207                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          606                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          606                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6838                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6838                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    166372500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    166372500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010063                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010063                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24330.579117                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24330.579117                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       663987                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       663987                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          537                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          537                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6808000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6808000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       664524                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       664524                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000808                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000808                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12677.839851                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12677.839851                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          529                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          529                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      6279000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6279000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000796                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000796                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11869.565217                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11869.565217                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7984                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7984                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          941                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          941                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     32797999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     32797999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8925                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8925                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.105434                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.105434                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 34854.409139                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 34854.409139                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          941                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          941                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     31856999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     31856999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.105434                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.105434                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 33854.409139                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 33854.409139                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993443                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           22913950                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1781291                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.863676                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993443                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999795                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999795                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         53540227                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        53540227                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              201198                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              377559                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 444                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              151974                       # number of demand (read+write) hits
system.l2.demand_hits::total                   731175                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             201198                       # number of overall hits
system.l2.overall_hits::.cpu0.data             377559                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                444                       # number of overall hits
system.l2.overall_hits::.cpu1.data             151974                       # number of overall hits
system.l2.overall_hits::total                  731175                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             36934                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1401767                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4644                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            930672                       # number of demand (read+write) misses
system.l2.demand_misses::total                2374017                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            36934                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1401767                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4644                       # number of overall misses
system.l2.overall_misses::.cpu1.data           930672                       # number of overall misses
system.l2.overall_misses::total               2374017                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3022648500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 135705396856                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    399439499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85852868740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     224980353595                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3022648500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 135705396856                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    399439499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85852868740                       # number of overall miss cycles
system.l2.overall_miss_latency::total    224980353595                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          238132                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1779326                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5088                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1082646                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3105192                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         238132                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1779326                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5088                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1082646                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3105192                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.155099                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.787808                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.912736                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.859627                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.764531                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.155099                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.787808                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.912736                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.859627                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.764531                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81839.186116                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96810.237975                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86011.950689                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 92248.255819                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94767.793826                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81839.186116                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96810.237975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86011.950689                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 92248.255819                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94767.793826                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              73742                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3057                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.122342                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1909865                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              353795                       # number of writebacks
system.l2.writebacks::total                    353795                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          17486                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1225                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               18756                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         17486                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1225                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              18756                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        36930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1384281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       929447                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2355261                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        36930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1384281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       929447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2055848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4411109                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2653077001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 120857712875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    352243499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  76487718241                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 200350751616                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2653077001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 120857712875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    352243499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  76487718241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 186169624109                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 386520375725                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.155082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.777981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.904678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.858496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.758491                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.155082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.777981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.904678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.858496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.420559                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71840.698646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87307.210657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76524.766239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 82293.792159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85065.201528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71840.698646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87307.210657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76524.766239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 82293.792159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90556.122879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87624.308473                       # average overall mshr miss latency
system.l2.replacements                        6687825                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       422446                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           422446                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       422447                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       422447                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      2578745                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2578745                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2578749                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2578749                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2055848                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2055848                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 186169624109                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 186169624109                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90556.122879                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90556.122879                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   49                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           144                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            88                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                232                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       506500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       318500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       825000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          180                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              281                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.871287                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.825623                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3517.361111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3619.318182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3556.034483                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          141                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           87                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           228                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2877000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1806000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4683000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.783333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.861386                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.811388                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20404.255319                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20758.620690                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20539.473684                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          157                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           77                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              234                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       683000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        61000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       744000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          171                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           79                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            250                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.918129                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.974684                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.936000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4350.318471                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   792.207792                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3179.487179                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          155                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           77                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          232                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3161000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1533500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4694500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.906433                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.974684                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.928000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20393.548387                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19915.584416                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20234.913793                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            14328                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15025                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          47742                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          38466                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               86208                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4732172000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4010936000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8743108000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        62070                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            101233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.769164                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.982203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.851580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99119.684973                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104272.240420                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101418.754640                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         1532                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          247                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1779                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        46210                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        38219                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          84429                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4190234500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3613867000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7804101500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.744482                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.975896                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.834007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90678.089158                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94556.817290                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92433.897121                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        201198                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             201642                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        36934                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4644                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41578                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3022648500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    399439499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3422087999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       238132                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5088                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         243220                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.155099                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.912736                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.170948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81839.186116                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86011.950689                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82305.257564                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        36930                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4603                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41533                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2653077001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    352243499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3005320500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.155082                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.904678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.170763                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71840.698646                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76524.766239                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72359.822310                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       363231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       151277                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            514508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1354025                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       892206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2246231                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 130973224856                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  81841932740                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 212815157596                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1717256                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1043483                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2760739                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.788482                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.855027                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.813634                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96728.808446                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 91729.861422                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94743.219907                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        15954                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          978                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        16932                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1338071                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       891228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2229299                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 116667478375                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  72873851241                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 189541329616                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.779191                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.854090                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.807501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87190.798078                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 81767.910390                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85022.838846                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          122                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               122                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          115                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             115                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       989000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       989000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          237                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           237                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.485232                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.485232                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data         8600                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total         8600                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          105                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          105                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2019500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2019500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.443038                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.443038                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19233.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19233.333333                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999950                       # Cycle average of tags in use
system.l2.tags.total_refs                     8132552                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6688021                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.215988                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.214123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.533152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.359760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.027280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.777721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.087914                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.393971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.008331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.146246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.090277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.360749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  55545205                       # Number of tag accesses
system.l2.tags.data_accesses                 55545205                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2363520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      88614848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        294592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59485312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    130644544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          281402816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2363520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       294592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2658112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22642944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22642944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          36930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1384607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         929458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2041321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4396919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       353796                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             353796                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         19378402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        726549451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2415348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        487717598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1071149179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2307209977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     19378402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2415348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21793750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      185648556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            185648556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      185648556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        19378402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       726549451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2415348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       487717598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1071149179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2492858533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    346273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     36930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1368631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    924978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2036458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000601786252                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20945                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20945                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7467272                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             326208                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4396919                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     353800                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4396919                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   353800                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  25319                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7527                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            263445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            263342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            254853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            218780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            220843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            312315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            341422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            350353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            300611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            326397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           232984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           257570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           255191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           251286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           266776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           255432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17755                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 142483604982                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21858000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            224451104982                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32593.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51343.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3461045                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  313631                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4396919                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               353800                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1114258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  738944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  447958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  322635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  256955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  219363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  188765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  165860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  143480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  123244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 113309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 208470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 102220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  71607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  58929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  45892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  32149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  16780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       943198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    320.129805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.281546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   365.545556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       440332     46.69%     46.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       174931     18.55%     65.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        53323      5.65%     70.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        35264      3.74%     74.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        27624      2.93%     77.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22132      2.35%     79.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18062      1.91%     81.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15932      1.69%     83.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       155598     16.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       943198                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     208.714443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     91.346157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    372.906957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         17338     82.78%     82.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         1533      7.32%     90.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          913      4.36%     94.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          537      2.56%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          156      0.74%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          133      0.63%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           91      0.43%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           54      0.26%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           30      0.14%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           34      0.16%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           33      0.16%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           36      0.17%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           17      0.08%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           11      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            6      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           10      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            5      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20945                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.532060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.504654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.981220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15675     74.84%     74.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              666      3.18%     78.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3593     17.15%     95.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              812      3.88%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              150      0.72%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               39      0.19%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20945                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              279782400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1620416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22160896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               281402816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22643200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2293.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2307.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    185.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  121966670500                       # Total gap between requests
system.mem_ctrls.avgGap                      25673.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2363520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     87592384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       294592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59198592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    130333312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22160896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19378402.119348753244                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 718166311.156414866447                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2415347.548209106550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 485366792.189303278923                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1068597401.114668846130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181696264.052374124527                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        36930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1384607                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       929458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2041321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       353800                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1127563308                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  63652595799                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    160721102                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38106078135                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 121404146638                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2965298155754                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30532.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45971.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34916.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     40998.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59473.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8381283.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3033657480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1612449960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15324203580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          817253640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9628335600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      54040423770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1327492320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        85783816350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        703.337940                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2967921308                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4072900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 114925891192                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3700704840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1966986450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15889020420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          990244440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9628335600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      54296195880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1112105280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        87583592910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        718.094233                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2418001920                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4072900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 115475810580                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                416                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    157098289.473684                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   275250132.579744                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          209    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       252500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    897269500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    89133170000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  32833542500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16807489                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16807489                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16807489                       # number of overall hits
system.cpu1.icache.overall_hits::total       16807489                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5334                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5334                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5334                       # number of overall misses
system.cpu1.icache.overall_misses::total         5334                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    434212500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    434212500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    434212500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    434212500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16812823                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16812823                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16812823                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16812823                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000317                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000317                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000317                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000317                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 81404.668166                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 81404.668166                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 81404.668166                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 81404.668166                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5088                       # number of writebacks
system.cpu1.icache.writebacks::total             5088                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          246                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          246                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          246                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          246                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5088                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5088                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5088                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5088                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    412391000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    412391000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    412391000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    412391000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000303                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000303                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000303                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000303                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 81051.690252                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 81051.690252                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 81051.690252                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 81051.690252                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5088                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16807489                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16807489                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5334                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5334                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    434212500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    434212500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16812823                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16812823                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000317                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000317                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 81404.668166                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 81404.668166                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          246                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          246                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5088                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5088                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    412391000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    412391000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000303                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000303                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 81051.690252                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 81051.690252                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16881796                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5120                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3297.225781                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33630734                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33630734                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17036342                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17036342                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17036342                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17036342                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4109745                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4109745                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4109745                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4109745                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 286707299496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 286707299496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 286707299496                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 286707299496                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21146087                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21146087                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21146087                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21146087                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.194350                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.194350                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.194350                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.194350                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69762.795379                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69762.795379                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69762.795379                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69762.795379                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2329558                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        15845                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            30368                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            241                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    76.710946                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.746888                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1082484                       # number of writebacks
system.cpu1.dcache.writebacks::total          1082484                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3032007                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3032007                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3032007                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3032007                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1077738                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1077738                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1077738                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1077738                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  89698244998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  89698244998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  89698244998                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  89698244998                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050966                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050966                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050966                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050966                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83228.247494                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83228.247494                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83228.247494                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83228.247494                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1082483                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     16793356                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16793356                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3526670                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3526670                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 240245581000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 240245581000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20320026                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20320026                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.173556                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.173556                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68122.501113                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68122.501113                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2487929                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2487929                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1038741                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1038741                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  85640961000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  85640961000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.051119                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.051119                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 82446.886182                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82446.886182                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       242986                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        242986                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       583075                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       583075                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  46461718496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  46461718496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       826061                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       826061                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.705850                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.705850                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79683.948885                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79683.948885                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       544078                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       544078                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        38997                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        38997                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4057283998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4057283998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047208                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047208                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104040.926174                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104040.926174                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       552824                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       552824                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         6313                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6313                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    167230500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    167230500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       559137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       559137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011291                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011291                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26489.862189                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26489.862189                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6186                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6186                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    150956000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    150956000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.011063                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011063                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24402.845134                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24402.845134                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       558655                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       558655                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          372                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          372                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3699500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3699500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       559027                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       559027                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000665                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000665                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9944.892473                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9944.892473                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          372                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          372                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3327500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3327500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000665                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000665                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8944.892473                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8944.892473                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          527                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            527                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          545                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          545                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     22592500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     22592500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1072                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1072                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.508396                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.508396                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 41454.128440                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 41454.128440                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          545                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          545                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     22047500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     22047500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.508396                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.508396                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 40454.128440                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 40454.128440                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.656862                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19235395                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1084108                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.743062                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.656862                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.989277                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989277                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45614727                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45614727                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 121966712500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3006726                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       776242                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2683599                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6334031                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3769745                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1068                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           901                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1969                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           101600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          101600                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        243221                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2763505                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          237                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          237                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       714396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5342726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3250154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9322540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     30480832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    227818944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       651264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    138568320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              397519360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10462145                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22843584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13568494                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.183607                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.393411                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11110312     81.88%     81.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2425097     17.87%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  33085      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13568494                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6214936903                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2673181646                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         357289819                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1627215574                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7653457                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
