{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635429428756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635429428756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 15:57:08 2021 " "Processing started: Thu Oct 28 15:57:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635429428756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429428756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC-to-SENT -c ADC-to-SENT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC-to-SENT -c ADC-to-SENT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429428756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635429429176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635429429176 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "adc_control.qsys " "Elaborating Platform Designer system entity \"adc_control.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635429435545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.10.28.15:57:18 Progress: Loading ADC-to-SENT/adc_control.qsys " "2021.10.28.15:57:18 Progress: Loading ADC-to-SENT/adc_control.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429438016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.10.28.15:57:18 Progress: Reading input file " "2021.10.28.15:57:18 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429438895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.10.28.15:57:18 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 18.0\] " "2021.10.28.15:57:18 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429438935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.10.28.15:57:19 Progress: Parameterizing module adc_mega_0 " "2021.10.28.15:57:19 Progress: Parameterizing module adc_mega_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429439390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.10.28.15:57:19 Progress: Building connections " "2021.10.28.15:57:19 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429439394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.10.28.15:57:19 Progress: Parameterizing connections " "2021.10.28.15:57:19 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429439394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.10.28.15:57:19 Progress: Validating " "2021.10.28.15:57:19 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429439404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.10.28.15:57:19 Progress: Done reading input file " "2021.10.28.15:57:19 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429439447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_control: Generating adc_control \"adc_control\" for QUARTUS_SYNTH " "Adc_control: Generating adc_control \"adc_control\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429440675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board " "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429442205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/jagumiel/AppData/Local/Temp/alt8928_7588929177088875236.dir/0002_sopcgen/adc_control_adc_mega_0.v " "Adc_mega_0: C:/intelfpga_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/jagumiel/AppData/Local/Temp/alt8928_7588929177088875236.dir/0002_sopcgen/adc_control_adc_mega_0.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429442205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: \"adc_control\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\" " "Adc_mega_0: \"adc_control\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429443675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_control: Done \"adc_control\" with 2 modules, 3 files " "Adc_control: Done \"adc_control\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429443675 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "adc_control.qsys " "Finished elaborating Platform Designer system entity \"adc_control.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635429444406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adctosent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adctosent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADCtoSENT-a " "Found design unit 1: ADCtoSENT-a" {  } { { "ADCtoSENT.vhd" "" { Text "C:/Users/jagumiel/Documents/Quartus/ADC-to-SENT/ADCtoSENT.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635429444761 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADCtoSENT " "Found entity 1: ADCtoSENT" {  } { { "ADCtoSENT.vhd" "" { Text "C:/Users/jagumiel/Documents/Quartus/ADC-to-SENT/ADCtoSENT.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635429444761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429444761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_control/adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_control/adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_control " "Found entity 1: adc_control" {  } { { "db/ip/adc_control/adc_control.v" "" { Text "C:/Users/jagumiel/Documents/Quartus/ADC-to-SENT/db/ip/adc_control/adc_control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635429444766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429444766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_control/submodules/adc_control_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_control/submodules/adc_control_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_control_adc_mega_0 " "Found entity 1: adc_control_adc_mega_0" {  } { { "db/ip/adc_control/submodules/adc_control_adc_mega_0.v" "" { Text "C:/Users/jagumiel/Documents/Quartus/ADC-to-SENT/db/ip/adc_control/submodules/adc_control_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635429444766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429444766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/jagumiel/Documents/Quartus/ADC-to-SENT/db/ip/adc_control/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635429444774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429444774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADCtoSENT " "Elaborating entity \"ADCtoSENT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635429444800 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nibble ADCtoSENT.vhd(62) " "Verilog HDL or VHDL warning at ADCtoSENT.vhd(62): object \"nibble\" assigned a value but never read" {  } { { "ADCtoSENT.vhd" "" { Text "C:/Users/jagumiel/Documents/Quartus/ADC-to-SENT/ADCtoSENT.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635429444805 "|ADCtoSENT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_control adc_control:u0 " "Elaborating entity \"adc_control\" for hierarchy \"adc_control:u0\"" {  } { { "ADCtoSENT.vhd" "u0" { Text "C:/Users/jagumiel/Documents/Quartus/ADC-to-SENT/ADCtoSENT.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635429444805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_control_adc_mega_0 adc_control:u0\|adc_control_adc_mega_0:adc_mega_0 " "Elaborating entity \"adc_control_adc_mega_0\" for hierarchy \"adc_control:u0\|adc_control_adc_mega_0:adc_mega_0\"" {  } { { "db/ip/adc_control/adc_control.v" "adc_mega_0" { Text "C:/Users/jagumiel/Documents/Quartus/ADC-to-SENT/db/ip/adc_control/adc_control.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635429444805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc adc_control:u0\|adc_control_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"adc_control:u0\|adc_control_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "db/ip/adc_control/submodules/adc_control_adc_mega_0.v" "ADC_CTRL" { Text "C:/Users/jagumiel/Documents/Quartus/ADC-to-SENT/db/ip/adc_control/submodules/adc_control_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635429444805 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1635429445226 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635429445406 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635429445575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635429445695 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635429445695 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635429445761 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635429445761 ""} { "Info" "ICUT_CUT_TM_LCELLS" "228 " "Implemented 228 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635429445761 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635429445761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635429445785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 28 15:57:25 2021 " "Processing ended: Thu Oct 28 15:57:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635429445785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635429445785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635429445785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635429445785 ""}
