
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    batman.ece.northwestern.edu
Date:        Wed Feb  5 22:43:06 2025
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



log file: "/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/sobel.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Feb  5 22:43:57 2025

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Feb  5 22:43:57 2025
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Feb  5 22:43:57 2025
Copied /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/synwork/sobel_comp.srs to /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/sobel.srs

compiler completed
# Wed Feb  5 22:44:02 2025

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Feb  5 22:44:02 2025

multi_srs_gen completed
# Wed Feb  5 22:44:02 2025

Return Code: 0
Run Time:00h:00m:00s
Copied /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/synwork/sobel_mult.srs to /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/sobel.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Feb  5 22:44:02 2025

premap completed with warnings
# Wed Feb  5 22:44:03 2025

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Feb  5 22:44:03 2025
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Feb  5 22:44:03 2025
Copied /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/synwork/sobel_m.srm to /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/sobel.srm

fpga_mapper completed with warnings
# Wed Feb  5 22:44:06 2025

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
01WARNING:  No database file, or it is out of date.
INFO:  Resetting Correlation database
WARNING:  No database file, or it is out of date.
INFO:  Target Implementation: /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/proj_1.prj|rev_1
INFO:  **** *_synplify.sdc verification mode  *****
Copied /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/sobel.srr to /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/backup/sobel.srr
log file: "/home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/sobel.srr"
Running: timing in foreground

running timing analysis on /home/dcc3637/Courses/CE_387/assignment4/uvm/sv/rev_1/sobel.srd

Running: timing (Timing Analysis) on proj_1|rev_1
# Wed Feb  5 22:51:43 2025

timing completed with warnings
# Wed Feb  5 22:51:43 2025

Return Code: 1
Run Time:00h:00m:00s
