{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1749906156229 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1749906156237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1749906156237 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Standard_PS2 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"DE10_Standard_PS2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1749906156248 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749906156309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749906156309 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1749906156815 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1749906156841 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1749906157097 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1749906169196 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 8 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1749906169589 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1749906169589 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749906169590 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1749906169594 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1749906169595 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1749906169597 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1749906169598 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1749906169598 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1749906169598 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_PS2.SDC " "Reading SDC File: 'DE10_Standard_PS2.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1749906170606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_PS2.sdc 18 Time value \"1.536 MH\" is not valid " "Ignored create_clock at DE10_Standard_PS2.sdc(18): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749906170609 ""}  } { { "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749906170609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_PS2.sdc 18 Option -period: Invalid clock period " "Ignored create_clock at DE10_Standard_PS2.sdc(18): Option -period: Invalid clock period" {  } { { "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749906170609 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_PS2.sdc 29 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard_PS2.sdc(29): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749906170610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_PS2.sdc 29 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard_PS2.sdc(29): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749906170610 ""}  } { { "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749906170610 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_PS2.sdc 30 altera_reserved_tdi port " "Ignored filter at DE10_Standard_PS2.sdc(30): altera_reserved_tdi could not be matched with a port" {  } { { "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749906170610 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_PS2.sdc 30 altera_reserved_tck clock " "Ignored filter at DE10_Standard_PS2.sdc(30): altera_reserved_tck could not be matched with a clock" {  } { { "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749906170610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_PS2.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_PS2.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749906170610 ""}  } { { "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749906170610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_PS2.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_PS2.sdc(30): Argument -clock is not an object ID" {  } { { "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749906170611 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_PS2.sdc 31 altera_reserved_tms port " "Ignored filter at DE10_Standard_PS2.sdc(31): altera_reserved_tms could not be matched with a port" {  } { { "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749906170611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_PS2.sdc 31 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_PS2.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749906170611 ""}  } { { "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749906170611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_PS2.sdc 31 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_PS2.sdc(31): Argument -clock is not an object ID" {  } { { "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749906170611 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_PS2.sdc 32 altera_reserved_tdo port " "Ignored filter at DE10_Standard_PS2.sdc(32): altera_reserved_tdo could not be matched with a port" {  } { { "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1749906170611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_PS2.sdc 32 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_PS2.sdc(32): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749906170611 ""}  } { { "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749906170611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_PS2.sdc 32 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_PS2.sdc(32): Argument -clock is not an object ID" {  } { { "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/DE10_Standard_PS2.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1749906170611 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1749906170611 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2:U1\|clk_div\[8\] " "Node: ps2:U1\|clk_div\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2:U1\|cnt\[7\] ps2:U1\|clk_div\[8\] " "Register ps2:U1\|cnt\[7\] is being clocked by ps2:U1\|clk_div\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749906170612 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1749906170612 "|DE10_Standard_PS2|ps2:U1|clk_div[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2:U1\|ps2_clk_in " "Node: ps2:U1\|ps2_clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2:U1\|shift_reg\[7\] ps2:U1\|ps2_clk_in " "Register ps2:U1\|shift_reg\[7\] is being clocked by ps2:U1\|ps2_clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749906170613 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1749906170613 "|DE10_Standard_PS2|ps2:U1|ps2_clk_in"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1749906170614 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1749906170615 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749906170615 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749906170615 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.253   clk_audxck " "  54.253   clk_audxck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749906170615 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749906170615 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749906170615 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749906170615 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749906170615 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749906170615 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749906170615 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749906170615 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1749906170615 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1749906170630 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1749906170631 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1749906170631 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1749906170655 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1749906171154 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1749906171177 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1749906171179 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1749906171198 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1749906171199 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1749906171221 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1749906171222 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1749906171243 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1749906172042 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1749906172245 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1749906172246 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1749906172247 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1749906172247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1749906172295 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1749906172295 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1749906172295 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749906172438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1749906179717 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1749906180393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749906181539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1749906182445 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1749906184539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749906184539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1749906186797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1749906192950 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1749906192950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749906194423 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.09 " "Total time spent on timing analysis during the Fitter is 1.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1749906195858 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1749906195900 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1749906196630 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1749906196631 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1749906197312 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749906201407 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "de10_standard_ps2.v" "" { Text "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/de10_standard_ps2.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1749906201841 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1749906201841 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/output_files/DE10_Standard_PS2.fit.smsg " "Generated suppressed messages file D:/TEC/FUNDA/Demonstration/FPGA/DE10_Standard_PS2/output_files/DE10_Standard_PS2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1749906201936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6622 " "Peak virtual memory: 6622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749906202669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 14 07:03:22 2025 " "Processing ended: Sat Jun 14 07:03:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749906202669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749906202669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749906202669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1749906202669 ""}
