WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1250882 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 18 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1250882 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 4927432 heartbeat IPC: 2.029 cumulative IPC: 1.36 (Simulation time: 00 hr 00 min 49 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 3676561 cumulative IPC: 1.36 (Simulation time: 00 hr 00 min 49 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 3676561 cumulative IPC: 1.36 (Simulation time: 00 hr 00 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/bzip2_259B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.36 instructions: 5000002 cycles: 3676561
CPU 0 Branch Prediction Accuracy: 77.72% MPKI: 42.19 Average ROB Occupancy at Mispredict: 6.808
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0.0078
BRANCH_CONDITIONAL: 42.2
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      14116 HIT:       6950 MISS:       7166
LLC LOAD         ACCESS:        203 HIT:         23 MISS:        180
LLC RFO          ACCESS:       6992 HIT:          6 MISS:       6986
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       6919 HIT:       6919 MISS:          0
LLC TRANSLATION  ACCESS:          2 HIT:          2 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 104.9 cycles
cpu0_DTLB TOTAL        ACCESS:    1460252 HIT:    1458869 MISS:       1383
cpu0_DTLB LOAD         ACCESS:    1460252 HIT:    1458869 MISS:       1383
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.137 cycles
cpu0_ITLB TOTAL        ACCESS:         66 HIT:         66 MISS:          0
cpu0_ITLB LOAD         ACCESS:         66 HIT:         66 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1695710 HIT:    1627596 MISS:      68114
cpu0_L1D LOAD         ACCESS:     926163 HIT:     924820 MISS:       1343
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     769434 HIT:     702666 MISS:      66768
cpu0_L1D TRANSLATION  ACCESS:        113 HIT:        110 MISS:          3
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 2.603 cycles
cpu0_L1I TOTAL        ACCESS:         74 HIT:         64 MISS:         10
cpu0_L1I LOAD         ACCESS:         74 HIT:         64 MISS:         10
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 161 cycles
cpu0_L2C TOTAL        ACCESS:      14767 HIT:       7570 MISS:       7197
cpu0_L2C LOAD         ACCESS:        472 HIT:        269 MISS:        203
cpu0_L2C RFO          ACCESS:       7087 HIT:         95 MISS:       6992
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       7205 HIT:       7205 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:          3 HIT:          1 MISS:          2
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 125.5 cycles
cpu0_STLB TOTAL        ACCESS:        118 HIT:          5 MISS:        113
cpu0_STLB LOAD         ACCESS:        118 HIT:          5 MISS:        113
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 206.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7013
  ROW_BUFFER_MISS:        153
 AVG DBUS CONGESTED CYCLE: 3.849
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
