WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000001 cycles: 258166 cumulative IPC: 3.873 (Simulation time: 00 hr 00 min 08 sec)
Warmup complete CPU 0 instructions: 1000001 cycles: 258166 cumulative IPC: 3.873 (Simulation time: 00 hr 00 min 08 sec)
Simulation finished CPU 0 instructions: 1000003 cycles: 2428790 cumulative IPC: 0.4117 (Simulation time: 00 hr 00 min 39 sec)
Simulation complete CPU 0 instructions: 1000003 cycles: 2428790 cumulative IPC: 0.4117 (Simulation time: 00 hr 00 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/bwaves_1609B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.4117 instructions: 1000003 cycles: 2428790
CPU 0 Branch Prediction Accuracy: 96.83% MPKI: 0.948 Average ROB Occupancy at Mispredict: 350
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.948
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      23350 HIT:        589 MISS:      22761
LLC LOAD         ACCESS:      22169 HIT:          0 MISS:      22169
LLC RFO          ACCESS:        584 HIT:          0 MISS:        584
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        591 HIT:        586 MISS:          5
LLC TRANSLATION  ACCESS:          6 HIT:          3 MISS:          3
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 985.8 cycles
cpu0_DTLB TOTAL        ACCESS:     285245 HIT:     283777 MISS:       1468
cpu0_DTLB LOAD         ACCESS:     285245 HIT:     283777 MISS:       1468
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 49.52 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     337376 HIT:     289493 MISS:      47883
cpu0_L1D LOAD         ACCESS:     308955 HIT:     263049 MISS:      45906
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      28063 HIT:      26435 MISS:       1628
cpu0_L1D TRANSLATION  ACCESS:        358 HIT:          9 MISS:        349
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 316.4 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:      25192 HIT:       2421 MISS:      22771
cpu0_L2C LOAD         ACCESS:      23603 HIT:       1430 MISS:      22173
cpu0_L2C RFO          ACCESS:        595 HIT:         11 MISS:        584
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        645 HIT:        637 MISS:          8
cpu0_L2C TRANSLATION  ACCESS:        349 HIT:        343 MISS:          6
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1006 cycles
cpu0_STLB TOTAL        ACCESS:        837 HIT:        479 MISS:        358
cpu0_STLB LOAD         ACCESS:        837 HIT:        479 MISS:        358
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 256.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      16420
  ROW_BUFFER_MISS:       6329
 AVG DBUS CONGESTED CYCLE: 3.735
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        253
  FULL:        116
