$date
	Wed Mar 15 15:13:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux21_tb $end
$var wire 1 ! y $end
$var reg 1 " d0 $end
$var reg 1 # d1 $end
$var reg 1 $ s $end
$var integer 32 % i [31:0] $end
$scope module dut $end
$var wire 1 " d0 $end
$var wire 1 # d1 $end
$var wire 1 $ s $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
0#
0"
0!
$end
#10
1!
1"
b1 %
#20
0!
1#
0"
b10 %
#30
1!
1"
b11 %
#40
0!
1$
0#
0"
b100 %
#50
1"
b101 %
#60
1!
1#
0"
b110 %
#70
1"
b111 %
#80
b1000 %
