

================================================================
== Vitis HLS Report for 'DECIMATOR'
================================================================
* Date:           Wed Nov 12 23:19:52 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v10
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       11|  0.100 us|  0.110 us|   10|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_FIR_filter_2_fu_109                        |FIR_filter_2                        |        9|        9|  90.000 ns|  90.000 ns|    9|    9|                                              no|
        |grp_DECIMATOR_Pipeline_VITIS_LOOP_41_1_fu_123  |DECIMATOR_Pipeline_VITIS_LOOP_41_1  |        7|        7|  70.000 ns|  70.000 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 6 
2 --> 5 
3 --> 4 
4 --> 5 
5 --> 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.02>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dec_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dec_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dec_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dec_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mod_value_2_load = load i2 %mod_value_2" [FIR_HLS.cpp:58]   --->   Operation 12 'load' 'mod_value_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.54ns)   --->   "%switch_ln58 = switch i2 %mod_value_2_load, void %if.else24.i, i2 0, void %if.then.i, i2 1, void %if.then15.i, i2 2, void %if.then21.i" [FIR_HLS.cpp:58]   --->   Operation 13 'switch' 'switch_ln58' <Predicate = true> <Delay = 0.54>
ST_1 : Operation 14 [1/1] (0.07ns)   --->   "%input_r_read_3 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r" [FIR_HLS.cpp:68]   --->   Operation 14 'read' 'input_r_read_3' <Predicate = (mod_value_2_load == 2)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [2/2] (3.39ns)   --->   "%ref_tmp22_i = call i16 @FIR_filter.2, i32 %H_accu_FIR_dec_42, i15 %b_FIR_dec_int_42, i16 %input_r_read_3" [FIR_HLS.cpp:68]   --->   Operation 15 'call' 'ref_tmp22_i' <Predicate = (mod_value_2_load == 2)> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 16 [1/1] (0.07ns)   --->   "%input_r_read_2 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r" [FIR_HLS.cpp:64]   --->   Operation 16 'read' 'input_r_read_2' <Predicate = (mod_value_2_load == 1)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [2/2] (3.39ns)   --->   "%ref_tmp16_i = call i16 @FIR_filter.2, i32 %H_accu_FIR_dec_43, i15 %b_FIR_dec_int_43, i16 %input_r_read_2" [FIR_HLS.cpp:64]   --->   Operation 17 'call' 'ref_tmp16_i' <Predicate = (mod_value_2_load == 1)> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 18 [1/1] (0.07ns)   --->   "%x_n = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r" [FIR_HLS.cpp:59]   --->   Operation 18 'read' 'x_n' <Predicate = (mod_value_2_load == 0)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i16 %x_n" [FIR_HLS.cpp:39->FIR_HLS.cpp:59]   --->   Operation 19 'sext' 'sext_ln39' <Predicate = (mod_value_2_load == 0)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.67ns)   --->   "%H_accu_FIR_dec_40_load = load i32 0" [FIR_HLS.cpp:39->FIR_HLS.cpp:59]   --->   Operation 20 'load' 'H_accu_FIR_dec_40_load' <Predicate = (mod_value_2_load == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 21 [3/3] (0.99ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39 = mul i25 %sext_ln39, i25 436" [FIR_HLS.cpp:39->FIR_HLS.cpp:59]   --->   Operation 21 'mul' 'mul_ln39' <Predicate = (mod_value_2_load == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.07ns)   --->   "%input_r_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r" [FIR_HLS.cpp:73]   --->   Operation 22 'read' 'input_r_read' <Predicate = (mod_value_2_load == 3)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [2/2] (3.39ns)   --->   "%ref_tmp25_i = call i16 @FIR_filter.2, i32 %H_accu_FIR_dec_41, i15 %b_FIR_dec_int_41, i16 %input_r_read" [FIR_HLS.cpp:73]   --->   Operation 23 'call' 'ref_tmp25_i' <Predicate = (mod_value_2_load == 3)> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.52>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%ref_tmp22_i = call i16 @FIR_filter.2, i32 %H_accu_FIR_dec_42, i15 %b_FIR_dec_int_42, i16 %input_r_read_3" [FIR_HLS.cpp:68]   --->   Operation 24 'call' 'ref_tmp22_i' <Predicate = (mod_value_2_load == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln68 = store i16 %ref_tmp22_i, i16 %y1_phase2" [FIR_HLS.cpp:68]   --->   Operation 25 'store' 'store_ln68' <Predicate = (mod_value_2_load == 2)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.52ns)   --->   "%br_ln71 = br void %DECIMATOR.exit" [FIR_HLS.cpp:71]   --->   Operation 26 'br' 'br_ln71' <Predicate = (mod_value_2_load == 2)> <Delay = 0.52>
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "%ref_tmp16_i = call i16 @FIR_filter.2, i32 %H_accu_FIR_dec_43, i15 %b_FIR_dec_int_43, i16 %input_r_read_2" [FIR_HLS.cpp:64]   --->   Operation 27 'call' 'ref_tmp16_i' <Predicate = (mod_value_2_load == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln64 = store i16 %ref_tmp16_i, i16 %y1_phase1" [FIR_HLS.cpp:64]   --->   Operation 28 'store' 'store_ln64' <Predicate = (mod_value_2_load == 1)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.52ns)   --->   "%br_ln66 = br void %DECIMATOR.exit" [FIR_HLS.cpp:66]   --->   Operation 29 'br' 'br_ln66' <Predicate = (mod_value_2_load == 1)> <Delay = 0.52>

State 3 <SV = 1> <Delay = 0.99>
ST_3 : Operation 30 [1/2] ( I:0.67ns O:0.67ns )   --->   "%H_accu_FIR_dec_40_load = load i32 0" [FIR_HLS.cpp:39->FIR_HLS.cpp:59]   --->   Operation 30 'load' 'H_accu_FIR_dec_40_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 31 [2/3] (0.99ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39 = mul i25 %sext_ln39, i25 436" [FIR_HLS.cpp:39->FIR_HLS.cpp:59]   --->   Operation 31 'mul' 'mul_ln39' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%fence_ln41 = fence void @_ssdm_op_Fence, i16 %input_r, i32 4294967295, i16 %dec_out" [FIR_HLS.cpp:41->FIR_HLS.cpp:59]   --->   Operation 32 'fence' 'fence_ln41' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.64>
ST_4 : Operation 33 [1/3] (0.00ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39 = mul i25 %sext_ln39, i25 436" [FIR_HLS.cpp:39->FIR_HLS.cpp:59]   --->   Operation 33 'mul' 'mul_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into DSP with root node add_ln39)   --->   "%sext_ln39_3 = sext i25 %mul_ln39" [FIR_HLS.cpp:39->FIR_HLS.cpp:59]   --->   Operation 34 'sext' 'sext_ln39_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln39 = add i32 %H_accu_FIR_dec_40_load, i32 %sext_ln39_3" [FIR_HLS.cpp:39->FIR_HLS.cpp:59]   --->   Operation 35 'add' 'add_ln39' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln59 = call void @DECIMATOR_Pipeline_VITIS_LOOP_41_1, i16 %x_n, i14 %b_FIR_dec_int_40, i32 %H_accu_FIR_dec_40" [FIR_HLS.cpp:59]   --->   Operation 36 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 3> <Delay = 4.02>
ST_5 : Operation 37 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln39 = add i32 %H_accu_FIR_dec_40_load, i32 %sext_ln39_3" [FIR_HLS.cpp:39->FIR_HLS.cpp:59]   --->   Operation 37 'add' 'add_ln39' <Predicate = (mod_value_2_load == 0)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln39, i32 16, i32 31" [FIR_HLS.cpp:39->FIR_HLS.cpp:59]   --->   Operation 38 'partselect' 'y' <Predicate = (mod_value_2_load == 0)> <Delay = 0.00>
ST_5 : Operation 39 [1/2] (1.52ns)   --->   "%call_ln59 = call void @DECIMATOR_Pipeline_VITIS_LOOP_41_1, i16 %x_n, i14 %b_FIR_dec_int_40, i32 %H_accu_FIR_dec_40" [FIR_HLS.cpp:59]   --->   Operation 39 'call' 'call_ln59' <Predicate = (mod_value_2_load == 0)> <Delay = 1.52> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%y1_phase1_load = load i16 %y1_phase1" [FIR_HLS.cpp:60]   --->   Operation 40 'load' 'y1_phase1_load' <Predicate = (mod_value_2_load == 0)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%y1_phase2_load = load i16 %y1_phase2" [FIR_HLS.cpp:60]   --->   Operation 41 'load' 'y1_phase2_load' <Predicate = (mod_value_2_load == 0)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%y1_phase3_load = load i16 %y1_phase3" [FIR_HLS.cpp:60]   --->   Operation 42 'load' 'y1_phase3_load' <Predicate = (mod_value_2_load == 0)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60 = add i16 %y1_phase1_load, i16 %y1_phase2_load" [FIR_HLS.cpp:60]   --->   Operation 43 'add' 'add_ln60' <Predicate = (mod_value_2_load == 0)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (0.85ns)   --->   "%add_ln60_1 = add i16 %y1_phase3_load, i16 %y" [FIR_HLS.cpp:60]   --->   Operation 44 'add' 'add_ln60_1' <Predicate = (mod_value_2_load == 0)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln60_2 = add i16 %add_ln60_1, i16 %add_ln60" [FIR_HLS.cpp:60]   --->   Operation 45 'add' 'add_ln60_2' <Predicate = (mod_value_2_load == 0)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 46 [1/1] ( I:1.83ns O:1.83ns )   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %dec_out, i16 %add_ln60_2" [FIR_HLS.cpp:60]   --->   Operation 46 'write' 'write_ln60' <Predicate = (mod_value_2_load == 0)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 47 [1/1] (0.52ns)   --->   "%br_ln62 = br void %DECIMATOR.exit" [FIR_HLS.cpp:62]   --->   Operation 47 'br' 'br_ln62' <Predicate = (mod_value_2_load == 0)> <Delay = 0.52>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%storemerge2_i = phi i2 1, void %if.then.i, i2 2, void %if.then15.i, i2 0, void %if.else24.i, i2 3, void %if.then21.i"   --->   Operation 48 'phi' 'storemerge2_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln0 = store i2 %storemerge2_i, i2 %mod_value_2"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 0.52>
ST_6 : Operation 51 [1/2] (0.00ns)   --->   "%ref_tmp25_i = call i16 @FIR_filter.2, i32 %H_accu_FIR_dec_41, i15 %b_FIR_dec_int_41, i16 %input_r_read" [FIR_HLS.cpp:73]   --->   Operation 51 'call' 'ref_tmp25_i' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln73 = store i16 %ref_tmp25_i, i16 %y1_phase3" [FIR_HLS.cpp:73]   --->   Operation 52 'store' 'store_ln73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.52ns)   --->   "%br_ln0 = br void %DECIMATOR.exit"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.52>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mod_value_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ b_FIR_dec_int_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR_dec_40]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ y1_phase1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ y1_phase2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ y1_phase3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ H_accu_FIR_dec_43]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_43]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR_dec_42]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_42]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ H_accu_FIR_dec_41]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_41]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface) [ 0000000]
specinterface_ln0      (specinterface) [ 0000000]
specinterface_ln0      (specinterface) [ 0000000]
specinterface_ln0      (specinterface) [ 0000000]
specinterface_ln0      (specinterface) [ 0000000]
mod_value_2_load       (load         ) [ 0111111]
switch_ln58            (switch       ) [ 0000000]
input_r_read_3         (read         ) [ 0010000]
input_r_read_2         (read         ) [ 0010000]
x_n                    (read         ) [ 0011111]
sext_ln39              (sext         ) [ 0001100]
input_r_read           (read         ) [ 0000001]
ref_tmp22_i            (call         ) [ 0000000]
store_ln68             (store        ) [ 0000000]
br_ln71                (br           ) [ 0010011]
ref_tmp16_i            (call         ) [ 0000000]
store_ln64             (store        ) [ 0000000]
br_ln66                (br           ) [ 0010011]
H_accu_FIR_dec_40_load (load         ) [ 0000110]
fence_ln41             (fence        ) [ 0000000]
mul_ln39               (mul          ) [ 0000000]
sext_ln39_3            (sext         ) [ 0000010]
add_ln39               (add          ) [ 0000000]
y                      (partselect   ) [ 0000000]
call_ln59              (call         ) [ 0000000]
y1_phase1_load         (load         ) [ 0000000]
y1_phase2_load         (load         ) [ 0000000]
y1_phase3_load         (load         ) [ 0000000]
add_ln60               (add          ) [ 0000000]
add_ln60_1             (add          ) [ 0000000]
add_ln60_2             (add          ) [ 0000000]
write_ln60             (write        ) [ 0000000]
br_ln62                (br           ) [ 0000000]
storemerge2_i          (phi          ) [ 0000010]
store_ln0              (store        ) [ 0000000]
ret_ln0                (ret          ) [ 0000000]
ref_tmp25_i            (call         ) [ 0000000]
store_ln73             (store        ) [ 0000000]
br_ln0                 (br           ) [ 0010011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mod_value_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod_value_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_FIR_dec_int_40">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="H_accu_FIR_dec_40">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_dec_40"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y1_phase1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1_phase1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y1_phase2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1_phase2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y1_phase3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1_phase3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dec_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="H_accu_FIR_dec_43">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_dec_43"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="b_FIR_dec_int_43">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="H_accu_FIR_dec_42">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_dec_42"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="b_FIR_dec_int_42">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_42"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="H_accu_FIR_dec_41">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_accu_FIR_dec_41"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="b_FIR_dec_int_41">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_41"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_filter.2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Fence"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DECIMATOR_Pipeline_VITIS_LOOP_41_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="grp_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read_3/1 input_r_read_2/1 x_n/1 input_r_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln60_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="0" index="2" bw="16" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="H_accu_FIR_dec_40_load/1 "/>
</bind>
</comp>

<comp id="89" class="1005" name="storemerge2_i_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="2" slack="2"/>
<pin id="91" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="storemerge2_i (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="storemerge2_i_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="2" slack="2"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="4" bw="1" slack="2"/>
<pin id="101" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="6" bw="1" slack="2"/>
<pin id="103" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="8" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge2_i/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_FIR_filter_2_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="15" slack="0"/>
<pin id="113" dir="0" index="3" bw="16" slack="0"/>
<pin id="114" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ref_tmp22_i/1 ref_tmp16_i/1 ref_tmp25_i/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_DECIMATOR_Pipeline_VITIS_LOOP_41_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="2"/>
<pin id="126" dir="0" index="2" bw="14" slack="0"/>
<pin id="127" dir="0" index="3" bw="32" slack="0"/>
<pin id="128" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln59/4 "/>
</bind>
</comp>

<comp id="132" class="1005" name="reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="1"/>
<pin id="134" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_r_read_3 input_r_read_2 x_n input_r_read "/>
</bind>
</comp>

<comp id="138" class="1004" name="mod_value_2_load_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mod_value_2_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sext_ln39_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln68_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln64_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="fence_ln41_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="0" index="3" bw="16" slack="0"/>
<pin id="163" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln41/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="y_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="0" index="3" bw="6" slack="0"/>
<pin id="173" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="y1_phase1_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y1_phase1_load/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="y1_phase2_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y1_phase2_load/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="y1_phase3_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y1_phase3_load/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln60_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln60_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln60_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="0"/>
<pin id="204" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_2/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln0_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln73_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/6 "/>
</bind>
</comp>

<comp id="220" class="1007" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="9" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39/1 sext_ln39_3/4 add_ln39/4 "/>
</bind>
</comp>

<comp id="228" class="1005" name="mod_value_2_load_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="1"/>
<pin id="230" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="mod_value_2_load "/>
</bind>
</comp>

<comp id="232" class="1005" name="sext_ln39_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="25" slack="1"/>
<pin id="234" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln39 "/>
</bind>
</comp>

<comp id="237" class="1005" name="H_accu_FIR_dec_40_load_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="H_accu_FIR_dec_40_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="48" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="66" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="52" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="46" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="68" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="89" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="107"><net_src comp="89" pin="1"/><net_sink comp="95" pin=4"/></net>

<net id="108"><net_src comp="89" pin="1"/><net_sink comp="95" pin=6"/></net>

<net id="115"><net_src comp="50" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="118"><net_src comp="70" pin="2"/><net_sink comp="109" pin=3"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="123" pin=3"/></net>

<net id="135"><net_src comp="70" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="109" pin=3"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="70" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="109" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="109" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="56" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="174"><net_src comp="60" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="62" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="176"><net_src comp="64" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="177" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="181" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="185" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="168" pin="4"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="189" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="201" pin="2"/><net_sink comp="76" pin=2"/></net>

<net id="212"><net_src comp="95" pin="8"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="109" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="142" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="54" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="231"><net_src comp="138" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="142" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="240"><net_src comp="83" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="220" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mod_value_2 | {5 }
	Port: H_accu_FIR_dec_40 | {4 5 }
	Port: y1_phase1 | {2 }
	Port: y1_phase2 | {2 }
	Port: y1_phase3 | {6 }
	Port: dec_out | {5 }
	Port: H_accu_FIR_dec_43 | {1 2 }
	Port: H_accu_FIR_dec_42 | {1 2 }
	Port: H_accu_FIR_dec_41 | {1 6 }
 - Input state : 
	Port: DECIMATOR : input_r | {1 }
	Port: DECIMATOR : mod_value_2 | {1 }
	Port: DECIMATOR : b_FIR_dec_int_40 | {4 5 }
	Port: DECIMATOR : H_accu_FIR_dec_40 | {1 3 4 5 }
	Port: DECIMATOR : y1_phase1 | {5 }
	Port: DECIMATOR : y1_phase2 | {5 }
	Port: DECIMATOR : y1_phase3 | {5 }
	Port: DECIMATOR : H_accu_FIR_dec_43 | {1 2 }
	Port: DECIMATOR : b_FIR_dec_int_43 | {1 2 }
	Port: DECIMATOR : H_accu_FIR_dec_42 | {1 2 }
	Port: DECIMATOR : b_FIR_dec_int_42 | {1 2 }
	Port: DECIMATOR : H_accu_FIR_dec_41 | {1 6 }
	Port: DECIMATOR : b_FIR_dec_int_41 | {1 6 }
  - Chain level:
	State 1
		switch_ln58 : 1
		mul_ln39 : 1
	State 2
		store_ln68 : 1
		store_ln64 : 1
	State 3
	State 4
		sext_ln39_3 : 1
		add_ln39 : 2
	State 5
		y : 1
		add_ln60 : 1
		add_ln60_1 : 2
		add_ln60_2 : 3
		write_ln60 : 4
		storemerge2_i : 1
		store_ln0 : 2
	State 6
		store_ln73 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   call   |            grp_FIR_filter_2_fu_109            |    2    |  1.708  |    80   |   153   |
|          | grp_DECIMATOR_Pipeline_VITIS_LOOP_41_1_fu_123 |    1    |  0.854  |    42   |    92   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                add_ln60_fu_189                |    0    |    0    |    0    |    16   |
|    add   |               add_ln60_1_fu_195               |    0    |    0    |    0    |    23   |
|          |               add_ln60_2_fu_201               |    0    |    0    |    0    |    16   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|  muladd  |                   grp_fu_220                  |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   read   |                 grp_read_fu_70                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   write  |             write_ln60_write_fu_76            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   sext   |                sext_ln39_fu_142               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   fence  |               fence_ln41_fu_158               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|partselect|                    y_fu_168                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    4    |  2.562  |   122   |   300   |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|H_accu_FIR_dec_40_load_reg_237|   32   |
|   mod_value_2_load_reg_228   |    2   |
|            reg_132           |   16   |
|       sext_ln39_reg_232      |   25   |
|     storemerge2_i_reg_89     |    2   |
+------------------------------+--------+
|             Total            |   77   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------||---------|
|   storemerge2_i_reg_89  |  p0  |   3  |   2  |    6   |
| grp_FIR_filter_2_fu_109 |  p1  |   3  |  32  |   96   ||    0    ||    14   |
| grp_FIR_filter_2_fu_109 |  p2  |   3  |  15  |   45   ||    0    ||    14   |
| grp_FIR_filter_2_fu_109 |  p3  |   2  |  16  |   32   ||    0    ||    9    |
|        grp_fu_220       |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|-------------------------|------|------|------|--------||---------||---------||---------|
|          Total          |      |      |      |   227  ||  2.331  ||    0    ||    51   |
|-------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    2   |   122  |   300  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   51   |
|  Register |    -   |    -   |   77   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    4   |   199  |   351  |
+-----------+--------+--------+--------+--------+
