\hypertarget{group___l_l_w_u___peripheral}{}\doxysection{L\+L\+WU}
\label{group___l_l_w_u___peripheral}\index{LLWU@{LLWU}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___l_l_w_u___register___accessor___macros}{L\+L\+W\+U -\/ Register accessor macros}}
\item 
\mbox{\hyperlink{group___l_l_w_u___register___masks}{L\+L\+W\+U Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_l_l_w_u___mem_map}{L\+L\+W\+U\+\_\+\+Mem\+Map}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___l_l_w_u___peripheral_ga89c97b9e8756088cb3d8617c022ae6ac}{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}~((\mbox{\hyperlink{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}})0x4007\+C000u)
\item 
\#define \mbox{\hyperlink{group___l_l_w_u___peripheral_ga4826d688973513cc02a2f1d4f67c336b}{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___l_l_w_u___peripheral_ga89c97b9e8756088cb3d8617c022ae6ac}{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}} \}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_l_l_w_u___mem_map}{L\+L\+W\+U\+\_\+\+Mem\+Map}} $\ast$ \mbox{\hyperlink{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___l_l_w_u___peripheral_ga89c97b9e8756088cb3d8617c022ae6ac}\label{group___l_l_w_u___peripheral_ga89c97b9e8756088cb3d8617c022ae6ac}} 
\index{LLWU@{LLWU}!LLWU\_BASE\_PTR@{LLWU\_BASE\_PTR}}
\index{LLWU\_BASE\_PTR@{LLWU\_BASE\_PTR}!LLWU@{LLWU}}
\doxysubsubsection{\texorpdfstring{LLWU\_BASE\_PTR}{LLWU\_BASE\_PTR}}
{\footnotesize\ttfamily \#define L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~((\mbox{\hyperlink{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}})0x4007\+C000u)}

Peripheral L\+L\+WU base pointer \mbox{\Hypertarget{group___l_l_w_u___peripheral_ga4826d688973513cc02a2f1d4f67c336b}\label{group___l_l_w_u___peripheral_ga4826d688973513cc02a2f1d4f67c336b}} 
\index{LLWU@{LLWU}!LLWU\_BASE\_PTRS@{LLWU\_BASE\_PTRS}}
\index{LLWU\_BASE\_PTRS@{LLWU\_BASE\_PTRS}!LLWU@{LLWU}}
\doxysubsubsection{\texorpdfstring{LLWU\_BASE\_PTRS}{LLWU\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___l_l_w_u___peripheral_ga89c97b9e8756088cb3d8617c022ae6ac}{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}} \}}

Array initializer of L\+L\+WU peripheral base pointers 

\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}\label{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}} 
\index{LLWU@{LLWU}!LLWU\_MemMapPtr@{LLWU\_MemMapPtr}}
\index{LLWU\_MemMapPtr@{LLWU\_MemMapPtr}!LLWU@{LLWU}}
\doxysubsubsection{\texorpdfstring{LLWU\_MemMapPtr}{LLWU\_MemMapPtr}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{struct_l_l_w_u___mem_map}{L\+L\+W\+U\+\_\+\+Mem\+Map}}$\ast$ \mbox{\hyperlink{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}}}

L\+L\+WU -\/ Peripheral register structure 