# Lab3 FIR
In this lab, I use Verilog to implement the FIR system.

* **Design**: `fir.v`

* **Testbench**: `fir_tb.v`

* **Memory**: `bram11.v`

* **Report**: `report.pdf`

* The `files` folder contain:
  * simulation log
  * synthesis log
  * synthesis report
  * timing report
  * timing constrain file

* The `waveform` folder contain:
  * waveform screenshot (with descriptions)
  * vcd file
