Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/B_ise/BelleII/simulation/lemo_trg_cntr_tb_isim_beh.exe -prj D:/B_ise/BelleII/simulation/lemo_trg_cntr_tb_beh.prj work.lemo_trg_cntr_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/B_ise/BelleII/simulation/vhdl/lemo_trg_cntr.vhd" into library work
Parsing VHDL file "D:/B_ise/BelleII/simulation/vhdl/lemo_trg_cntr_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture implementation of entity lemo_trg_cntr [lemo_trg_cntr_default]
Compiling architecture behavior of entity lemo_trg_cntr_tb
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable D:/B_ise/BelleII/simulation/lemo_trg_cntr_tb_isim_beh.exe
Fuse Memory Usage: 47528 KB
Fuse CPU Usage: 514 ms
