{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695687546684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695687546684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 18:19:06 2023 " "Processing started: Mon Sep 25 18:19:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695687546684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1695687546684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TareaFSM -c TareaFSM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TareaFSM -c TareaFSM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1695687546685 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1695687547094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1695687547094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "D:/Quartus_Taller/TareaFSM/Tarea_FSM_Taller/Tarea Digitales/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695687557822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695687557822 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.sv " "Entity \"Mux\" obtained from \"Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "Mux.sv" "" { Text "D:/Quartus_Taller/TareaFSM/Tarea_FSM_Taller/Tarea Digitales/Mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1695687557823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.sv" "" { Text "D:/Quartus_Taller/TareaFSM/Tarea_FSM_Taller/Tarea Digitales/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695687557823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695687557823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_ciclos.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro_ciclos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registro_ciclos " "Found entity 1: Registro_ciclos" {  } { { "Registro_ciclos.sv" "" { Text "D:/Quartus_Taller/TareaFSM/Tarea_FSM_Taller/Tarea Digitales/Registro_ciclos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695687557825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695687557825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_mante.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro_mante.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registro_mante " "Found entity 1: Registro_mante" {  } { { "Registro_mante.sv" "" { Text "D:/Quartus_Taller/TareaFSM/Tarea_FSM_Taller/Tarea Digitales/Registro_mante.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695687557826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695687557826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_msj.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro_msj.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registro_msj " "Found entity 1: Registro_msj" {  } { { "Registro_msj.sv" "" { Text "D:/Quartus_Taller/TareaFSM/Tarea_FSM_Taller/Tarea Digitales/Registro_msj.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695687557827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695687557827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_tb " "Found entity 1: FSM_tb" {  } { { "FSM_tb.sv" "" { Text "D:/Quartus_Taller/TareaFSM/Tarea_FSM_Taller/Tarea Digitales/FSM_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695687557828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695687557828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.sv" "" { Text "D:/Quartus_Taller/TareaFSM/Tarea_FSM_Taller/Tarea Digitales/comparador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695687557829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695687557829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1695687557864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro_ciclos Registro_ciclos:ciclos_inst " "Elaborating entity \"Registro_ciclos\" for hierarchy \"Registro_ciclos:ciclos_inst\"" {  } { { "FSM.sv" "ciclos_inst" { Text "D:/Quartus_Taller/TareaFSM/Tarea_FSM_Taller/Tarea Digitales/FSM.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695687557868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Registro_ciclos.sv(12) " "Verilog HDL assignment warning at Registro_ciclos.sv(12): truncated value with size 32 to match size of target (8)" {  } { { "Registro_ciclos.sv" "" { Text "D:/Quartus_Taller/TareaFSM/Tarea_FSM_Taller/Tarea Digitales/Registro_ciclos.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1695687557869 "|FSM|Registro_ciclos:ciclos_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro_mante Registro_mante:mante_inst " "Elaborating entity \"Registro_mante\" for hierarchy \"Registro_mante:mante_inst\"" {  } { { "FSM.sv" "mante_inst" { Text "D:/Quartus_Taller/TareaFSM/Tarea_FSM_Taller/Tarea Digitales/FSM.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695687557870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Registro_mante.sv(13) " "Verilog HDL assignment warning at Registro_mante.sv(13): truncated value with size 32 to match size of target (8)" {  } { { "Registro_mante.sv" "" { Text "D:/Quartus_Taller/TareaFSM/Tarea_FSM_Taller/Tarea Digitales/Registro_mante.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1695687557871 "|FSM|Registro_mante:mante_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst_comparador " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst_comparador\"" {  } { { "FSM.sv" "inst_comparador" { Text "D:/Quartus_Taller/TareaFSM/Tarea_FSM_Taller/Tarea Digitales/FSM.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695687557872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:mux_inst " "Elaborating entity \"Mux\" for hierarchy \"Mux:mux_inst\"" {  } { { "FSM.sv" "mux_inst" { Text "D:/Quartus_Taller/TareaFSM/Tarea_FSM_Taller/Tarea Digitales/FSM.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695687557892 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1695687557955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695687557993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 18:19:17 2023 " "Processing ended: Mon Sep 25 18:19:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695687557993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695687557993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695687557993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1695687557993 ""}
