// Seed: 2346038476
module module_0 (
    output wire id_0
);
  wire id_2;
  wire id_3;
  id_4 :
  assert property (@(posedge -1) id_4) @(-1'b0, posedge 1'b0) disable id_5;
  assign id_3 = id_3;
  wire id_6, id_7;
  assign module_1.id_11 = 0;
  assign id_5 = id_4;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input wor id_2,
    input tri id_3,
    input wor id_4,
    output supply0 id_5,
    id_14,
    input supply1 id_6,
    output tri1 id_7,
    input wor id_8,
    input wire id_9,
    output wor id_10,
    input wand id_11,
    output wand id_12,
    id_15
);
  module_0 modCall_1 (id_5);
endmodule
