#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000012f8fc58d50 .scope module, "testbench" "testbench" 2 18;
 .timescale 0 0;
v0000012f8fcb1fa0_0 .var "CLK", 0 0;
v0000012f8fcb1be0_0 .var "D", 3 0;
v0000012f8fcb1960_0 .net "Q", 3 0, L_0000012f8fcb2400;  1 drivers
v0000012f8fcb1c80_0 .var "RESET", 0 0;
S_0000012f8fc58ee0 .scope module, "register" "Vending_machine" 2 23, 2 3 0, S_0000012f8fc58d50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /OUTPUT 4 "Q";
v0000012f8fcb2900_0 .net "CLK", 0 0, v0000012f8fcb1fa0_0;  1 drivers
v0000012f8fcb27c0_0 .net "D", 3 0, v0000012f8fcb1be0_0;  1 drivers
v0000012f8fcb15a0_0 .net "Q", 3 0, L_0000012f8fcb2400;  alias, 1 drivers
v0000012f8fcb1a00_0 .net "RESET", 0 0, v0000012f8fcb1c80_0;  1 drivers
L_0000012f8fcb18c0 .part v0000012f8fcb1be0_0, 0, 1;
L_0000012f8fcb25e0 .part v0000012f8fcb1be0_0, 1, 1;
L_0000012f8fcb1d20 .part v0000012f8fcb1be0_0, 2, 1;
L_0000012f8fcb2400 .concat8 [ 1 1 1 1], L_0000012f8fc48750, L_0000012f8fcb3ba0, L_0000012f8fcb3430, L_0000012f8fcb3c10;
L_0000012f8fcb1dc0 .part v0000012f8fcb1be0_0, 3, 1;
S_0000012f8fc54eb0 .scope module, "dff0" "DFF" 2 10, 3 1 0, S_0000012f8fc58ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
L_0000012f8fc48520 .functor NAND 1, L_0000012f8fcb18c0, v0000012f8fcb1fa0_0, v0000012f8fcb1c80_0, C4<1>;
L_0000012f8fc48440 .functor NAND 1, L_0000012f8fc482f0, v0000012f8fcb1fa0_0, v0000012f8fcb1c80_0, C4<1>;
L_0000012f8fc482f0 .functor NOT 1, L_0000012f8fcb18c0, C4<0>, C4<0>, C4<0>;
L_0000012f8fc48600 .functor NAND 1, L_0000012f8fc48440, L_0000012f8fc48750, C4<1>, C4<1>;
L_0000012f8fc48750 .functor NAND 1, L_0000012f8fc48520, L_0000012f8fc48600, C4<1>, C4<1>;
v0000012f8fc49ce0_0 .net "D", 0 0, L_0000012f8fcb18c0;  1 drivers
v0000012f8fc49e20_0 .net "Q", 0 0, L_0000012f8fc48750;  1 drivers
v0000012f8fc4a780_0 .net "Qm", 0 0, L_0000012f8fc48600;  1 drivers
v0000012f8fc4a500_0 .net "R", 0 0, L_0000012f8fc48440;  1 drivers
v0000012f8fc49ec0_0 .net "S", 0 0, L_0000012f8fc48520;  1 drivers
v0000012f8fc4a8c0_0 .net *"_ivl_2", 0 0, L_0000012f8fc482f0;  1 drivers
v0000012f8fc49ba0_0 .net "clk", 0 0, v0000012f8fcb1fa0_0;  alias, 1 drivers
v0000012f8fc4a6e0_0 .net "rst", 0 0, v0000012f8fcb1c80_0;  alias, 1 drivers
S_0000012f8fc55040 .scope module, "dff1" "DFF" 2 11, 3 1 0, S_0000012f8fc58ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
L_0000012f8fc487c0 .functor NAND 1, L_0000012f8fcb25e0, v0000012f8fcb1fa0_0, v0000012f8fcb1c80_0, C4<1>;
L_0000012f8fc48830 .functor NAND 1, L_0000012f8fc48130, v0000012f8fcb1fa0_0, v0000012f8fcb1c80_0, C4<1>;
L_0000012f8fc48130 .functor NOT 1, L_0000012f8fcb25e0, C4<0>, C4<0>, C4<0>;
L_0000012f8fc481a0 .functor NAND 1, L_0000012f8fc48830, L_0000012f8fcb3ba0, C4<1>, C4<1>;
L_0000012f8fcb3ba0 .functor NAND 1, L_0000012f8fc487c0, L_0000012f8fc481a0, C4<1>, C4<1>;
v0000012f8fc4a820_0 .net "D", 0 0, L_0000012f8fcb25e0;  1 drivers
v0000012f8fc4a000_0 .net "Q", 0 0, L_0000012f8fcb3ba0;  1 drivers
v0000012f8fc4a0a0_0 .net "Qm", 0 0, L_0000012f8fc481a0;  1 drivers
v0000012f8fc4a320_0 .net "R", 0 0, L_0000012f8fc48830;  1 drivers
v0000012f8fc49b00_0 .net "S", 0 0, L_0000012f8fc487c0;  1 drivers
v0000012f8fc4a3c0_0 .net *"_ivl_2", 0 0, L_0000012f8fc48130;  1 drivers
v0000012f8fc4a960_0 .net "clk", 0 0, v0000012f8fcb1fa0_0;  alias, 1 drivers
v0000012f8fc49a60_0 .net "rst", 0 0, v0000012f8fcb1c80_0;  alias, 1 drivers
S_0000012f8fc53db0 .scope module, "dff2" "DFF" 2 12, 3 1 0, S_0000012f8fc58ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
L_0000012f8fcb33c0 .functor NAND 1, L_0000012f8fcb1d20, v0000012f8fcb1fa0_0, v0000012f8fcb1c80_0, C4<1>;
L_0000012f8fcb3b30 .functor NAND 1, L_0000012f8fcb3f90, v0000012f8fcb1fa0_0, v0000012f8fcb1c80_0, C4<1>;
L_0000012f8fcb3f90 .functor NOT 1, L_0000012f8fcb1d20, C4<0>, C4<0>, C4<0>;
L_0000012f8fcb3120 .functor NAND 1, L_0000012f8fcb3b30, L_0000012f8fcb3430, C4<1>, C4<1>;
L_0000012f8fcb3430 .functor NAND 1, L_0000012f8fcb33c0, L_0000012f8fcb3120, C4<1>, C4<1>;
v0000012f8fcb1280_0 .net "D", 0 0, L_0000012f8fcb1d20;  1 drivers
v0000012f8fcb2d60_0 .net "Q", 0 0, L_0000012f8fcb3430;  1 drivers
v0000012f8fcb2e00_0 .net "Qm", 0 0, L_0000012f8fcb3120;  1 drivers
v0000012f8fcb1320_0 .net "R", 0 0, L_0000012f8fcb3b30;  1 drivers
v0000012f8fcb24a0_0 .net "S", 0 0, L_0000012f8fcb33c0;  1 drivers
v0000012f8fcb1640_0 .net *"_ivl_2", 0 0, L_0000012f8fcb3f90;  1 drivers
v0000012f8fcb2cc0_0 .net "clk", 0 0, v0000012f8fcb1fa0_0;  alias, 1 drivers
v0000012f8fcb1500_0 .net "rst", 0 0, v0000012f8fcb1c80_0;  alias, 1 drivers
S_0000012f8fc4f130 .scope module, "dff3" "DFF" 2 13, 3 1 0, S_0000012f8fc58ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
L_0000012f8fcb3cf0 .functor NAND 1, L_0000012f8fcb1dc0, v0000012f8fcb1fa0_0, v0000012f8fcb1c80_0, C4<1>;
L_0000012f8fcb35f0 .functor NAND 1, L_0000012f8fcb3270, v0000012f8fcb1fa0_0, v0000012f8fcb1c80_0, C4<1>;
L_0000012f8fcb3270 .functor NOT 1, L_0000012f8fcb1dc0, C4<0>, C4<0>, C4<0>;
L_0000012f8fcb3eb0 .functor NAND 1, L_0000012f8fcb35f0, L_0000012f8fcb3c10, C4<1>, C4<1>;
L_0000012f8fcb3c10 .functor NAND 1, L_0000012f8fcb3cf0, L_0000012f8fcb3eb0, C4<1>, C4<1>;
v0000012f8fcb1aa0_0 .net "D", 0 0, L_0000012f8fcb1dc0;  1 drivers
v0000012f8fcb1b40_0 .net "Q", 0 0, L_0000012f8fcb3c10;  1 drivers
v0000012f8fcb1f00_0 .net "Qm", 0 0, L_0000012f8fcb3eb0;  1 drivers
v0000012f8fcb1e60_0 .net "R", 0 0, L_0000012f8fcb35f0;  1 drivers
v0000012f8fcb2540_0 .net "S", 0 0, L_0000012f8fcb3cf0;  1 drivers
v0000012f8fcb2720_0 .net *"_ivl_2", 0 0, L_0000012f8fcb3270;  1 drivers
v0000012f8fcb10a0_0 .net "clk", 0 0, v0000012f8fcb1fa0_0;  alias, 1 drivers
v0000012f8fcb2ea0_0 .net "rst", 0 0, v0000012f8fcb1c80_0;  alias, 1 drivers
    .scope S_0000012f8fc58d50;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000012f8fcb1be0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f8fcb1fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f8fcb1c80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f8fcb1c80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000012f8fcb1be0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000012f8fcb1be0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000012f8fcb1be0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000012f8fcb1be0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000012f8fcb1be0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000012f8fcb1be0_0, 0, 4;
    %delay 20, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000012f8fc58d50;
T_1 ;
    %delay 10, 0;
    %load/vec4 v0000012f8fcb1fa0_0;
    %inv;
    %store/vec4 v0000012f8fcb1fa0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000012f8fc58d50;
T_2 ;
    %vpi_call 2 47 "$monitor", "At time %t, Q = %b, D = %b, CLK = %d, RESET = %d", $time, v0000012f8fcb1960_0, v0000012f8fcb1be0_0, v0000012f8fcb1fa0_0, v0000012f8fcb1c80_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Vending_machine.v";
    "././Sequential_module/DFF.v";
