#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Thu Aug  8 11:58:56 2024
# Process ID: 19360
# Current directory: C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7688 C:\Users\ikay2\Documents\ML Accelerator\Line_Buffer\Line_Buffer.xpr
# Log file: C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/vivado.log
# Journal file: C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer\vivado.jou
# Running On: DESKTOP-TKI0AJ6, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 8429 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.xpr}
IWARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:paWARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ikay2/Documents/ML Acceleratoexit
INFO: [Common 17-206] Exiting Vivado at Thu Aug  8 12:00:20 2024...
anning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 1428.855 ; gain = 349.730
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1498.645 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'clock' on this module [C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1498.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1498.645 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1498.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1523.184 ; gain = 24.539
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1523.184 ; gain = 24.539
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2586.984 ; gain = 7.020
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2590.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2593.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2593.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2593.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2598.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'register' is not declared under prefix 'dut' [C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2599.305 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr ='h01
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2599.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr ='h01
                  20rd_ptr ='h00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2599.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr ='h01
                  20rd_ptr ='h00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2599.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2604.082 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2604.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  30wr_ptr ='h02
                  40wr_ptr ='h03
                  50wr_ptr ='h04
                  60wr_ptr ='h05
                  70wr_ptr ='h06
                  80wr_ptr ='h07
                  90wr_ptr ='h08
                 100wr_ptr ='h09
                 110wr_ptr ='h0a
                 120wr_ptr ='h0b
                 130wr_ptr ='h0c
                 140wr_ptr ='h0d
                 150wr_ptr ='h0e
                 160wr_ptr ='h0f
                 170wr_ptr ='h10
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2606.492 ; gain = 2.410
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20fifo_counter ='h01
                  30fifo_counter ='h02
                  30wr_ptr ='h02
                  40fifo_counter ='h03
                  40wr_ptr ='h03
                  50fifo_counter ='h04
                  50wr_ptr ='h04
                  60fifo_counter ='h05
                  60wr_ptr ='h05
                  70fifo_counter ='h06
                  70wr_ptr ='h06
                  80fifo_counter ='h07
                  80wr_ptr ='h07
                  90fifo_counter ='h08
                  90wr_ptr ='h08
                 100fifo_counter ='h09
                 100wr_ptr ='h09
                 110fifo_counter ='h0a
                 110wr_ptr ='h0a
                 120fifo_counter ='h0b
                 120wr_ptr ='h0b
                 130fifo_counter ='h0c
                 130wr_ptr ='h0c
                 140fifo_counter ='h0d
                 140wr_ptr ='h0d
                 150fifo_counter ='h0e
                 150wr_ptr ='h0e
                 160fifo_counter ='h0f
                 160wr_ptr ='h0f
                 170fifo_counter ='h10
                 170wr_ptr ='h10
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2609.801 ; gain = 3.223
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20fifo_counter ='h01
                  30fifo_counter ='h02
                  30wr_ptr ='h02
                  40fifo_counter ='h03
                  40wr_ptr ='h03
                  50fifo_counter ='h04
                  50wr_ptr ='h04
                  60fifo_counter ='h05
                  60wr_ptr ='h05
                  70fifo_counter ='h06
                  70wr_ptr ='h06
                  80fifo_counter ='h07
                  80wr_ptr ='h07
                  90fifo_counter ='h08
                  90wr_ptr ='h08
                 100fifo_counter ='h09
                 100wr_ptr ='h09
                 110fifo_counter ='h0a
                 110wr_ptr ='h0a
                 120fifo_counter ='h0b
                 120wr_ptr ='h0b
                 130fifo_counter ='h0c
                 130wr_ptr ='h0c
                 140fifo_counter ='h0d
                 140wr_ptr ='h0d
                 150fifo_counter ='h0e
                 150wr_ptr ='h0e
                 160fifo_counter ='h0f
                 160wr_ptr ='h0f
                 170fifo_counter ='h10
                 170wr_ptr ='h10
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2609.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.801 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20fifo_counter ='h01
                  30fifo_counter ='h02
                  30wr_ptr ='h02
                  40fifo_counter ='h03
                  40wr_ptr ='h03
                  50fifo_counter ='h04
                  50wr_ptr ='h04
                  60fifo_counter ='h05
                  60wr_ptr ='h05
                  70fifo_counter ='h06
                  70wr_ptr ='h06
                  80fifo_counter ='h07
                  80wr_ptr ='h07
                  90fifo_counter ='h08
                  90wr_ptr ='h08
                 100fifo_counter ='h09
                 100wr_ptr ='h09
                 110fifo_counter ='h0a
                 110wr_ptr ='h0a
                 120fifo_counter ='h0b
                 120wr_ptr ='h0b
                 130fifo_counter ='h0c
                 130wr_ptr ='h0c
                 140fifo_counter ='h0d
                 140wr_ptr ='h0d
                 150fifo_counter ='h0e
                 150wr_ptr ='h0e
                 160fifo_counter ='h0f
                 160wr_ptr ='h0f
                 170fifo_counter ='h10
                 170wr_ptr ='h10
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2609.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'empty' on this module [C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb:25]
ERROR: [VRFC 10-3180] cannot find port 'full' on this module [C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb:24]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2609.801 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20fifo_counter ='h01
                  30fifo_counter ='h02
                  30wr_ptr ='h02
                  40fifo_counter ='h03
                  40wr_ptr ='h03
                  50fifo_counter ='h04
                  50wr_ptr ='h04
                  60fifo_counter ='h05
                  60wr_ptr ='h05
                  70fifo_counter ='h06
                  70wr_ptr ='h06
                  80fifo_counter ='h07
                  80wr_ptr ='h07
                  90fifo_counter ='h08
                  90wr_ptr ='h08
                 100fifo_counter ='h09
                 100wr_ptr ='h09
                 110fifo_counter ='h0a
                 110wr_ptr ='h0a
                 120fifo_counter ='h0b
                 120wr_ptr ='h0b
                 130fifo_counter ='h0c
                 130wr_ptr ='h0c
                 140fifo_counter ='h0d
                 140wr_ptr ='h0d
                 150fifo_counter ='h0e
                 150wr_ptr ='h0e
                 160fifo_counter ='h0f
                 160wr_ptr ='h0f
                 170fifo_counter ='h10
                 170wr_ptr ='h10
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2609.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20fifo_counter ='h01
                  30fifo_counter ='h00
                  30rd_ptr ='h01
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2609.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2611.969 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20fifo_counter ='h01
                  30fifo_counter ='h00
                  30rd_ptr ='h01
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2611.969 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20fifo_counter ='h01
                  30fifo_counter ='h02
                  30wr_ptr ='h02
                  40fifo_counter ='h01
                  40rd_ptr ='h01
                  50fifo_counter ='h00
                  50rd_ptr ='h02
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2611.969 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20fifo_counter ='h01
                  30fifo_counter ='h02
                  30wr_ptr ='h02
                  40fifo_counter ='h01
                  40rd_ptr ='h01
                  50fifo_counter ='h00
                  50rd_ptr ='h02
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2619.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20fifo_counter ='h01
                  30fifo_counter ='h02
                  30wr_ptr ='h02
                  40fifo_counter ='h01
                  40rd_ptr ='h01
                  50fifo_counter ='h00
                  50rd_ptr ='h02
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2619.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20fifo_counter ='h01
                  30fifo_counter ='h02
                  30wr_ptr ='h02
                  40fifo_counter ='h01
                  40rd_ptr ='h01
                  50fifo_counter ='h00
                  50rd_ptr ='h02
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2619.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20fifo_counter ='h01
                  30fifo_counter ='h02
                  30wr_ptr ='h02
                  40fifo_counter ='h01
                  40rd_ptr ='h01
                  50fifo_counter ='h00
                  50rd_ptr ='h02
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2619.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20data_in ='h00
                  20fifo_counter ='h01
                  30data_in ='hc7
                  30fifo_counter ='h02
                  30wr_ptr ='h02
                  40fifo_counter ='h01
                  40rd_ptr ='h01
                  50fifo_counter ='h00
                  50rd_ptr ='h02
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2619.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20data_in ='h00
                  20fifo_counter ='h01
                  30data_in ='hc7
                  30data_in ='hc7
                  30fifo_counter ='h02
                  30wr_ptr ='h02
                  40fifo_counter ='h01
                  40rd_ptr ='h01
                  50fifo_counter ='h00
                  50rd_ptr ='h02
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2619.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20data_in ='h00
                  20fifo_counter ='h01
                  30data_in ='hc7
                  30data_in ='hc7
                  30fifo_counter ='h02
                  30wr_ptr ='h02
                  40fifo_counter ='h01
                  40rd_ptr ='h01
                  50fifo_counter ='h00
                  50rd_ptr ='h02
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2619.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20data_in ='h00
                  20fifo_counter ='h01
                  30data_in ='hc7
                  30data_in ='hc7
                  30fifo_counter ='h02
                  30wr_ptr ='h02
                  40fifo_counter ='h01
                  40rd_ptr ='h01
                  50fifo_counter ='h00
                  50rd_ptr ='h02
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2619.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20data_in ='h00
                  20fifo_counter ='h01
                  30data_in ='hc7
                  30data_in ='hc7
                  30fifo_counter ='h02
                  30wr_ptr ='h02
                  40fifo_counter ='h03
                  40wr_ptr ='h03
                  50fifo_counter ='h02
                  50rd_ptr ='h01
                  60fifo_counter ='h01
                  60rd_ptr ='h02
                  70fifo_counter ='h00
                  70rd_ptr ='h03
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2619.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20data_in ='h00
                  20fifo_counter ='h01
                  30data_in ='h47
                  30data_in ='h47
                  30fifo_counter ='h02
                  30wr_ptr ='h02
                  40fifo_counter ='h03
                  40wr_ptr ='h03
                  50fifo_counter ='h02
                  50rd_ptr ='h01
                  60fifo_counter ='h01
                  60rd_ptr ='h02
                  70fifo_counter ='h00
                  70rd_ptr ='h03
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2619.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20data_in ='h00
                  20fifo_counter ='h01
                  30data_in ='h01
                  30data_in ='h01
                  30fifo_counter ='h02
                  30wr_ptr ='h02
                  40fifo_counter ='h03
                  40wr_ptr ='h03
                  50fifo_counter ='h02
                  50rd_ptr ='h01
                  60fifo_counter ='h01
                  60rd_ptr ='h02
                  70fifo_counter ='h00
                  70rd_ptr ='h03
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2619.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20data_in ='h00
                  20fifo_counter ='h01
                  30data_in ='h01
                  30data_in ='h01
                  30fifo_counter ='h02
                  30wr_ptr ='h02
                  40fifo_counter ='h03
                  40wr_ptr ='h03
                  50fifo_counter ='h02
                  50rd_ptr ='h01
                  60fifo_counter ='h01
                  60rd_ptr ='h02
                  70fifo_counter ='h00
                  70rd_ptr ='h03
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2619.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0fifo_counter ='h00
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20data_in ='h00
                  20fifo_counter ='h01
                  30data_in ='hff
                  30data_in ='hff
                  30fifo_counter ='h02
                  30wr_ptr ='h02
                  40fifo_counter ='h03
                  40wr_ptr ='h03
                  50fifo_counter ='h02
                  50rd_ptr ='h01
                  60fifo_counter ='h01
                  60rd_ptr ='h02
                  70fifo_counter ='h00
                  70rd_ptr ='h03
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2619.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr ='h01
                  20rd_ptr ='h00
                  20data_in ='h00
                  30data_in ='hff
                  30data_in ='hff
                  30wr_ptr ='h02
                  40data_in ='h80
                  40data_in ='h80
                  40wr_ptr ='h03
                  50data_in ='h40
                  50data_in ='h40
                  50wr_ptr ='h04
                  60data_in ='h20
                  60data_in ='h20
                  60wr_ptr ='h05
                  70data_in ='h10
                  70data_in ='h10
                  70wr_ptr ='h06
                  80data_in ='h08
                  80data_in ='h08
                  80wr_ptr ='h07
                  90data_in ='h04
                  90data_in ='h04
                  90wr_ptr ='h08
                 100data_in ='h02
                 100data_in ='h02
                 100wr_ptr ='h09
                 110data_in ='h01
                 110data_in ='h01
                 110wr_ptr ='h0a
                 120rd_ptr ='h01
                 130rd_ptr ='h02
                 140rd_ptr ='h03
                 150rd_ptr ='h04
                 160rd_ptr ='h05
                 170rd_ptr ='h06
                 180rd_ptr ='h07
                 190rd_ptr ='h08
                 200rd_ptr ='h09
                 210rd_ptr ='h0a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2619.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2619.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2619.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2619.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2625.160 ; gain = 6.086
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2625.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='h01
                  30wr_ptr='h02
                  30wr_ptr='h02
                  40wr_ptr='h03
                  40wr_ptr='h03
                  40wr_ptr='h03
                  50wr_ptr='h04
                  50wr_ptr='h04
                  50wr_ptr='h04
                  50wr_ptr='h04
                  60wr_ptr='h05
                  60wr_ptr='h05
                  60wr_ptr='h05
                  60wr_ptr='h05
                  60wr_ptr='h05
                  70wr_ptr='h06
                  70wr_ptr='h06
                  70wr_ptr='h06
                  70wr_ptr='h06
                  70wr_ptr='h06
                  70wr_ptr='h06
                  80wr_ptr='h07
                  80wr_ptr='h07
                  80wr_ptr='h07
                  80wr_ptr='h07
                  80wr_ptr='h07
                  80wr_ptr='h07
                  80wr_ptr='h07
                  90wr_ptr='h08
                  90wr_ptr='h08
                  90wr_ptr='h08
                  90wr_ptr='h08
                  90wr_ptr='h08
                  90wr_ptr='h08
                  90wr_ptr='h08
                  90wr_ptr='h08
                 100wr_ptr='h09
                 100wr_ptr='h09
                 100wr_ptr='h09
                 100wr_ptr='h09
                 100wr_ptr='h09
                 100wr_ptr='h09
                 100wr_ptr='h09
                 100wr_ptr='h09
                 110wr_ptr='h0a
                 110wr_ptr='h0a
                 110wr_ptr='h0a
                 110wr_ptr='h0a
                 110wr_ptr='h0a
                 110wr_ptr='h0a
                 110wr_ptr='h0a
                 110wr_ptr='h0a
                 110wr_ptr='h0a
                 120wr_ptr='h0b
                 120wr_ptr='h0b
                 120wr_ptr='h0b
                 120wr_ptr='h0b
                 120wr_ptr='h0b
                 120wr_ptr='h0b
                 120wr_ptr='h0b
                 120wr_ptr='h0b
                 120wr_ptr='h0b
                 120wr_ptr='h0b
                 130wr_ptr='h0c
                 130wr_ptr='h0c
                 130wr_ptr='h0c
                 130wr_ptr='h0c
                 130wr_ptr='h0c
                 130wr_ptr='h0c
                 130wr_ptr='h0c
                 130wr_ptr='h0c
                 130wr_ptr='h0c
                 130wr_ptr='h0c
                 130wr_ptr='h0c
                 140wr_ptr='h0d
                 140wr_ptr='h0d
                 140wr_ptr='h0d
                 140wr_ptr='h0d
                 140wr_ptr='h0d
                 140wr_ptr='h0d
                 140wr_ptr='h0d
                 140wr_ptr='h0d
                 140wr_ptr='h0d
                 140wr_ptr='h0d
                 140wr_ptr='h0d
                 140wr_ptr='h0d
                 150wr_ptr='h0e
                 150wr_ptr='h0e
                 150wr_ptr='h0e
                 150wr_ptr='h0e
                 150wr_ptr='h0e
                 150wr_ptr='h0e
                 150wr_ptr='h0e
                 150wr_ptr='h0e
                 150wr_ptr='h0e
                 150wr_ptr='h0e
                 150wr_ptr='h0e
                 150wr_ptr='h0e
                 150wr_ptr='h0e
                 160wr_ptr='h0f
                 160wr_ptr='h0f
                 160wr_ptr='h0f
                 160wr_ptr='h0f
                 160wr_ptr='h0f
                 160wr_ptr='h0f
                 160wr_ptr='h0f
                 160wr_ptr='h0f
                 160wr_ptr='h0f
                 160wr_ptr='h0f
                 160wr_ptr='h0f
                 160wr_ptr='h0f
                 160wr_ptr='h0f
                 160wr_ptr='h0f
                 170wr_ptr='h10
                 170wr_ptr='h10
                 170wr_ptr='h10
                 170wr_ptr='h10
                 170wr_ptr='h10
                 170wr_ptr='h10
                 170wr_ptr='h10
                 170wr_ptr='h10
                 170wr_ptr='h10
                 170wr_ptr='h10
                 170wr_ptr='h10
                 170wr_ptr='h10
                 170wr_ptr='h10
                 170wr_ptr='h10
                 170wr_ptr='h10
                 180wr_ptr='h11
                 180wr_ptr='h11
                 180wr_ptr='h11
                 180wr_ptr='h11
                 180wr_ptr='h11
                 180wr_ptr='h11
                 180wr_ptr='h11
                 180wr_ptr='h11
                 180wr_ptr='h11
                 180wr_ptr='h11
                 180wr_ptr='h11
                 180wr_ptr='h11
                 180wr_ptr='h11
                 180wr_ptr='h11
                 180wr_ptr='h11
                 180wr_ptr='h11
                 190wr_ptr='h12
                 190wr_ptr='h12
                 190wr_ptr='h12
                 190wr_ptr='h12
                 190wr_ptr='h12
                 190wr_ptr='h12
                 190wr_ptr='h12
                 190wr_ptr='h12
                 190wr_ptr='h12
                 190wr_ptr='h12
                 190wr_ptr='h12
                 190wr_ptr='h12
                 190wr_ptr='h12
                 190wr_ptr='h12
                 190wr_ptr='h12
                 190wr_ptr='h12
                 200wr_ptr='h13
                 200wr_ptr='h13
                 200wr_ptr='h13
                 200wr_ptr='h13
                 200wr_ptr='h13
                 200wr_ptr='h13
                 200wr_ptr='h13
                 200wr_ptr='h13
                 200wr_ptr='h13
                 200wr_ptr='h13
                 200wr_ptr='h13
                 200wr_ptr='h13
                 200wr_ptr='h13
                 200wr_ptr='h13
                 200wr_ptr='h13
                 200wr_ptr='h13
                 210wr_ptr='h14
                 210wr_ptr='h14
                 210wr_ptr='h14
                 210wr_ptr='h14
                 210wr_ptr='h14
                 210wr_ptr='h14
                 210wr_ptr='h14
                 210wr_ptr='h14
                 210wr_ptr='h14
                 210wr_ptr='h14
                 210wr_ptr='h14
                 210wr_ptr='h14
                 210wr_ptr='h14
                 210wr_ptr='h14
                 210wr_ptr='h14
                 210wr_ptr='h14
                 220wr_ptr='h15
                 220wr_ptr='h15
                 220wr_ptr='h15
                 220wr_ptr='h15
                 220wr_ptr='h15
                 220wr_ptr='h15
                 220wr_ptr='h15
                 220wr_ptr='h15
                 220wr_ptr='h15
                 220wr_ptr='h15
                 220wr_ptr='h15
                 220wr_ptr='h15
                 220wr_ptr='h15
                 220wr_ptr='h15
                 220wr_ptr='h15
                 220wr_ptr='h15
                 230wr_ptr='h16
                 230wr_ptr='h16
                 230wr_ptr='h16
                 230wr_ptr='h16
                 230wr_ptr='h16
                 230wr_ptr='h16
                 230wr_ptr='h16
                 230wr_ptr='h16
                 230wr_ptr='h16
                 230wr_ptr='h16
                 230wr_ptr='h16
                 230wr_ptr='h16
                 230wr_ptr='h16
                 230wr_ptr='h16
                 230wr_ptr='h16
                 230wr_ptr='h16
                 240wr_ptr='h17
                 240wr_ptr='h17
                 240wr_ptr='h17
                 240wr_ptr='h17
                 240wr_ptr='h17
                 240wr_ptr='h17
                 240wr_ptr='h17
                 240wr_ptr='h17
                 240wr_ptr='h17
                 240wr_ptr='h17
                 240wr_ptr='h17
                 240wr_ptr='h17
                 240wr_ptr='h17
                 240wr_ptr='h17
                 240wr_ptr='h17
                 240wr_ptr='h17
                 250wr_ptr='h18
                 250wr_ptr='h18
                 250wr_ptr='h18
                 250wr_ptr='h18
                 250wr_ptr='h18
                 250wr_ptr='h18
                 250wr_ptr='h18
                 250wr_ptr='h18
                 250wr_ptr='h18
                 250wr_ptr='h18
                 250wr_ptr='h18
                 250wr_ptr='h18
                 250wr_ptr='h18
                 250wr_ptr='h18
                 250wr_ptr='h18
                 250wr_ptr='h18
                 260wr_ptr='h19
                 260wr_ptr='h19
                 260wr_ptr='h19
                 260wr_ptr='h19
                 260wr_ptr='h19
                 260wr_ptr='h19
                 260wr_ptr='h19
                 260wr_ptr='h19
                 260wr_ptr='h19
                 260wr_ptr='h19
                 260wr_ptr='h19
                 260wr_ptr='h19
                 260wr_ptr='h19
                 260wr_ptr='h19
                 260wr_ptr='h19
                 260wr_ptr='h19
                 270wr_ptr='h1a
                 270wr_ptr='h1a
                 270wr_ptr='h1a
                 270wr_ptr='h1a
                 270wr_ptr='h1a
                 270wr_ptr='h1a
                 270wr_ptr='h1a
                 270wr_ptr='h1a
                 270wr_ptr='h1a
                 270wr_ptr='h1a
                 270wr_ptr='h1a
                 270wr_ptr='h1a
                 270wr_ptr='h1a
                 270wr_ptr='h1a
                 270wr_ptr='h1a
                 270wr_ptr='h1a
                 280wr_ptr='h1b
                 280wr_ptr='h1b
                 280wr_ptr='h1b
                 280wr_ptr='h1b
                 280wr_ptr='h1b
                 280wr_ptr='h1b
                 280wr_ptr='h1b
                 280wr_ptr='h1b
                 280wr_ptr='h1b
                 280wr_ptr='h1b
                 280wr_ptr='h1b
                 280wr_ptr='h1b
                 280wr_ptr='h1b
                 280wr_ptr='h1b
                 280wr_ptr='h1b
                 280wr_ptr='h1b
                 290wr_ptr='h1c
                 290wr_ptr='h1c
                 290wr_ptr='h1c
                 290wr_ptr='h1c
                 290wr_ptr='h1c
                 290wr_ptr='h1c
                 290wr_ptr='h1c
                 290wr_ptr='h1c
                 290wr_ptr='h1c
                 290wr_ptr='h1c
                 290wr_ptr='h1c
                 290wr_ptr='h1c
                 290wr_ptr='h1c
                 290wr_ptr='h1c
                 290wr_ptr='h1c
                 290wr_ptr='h1c
                 300wr_ptr='h1d
                 300wr_ptr='h1d
                 300wr_ptr='h1d
                 300wr_ptr='h1d
                 300wr_ptr='h1d
                 300wr_ptr='h1d
                 300wr_ptr='h1d
                 300wr_ptr='h1d
                 300wr_ptr='h1d
                 300wr_ptr='h1d
                 300wr_ptr='h1d
                 300wr_ptr='h1d
                 300wr_ptr='h1d
                 300wr_ptr='h1d
                 300wr_ptr='h1d
                 300wr_ptr='h1d
                 310wr_ptr='h1e
                 310wr_ptr='h1e
                 310wr_ptr='h1e
                 310wr_ptr='h1e
                 310wr_ptr='h1e
                 310wr_ptr='h1e
                 310wr_ptr='h1e
                 310wr_ptr='h1e
                 310wr_ptr='h1e
                 310wr_ptr='h1e
                 310wr_ptr='h1e
                 310wr_ptr='h1e
                 310wr_ptr='h1e
                 310wr_ptr='h1e
                 310wr_ptr='h1e
                 310wr_ptr='h1e
                 320wr_ptr='h1f
                 320wr_ptr='h1f
                 320wr_ptr='h1f
                 320wr_ptr='h1f
                 320wr_ptr='h1f
                 320wr_ptr='h1f
                 320wr_ptr='h1f
                 320wr_ptr='h1f
                 320wr_ptr='h1f
                 320wr_ptr='h1f
                 320wr_ptr='h1f
                 320wr_ptr='h1f
                 320wr_ptr='h1f
                 320wr_ptr='h1f
                 320wr_ptr='h1f
                 320wr_ptr='h1f
                 330wr_ptr='h00
                 330wr_ptr='h00
                 330wr_ptr='h00
                 330wr_ptr='h00
                 330wr_ptr='h00
                 330wr_ptr='h00
                 330wr_ptr='h00
                 330wr_ptr='h00
                 330wr_ptr='h00
                 330wr_ptr='h00
                 330wr_ptr='h00
                 330wr_ptr='h00
                 330wr_ptr='h00
                 330wr_ptr='h00
                 330wr_ptr='h00
                 330wr_ptr='h00
                 340wr_ptr='h01
                 340wr_ptr='h01
                 340wr_ptr='h01
                 340wr_ptr='h01
                 340wr_ptr='h01
                 340wr_ptr='h01
                 340wr_ptr='h01
                 340wr_ptr='h01
                 340wr_ptr='h01
                 340wr_ptr='h01
                 340wr_ptr='h01
                 340wr_ptr='h01
                 340wr_ptr='h01
                 340wr_ptr='h01
                 340wr_ptr='h01
                 340wr_ptr='h01
                 350wr_ptr='h02
                 350wr_ptr='h02
                 350wr_ptr='h02
                 350wr_ptr='h02
                 350wr_ptr='h02
                 350wr_ptr='h02
                 350wr_ptr='h02
                 350wr_ptr='h02
                 350wr_ptr='h02
                 350wr_ptr='h02
                 350wr_ptr='h02
                 350wr_ptr='h02
                 350wr_ptr='h02
                 350wr_ptr='h02
                 350wr_ptr='h02
                 350wr_ptr='h02
                 360wr_ptr='h03
                 360wr_ptr='h03
                 360wr_ptr='h03
                 360wr_ptr='h03
                 360wr_ptr='h03
                 360wr_ptr='h03
                 360wr_ptr='h03
                 360wr_ptr='h03
                 360wr_ptr='h03
                 360wr_ptr='h03
                 360wr_ptr='h03
                 360wr_ptr='h03
                 360wr_ptr='h03
                 360wr_ptr='h03
                 360wr_ptr='h03
                 360wr_ptr='h03
                 370wr_ptr='h04
                 370wr_ptr='h04
                 370wr_ptr='h04
                 370wr_ptr='h04
                 370wr_ptr='h04
                 370wr_ptr='h04
                 370wr_ptr='h04
                 370wr_ptr='h04
                 370wr_ptr='h04
                 370wr_ptr='h04
                 370wr_ptr='h04
                 370wr_ptr='h04
                 370wr_ptr='h04
                 370wr_ptr='h04
                 370wr_ptr='h04
                 370wr_ptr='h04
                 380wr_ptr='h05
                 380wr_ptr='h05
                 380wr_ptr='h05
                 380wr_ptr='h05
                 380wr_ptr='h05
                 380wr_ptr='h05
                 380wr_ptr='h05
                 380wr_ptr='h05
                 380wr_ptr='h05
                 380wr_ptr='h05
                 380wr_ptr='h05
                 380wr_ptr='h05
                 380wr_ptr='h05
                 380wr_ptr='h05
                 380wr_ptr='h05
                 380wr_ptr='h05
                 390wr_ptr='h06
                 390wr_ptr='h06
                 390wr_ptr='h06
                 390wr_ptr='h06
                 390wr_ptr='h06
                 390wr_ptr='h06
                 390wr_ptr='h06
                 390wr_ptr='h06
                 390wr_ptr='h06
                 390wr_ptr='h06
                 390wr_ptr='h06
                 390wr_ptr='h06
                 390wr_ptr='h06
                 390wr_ptr='h06
                 390wr_ptr='h06
                 390wr_ptr='h06
                 400wr_ptr='h07
                 400wr_ptr='h07
                 400wr_ptr='h07
                 400wr_ptr='h07
                 400wr_ptr='h07
                 400wr_ptr='h07
                 400wr_ptr='h07
                 400wr_ptr='h07
                 400wr_ptr='h07
                 400wr_ptr='h07
                 400wr_ptr='h07
                 400wr_ptr='h07
                 400wr_ptr='h07
                 400wr_ptr='h07
                 400wr_ptr='h07
                 400wr_ptr='h07
                 410wr_ptr='h08
                 410wr_ptr='h08
                 410wr_ptr='h08
                 410wr_ptr='h08
                 410wr_ptr='h08
                 410wr_ptr='h08
                 410wr_ptr='h08
                 410wr_ptr='h08
                 410wr_ptr='h08
                 410wr_ptr='h08
                 410wr_ptr='h08
                 410wr_ptr='h08
                 410wr_ptr='h08
                 410wr_ptr='h08
                 410wr_ptr='h08
                 410wr_ptr='h08
                 420wr_ptr='h09
                 420wr_ptr='h09
                 420wr_ptr='h09
                 420wr_ptr='h09
                 420wr_ptr='h09
                 420wr_ptr='h09
                 420wr_ptr='h09
                 420wr_ptr='h09
                 420wr_ptr='h09
                 420wr_ptr='h09
                 420wr_ptr='h09
                 420wr_ptr='h09
                 420wr_ptr='h09
                 420wr_ptr='h09
                 420wr_ptr='h09
                 420wr_ptr='h09
                 430wr_ptr='h0a
                 430wr_ptr='h0a
                 430wr_ptr='h0a
                 430wr_ptr='h0a
                 430wr_ptr='h0a
                 430wr_ptr='h0a
                 430wr_ptr='h0a
                 430wr_ptr='h0a
                 430wr_ptr='h0a
                 430wr_ptr='h0a
                 430wr_ptr='h0a
                 430wr_ptr='h0a
                 430wr_ptr='h0a
                 430wr_ptr='h0a
                 430wr_ptr='h0a
                 430wr_ptr='h0a
                 440wr_ptr='h0b
                 440wr_ptr='h0b
                 440wr_ptr='h0b
                 440wr_ptr='h0b
                 440wr_ptr='h0b
                 440wr_ptr='h0b
                 440wr_ptr='h0b
                 440wr_ptr='h0b
                 440wr_ptr='h0b
                 440wr_ptr='h0b
                 440wr_ptr='h0b
                 440wr_ptr='h0b
                 440wr_ptr='h0b
                 440wr_ptr='h0b
                 440wr_ptr='h0b
                 440wr_ptr='h0b
                 450wr_ptr='h0c
                 450wr_ptr='h0c
                 450wr_ptr='h0c
                 450wr_ptr='h0c
                 450wr_ptr='h0c
                 450wr_ptr='h0c
                 450wr_ptr='h0c
                 450wr_ptr='h0c
                 450wr_ptr='h0c
                 450wr_ptr='h0c
                 450wr_ptr='h0c
                 450wr_ptr='h0c
                 450wr_ptr='h0c
                 450wr_ptr='h0c
                 450wr_ptr='h0c
                 450wr_ptr='h0c
                 460wr_ptr='h0d
                 460wr_ptr='h0d
                 460wr_ptr='h0d
                 460wr_ptr='h0d
                 460wr_ptr='h0d
                 460wr_ptr='h0d
                 460wr_ptr='h0d
                 460wr_ptr='h0d
                 460wr_ptr='h0d
                 460wr_ptr='h0d
                 460wr_ptr='h0d
                 460wr_ptr='h0d
                 460wr_ptr='h0d
                 460wr_ptr='h0d
                 460wr_ptr='h0d
                 460wr_ptr='h0d
                 470wr_ptr='h0e
                 470wr_ptr='h0e
                 470wr_ptr='h0e
                 470wr_ptr='h0e
                 470wr_ptr='h0e
                 470wr_ptr='h0e
                 470wr_ptr='h0e
                 470wr_ptr='h0e
                 470wr_ptr='h0e
                 470wr_ptr='h0e
                 470wr_ptr='h0e
                 470wr_ptr='h0e
                 470wr_ptr='h0e
                 470wr_ptr='h0e
                 470wr_ptr='h0e
                 470wr_ptr='h0e
                 480wr_ptr='h0f
                 480wr_ptr='h0f
                 480wr_ptr='h0f
                 480wr_ptr='h0f
                 480wr_ptr='h0f
                 480wr_ptr='h0f
                 480wr_ptr='h0f
                 480wr_ptr='h0f
                 480wr_ptr='h0f
                 480wr_ptr='h0f
                 480wr_ptr='h0f
                 480wr_ptr='h0f
                 480wr_ptr='h0f
                 480wr_ptr='h0f
                 480wr_ptr='h0f
                 480wr_ptr='h0f
                 490wr_ptr='h10
                 490wr_ptr='h10
                 490wr_ptr='h10
                 490wr_ptr='h10
                 490wr_ptr='h10
                 490wr_ptr='h10
                 490wr_ptr='h10
                 490wr_ptr='h10
                 490wr_ptr='h10
                 490wr_ptr='h10
                 490wr_ptr='h10
                 490wr_ptr='h10
                 490wr_ptr='h10
                 490wr_ptr='h10
                 490wr_ptr='h10
                 490wr_ptr='h10
                 500wr_ptr='h11
                 500wr_ptr='h11
                 500wr_ptr='h11
                 500wr_ptr='h11
                 500wr_ptr='h11
                 500wr_ptr='h11
                 500wr_ptr='h11
                 500wr_ptr='h11
                 500wr_ptr='h11
                 500wr_ptr='h11
                 500wr_ptr='h11
                 500wr_ptr='h11
                 500wr_ptr='h11
                 500wr_ptr='h11
                 500wr_ptr='h11
                 500wr_ptr='h11
                 510wr_ptr='h12
                 510wr_ptr='h12
                 510wr_ptr='h12
                 510wr_ptr='h12
                 510wr_ptr='h12
                 510wr_ptr='h12
                 510wr_ptr='h12
                 510wr_ptr='h12
                 510wr_ptr='h12
                 510wr_ptr='h12
                 510wr_ptr='h12
                 510wr_ptr='h12
                 510wr_ptr='h12
                 510wr_ptr='h12
                 510wr_ptr='h12
                 510wr_ptr='h12
                 520wr_ptr='h13
                 520wr_ptr='h13
                 520wr_ptr='h13
                 520wr_ptr='h13
                 520wr_ptr='h13
                 520wr_ptr='h13
                 520wr_ptr='h13
                 520wr_ptr='h13
                 520wr_ptr='h13
                 520wr_ptr='h13
                 520wr_ptr='h13
                 520wr_ptr='h13
                 520wr_ptr='h13
                 520wr_ptr='h13
                 520wr_ptr='h13
                 520wr_ptr='h13
                 530wr_ptr='h14
                 530wr_ptr='h14
                 530wr_ptr='h14
                 530wr_ptr='h14
                 530wr_ptr='h14
                 530wr_ptr='h14
                 530wr_ptr='h14
                 530wr_ptr='h14
                 530wr_ptr='h14
                 530wr_ptr='h14
                 530wr_ptr='h14
                 530wr_ptr='h14
                 530wr_ptr='h14
                 530wr_ptr='h14
                 530wr_ptr='h14
                 530wr_ptr='h14
                 540wr_ptr='h15
                 540wr_ptr='h15
                 540wr_ptr='h15
                 540wr_ptr='h15
                 540wr_ptr='h15
                 540wr_ptr='h15
                 540wr_ptr='h15
                 540wr_ptr='h15
                 540wr_ptr='h15
                 540wr_ptr='h15
                 540wr_ptr='h15
                 540wr_ptr='h15
                 540wr_ptr='h15
                 540wr_ptr='h15
                 540wr_ptr='h15
                 540wr_ptr='h15
                 550wr_ptr='h16
                 550wr_ptr='h16
                 550wr_ptr='h16
                 550wr_ptr='h16
                 550wr_ptr='h16
                 550wr_ptr='h16
                 550wr_ptr='h16
                 550wr_ptr='h16
                 550wr_ptr='h16
                 550wr_ptr='h16
                 550wr_ptr='h16
                 550wr_ptr='h16
                 550wr_ptr='h16
                 550wr_ptr='h16
                 550wr_ptr='h16
                 550wr_ptr='h16
                 560wr_ptr='h17
                 560wr_ptr='h17
                 560wr_ptr='h17
                 560wr_ptr='h17
                 560wr_ptr='h17
                 560wr_ptr='h17
                 560wr_ptr='h17
                 560wr_ptr='h17
                 560wr_ptr='h17
                 560wr_ptr='h17
                 560wr_ptr='h17
                 560wr_ptr='h17
                 560wr_ptr='h17
                 560wr_ptr='h17
                 560wr_ptr='h17
                 560wr_ptr='h17
                 570wr_ptr='h18
                 570wr_ptr='h18
                 570wr_ptr='h18
                 570wr_ptr='h18
                 570wr_ptr='h18
                 570wr_ptr='h18
                 570wr_ptr='h18
                 570wr_ptr='h18
                 570wr_ptr='h18
                 570wr_ptr='h18
                 570wr_ptr='h18
                 570wr_ptr='h18
                 570wr_ptr='h18
                 570wr_ptr='h18
                 570wr_ptr='h18
                 570wr_ptr='h18
                 580wr_ptr='h19
                 580wr_ptr='h19
                 580wr_ptr='h19
                 580wr_ptr='h19
                 580wr_ptr='h19
                 580wr_ptr='h19
                 580wr_ptr='h19
                 580wr_ptr='h19
                 580wr_ptr='h19
                 580wr_ptr='h19
                 580wr_ptr='h19
                 580wr_ptr='h19
                 580wr_ptr='h19
                 580wr_ptr='h19
                 580wr_ptr='h19
                 580wr_ptr='h19
                 590wr_ptr='h1a
                 590wr_ptr='h1a
                 590wr_ptr='h1a
                 590wr_ptr='h1a
                 590wr_ptr='h1a
                 590wr_ptr='h1a
                 590wr_ptr='h1a
                 590wr_ptr='h1a
                 590wr_ptr='h1a
                 590wr_ptr='h1a
                 590wr_ptr='h1a
                 590wr_ptr='h1a
                 590wr_ptr='h1a
                 590wr_ptr='h1a
                 590wr_ptr='h1a
                 590wr_ptr='h1a
                 600wr_ptr='h1b
                 600wr_ptr='h1b
                 600wr_ptr='h1b
                 600wr_ptr='h1b
                 600wr_ptr='h1b
                 600wr_ptr='h1b
                 600wr_ptr='h1b
                 600wr_ptr='h1b
                 600wr_ptr='h1b
                 600wr_ptr='h1b
                 600wr_ptr='h1b
                 600wr_ptr='h1b
                 600wr_ptr='h1b
                 600wr_ptr='h1b
                 600wr_ptr='h1b
                 600wr_ptr='h1b
                 610wr_ptr='h1c
                 610wr_ptr='h1c
                 610wr_ptr='h1c
                 610wr_ptr='h1c
                 610wr_ptr='h1c
                 610wr_ptr='h1c
                 610wr_ptr='h1c
                 610wr_ptr='h1c
                 610wr_ptr='h1c
                 610wr_ptr='h1c
                 610wr_ptr='h1c
                 610wr_ptr='h1c
                 610wr_ptr='h1c
                 610wr_ptr='h1c
                 610wr_ptr='h1c
                 610wr_ptr='h1c
                 620wr_ptr='h1d
                 620wr_ptr='h1d
                 620wr_ptr='h1d
                 620wr_ptr='h1d
                 620wr_ptr='h1d
                 620wr_ptr='h1d
                 620wr_ptr='h1d
                 620wr_ptr='h1d
                 620wr_ptr='h1d
                 620wr_ptr='h1d
                 620wr_ptr='h1d
                 620wr_ptr='h1d
                 620wr_ptr='h1d
                 620wr_ptr='h1d
                 620wr_ptr='h1d
                 620wr_ptr='h1d
                 630wr_ptr='h1e
                 630wr_ptr='h1e
                 630wr_ptr='h1e
                 630wr_ptr='h1e
                 630wr_ptr='h1e
                 630wr_ptr='h1e
                 630wr_ptr='h1e
                 630wr_ptr='h1e
                 630wr_ptr='h1e
                 630wr_ptr='h1e
                 630wr_ptr='h1e
                 630wr_ptr='h1e
                 630wr_ptr='h1e
                 630wr_ptr='h1e
                 630wr_ptr='h1e
                 630wr_ptr='h1e
                 640wr_ptr='h1f
                 640wr_ptr='h1f
                 640wr_ptr='h1f
                 640wr_ptr='h1f
                 640wr_ptr='h1f
                 640wr_ptr='h1f
                 640wr_ptr='h1f
                 640wr_ptr='h1f
                 640wr_ptr='h1f
                 640wr_ptr='h1f
                 640wr_ptr='h1f
                 640wr_ptr='h1f
                 640wr_ptr='h1f
                 640wr_ptr='h1f
                 640wr_ptr='h1f
                 640wr_ptr='h1f
                 650wr_ptr='h00
                 650wr_ptr='h00
                 650wr_ptr='h00
                 650wr_ptr='h00
                 650wr_ptr='h00
                 650wr_ptr='h00
                 650wr_ptr='h00
                 650wr_ptr='h00
                 650wr_ptr='h00
                 650wr_ptr='h00
                 650wr_ptr='h00
                 650wr_ptr='h00
                 650wr_ptr='h00
                 650wr_ptr='h00
                 650wr_ptr='h00
                 650wr_ptr='h00
                 660wr_ptr='h01
                 660wr_ptr='h01
                 660wr_ptr='h01
                 660wr_ptr='h01
                 660wr_ptr='h01
                 660wr_ptr='h01
                 660wr_ptr='h01
                 660wr_ptr='h01
                 660wr_ptr='h01
                 660wr_ptr='h01
                 660wr_ptr='h01
                 660wr_ptr='h01
                 660wr_ptr='h01
                 660wr_ptr='h01
                 660wr_ptr='h01
                 660wr_ptr='h01
                 670wr_ptr='h02
                 670wr_ptr='h02
                 670wr_ptr='h02
                 670wr_ptr='h02
                 670wr_ptr='h02
                 670wr_ptr='h02
                 670wr_ptr='h02
                 670wr_ptr='h02
                 670wr_ptr='h02
                 670wr_ptr='h02
                 670wr_ptr='h02
                 670wr_ptr='h02
                 670wr_ptr='h02
                 670wr_ptr='h02
                 670wr_ptr='h02
                 670wr_ptr='h02
                 680wr_ptr='h03
                 680wr_ptr='h03
                 680wr_ptr='h03
                 680wr_ptr='h03
                 680wr_ptr='h03
                 680wr_ptr='h03
                 680wr_ptr='h03
                 680wr_ptr='h03
                 680wr_ptr='h03
                 680wr_ptr='h03
                 680wr_ptr='h03
                 680wr_ptr='h03
                 680wr_ptr='h03
                 680wr_ptr='h03
                 680wr_ptr='h03
                 680wr_ptr='h03
                 690wr_ptr='h04
                 690wr_ptr='h04
                 690wr_ptr='h04
                 690wr_ptr='h04
                 690wr_ptr='h04
                 690wr_ptr='h04
                 690wr_ptr='h04
                 690wr_ptr='h04
                 690wr_ptr='h04
                 690wr_ptr='h04
                 690wr_ptr='h04
                 690wr_ptr='h04
                 690wr_ptr='h04
                 690wr_ptr='h04
                 690wr_ptr='h04
                 690wr_ptr='h04
                 700wr_ptr='h05
                 700wr_ptr='h05
                 700wr_ptr='h05
                 700wr_ptr='h05
                 700wr_ptr='h05
                 700wr_ptr='h05
                 700wr_ptr='h05
                 700wr_ptr='h05
                 700wr_ptr='h05
                 700wr_ptr='h05
                 700wr_ptr='h05
                 700wr_ptr='h05
                 700wr_ptr='h05
                 700wr_ptr='h05
                 700wr_ptr='h05
                 700wr_ptr='h05
                 710wr_ptr='h06
                 710wr_ptr='h06
                 710wr_ptr='h06
                 710wr_ptr='h06
                 710wr_ptr='h06
                 710wr_ptr='h06
                 710wr_ptr='h06
                 710wr_ptr='h06
                 710wr_ptr='h06
                 710wr_ptr='h06
                 710wr_ptr='h06
                 710wr_ptr='h06
                 710wr_ptr='h06
                 710wr_ptr='h06
                 710wr_ptr='h06
                 710wr_ptr='h06
                 720wr_ptr='h07
                 720wr_ptr='h07
                 720wr_ptr='h07
                 720wr_ptr='h07
                 720wr_ptr='h07
                 720wr_ptr='h07
                 720wr_ptr='h07
                 720wr_ptr='h07
                 720wr_ptr='h07
                 720wr_ptr='h07
                 720wr_ptr='h07
                 720wr_ptr='h07
                 720wr_ptr='h07
                 720wr_ptr='h07
                 720wr_ptr='h07
                 720wr_ptr='h07
                 730wr_ptr='h08
                 730wr_ptr='h08
                 730wr_ptr='h08
                 730wr_ptr='h08
                 730wr_ptr='h08
                 730wr_ptr='h08
                 730wr_ptr='h08
                 730wr_ptr='h08
                 730wr_ptr='h08
                 730wr_ptr='h08
                 730wr_ptr='h08
                 730wr_ptr='h08
                 730wr_ptr='h08
                 730wr_ptr='h08
                 730wr_ptr='h08
                 730wr_ptr='h08
                 740wr_ptr='h09
                 740wr_ptr='h09
                 740wr_ptr='h09
                 740wr_ptr='h09
                 740wr_ptr='h09
                 740wr_ptr='h09
                 740wr_ptr='h09
                 740wr_ptr='h09
                 740wr_ptr='h09
                 740wr_ptr='h09
                 740wr_ptr='h09
                 740wr_ptr='h09
                 740wr_ptr='h09
                 740wr_ptr='h09
                 740wr_ptr='h09
                 740wr_ptr='h09
                 750wr_ptr='h0a
                 750wr_ptr='h0a
                 750wr_ptr='h0a
                 750wr_ptr='h0a
                 750wr_ptr='h0a
                 750wr_ptr='h0a
                 750wr_ptr='h0a
                 750wr_ptr='h0a
                 750wr_ptr='h0a
                 750wr_ptr='h0a
                 750wr_ptr='h0a
                 750wr_ptr='h0a
                 750wr_ptr='h0a
                 750wr_ptr='h0a
                 750wr_ptr='h0a
                 750wr_ptr='h0a
                 760wr_ptr='h0b
                 760wr_ptr='h0b
                 760wr_ptr='h0b
                 760wr_ptr='h0b
                 760wr_ptr='h0b
                 760wr_ptr='h0b
                 760wr_ptr='h0b
                 760wr_ptr='h0b
                 760wr_ptr='h0b
                 760wr_ptr='h0b
                 760wr_ptr='h0b
                 760wr_ptr='h0b
                 760wr_ptr='h0b
                 760wr_ptr='h0b
                 760wr_ptr='h0b
                 760wr_ptr='h0b
                 770wr_ptr='h0c
                 770wr_ptr='h0c
                 770wr_ptr='h0c
                 770wr_ptr='h0c
                 770wr_ptr='h0c
                 770wr_ptr='h0c
                 770wr_ptr='h0c
                 770wr_ptr='h0c
                 770wr_ptr='h0c
                 770wr_ptr='h0c
                 770wr_ptr='h0c
                 770wr_ptr='h0c
                 770wr_ptr='h0c
                 770wr_ptr='h0c
                 770wr_ptr='h0c
                 770wr_ptr='h0c
                 780wr_ptr='h0d
                 780wr_ptr='h0d
                 780wr_ptr='h0d
                 780wr_ptr='h0d
                 780wr_ptr='h0d
                 780wr_ptr='h0d
                 780wr_ptr='h0d
                 780wr_ptr='h0d
                 780wr_ptr='h0d
                 780wr_ptr='h0d
                 780wr_ptr='h0d
                 780wr_ptr='h0d
                 780wr_ptr='h0d
                 780wr_ptr='h0d
                 780wr_ptr='h0d
                 780wr_ptr='h0d
                 790wr_ptr='h0e
                 790wr_ptr='h0e
                 790wr_ptr='h0e
                 790wr_ptr='h0e
                 790wr_ptr='h0e
                 790wr_ptr='h0e
                 790wr_ptr='h0e
                 790wr_ptr='h0e
                 790wr_ptr='h0e
                 790wr_ptr='h0e
                 790wr_ptr='h0e
                 790wr_ptr='h0e
                 790wr_ptr='h0e
                 790wr_ptr='h0e
                 790wr_ptr='h0e
                 790wr_ptr='h0e
                 800wr_ptr='h0f
                 800wr_ptr='h0f
                 800wr_ptr='h0f
                 800wr_ptr='h0f
                 800wr_ptr='h0f
                 800wr_ptr='h0f
                 800wr_ptr='h0f
                 800wr_ptr='h0f
                 800wr_ptr='h0f
                 800wr_ptr='h0f
                 800wr_ptr='h0f
                 800wr_ptr='h0f
                 800wr_ptr='h0f
                 800wr_ptr='h0f
                 800wr_ptr='h0f
                 800wr_ptr='h0f
                 810wr_ptr='h10
                 810wr_ptr='h10
                 810wr_ptr='h10
                 810wr_ptr='h10
                 810wr_ptr='h10
                 810wr_ptr='h10
                 810wr_ptr='h10
                 810wr_ptr='h10
                 810wr_ptr='h10
                 810wr_ptr='h10
                 810wr_ptr='h10
                 810wr_ptr='h10
                 810wr_ptr='h10
                 810wr_ptr='h10
                 810wr_ptr='h10
                 810wr_ptr='h10
                 820wr_ptr='h11
                 820wr_ptr='h11
                 820wr_ptr='h11
                 820wr_ptr='h11
                 820wr_ptr='h11
                 820wr_ptr='h11
                 820wr_ptr='h11
                 820wr_ptr='h11
                 820wr_ptr='h11
                 820wr_ptr='h11
                 820wr_ptr='h11
                 820wr_ptr='h11
                 820wr_ptr='h11
                 820wr_ptr='h11
                 820wr_ptr='h11
                 820wr_ptr='h11
                 830wr_ptr='h12
                 830wr_ptr='h12
                 830wr_ptr='h12
                 830wr_ptr='h12
                 830wr_ptr='h12
                 830wr_ptr='h12
                 830wr_ptr='h12
                 830wr_ptr='h12
                 830wr_ptr='h12
                 830wr_ptr='h12
                 830wr_ptr='h12
                 830wr_ptr='h12
                 830wr_ptr='h12
                 830wr_ptr='h12
                 830wr_ptr='h12
                 830wr_ptr='h12
                 840wr_ptr='h13
                 840wr_ptr='h13
                 840wr_ptr='h13
                 840wr_ptr='h13
                 840wr_ptr='h13
                 840wr_ptr='h13
                 840wr_ptr='h13
                 840wr_ptr='h13
                 840wr_ptr='h13
                 840wr_ptr='h13
                 840wr_ptr='h13
                 840wr_ptr='h13
                 840wr_ptr='h13
                 840wr_ptr='h13
                 840wr_ptr='h13
                 840wr_ptr='h13
                 850wr_ptr='h14
                 850wr_ptr='h14
                 850wr_ptr='h14
                 850wr_ptr='h14
                 850wr_ptr='h14
                 850wr_ptr='h14
                 850wr_ptr='h14
                 850wr_ptr='h14
                 850wr_ptr='h14
                 850wr_ptr='h14
                 850wr_ptr='h14
                 850wr_ptr='h14
                 850wr_ptr='h14
                 850wr_ptr='h14
                 850wr_ptr='h14
                 850wr_ptr='h14
                 860wr_ptr='h15
                 860wr_ptr='h15
                 860wr_ptr='h15
                 860wr_ptr='h15
                 860wr_ptr='h15
                 860wr_ptr='h15
                 860wr_ptr='h15
                 860wr_ptr='h15
                 860wr_ptr='h15
                 860wr_ptr='h15
                 860wr_ptr='h15
                 860wr_ptr='h15
                 860wr_ptr='h15
                 860wr_ptr='h15
                 860wr_ptr='h15
                 860wr_ptr='h15
                 870wr_ptr='h16
                 870wr_ptr='h16
                 870wr_ptr='h16
                 870wr_ptr='h16
                 870wr_ptr='h16
                 870wr_ptr='h16
                 870wr_ptr='h16
                 870wr_ptr='h16
                 870wr_ptr='h16
                 870wr_ptr='h16
                 870wr_ptr='h16
                 870wr_ptr='h16
                 870wr_ptr='h16
                 870wr_ptr='h16
                 870wr_ptr='h16
                 870wr_ptr='h16
                 880wr_ptr='h17
                 880wr_ptr='h17
                 880wr_ptr='h17
                 880wr_ptr='h17
                 880wr_ptr='h17
                 880wr_ptr='h17
                 880wr_ptr='h17
                 880wr_ptr='h17
                 880wr_ptr='h17
                 880wr_ptr='h17
                 880wr_ptr='h17
                 880wr_ptr='h17
                 880wr_ptr='h17
                 880wr_ptr='h17
                 880wr_ptr='h17
                 880wr_ptr='h17
                 890wr_ptr='h18
                 890wr_ptr='h18
                 890wr_ptr='h18
                 890wr_ptr='h18
                 890wr_ptr='h18
                 890wr_ptr='h18
                 890wr_ptr='h18
                 890wr_ptr='h18
                 890wr_ptr='h18
                 890wr_ptr='h18
                 890wr_ptr='h18
                 890wr_ptr='h18
                 890wr_ptr='h18
                 890wr_ptr='h18
                 890wr_ptr='h18
                 890wr_ptr='h18
                 900wr_ptr='h19
                 900wr_ptr='h19
                 900wr_ptr='h19
                 900wr_ptr='h19
                 900wr_ptr='h19
                 900wr_ptr='h19
                 900wr_ptr='h19
                 900wr_ptr='h19
                 900wr_ptr='h19
                 900wr_ptr='h19
                 900wr_ptr='h19
                 900wr_ptr='h19
                 900wr_ptr='h19
                 900wr_ptr='h19
                 900wr_ptr='h19
                 900wr_ptr='h19
                 910wr_ptr='h1a
                 910wr_ptr='h1a
                 910wr_ptr='h1a
                 910wr_ptr='h1a
                 910wr_ptr='h1a
                 910wr_ptr='h1a
                 910wr_ptr='h1a
                 910wr_ptr='h1a
                 910wr_ptr='h1a
                 910wr_ptr='h1a
                 910wr_ptr='h1a
                 910wr_ptr='h1a
                 910wr_ptr='h1a
                 910wr_ptr='h1a
                 910wr_ptr='h1a
                 910wr_ptr='h1a
                 920wr_ptr='h1b
                 920wr_ptr='h1b
                 920wr_ptr='h1b
                 920wr_ptr='h1b
                 920wr_ptr='h1b
                 920wr_ptr='h1b
                 920wr_ptr='h1b
                 920wr_ptr='h1b
                 920wr_ptr='h1b
                 920wr_ptr='h1b
                 920wr_ptr='h1b
                 920wr_ptr='h1b
                 920wr_ptr='h1b
                 920wr_ptr='h1b
                 920wr_ptr='h1b
                 920wr_ptr='h1b
                 930wr_ptr='h1c
                 930wr_ptr='h1c
                 930wr_ptr='h1c
                 930wr_ptr='h1c
                 930wr_ptr='h1c
                 930wr_ptr='h1c
                 930wr_ptr='h1c
                 930wr_ptr='h1c
                 930wr_ptr='h1c
                 930wr_ptr='h1c
                 930wr_ptr='h1c
                 930wr_ptr='h1c
                 930wr_ptr='h1c
                 930wr_ptr='h1c
                 930wr_ptr='h1c
                 930wr_ptr='h1c
                 940wr_ptr='h1d
                 940wr_ptr='h1d
                 940wr_ptr='h1d
                 940wr_ptr='h1d
                 940wr_ptr='h1d
                 940wr_ptr='h1d
                 940wr_ptr='h1d
                 940wr_ptr='h1d
                 940wr_ptr='h1d
                 940wr_ptr='h1d
                 940wr_ptr='h1d
                 940wr_ptr='h1d
                 940wr_ptr='h1d
                 940wr_ptr='h1d
                 940wr_ptr='h1d
                 940wr_ptr='h1d
                 950wr_ptr='h1e
                 950wr_ptr='h1e
                 950wr_ptr='h1e
                 950wr_ptr='h1e
                 950wr_ptr='h1e
                 950wr_ptr='h1e
                 950wr_ptr='h1e
                 950wr_ptr='h1e
                 950wr_ptr='h1e
                 950wr_ptr='h1e
                 950wr_ptr='h1e
                 950wr_ptr='h1e
                 950wr_ptr='h1e
                 950wr_ptr='h1e
                 950wr_ptr='h1e
                 950wr_ptr='h1e
                 960wr_ptr='h1f
                 960wr_ptr='h1f
                 960wr_ptr='h1f
                 960wr_ptr='h1f
                 960wr_ptr='h1f
                 960wr_ptr='h1f
                 960wr_ptr='h1f
                 960wr_ptr='h1f
                 960wr_ptr='h1f
                 960wr_ptr='h1f
                 960wr_ptr='h1f
                 960wr_ptr='h1f
                 960wr_ptr='h1f
                 960wr_ptr='h1f
                 960wr_ptr='h1f
                 960wr_ptr='h1f
                 970wr_ptr='h00
                 970wr_ptr='h00
                 970wr_ptr='h00
                 970wr_ptr='h00
                 970wr_ptr='h00
                 970wr_ptr='h00
                 970wr_ptr='h00
                 970wr_ptr='h00
                 970wr_ptr='h00
                 970wr_ptr='h00
                 970wr_ptr='h00
                 970wr_ptr='h00
                 970wr_ptr='h00
                 970wr_ptr='h00
                 970wr_ptr='h00
                 970wr_ptr='h00
                 980wr_ptr='h01
                 980wr_ptr='h01
                 980wr_ptr='h01
                 980wr_ptr='h01
                 980wr_ptr='h01
                 980wr_ptr='h01
                 980wr_ptr='h01
                 980wr_ptr='h01
                 980wr_ptr='h01
                 980wr_ptr='h01
                 980wr_ptr='h01
                 980wr_ptr='h01
                 980wr_ptr='h01
                 980wr_ptr='h01
                 980wr_ptr='h01
                 980wr_ptr='h01
                 990wr_ptr='h02
                 990wr_ptr='h02
                 990wr_ptr='h02
                 990wr_ptr='h02
                 990wr_ptr='h02
                 990wr_ptr='h02
                 990wr_ptr='h02
                 990wr_ptr='h02
                 990wr_ptr='h02
                 990wr_ptr='h02
                 990wr_ptr='h02
                 990wr_ptr='h02
                 990wr_ptr='h02
                 990wr_ptr='h02
                 990wr_ptr='h02
                 990wr_ptr='h02
                1000wr_ptr='h03
                1000wr_ptr='h03
                1000wr_ptr='h03
                1000wr_ptr='h03
                1000wr_ptr='h03
                1000wr_ptr='h03
                1000wr_ptr='h03
                1000wr_ptr='h03
                1000wr_ptr='h03
                1000wr_ptr='h03
                1000wr_ptr='h03
                1000wr_ptr='h03
                1000wr_ptr='h03
                1000wr_ptr='h03
                1000wr_ptr='h03
                1000wr_ptr='h03
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2625.160 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2625.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='h01
                  30wr_ptr='h02
                  40wr_ptr='h03
                  50wr_ptr='h04
                  60wr_ptr='h05
                  70wr_ptr='h06
                  80wr_ptr='h07
                  90wr_ptr='h08
                 100wr_ptr='h09
                 110wr_ptr='h0a
                 120wr_ptr='h0b
                 130wr_ptr='h0c
                 140wr_ptr='h0d
                 150wr_ptr='h0e
                 160wr_ptr='h0f
                 170wr_ptr='h10
                 180wr_ptr='h11
                 190wr_ptr='h12
                 200wr_ptr='h13
                 210wr_ptr='h14
                 220wr_ptr='h15
                 230wr_ptr='h16
                 240wr_ptr='h17
                 250wr_ptr='h18
                 260wr_ptr='h19
                 270wr_ptr='h1a
                 280wr_ptr='h1b
                 290wr_ptr='h1c
                 300wr_ptr='h1d
                 310wr_ptr='h1e
                 320wr_ptr='h1f
                 330wr_ptr='h00
                 340wr_ptr='h01
                 350wr_ptr='h02
                 360wr_ptr='h03
                 370wr_ptr='h04
                 380wr_ptr='h05
                 390wr_ptr='h06
                 400wr_ptr='h07
                 410wr_ptr='h08
                 420wr_ptr='h09
                 430wr_ptr='h0a
                 440wr_ptr='h0b
                 450wr_ptr='h0c
                 460wr_ptr='h0d
                 470wr_ptr='h0e
                 480wr_ptr='h0f
                 490wr_ptr='h10
                 500wr_ptr='h11
                 510wr_ptr='h12
                 520wr_ptr='h13
                 530wr_ptr='h14
                 540wr_ptr='h15
                 550wr_ptr='h16
                 560wr_ptr='h17
                 570wr_ptr='h18
                 580wr_ptr='h19
                 590wr_ptr='h1a
                 600wr_ptr='h1b
                 610wr_ptr='h1c
                 620wr_ptr='h1d
                 630wr_ptr='h1e
                 640wr_ptr='h1f
                 650wr_ptr='h00
                 660wr_ptr='h01
                 670wr_ptr='h02
                 680wr_ptr='h03
                 690wr_ptr='h04
                 700wr_ptr='h05
                 710wr_ptr='h06
                 720wr_ptr='h07
                 730wr_ptr='h08
                 740wr_ptr='h09
                 750wr_ptr='h0a
                 760wr_ptr='h0b
                 770wr_ptr='h0c
                 780wr_ptr='h0d
                 790wr_ptr='h0e
                 800wr_ptr='h0f
                 810wr_ptr='h10
                 820wr_ptr='h11
                 830wr_ptr='h12
                 840wr_ptr='h13
                 850wr_ptr='h14
                 860wr_ptr='h15
                 870wr_ptr='h16
                 880wr_ptr='h17
                 890wr_ptr='h18
                 900wr_ptr='h19
                 910wr_ptr='h1a
                 920wr_ptr='h1b
                 930wr_ptr='h1c
                 940wr_ptr='h1d
                 950wr_ptr='h1e
                 960wr_ptr='h1f
                 970wr_ptr='h00
                 980wr_ptr='h01
                 990wr_ptr='h02
                1000wr_ptr='h03
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2625.160 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2625.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='h1
                  30wr_ptr='h2
                  40wr_ptr='h3
                  50wr_ptr='h4
                  60wr_ptr='h5
                  70wr_ptr='h6
                  80wr_ptr='h7
                  90wr_ptr='h8
                 100wr_ptr='h9
                 110wr_ptr='ha
                 120wr_ptr='hb
                 130wr_ptr='hc
                 140wr_ptr='hd
                 150wr_ptr='he
                 160wr_ptr='hf
                 170wr_ptr='h0
                 180wr_ptr='h1
                 190wr_ptr='h2
                 200wr_ptr='h3
                 210wr_ptr='h4
                 220wr_ptr='h5
                 230wr_ptr='h6
                 240wr_ptr='h7
                 250wr_ptr='h8
                 260wr_ptr='h9
                 270wr_ptr='ha
                 280wr_ptr='hb
                 290wr_ptr='hc
                 300wr_ptr='hd
                 310wr_ptr='he
                 320wr_ptr='hf
                 330wr_ptr='h0
                 340wr_ptr='h1
                 350wr_ptr='h2
                 360wr_ptr='h3
                 370wr_ptr='h4
                 380wr_ptr='h5
                 390wr_ptr='h6
                 400wr_ptr='h7
                 410wr_ptr='h8
                 420wr_ptr='h9
                 430wr_ptr='ha
                 440wr_ptr='hb
                 450wr_ptr='hc
                 460wr_ptr='hd
                 470wr_ptr='he
                 480wr_ptr='hf
                 490wr_ptr='h0
                 500wr_ptr='h1
                 510wr_ptr='h2
                 520wr_ptr='h3
                 530wr_ptr='h4
                 540wr_ptr='h5
                 550wr_ptr='h6
                 560wr_ptr='h7
                 570wr_ptr='h8
                 580wr_ptr='h9
                 590wr_ptr='ha
                 600wr_ptr='hb
                 610wr_ptr='hc
                 620wr_ptr='hd
                 630wr_ptr='he
                 640wr_ptr='hf
                 650wr_ptr='h0
                 660wr_ptr='h1
                 670wr_ptr='h2
                 680wr_ptr='h3
                 690wr_ptr='h4
                 700wr_ptr='h5
                 710wr_ptr='h6
                 720wr_ptr='h7
                 730wr_ptr='h8
                 740wr_ptr='h9
                 750wr_ptr='ha
                 760wr_ptr='hb
                 770wr_ptr='hc
                 780wr_ptr='hd
                 790wr_ptr='he
                 800wr_ptr='hf
                 810wr_ptr='h0
                 820wr_ptr='h1
                 830wr_ptr='h2
                 840wr_ptr='h3
                 850wr_ptr='h4
                 860wr_ptr='h5
                 870wr_ptr='h6
                 880wr_ptr='h7
                 890wr_ptr='h8
                 900wr_ptr='h9
                 910wr_ptr='ha
                 920wr_ptr='hb
                 930wr_ptr='hc
                 940wr_ptr='hd
                 950wr_ptr='he
                 960wr_ptr='hf
                 970wr_ptr='h0
                 980wr_ptr='h1
                 990wr_ptr='h2
                1000wr_ptr='h3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2625.160 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2625.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='h1
                  30wr_ptr='h2
                  40wr_ptr='h3
                  50wr_ptr='h4
                  60wr_ptr='h5
                  70wr_ptr='h6
                  80wr_ptr='h7
                  90wr_ptr='h8
                 100wr_ptr='h9
                 110wr_ptr='ha
                 120wr_ptr='hb
                 130wr_ptr='hc
                 140wr_ptr='hd
                 150wr_ptr='he
                 160wr_ptr='hf
                 170wr_ptr='h0
                 180wr_ptr='h1
                 190wr_ptr='h2
                 200wr_ptr='h3
                 210wr_ptr='h4
                 220wr_ptr='h5
                 230wr_ptr='h6
                 240wr_ptr='h7
                 250wr_ptr='h8
                 260wr_ptr='h9
                 270wr_ptr='ha
                 280wr_ptr='hb
                 290wr_ptr='hc
                 300wr_ptr='hd
                 310wr_ptr='he
                 320wr_ptr='hf
                 330wr_ptr='h0
                 340wr_ptr='h1
                 350wr_ptr='h2
                 360wr_ptr='h3
                 370wr_ptr='h4
                 380wr_ptr='h5
                 390wr_ptr='h6
                 400wr_ptr='h7
                 410wr_ptr='h8
                 420wr_ptr='h9
                 430wr_ptr='ha
                 440wr_ptr='hb
                 450wr_ptr='hc
                 460wr_ptr='hd
                 470wr_ptr='he
                 480wr_ptr='hf
                 490wr_ptr='h0
                 500wr_ptr='h1
                 510wr_ptr='h2
                 520wr_ptr='h3
                 530wr_ptr='h4
                 540wr_ptr='h5
                 550wr_ptr='h6
                 560wr_ptr='h7
                 570wr_ptr='h8
                 580wr_ptr='h9
                 590wr_ptr='ha
                 600wr_ptr='hb
                 610wr_ptr='hc
                 620wr_ptr='hd
                 630wr_ptr='he
                 640wr_ptr='hf
                 650wr_ptr='h0
                 660wr_ptr='h1
                 670wr_ptr='h2
                 680wr_ptr='h3
                 690wr_ptr='h4
                 700wr_ptr='h5
                 710wr_ptr='h6
                 720wr_ptr='h7
                 730wr_ptr='h8
                 740wr_ptr='h9
                 750wr_ptr='ha
                 760wr_ptr='hb
                 770wr_ptr='hc
                 780wr_ptr='hd
                 790wr_ptr='he
                 800wr_ptr='hf
                 810wr_ptr='h0
                 820wr_ptr='h1
                 830wr_ptr='h2
                 840wr_ptr='h3
                 850wr_ptr='h4
                 860wr_ptr='h5
                 870wr_ptr='h6
                 880wr_ptr='h7
                 890wr_ptr='h8
                 900wr_ptr='h9
                 910wr_ptr='ha
                 920wr_ptr='hb
                 930wr_ptr='hc
                 940wr_ptr='hd
                 950wr_ptr='he
                 960wr_ptr='hf
                 970wr_ptr='h0
                 980wr_ptr='h1
                 990wr_ptr='h2
                1000wr_ptr='h3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2625.160 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2625.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='d1
                  30wr_ptr='d2
                  40wr_ptr='d3
                  50wr_ptr='d4
                  60wr_ptr='d5
                  70wr_ptr='d6
                  80wr_ptr='d7
                  90wr_ptr='d8
                 100wr_ptr='d9
                 110wr_ptr='da
                 120wr_ptr='db
                 130wr_ptr='dc
                 140wr_ptr='dd
                 150wr_ptr='de
                 160wr_ptr='df
                 170wr_ptr='d0
                 180wr_ptr='d1
                 190wr_ptr='d2
                 200wr_ptr='d3
                 210wr_ptr='d4
                 220wr_ptr='d5
                 230wr_ptr='d6
                 240wr_ptr='d7
                 250wr_ptr='d8
                 260wr_ptr='d9
                 270wr_ptr='da
                 280wr_ptr='db
                 290wr_ptr='dc
                 300wr_ptr='dd
                 310wr_ptr='de
                 320wr_ptr='df
                 330wr_ptr='d0
                 340wr_ptr='d1
                 350wr_ptr='d2
                 360wr_ptr='d3
                 370wr_ptr='d4
                 380wr_ptr='d5
                 390wr_ptr='d6
                 400wr_ptr='d7
                 410wr_ptr='d8
                 420wr_ptr='d9
                 430wr_ptr='da
                 440wr_ptr='db
                 450wr_ptr='dc
                 460wr_ptr='dd
                 470wr_ptr='de
                 480wr_ptr='df
                 490wr_ptr='d0
                 500wr_ptr='d1
                 510wr_ptr='d2
                 520wr_ptr='d3
                 530wr_ptr='d4
                 540wr_ptr='d5
                 550wr_ptr='d6
                 560wr_ptr='d7
                 570wr_ptr='d8
                 580wr_ptr='d9
                 590wr_ptr='da
                 600wr_ptr='db
                 610wr_ptr='dc
                 620wr_ptr='dd
                 630wr_ptr='de
                 640wr_ptr='df
                 650wr_ptr='d0
                 660wr_ptr='d1
                 670wr_ptr='d2
                 680wr_ptr='d3
                 690wr_ptr='d4
                 700wr_ptr='d5
                 710wr_ptr='d6
                 720wr_ptr='d7
                 730wr_ptr='d8
                 740wr_ptr='d9
                 750wr_ptr='da
                 760wr_ptr='db
                 770wr_ptr='dc
                 780wr_ptr='dd
                 790wr_ptr='de
                 800wr_ptr='df
                 810wr_ptr='d0
                 820wr_ptr='d1
                 830wr_ptr='d2
                 840wr_ptr='d3
                 850wr_ptr='d4
                 860wr_ptr='d5
                 870wr_ptr='d6
                 880wr_ptr='d7
                 890wr_ptr='d8
                 900wr_ptr='d9
                 910wr_ptr='da
                 920wr_ptr='db
                 930wr_ptr='dc
                 940wr_ptr='dd
                 950wr_ptr='de
                 960wr_ptr='df
                 970wr_ptr='d0
                 980wr_ptr='d1
                 990wr_ptr='d2
                1000wr_ptr='d3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2625.160 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2625.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='d1
                  30wr_ptr='d2
                  40wr_ptr='d3
                  50wr_ptr='d4
                  60wr_ptr='d5
                  70wr_ptr='d6
                  80wr_ptr='d7
                  90wr_ptr='d8
                 100wr_ptr='d9
                 110wr_ptr='da
                 120wr_ptr='db
                 130wr_ptr='dc
                 140wr_ptr='dd
                 150wr_ptr='de
                 160wr_ptr='df
                 170wr_ptr='d0
                 180wr_ptr='d1
                 190wr_ptr='d2
                 200wr_ptr='d3
                 210wr_ptr='d4
                 220wr_ptr='d5
                 230wr_ptr='d6
                 240wr_ptr='d7
                 250wr_ptr='d8
                 260wr_ptr='d9
                 270wr_ptr='da
                 280wr_ptr='db
                 290wr_ptr='dc
                 300wr_ptr='dd
                 310wr_ptr='de
                 320wr_ptr='df
                 330wr_ptr='d0
                 340wr_ptr='d1
                 350wr_ptr='d2
                 360wr_ptr='d3
                 370wr_ptr='d4
                 380wr_ptr='d5
                 390wr_ptr='d6
                 400wr_ptr='d7
                 410wr_ptr='d8
                 420wr_ptr='d9
                 430wr_ptr='da
                 440wr_ptr='db
                 450wr_ptr='dc
                 460wr_ptr='dd
                 470wr_ptr='de
                 480wr_ptr='df
                 490wr_ptr='d0
                 500wr_ptr='d1
                 510wr_ptr='d2
                 520wr_ptr='d3
                 530wr_ptr='d4
                 540wr_ptr='d5
                 550wr_ptr='d6
                 560wr_ptr='d7
                 570wr_ptr='d8
                 580wr_ptr='d9
                 590wr_ptr='da
                 600wr_ptr='db
                 610wr_ptr='dc
                 620wr_ptr='dd
                 630wr_ptr='de
                 640wr_ptr='df
                 650wr_ptr='d0
                 660wr_ptr='d1
                 670wr_ptr='d2
                 680wr_ptr='d3
                 690wr_ptr='d4
                 700wr_ptr='d5
                 710wr_ptr='d6
                 720wr_ptr='d7
                 730wr_ptr='d8
                 740wr_ptr='d9
                 750wr_ptr='da
                 760wr_ptr='db
                 770wr_ptr='dc
                 780wr_ptr='dd
                 790wr_ptr='de
                 800wr_ptr='df
                 810wr_ptr='d0
                 820wr_ptr='d1
                 830wr_ptr='d2
                 840wr_ptr='d3
                 850wr_ptr='d4
                 860wr_ptr='d5
                 870wr_ptr='d6
                 880wr_ptr='d7
                 890wr_ptr='d8
                 900wr_ptr='d9
                 910wr_ptr='da
                 920wr_ptr='db
                 930wr_ptr='dc
                 940wr_ptr='dd
                 950wr_ptr='de
                 960wr_ptr='df
                 970wr_ptr='d0
                 980wr_ptr='d1
                 990wr_ptr='d2
                1000wr_ptr='d3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2625.160 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2625.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='d1
                  30wr_ptr='d2
                  40wr_ptr='d3
                  50wr_ptr='d4
                  60wr_ptr='d5
                  70wr_ptr='d6
                  80wr_ptr='d7
                  90wr_ptr='d8
                 110wr_ptr='d9
                 120wr_ptr='da
                 130wr_ptr='db
                 140wr_ptr='dc
                 150wr_ptr='dd
                 160wr_ptr='de
                 170wr_ptr='df
                 180wr_ptr='d0
                 190wr_ptr='d1
                 200wr_ptr='d2
                 210wr_ptr='d3
                 220wr_ptr='d4
                 230wr_ptr='d5
                 240wr_ptr='d6
                 250wr_ptr='d7
                 260wr_ptr='d8
                 270wr_ptr='d9
                 280wr_ptr='da
                 290wr_ptr='db
                 300wr_ptr='dc
                 310wr_ptr='dd
                 320wr_ptr='de
                 330wr_ptr='df
                 340wr_ptr='d0
                 350wr_ptr='d1
                 360wr_ptr='d2
                 370wr_ptr='d3
                 380wr_ptr='d4
                 390wr_ptr='d5
                 400wr_ptr='d6
                 410wr_ptr='d7
                 420wr_ptr='d8
                 430wr_ptr='d9
                 440wr_ptr='da
                 450wr_ptr='db
                 460wr_ptr='dc
                 470wr_ptr='dd
                 480wr_ptr='de
                 490wr_ptr='df
                 500wr_ptr='d0
                 510wr_ptr='d1
                 520wr_ptr='d2
                 530wr_ptr='d3
                 540wr_ptr='d4
                 550wr_ptr='d5
                 560wr_ptr='d6
                 570wr_ptr='d7
                 580wr_ptr='d8
                 590wr_ptr='d9
                 600wr_ptr='da
                 610wr_ptr='db
                 620wr_ptr='dc
                 630wr_ptr='dd
                 640wr_ptr='de
                 650wr_ptr='df
                 660wr_ptr='d0
                 670wr_ptr='d1
                 680wr_ptr='d2
                 690wr_ptr='d3
                 700wr_ptr='d4
                 710wr_ptr='d5
                 720wr_ptr='d6
                 730wr_ptr='d7
                 740wr_ptr='d8
                 750wr_ptr='d9
                 760wr_ptr='da
                 770wr_ptr='db
                 780wr_ptr='dc
                 790wr_ptr='dd
                 800wr_ptr='de
                 810wr_ptr='df
                 820wr_ptr='d0
                 830wr_ptr='d1
                 840wr_ptr='d2
                 850wr_ptr='d3
                 860wr_ptr='d4
                 870wr_ptr='d5
                 880wr_ptr='d6
                 890wr_ptr='d7
                 900wr_ptr='d8
                 910wr_ptr='d9
                 920wr_ptr='da
                 930wr_ptr='db
                 940wr_ptr='dc
                 950wr_ptr='dd
                 960wr_ptr='de
                 970wr_ptr='df
                 980wr_ptr='d0
                 990wr_ptr='d1
                1000wr_ptr='d2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2625.160 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2625.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='d1
                  30wr_ptr='d2
                  40wr_ptr='d3
                  50wr_ptr='d4
                  60wr_ptr='d5
                  70wr_ptr='d6
                  80wr_ptr='d7
                  90wr_ptr='d0
                 110wr_ptr='d1
                 120wr_ptr='d2
                 130wr_ptr='d3
                 140wr_ptr='d4
                 150wr_ptr='d5
                 160wr_ptr='d6
                 170wr_ptr='d7
                 180wr_ptr='d0
                 190wr_ptr='d1
                 200wr_ptr='d2
                 210wr_ptr='d3
                 220wr_ptr='d4
                 230wr_ptr='d5
                 240wr_ptr='d6
                 250wr_ptr='d7
                 260wr_ptr='d0
                 270wr_ptr='d1
                 280wr_ptr='d2
                 290wr_ptr='d3
                 300wr_ptr='d4
                 310wr_ptr='d5
                 320wr_ptr='d6
                 330wr_ptr='d7
                 340wr_ptr='d0
                 350wr_ptr='d1
                 360wr_ptr='d2
                 370wr_ptr='d3
                 380wr_ptr='d4
                 390wr_ptr='d5
                 400wr_ptr='d6
                 410wr_ptr='d7
                 420wr_ptr='d0
                 430wr_ptr='d1
                 440wr_ptr='d2
                 450wr_ptr='d3
                 460wr_ptr='d4
                 470wr_ptr='d5
                 480wr_ptr='d6
                 490wr_ptr='d7
                 500wr_ptr='d0
                 510wr_ptr='d1
                 520wr_ptr='d2
                 530wr_ptr='d3
                 540wr_ptr='d4
                 550wr_ptr='d5
                 560wr_ptr='d6
                 570wr_ptr='d7
                 580wr_ptr='d0
                 590wr_ptr='d1
                 600wr_ptr='d2
                 610wr_ptr='d3
                 620wr_ptr='d4
                 630wr_ptr='d5
                 640wr_ptr='d6
                 650wr_ptr='d7
                 660wr_ptr='d0
                 670wr_ptr='d1
                 680wr_ptr='d2
                 690wr_ptr='d3
                 700wr_ptr='d4
                 710wr_ptr='d5
                 720wr_ptr='d6
                 730wr_ptr='d7
                 740wr_ptr='d0
                 750wr_ptr='d1
                 760wr_ptr='d2
                 770wr_ptr='d3
                 780wr_ptr='d4
                 790wr_ptr='d5
                 800wr_ptr='d6
                 810wr_ptr='d7
                 820wr_ptr='d0
                 830wr_ptr='d1
                 840wr_ptr='d2
                 850wr_ptr='d3
                 860wr_ptr='d4
                 870wr_ptr='d5
                 880wr_ptr='d6
                 890wr_ptr='d7
                 900wr_ptr='d0
                 910wr_ptr='d1
                 920wr_ptr='d2
                 930wr_ptr='d3
                 940wr_ptr='d4
                 950wr_ptr='d5
                 960wr_ptr='d6
                 970wr_ptr='d7
                 980wr_ptr='d0
                 990wr_ptr='d1
                1000wr_ptr='d2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2625.160 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2625.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='d1
                  30wr_ptr='d2
                  40wr_ptr='d3
                  50wr_ptr='d4
                  60wr_ptr='d5
                  70wr_ptr='d6
                  80wr_ptr='d7
                  90wr_ptr='d0
                 110wr_ptr='d1
                 120wr_ptr='d2
                 130wr_ptr='d3
                 140wr_ptr='d4
                 150wr_ptr='d5
                 160wr_ptr='d6
                 170wr_ptr='d7
                 180wr_ptr='d0
                 190wr_ptr='d1
                 200wr_ptr='d2
                 210wr_ptr='d3
                 220wr_ptr='d4
                 230wr_ptr='d5
                 240wr_ptr='d6
                 250wr_ptr='d7
                 260wr_ptr='d0
                 270wr_ptr='d1
                 280wr_ptr='d2
                 290wr_ptr='d3
                 300wr_ptr='d4
                 310wr_ptr='d5
                 320wr_ptr='d6
                 330wr_ptr='d7
                 340wr_ptr='d0
                 350wr_ptr='d1
                 360wr_ptr='d2
                 370wr_ptr='d3
                 380wr_ptr='d4
                 390wr_ptr='d5
                 400wr_ptr='d6
                 410wr_ptr='d7
                 420wr_ptr='d0
                 430wr_ptr='d1
                 440wr_ptr='d2
                 450wr_ptr='d3
                 460wr_ptr='d4
                 470wr_ptr='d5
                 480wr_ptr='d6
                 490wr_ptr='d7
                 500wr_ptr='d0
                 510wr_ptr='d1
                 520wr_ptr='d2
                 530wr_ptr='d3
                 540wr_ptr='d4
                 550wr_ptr='d5
                 560wr_ptr='d6
                 570wr_ptr='d7
                 580wr_ptr='d0
                 590wr_ptr='d1
                 600wr_ptr='d2
                 610wr_ptr='d3
                 620wr_ptr='d4
                 630wr_ptr='d5
                 640wr_ptr='d6
                 650wr_ptr='d7
                 660wr_ptr='d0
                 670wr_ptr='d1
                 680wr_ptr='d2
                 690wr_ptr='d3
                 700wr_ptr='d4
                 710wr_ptr='d5
                 720wr_ptr='d6
                 730wr_ptr='d7
                 740wr_ptr='d0
                 750wr_ptr='d1
                 760wr_ptr='d2
                 770wr_ptr='d3
                 780wr_ptr='d4
                 790wr_ptr='d5
                 800wr_ptr='d6
                 810wr_ptr='d7
                 820wr_ptr='d0
                 830wr_ptr='d1
                 840wr_ptr='d2
                 850wr_ptr='d3
                 860wr_ptr='d4
                 870wr_ptr='d5
                 880wr_ptr='d6
                 890wr_ptr='d7
                 900wr_ptr='d0
                 910wr_ptr='d1
                 920wr_ptr='d2
                 930wr_ptr='d3
                 940wr_ptr='d4
                 950wr_ptr='d5
                 960wr_ptr='d6
                 970wr_ptr='d7
                 980wr_ptr='d0
                 990wr_ptr='d1
                1000wr_ptr='d2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2625.160 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2625.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='d1
                  30wr_ptr='d2
                  40wr_ptr='d3
                  50wr_ptr='d4
                  60wr_ptr='d5
                  70wr_ptr='d6
                  80wr_ptr='d7
                  90wr_ptr='d0
                 110wr_ptr='d1
                 120wr_ptr='d2
                 130wr_ptr='d3
                 140wr_ptr='d4
                 150wr_ptr='d5
                 160wr_ptr='d6
                 170wr_ptr='d7
                 180wr_ptr='d0
                 190wr_ptr='d1
                 200wr_ptr='d2
                 210wr_ptr='d3
                 220wr_ptr='d4
                 230wr_ptr='d5
                 240wr_ptr='d6
                 250wr_ptr='d7
                 260wr_ptr='d0
                 270wr_ptr='d1
                 280wr_ptr='d2
                 290wr_ptr='d3
                 300wr_ptr='d4
                 310wr_ptr='d5
                 320wr_ptr='d6
                 330wr_ptr='d7
                 340wr_ptr='d0
                 350wr_ptr='d1
                 360wr_ptr='d2
                 370wr_ptr='d3
                 380wr_ptr='d4
                 390wr_ptr='d5
                 400wr_ptr='d6
                 410wr_ptr='d7
                 420wr_ptr='d0
                 430wr_ptr='d1
                 440wr_ptr='d2
                 450wr_ptr='d3
                 460wr_ptr='d4
                 470wr_ptr='d5
                 480wr_ptr='d6
                 490wr_ptr='d7
                 500wr_ptr='d0
                 510wr_ptr='d1
                 520wr_ptr='d2
                 530wr_ptr='d3
                 540wr_ptr='d4
                 550wr_ptr='d5
                 560wr_ptr='d6
                 570wr_ptr='d7
                 580wr_ptr='d0
                 590wr_ptr='d1
                 600wr_ptr='d2
                 610wr_ptr='d3
                 620wr_ptr='d4
                 630wr_ptr='d5
                 640wr_ptr='d6
                 650wr_ptr='d7
                 660wr_ptr='d0
                 670wr_ptr='d1
                 680wr_ptr='d2
                 690wr_ptr='d3
                 700wr_ptr='d4
                 710wr_ptr='d5
                 720wr_ptr='d6
                 730wr_ptr='d7
                 740wr_ptr='d0
                 750wr_ptr='d1
                 760wr_ptr='d2
                 770wr_ptr='d3
                 780wr_ptr='d4
                 790wr_ptr='d5
                 800wr_ptr='d6
                 810wr_ptr='d7
                 820wr_ptr='d0
                 830wr_ptr='d1
                 840wr_ptr='d2
                 850wr_ptr='d3
                 860wr_ptr='d4
                 870wr_ptr='d5
                 880wr_ptr='d6
                 890wr_ptr='d7
                 900wr_ptr='d0
                 910wr_ptr='d1
                 920wr_ptr='d2
                 930wr_ptr='d3
                 940wr_ptr='d4
                 950wr_ptr='d5
                 960wr_ptr='d6
                 970wr_ptr='d7
                 980wr_ptr='d0
                 990wr_ptr='d1
                1000wr_ptr='d2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2625.160 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3029.109 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 4 into 'wr_ptr' is out of bounds [C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv:93]
WARNING: [VRFC 10-3705] select index 4 into 'rd_ptr' is out of bounds [C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer_default
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3029.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='d1
                  30wr_ptr='d2
                  40wr_ptr='d3
                  50wr_ptr='d4
                  60wr_ptr='d5
                  70wr_ptr='d6
                  80wr_ptr='d7
                  90wr_ptr='d8
                 100wr_ptr='d9
                 110wr_ptr='da
                 120wr_ptr='db
                 130wr_ptr='dc
                 140wr_ptr='dd
                 150wr_ptr='de
                 160wr_ptr='df
                 170wr_ptr='d0
                 180wr_ptr='d1
                 190wr_ptr='d2
                 200wr_ptr='d3
                 210wr_ptr='d4
                 220wr_ptr='d5
                 230wr_ptr='d6
                 240wr_ptr='d7
                 250wr_ptr='d8
                 260wr_ptr='d9
                 270wr_ptr='da
                 280wr_ptr='db
                 290wr_ptr='dc
                 300wr_ptr='dd
                 310wr_ptr='de
                 320wr_ptr='df
                 330wr_ptr='d0
                 340wr_ptr='d1
                 350wr_ptr='d2
                 360wr_ptr='d3
                 370wr_ptr='d4
                 380wr_ptr='d5
                 390wr_ptr='d6
                 400wr_ptr='d7
                 410wr_ptr='d8
                 420wr_ptr='d9
                 430wr_ptr='da
                 440wr_ptr='db
                 450wr_ptr='dc
                 460wr_ptr='dd
                 470wr_ptr='de
                 480wr_ptr='df
                 490wr_ptr='d0
                 500wr_ptr='d1
                 510wr_ptr='d2
                 520wr_ptr='d3
                 530wr_ptr='d4
                 540wr_ptr='d5
                 550wr_ptr='d6
                 560wr_ptr='d7
                 570wr_ptr='d8
                 580wr_ptr='d9
                 590wr_ptr='da
                 600wr_ptr='db
                 610wr_ptr='dc
                 620wr_ptr='dd
                 630wr_ptr='de
                 640wr_ptr='df
                 650wr_ptr='d0
                 660wr_ptr='d1
                 670wr_ptr='d2
                 680wr_ptr='d3
                 690wr_ptr='d4
                 700wr_ptr='d5
                 710wr_ptr='d6
                 720wr_ptr='d7
                 730wr_ptr='d8
                 740wr_ptr='d9
                 750wr_ptr='da
                 760wr_ptr='db
                 770wr_ptr='dc
                 780wr_ptr='dd
                 790wr_ptr='de
                 800wr_ptr='df
                 810wr_ptr='d0
                 820wr_ptr='d1
                 830wr_ptr='d2
                 840wr_ptr='d3
                 850wr_ptr='d4
                 860wr_ptr='d5
                 870wr_ptr='d6
                 880wr_ptr='d7
                 890wr_ptr='d8
                 900wr_ptr='d9
                 910wr_ptr='da
                 920wr_ptr='db
                 930wr_ptr='dc
                 940wr_ptr='dd
                 950wr_ptr='de
                 960wr_ptr='df
                 970wr_ptr='d0
                 980wr_ptr='d1
                 990wr_ptr='d2
                1000wr_ptr='d3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 3029.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 4 into 'wr_ptr' is out of bounds [C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv:93]
WARNING: [VRFC 10-3705] select index 4 into 'rd_ptr' is out of bounds [C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer_default
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3029.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='d1
                  30wr_ptr='d2
                  40wr_ptr='d3
                  50wr_ptr='d4
                  60wr_ptr='d5
                  70wr_ptr='d6
                  80wr_ptr='d7
                  90wr_ptr='d8
                 100wr_ptr='d9
                 110wr_ptr='da
                 120wr_ptr='db
                 130wr_ptr='dc
                 140wr_ptr='dd
                 150wr_ptr='de
                 160wr_ptr='df
                 170wr_ptr='d0
                 180wr_ptr='d1
                 190wr_ptr='d2
                 200wr_ptr='d3
                 210wr_ptr='d4
                 220wr_ptr='d5
                 230wr_ptr='d6
                 240wr_ptr='d7
                 250wr_ptr='d8
                 260wr_ptr='d9
                 270wr_ptr='da
                 280wr_ptr='db
                 290wr_ptr='dc
                 300wr_ptr='dd
                 310wr_ptr='de
                 320wr_ptr='df
                 330wr_ptr='d0
                 340wr_ptr='d1
                 350wr_ptr='d2
                 360wr_ptr='d3
                 370wr_ptr='d4
                 380wr_ptr='d5
                 390wr_ptr='d6
                 400wr_ptr='d7
                 410wr_ptr='d8
                 420wr_ptr='d9
                 430wr_ptr='da
                 440wr_ptr='db
                 450wr_ptr='dc
                 460wr_ptr='dd
                 470wr_ptr='de
                 480wr_ptr='df
                 490wr_ptr='d0
                 500wr_ptr='d1
                 510wr_ptr='d2
                 520wr_ptr='d3
                 530wr_ptr='d4
                 540wr_ptr='d5
                 550wr_ptr='d6
                 560wr_ptr='d7
                 570wr_ptr='d8
                 580wr_ptr='d9
                 590wr_ptr='da
                 600wr_ptr='db
                 610wr_ptr='dc
                 620wr_ptr='dd
                 630wr_ptr='de
                 640wr_ptr='df
                 650wr_ptr='d0
                 660wr_ptr='d1
                 670wr_ptr='d2
                 680wr_ptr='d3
                 690wr_ptr='d4
                 700wr_ptr='d5
                 710wr_ptr='d6
                 720wr_ptr='d7
                 730wr_ptr='d8
                 740wr_ptr='d9
                 750wr_ptr='da
                 760wr_ptr='db
                 770wr_ptr='dc
                 780wr_ptr='dd
                 790wr_ptr='de
                 800wr_ptr='df
                 810wr_ptr='d0
                 820wr_ptr='d1
                 830wr_ptr='d2
                 840wr_ptr='d3
                 850wr_ptr='d4
                 860wr_ptr='d5
                 870wr_ptr='d6
                 880wr_ptr='d7
                 890wr_ptr='d8
                 900wr_ptr='d9
                 910wr_ptr='da
                 920wr_ptr='db
                 930wr_ptr='dc
                 940wr_ptr='dd
                 950wr_ptr='de
                 960wr_ptr='df
                 970wr_ptr='d0
                 980wr_ptr='d1
                 990wr_ptr='d2
                1000wr_ptr='d3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3029.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3029.109 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 4 into 'wr_ptr' is out of bounds [C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv:93]
WARNING: [VRFC 10-3705] select index 4 into 'rd_ptr' is out of bounds [C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer_default
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3029.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='h1
                  20full_reg='h0
                  30wr_ptr='h2
                  40wr_ptr='h3
                  50wr_ptr='h4
                  60wr_ptr='h5
                  70wr_ptr='h6
                  80wr_ptr='h7
                  90wr_ptr='h8
                 100wr_ptr='h9
                 110wr_ptr='ha
                 120wr_ptr='hb
                 130wr_ptr='hc
                 140wr_ptr='hd
                 150wr_ptr='he
                 160wr_ptr='hf
                 170wr_ptr='h0
                 180wr_ptr='h1
                 190wr_ptr='h2
                 200wr_ptr='h3
                 210wr_ptr='h4
                 220wr_ptr='h5
                 230wr_ptr='h6
                 240wr_ptr='h7
                 250wr_ptr='h8
                 260wr_ptr='h9
                 270wr_ptr='ha
                 280wr_ptr='hb
                 290wr_ptr='hc
                 300wr_ptr='hd
                 310wr_ptr='he
                 320wr_ptr='hf
                 330wr_ptr='h0
                 340wr_ptr='h1
                 350wr_ptr='h2
                 360wr_ptr='h3
                 370wr_ptr='h4
                 380wr_ptr='h5
                 390wr_ptr='h6
                 400wr_ptr='h7
                 410wr_ptr='h8
                 420wr_ptr='h9
                 430wr_ptr='ha
                 440wr_ptr='hb
                 450wr_ptr='hc
                 460wr_ptr='hd
                 470wr_ptr='he
                 480wr_ptr='hf
                 490wr_ptr='h0
                 500wr_ptr='h1
                 510wr_ptr='h2
                 520wr_ptr='h3
                 530wr_ptr='h4
                 540wr_ptr='h5
                 550wr_ptr='h6
                 560wr_ptr='h7
                 570wr_ptr='h8
                 580wr_ptr='h9
                 590wr_ptr='ha
                 600wr_ptr='hb
                 610wr_ptr='hc
                 620wr_ptr='hd
                 630wr_ptr='he
                 640wr_ptr='hf
                 650wr_ptr='h0
                 660wr_ptr='h1
                 670wr_ptr='h2
                 680wr_ptr='h3
                 690wr_ptr='h4
                 700wr_ptr='h5
                 710wr_ptr='h6
                 720wr_ptr='h7
                 730wr_ptr='h8
                 740wr_ptr='h9
                 750wr_ptr='ha
                 760wr_ptr='hb
                 770wr_ptr='hc
                 780wr_ptr='hd
                 790wr_ptr='he
                 800wr_ptr='hf
                 810wr_ptr='h0
                 820wr_ptr='h1
                 830wr_ptr='h2
                 840wr_ptr='h3
                 850wr_ptr='h4
                 860wr_ptr='h5
                 870wr_ptr='h6
                 880wr_ptr='h7
                 890wr_ptr='h8
                 900wr_ptr='h9
                 910wr_ptr='ha
                 920wr_ptr='hb
                 930wr_ptr='hc
                 940wr_ptr='hd
                 950wr_ptr='he
                 960wr_ptr='hf
                 970wr_ptr='h0
                 980wr_ptr='h1
                 990wr_ptr='h2
                1000wr_ptr='h3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 3029.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 4 into 'wr_ptr' is out of bounds [C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv:93]
WARNING: [VRFC 10-3705] select index 4 into 'rd_ptr' is out of bounds [C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer_default
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3029.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='h1
                  20full_reg='h0
                  30wr_ptr='h2
                  40wr_ptr='h3
                  50wr_ptr='h4
                  60wr_ptr='h5
                  70wr_ptr='h6
                  80wr_ptr='h7
                  90wr_ptr='h8
                 100wr_ptr='h9
                 110wr_ptr='ha
                 120wr_ptr='hb
                 130wr_ptr='hc
                 140wr_ptr='hd
                 150wr_ptr='he
                 160wr_ptr='hf
                 170wr_ptr='h0
                 180wr_ptr='h1
                 190wr_ptr='h2
                 200wr_ptr='h3
                 210wr_ptr='h4
                 220wr_ptr='h5
                 230wr_ptr='h6
                 240wr_ptr='h7
                 250wr_ptr='h8
                 260wr_ptr='h9
                 270wr_ptr='ha
                 280wr_ptr='hb
                 290wr_ptr='hc
                 300wr_ptr='hd
                 310wr_ptr='he
                 320wr_ptr='hf
                 330wr_ptr='h0
                 340wr_ptr='h1
                 350wr_ptr='h2
                 360wr_ptr='h3
                 370wr_ptr='h4
                 380wr_ptr='h5
                 390wr_ptr='h6
                 400wr_ptr='h7
                 410wr_ptr='h8
                 420wr_ptr='h9
                 430wr_ptr='ha
                 440wr_ptr='hb
                 450wr_ptr='hc
                 460wr_ptr='hd
                 470wr_ptr='he
                 480wr_ptr='hf
                 490wr_ptr='h0
                 500wr_ptr='h1
                 510wr_ptr='h2
                 520wr_ptr='h3
                 530wr_ptr='h4
                 540wr_ptr='h5
                 550wr_ptr='h6
                 560wr_ptr='h7
                 570wr_ptr='h8
                 580wr_ptr='h9
                 590wr_ptr='ha
                 600wr_ptr='hb
                 610wr_ptr='hc
                 620wr_ptr='hd
                 630wr_ptr='he
                 640wr_ptr='hf
                 650wr_ptr='h0
                 660wr_ptr='h1
                 670wr_ptr='h2
                 680wr_ptr='h3
                 690wr_ptr='h4
                 700wr_ptr='h5
                 710wr_ptr='h6
                 720wr_ptr='h7
                 730wr_ptr='h8
                 740wr_ptr='h9
                 750wr_ptr='ha
                 760wr_ptr='hb
                 770wr_ptr='hc
                 780wr_ptr='hd
                 790wr_ptr='he
                 800wr_ptr='hf
                 810wr_ptr='h0
                 820wr_ptr='h1
                 830wr_ptr='h2
                 840wr_ptr='h3
                 850wr_ptr='h4
                 860wr_ptr='h5
                 870wr_ptr='h6
                 880wr_ptr='h7
                 890wr_ptr='h8
                 900wr_ptr='h9
                 910wr_ptr='ha
                 920wr_ptr='hb
                 930wr_ptr='hc
                 940wr_ptr='hd
                 950wr_ptr='he
                 960wr_ptr='hf
                 970wr_ptr='h0
                 980wr_ptr='h1
                 990wr_ptr='h2
                1000wr_ptr='h3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3029.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 4 into 'wr_ptr' is out of bounds [C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv:93]
WARNING: [VRFC 10-3705] select index 4 into 'rd_ptr' is out of bounds [C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer_default
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3029.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='h1
                  20full_reg='h0
                  30wr_ptr='h2
                  40wr_ptr='h3
                  50wr_ptr='h4
                  60wr_ptr='h5
                  70wr_ptr='h6
                  80wr_ptr='h7
                  90wr_ptr='h8
                 100wr_ptr='h9
                 110wr_ptr='ha
                 110full_reg='h1
                 120full_reg='h0
                 130wr_ptr='hb
                 140wr_ptr='hc
                 150wr_ptr='hd
                 160wr_ptr='he
                 170wr_ptr='hf
                 180wr_ptr='h0
                 190wr_ptr='h1
                 200wr_ptr='h2
                 210wr_ptr='h3
                 220wr_ptr='h4
                 230wr_ptr='h5
                 240wr_ptr='h6
                 250wr_ptr='h7
                 260wr_ptr='h8
                 270wr_ptr='h9
                 280wr_ptr='ha
                 290wr_ptr='hb
                 300wr_ptr='hc
                 310wr_ptr='hd
                 320wr_ptr='he
                 330wr_ptr='hf
                 340wr_ptr='h0
                 350wr_ptr='h1
                 360wr_ptr='h2
                 370wr_ptr='h3
                 380wr_ptr='h4
                 390wr_ptr='h5
                 400wr_ptr='h6
                 410wr_ptr='h7
                 420wr_ptr='h8
                 430wr_ptr='h9
                 440wr_ptr='ha
                 450wr_ptr='hb
                 460wr_ptr='hc
                 470wr_ptr='hd
                 480wr_ptr='he
                 490wr_ptr='hf
                 500wr_ptr='h0
                 510wr_ptr='h1
                 520wr_ptr='h2
                 530wr_ptr='h3
                 540wr_ptr='h4
                 550wr_ptr='h5
                 560wr_ptr='h6
                 570wr_ptr='h7
                 580wr_ptr='h8
                 590wr_ptr='h9
                 600wr_ptr='ha
                 610wr_ptr='hb
                 620wr_ptr='hc
                 630wr_ptr='hd
                 640wr_ptr='he
                 650wr_ptr='hf
                 660wr_ptr='h0
                 670wr_ptr='h1
                 680wr_ptr='h2
                 690wr_ptr='h3
                 700wr_ptr='h4
                 710wr_ptr='h5
                 720wr_ptr='h6
                 730wr_ptr='h7
                 740wr_ptr='h8
                 750wr_ptr='h9
                 760wr_ptr='ha
                 770wr_ptr='hb
                 780wr_ptr='hc
                 790wr_ptr='hd
                 800wr_ptr='he
                 810wr_ptr='hf
                 820wr_ptr='h0
                 830wr_ptr='h1
                 840wr_ptr='h2
                 850wr_ptr='h3
                 860wr_ptr='h4
                 870wr_ptr='h5
                 880wr_ptr='h6
                 890wr_ptr='h7
                 900wr_ptr='h8
                 910wr_ptr='h9
                 920wr_ptr='ha
                 930wr_ptr='hb
                 940wr_ptr='hc
                 950wr_ptr='hd
                 960wr_ptr='he
                 970wr_ptr='hf
                 980wr_ptr='h0
                 990wr_ptr='h1
                1000wr_ptr='h2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3029.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3029.109 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 4 into 'wr_ptr' is out of bounds [C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv:94]
WARNING: [VRFC 10-3705] select index 4 into 'rd_ptr' is out of bounds [C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer_default
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3029.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='h1
                  20full_reg='h0
                  30wr_ptr='h2
                  40wr_ptr='h3
                  50wr_ptr='h4
                  60wr_ptr='h5
                  70wr_ptr='h6
                  80wr_ptr='h7
                  90wr_ptr='h8
                 100wr_ptr='h9
                 110wr_ptr='ha
                 110full_reg='h1
                 120full_reg='h0
                 130wr_ptr='hb
                 140wr_ptr='hc
                 150wr_ptr='hd
                 160wr_ptr='he
                 170wr_ptr='hf
                 180wr_ptr='h0
                 190wr_ptr='h1
                 200wr_ptr='h2
                 210wr_ptr='h3
                 220wr_ptr='h4
                 230wr_ptr='h5
                 240wr_ptr='h6
                 250wr_ptr='h7
                 260wr_ptr='h8
                 270wr_ptr='h9
                 280wr_ptr='ha
                 290wr_ptr='hb
                 300wr_ptr='hc
                 310wr_ptr='hd
                 320wr_ptr='he
                 330wr_ptr='hf
                 340wr_ptr='h0
                 350wr_ptr='h1
                 360wr_ptr='h2
                 370wr_ptr='h3
                 380wr_ptr='h4
                 390wr_ptr='h5
                 400wr_ptr='h6
                 410wr_ptr='h7
                 420wr_ptr='h8
                 430wr_ptr='h9
                 440wr_ptr='ha
                 450wr_ptr='hb
                 460wr_ptr='hc
                 470wr_ptr='hd
                 480wr_ptr='he
                 490wr_ptr='hf
                 500wr_ptr='h0
                 510wr_ptr='h1
                 520wr_ptr='h2
                 530wr_ptr='h3
                 540wr_ptr='h4
                 550wr_ptr='h5
                 560wr_ptr='h6
                 570wr_ptr='h7
                 580wr_ptr='h8
                 590wr_ptr='h9
                 600wr_ptr='ha
                 610wr_ptr='hb
                 620wr_ptr='hc
                 630wr_ptr='hd
                 640wr_ptr='he
                 650wr_ptr='hf
                 660wr_ptr='h0
                 670wr_ptr='h1
                 680wr_ptr='h2
                 690wr_ptr='h3
                 700wr_ptr='h4
                 710wr_ptr='h5
                 720wr_ptr='h6
                 730wr_ptr='h7
                 740wr_ptr='h8
                 750wr_ptr='h9
                 760wr_ptr='ha
                 770wr_ptr='hb
                 780wr_ptr='hc
                 790wr_ptr='hd
                 800wr_ptr='he
                 810wr_ptr='hf
                 820wr_ptr='h0
                 830wr_ptr='h1
                 840wr_ptr='h2
                 850wr_ptr='h3
                 860wr_ptr='h4
                 870wr_ptr='h5
                 880wr_ptr='h6
                 890wr_ptr='h7
                 900wr_ptr='h8
                 910wr_ptr='h9
                 920wr_ptr='ha
                 930wr_ptr='hb
                 940wr_ptr='hc
                 950wr_ptr='hd
                 960wr_ptr='he
                 970wr_ptr='hf
                 980wr_ptr='h0
                 990wr_ptr='h1
                1000wr_ptr='h2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 3029.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer_default
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3029.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='h01
                  20full_reg='h0
                  30wr_ptr='h02
                  40wr_ptr='h03
                  50wr_ptr='h04
                  60wr_ptr='h05
                  70wr_ptr='h06
                  80wr_ptr='h07
                  90wr_ptr='h08
                 100wr_ptr='h09
                 110wr_ptr='h0a
                 110full_reg='h1
                 120full_reg='h0
                 130wr_ptr='h0b
                 140wr_ptr='h0c
                 150wr_ptr='h0d
                 160wr_ptr='h0e
                 170wr_ptr='h0f
                 180wr_ptr='h10
                 190wr_ptr='h11
                 200wr_ptr='h12
                 210wr_ptr='h13
                 220wr_ptr='h14
                 230wr_ptr='h15
                 240wr_ptr='h16
                 250wr_ptr='h17
                 260wr_ptr='h18
                 270wr_ptr='h19
                 280wr_ptr='h1a
                 290wr_ptr='h1b
                 300wr_ptr='h1c
                 310wr_ptr='h1d
                 320wr_ptr='h1e
                 330wr_ptr='h1f
                 340wr_ptr='h00
                 350wr_ptr='h01
                 360wr_ptr='h02
                 370wr_ptr='h03
                 380wr_ptr='h04
                 390wr_ptr='h05
                 400wr_ptr='h06
                 410wr_ptr='h07
                 420wr_ptr='h08
                 430wr_ptr='h09
                 440wr_ptr='h0a
                 450wr_ptr='h0b
                 460wr_ptr='h0c
                 470wr_ptr='h0d
                 480wr_ptr='h0e
                 490wr_ptr='h0f
                 500wr_ptr='h10
                 510wr_ptr='h11
                 520wr_ptr='h12
                 530wr_ptr='h13
                 540wr_ptr='h14
                 550wr_ptr='h15
                 560wr_ptr='h16
                 570wr_ptr='h17
                 580wr_ptr='h18
                 590wr_ptr='h19
                 600wr_ptr='h1a
                 610wr_ptr='h1b
                 620wr_ptr='h1c
                 630wr_ptr='h1d
                 640wr_ptr='h1e
                 650wr_ptr='h1f
                 660wr_ptr='h00
                 670wr_ptr='h01
                 680wr_ptr='h02
                 690wr_ptr='h03
                 700wr_ptr='h04
                 710wr_ptr='h05
                 720wr_ptr='h06
                 730wr_ptr='h07
                 740wr_ptr='h08
                 750wr_ptr='h09
                 760wr_ptr='h0a
                 770wr_ptr='h0b
                 780wr_ptr='h0c
                 790wr_ptr='h0d
                 800wr_ptr='h0e
                 810wr_ptr='h0f
                 820wr_ptr='h10
                 830wr_ptr='h11
                 840wr_ptr='h12
                 850wr_ptr='h13
                 860wr_ptr='h14
                 870wr_ptr='h15
                 880wr_ptr='h16
                 890wr_ptr='h17
                 900wr_ptr='h18
                 910wr_ptr='h19
                 920wr_ptr='h1a
                 930wr_ptr='h1b
                 940wr_ptr='h1c
                 950wr_ptr='h1d
                 960wr_ptr='h1e
                 970wr_ptr='h1f
                 980wr_ptr='h00
                 990wr_ptr='h01
                1000wr_ptr='h02
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3029.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer_default
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3187.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='h01
                  20full_reg='h0
                  30wr_ptr='h02
                  40wr_ptr='h03
                  50wr_ptr='h04
                  60wr_ptr='h05
                  70wr_ptr='h06
                  80wr_ptr='h07
                  90wr_ptr='h08
                 100wr_ptr='h09
                 110wr_ptr='h0a
                 110full_reg='h1
                 120full_reg='h0
                 130wr_ptr='h0b
                 140wr_ptr='h0c
                 150wr_ptr='h0d
                 160wr_ptr='h0e
                 170wr_ptr='h0f
                 180wr_ptr='h10
                 190wr_ptr='h11
                 200wr_ptr='h12
                 210wr_ptr='h13
                 220wr_ptr='h14
                 230wr_ptr='h15
                 240wr_ptr='h16
                 250wr_ptr='h17
                 260wr_ptr='h18
                 270wr_ptr='h19
                 280wr_ptr='h1a
                 290wr_ptr='h1b
                 300wr_ptr='h1c
                 310wr_ptr='h1d
                 320wr_ptr='h1e
                 330wr_ptr='h1f
                 340wr_ptr='h00
                 350wr_ptr='h01
                 360wr_ptr='h02
                 370wr_ptr='h03
                 380wr_ptr='h04
                 390wr_ptr='h05
                 400wr_ptr='h06
                 410wr_ptr='h07
                 420wr_ptr='h08
                 430wr_ptr='h09
                 440wr_ptr='h0a
                 450wr_ptr='h0b
                 460wr_ptr='h0c
                 470wr_ptr='h0d
                 480wr_ptr='h0e
                 490wr_ptr='h0f
                 500wr_ptr='h10
                 510wr_ptr='h11
                 520wr_ptr='h12
                 530wr_ptr='h13
                 540wr_ptr='h14
                 550wr_ptr='h15
                 560wr_ptr='h16
                 570wr_ptr='h17
                 580wr_ptr='h18
                 590wr_ptr='h19
                 600wr_ptr='h1a
                 610wr_ptr='h1b
                 620wr_ptr='h1c
                 630wr_ptr='h1d
                 640wr_ptr='h1e
                 650wr_ptr='h1f
                 660wr_ptr='h00
                 670wr_ptr='h01
                 680wr_ptr='h02
                 690wr_ptr='h03
                 700wr_ptr='h04
                 710wr_ptr='h05
                 720wr_ptr='h06
                 730wr_ptr='h07
                 740wr_ptr='h08
                 750wr_ptr='h09
                 760wr_ptr='h0a
                 770wr_ptr='h0b
                 780wr_ptr='h0c
                 790wr_ptr='h0d
                 800wr_ptr='h0e
                 810wr_ptr='h0f
                 820wr_ptr='h10
                 830wr_ptr='h11
                 840wr_ptr='h12
                 850wr_ptr='h13
                 860wr_ptr='h14
                 870wr_ptr='h15
                 880wr_ptr='h16
                 890wr_ptr='h17
                 900wr_ptr='h18
                 910wr_ptr='h19
                 920wr_ptr='h1a
                 930wr_ptr='h1b
                 940wr_ptr='h1c
                 950wr_ptr='h1d
                 960wr_ptr='h1e
                 970wr_ptr='h1f
                 980wr_ptr='h00
                 990wr_ptr='h01
                1000wr_ptr='h02
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 3187.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer_default
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3187.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='h01
                  20full_reg='h0
                  30wr_ptr='h02
                  40wr_ptr='h03
                  50wr_ptr='h04
                  60wr_ptr='h05
                  70wr_ptr='h06
                  80wr_ptr='h07
                  90wr_ptr='h08
                 100wr_ptr='h09
                 110wr_ptr='h0a
                 110full_reg='h1
                 120full_reg='h0
                 130wr_ptr='h0b
                 140wr_ptr='h0c
                 150wr_ptr='h0d
                 160wr_ptr='h0e
                 170wr_ptr='h0f
                 180wr_ptr='h10
                 190wr_ptr='h11
                 200wr_ptr='h12
                 210wr_ptr='h13
                 220wr_ptr='h14
                 230wr_ptr='h15
                 240wr_ptr='h16
                 250wr_ptr='h17
                 260wr_ptr='h18
                 270wr_ptr='h19
                 280wr_ptr='h1a
                 290wr_ptr='h1b
                 300wr_ptr='h1c
                 310wr_ptr='h1d
                 320wr_ptr='h1e
                 330wr_ptr='h1f
                 340wr_ptr='h00
                 350wr_ptr='h01
                 360wr_ptr='h02
                 370wr_ptr='h03
                 380wr_ptr='h04
                 390wr_ptr='h05
                 400wr_ptr='h06
                 410wr_ptr='h07
                 420wr_ptr='h08
                 430wr_ptr='h09
                 440wr_ptr='h0a
                 450wr_ptr='h0b
                 460wr_ptr='h0c
                 470wr_ptr='h0d
                 480wr_ptr='h0e
                 490wr_ptr='h0f
                 500wr_ptr='h10
                 510wr_ptr='h11
                 520wr_ptr='h12
                 530wr_ptr='h13
                 540wr_ptr='h14
                 550wr_ptr='h15
                 560wr_ptr='h16
                 570wr_ptr='h17
                 580wr_ptr='h18
                 590wr_ptr='h19
                 600wr_ptr='h1a
                 610wr_ptr='h1b
                 620wr_ptr='h1c
                 630wr_ptr='h1d
                 640wr_ptr='h1e
                 650wr_ptr='h1f
                 660wr_ptr='h00
                 670wr_ptr='h01
                 680wr_ptr='h02
                 690wr_ptr='h03
                 700wr_ptr='h04
                 710wr_ptr='h05
                 720wr_ptr='h06
                 730wr_ptr='h07
                 740wr_ptr='h08
                 750wr_ptr='h09
                 760wr_ptr='h0a
                 770wr_ptr='h0b
                 780wr_ptr='h0c
                 790wr_ptr='h0d
                 800wr_ptr='h0e
                 810wr_ptr='h0f
                 820wr_ptr='h10
                 830wr_ptr='h11
                 840wr_ptr='h12
                 850wr_ptr='h13
                 860wr_ptr='h14
                 870wr_ptr='h15
                 880wr_ptr='h16
                 890wr_ptr='h17
                 900wr_ptr='h18
                 910wr_ptr='h19
                 920wr_ptr='h1a
                 930wr_ptr='h1b
                 940wr_ptr='h1c
                 950wr_ptr='h1d
                 960wr_ptr='h1e
                 970wr_ptr='h1f
                 980wr_ptr='h00
                 990wr_ptr='h01
                1000wr_ptr='h02
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 3187.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3187.406 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer_default
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3187.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='h1
                  20full_reg='h0
                  30wr_ptr='h2
                  40wr_ptr='h3
                  50wr_ptr='h4
                  60wr_ptr='h5
                  70wr_ptr='h6
                  80wr_ptr='h7
                  90wr_ptr='h8
                 100wr_ptr='h9
                 110wr_ptr='h0
                 110full_reg='h1
                 120full_reg='h0
                 130wr_ptr='h1
                 140wr_ptr='h2
                 150wr_ptr='h3
                 160wr_ptr='h4
                 170wr_ptr='h5
                 180wr_ptr='h6
                 190wr_ptr='h7
                 200wr_ptr='h8
                 210wr_ptr='h9
                 220wr_ptr='h0
                 230wr_ptr='h1
                 240wr_ptr='h2
                 250wr_ptr='h3
                 260wr_ptr='h4
                 270wr_ptr='h5
                 280wr_ptr='h6
                 290wr_ptr='h7
                 300wr_ptr='h8
                 310wr_ptr='h9
                 320wr_ptr='h0
                 330wr_ptr='h1
                 340wr_ptr='h2
                 350wr_ptr='h3
                 360wr_ptr='h4
                 370wr_ptr='h5
                 380wr_ptr='h6
                 390wr_ptr='h7
                 400wr_ptr='h8
                 410wr_ptr='h9
                 420wr_ptr='h0
                 430wr_ptr='h1
                 440wr_ptr='h2
                 450wr_ptr='h3
                 460wr_ptr='h4
                 470wr_ptr='h5
                 480wr_ptr='h6
                 490wr_ptr='h7
                 500wr_ptr='h8
                 510wr_ptr='h9
                 520wr_ptr='h0
                 530wr_ptr='h1
                 540wr_ptr='h2
                 550wr_ptr='h3
                 560wr_ptr='h4
                 570wr_ptr='h5
                 580wr_ptr='h6
                 590wr_ptr='h7
                 600wr_ptr='h8
                 610wr_ptr='h9
                 620wr_ptr='h0
                 630wr_ptr='h1
                 640wr_ptr='h2
                 650wr_ptr='h3
                 660wr_ptr='h4
                 670wr_ptr='h5
                 680wr_ptr='h6
                 690wr_ptr='h7
                 700wr_ptr='h8
                 710wr_ptr='h9
                 720wr_ptr='h0
                 730wr_ptr='h1
                 740wr_ptr='h2
                 750wr_ptr='h3
                 760wr_ptr='h4
                 770wr_ptr='h5
                 780wr_ptr='h6
                 790wr_ptr='h7
                 800wr_ptr='h8
                 810wr_ptr='h9
                 820wr_ptr='h0
                 830wr_ptr='h1
                 840wr_ptr='h2
                 850wr_ptr='h3
                 860wr_ptr='h4
                 870wr_ptr='h5
                 880wr_ptr='h6
                 890wr_ptr='h7
                 900wr_ptr='h8
                 910wr_ptr='h9
                 920wr_ptr='h0
                 930wr_ptr='h1
                 940wr_ptr='h2
                 950wr_ptr='h3
                 960wr_ptr='h4
                 970wr_ptr='h5
                 980wr_ptr='h6
                 990wr_ptr='h7
                1000wr_ptr='h8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 3187.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'LineBuffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'LineBuffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj LineBuffer_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sim_1/new/LineBuffer.tb" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineBuffer_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3187.406 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LineBuffer_tb_behav xil_defaultlib.LineBuffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer_default
Compiling module xil_defaultlib.LineBuffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LineBuffer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3187.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LineBuffer_tb_behav -key {Behavioral:sim_1:Functional:LineBuffer_tb} -tclbatch {LineBuffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source LineBuffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                  20wr_ptr='h1
                  20full_reg='h0
                  30wr_ptr='h2
                  40wr_ptr='h3
                  50wr_ptr='h4
                  60wr_ptr='h5
                  70wr_ptr='h6
                  80wr_ptr='h7
                  90wr_ptr='h8
                 100wr_ptr='h9
                 110wr_ptr='h0
                 110full_reg='h1
                 120full_reg='h0
                 130wr_ptr='h1
                 140wr_ptr='h2
                 150wr_ptr='h3
                 160wr_ptr='h4
                 170wr_ptr='h5
                 180wr_ptr='h6
                 190wr_ptr='h7
                 200wr_ptr='h8
                 210wr_ptr='h9
                 220wr_ptr='h0
                 230wr_ptr='h1
                 240wr_ptr='h2
                 250wr_ptr='h3
                 260wr_ptr='h4
                 270wr_ptr='h5
                 280wr_ptr='h6
                 290wr_ptr='h7
                 300wr_ptr='h8
                 310wr_ptr='h9
                 320wr_ptr='h0
                 330wr_ptr='h1
                 340wr_ptr='h2
                 350wr_ptr='h3
                 360wr_ptr='h4
                 370wr_ptr='h5
                 380wr_ptr='h6
                 390wr_ptr='h7
                 400wr_ptr='h8
                 410wr_ptr='h9
                 420wr_ptr='h0
                 430wr_ptr='h1
                 440wr_ptr='h2
                 450wr_ptr='h3
                 460wr_ptr='h4
                 470wr_ptr='h5
                 480wr_ptr='h6
                 490wr_ptr='h7
                 500wr_ptr='h8
                 510wr_ptr='h9
                 520wr_ptr='h0
                 530wr_ptr='h1
                 540wr_ptr='h2
                 550wr_ptr='h3
                 560wr_ptr='h4
                 570wr_ptr='h5
                 580wr_ptr='h6
                 590wr_ptr='h7
                 600wr_ptr='h8
                 610wr_ptr='h9
                 620wr_ptr='h0
                 630wr_ptr='h1
                 640wr_ptr='h2
                 650wr_ptr='h3
                 660wr_ptr='h4
                 670wr_ptr='h5
                 680wr_ptr='h6
                 690wr_ptr='h7
                 700wr_ptr='h8
                 710wr_ptr='h9
                 720wr_ptr='h0
                 730wr_ptr='h1
                 740wr_ptr='h2
                 750wr_ptr='h3
                 760wr_ptr='h4
                 770wr_ptr='h5
                 780wr_ptr='h6
                 790wr_ptr='h7
                 800wr_ptr='h8
                 810wr_ptr='h9
                 820wr_ptr='h0
                 830wr_ptr='h1
                 840wr_ptr='h2
                 850wr_ptr='h3
                 860wr_ptr='h4
                 870wr_ptr='h5
                 880wr_ptr='h6
                 890wr_ptr='h7
                 900wr_ptr='h8
                 910wr_ptr='h9
                 920wr_ptr='h0
                 930wr_ptr='h1
                 940wr_ptr='h2
                 950wr_ptr='h3
                 960wr_ptr='h4
                 970wr_ptr='h5
                 980wr_ptr='h6
                 990wr_ptr='h7
                1000wr_ptr='h8
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LineBuffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 3187.406 ; gain = 0.000
save_wave_config {C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/LineBuffer_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/LineBuffer_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/LineBuffer_tb_behav.wcfg}} [get_filesets sim_1]
create_bd_design "linebuffer"
Wrote  : <C:\Users\ikay2\Documents\ML Accelerator\Line_Buffer\Line_Buffer.srcs\sources_1\bd\linebuffer\linebuffer.bd> 
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/bd/linebuffer/linebuffer.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/bd/linebuffer/linebuffer.bd}}
Wrote  : <C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/bd/linebuffer/ui/bd_e0819414.ui> 
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
set_property part xc7s50csga324-1 [current_project]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project ConvWindowRegister {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister} -part xc7s50csga324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
set_property platform.extensible true [current_project]
set_property target_language VHDL [current_project]
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new
file mkdir {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new}
close [ open {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new/Conv_Window_Reg.sv} w ]
add_files {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new/Conv_Window_Reg.sv}}
update_compile_order -fileset sources_1
open_project {C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
synth_design -top LineBuffer -part xc7s50csga324-1 -lint 
Command: synth_design -top LineBuffer -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3190.809 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'LineBuffer' [C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'LineBuffer' (1#1) [C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/new/LineBuffer.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.809 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sun Aug 11 15:38:18 2024
| Host         : DESKTOP-TKI0AJ6 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3190.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3190.809 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
current_project ConvWindowRegister
synth_design -top Conv_Window_Reg -part xc7s50csga324-1 -lint 
Command: synth_design -top Conv_Window_Reg -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3190.809 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Conv_Window_Reg' [C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new/Conv_Window_Reg.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Window_Reg' (1#1) [C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new/Conv_Window_Reg.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3190.809 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sun Aug 11 15:38:51 2024
| Host         : DESKTOP-TKI0AJ6 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3190.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3190.809 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: Conv_Window_Reg
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3190.809 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Conv_Window_Reg' [C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new/Conv_Window_Reg.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Window_Reg' (0#1) [C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new/Conv_Window_Reg.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3190.809 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3190.809 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3190.809 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3190.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3190.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3190.809 ; gain = 0.000
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
synth_design -top Conv_Window_Reg -part xc7s50csga324-1 -lint 
Command: synth_design -top Conv_Window_Reg -part xc7s50csga324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3190.809 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'Conv_Window_Reg' [C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new/Conv_Window_Reg.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Window_Reg' (1#1) [C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new/Conv_Window_Reg.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.809 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sun Aug 11 15:42:38 2024
| Host         : DESKTOP-TKI0AJ6 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3190.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3190.809 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
close_design
current_project Line_Buffer
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new
current_project ConvWindowRegister
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new
file mkdir {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new}
close [ open {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/ConvWindowReg.tb} w ]
add_files -fileset sim_1 {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/ConvWindowReg.tb}}
set_property file_type SystemVerilog [get_files  {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/ConvWindowReg.tb}}]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/ConvWindowReg.tb}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/ConvWindowReg.tb}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb} w ]
add_files -fileset sim_1 {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}}
set_property file_type SystemVerilog [get_files  {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}}]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}}
file delete -force {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb} w ]
add_files -fileset sim_1 {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}}
set_property file_type SystemVerilog [get_files  {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}}]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sources_1\new\Conv_Window_Reg.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\ConvWindowReg.tb:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ikay2\Documents\ML Accelerator\ConvWindowRegister\ConvWindowRegister.srcs\sim_1\new\Conv_Window_Reg.tb:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Common 17-14] Message 'Common 17-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Conv_Window_Reg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Conv_Window_Reg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Conv_Window_Reg_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new/Conv_Window_Reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Window_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Conv_Window_Reg_behav xil_defaultlib.Conv_Window_Reg xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Conv_Window_Reg_behav xil_defaultlib.Conv_Window_Reg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Conv_Window_Reg
Compiling module xil_defaultlib.glbl
Built simulation snapshot Conv_Window_Reg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Conv_Window_Reg_behav -key {Behavioral:sim_1:Functional:Conv_Window_Reg} -tclbatch {Conv_Window_Reg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Conv_Window_Reg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Conv_Window_Reg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
delete_fileset [ get_filesets sim_1 ]
ERROR: [Common 17-53] User Exception: Sorry, cannot delete an active fileset
export_ip_user_files -of_objects  [get_files {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}}
file delete -force {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/convreg.sv} w ]
add_files -fileset sim_1 {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/convreg.sv}}
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Conv_Window_Reg'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Conv_Window_Reg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Conv_Window_Reg_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Conv_Window_Reg_behav xil_defaultlib.Conv_Window_Reg xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Conv_Window_Reg_behav xil_defaultlib.Conv_Window_Reg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Conv_Window_Reg_behav -key {Behavioral:sim_1:Functional:Conv_Window_Reg} -tclbatch {Conv_Window_Reg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Conv_Window_Reg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Conv_Window_Reg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Conv_Window_Reg_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Conv_Window_Reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Conv_Window_Reg_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/convreg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Window_Reg_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Conv_Window_Reg_tb_behav xil_defaultlib.Conv_Window_Reg_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Conv_Window_Reg_tb_behav xil_defaultlib.Conv_Window_Reg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Conv_Window_Reg
Compiling module xil_defaultlib.Conv_Window_Reg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Conv_Window_Reg_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Conv_Window_Reg_tb_behav -key {Behavioral:sim_1:Functional:Conv_Window_Reg_tb} -tclbatch {Conv_Window_Reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Conv_Window_Reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Conv_Window_Reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Conv_Window_Reg_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Conv_Window_Reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Conv_Window_Reg_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new/Conv_Window_Reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Window_Reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/convreg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Window_Reg_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Conv_Window_Reg_tb_behav xil_defaultlib.Conv_Window_Reg_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Conv_Window_Reg_tb_behav xil_defaultlib.Conv_Window_Reg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Conv_Window_Reg
Compiling module xil_defaultlib.Conv_Window_Reg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Conv_Window_Reg_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Conv_Window_Reg_tb_behav -key {Behavioral:sim_1:Functional:Conv_Window_Reg_tb} -tclbatch {Conv_Window_Reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Conv_Window_Reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Conv_Window_Reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Conv_Window_Reg_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Conv_Window_Reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Conv_Window_Reg_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new/Conv_Window_Reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Window_Reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/convreg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Window_Reg_tb
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Conv_Window_Reg_tb_behav xil_defaultlib.Conv_Window_Reg_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Conv_Window_Reg_tb_behav xil_defaultlib.Conv_Window_Reg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Conv_Window_Reg
Compiling module xil_defaultlib.Conv_Window_Reg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Conv_Window_Reg_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Conv_Window_Reg_tb_behav -key {Behavioral:sim_1:Functional:Conv_Window_Reg_tb} -tclbatch {Conv_Window_Reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Conv_Window_Reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Conv_Window_Reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Conv_Window_Reg_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Conv_Window_Reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Conv_Window_Reg_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new/Conv_Window_Reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Window_Reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/convreg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Window_Reg_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Conv_Window_Reg_tb_behav xil_defaultlib.Conv_Window_Reg_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Conv_Window_Reg_tb_behav xil_defaultlib.Conv_Window_Reg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Conv_Window_Reg
Compiling module xil_defaultlib.Conv_Window_Reg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Conv_Window_Reg_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Conv_Window_Reg_tb_behav -key {Behavioral:sim_1:Functional:Conv_Window_Reg_tb} -tclbatch {Conv_Window_Reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Conv_Window_Reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Conv_Window_Reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/Conv_Window_Reg_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/Conv_Window_Reg_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/Conv_Window_Reg_tb_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
close_project
create_project ConvWindDesign1 {C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1} -part xc7s50csga324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set_property platform.extensible true [current_project]
set_property target_language VHDL [current_project]
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1/ConvWindDesign1.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1/ConvWindDesign1.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1/ConvWindDesign1.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1/ConvWindDesign1.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1/ConvWindDesign1.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1/ConvWindDesign1.srcs/sources_1/new
file mkdir {C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1/ConvWindDesign1.srcs/sources_1/new}
close [ open {C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1/ConvWindDesign1.srcs/sources_1/new/ConvWindDesign1.sv} w ]
add_files {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1/ConvWindDesign1.srcs/sources_1/new/ConvWindDesign1.sv}}
update_compile_order -fileset sources_1
