<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>LDMDA, LDMFA -- AArch32</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">LDMDA, LDMFA</h2><p id="desc">
      <p class="aml">Load Multiple Decrement After (Full Ascending) loads multiple registers from consecutive memory locations using an address from a base register. The consecutive memory locations end at this address, and the address just below the lowest of those locations can optionally be written back to the base register.</p>
      <p class="aml">The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also <a class="armarm-xref" title="Reference to Armv8 ARM section">Encoding of lists of general-purpose registers and the PC</a>.</p>
      <p class="aml">Armv8.2 permits the deprecation of some Load Multiple ordering behaviors in AArch32 state, for more information see <a class="armarm-xref" title="Reference to Armv8 ARM section">ARMv8.2-LSMAOC</a>. The registers loaded can include the PC, causing a branch to a loaded address. This is an interworking branch, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Pseudocode description of operations on the AArch32 general-purpose registers and the PC</a>. Related system instructions are <a class="armarm-xref" title="Reference to Armv8 ARM section">LDM (User registers)</a> and <a class="armarm-xref" title="Reference to Armv8 ARM section">LDM (exception return)</a>.</p>
    </p>
    <h3 class="classheading"><a name="a1" id="a1"></a>A1</h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr">W</td><td class="lr">1</td><td colspan="4" class="lr">Rn</td><td colspan="16" class="lr">register_list</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="16"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">A1</h4><p class="asm-code"><a name="LDMDA_A1" id="LDMDA_A1"></a>LDMDA{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a><a href="#0d33" title="The address adjusted by the size of data loaded is written back to the base register (field &quot;W&quot;)">{!}</a>, <a href="#registers" title="List of one or more registers to be loaded">&lt;registers&gt;</a>
        //
      
        (Preferred syntax)
      </p><p class="asm-code"><a name="LDMDA_A1" id="LDMDA_A1"></a>LDMFA{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a><a href="#0d33" title="The address adjusted by the size of data loaded is written back to the base register (field &quot;W&quot;)">{!}</a>, <a href="#registers" title="List of one or more registers to be loaded">&lt;registers&gt;</a>
        //
      
        (Alternate syntax, Full Ascending stack)
      </p></div><p class="pseudocode">n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);  registers = register_list;  wback = (W == '1');
if n == 15 || <a href="shared_pseudocode.html#impl-shared.BitCount.1" title="function: integer BitCount(bits(N) x)">BitCount</a>(registers) &lt; 1 then UNPREDICTABLE;
if wback &amp;&amp; registers&lt;n&gt; == '1' then UNPREDICTABLE;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">BitCount(registers) &lt; 1</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The instruction operates as an <span class="asm-code">LDM</span> with the same addressing mode but targeting an unspecified set of registers. These registers might include R15. If the instruction specifies writeback, the modification to the base address on writeback might differ from the number of registers loaded.</li></ul><p>If <span class="pseudocode">wback &amp;&amp; registers&lt;n&gt; == '1'</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is <span class="arm-defined-word">unknown</span>. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.</li></ul>
  <p class="encoding-notes">
      <p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>.</p>
    </p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;c&gt;</td><td><a name="c" id="c"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;q&gt;</td><td><a name="q" id="q"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rn&gt;</td><td><a name="rn" id="rn"></a>
        
          <p class="aml">Is the general-purpose base register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>!</td><td><a name="0d33" id="0d33"></a>
        
          <p class="aml">The address adjusted by the size of the data loaded is written back to the base register. If specified, it is encoded in the "W" field as 1, otherwise this field defaults to 0.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;registers&gt;</td><td><a name="registers" id="registers"></a>
        
          <p class="aml">Is a list of one or more registers to be loaded, separated by commas and surrounded by { and }.</p>
          <p class="aml">The PC can be in the list.</p>
          <p class="aml">Arm deprecates using these instructions with both the LR and the PC in the list.</p>
        
      </td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();
    address = <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[n] - 4*<a href="shared_pseudocode.html#impl-shared.BitCount.1" title="function: integer BitCount(bits(N) x)">BitCount</a>(registers) + 4;
    for i = 0 to 14
        if registers&lt;i&gt; == '1' then
            <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[i] = <a href="shared_pseudocode.html#impl-aarch32.MemA.read.2" title="accessor: bits(8*size) MemA[bits(32) address, integer size]">MemA</a>[address,4];  address = address + 4;
    if registers&lt;15&gt; == '1' then
        <a href="shared_pseudocode.html#impl-aarch32.LoadWritePC.1" title="function: LoadWritePC(bits(32) address)">LoadWritePC</a>(<a href="shared_pseudocode.html#impl-aarch32.MemA.read.2" title="accessor: bits(8*size) MemA[bits(32) address, integer size]">MemA</a>[address,4]);
    if wback &amp;&amp; registers&lt;n&gt; == '0' then <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[n] = <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[n] - 4*<a href="shared_pseudocode.html#impl-shared.BitCount.1" title="function: integer BitCount(bits(N) x)">BitCount</a>(registers);
    if wback &amp;&amp; registers&lt;n&gt; == '1' then <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[n] = bits(32) UNKNOWN;</p>
    </div>
  <h3>Operational information</h3>
    <p class="aml">If CPSR.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.</p>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v00_88, pseudocode v85-xml-00bet9_rc1_1
      ; Build timestamp: 2018-12-12T12:33
    </p><p class="copyconf">
      Copyright Â© 2010-2018 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
