<?xml version="1.0" encoding="UTF-8"
?>
<!DOCTYPE peripheralPage SYSTEM "_menu.dtd" >
<!-- dmamux0_4ch_trig_mk20d5.xml -->

<peripheralPage xmlns:xi="http://www.w3.org/2001/XInclude" name="_instance" description="Flash Memory Module">

   <aliasOption key="/DMA0/NumChannels" displayName="NumChannels" constant="true" />

   <choiceOption name="dma_chcfg0"
      description="Mapping of DMA source (slot) to DMA channel" >
      <choice value="0"  name="Disabled" />
      <choice value="2"  name="LPUART0 Receive" />
      <choice value="3"  name="LPUART0 Transmit" />
      <choice value="4"  name="LPUART1 Receive" />
      <choice value="5"  name="LPUART1 Transmit" />
      <choice value="6"  name="LPUART2 Receive" />
      <choice value="7"  name="LPUART2 Transmit" />
      <choice value="8"  name="LPUART3 Receive" />
      <choice value="9"  name="LPUART3 Transmit" />
      <choice value="10" name="LPUART4 Receive" />
      <choice value="11" name="LPUART4 Transmit" />
      <choice value="12" name="I2S0 Receive" />
      <choice value="13" name="I2S0 Transmit" />
      <choice value="14" name="SPI0 Receive" />
      <choice value="15" name="SPI0 Transmit" />
      <choice value="16" name="SPI1 Receive" />
      <choice value="17" name="SPI1 Transmit" />
      <choice value="22" name="I2C0 I2C3" />
      <choice value="22" name="I2C1 I2C2" />
      <choice value="20" name="FTM0 Channel 0" />
      <choice value="21" name="FTM0 Channel 1" />
      <choice value="22" name="FTM0 Channel 2" />
      <choice value="23" name="FTM0 Channel 3" />
      <choice value="24" name="FTM0 Channel 4" />
      <choice value="25" name="FTM0 Channel 5" />
      <choice value="26" name="FTM0 Channel 6" />
      <choice value="27" name="FTM0 Channel 7" />
      <choice value="28" name="FTM1 Channel 0" />
      <choice value="29" name="FTM1 Channel 1" />
      <choice value="30" name="FTM2 Channel 0" />
      <choice value="31" name="FTM2 Channel 1" />
      <choice value="32" name="FTM3 Channel 0" />
      <choice value="33" name="FTM3 Channel 1" />
      <choice value="34" name="FTM3 Channel 2" />
      <choice value="35" name="FTM3 Channel 3" />
      <choice value="36" name="FTM3 Channel 4" />
      <choice value="37" name="FTM3 Channel 5" />
      <choice value="38" name="FTM3 Channel 6" />
      <choice value="39" name="FTM3 Channel 7" />
      <choice value="40" name="ADC0" />
      <choice value="42" name="CMP0" />
      <choice value="43" name="CMP1" />
      <choice value="45" name="DAC0" />
      <choice value="47" name="CMT" />
      <choice value="48" name="PDB" />
      <choice value="49" name="Port A" />
      <choice value="50" name="Port B" />
      <choice value="51" name="Port C" />
      <choice value="52" name="Port D" />
      <choice value="53" name="Port E" />
      <choice value="58" name="SPI2 Receive" />
      <choice value="59" name="SPI2 Transmit" />
      <choice value="60" name="Always enabled 60" />
      <choice value="61" name="Always enabled 61" />
      <choice value="62" name="Always enabled 62" />
      <choice value="63" name="Always enabled 63" />
   </choiceOption>

   <choiceOption name="dma_chcfg1"  derivedFrom="dma_chcfg0"/>
   <choiceOption name="dma_chcfg2"  derivedFrom="dma_chcfg0"/>
   <choiceOption name="dma_chcfg3"  derivedFrom="dma_chcfg0"/>
   <choiceOption name="dma_chcfg4"  derivedFrom="dma_chcfg0"/>
   <choiceOption name="dma_chcfg5"  derivedFrom="dma_chcfg0"/>
   <choiceOption name="dma_chcfg6"  derivedFrom="dma_chcfg0"/>
   <choiceOption name="dma_chcfg7"  derivedFrom="dma_chcfg0"/>
   <choiceOption name="dma_chcfg8"  derivedFrom="dma_chcfg0"/>
   <choiceOption name="dma_chcfg9"  derivedFrom="dma_chcfg0"/>
   <choiceOption name="dma_chcfg10" derivedFrom="dma_chcfg0"/>
   <choiceOption name="dma_chcfg11" derivedFrom="dma_chcfg0"/>
   <choiceOption name="dma_chcfg12" derivedFrom="dma_chcfg0"/>
   <choiceOption name="dma_chcfg13" derivedFrom="dma_chcfg0"/>
   <choiceOption name="dma_chcfg14" derivedFrom="dma_chcfg0"/>
   <choiceOption name="dma_chcfg15" derivedFrom="dma_chcfg0"/>

   <choiceOption name="dma_chcfg16"
      description="Mapping of DMA source (slot) to DMA channel" >
      <choice value="0"  name="Disabled" />
      <choice value="1"  name="FlexIO0 Shifter 0" />
      <choice value="2"  name="FlexIO0 Shifter 1" />
      <choice value="3"  name="FlexIO0 Shifter 2" />
      <choice value="4"  name="FlexIO0 Shifter 3" />
      <choice value="5"  name="FlexIO0 Shifter 4" />
      <choice value="6"  name="FlexIO0 Shifter 5" />
      <choice value="7"  name="FlexIO0 Shifter 6" />
      <choice value="8"  name="FlexIO0 Shifter 7" />
      <choice value="12" name="I2S1 Receive" />
      <choice value="13" name="I2S1 Transmit" />
      <choice value="24" name="QSPI Receive" />
      <choice value="25" name="QSPI Transmit" />
      <choice value="28" name="SPI0 Receive" />
      <choice value="29" name="SPI0 Transmit" />
      <choice value="30" name="SPI1 Receive" />
      <choice value="31" name="SPI1 Transmit" />
      <choice value="42" name="TPM1 Channel 0" />
      <choice value="43" name="TPM1 Channel 1" />
      <choice value="44" name="TPM2 Channel 0" />
      <choice value="45" name="TPM2 Channel 1" />
      <choice value="55" name="TPM1 Overflow" />
      <choice value="56" name="TPM2 Overflow" />
      <choice value="58" name="SPI3 Receive" />
      <choice value="59" name="SPI3 Transmit" />
      <choice value="60" name="Always enabled 60" />
      <choice value="61" name="Always enabled 61" />
      <choice value="62" name="Always enabled 62" />
      <choice value="63" name="Always enabled 63" />
   </choiceOption>

   <choiceOption name="dma_chcfg17" derivedFrom="dma_chcfg16"/>
   <choiceOption name="dma_chcfg18" derivedFrom="dma_chcfg16"/>
   <choiceOption name="dma_chcfg19" derivedFrom="dma_chcfg16"/>
   <choiceOption name="dma_chcfg20" derivedFrom="dma_chcfg16"/>
   <choiceOption name="dma_chcfg21" derivedFrom="dma_chcfg16"/>
   <choiceOption name="dma_chcfg22" derivedFrom="dma_chcfg16"/>
   <choiceOption name="dma_chcfg23" derivedFrom="dma_chcfg16"/>
   <choiceOption name="dma_chcfg24" derivedFrom="dma_chcfg16"/>
   <choiceOption name="dma_chcfg25" derivedFrom="dma_chcfg16"/>
   <choiceOption name="dma_chcfg26" derivedFrom="dma_chcfg16"/>
   <choiceOption name="dma_chcfg27" derivedFrom="dma_chcfg16"/>
   <choiceOption name="dma_chcfg28" derivedFrom="dma_chcfg16"/>
   <choiceOption name="dma_chcfg29" derivedFrom="dma_chcfg16"/>
   <choiceOption name="dma_chcfg30" derivedFrom="dma_chcfg16"/>
   <choiceOption name="dma_chcfg31" derivedFrom="dma_chcfg16"/>
   
   <template namespace="usbdm"><![CDATA[
      \t/** 
      \t * DMA channel numbers 
      \t */
      \tenum DmaSlot {
      \t // Channels 0-15 only
      \t   DmaSlot_Disabled                      =  0,
      \t   DmaSlot_LPUART0_Receive               =  2,
      \t   DmaSlot_LPUART0_Transmit              =  3,
      \t   DmaSlot_LPUART1_Receive               =  4,
      \t   DmaSlot_LPUART1_Transmit              =  5,
      \t   DmaSlot_LPUART2_Receive               =  6,
      \t   DmaSlot_LPUART2_Transmit              =  7,
      \t   DmaSlot_LPUART3_Receive               =  8,
      \t   DmaSlot_LPUART3_Transmit              =  9,
      \t   DmaSlot_LPUART4_Receive               = 10,
      \t   DmaSlot_LPUART4_Transmit              = 11,
      \t   DmaSlot_I2S0_Receive                  = 12,
      \t   DmaSlot_I2S0_Transmit                 = 13,
      \t   DmaSlot_SPI0_Receive                  = 14,
      \t   DmaSlot_SPI0_Transmit                 = 15,
      \t   DmaSlot_SPI1_Receive                  = 16,
      \t   DmaSlot_SPI1_Transmit                 = 17,
      \t   DmaSlot_I2C0_I2C3                     = 18,
      \t   DmaSlot_I2C1_I2C2                     = 19,
      \t   DmaSlot_FTM0_Ch0                      = 20,
      \t   DmaSlot_FTM0_Ch1                      = 21,
      \t   DmaSlot_FTM0_Ch2                      = 22,
      \t   DmaSlot_FTM0_Ch3                      = 23,
      \t   DmaSlot_FTM0_Ch4                      = 24,
      \t   DmaSlot_FTM0_Ch5                      = 25,
      \t   DmaSlot_FTM0_Ch6                      = 26,
      \t   DmaSlot_FTM0_Ch7                      = 27,
      \t   DmaSlot_FTM1_Ch0                      = 28,
      \t   DmaSlot_FTM1_Ch1                      = 29,
      \t   DmaSlot_FTM2_Ch0                      = 30,
      \t   DmaSlot_FTM2_Ch1                      = 31,
      \t   DmaSlot_FTM3_Ch0                      = 32,
      \t   DmaSlot_FTM3_Ch1                      = 33,
      \t   DmaSlot_FTM3_Ch2                      = 34,
      \t   DmaSlot_FTM3_Ch3                      = 35,
      \t   DmaSlot_FTM3_Ch4                      = 36,
      \t   DmaSlot_FTM3_Ch5                      = 37,
      \t   DmaSlot_FTM3_Ch6                      = 38,
      \t   DmaSlot_FTM3_Ch7                      = 39,
      \t   DmaSlot_ADC0                          = 40,
      \t   DmaSlot_CMP0                          = 42,
      \t   DmaSlot_CMP1                          = 43,
      \t   DmaSlot_DAC0                          = 45,
      \t   DmaSlot_CMT                           = 47,
      \t   DmaSlot_PDB                           = 48,
      \t   DmaSlot_PortA                         = 49,
      \t   DmaSlot_PortB                         = 50,
      \t   DmaSlot_PortC                         = 51,
      \t   DmaSlot_PortD                         = 52,
      \t   DmaSlot_PortE                         = 53,
      \t   DmaSlot_SPI2_Receive                  = 58,
      \t   DmaSlot_SPI2_Transmit                 = 59,
      \t   DmaSlot_AlwaysEnabled_60              = 60,
      \t   DmaSlot_AlwaysEnabled_61              = 61,
      \t   DmaSlot_AlwaysEnabled_62              = 62,
      \t   DmaSlot_AlwaysEnabled_63              = 63,\n\n
      
      \t // Channels 16-31 only
      \t   DmaSlot_FlexIO0_Shifter0              = 64+ 1,
      \t   DmaSlot_FlexIO0_Shifter1              = 64+ 2,
      \t   DmaSlot_FlexIO0_Shifter2              = 64+ 3,
      \t   DmaSlot_FlexIO0_Shifter3              = 64+ 4,
      \t   DmaSlot_FlexIO0_Shifter4              = 64+ 5,
      \t   DmaSlot_FlexIO0_Shifter5              = 64+ 6,
      \t   DmaSlot_FlexIO0_Shifter6              = 64+ 7,
      \t   DmaSlot_FlexIO0_Shifter7              = 64+ 8,
      \t   DmaSlot_I2S1_Receive                  = 64+12,
      \t   DmaSlot_I2S1_Transmit                 = 64+13,
      \t   DmaSlot_QSPI_Receive                  = 64+24,
      \t   DmaSlot_QSPI_Transmit                 = 64+25,
      \t   DmaSlot_SPI0_Receive_alt              = 64+28,
      \t   DmaSlot_SPI0_Transmit_alt             = 64+29,
      \t   DmaSlot_SPI1_Receive_alt              = 64+30,
      \t   DmaSlot_SPI1_Transmit_alt             = 64+31,
      \t   DmaSlot_TPM1_Ch0                      = 64+42,
      \t   DmaSlot_TPM1_Ch1                      = 64+43,
      \t   DmaSlot_TPM2_Ch0                      = 64+44,
      \t   DmaSlot_TPM2_Ch1                      = 64+45,
      \t   DmaSlot_TPM1_Overflow                 = 64+55,
      \t   DmaSlot_TPM2_Overflow                 = 64+56,
      \t   DmaSlot_SPI3_Receive                  = 64+58,
      \t   DmaSlot_SPI3_Transmit                 = 64+59,
      \t};\n\n
   ]]></template>
</peripheralPage>
