//#include "./../list_include.h"
#include "dramc_actiming.h"
#include "dramc_pi_api.h"
#include "dramc_common.h"
#include "dramc_register.h"
#include "x_hal_io.h"
#include "dramc_int_global.h"
#include "sv_c_data_traffic.h"
#include "dramc_dv_init.h"

//#if (__LP5_COMBO__)
	const ACTime_T_LP5 ACTimingTbl_LP5[AC_TIMING_NUMBER_LP5] = {
	//----------LPDDR5---------------------------
	#if SUPPORT_LP5_DDR4800_ACTIM
	//LP5_DDR4800 ACTiming---------------------------------
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 16, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 25,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 16, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 1,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 20,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 18,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 22,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 19,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 1,
	.twtrap_l = 17,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 22,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 16, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 25,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 16, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 1,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 20,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 18,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 22,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 19,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 1,
	.twtrap_l = 17,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 22,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 25,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 1,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 20,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 18,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 22,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 1,
	.twtrap_l = 17,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 22,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 25,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 1,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 20,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 18,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 22,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 1,
	.twtrap_l = 17,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 22,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 25,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 13, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 11,	.tr2mrw_05T = 1,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = -1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 9,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 11,	.trtpd_05T = 1,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 1,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 20,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 18,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 22,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 13, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 11,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 9,	.wckrdoff_05T = 1,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 11,	.trtpd_05T = 1,
	.twtpd = 19,	.twtpd_05T = 1,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 1,
	.twtrap_l = 17,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 22,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 25,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 13, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 11,	.tr2mrw_05T = 1,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = -1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 9,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 11,	.trtpd_05T = 1,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 1,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 20,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 18,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 22,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 13, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 11,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 9,	.wckrdoff_05T = 1,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 11,	.trtpd_05T = 1,
	.twtpd = 19,	.twtpd_05T = 1,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 1,
	.twtrap_l = 17,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 22,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},

	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 16, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 21,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 1,
	.twtrap_l = 19,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 23,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 16, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 0,
	.twtr = 4,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 17,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 21,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 14,	.twr_05T = 1,
	.twtr = 3,	.twtr_05T = 1,
	.twtr_l = 7,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 18,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 1,
	.twtrap_l = 16,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 21,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 16, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 21,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 1,
	.twtrap_l = 19,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 23,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 16, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 0,
	.twtr = 4,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 17,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 21,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 14,	.twr_05T = 1,
	.twtr = 3,	.twtr_05T = 1,
	.twtr_l = 7,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 18,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 1,
	.twtrap_l = 16,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 21,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 21,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 1,
	.twtrap_l = 19,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 23,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 0,
	.twtr = 4,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 17,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 21,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 14,	.twr_05T = 1,
	.twtr = 3,	.twtr_05T = 1,
	.twtr_l = 7,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 1,
	.twtrap_l = 16,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 21,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 21,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 1,
	.twtrap_l = 19,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 23,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 0,
	.twtr = 4,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 17,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 21,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 14,	.twr_05T = 1,
	.twtr = 3,	.twtr_05T = 1,
	.twtr_l = 7,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 1,
	.twtrap_l = 16,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 21,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 21,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 1,
	.twtrap_l = 19,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 13, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 11,	.tr2mrw_05T = 1,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = -1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 9,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 11,	.trtpd_05T = 1,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 23,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 0,
	.twtr = 4,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 17,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 21,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 13, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 14,	.twr_05T = 1,
	.twtr = 3,	.twtr_05T = 1,
	.twtr_l = 7,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 11,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 9,	.wckrdoff_05T = 1,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 11,	.trtpd_05T = 1,
	.twtpd = 18,	.twtpd_05T = 1,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 1,
	.twtrap_l = 16,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 21,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 21,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 1,
	.twtrap_l = 19,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 13, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 11,	.tr2mrw_05T = 1,
	.tw2mrw = 10,	.tw2mrw_05T = 1,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = -1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 9,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 11,	.trtpd_05T = 1,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 23,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 0,
	.twtr = 4,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 17,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 21,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 13, .writeLat =  7, .DivMode = DIV16_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 14,	.twr_05T = 1,
	.twtr = 3,	.twtr_05T = 1,
	.twtr_l = 7,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 11,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 117,
	.wckrdoff = 9,	.wckrdoff_05T = 1,
	.wckwroff = 6,	.wckwroff_05T = 1,
	.tzqcs = 26,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 5,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 7,
	.tr2mrr = 0,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 11,	.trtpd_05T = 1,
	.twtpd = 18,	.twtpd_05T = 1,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 1,
	.twtrap_l = 16,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 21,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR4800_ACTIM
	#if SUPPORT_LP5_DDR5500_ACTIM
	//LP5_DDR5500 ACTiming---------------------------------
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 18, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 1,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 25,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 1,
	.twtrap_l = 23,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 18, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 22,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 1,
	.twtrap_l = 20,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 25,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 18, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 1,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 25,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 1,
	.twtrap_l = 23,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 18, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 22,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 1,
	.twtrap_l = 20,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 25,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 1,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 25,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 1,
	.twtrap_l = 23,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 1,
	.twtrap_l = 20,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 25,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 1,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 25,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 1,
	.twtrap_l = 23,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 1,
	.twtrap_l = 20,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 25,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 1,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 25,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 1,
	.twtrap_l = 23,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 15, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 22,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 1,
	.twtrap_l = 20,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 15, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 25,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 1,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 25,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 1,
	.twtrap_l = 23,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 15, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 22,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 1,
	.twtrap_l = 20,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 15, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 25,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},

	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 18, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 20,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 24,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 0,
	.twtrap_l = 22,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 18, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 4,	.twtr_05T = 1,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 20,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 18,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 18, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 20,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 24,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 0,
	.twtrap_l = 22,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 18, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 4,	.twtr_05T = 1,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 20,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 18,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 20,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 0,
	.twtrap_l = 22,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 4,	.twtr_05T = 1,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 20,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 18,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 20,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 0,
	.twtrap_l = 22,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 17, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 4,	.twtr_05T = 1,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 20,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 18,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 20,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 24,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 0,
	.twtrap_l = 22,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 15, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 15, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 4,	.twtr_05T = 1,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 20,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 18,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 20,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 24,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 0,
	.twtrap_l = 22,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 15, .writeLat =  14, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 16, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 134,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 343.75
	.readLat = 15, .writeLat =  8, .DivMode = DIV16_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 13,	.trc_05T = 0,
	.trfc = 120,	.trfc_05T = 0,
	.trfcpb = 54,	.trfcpb_05T = 1,
	.trfc_2gb = 34,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 51,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 61,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 85,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 37,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 4,	.twtr_05T = 1,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 1,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 134,
	.wckrdoff = 10,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 35,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 20,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 1,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 70,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 18,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 24,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 6,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR5500_ACTIM
	#if SUPPORT_LP5_DDR6000_ACTIM
	//LP5_DDR6000 ACTiming---------------------------------
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 23,	.twr_05T = 1,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 27,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 1,
	.twtrap_l = 25,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 18, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 22,	.twr_05T = 1,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 26,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 1,
	.twtrap_l = 24,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 30,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 20,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 22,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 23,	.twr_05T = 1,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 27,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 1,
	.twtrap_l = 25,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 18, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 22,	.twr_05T = 1,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 26,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 1,
	.twtrap_l = 24,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 30,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 20,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 22,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 23,	.twr_05T = 1,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 27,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 1,
	.twtrap_l = 25,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 22,	.twr_05T = 1,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 26,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 1,
	.twtrap_l = 24,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 30,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 20,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 22,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 23,	.twr_05T = 1,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 27,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 1,
	.twtrap_l = 25,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 22,	.twr_05T = 1,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 26,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 1,
	.twtrap_l = 24,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 30,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 20,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 22,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 23,	.twr_05T = 1,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 27,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 1,
	.twtrap_l = 25,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 16, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 22,	.twr_05T = 1,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 26,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 1,
	.twtrap_l = 24,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 30,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 20,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 22,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 16, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 23,	.twr_05T = 1,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 27,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 1,
	.twtrap_l = 25,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 16, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 22,	.twr_05T = 1,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 26,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 1,
	.twtrap_l = 24,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 30,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 20,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 22,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 16, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 1,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},

	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 22,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 26,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 0,
	.twtrap_l = 24,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 30,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 18, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 21,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 18,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 22,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 26,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 0,
	.twtrap_l = 24,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 30,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 18, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 21,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 18,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 22,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 26,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 0,
	.twtrap_l = 24,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 30,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 21,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 18,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 22,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 26,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 0,
	.twtrap_l = 24,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 30,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 21,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 18,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 22,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 26,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 0,
	.twtrap_l = 24,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 30,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 16, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 21,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 16, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 18,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 22,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 26,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 0,
	.twtrap_l = 24,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 30,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 16, .writeLat =  15, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 21,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6000_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3000, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 375.0
	.readLat = 16, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 8,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 15,	.trc_05T = 0,
	.trfc = 132,	.trfc_05T = 0,
	.trfcpb = 60,	.trfcpb_05T = 1,
	.trfc_2gb = 38,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 12,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 57,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 23,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 68,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 34,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 94,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 42,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 18,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 1,
	.tpbr2pbr = 27,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 8,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 146,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 32,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 170,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 160,
	.vrcgdis_prdcnt = 38,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 1,
	.trc_derate = 16,	.trc_derate_05T = 1,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 79,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 16,	.nrbtp_05T = 0,
	.dqsinctl = 6,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR6000_ACTIM
	#if SUPPORT_LP5_DDR6400_ACTIM
	//LP5_DDR6400 ACTiming---------------------------------
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 21, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 1,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 1,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 1,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 28,	.twtpd_05T = 1,
	.tmrr2w = 17,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 1,
	.twtrap_l = 26,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 33,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 19, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 28,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 26,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 32,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 21, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 20,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 22,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 21, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 1,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 1,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 1,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 28,	.twtpd_05T = 1,
	.tmrr2w = 17,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 1,
	.twtrap_l = 26,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 33,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 19, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 28,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 26,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 32,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 21, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 20,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 22,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 20, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 1,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 28,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 1,
	.twtrap_l = 26,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 33,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 28,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 26,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 32,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 20, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 8,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 20,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 24,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 22,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 20, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 1,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 28,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 1,
	.twtrap_l = 26,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 33,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 28,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 26,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 32,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 20, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 8,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 20,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 24,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 22,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 1,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 28,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 1,
	.twtrap_l = 26,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 33,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 17, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 28,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 26,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 32,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 20,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 22,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 1,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 28,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 1,
	.twtrap_l = 26,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 33,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 17, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 28,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 26,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 32,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 25,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 20,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 22,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},

	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 21, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 23,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 1,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 1,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 27,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 0,
	.twtrap_l = 25,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 19, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 22,	.twr_05T = 1,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 26,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 1,
	.twtrap_l = 24,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 21, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 17,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 21, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 23,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 1,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 1,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 27,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 0,
	.twtrap_l = 25,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 19, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 22,	.twr_05T = 1,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 26,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 1,
	.twtrap_l = 24,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 21, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 17,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 9,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 20, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 23,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 27,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 0,
	.twtrap_l = 25,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 22,	.twr_05T = 1,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 26,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 1,
	.twtrap_l = 24,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 20, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 8,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 20, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 23,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 27,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 0,
	.twtrap_l = 25,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 22,	.twr_05T = 1,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 26,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 1,
	.twtrap_l = 24,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 20, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 3,
	.xrtw2r_odt_on_wck = 4,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 8,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 23,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 27,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 0,
	.twtrap_l = 25,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 17, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 22,	.twr_05T = 1,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 26,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 1,
	.twtrap_l = 24,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 23,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 27,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 0,
	.twtrap_l = 25,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 17, .writeLat =  16, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 22,	.twr_05T = 1,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 6,
	.xrtr2w_odt_on_wck = 6,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 26,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 1,
	.twtrap_l = 24,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 1,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 4,
	.nwr = 28,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV16_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 1,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 1,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 11,	.wckrdoff_05T = 1,
	.wckwroff = 7,	.wckwroff_05T = 1,
	.tzqcs = 34,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 4,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 27,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR6400_ACTIM
	#if SUPPORT_LP5_DDR7500_ACTIM
	//LP5_DDR7500 ACTiming---------------------------------
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 29,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 1,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 11,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 33,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 30,	.twtrap_05T = 0,
	.twtrap_l = 31,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 38,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 23, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 28,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 1,
	.twtr_l = 17,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 11,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 37,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 25,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 11,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 34,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 23, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 28,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 26,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 33,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 29,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 1,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 11,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 33,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 30,	.twtrap_05T = 0,
	.twtrap_l = 31,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 38,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 23, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 28,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 1,
	.twtr_l = 17,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 11,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 37,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 25,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 11,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 34,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 23, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 28,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 26,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 33,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 29,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 1,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 33,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 30,	.twtrap_05T = 0,
	.twtrap_l = 31,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 38,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 28,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 1,
	.twtr_l = 17,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 37,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 25,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 10,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 34,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 28,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 26,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 33,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 29,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 1,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 33,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 30,	.twtrap_05T = 0,
	.twtrap_l = 31,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 38,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 28,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 1,
	.twtr_l = 17,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 37,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 25,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 10,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 34,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 28,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 26,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 33,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 29,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 1,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 33,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 30,	.twtrap_05T = 0,
	.twtrap_l = 31,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 38,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 20, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 28,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 1,
	.twtr_l = 17,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 11,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 37,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 25,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 34,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 20, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 28,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 26,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 33,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 29,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 1,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 33,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 30,	.twtrap_05T = 0,
	.twtrap_l = 31,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 38,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 20, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 28,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 1,
	.twtr_l = 17,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 11,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 37,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 25,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 34,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 20, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 28,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 26,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 33,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},

	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 27,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 1,
	.twtr_l = 16,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 11,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 36,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 23, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 26,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 15,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 11,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 30,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 27,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 35,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 23,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 11,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 27,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 0,
	.twtrap_l = 25,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 32,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 23, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 22,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 26,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 0,
	.twtrap_l = 24,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 27,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 1,
	.twtr_l = 16,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 11,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 36,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 23, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 26,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 15,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 11,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 30,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 27,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 35,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 23,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 11,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 27,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 0,
	.twtrap_l = 25,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 32,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 23, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 22,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 26,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 0,
	.twtrap_l = 24,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 27,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 1,
	.twtr_l = 16,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 36,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 26,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 15,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 30,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 27,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 35,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 23,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 10,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 27,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 0,
	.twtrap_l = 25,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 32,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 22,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 26,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 0,
	.twtrap_l = 24,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 27,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 1,
	.twtr_l = 16,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 36,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 26,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 15,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 30,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 27,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 35,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 24, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 23,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 15,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 5,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 10,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 1,
	.twtpd = 27,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 0,
	.twtrap_l = 25,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 32,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 22,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 26,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 0,
	.twtrap_l = 24,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 27,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 1,
	.twtr_l = 16,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 36,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 20, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 26,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 15,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 11,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 30,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 27,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 35,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 23,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 27,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 0,
	.twtrap_l = 25,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 32,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 20, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 22,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 26,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 0,
	.twtrap_l = 24,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 27,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 1,
	.twtr_l = 16,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 36,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 20, .writeLat =  19, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 26,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 15,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 15,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 11,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 30,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 27,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 35,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 22, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 23,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 16,	.trtpd_05T = 1,
	.twtpd = 27,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 0,
	.twtrap_l = 25,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 32,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR7500_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 468.75
	.readLat = 20, .writeLat =  11, .DivMode = DIV16_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 1,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 1,
	.trfc = 167,	.trfc_05T = 1,
	.trfcpb = 78,	.trfcpb_05T = 1,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 73,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 87,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 120,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 1,
	.twr = 22,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 1,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 1,
	.tmrwckel = 9,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 1,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 183,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 1,
	.tzqcs = 41,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 0,
	.trtpd = 15,	.trtpd_05T = 1,
	.twtpd = 26,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 5,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 6,
	.trcd_derate = 9,	.trcd_derate_05T = 1,
	.trc_derate = 22,	.trc_derate_05T = 1,
	.tras_derate = 14,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 9,	.trp_derate_05T = 1,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 15,
	.trfmpb = 103,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 0,
	.twtrap_l = 24,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 31,	.nwr_05T = 1,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR7500_ACTIM
	#if SUPPORT_LP5_DDR8533_ACTIM
	//LP5_DDR8533 ACTiming---------------------------------
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 28, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 33,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 13,
	.tr2mrr = 6,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 19,	.trtpd_05T = 1,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 34,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 1,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 13,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 36,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 34,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 28, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 13,
	.tr2mrr = 6,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 19,	.trtpd_05T = 1,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 13,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 28, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 33,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 13,
	.tr2mrr = 6,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 19,	.trtpd_05T = 1,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 34,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 1,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 13,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 36,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 34,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 28, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 13,
	.tr2mrr = 6,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 19,	.trtpd_05T = 1,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 13,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 33,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 11,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 11,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 34,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 1,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 36,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 34,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 11,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 33,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 11,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 11,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 34,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 1,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 36,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 34,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 11,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 33,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 34,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 23, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 1,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 36,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 34,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 23, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 33,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 34,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 23, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 1,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 36,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 34,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 23, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 1,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},

	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 28, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 31,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 1,
	.twtr_l = 18,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 13,
	.tr2mrr = 6,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 19,	.trtpd_05T = 1,
	.twtpd = 35,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 32,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 42,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 1,
	.twtr_l = 17,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 13,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 32,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 41,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 28, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 26,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 13,
	.tr2mrr = 6,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 19,	.trtpd_05T = 1,
	.twtpd = 30,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 27,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 37,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 25,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 13,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 36,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 28, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 31,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 1,
	.twtr_l = 18,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 13,
	.tr2mrr = 6,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 19,	.trtpd_05T = 1,
	.twtpd = 35,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 32,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 42,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 1,
	.twtr_l = 17,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 13,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 32,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 41,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 28, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 26,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 13,
	.tr2mrr = 6,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 19,	.trtpd_05T = 1,
	.twtpd = 30,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 27,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 37,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 25,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 13,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 36,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 31,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 1,
	.twtr_l = 18,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 11,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 11,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 35,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 32,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 42,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 1,
	.twtr_l = 17,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 32,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 41,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 26,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 11,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 30,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 27,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 37,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 25,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 36,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 31,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 1,
	.twtr_l = 18,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 11,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 11,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 35,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 32,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 42,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 1,
	.twtr_l = 17,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 32,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 41,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 26, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 26,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 11,
	.tr2mrr = 5,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 1,
	.twtpd = 30,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 27,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 37,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 25,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 36,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 31,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 1,
	.twtr_l = 18,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 35,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 32,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 42,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 23, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 1,
	.twtr_l = 17,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 32,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 41,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 26,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 30,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 27,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 37,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 23, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 25,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 36,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 31,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 1,
	.twtr_l = 18,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 1,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 35,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 32,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 42,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 23, .writeLat =  22, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 1,
	.twtr_l = 17,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 0,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 2,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 32,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 41,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 25, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 26,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 1,
	.twtr_l = 13,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 16,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 15,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 12,
	.tr2mrr = 4,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 30,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 27,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 37,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 8,
	.datlat = 1,
	
	},
	//LPDDR5_DDR8533_Div 16_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 4266, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.3125
	.readLat = 23, .writeLat =  12, .DivMode = DIV16_MODE,	
	.tras = 14,	.tras_05T = 1,
	.trp = 10,	.trp_05T = 0,
	.trpab = 11,	.trpab_05T = 1,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 90,	.trfcpb_05T = 1,
	.trfc_2gb = 58,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 138,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 1,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 25,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 12,	.twtr_l_05T = 1,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 18,	.tr2mrw_05T = 1,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 1,
	.tmrw = 5,	.tmrw_05T = 1,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 15,	.tmrri_05T = 1,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 207,
	.wckrdoff = 14,	.wckrdoff_05T = 1,
	.wckwroff = 9,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 4,
	.xrtw2w_odt_on = 5,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 11,
	.tr2mrr = 3,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 0,
	.trtpd = 17,	.trtpd_05T = 0,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 18,
	.ckeprd = 6,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 7,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 16,	.tras_derate_05T = 0,
	.trpab_derate = 12,	.trpab_derate_05T = 1,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 120,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 4,
	.nwr = 36,	.nwr_05T = 0,
	.nrbtp = 22,	.nrbtp_05T = 1,
	.dqsinctl = 7,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR8533_ACTIM
	#if SUPPORT_LP5_DDR800_ACTIM
	//LP5_DDR800 ACTiming---------------------------------
	//LPDDR5_DDR800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 5, .writeLat =  4, .DivMode = DIV8_CKR4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.trfc = 27,	.trfc_05T = 0,
	.trfcpb = 8,	.trfcpb_05T = 0,
	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 10,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 1,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 17,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 3,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 11,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 40,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 16,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 6,	.trfmpb_05T = 0,
	.twtrap = 12,	.twtrap_05T = 0,
	.twtrap_l = 12,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 16,	.nwr_05T = 0,
	.nrbtp = 6,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 4, .writeLat =  4, .DivMode = DIV8_CKR4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.trfc = 27,	.trfc_05T = 0,
	.trfcpb = 8,	.trfcpb_05T = 0,
	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 10,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 1,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 17,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 3,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 11,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 11,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 40,
	.wckrdoff = 7,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 2,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 16,	.twtpd_05T = 0,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 6,	.trfmpb_05T = 0,
	.twtrap = 12,	.twtrap_05T = 0,
	.twtrap_l = 12,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 16,	.nwr_05T = 0,
	.nrbtp = 6,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 5, .writeLat =  2, .DivMode = DIV8_CKR4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.trfc = 27,	.trfc_05T = 0,
	.trfcpb = 8,	.trfcpb_05T = 0,
	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 10,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 1,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 17,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 3,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 9,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 6,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 40,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 5,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 14,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 6,	.trfmpb_05T = 0,
	.twtrap = 10,	.twtrap_05T = 0,
	.twtrap_l = 10,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 14,	.nwr_05T = 0,
	.nrbtp = 6,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 4, .writeLat =  2, .DivMode = DIV8_CKR4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.trfc = 27,	.trfc_05T = 0,
	.trfcpb = 8,	.trfcpb_05T = 0,
	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 10,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 1,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 17,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 3,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 9,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 6,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 11,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 40,
	.wckrdoff = 7,	.wckrdoff_05T = 0,
	.wckwroff = 5,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 14,	.twtpd_05T = 0,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 6,	.trfmpb_05T = 0,
	.twtrap = 10,	.twtrap_05T = 0,
	.twtrap_l = 10,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 14,	.nwr_05T = 0,
	.nrbtp = 6,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 4, .writeLat =  4, .DivMode = DIV8_CKR4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.trfc = 27,	.trfc_05T = 0,
	.trfcpb = 8,	.trfcpb_05T = 0,
	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 10,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 1,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 17,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 3,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 10,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 11,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 40,
	.wckrdoff = 7,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 2,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 15,	.twtpd_05T = 0,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 6,	.trfmpb_05T = 0,
	.twtrap = 12,	.twtrap_05T = 0,
	.twtrap_l = 12,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 15,	.nwr_05T = 0,
	.nrbtp = 6,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 4, .writeLat =  4, .DivMode = DIV8_CKR4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.trfc = 27,	.trfc_05T = 0,
	.trfcpb = 8,	.trfcpb_05T = 0,
	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 10,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 1,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 17,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 3,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 10,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 11,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 40,
	.wckrdoff = 7,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 3,
	.xrtr2w_odt_on = 2,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 15,	.twtpd_05T = 0,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 6,	.trfmpb_05T = 0,
	.twtrap = 12,	.twtrap_05T = 0,
	.twtrap_l = 12,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 15,	.nwr_05T = 0,
	.nrbtp = 6,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 4, .writeLat =  2, .DivMode = DIV8_CKR4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.trfc = 27,	.trfc_05T = 0,
	.trfcpb = 8,	.trfcpb_05T = 0,
	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 10,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 1,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 17,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 3,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 8,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 6,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 11,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 40,
	.wckrdoff = 7,	.wckrdoff_05T = 0,
	.wckwroff = 5,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 13,	.twtpd_05T = 0,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 6,	.trfmpb_05T = 0,
	.twtrap = 10,	.twtrap_05T = 0,
	.twtrap_l = 10,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 13,	.nwr_05T = 0,
	.nrbtp = 6,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 4, .writeLat =  2, .DivMode = DIV8_CKR4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.trfc = 27,	.trfc_05T = 0,
	.trfcpb = 8,	.trfcpb_05T = 0,
	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 10,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 1,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 17,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 3,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 8,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 6,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 11,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 40,
	.wckrdoff = 7,	.wckrdoff_05T = 0,
	.wckwroff = 5,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 13,	.twtpd_05T = 0,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 6,	.trfmpb_05T = 0,
	.twtrap = 10,	.twtrap_05T = 0,
	.twtrap_l = 10,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 13,	.nwr_05T = 0,
	.nrbtp = 6,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR800_ACTIM
	#if SUPPORT_LP5_DDR1200_ACTIM
	//LP5_DDR1200 ACTiming---------------------------------
	//LPDDR5_DDR1200_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 6, .writeLat =  4, .DivMode = DIV8_CKR4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 0,
	.trc = 2,	.trc_05T = 0,
	.trfc = 47,	.trfc_05T = 0,
	.trfcpb = 18,	.trfcpb_05T = 0,
	.trfc_2gb = 9,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 17,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 3,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 21,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 8,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 32,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 11,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 13,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 60,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 1,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 1,	.tras_derate_05T = 0,
	.trpab_derate = 4,	.trpab_derate_05T = 0,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 20,	.trfmpb_05T = 0,
	.twtrap = 14,	.twtrap_05T = 0,
	.twtrap_l = 14,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 16,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1200_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 6, .writeLat =  4, .DivMode = DIV8_CKR4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 0,
	.trc = 2,	.trc_05T = 0,
	.trfc = 47,	.trfc_05T = 0,
	.trfcpb = 18,	.trfcpb_05T = 0,
	.trfc_2gb = 9,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 17,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 3,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 21,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 8,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 32,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 11,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 13,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 60,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 1,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 1,	.tras_derate_05T = 0,
	.trpab_derate = 4,	.trpab_derate_05T = 0,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 20,	.trfmpb_05T = 0,
	.twtrap = 14,	.twtrap_05T = 0,
	.twtrap_l = 14,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 16,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1200_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 6, .writeLat =  3, .DivMode = DIV8_CKR4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 0,
	.trc = 2,	.trc_05T = 0,
	.trfc = 47,	.trfc_05T = 0,
	.trfcpb = 18,	.trfcpb_05T = 0,
	.trfc_2gb = 9,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 17,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 3,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 21,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 8,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 32,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 11,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 60,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 1,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 1,	.tras_derate_05T = 0,
	.trpab_derate = 4,	.trpab_derate_05T = 0,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 20,	.trfmpb_05T = 0,
	.twtrap = 13,	.twtrap_05T = 0,
	.twtrap_l = 13,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 15,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1200_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 6, .writeLat =  3, .DivMode = DIV8_CKR4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 0,
	.trc = 2,	.trc_05T = 0,
	.trfc = 47,	.trfc_05T = 0,
	.trfcpb = 18,	.trfcpb_05T = 0,
	.trfc_2gb = 9,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 17,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 3,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 21,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 8,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 32,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 11,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 60,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 1,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 1,	.tras_derate_05T = 0,
	.trpab_derate = 4,	.trpab_derate_05T = 0,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 20,	.trfmpb_05T = 0,
	.twtrap = 13,	.twtrap_05T = 0,
	.twtrap_l = 13,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 15,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1200_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 5, .writeLat =  4, .DivMode = DIV8_CKR4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 0,
	.trc = 2,	.trc_05T = 0,
	.trfc = 47,	.trfc_05T = 0,
	.trfcpb = 18,	.trfcpb_05T = 0,
	.trfc_2gb = 9,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 17,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 3,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 21,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 8,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 32,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 11,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 60,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 8,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 8,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 2,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 1,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 1,	.tras_derate_05T = 0,
	.trpab_derate = 4,	.trpab_derate_05T = 0,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 20,	.trfmpb_05T = 0,
	.twtrap = 13,	.twtrap_05T = 0,
	.twtrap_l = 13,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 15,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1200_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 5, .writeLat =  4, .DivMode = DIV8_CKR4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 0,
	.trc = 2,	.trc_05T = 0,
	.trfc = 47,	.trfc_05T = 0,
	.trfcpb = 18,	.trfcpb_05T = 0,
	.trfc_2gb = 9,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 17,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 3,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 21,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 8,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 32,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 11,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 60,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 8,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 8,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 2,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 1,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 1,	.tras_derate_05T = 0,
	.trpab_derate = 4,	.trpab_derate_05T = 0,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 20,	.trfmpb_05T = 0,
	.twtrap = 13,	.twtrap_05T = 0,
	.twtrap_l = 13,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 15,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1200_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 5, .writeLat =  3, .DivMode = DIV8_CKR4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 0,
	.trc = 2,	.trc_05T = 0,
	.trfc = 47,	.trfc_05T = 0,
	.trfcpb = 18,	.trfcpb_05T = 0,
	.trfc_2gb = 9,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 17,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 3,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 21,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 8,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 32,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 11,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 11,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 60,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 1,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 16,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 1,	.tras_derate_05T = 0,
	.trpab_derate = 4,	.trpab_derate_05T = 0,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 20,	.trfmpb_05T = 0,
	.twtrap = 12,	.twtrap_05T = 0,
	.twtrap_l = 12,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 14,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1200_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 5, .writeLat =  3, .DivMode = DIV8_CKR4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 0,
	.trc = 2,	.trc_05T = 0,
	.trfc = 47,	.trfc_05T = 0,
	.trfcpb = 18,	.trfcpb_05T = 0,
	.trfc_2gb = 9,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 17,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 3,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 21,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 8,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 32,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 11,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 11,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 60,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 1,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 16,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 1,	.tras_derate_05T = 0,
	.trpab_derate = 4,	.trpab_derate_05T = 0,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 20,	.trfmpb_05T = 0,
	.twtrap = 12,	.twtrap_05T = 0,
	.twtrap_l = 12,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 14,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR1200_ACTIM
	#if SUPPORT_LP5_DDR1600_ACTIM
	//LP5_DDR1600 ACTiming---------------------------------
	//LPDDR5_DDR1600_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 6, .writeLat =  4, .DivMode = DIV8_CKR4_MODE,	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 15,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 20,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 32,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 20,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 6, .writeLat =  4, .DivMode = DIV8_CKR4_MODE,	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 15,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 20,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 32,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 20,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 6, .writeLat =  3, .DivMode = DIV8_CKR4_MODE,	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 14,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 32,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 0,
	.twtrap_l = 15,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 19,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 6, .writeLat =  3, .DivMode = DIV8_CKR4_MODE,	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 14,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 32,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 0,
	.twtrap_l = 15,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 19,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 5, .writeLat =  4, .DivMode = DIV8_CKR4_MODE,	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 14,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 8,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 8,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 2,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 32,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 0,
	.twtrap_l = 15,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 19,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 5, .writeLat =  4, .DivMode = DIV8_CKR4_MODE,	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 13,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 8,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 8,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 2,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 32,	.trfmpb_05T = 0,
	.twtrap = 14,	.twtrap_05T = 0,
	.twtrap_l = 14,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 18,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 5, .writeLat =  3, .DivMode = DIV8_CKR4_MODE,	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 13,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 32,	.trfmpb_05T = 0,
	.twtrap = 14,	.twtrap_05T = 0,
	.twtrap_l = 14,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 18,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 5, .writeLat =  3, .DivMode = DIV8_CKR4_MODE,	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 12,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 32,	.trfmpb_05T = 0,
	.twtrap = 13,	.twtrap_05T = 0,
	.twtrap_l = 13,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 17,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR1600_ACTIM
	#if SUPPORT_LP5_DDR1866_ACTIM
	//LP5_DDR1866 ACTiming---------------------------------
	//LPDDR5_DDR1866_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 933, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 233.25
	.readLat = 7, .writeLat =  5, .DivMode = DIV8_CKR4_MODE,	
	.tras = 2,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 6,	.trc_05T = 0,
	.trfc = 78,	.trfc_05T = 0,
	.trfcpb = 34,	.trfcpb_05T = 0,
	.trfc_2gb = 20,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 3,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 31,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 10,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 38,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 17,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 55,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 22,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 16,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 14,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 91,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 0,
	.tzqcs = 19,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 8,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 8,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 24,
	.lp5_cmd1to2en = 1,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 5,	.trcd_derate_05T = 0,
	.trc_derate = 8,	.trc_derate_05T = 0,
	.tras_derate = 5,	.tras_derate_05T = 0,
	.trpab_derate = 6,	.trpab_derate_05T = 0,
	.trp_derate = 5,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 41,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 0,
	.twtrap_l = 17,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 23,	.nwr_05T = 0,
	.nrbtp = 10,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1866_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 933, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 233.25
	.readLat = 6, .writeLat =  5, .DivMode = DIV8_CKR4_MODE,	
	.tras = 2,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 6,	.trc_05T = 0,
	.trfc = 78,	.trfc_05T = 0,
	.trfcpb = 34,	.trfcpb_05T = 0,
	.trfc_2gb = 20,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 3,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 31,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 10,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 38,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 17,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 55,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 22,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 15,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 14,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 91,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 0,
	.tzqcs = 19,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 9,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 9,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 2,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 24,
	.lp5_cmd1to2en = 1,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 20,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 5,	.trcd_derate_05T = 0,
	.trc_derate = 8,	.trc_derate_05T = 0,
	.tras_derate = 5,	.tras_derate_05T = 0,
	.trpab_derate = 6,	.trpab_derate_05T = 0,
	.trp_derate = 5,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 41,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 23,	.nwr_05T = 0,
	.nrbtp = 10,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1866_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 933, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 233.25
	.readLat = 7, .writeLat =  4, .DivMode = DIV8_CKR4_MODE,	
	.tras = 2,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 6,	.trc_05T = 0,
	.trfc = 78,	.trfc_05T = 0,
	.trfcpb = 34,	.trfcpb_05T = 0,
	.trfc_2gb = 20,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 3,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 31,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 10,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 38,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 17,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 55,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 22,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 15,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 14,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 91,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 19,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 24,
	.lp5_cmd1to2en = 1,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 20,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 5,	.trcd_derate_05T = 0,
	.trc_derate = 8,	.trc_derate_05T = 0,
	.tras_derate = 5,	.tras_derate_05T = 0,
	.trpab_derate = 6,	.trpab_derate_05T = 0,
	.trp_derate = 5,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 41,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 22,	.nwr_05T = 0,
	.nrbtp = 10,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1866_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 933, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 233.25
	.readLat = 6, .writeLat =  4, .DivMode = DIV8_CKR4_MODE,	
	.tras = 2,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 6,	.trc_05T = 0,
	.trfc = 78,	.trfc_05T = 0,
	.trfcpb = 34,	.trfcpb_05T = 0,
	.trfc_2gb = 20,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 3,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 31,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 10,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 38,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 17,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 55,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 22,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 14,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 14,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 91,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 19,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 24,
	.lp5_cmd1to2en = 1,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 5,	.trcd_derate_05T = 0,
	.trc_derate = 8,	.trc_derate_05T = 0,
	.tras_derate = 5,	.tras_derate_05T = 0,
	.trpab_derate = 6,	.trpab_derate_05T = 0,
	.trp_derate = 5,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 41,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 0,
	.twtrap_l = 15,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 22,	.nwr_05T = 0,
	.nrbtp = 10,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR1866_ACTIM
	#if SUPPORT_LP5_DDR2133_ACTIM
	//LP5_DDR2133 ACTiming---------------------------------
	//LPDDR5_DDR2133_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1066, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 266.625
	.readLat = 7, .writeLat =  5, .DivMode = DIV8_CKR4_MODE,	
	.tras = 4,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 0,
	.trpab = 6,	.trpab_05T = 0,
	.trc = 8,	.trc_05T = 0,
	.trfc = 91,	.trfc_05T = 0,
	.trfcpb = 40,	.trfcpb_05T = 0,
	.trfc_2gb = 24,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 5,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 37,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 13,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 45,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 21,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 64,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 27,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 17,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 17,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 104,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 0,
	.tzqcs = 22,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 8,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 8,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 3,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 27,
	.lp5_cmd1to2en = 1,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 10,	.trc_derate_05T = 0,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 50,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 18,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 33,	.nwr_05T = 0,
	.nrbtp = 12,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR2133_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1066, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 266.625
	.readLat = 6, .writeLat =  5, .DivMode = DIV8_CKR4_MODE,	
	.tras = 4,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 0,
	.trpab = 6,	.trpab_05T = 0,
	.trc = 8,	.trc_05T = 0,
	.trfc = 91,	.trfc_05T = 0,
	.trfcpb = 40,	.trfcpb_05T = 0,
	.trfc_2gb = 24,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 5,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 37,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 13,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 45,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 21,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 64,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 27,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 17,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 17,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 4,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 104,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 0,
	.tzqcs = 22,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 9,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 9,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 2,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 27,
	.lp5_cmd1to2en = 1,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 4,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 10,	.trc_derate_05T = 0,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 50,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 18,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 32,	.nwr_05T = 0,
	.nrbtp = 12,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR2133_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1066, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 266.625
	.readLat = 7, .writeLat =  4, .DivMode = DIV8_CKR4_MODE,	
	.tras = 4,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 0,
	.trpab = 6,	.trpab_05T = 0,
	.trc = 8,	.trc_05T = 0,
	.trfc = 91,	.trfc_05T = 0,
	.trfcpb = 40,	.trfcpb_05T = 0,
	.trfc_2gb = 24,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 5,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 37,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 13,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 45,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 21,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 64,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 27,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 16,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 17,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 104,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 22,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 10,
	.xrtr2w_odt_on_wck = 10,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 27,
	.lp5_cmd1to2en = 1,
	.trtpd = 13,	.trtpd_05T = 0,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 10,	.trc_derate_05T = 0,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 50,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 0,
	.twtrap_l = 17,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 32,	.nwr_05T = 0,
	.nrbtp = 12,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR2133_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1066, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 266.625
	.readLat = 6, .writeLat =  4, .DivMode = DIV8_CKR4_MODE,	
	.tras = 4,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 0,
	.trpab = 6,	.trpab_05T = 0,
	.trc = 8,	.trc_05T = 0,
	.trfc = 91,	.trfc_05T = 0,
	.trfcpb = 40,	.trfcpb_05T = 0,
	.trfc_2gb = 24,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 5,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 37,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 13,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 45,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 21,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 64,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 27,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 16,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 17,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 104,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 22,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 27,
	.lp5_cmd1to2en = 1,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 4,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 10,	.trc_derate_05T = 0,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 50,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 0,
	.twtrap_l = 17,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 31,	.nwr_05T = 0,
	.nrbtp = 12,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR2133_ACTIM
	#if SUPPORT_LP5_DDR2667_ACTIM
	//LP5_DDR2667 ACTiming---------------------------------
	//LPDDR5_DDR2667_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1333, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 333.375
	.readLat = 8, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 7,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 13,	.trc_05T = 0,
	.trfc = 116,	.trfc_05T = 0,
	.trfcpb = 53,	.trfcpb_05T = 0,
	.trfc_2gb = 33,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 50,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 60,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 83,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 36,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 22,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 12,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 130,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 9,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 12,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 12,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 0,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 1,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 34,
	.lp5_cmd1to2en = 1,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 27,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 0,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 11,
	.trfmpb = 67,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 42,	.nwr_05T = 0,
	.nrbtp = 15,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR2667_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1333, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 333.375
	.readLat = 8, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 7,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 13,	.trc_05T = 0,
	.trfc = 116,	.trfc_05T = 0,
	.trfcpb = 53,	.trfcpb_05T = 0,
	.trfc_2gb = 33,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 50,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 60,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 83,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 36,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 21,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 12,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 130,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 9,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 12,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 12,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 0,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 1,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 34,
	.lp5_cmd1to2en = 1,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 26,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 0,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 11,
	.trfmpb = 67,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 22,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 41,	.nwr_05T = 0,
	.nrbtp = 15,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR2667_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1333, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 333.375
	.readLat = 8, .writeLat =  4, .DivMode = DIV8_CKR4_MODE,	
	.tras = 7,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 13,	.trc_05T = 0,
	.trfc = 116,	.trfc_05T = 0,
	.trfcpb = 53,	.trfcpb_05T = 0,
	.trfc_2gb = 33,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 50,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 60,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 83,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 36,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 12,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 130,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 9,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 1,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 34,
	.lp5_cmd1to2en = 1,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 0,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 11,
	.trfmpb = 67,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 15,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR2667_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1333, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 333.375
	.readLat = 8, .writeLat =  4, .DivMode = DIV8_CKR4_MODE,	
	.tras = 7,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 0,
	.trpab = 8,	.trpab_05T = 0,
	.trc = 13,	.trc_05T = 0,
	.trfc = 116,	.trfc_05T = 0,
	.trfcpb = 53,	.trfcpb_05T = 0,
	.trfc_2gb = 33,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 10,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 50,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 20,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 60,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 30,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 83,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 36,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 0,
	.twr = 18,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 24,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 12,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 130,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 9,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 1,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 34,
	.lp5_cmd1to2en = 1,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 0,
	.tras_derate = 9,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 11,
	.trfmpb = 67,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 15,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR2667_ACTIM
	#if SUPPORT_LP5_DDR3200_ACTIM
	//LP5_DDR3200 ACTiming---------------------------------
	//LPDDR5_DDR3200_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 10, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 25,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 11,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 3,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 12,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 12,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 1,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 85,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 80,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 1,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 30,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 12,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 0,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 84,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 26,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 48,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3200_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 9, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 24,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 11,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 2,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 13,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 13,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 0,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 85,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 80,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 1,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 5,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 12,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 0,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 84,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 25,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 47,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3200_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 10, .writeLat =  5, .DivMode = DIV8_CKR4_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 22,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 11,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 9,
	.xrtw2r_odt_off_wck = 4,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 3,
	.hwset_mr2_op = 85,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 80,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 1,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 27,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 5,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 12,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 0,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 84,	.trfmpb_05T = 0,
	.twtrap = 23,	.twtrap_05T = 0,
	.twtrap_l = 23,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 45,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3200_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 9, .writeLat =  5, .DivMode = DIV8_CKR4_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 21,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 11,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 9,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 2,
	.hwset_mr2_op = 85,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 80,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 1,
	.trtpd = 15,	.trtpd_05T = 0,
	.twtpd = 26,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 5,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 12,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 0,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 84,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 22,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 1,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR3200_ACTIM
	#if SUPPORT_LP5_DDR3733_ACTIM
	//LP5_DDR3733 ACTiming---------------------------------
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 13, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 15,
	.tr2mrr = 10,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 40,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 10,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 12, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 29,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 15,
	.tr2mrr = 9,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 22,	.trtpd_05T = 0,
	.twtpd = 36,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 30,	.twtrap_05T = 0,
	.twtrap_l = 32,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 9,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 12,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 15,
	.tr2mrr = 10,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 37,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 10,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 12, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 26,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 12,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 15,
	.tr2mrr = 9,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 22,	.trtpd_05T = 0,
	.twtpd = 33,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 27,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 36,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 9,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 12, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 11,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 13,
	.tr2mrr = 9,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 22,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 40,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 10,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 11, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 29,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 13,
	.tr2mrr = 8,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 21,	.trtpd_05T = 0,
	.twtpd = 36,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 30,	.twtrap_05T = 0,
	.twtrap_l = 32,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 9,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 12, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 12,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 13,
	.tr2mrr = 9,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 22,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 37,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 10,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 11, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 26,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 13,
	.tr2mrr = 8,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 21,	.trtpd_05T = 0,
	.twtpd = 33,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 27,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 36,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 9,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 11, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 13,
	.tr2mrr = 8,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 21,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 40,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 10,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 10, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 29,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 13,
	.tr2mrr = 7,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 20,	.trtpd_05T = 0,
	.twtpd = 36,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 30,	.twtrap_05T = 0,
	.twtrap_l = 32,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 9,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 11, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 13,
	.tr2mrr = 8,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 21,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 37,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 10,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 10, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 26,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 13,
	.tr2mrr = 7,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 20,	.trtpd_05T = 0,
	.twtpd = 33,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 27,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 36,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 9,
	.datlat = 1,
	
	},

	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 13, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 15,
	.tr2mrr = 10,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 35,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 31,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 10,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 12, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 15,
	.tr2mrr = 9,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 22,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 37,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 9,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 25,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 12,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 15,
	.tr2mrr = 10,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 35,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 10,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 12, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 24,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 12,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 15,
	.tr2mrr = 9,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 22,	.trtpd_05T = 0,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 34,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 9,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 12, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 11,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 13,
	.tr2mrr = 9,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 22,	.trtpd_05T = 0,
	.twtpd = 35,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 31,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 10,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 11, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 13,
	.tr2mrr = 8,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 21,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 37,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 9,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 12, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 25,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 12,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 13,
	.tr2mrr = 9,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 22,	.trtpd_05T = 0,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 35,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 10,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 11, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 24,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 13,
	.tr2mrr = 8,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 21,	.trtpd_05T = 0,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 34,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 9,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 11, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 13,
	.tr2mrr = 8,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 21,	.trtpd_05T = 0,
	.twtpd = 35,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 31,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 10,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 10, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 17,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 13,
	.tr2mrr = 7,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 20,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 37,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 9,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 11, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 25,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 20,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 18,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 17,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 13,
	.tr2mrr = 8,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 21,	.trtpd_05T = 0,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 20,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 35,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 10,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3733_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1866, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 466.625
	.readLat = 10, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 12,	.tras_05T = 0,
	.trp = 9,	.trp_05T = 0,
	.trpab = 10,	.trpab_05T = 0,
	.trc = 20,	.trc_05T = 0,
	.trfc = 167,	.trfc_05T = 0,
	.trfcpb = 78,	.trfcpb_05T = 0,
	.trfc_2gb = 50,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 17,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 73,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 31,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 87,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 45,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 120,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 55,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 9,	.trcd_05T = 0,
	.twr = 24,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 35,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 8,	.tmrd_05T = 0,
	.tmrwckel = 12,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 14,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 3,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 182,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 40,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 13,
	.tr2mrr = 7,
	.hwset_mr2_op = 102,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 96,
	.vrcgdis_prdcnt = 47,
	.lp5_cmd1to2en = 1,
	.trtpd = 20,	.trtpd_05T = 0,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 10,	.trcd_derate_05T = 0,
	.trc_derate = 23,	.trc_derate_05T = 0,
	.tras_derate = 15,	.tras_derate_05T = 0,
	.trpab_derate = 11,	.trpab_derate_05T = 0,
	.trp_derate = 10,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 14,
	.trfmpb = 102,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 34,	.nwr_05T = 0,
	.nrbtp = 20,	.nrbtp_05T = 0,
	.dqsinctl = 9,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR3733_ACTIM
	#if SUPPORT_LP5_DDR4266_ACTIM
	//LP5_DDR4266 ACTiming---------------------------------
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 17,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 15,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 46,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 15,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 45,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 15,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 41,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 29,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 15,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 36,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 30,	.twtrap_05T = 0,
	.twtrap_l = 32,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 40,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 17,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 15,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 46,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 15,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 45,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 15,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 41,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 29,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 15,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 36,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 30,	.twtrap_05T = 0,
	.twtrap_l = 32,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 40,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 17,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 46,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 45,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 41,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 29,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 36,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 30,	.twtrap_05T = 0,
	.twtrap_l = 32,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 40,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 17,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 46,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 45,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 41,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 29,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 36,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 30,	.twtrap_05T = 0,
	.twtrap_l = 32,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 40,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 17,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 46,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 12, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 14,
	.tr2mrr = 9,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 22,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 45,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 41,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 12, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 29,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 12,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 14,
	.tr2mrr = 9,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 22,	.trtpd_05T = 0,
	.twtpd = 36,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 30,	.twtrap_05T = 0,
	.twtrap_l = 32,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 40,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 17,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 46,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 12, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 14,
	.tr2mrr = 9,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 22,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 45,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 41,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 12, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 29,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 12,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 14,
	.tr2mrr = 9,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 22,	.trtpd_05T = 0,
	.twtpd = 36,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 30,	.twtrap_05T = 0,
	.twtrap_l = 32,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 40,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},

	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 33,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 15,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 40,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 34,	.twtrap_05T = 0,
	.twtrap_l = 36,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 15,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 39,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 15,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 35,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 31,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 15,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 33,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 15,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 40,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 34,	.twtrap_05T = 0,
	.twtrap_l = 36,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 15,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 39,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 15,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 35,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 31,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 15,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 33,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 40,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 34,	.twtrap_05T = 0,
	.twtrap_l = 36,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 39,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 35,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 31,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 33,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 40,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 34,	.twtrap_05T = 0,
	.twtrap_l = 36,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 39,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 14, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 35,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 31,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 33,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 40,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 34,	.twtrap_05T = 0,
	.twtrap_l = 36,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 12, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 14,
	.tr2mrr = 9,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 22,	.trtpd_05T = 0,
	.twtpd = 39,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 35,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 31,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 12, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 12,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 14,
	.tr2mrr = 9,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 22,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 33,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 40,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 34,	.twtrap_05T = 0,
	.twtrap_l = 36,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 12, .writeLat =  11, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 17,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 17,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 14,
	.tr2mrr = 9,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 22,	.trtpd_05T = 0,
	.twtpd = 39,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 13, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 22,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 35,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 31,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4266_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2133, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 533.25
	.readLat = 12, .writeLat =  6, .DivMode = DIV8_CKR4_MODE,	
	.tras = 15,	.tras_05T = 0,
	.trp = 10,	.trp_05T = 0,
	.trpab = 12,	.trpab_05T = 0,
	.trc = 24,	.trc_05T = 0,
	.trfc = 192,	.trfc_05T = 0,
	.trfcpb = 91,	.trfcpb_05T = 0,
	.trfc_2gb = 59,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 21,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 85,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 37,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 101,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 53,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 139,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 64,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 10,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 41,	.tpbr2pbr_05T = 0,
	.tpbr2act = 4,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 6,	.tmrw_05T = 0,
	.tmrd = 9,	.tmrd_05T = 0,
	.tmrwckel = 13,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 16,	.tmrri_05T = 0,
	.trrd = 3,	.trrd_05T = 0,
	.tfaw = 4,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 207,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 46,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 7,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 12,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 14,
	.tr2mrr = 9,
	.hwset_mr2_op = 119,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 112,
	.vrcgdis_prdcnt = 54,
	.lp5_cmd1to2en = 1,
	.trtpd = 22,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 6,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 11,	.trcd_derate_05T = 0,
	.trc_derate = 27,	.trc_derate_05T = 0,
	.tras_derate = 18,	.tras_derate_05T = 0,
	.trpab_derate = 13,	.trpab_derate_05T = 0,
	.trp_derate = 11,	.trp_derate_05T = 0,
	.trrd_derate = 4,	.trrd_derate_05T = 0,
	.zqlat2 = 16,
	.trfmpb = 119,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 23,	.nrbtp_05T = 0,
	.dqsinctl = 11,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR4266_ACTIM
	#if SUPPORT_LP5_DDR4800_ACTIM
	//LP5_DDR4800 ACTiming---------------------------------
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 16, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 39,	.twr_05T = 0,
	.twtr = 19,	.twtr_05T = 0,
	.twtr_l = 25,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 26,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 16,
	.tr2mrr = 13,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 46,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 40,	.twtrap_05T = 0,
	.twtrap_l = 42,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 50,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 37,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 24,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 16,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 44,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 38,	.twtrap_05T = 0,
	.twtrap_l = 40,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 49,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 16, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 26,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 16,
	.tr2mrr = 13,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 45,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 16,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 39,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 16, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 39,	.twr_05T = 0,
	.twtr = 19,	.twtr_05T = 0,
	.twtr_l = 25,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 26,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 16,
	.tr2mrr = 13,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 46,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 40,	.twtrap_05T = 0,
	.twtrap_l = 42,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 50,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 37,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 24,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 16,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 44,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 38,	.twtrap_05T = 0,
	.twtrap_l = 40,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 49,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 16, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 26,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 16,
	.tr2mrr = 13,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 45,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 16,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 39,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 39,	.twr_05T = 0,
	.twtr = 19,	.twtr_05T = 0,
	.twtr_l = 25,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 14,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 46,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 40,	.twtrap_05T = 0,
	.twtrap_l = 42,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 50,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 37,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 24,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 44,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 38,	.twtrap_05T = 0,
	.twtrap_l = 40,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 49,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 14,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 45,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 39,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 39,	.twr_05T = 0,
	.twtr = 19,	.twtr_05T = 0,
	.twtr_l = 25,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 14,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 46,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 40,	.twtrap_05T = 0,
	.twtrap_l = 42,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 50,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 37,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 24,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 44,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 38,	.twtrap_05T = 0,
	.twtrap_l = 40,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 49,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 14,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 45,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 39,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 39,	.twr_05T = 0,
	.twtr = 19,	.twtr_05T = 0,
	.twtr_l = 25,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 46,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 40,	.twtrap_05T = 0,
	.twtrap_l = 42,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 50,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 13, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 37,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 24,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 8,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 8,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 44,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 38,	.twtrap_05T = 0,
	.twtrap_l = 40,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 49,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 45,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 13, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 12,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 39,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 39,	.twr_05T = 0,
	.twtr = 19,	.twtr_05T = 0,
	.twtr_l = 25,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 46,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 40,	.twtrap_05T = 0,
	.twtrap_l = 42,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 50,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 13, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 37,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 24,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 8,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 8,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 44,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 38,	.twtrap_05T = 0,
	.twtrap_l = 40,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 49,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 45,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 13, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 32,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 12,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 39,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 33,	.twtrap_05T = 0,
	.twtrap_l = 35,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 44,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},

	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 16, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 36,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 26,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 16,
	.tr2mrr = 13,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 43,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 37,	.twtrap_05T = 0,
	.twtrap_l = 39,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 48,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 16,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 47,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 16, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 31,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 26,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 16,
	.tr2mrr = 13,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 38,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 32,	.twtrap_05T = 0,
	.twtrap_l = 34,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 16,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 42,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 16, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 36,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 26,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 16,
	.tr2mrr = 13,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 43,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 37,	.twtrap_05T = 0,
	.twtrap_l = 39,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 48,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 16,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 47,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 16, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 31,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 26,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 16,
	.tr2mrr = 13,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 38,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 32,	.twtrap_05T = 0,
	.twtrap_l = 34,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 16,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 42,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 36,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 14,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 43,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 37,	.twtrap_05T = 0,
	.twtrap_l = 39,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 48,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 47,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 31,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 14,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 38,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 32,	.twtrap_05T = 0,
	.twtrap_l = 34,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 42,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 36,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 13,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 14,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 43,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 37,	.twtrap_05T = 0,
	.twtrap_l = 39,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 48,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 47,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 15, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 31,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 25,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 14,
	.tr2mrr = 12,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 25,	.trtpd_05T = 0,
	.twtpd = 38,	.twtpd_05T = 0,
	.tmrr2w = 24,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 32,	.twtrap_05T = 0,
	.twtrap_l = 34,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 42,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 36,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 43,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 37,	.twtrap_05T = 0,
	.twtrap_l = 39,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 48,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 13, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 8,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 8,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 47,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 31,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 38,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 32,	.twtrap_05T = 0,
	.twtrap_l = 34,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 13, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 12,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 42,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 36,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 43,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 37,	.twtrap_05T = 0,
	.twtrap_l = 39,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 48,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 13, .writeLat =  12, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 21,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 18,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 8,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 8,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 19,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 47,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 14, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 31,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 24,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 21,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 9,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 20,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 14,
	.tr2mrr = 11,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 24,	.trtpd_05T = 0,
	.twtpd = 38,	.twtpd_05T = 0,
	.tmrr2w = 23,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 32,	.twtrap_05T = 0,
	.twtrap_l = 34,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 43,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 13,
	.datlat = 1,
	
	},
	//LPDDR5_DDR4800_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 600.0
	.readLat = 13, .writeLat =  7, .DivMode = DIV8_CKR4_MODE,	
	.tras = 18,	.tras_05T = 0,
	.trp = 11,	.trp_05T = 0,
	.trpab = 13,	.trpab_05T = 0,
	.trc = 29,	.trc_05T = 0,
	.trfc = 218,	.trfc_05T = 0,
	.trfcpb = 104,	.trfcpb_05T = 0,
	.trfc_2gb = 68,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 26,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 98,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 44,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 116,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 62,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 158,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 74,	.trfcpb_12gb_05T = 0,
	.txp = 4,	.txp_05T = 0,
	.trtp = 4,	.trtp_05T = 0,
	.trcd = 11,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 48,	.tpbr2pbr_05T = 0,
	.tpbr2act = 5,	.tpbr2act_05T = 0,
	.tr2mrw = 23,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 20,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 10,	.tmrd_05T = 0,
	.tmrwckel = 14,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 17,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 6,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 234,
	.wckrdoff = 19,	.wckrdoff_05T = 0,
	.wckwroff = 13,	.wckwroff_05T = 0,
	.tzqcs = 53,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 12,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 14,
	.tr2mrr = 10,
	.hwset_mr2_op = 136,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 128,
	.vrcgdis_prdcnt = 61,
	.lp5_cmd1to2en = 1,
	.trtpd = 23,	.trtpd_05T = 0,
	.twtpd = 37,	.twtpd_05T = 0,
	.tmrr2w = 22,
	.ckeprd = 7,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 4,
	.trcd_derate = 12,	.trcd_derate_05T = 0,
	.trc_derate = 31,	.trc_derate_05T = 0,
	.tras_derate = 21,	.tras_derate_05T = 0,
	.trpab_derate = 14,	.trpab_derate_05T = 0,
	.trp_derate = 12,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 19,
	.trfmpb = 137,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 33,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 42,	.nwr_05T = 0,
	.nrbtp = 26,	.nrbtp_05T = 0,
	.dqsinctl = 12,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR4800_ACTIM
	#if SUPPORT_LP5_DDR5500_ACTIM
	//LP5_DDR5500 ACTiming---------------------------------
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 18, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 44,	.twr_05T = 0,
	.twtr = 22,	.twtr_05T = 0,
	.twtr_l = 29,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 17,
	.tr2mrr = 15,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 51,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 45,	.twtrap_05T = 0,
	.twtrap_l = 47,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 58,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 43,	.twr_05T = 0,
	.twtr = 21,	.twtr_05T = 0,
	.twtr_l = 28,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 17,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 50,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 44,	.twtrap_05T = 0,
	.twtrap_l = 46,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 57,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 18, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 38,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 13,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 17,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 14,
	.xrtr2w_odt_on = 16,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 21,
	.xrtr2w_odt_on_wck = 21,
	.xrtr2r_wck = 17,
	.tr2mrr = 15,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 45,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 39,	.twtrap_05T = 0,
	.twtrap_l = 41,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 52,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 37,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 17,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 44,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 38,	.twtrap_05T = 0,
	.twtrap_l = 40,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 51,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 18, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 44,	.twr_05T = 0,
	.twtr = 22,	.twtr_05T = 0,
	.twtr_l = 29,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 17,
	.tr2mrr = 15,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 51,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 45,	.twtrap_05T = 0,
	.twtrap_l = 47,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 58,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 43,	.twr_05T = 0,
	.twtr = 21,	.twtr_05T = 0,
	.twtr_l = 28,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 17,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 50,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 44,	.twtrap_05T = 0,
	.twtrap_l = 46,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 57,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 18, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 38,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 13,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 17,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 14,
	.xrtr2w_odt_on = 16,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 21,
	.xrtr2w_odt_on_wck = 21,
	.xrtr2r_wck = 17,
	.tr2mrr = 15,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 45,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 39,	.twtrap_05T = 0,
	.twtrap_l = 41,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 52,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 37,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 17,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 44,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 38,	.twtrap_05T = 0,
	.twtrap_l = 40,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 51,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 44,	.twr_05T = 0,
	.twtr = 22,	.twtr_05T = 0,
	.twtr_l = 29,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 15,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 51,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 45,	.twtrap_05T = 0,
	.twtrap_l = 47,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 58,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 43,	.twr_05T = 0,
	.twtr = 21,	.twtr_05T = 0,
	.twtr_l = 28,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 50,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 44,	.twtrap_05T = 0,
	.twtrap_l = 46,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 57,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 38,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 15,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 45,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 39,	.twtrap_05T = 0,
	.twtrap_l = 41,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 52,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 37,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 44,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 38,	.twtrap_05T = 0,
	.twtrap_l = 40,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 51,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 44,	.twr_05T = 0,
	.twtr = 22,	.twtr_05T = 0,
	.twtr_l = 29,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 15,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 51,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 45,	.twtrap_05T = 0,
	.twtrap_l = 47,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 58,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 43,	.twr_05T = 0,
	.twtr = 21,	.twtr_05T = 0,
	.twtr_l = 28,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 50,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 44,	.twtrap_05T = 0,
	.twtrap_l = 46,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 57,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 38,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 15,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 45,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 39,	.twtrap_05T = 0,
	.twtrap_l = 41,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 52,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 37,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 44,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 38,	.twtrap_05T = 0,
	.twtrap_l = 40,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 51,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 44,	.twr_05T = 0,
	.twtr = 22,	.twtr_05T = 0,
	.twtr_l = 29,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 51,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 45,	.twtrap_05T = 0,
	.twtrap_l = 47,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 58,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 15, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 43,	.twr_05T = 0,
	.twtr = 21,	.twtr_05T = 0,
	.twtr_l = 28,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 27,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 8,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 8,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 15,
	.tr2mrr = 12,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 50,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 44,	.twtrap_05T = 0,
	.twtrap_l = 46,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 57,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 38,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 45,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 39,	.twtrap_05T = 0,
	.twtrap_l = 41,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 52,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 15, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 37,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 27,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 15,
	.tr2mrr = 12,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 44,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 38,	.twtrap_05T = 0,
	.twtrap_l = 40,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 51,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 44,	.twr_05T = 0,
	.twtr = 22,	.twtr_05T = 0,
	.twtr_l = 29,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 51,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 45,	.twtrap_05T = 0,
	.twtrap_l = 47,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 58,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 15, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 43,	.twr_05T = 0,
	.twtr = 21,	.twtr_05T = 0,
	.twtr_l = 28,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 27,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 8,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 8,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 15,
	.tr2mrr = 12,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 50,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 44,	.twtrap_05T = 0,
	.twtrap_l = 46,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 57,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 38,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 45,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 39,	.twtrap_05T = 0,
	.twtrap_l = 41,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 52,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 15, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 37,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 22,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 27,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 15,
	.tr2mrr = 12,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 44,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 38,	.twtrap_05T = 0,
	.twtrap_l = 40,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 51,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},

	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 18, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 41,	.twr_05T = 0,
	.twtr = 19,	.twtr_05T = 0,
	.twtr_l = 26,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 17,
	.tr2mrr = 15,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 48,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 42,	.twtrap_05T = 0,
	.twtrap_l = 44,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 55,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 40,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 25,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 17,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 47,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 41,	.twtrap_05T = 0,
	.twtrap_l = 43,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 54,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 18, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 13,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 17,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 14,
	.xrtr2w_odt_on = 16,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 21,
	.xrtr2w_odt_on_wck = 21,
	.xrtr2r_wck = 17,
	.tr2mrr = 15,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 49,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 17,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 48,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 18, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 41,	.twr_05T = 0,
	.twtr = 19,	.twtr_05T = 0,
	.twtr_l = 26,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 17,
	.tr2mrr = 15,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 48,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 42,	.twtrap_05T = 0,
	.twtrap_l = 44,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 55,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 40,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 25,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 17,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 47,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 41,	.twtrap_05T = 0,
	.twtrap_l = 43,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 54,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 18, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 13,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 17,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 14,
	.xrtr2w_odt_on = 16,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 21,
	.xrtr2w_odt_on_wck = 21,
	.xrtr2r_wck = 17,
	.tr2mrr = 15,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 49,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 17,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 48,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 41,	.twr_05T = 0,
	.twtr = 19,	.twtr_05T = 0,
	.twtr_l = 26,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 15,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 48,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 42,	.twtrap_05T = 0,
	.twtrap_l = 44,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 55,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 40,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 25,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 47,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 41,	.twtrap_05T = 0,
	.twtrap_l = 43,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 54,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 15,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 49,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 48,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 41,	.twr_05T = 0,
	.twtr = 19,	.twtr_05T = 0,
	.twtr_l = 26,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 15,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 48,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 42,	.twtrap_05T = 0,
	.twtrap_l = 44,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 55,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 40,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 25,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 47,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 41,	.twtrap_05T = 0,
	.twtrap_l = 43,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 54,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 17, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 15,
	.tr2mrr = 14,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 49,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 48,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 41,	.twr_05T = 0,
	.twtr = 19,	.twtr_05T = 0,
	.twtr_l = 26,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 48,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 42,	.twtrap_05T = 0,
	.twtrap_l = 44,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 55,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 15, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 40,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 25,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 27,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 8,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 8,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 15,
	.tr2mrr = 12,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 47,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 41,	.twtrap_05T = 0,
	.twtrap_l = 43,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 54,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 49,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 15, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 27,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 15,
	.tr2mrr = 12,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 48,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 41,	.twr_05T = 0,
	.twtr = 19,	.twtr_05T = 0,
	.twtr_l = 26,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 15,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 48,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 42,	.twtrap_05T = 0,
	.twtrap_l = 44,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 55,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 15, .writeLat =  14, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 40,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 25,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 27,	.tr2mrw_05T = 0,
	.tw2mrw = 24,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 20,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 8,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 8,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 21,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 15,
	.tr2mrr = 12,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 47,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 41,	.twtrap_05T = 0,
	.twtrap_l = 43,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 54,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 35,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 20,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 28,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 23,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 22,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 15,
	.tr2mrr = 13,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 27,	.trtpd_05T = 0,
	.twtpd = 42,	.twtpd_05T = 0,
	.tmrr2w = 26,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 36,	.twtrap_05T = 0,
	.twtrap_l = 38,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 49,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR5500_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 2750, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 687.5
	.readLat = 15, .writeLat =  8, .DivMode = DIV8_CKR4_MODE,	
	.tras = 21,	.tras_05T = 0,
	.trp = 13,	.trp_05T = 0,
	.trpab = 15,	.trpab_05T = 0,
	.trc = 34,	.trc_05T = 0,
	.trfc = 251,	.trfc_05T = 0,
	.trfcpb = 120,	.trfcpb_05T = 0,
	.trfc_2gb = 79,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 31,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 113,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 51,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 134,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 72,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 182,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 86,	.trfcpb_12gb_05T = 0,
	.txp = 5,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 13,	.trcd_05T = 0,
	.twr = 34,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 55,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 27,	.tr2mrw_05T = 0,
	.tw2mrw = 18,	.tw2mrw_05T = 0,
	.tmrr2mrw = 22,	.tmrr2mrw_05T = 0,
	.tmrw = 7,	.tmrw_05T = 0,
	.tmrd = 11,	.tmrd_05T = 0,
	.tmrwckel = 15,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 20,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 7,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 268,
	.wckrdoff = 21,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 60,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 11,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 15,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 18,
	.xrtr2w_odt_on_wck = 18,
	.xrtr2r_wck = 15,
	.tr2mrr = 12,
	.hwset_mr2_op = 153,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 144,
	.vrcgdis_prdcnt = 69,
	.lp5_cmd1to2en = 1,
	.trtpd = 26,	.trtpd_05T = 0,
	.twtpd = 41,	.twtpd_05T = 0,
	.tmrr2w = 25,
	.ckeprd = 8,
	.ckelckcnt = 5,
	.tcsh_cscal = 6,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 14,	.trcd_derate_05T = 0,
	.trc_derate = 37,	.trc_derate_05T = 0,
	.tras_derate = 25,	.tras_derate_05T = 0,
	.trpab_derate = 16,	.trpab_derate_05T = 0,
	.trp_derate = 14,	.trp_derate_05T = 0,
	.trrd_derate = 5,	.trrd_derate_05T = 0,
	.zqlat2 = 21,
	.trfmpb = 159,	.trfmpb_05T = 0,
	.twtrap = 35,	.twtrap_05T = 0,
	.twtrap_l = 37,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 48,	.nwr_05T = 0,
	.nrbtp = 29,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR5500_ACTIM
	#if SUPPORT_LP5_DDR6400_ACTIM
	//LP5_DDR6400 ACTiming---------------------------------
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 21, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 50,	.twr_05T = 0,
	.twtr = 25,	.twtr_05T = 0,
	.twtr_l = 33,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 33,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 28,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 12,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 27,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 19,
	.tr2mrr = 18,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 32,	.trtpd_05T = 0,
	.twtpd = 57,	.twtpd_05T = 0,
	.tmrr2w = 31,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 51,	.twtrap_05T = 0,
	.twtrap_l = 53,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 66,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 19, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 49,	.twr_05T = 0,
	.twtr = 24,	.twtr_05T = 0,
	.twtr_l = 31,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 31,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 26,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 25,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 15,
	.xrtw2r_odt_on_wck = 17,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 18,
	.tr2mrr = 16,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 30,	.trtpd_05T = 0,
	.twtpd = 56,	.twtpd_05T = 0,
	.tmrr2w = 29,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 50,	.twtrap_05T = 0,
	.twtrap_l = 52,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 65,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 21, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 43,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 26,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 33,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 28,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 15,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 19,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 27,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 16,
	.xrtr2w_odt_on = 18,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 23,
	.xrtr2w_odt_on_wck = 23,
	.xrtr2r_wck = 19,
	.tr2mrr = 18,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 32,	.trtpd_05T = 0,
	.twtpd = 50,	.twtpd_05T = 0,
	.tmrr2w = 31,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 44,	.twtrap_05T = 0,
	.twtrap_l = 46,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 59,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 42,	.twr_05T = 0,
	.twtr = 17,	.twtr_05T = 0,
	.twtr_l = 24,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 31,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 26,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 13,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 17,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 25,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 14,
	.xrtr2w_odt_on = 16,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 21,
	.xrtr2w_odt_on_wck = 21,
	.xrtr2r_wck = 18,
	.tr2mrr = 16,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 30,	.trtpd_05T = 0,
	.twtpd = 49,	.twtpd_05T = 0,
	.tmrr2w = 29,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 43,	.twtrap_05T = 0,
	.twtrap_l = 45,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 58,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 21, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 50,	.twr_05T = 0,
	.twtr = 25,	.twtr_05T = 0,
	.twtr_l = 33,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 33,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 28,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 12,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 27,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 19,
	.tr2mrr = 18,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 32,	.trtpd_05T = 0,
	.twtpd = 57,	.twtpd_05T = 0,
	.tmrr2w = 31,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 51,	.twtrap_05T = 0,
	.twtrap_l = 53,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 66,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 19, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 49,	.twr_05T = 0,
	.twtr = 24,	.twtr_05T = 0,
	.twtr_l = 31,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 31,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 26,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 25,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 15,
	.xrtw2r_odt_on_wck = 17,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 18,
	.tr2mrr = 16,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 30,	.trtpd_05T = 0,
	.twtpd = 56,	.twtpd_05T = 0,
	.tmrr2w = 29,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 50,	.twtrap_05T = 0,
	.twtrap_l = 52,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 65,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 21, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 43,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 26,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 33,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 28,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 15,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 19,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 27,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 16,
	.xrtr2w_odt_on = 18,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 23,
	.xrtr2w_odt_on_wck = 23,
	.xrtr2r_wck = 19,
	.tr2mrr = 18,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 32,	.trtpd_05T = 0,
	.twtpd = 50,	.twtpd_05T = 0,
	.tmrr2w = 31,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 44,	.twtrap_05T = 0,
	.twtrap_l = 46,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 59,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 42,	.twr_05T = 0,
	.twtr = 17,	.twtr_05T = 0,
	.twtr_l = 24,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 31,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 26,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 13,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 17,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 25,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 14,
	.xrtr2w_odt_on = 16,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 21,
	.xrtr2w_odt_on_wck = 21,
	.xrtr2r_wck = 18,
	.tr2mrr = 16,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 30,	.trtpd_05T = 0,
	.twtpd = 49,	.twtpd_05T = 0,
	.tmrr2w = 29,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 43,	.twtrap_05T = 0,
	.twtrap_l = 45,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 58,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 20, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 50,	.twr_05T = 0,
	.twtr = 25,	.twtr_05T = 0,
	.twtr_l = 33,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 32,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 27,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 26,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 16,
	.tr2mrr = 17,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 31,	.trtpd_05T = 0,
	.twtpd = 57,	.twtpd_05T = 0,
	.tmrr2w = 30,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 51,	.twtrap_05T = 0,
	.twtrap_l = 53,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 66,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 49,	.twr_05T = 0,
	.twtr = 24,	.twtr_05T = 0,
	.twtr_l = 31,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 56,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 50,	.twtrap_05T = 0,
	.twtrap_l = 52,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 65,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 20, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 43,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 26,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 32,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 27,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 14,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 18,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 26,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 15,
	.xrtr2w_odt_on = 17,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 22,
	.xrtr2w_odt_on_wck = 22,
	.xrtr2r_wck = 16,
	.tr2mrr = 17,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 31,	.trtpd_05T = 0,
	.twtpd = 50,	.twtpd_05T = 0,
	.tmrr2w = 30,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 44,	.twtrap_05T = 0,
	.twtrap_l = 46,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 59,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 42,	.twr_05T = 0,
	.twtr = 17,	.twtr_05T = 0,
	.twtr_l = 24,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 49,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 43,	.twtrap_05T = 0,
	.twtrap_l = 45,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 58,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 20, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 50,	.twr_05T = 0,
	.twtr = 25,	.twtr_05T = 0,
	.twtr_l = 33,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 32,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 27,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 26,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 16,
	.tr2mrr = 17,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 31,	.trtpd_05T = 0,
	.twtpd = 57,	.twtpd_05T = 0,
	.tmrr2w = 30,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 51,	.twtrap_05T = 0,
	.twtrap_l = 53,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 66,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 49,	.twr_05T = 0,
	.twtr = 24,	.twtr_05T = 0,
	.twtr_l = 31,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 56,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 50,	.twtrap_05T = 0,
	.twtrap_l = 52,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 65,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 20, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 43,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 26,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 32,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 27,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 14,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 18,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 26,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 15,
	.xrtr2w_odt_on = 17,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 22,
	.xrtr2w_odt_on_wck = 22,
	.xrtr2r_wck = 16,
	.tr2mrr = 17,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 31,	.trtpd_05T = 0,
	.twtpd = 50,	.twtpd_05T = 0,
	.tmrr2w = 30,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 44,	.twtrap_05T = 0,
	.twtrap_l = 46,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 59,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 42,	.twr_05T = 0,
	.twtr = 17,	.twtr_05T = 0,
	.twtr_l = 24,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 49,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 43,	.twtrap_05T = 0,
	.twtrap_l = 45,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 58,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 50,	.twr_05T = 0,
	.twtr = 25,	.twtr_05T = 0,
	.twtr_l = 33,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 57,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 51,	.twtrap_05T = 0,
	.twtrap_l = 53,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 66,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 17, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 49,	.twr_05T = 0,
	.twtr = 24,	.twtr_05T = 0,
	.twtr_l = 31,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 8,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 8,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 15,
	.xrtw2r_odt_on_wck = 17,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 16,
	.tr2mrr = 14,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 56,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 50,	.twtrap_05T = 0,
	.twtrap_l = 52,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 65,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 43,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 26,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 50,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 44,	.twtrap_05T = 0,
	.twtrap_l = 46,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 59,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 42,	.twr_05T = 0,
	.twtr = 17,	.twtr_05T = 0,
	.twtr_l = 24,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 16,
	.tr2mrr = 14,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 49,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 43,	.twtrap_05T = 0,
	.twtrap_l = 45,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 58,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 50,	.twr_05T = 0,
	.twtr = 25,	.twtr_05T = 0,
	.twtr_l = 33,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 57,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 51,	.twtrap_05T = 0,
	.twtrap_l = 53,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 66,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 17, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 49,	.twr_05T = 0,
	.twtr = 24,	.twtr_05T = 0,
	.twtr_l = 31,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 8,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 8,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 15,
	.xrtw2r_odt_on_wck = 17,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 16,
	.tr2mrr = 14,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 56,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 50,	.twtrap_05T = 0,
	.twtrap_l = 52,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 65,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 43,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 26,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 50,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 44,	.twtrap_05T = 0,
	.twtrap_l = 46,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 59,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_ON, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 1, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 42,	.twr_05T = 0,
	.twtr = 17,	.twtr_05T = 0,
	.twtr_l = 24,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 16,
	.tr2mrr = 14,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 49,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 43,	.twtrap_05T = 0,
	.twtrap_l = 45,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 58,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},

	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 21, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 47,	.twr_05T = 0,
	.twtr = 22,	.twtr_05T = 0,
	.twtr_l = 30,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 33,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 28,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 12,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 27,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 19,
	.tr2mrr = 18,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 32,	.trtpd_05T = 0,
	.twtpd = 54,	.twtpd_05T = 0,
	.tmrr2w = 31,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 48,	.twtrap_05T = 0,
	.twtrap_l = 50,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 63,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 19, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 46,	.twr_05T = 0,
	.twtr = 20,	.twtr_05T = 0,
	.twtr_l = 28,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 31,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 26,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 25,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 15,
	.xrtw2r_odt_on_wck = 17,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 18,
	.tr2mrr = 16,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 30,	.trtpd_05T = 0,
	.twtpd = 53,	.twtpd_05T = 0,
	.tmrr2w = 29,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 47,	.twtrap_05T = 0,
	.twtrap_l = 49,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 62,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 21, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 40,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 33,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 28,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 15,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 19,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 27,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 16,
	.xrtr2w_odt_on = 18,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 23,
	.xrtr2w_odt_on_wck = 23,
	.xrtr2r_wck = 19,
	.tr2mrr = 18,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 32,	.trtpd_05T = 0,
	.twtpd = 47,	.twtpd_05T = 0,
	.tmrr2w = 31,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 41,	.twtrap_05T = 0,
	.twtrap_l = 43,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 56,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 39,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 31,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 26,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 13,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 17,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 25,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 14,
	.xrtr2w_odt_on = 16,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 21,
	.xrtr2w_odt_on_wck = 21,
	.xrtr2r_wck = 18,
	.tr2mrr = 16,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 30,	.trtpd_05T = 0,
	.twtpd = 46,	.twtpd_05T = 0,
	.tmrr2w = 29,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 40,	.twtrap_05T = 0,
	.twtrap_l = 42,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 55,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 21, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 47,	.twr_05T = 0,
	.twtr = 22,	.twtr_05T = 0,
	.twtr_l = 30,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 33,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 28,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 12,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 27,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 9,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 19,
	.tr2mrr = 18,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 32,	.trtpd_05T = 0,
	.twtpd = 54,	.twtpd_05T = 0,
	.tmrr2w = 31,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 48,	.twtrap_05T = 0,
	.twtrap_l = 50,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 63,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 19, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 46,	.twr_05T = 0,
	.twtr = 20,	.twtr_05T = 0,
	.twtr_l = 28,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 31,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 26,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 25,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 6,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 6,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 15,
	.xrtw2r_odt_on_wck = 17,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 18,
	.tr2mrr = 16,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 30,	.trtpd_05T = 0,
	.twtpd = 53,	.twtpd_05T = 0,
	.tmrr2w = 29,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 47,	.twtrap_05T = 0,
	.twtrap_l = 49,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 62,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 21, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 40,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 33,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 28,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 15,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 19,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 27,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 16,
	.xrtr2w_odt_on = 18,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 23,
	.xrtr2w_odt_on_wck = 23,
	.xrtr2r_wck = 19,
	.tr2mrr = 18,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 32,	.trtpd_05T = 0,
	.twtpd = 47,	.twtpd_05T = 0,
	.tmrr2w = 31,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 41,	.twtrap_05T = 0,
	.twtrap_l = 43,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 56,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_ON, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 1, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 19, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 39,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 31,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 26,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 13,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 17,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 25,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 14,
	.xrtr2w_odt_on = 16,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 21,
	.xrtr2w_odt_on_wck = 21,
	.xrtr2r_wck = 18,
	.tr2mrr = 16,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 30,	.trtpd_05T = 0,
	.twtpd = 46,	.twtpd_05T = 0,
	.tmrr2w = 29,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 40,	.twtrap_05T = 0,
	.twtrap_l = 42,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 55,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 20, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 47,	.twr_05T = 0,
	.twtr = 22,	.twtr_05T = 0,
	.twtr_l = 30,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 32,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 27,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 26,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 16,
	.tr2mrr = 17,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 31,	.trtpd_05T = 0,
	.twtpd = 54,	.twtpd_05T = 0,
	.tmrr2w = 30,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 48,	.twtrap_05T = 0,
	.twtrap_l = 50,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 63,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 46,	.twr_05T = 0,
	.twtr = 20,	.twtr_05T = 0,
	.twtr_l = 28,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 53,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 47,	.twtrap_05T = 0,
	.twtrap_l = 49,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 62,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 20, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 40,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 32,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 27,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 14,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 18,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 26,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 15,
	.xrtr2w_odt_on = 17,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 22,
	.xrtr2w_odt_on_wck = 22,
	.xrtr2r_wck = 16,
	.tr2mrr = 17,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 31,	.trtpd_05T = 0,
	.twtpd = 47,	.twtpd_05T = 0,
	.tmrr2w = 30,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 41,	.twtrap_05T = 0,
	.twtrap_l = 43,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 56,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 39,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 46,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 40,	.twtrap_05T = 0,
	.twtrap_l = 42,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 55,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 20, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 47,	.twr_05T = 0,
	.twtr = 22,	.twtr_05T = 0,
	.twtr_l = 30,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 32,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 27,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 26,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 5,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 5,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 16,
	.tr2mrr = 17,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 31,	.trtpd_05T = 0,
	.twtpd = 54,	.twtpd_05T = 0,
	.tmrr2w = 30,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 48,	.twtrap_05T = 0,
	.twtrap_l = 50,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 63,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 46,	.twr_05T = 0,
	.twtr = 20,	.twtr_05T = 0,
	.twtr_l = 28,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 53,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 47,	.twtrap_05T = 0,
	.twtrap_l = 49,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 62,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 20, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 40,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 32,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 27,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 14,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 18,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 26,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 15,
	.xrtr2w_odt_on = 17,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 22,
	.xrtr2w_odt_on_wck = 22,
	.xrtr2r_wck = 16,
	.tr2mrr = 17,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 31,	.trtpd_05T = 0,
	.twtpd = 47,	.twtpd_05T = 0,
	.tmrr2w = 30,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 41,	.twtrap_05T = 0,
	.twtrap_l = 43,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 56,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_ON_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 1, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 39,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 46,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 40,	.twtrap_05T = 0,
	.twtrap_l = 42,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 55,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 47,	.twr_05T = 0,
	.twtr = 22,	.twtr_05T = 0,
	.twtr_l = 30,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 54,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 48,	.twtrap_05T = 0,
	.twtrap_l = 50,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 63,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 17, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 46,	.twr_05T = 0,
	.twtr = 20,	.twtr_05T = 0,
	.twtr_l = 28,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 8,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 8,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 15,
	.xrtw2r_odt_on_wck = 17,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 16,
	.tr2mrr = 14,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 53,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 47,	.twtrap_05T = 0,
	.twtrap_l = 49,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 62,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 40,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 47,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 41,	.twtrap_05T = 0,
	.twtrap_l = 43,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 56,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_ON, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 1, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 39,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 16,
	.tr2mrr = 14,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 46,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 40,	.twtrap_05T = 0,
	.twtrap_l = 42,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 55,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 47,	.twr_05T = 0,
	.twtr = 22,	.twtr_05T = 0,
	.twtr_l = 30,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 7,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 7,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 14,
	.xrtw2r_odt_on_wck = 16,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 54,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 48,	.twtrap_05T = 0,
	.twtrap_l = 50,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 63,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 17, .writeLat =  16, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 46,	.twr_05T = 0,
	.twtr = 20,	.twtr_05T = 0,
	.twtr_l = 28,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 26,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 22,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 8,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 8,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 23,
	.xrtw2r_odt_off_wck = 15,
	.xrtw2r_odt_on_wck = 17,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 16,
	.tr2mrr = 14,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 53,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 47,	.twtrap_05T = 0,
	.twtrap_l = 49,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 62,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 18, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 40,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 23,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 30,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 25,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 16,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 24,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 13,
	.xrtr2w_odt_on = 15,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 20,
	.xrtr2w_odt_on_wck = 20,
	.xrtr2r_wck = 16,
	.tr2mrr = 15,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 29,	.trtpd_05T = 0,
	.twtpd = 47,	.twtpd_05T = 0,
	.tmrr2w = 28,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 41,	.twtrap_05T = 0,
	.twtrap_l = 43,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 56,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},
	//LPDDR5_DDR6400_Div 8_CKR4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 3200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 800.0
	.readLat = 17, .writeLat =  9, .DivMode = DIV8_CKR4_MODE,	
	.tras = 26,	.tras_05T = 0,
	.trp = 15,	.trp_05T = 0,
	.trpab = 17,	.trpab_05T = 0,
	.trc = 40,	.trc_05T = 0,
	.trfc = 293,	.trfc_05T = 0,
	.trfcpb = 141,	.trfcpb_05T = 0,
	.trfc_2gb = 93,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 37,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 133,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 61,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 157,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 85,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 213,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 101,	.trfcpb_12gb_05T = 0,
	.txp = 6,	.txp_05T = 0,
	.trtp = 5,	.trtp_05T = 0,
	.trcd = 15,	.trcd_05T = 0,
	.twr = 39,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 21,	.twtr_l_05T = 0,
	.tpbr2pbr = 65,	.tpbr2pbr_05T = 0,
	.tpbr2act = 6,	.tpbr2act_05T = 0,
	.tr2mrw = 29,	.tr2mrw_05T = 0,
	.tw2mrw = 19,	.tw2mrw_05T = 0,
	.tmrr2mrw = 24,	.tmrr2mrw_05T = 0,
	.tmrw = 8,	.tmrw_05T = 0,
	.tmrd = 13,	.tmrd_05T = 0,
	.tmrwckel = 17,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 23,	.tmrri_05T = 0,
	.trrd = 4,	.trrd_05T = 0,
	.tfaw = 9,	.tfaw_05T = 0,
	.tr2w_odt_off = 11,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 310,
	.wckrdoff = 23,	.wckrdoff_05T = 0,
	.wckwroff = 15,	.wckwroff_05T = 0,
	.tzqcs = 70,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 8,
	.xrtw2r_odt_off_otf_off = 0,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 14,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 16,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 19,
	.xrtr2w_odt_on_wck = 19,
	.xrtr2r_wck = 16,
	.tr2mrr = 14,
	.hwset_mr2_op = 187,
	.hwset_mr13_op = 74,
	.hwset_vrcg_op = 176,
	.vrcgdis_prdcnt = 80,
	.lp5_cmd1to2en = 1,
	.trtpd = 28,	.trtpd_05T = 0,
	.twtpd = 46,	.twtpd_05T = 0,
	.tmrr2w = 27,
	.ckeprd = 9,
	.ckelckcnt = 5,
	.tcsh_cscal = 7,
	.tcacsh = 4,
	.tcsh = 5,
	.trcd_derate = 16,	.trcd_derate_05T = 0,
	.trc_derate = 44,	.trc_derate_05T = 0,
	.tras_derate = 30,	.tras_derate_05T = 0,
	.trpab_derate = 19,	.trpab_derate_05T = 0,
	.trp_derate = 16,	.trp_derate_05T = 0,
	.trrd_derate = 6,	.trrd_derate_05T = 0,
	.zqlat2 = 24,
	.trfmpb = 188,	.trfmpb_05T = 0,
	.twtrap = 40,	.twtrap_05T = 0,
	.twtrap_l = 42,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 55,	.nwr_05T = 0,
	.nrbtp = 34,	.nrbtp_05T = 0,
	.dqsinctl = 14,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR6400_ACTIM
	#if SUPPORT_LP5_DDR1200_ACTIM
	//LP5_DDR1200 ACTiming---------------------------------
	//LPDDR5_DDR1200_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 12, .writeLat =  8, .DivMode = DIV8_CKR2_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 1,
	.trc = 1,	.trc_05T = 1,
	.trfc = 46,	.trfc_05T = 1,
	.trfcpb = 18,	.trfcpb_05T = 0,
	.trfc_2gb = 9,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = -1,
	.trfc_3gb = 16,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 3,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 21,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 7,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 31,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 10,	.trfcpb_12gb_05T = 1,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 7,	.twtr_l_05T = 1,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 0,
	.tmrwckel = 5,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 5,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 59,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 0,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 15,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 2,
	.tcacsh = 2,
	.tcsh = 2,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 1,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 5,
	.trfmpb = 20,	.trfmpb_05T = 0,
	.twtrap = 13,	.twtrap_05T = 0,
	.twtrap_l = 13,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 18,	.nwr_05T = 1,
	.nrbtp = 6,	.nrbtp_05T = 1,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1200_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 12, .writeLat =  8, .DivMode = DIV8_CKR2_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 1,
	.trc = 1,	.trc_05T = 1,
	.trfc = 46,	.trfc_05T = 1,
	.trfcpb = 18,	.trfcpb_05T = 0,
	.trfc_2gb = 9,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = -1,
	.trfc_3gb = 16,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 3,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 21,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 7,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 31,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 10,	.trfcpb_12gb_05T = 1,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 0,
	.tmrwckel = 5,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 5,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 59,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 0,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 15,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 2,
	.tcacsh = 2,
	.tcsh = 2,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 1,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 5,
	.trfmpb = 20,	.trfmpb_05T = 0,
	.twtrap = 13,	.twtrap_05T = 0,
	.twtrap_l = 13,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 18,	.nwr_05T = 0,
	.nrbtp = 6,	.nrbtp_05T = 1,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1200_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 12, .writeLat =  6, .DivMode = DIV8_CKR2_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 1,
	.trc = 1,	.trc_05T = 1,
	.trfc = 46,	.trfc_05T = 1,
	.trfcpb = 18,	.trfcpb_05T = 0,
	.trfc_2gb = 9,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = -1,
	.trfc_3gb = 16,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 3,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 21,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 7,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 31,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 10,	.trfcpb_12gb_05T = 1,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 11,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 1,
	.twtr_l = 6,	.twtr_l_05T = 1,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 0,
	.tmrwckel = 5,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 5,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 59,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 0,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 14,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 2,
	.tcacsh = 2,
	.tcsh = 2,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 1,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 5,
	.trfmpb = 20,	.trfmpb_05T = 0,
	.twtrap = 12,	.twtrap_05T = 0,
	.twtrap_l = 12,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 17,	.nwr_05T = 1,
	.nrbtp = 6,	.nrbtp_05T = 1,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1200_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 12, .writeLat =  6, .DivMode = DIV8_CKR2_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 1,
	.trc = 1,	.trc_05T = 1,
	.trfc = 46,	.trfc_05T = 1,
	.trfcpb = 18,	.trfcpb_05T = 0,
	.trfc_2gb = 9,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = -1,
	.trfc_3gb = 16,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 3,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 21,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 7,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 31,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 10,	.trfcpb_12gb_05T = 1,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 11,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 6,	.twtr_l_05T = 0,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 0,
	.tmrwckel = 5,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 5,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 59,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 0,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 14,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 2,
	.tcacsh = 2,
	.tcsh = 2,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 1,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 5,
	.trfmpb = 20,	.trfmpb_05T = 0,
	.twtrap = 12,	.twtrap_05T = 0,
	.twtrap_l = 12,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 17,	.nwr_05T = 0,
	.nrbtp = 6,	.nrbtp_05T = 1,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1200_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 10, .writeLat =  8, .DivMode = DIV8_CKR2_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 1,
	.trc = 1,	.trc_05T = 1,
	.trfc = 46,	.trfc_05T = 1,
	.trfcpb = 18,	.trfcpb_05T = 0,
	.trfc_2gb = 9,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = -1,
	.trfc_3gb = 16,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 3,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 21,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 7,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 31,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 10,	.trfcpb_12gb_05T = 1,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 11,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 1,
	.twtr_l = 6,	.twtr_l_05T = 1,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 9,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 0,
	.tmrwckel = 5,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 5,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 59,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 0,
	.trtpd = 9,	.trtpd_05T = 0,
	.twtpd = 14,	.twtpd_05T = 0,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 2,
	.tcacsh = 2,
	.tcsh = 2,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 1,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 5,
	.trfmpb = 20,	.trfmpb_05T = 0,
	.twtrap = 12,	.twtrap_05T = 0,
	.twtrap_l = 12,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 17,	.nwr_05T = 0,
	.nrbtp = 6,	.nrbtp_05T = 1,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1200_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 10, .writeLat =  8, .DivMode = DIV8_CKR2_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 1,
	.trc = 1,	.trc_05T = 1,
	.trfc = 46,	.trfc_05T = 1,
	.trfcpb = 18,	.trfcpb_05T = 0,
	.trfc_2gb = 9,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = -1,
	.trfc_3gb = 16,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 3,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 21,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 7,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 31,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 10,	.trfcpb_12gb_05T = 1,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 11,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 6,	.twtr_l_05T = 0,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 9,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 0,
	.tmrwckel = 5,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 5,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 59,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 0,
	.trtpd = 9,	.trtpd_05T = 0,
	.twtpd = 14,	.twtpd_05T = 0,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 2,
	.tcacsh = 2,
	.tcsh = 2,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 1,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 5,
	.trfmpb = 20,	.trfmpb_05T = 0,
	.twtrap = 12,	.twtrap_05T = 0,
	.twtrap_l = 12,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 16,	.nwr_05T = 1,
	.nrbtp = 6,	.nrbtp_05T = 1,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1200_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 10, .writeLat =  6, .DivMode = DIV8_CKR2_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 1,
	.trc = 1,	.trc_05T = 1,
	.trfc = 46,	.trfc_05T = 1,
	.trfcpb = 18,	.trfcpb_05T = 0,
	.trfc_2gb = 9,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = -1,
	.trfc_3gb = 16,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 3,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 21,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 7,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 31,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 10,	.trfcpb_12gb_05T = 1,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 10,	.twr_05T = 0,
	.twtr = 4,	.twtr_05T = 1,
	.twtr_l = 5,	.twtr_l_05T = 1,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 9,	.tr2mrw_05T = 1,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 0,
	.tmrwckel = 5,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 5,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 59,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 0,
	.trtpd = 9,	.trtpd_05T = 0,
	.twtpd = 13,	.twtpd_05T = 0,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 2,
	.tcacsh = 2,
	.tcsh = 2,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 1,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 5,
	.trfmpb = 20,	.trfmpb_05T = 0,
	.twtrap = 11,	.twtrap_05T = 0,
	.twtrap_l = 11,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 16,	.nwr_05T = 0,
	.nrbtp = 6,	.nrbtp_05T = 1,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1200_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 150.0
	.readLat = 10, .writeLat =  6, .DivMode = DIV8_CKR2_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 1,
	.trc = 1,	.trc_05T = 1,
	.trfc = 46,	.trfc_05T = 1,
	.trfcpb = 18,	.trfcpb_05T = 0,
	.trfc_2gb = 9,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = -1,
	.trfc_3gb = 16,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 3,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 21,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 7,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 31,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 10,	.trfcpb_12gb_05T = 1,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 3,	.trcd_05T = 0,
	.twr = 10,	.twr_05T = 0,
	.twtr = 4,	.twtr_05T = 0,
	.twtr_l = 5,	.twtr_l_05T = 0,
	.tpbr2pbr = 7,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 9,	.tr2mrw_05T = 1,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 0,
	.tmrwckel = 5,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 5,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 59,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 12,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 16,
	.lp5_cmd1to2en = 0,
	.trtpd = 9,	.trtpd_05T = 0,
	.twtpd = 13,	.twtpd_05T = 0,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 2,
	.tcacsh = 2,
	.tcsh = 2,
	.trcd_derate = 3,	.trcd_derate_05T = 0,
	.trc_derate = 2,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 1,
	.trp_derate = 3,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 5,
	.trfmpb = 20,	.trfmpb_05T = 0,
	.twtrap = 11,	.twtrap_05T = 0,
	.twtrap_l = 11,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 15,	.nwr_05T = 1,
	.nrbtp = 6,	.nrbtp_05T = 1,
	.dqsinctl = 5,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR1200_ACTIM
	#if SUPPORT_LP5_DDR1600_ACTIM
	//LP5_DDR1600 ACTiming---------------------------------
	//LPDDR5_DDR1600_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 12, .writeLat =  8, .DivMode = DIV8_CKR2_MODE,	
	.tras = 0,	.tras_05T = 1,
	.trp = 4,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 1,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 14,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 1,
	.tmrwckel = 5,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 6,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 0,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 1,
	.tmrr2w = 12,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 3,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 2,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 6,
	.trfmpb = 33,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 1,
	.twtrap_l = 15,	.twtrap_l_05T = 1,
	.tmdy = 6,
	.nwr = 19,	.nwr_05T = 1,
	.nrbtp = 8,	.nrbtp_05T = 1,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 12, .writeLat =  8, .DivMode = DIV8_CKR2_MODE,	
	.tras = 0,	.tras_05T = 1,
	.trp = 4,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 1,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 14,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 1,
	.tmrwckel = 5,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 6,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 0,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 3,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 2,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 6,
	.trfmpb = 33,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 0,
	.twtrap_l = 15,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 19,	.nwr_05T = 0,
	.nrbtp = 8,	.nrbtp_05T = 1,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 12, .writeLat =  6, .DivMode = DIV8_CKR2_MODE,	
	.tras = 0,	.tras_05T = 1,
	.trp = 4,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 1,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 13,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 7,	.twtr_l_05T = 1,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 1,
	.tmrwckel = 5,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 6,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 0,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 16,	.twtpd_05T = 1,
	.tmrr2w = 12,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 3,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 2,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 6,
	.trfmpb = 33,	.trfmpb_05T = 0,
	.twtrap = 14,	.twtrap_05T = 1,
	.twtrap_l = 14,	.twtrap_l_05T = 1,
	.tmdy = 6,
	.nwr = 18,	.nwr_05T = 1,
	.nrbtp = 8,	.nrbtp_05T = 1,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 12, .writeLat =  6, .DivMode = DIV8_CKR2_MODE,	
	.tras = 0,	.tras_05T = 1,
	.trp = 4,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 1,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 13,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 1,
	.tmrwckel = 5,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 6,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 0,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 16,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 3,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 2,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 6,
	.trfmpb = 33,	.trfmpb_05T = 0,
	.twtrap = 14,	.twtrap_05T = 0,
	.twtrap_l = 14,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 18,	.nwr_05T = 0,
	.nrbtp = 8,	.nrbtp_05T = 1,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 10, .writeLat =  8, .DivMode = DIV8_CKR2_MODE,	
	.tras = 0,	.tras_05T = 1,
	.trp = 4,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 1,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 13,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 9,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 1,
	.tmrwckel = 5,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 6,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 0,
	.trtpd = 9,	.trtpd_05T = 0,
	.twtpd = 16,	.twtpd_05T = 0,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 3,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 2,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 6,
	.trfmpb = 33,	.trfmpb_05T = 0,
	.twtrap = 14,	.twtrap_05T = 0,
	.twtrap_l = 14,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 18,	.nwr_05T = 0,
	.nrbtp = 8,	.nrbtp_05T = 1,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 10, .writeLat =  8, .DivMode = DIV8_CKR2_MODE,	
	.tras = 0,	.tras_05T = 1,
	.trp = 4,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 1,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 1,
	.twtr = 5,	.twtr_05T = 1,
	.twtr_l = 6,	.twtr_l_05T = 1,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 9,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 1,
	.tmrwckel = 5,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 6,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 4,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 0,
	.trtpd = 9,	.trtpd_05T = 0,
	.twtpd = 15,	.twtpd_05T = 1,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 3,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 2,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 6,
	.trfmpb = 33,	.trfmpb_05T = 0,
	.twtrap = 13,	.twtrap_05T = 1,
	.twtrap_l = 13,	.twtrap_l_05T = 1,
	.tmdy = 6,
	.nwr = 17,	.nwr_05T = 1,
	.nrbtp = 8,	.nrbtp_05T = 1,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 10, .writeLat =  6, .DivMode = DIV8_CKR2_MODE,	
	.tras = 0,	.tras_05T = 1,
	.trp = 4,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 1,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 5,	.twtr_05T = 0,
	.twtr_l = 6,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 9,	.tr2mrw_05T = 1,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 1,
	.tmrwckel = 5,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 6,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 0,
	.trtpd = 9,	.trtpd_05T = 0,
	.twtpd = 15,	.twtpd_05T = 0,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 3,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 2,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 6,
	.trfmpb = 33,	.trfmpb_05T = 0,
	.twtrap = 13,	.twtrap_05T = 0,
	.twtrap_l = 13,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 17,	.nwr_05T = 0,
	.nrbtp = 8,	.nrbtp_05T = 1,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 10, .writeLat =  6, .DivMode = DIV8_CKR2_MODE,	
	.tras = 0,	.tras_05T = 1,
	.trp = 4,	.trp_05T = 0,
	.trpab = 4,	.trpab_05T = 1,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 11,	.twr_05T = 1,
	.twtr = 4,	.twtr_05T = 1,
	.twtr_l = 5,	.twtr_l_05T = 1,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 1,
	.tr2mrw = 9,	.tr2mrw_05T = 1,
	.tw2mrw = 7,	.tw2mrw_05T = 0,
	.tmrr2mrw = 9,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 3,	.tmrd_05T = 1,
	.tmrwckel = 5,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 6,	.tmrri_05T = 1,
	.trrd = 1,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 8,	.wckrdoff_05T = 0,
	.wckwroff = 6,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 6,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 0,
	.trtpd = 9,	.trtpd_05T = 0,
	.twtpd = 14,	.twtpd_05T = 1,
	.tmrr2w = 11,
	.ckeprd = 2,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 3,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 2,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 1,
	.zqlat2 = 6,
	.trfmpb = 33,	.trfmpb_05T = 0,
	.twtrap = 12,	.twtrap_05T = 1,
	.twtrap_l = 12,	.twtrap_l_05T = 1,
	.tmdy = 6,
	.nwr = 16,	.nwr_05T = 1,
	.nrbtp = 8,	.nrbtp_05T = 1,
	.dqsinctl = 5,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR1600_ACTIM
	#if SUPPORT_LP5_DDR1866_ACTIM
	//LP5_DDR1866 ACTiming---------------------------------
	//LPDDR5_DDR1866_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 933, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 233.25
	.readLat = 14, .writeLat =  10, .DivMode = DIV8_CKR2_MODE,	
	.tras = 2,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 1,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 6,	.trc_05T = 0,
	.trfc = 78,	.trfc_05T = 0,
	.trfcpb = 33,	.trfcpb_05T = 1,
	.trfc_2gb = 19,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 3,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 31,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 10,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 38,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 17,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 54,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 22,	.trfcpb_12gb_05T = 0,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 1,
	.twr = 15,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 14,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 11,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 4,	.tmrd_05T = 0,
	.tmrwckel = 6,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 1,	.trrd_05T = 1,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 91,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 0,
	.tzqcs = 19,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 24,
	.lp5_cmd1to2en = 0,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 3,
	.trcd_derate = 5,	.trcd_derate_05T = 0,
	.trc_derate = 7,	.trc_derate_05T = 1,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 1,
	.trp_derate = 5,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 7,
	.trfmpb = 42,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 22,	.nwr_05T = 0,
	.nrbtp = 10,	.nrbtp_05T = 0,
	.dqsinctl = 4,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1866_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 933, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 233.25
	.readLat = 12, .writeLat =  10, .DivMode = DIV8_CKR2_MODE,	
	.tras = 2,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 1,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 6,	.trc_05T = 0,
	.trfc = 78,	.trfc_05T = 0,
	.trfcpb = 33,	.trfcpb_05T = 1,
	.trfc_2gb = 19,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 3,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 31,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 10,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 38,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 17,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 54,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 22,	.trfcpb_12gb_05T = 0,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 1,
	.twr = 14,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 14,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 4,	.tmrd_05T = 0,
	.tmrwckel = 6,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 1,	.trrd_05T = 1,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 91,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 0,
	.tzqcs = 19,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 24,
	.lp5_cmd1to2en = 0,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 1,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 3,
	.trcd_derate = 5,	.trcd_derate_05T = 0,
	.trc_derate = 7,	.trc_derate_05T = 1,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 1,
	.trp_derate = 5,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 7,
	.trfmpb = 42,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 1,
	.twtrap_l = 15,	.twtrap_l_05T = 1,
	.tmdy = 6,
	.nwr = 21,	.nwr_05T = 1,
	.nrbtp = 10,	.nrbtp_05T = 0,
	.dqsinctl = 4,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1866_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 933, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 233.25
	.readLat = 14, .writeLat =  8, .DivMode = DIV8_CKR2_MODE,	
	.tras = 2,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 1,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 6,	.trc_05T = 0,
	.trfc = 78,	.trfc_05T = 0,
	.trfcpb = 33,	.trfcpb_05T = 1,
	.trfc_2gb = 19,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 3,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 31,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 10,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 38,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 17,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 54,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 22,	.trfcpb_12gb_05T = 0,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 1,
	.twr = 14,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 7,	.twtr_l_05T = 1,
	.tpbr2pbr = 14,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 11,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 4,	.tmrd_05T = 0,
	.tmrwckel = 6,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 1,	.trrd_05T = 1,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 91,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 19,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 24,
	.lp5_cmd1to2en = 0,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 0,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 3,
	.trcd_derate = 5,	.trcd_derate_05T = 0,
	.trc_derate = 7,	.trc_derate_05T = 1,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 1,
	.trp_derate = 5,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 7,
	.trfmpb = 42,	.trfmpb_05T = 0,
	.twtrap = 15,	.twtrap_05T = 0,
	.twtrap_l = 15,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 21,	.nwr_05T = 0,
	.nrbtp = 10,	.nrbtp_05T = 0,
	.dqsinctl = 4,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1866_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 933, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 233.25
	.readLat = 12, .writeLat =  8, .DivMode = DIV8_CKR2_MODE,	
	.tras = 2,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 1,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 6,	.trc_05T = 0,
	.trfc = 78,	.trfc_05T = 0,
	.trfcpb = 33,	.trfcpb_05T = 1,
	.trfc_2gb = 19,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 3,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 31,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 10,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 38,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 17,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 54,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 22,	.trfcpb_12gb_05T = 0,
	.txp = 0,	.txp_05T = 1,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 1,
	.twr = 13,	.twr_05T = 1,
	.twtr = 6,	.twtr_05T = 0,
	.twtr_l = 7,	.twtr_l_05T = 0,
	.tpbr2pbr = 14,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 2,	.tmrw_05T = 1,
	.tmrd = 4,	.tmrd_05T = 0,
	.tmrwckel = 6,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 1,	.trrd_05T = 1,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 91,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 19,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 24,
	.lp5_cmd1to2en = 0,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 16,	.twtpd_05T = 1,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 3,
	.trcd_derate = 5,	.trcd_derate_05T = 0,
	.trc_derate = 7,	.trc_derate_05T = 1,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 1,
	.trp_derate = 5,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 7,
	.trfmpb = 42,	.trfmpb_05T = 0,
	.twtrap = 14,	.twtrap_05T = 1,
	.twtrap_l = 14,	.twtrap_l_05T = 1,
	.tmdy = 6,
	.nwr = 20,	.nwr_05T = 1,
	.nrbtp = 10,	.nrbtp_05T = 0,
	.dqsinctl = 4,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR1866_ACTIM
	#if SUPPORT_LP5_DDR2133_ACTIM
	//LP5_DDR2133 ACTiming---------------------------------
	//LPDDR5_DDR2133_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1066, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 266.625
	.readLat = 14, .writeLat =  10, .DivMode = DIV8_CKR2_MODE,	
	.tras = 3,	.tras_05T = 1,
	.trp = 5,	.trp_05T = 0,
	.trpab = 6,	.trpab_05T = 0,
	.trc = 8,	.trc_05T = 0,
	.trfc = 90,	.trfc_05T = 1,
	.trfcpb = 40,	.trfcpb_05T = 0,
	.trfc_2gb = 24,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 5,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 37,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 13,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 45,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 21,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 64,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 26,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 16,	.twr_05T = 1,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 17,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 11,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 0,
	.tmrd = 4,	.tmrd_05T = 1,
	.tmrwckel = 6,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 1,	.trrd_05T = 1,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 104,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 0,
	.tzqcs = 22,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 27,
	.lp5_cmd1to2en = 0,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 5,	.trcd_derate_05T = 1,
	.trc_derate = 9,	.trc_derate_05T = 1,
	.tras_derate = 5,	.tras_derate_05T = 0,
	.trpab_derate = 6,	.trpab_derate_05T = 1,
	.trp_derate = 5,	.trp_derate_05T = 1,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 50,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 17,	.twtrap_l_05T = 1,
	.tmdy = 6,
	.nwr = 22,	.nwr_05T = 1,
	.nrbtp = 11,	.nrbtp_05T = 1,
	.dqsinctl = 4,
	.datlat = 1,
	
	},
	//LPDDR5_DDR2133_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1066, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 266.625
	.readLat = 12, .writeLat =  10, .DivMode = DIV8_CKR2_MODE,	
	.tras = 3,	.tras_05T = 1,
	.trp = 5,	.trp_05T = 0,
	.trpab = 6,	.trpab_05T = 0,
	.trc = 8,	.trc_05T = 0,
	.trfc = 90,	.trfc_05T = 1,
	.trfcpb = 40,	.trfcpb_05T = 0,
	.trfc_2gb = 24,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 5,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 37,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 13,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 45,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 21,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 64,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 26,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 16,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 17,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 0,
	.tmrd = 4,	.tmrd_05T = 1,
	.tmrwckel = 6,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 1,	.trrd_05T = 1,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 104,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 0,
	.tzqcs = 22,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 7,
	.xrtw2r_odt_on_wck = 8,
	.xrtr2w_odt_off_wck = 7,
	.xrtr2w_odt_on_wck = 7,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 27,
	.lp5_cmd1to2en = 0,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 5,	.trcd_derate_05T = 1,
	.trc_derate = 9,	.trc_derate_05T = 1,
	.tras_derate = 5,	.tras_derate_05T = 0,
	.trpab_derate = 6,	.trpab_derate_05T = 1,
	.trp_derate = 5,	.trp_derate_05T = 1,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 50,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 0,
	.twtrap_l = 17,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 22,	.nwr_05T = 0,
	.nrbtp = 11,	.nrbtp_05T = 1,
	.dqsinctl = 4,
	.datlat = 1,
	
	},
	//LPDDR5_DDR2133_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1066, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 266.625
	.readLat = 14, .writeLat =  8, .DivMode = DIV8_CKR2_MODE,	
	.tras = 3,	.tras_05T = 1,
	.trp = 5,	.trp_05T = 0,
	.trpab = 6,	.trpab_05T = 0,
	.trc = 8,	.trc_05T = 0,
	.trfc = 90,	.trfc_05T = 1,
	.trfcpb = 40,	.trfcpb_05T = 0,
	.trfc_2gb = 24,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 5,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 37,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 13,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 45,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 21,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 64,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 26,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 15,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 17,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 11,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 11,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 0,
	.tmrd = 4,	.tmrd_05T = 1,
	.tmrwckel = 6,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 1,	.trrd_05T = 1,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 104,
	.wckrdoff = 10,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 22,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 6,
	.xrtr2w_odt_on = 7,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 9,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 27,
	.lp5_cmd1to2en = 0,
	.trtpd = 11,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 1,
	.tmrr2w = 13,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 5,	.trcd_derate_05T = 1,
	.trc_derate = 9,	.trc_derate_05T = 1,
	.tras_derate = 5,	.tras_derate_05T = 0,
	.trpab_derate = 6,	.trpab_derate_05T = 1,
	.trp_derate = 5,	.trp_derate_05T = 1,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 50,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 1,
	.twtrap_l = 16,	.twtrap_l_05T = 1,
	.tmdy = 6,
	.nwr = 21,	.nwr_05T = 1,
	.nrbtp = 11,	.nrbtp_05T = 1,
	.dqsinctl = 4,
	.datlat = 1,
	
	},
	//LPDDR5_DDR2133_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1066, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 266.625
	.readLat = 12, .writeLat =  8, .DivMode = DIV8_CKR2_MODE,	
	.tras = 3,	.tras_05T = 1,
	.trp = 5,	.trp_05T = 0,
	.trpab = 6,	.trpab_05T = 0,
	.trc = 8,	.trc_05T = 0,
	.trfc = 90,	.trfc_05T = 1,
	.trfcpb = 40,	.trfcpb_05T = 0,
	.trfc_2gb = 24,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 5,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 37,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 13,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 45,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 21,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 64,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 26,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 0,
	.trcd = 5,	.trcd_05T = 0,
	.twr = 15,	.twr_05T = 0,
	.twtr = 6,	.twtr_05T = 1,
	.twtr_l = 7,	.twtr_l_05T = 1,
	.tpbr2pbr = 17,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 10,	.tr2mrw_05T = 1,
	.tw2mrw = 8,	.tw2mrw_05T = 0,
	.tmrr2mrw = 10,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 0,
	.tmrd = 4,	.tmrd_05T = 1,
	.tmrwckel = 6,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 0,
	.trrd = 1,	.trrd_05T = 1,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 104,
	.wckrdoff = 9,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 22,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 6,
	.xrtw2w_odt_on_wck = 7,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 8,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 27,
	.lp5_cmd1to2en = 0,
	.trtpd = 10,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 0,
	.tmrr2w = 12,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 5,	.trcd_derate_05T = 1,
	.trc_derate = 9,	.trc_derate_05T = 1,
	.tras_derate = 5,	.tras_derate_05T = 0,
	.trpab_derate = 6,	.trpab_derate_05T = 1,
	.trp_derate = 5,	.trp_derate_05T = 1,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 50,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 21,	.nwr_05T = 0,
	.nrbtp = 11,	.nrbtp_05T = 1,
	.dqsinctl = 4,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR2133_ACTIM
	#if SUPPORT_LP5_DDR2400_ACTIM
	//LP5_DDR2400 ACTiming---------------------------------
	//LPDDR5_DDR2400_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 16, .writeLat =  14, .DivMode = DIV8_CKR2_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 1,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 1,
	.twtrap_l = 20,	.twtrap_l_05T = 1,
	.tmdy = 6,
	.nwr = 27,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 4,
	.datlat = 1,
	
	},
	//LPDDR5_DDR2400_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 16, .writeLat =  14, .DivMode = DIV8_CKR2_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 19,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 11,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 2,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 27,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 4,
	.datlat = 1,
	
	},
	//LPDDR5_DDR2400_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_CKR2_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 1,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 1,
	.tmrr2w = 14,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 1,
	.twtrap_l = 17,	.twtrap_l_05T = 1,
	.tmdy = 6,
	.nwr = 24,	.nwr_05T = 1,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 4,
	.datlat = 1,
	
	},
	//LPDDR5_DDR2400_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 300.0
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_CKR2_MODE,	
	.tras = 5,	.tras_05T = 0,
	.trp = 5,	.trp_05T = 1,
	.trpab = 6,	.trpab_05T = 1,
	.trc = 10,	.trc_05T = 1,
	.trfc = 103,	.trfc_05T = 1,
	.trfcpb = 46,	.trfcpb_05T = 1,
	.trfc_2gb = 28,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 7,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 43,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 16,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 52,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 25,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 73,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 31,	.trfcpb_12gb_05T = 1,
	.txp = 1,	.txp_05T = 0,
	.trtp = 1,	.trtp_05T = 1,
	.trcd = 5,	.trcd_05T = 1,
	.twr = 16,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 0,
	.twtr_l = 8,	.twtr_l_05T = 0,
	.tpbr2pbr = 20,	.tpbr2pbr_05T = 1,
	.tpbr2act = 2,	.tpbr2act_05T = 1,
	.tr2mrw = 13,	.tr2mrw_05T = 0,
	.tw2mrw = 8,	.tw2mrw_05T = 1,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 0,
	.tmrwckel = 7,	.tmrwckel_05T = 0,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 8,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 5,	.tr2w_odt_off_05T = 1,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 117,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 26,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 31,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 0,
	.twtpd = 19,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 3,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 4,
	.trcd_derate = 6,	.trcd_derate_05T = 0,
	.trc_derate = 11,	.trc_derate_05T = 1,
	.tras_derate = 6,	.tras_derate_05T = 0,
	.trpab_derate = 7,	.trpab_derate_05T = 0,
	.trp_derate = 6,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 10,
	.trfmpb = 59,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 0,
	.twtrap_l = 17,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 24,	.nwr_05T = 0,
	.nrbtp = 13,	.nrbtp_05T = 0,
	.dqsinctl = 4,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR2400_ACTIM
	#if SUPPORT_LP5_DDR2667_ACTIM
	//LP5_DDR2667 ACTiming---------------------------------
	//LPDDR5_DDR2667_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1333, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 333.375
	.readLat = 16, .writeLat =  14, .DivMode = DIV8_CKR2_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 12,	.trc_05T = 1,
	.trfc = 116,	.trfc_05T = 0,
	.trfcpb = 52,	.trfcpb_05T = 1,
	.trfc_2gb = 32,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 9,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 49,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 19,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 59,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 29,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 82,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 36,	.trfcpb_12gb_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 23,	.tpbr2pbr_05T = 1,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 130,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 34,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 24,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 0,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 68,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 22,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 28,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 4,
	.datlat = 1,
	
	},
	//LPDDR5_DDR2667_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1333, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 333.375
	.readLat = 16, .writeLat =  14, .DivMode = DIV8_CKR2_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 12,	.trc_05T = 1,
	.trfc = 116,	.trfc_05T = 0,
	.trfcpb = 52,	.trfcpb_05T = 1,
	.trfc_2gb = 32,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 9,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 49,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 19,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 59,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 29,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 82,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 36,	.trfcpb_12gb_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 20,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 1,
	.twtr_l = 11,	.twtr_l_05T = 1,
	.tpbr2pbr = 23,	.tpbr2pbr_05T = 1,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 5,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 130,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 34,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 0,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 68,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 0,
	.twtrap_l = 21,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 28,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 4,
	.datlat = 1,
	
	},
	//LPDDR5_DDR2667_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1333, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 333.375
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_CKR2_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 12,	.trc_05T = 1,
	.trfc = 116,	.trfc_05T = 0,
	.trfcpb = 52,	.trfcpb_05T = 1,
	.trfc_2gb = 32,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 9,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 49,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 19,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 59,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 29,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 82,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 36,	.trfcpb_12gb_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 18,	.twr_05T = 0,
	.twtr = 8,	.twtr_05T = 0,
	.twtr_l = 9,	.twtr_l_05T = 0,
	.tpbr2pbr = 23,	.tpbr2pbr_05T = 1,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 130,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 34,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 0,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 68,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 25,	.nwr_05T = 1,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 4,
	.datlat = 1,
	
	},
	//LPDDR5_DDR2667_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1333, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 333.375
	.readLat = 16, .writeLat =  8, .DivMode = DIV8_CKR2_MODE,	
	.tras = 6,	.tras_05T = 1,
	.trp = 6,	.trp_05T = 1,
	.trpab = 7,	.trpab_05T = 1,
	.trc = 12,	.trc_05T = 1,
	.trfc = 116,	.trfc_05T = 0,
	.trfcpb = 52,	.trfcpb_05T = 1,
	.trfc_2gb = 32,	.trfc_2gb_05T = 1,
	.trfcpb_2gb = 9,	.trfcpb_2gb_05T = 1,
	.trfc_3gb = 49,	.trfc_3gb_05T = 1,
	.trfcpb_3gb = 19,	.trfcpb_3gb_05T = 1,
	.trfc_6gb = 59,	.trfc_6gb_05T = 1,
	.trfcpb_6gb = 29,	.trfcpb_6gb_05T = 1,
	.trfc_12gb = 82,	.trfc_12gb_05T = 1,
	.trfcpb_12gb = 36,	.trfcpb_12gb_05T = 0,
	.txp = 1,	.txp_05T = 1,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 6,	.trcd_05T = 1,
	.twr = 17,	.twr_05T = 0,
	.twtr = 7,	.twtr_05T = 1,
	.twtr_l = 8,	.twtr_l_05T = 1,
	.tpbr2pbr = 23,	.tpbr2pbr_05T = 1,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 14,	.tr2mrw_05T = 0,
	.tw2mrw = 9,	.tw2mrw_05T = 0,
	.tmrr2mrw = 12,	.tmrr2mrw_05T = 0,
	.tmrw = 3,	.tmrw_05T = 1,
	.tmrd = 5,	.tmrd_05T = 1,
	.tmrwckel = 7,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 10,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 8,	.tr2w_odt_on_05T = 1,
	.txrefcnt = 130,
	.wckrdoff = 11,	.wckrdoff_05T = 0,
	.wckwroff = 7,	.wckwroff_05T = 0,
	.tzqcs = 29,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 8,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 68,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 64,
	.vrcgdis_prdcnt = 34,
	.lp5_cmd1to2en = 0,
	.trtpd = 12,	.trtpd_05T = 1,
	.twtpd = 20,	.twtpd_05T = 0,
	.tmrr2w = 14,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 3,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 7,	.trcd_derate_05T = 0,
	.trc_derate = 14,	.trc_derate_05T = 0,
	.tras_derate = 8,	.tras_derate_05T = 0,
	.trpab_derate = 8,	.trpab_derate_05T = 0,
	.trp_derate = 7,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 1,
	.zqlat2 = 11,
	.trfmpb = 68,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 18,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 25,	.nwr_05T = 0,
	.nrbtp = 14,	.nrbtp_05T = 1,
	.dqsinctl = 4,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR2667_ACTIM
	#if SUPPORT_LP5_DDR3200_ACTIM
	//LP5_DDR3200 ACTiming---------------------------------
	//LPDDR5_DDR3200_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 20, .writeLat =  16, .DivMode = DIV8_CKR2_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 24,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 4,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 7,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 5,
	.xrtr2w_odt_on = 6,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 8,
	.xrtw2r_odt_on_wck = 9,
	.xrtr2w_odt_off_wck = 9,
	.xrtr2w_odt_on_wck = 9,
	.xrtr2r_wck = 10,
	.tr2mrr = 1,
	.hwset_mr2_op = 85,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 80,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 27,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 25,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 32,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3200_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 1600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  16, .DivMode = DIV8_CKR2_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 23,	.twr_05T = 1,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 13,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 3,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 6,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 11,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 2,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 4,
	.xrtr2w_odt_on = 5,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 9,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 8,
	.xrtr2w_odt_on_wck = 8,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 85,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 80,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 26,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 24,	.twtrap_05T = 1,
	.twtrap_l = 24,	.twtrap_l_05T = 1,
	.tmdy = 6,
	.nwr = 32,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3200_Div 8_CKR2_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1600, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 20, .writeLat =  10, .DivMode = DIV8_CKR2_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 21,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 16,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 14,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 7,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 13,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 9,
	.xrtw2r_odt_off_wck = 5,
	.xrtw2r_odt_on_wck = 6,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 10,
	.tr2mrr = 1,
	.hwset_mr2_op = 85,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 80,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 14,	.trtpd_05T = 1,
	.twtpd = 24,	.twtpd_05T = 0,
	.tmrr2w = 16,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 22,	.twtrap_05T = 0,
	.twtrap_l = 22,	.twtrap_l_05T = 0,
	.tmdy = 6,
	.nwr = 29,	.nwr_05T = 1,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},
	//LPDDR5_DDR3200_Div 8_CKR2_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 1600, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 18, .writeLat =  10, .DivMode = DIV8_CKR2_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 7,	.trp_05T = 1,
	.trpab = 8,	.trpab_05T = 1,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 2,	.txp_05T = 0,
	.trtp = 2,	.trtp_05T = 0,
	.trcd = 7,	.trcd_05T = 1,
	.twr = 20,	.twr_05T = 1,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 10,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 4,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 1,
	.tmrwckel = 8,	.tmrwckel_05T = 1,
	.tpde = 2,	.tpde_05T = 1,
	.tpdx = 1,	.tpdx_05T = 0,
	.tmrri = 11,	.tmrri_05T = 1,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 6,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 9,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 8,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 6,
	.xrtw2w_odt_on = 6,
	.xrtw2r_odt_off_otf_off = 1,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 7,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 5,
	.xrtr2r_odt_on = 5,
	.xrtw2w_odt_off_wck = 7,
	.xrtw2w_odt_on_wck = 9,
	.xrtw2r_odt_off_wck = 6,
	.xrtw2r_odt_on_wck = 7,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 10,
	.tr2mrr = 0,
	.hwset_mr2_op = 85,
	.hwset_mr13_op = 69,
	.hwset_vrcg_op = 80,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 0,
	.trtpd = 13,	.trtpd_05T = 1,
	.twtpd = 23,	.twtpd_05T = 1,
	.tmrr2w = 15,
	.ckeprd = 4,
	.ckelckcnt = 3,
	.tcsh_cscal = 4,
	.tcacsh = 2,
	.tcsh = 5,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 11,	.tras_derate_05T = 0,
	.trpab_derate = 9,	.trpab_derate_05T = 1,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 85,	.trfmpb_05T = 0,
	.twtrap = 21,	.twtrap_05T = 1,
	.twtrap_l = 21,	.twtrap_l_05T = 1,
	.tmdy = 6,
	.nwr = 29,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 7,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR3200_ACTIM
	#if SUPPORT_LP5_DDR400_ACTIM
	//LP5_DDR400 ACTiming---------------------------------
	//LPDDR5_DDR400_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 6, .writeLat =  4, .DivMode = DIV4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.trfc = 27,	.trfc_05T = 0,
	.trfcpb = 8,	.trfcpb_05T = 0,
	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 10,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 1,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 17,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 3,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 13,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 40,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 12,
	.tr2mrr = 1,
	.hwset_mr2_op = 0,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 4,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 6,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 18,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	.dqsinctl = 2,
	.datlat = 1,
	
	},
	//LPDDR5_DDR400_Div 4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 6, .writeLat =  4, .DivMode = DIV4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.trfc = 27,	.trfc_05T = 0,
	.trfcpb = 8,	.trfcpb_05T = 0,
	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 10,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 1,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 17,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 3,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 13,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 40,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 12,
	.tr2mrr = 1,
	.hwset_mr2_op = 0,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 4,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 6,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 18,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	.dqsinctl = 2,
	.datlat = 1,
	
	},
	//LPDDR5_DDR400_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 6, .writeLat =  4, .DivMode = DIV4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.trfc = 27,	.trfc_05T = 0,
	.trfcpb = 8,	.trfcpb_05T = 0,
	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 10,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 1,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 17,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 3,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 13,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 40,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 12,
	.tr2mrr = 1,
	.hwset_mr2_op = 0,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 4,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 6,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 18,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	.dqsinctl = 2,
	.datlat = 1,
	
	},
	//LPDDR5_DDR400_Div 4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 6, .writeLat =  4, .DivMode = DIV4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.trfc = 27,	.trfc_05T = 0,
	.trfcpb = 8,	.trfcpb_05T = 0,
	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 10,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 1,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 17,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 3,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 13,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 40,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 12,
	.tr2mrr = 1,
	.hwset_mr2_op = 0,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 4,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 18,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 6,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 18,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	.dqsinctl = 2,
	.datlat = 1,
	
	},
	//LPDDR5_DDR400_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 6, .writeLat =  4, .DivMode = DIV4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.trfc = 27,	.trfc_05T = 0,
	.trfcpb = 8,	.trfcpb_05T = 0,
	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 10,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 1,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 17,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 3,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 40,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 12,
	.tr2mrr = 1,
	.hwset_mr2_op = 0,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 4,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 6,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 17,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	.dqsinctl = 2,
	.datlat = 1,
	
	},
	//LPDDR5_DDR400_Div 4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 6, .writeLat =  4, .DivMode = DIV4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.trfc = 27,	.trfc_05T = 0,
	.trfcpb = 8,	.trfcpb_05T = 0,
	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 10,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 1,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 17,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 3,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 40,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 12,
	.tr2mrr = 1,
	.hwset_mr2_op = 0,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 4,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 6,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 17,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	.dqsinctl = 2,
	.datlat = 1,
	
	},
	//LPDDR5_DDR400_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 200, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 6, .writeLat =  4, .DivMode = DIV4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.trfc = 27,	.trfc_05T = 0,
	.trfcpb = 8,	.trfcpb_05T = 0,
	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 10,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 1,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 17,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 3,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 40,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 12,
	.tr2mrr = 1,
	.hwset_mr2_op = 0,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 4,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 6,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 17,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	.dqsinctl = 2,
	.datlat = 1,
	
	},
	//LPDDR5_DDR400_Div 4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 200, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 100.0
	.readLat = 6, .writeLat =  4, .DivMode = DIV4_MODE,	
	.tras = 0,	.tras_05T = 0,
	.trp = 3,	.trp_05T = 0,
	.trpab = 3,	.trpab_05T = 0,
	.trc = 0,	.trc_05T = 0,
	.trfc = 27,	.trfc_05T = 0,
	.trfcpb = 8,	.trfcpb_05T = 0,
	.trfc_2gb = 2,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 0,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 7,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 0,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 10,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 1,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 17,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 3,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 2,	.trcd_05T = 0,
	.twr = 12,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 2,	.tpbr2pbr_05T = 0,
	.tpbr2act = 1,	.tpbr2act_05T = 0,
	.tr2mrw = 15,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 13,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 7,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 40,
	.wckrdoff = 12,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 7,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 11,
	.xrtr2w_odt_on_wck = 11,
	.xrtr2r_wck = 12,
	.tr2mrr = 1,
	.hwset_mr2_op = 0,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 4,
	.vrcgdis_prdcnt = 10,
	.lp5_cmd1to2en = 1,
	.trtpd = 14,	.trtpd_05T = 0,
	.twtpd = 17,	.twtpd_05T = 0,
	.tmrr2w = 15,
	.ckeprd = 2,
	.ckelckcnt = 5,
	.tcsh_cscal = 3,
	.tcacsh = 3,
	.tcsh = 1,
	.trcd_derate = 2,	.trcd_derate_05T = 0,
	.trc_derate = 0,	.trc_derate_05T = 0,
	.tras_derate = 0,	.tras_derate_05T = 0,
	.trpab_derate = 3,	.trpab_derate_05T = 0,
	.trp_derate = 2,	.trp_derate_05T = 0,
	.trrd_derate = 1,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 6,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 17,	.nwr_05T = 0,
	.nrbtp = 7,	.nrbtp_05T = 0,
	.dqsinctl = 2,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR400_ACTIM
	#if SUPPORT_LP5_DDR800_ACTIM
	//LP5_DDR800 ACTiming---------------------------------
	//LPDDR5_DDR800_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 10, .writeLat =  6, .DivMode = DIV4_MODE,	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 12,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 16,
	.tr2mrr = 5,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 32,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 27,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	.dqsinctl = 3,
	.datlat = 1,
	
	},
	//LPDDR5_DDR800_Div 4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 8, .writeLat =  6, .DivMode = DIV4_MODE,	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 19,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 14,
	.tr2mrr = 3,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 24,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 32,	.trfmpb_05T = 0,
	.twtrap = 20,	.twtrap_05T = 0,
	.twtrap_l = 20,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 26,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	.dqsinctl = 3,
	.datlat = 1,
	
	},
	//LPDDR5_DDR800_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 10, .writeLat =  4, .DivMode = DIV4_MODE,	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 17,	.twr_05T = 0,
	.twtr = 10,	.twtr_05T = 0,
	.twtr_l = 11,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 14,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 0,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 12,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 16,
	.xrtr2w_odt_on_wck = 16,
	.xrtr2r_wck = 16,
	.tr2mrr = 5,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 32,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 18,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 25,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	.dqsinctl = 3,
	.datlat = 1,
	
	},
	//LPDDR5_DDR800_Div 4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 8, .writeLat =  4, .DivMode = DIV4_MODE,	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 17,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 12,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 14,
	.tr2mrr = 3,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 32,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 18,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 24,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	.dqsinctl = 3,
	.datlat = 1,
	
	},
	//LPDDR5_DDR800_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 8, .writeLat =  6, .DivMode = DIV4_MODE,	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 18,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 14,
	.tr2mrr = 3,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 23,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 32,	.trfmpb_05T = 0,
	.twtrap = 19,	.twtrap_05T = 0,
	.twtrap_l = 19,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 25,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	.dqsinctl = 3,
	.datlat = 1,
	
	},
	//LPDDR5_DDR800_Div 4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 8, .writeLat =  6, .DivMode = DIV4_MODE,	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 17,	.twr_05T = 0,
	.twtr = 11,	.twtr_05T = 0,
	.twtr_l = 12,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 10,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 8,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 11,
	.xrtw2r_odt_off_wck = 12,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 12,
	.xrtr2w_odt_on_wck = 12,
	.xrtr2r_wck = 14,
	.tr2mrr = 3,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 22,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 32,	.trfmpb_05T = 0,
	.twtrap = 18,	.twtrap_05T = 0,
	.twtrap_l = 18,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 25,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	.dqsinctl = 3,
	.datlat = 1,
	
	},
	//LPDDR5_DDR800_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 8, .writeLat =  4, .DivMode = DIV4_MODE,	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 16,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 12,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 14,
	.tr2mrr = 3,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 21,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 32,	.trfmpb_05T = 0,
	.twtrap = 17,	.twtrap_05T = 0,
	.twtrap_l = 17,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 23,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	.dqsinctl = 3,
	.datlat = 1,
	
	},
	//LPDDR5_DDR800_Div 4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 400, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 200.0
	.readLat = 8, .writeLat =  4, .DivMode = DIV4_MODE,	
	.tras = 1,	.tras_05T = 0,
	.trp = 4,	.trp_05T = 0,
	.trpab = 5,	.trpab_05T = 0,
	.trc = 4,	.trc_05T = 0,
	.trfc = 65,	.trfc_05T = 0,
	.trfcpb = 27,	.trfcpb_05T = 0,
	.trfc_2gb = 15,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 1,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 25,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 7,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 31,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 13,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 45,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 17,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 4,	.trcd_05T = 0,
	.twr = 15,	.twr_05T = 0,
	.twtr = 9,	.twtr_05T = 0,
	.twtr_l = 10,	.twtr_l_05T = 0,
	.tpbr2pbr = 11,	.tpbr2pbr_05T = 0,
	.tpbr2act = 2,	.tpbr2act_05T = 0,
	.tr2mrw = 17,	.tr2mrw_05T = 0,
	.tw2mrw = 12,	.tw2mrw_05T = 0,
	.tmrr2mrw = 15,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 6,	.tmrd_05T = 0,
	.tmrwckel = 10,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 9,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 0,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 12,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 78,
	.wckrdoff = 14,	.wckrdoff_05T = 0,
	.wckwroff = 10,	.wckwroff_05T = 0,
	.tzqcs = 16,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 2,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 10,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 10,
	.xrtw2w_odt_on_wck = 10,
	.xrtw2r_odt_off_wck = 10,
	.xrtw2r_odt_on_wck = 10,
	.xrtr2w_odt_off_wck = 14,
	.xrtr2w_odt_on_wck = 14,
	.xrtr2r_wck = 14,
	.tr2mrr = 3,
	.hwset_mr2_op = 17,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 20,
	.vrcgdis_prdcnt = 20,
	.lp5_cmd1to2en = 1,
	.trtpd = 16,	.trtpd_05T = 0,
	.twtpd = 20,	.twtpd_05T = 0,
	.tmrr2w = 17,
	.ckeprd = 3,
	.ckelckcnt = 5,
	.tcsh_cscal = 4,
	.tcacsh = 3,
	.tcsh = 2,
	.trcd_derate = 4,	.trcd_derate_05T = 0,
	.trc_derate = 5,	.trc_derate_05T = 0,
	.tras_derate = 3,	.tras_derate_05T = 0,
	.trpab_derate = 5,	.trpab_derate_05T = 0,
	.trp_derate = 4,	.trp_derate_05T = 0,
	.trrd_derate = 2,	.trrd_derate_05T = 0,
	.zqlat2 = 8,
	.trfmpb = 32,	.trfmpb_05T = 0,
	.twtrap = 16,	.twtrap_05T = 0,
	.twtrap_l = 16,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 23,	.nwr_05T = 0,
	.nrbtp = 9,	.nrbtp_05T = 0,
	.dqsinctl = 3,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR800_ACTIM
	#if SUPPORT_LP5_DDR1600_ACTIM
	//LP5_DDR1600 ACTiming---------------------------------
	//LPDDR5_DDR1600_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 12, .writeLat =  8, .DivMode = DIV4_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 30,	.twr_05T = 0,
	.twtr = 18,	.twtr_05T = 0,
	.twtr_l = 19,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 11,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 17,
	.tr2mrr = 7,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 1,
	.trtpd = 20,	.trtpd_05T = 0,
	.twtpd = 35,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 5,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 12,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 0,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 84,	.trfmpb_05T = 0,
	.twtrap = 31,	.twtrap_05T = 0,
	.twtrap_l = 31,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 39,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 12, .writeLat =  8, .DivMode = DIV4_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 29,	.twr_05T = 0,
	.twtr = 17,	.twtr_05T = 0,
	.twtr_l = 18,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 11,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 17,
	.tr2mrr = 7,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 1,
	.trtpd = 20,	.trtpd_05T = 0,
	.twtpd = 34,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 5,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 12,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 0,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 84,	.trfmpb_05T = 0,
	.twtrap = 30,	.twtrap_05T = 0,
	.twtrap_l = 30,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 38,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 12, .writeLat =  6, .DivMode = DIV4_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 28,	.twr_05T = 0,
	.twtr = 16,	.twtr_05T = 0,
	.twtr_l = 17,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 11,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 17,
	.tr2mrr = 7,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 1,
	.trtpd = 20,	.trtpd_05T = 0,
	.twtpd = 33,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 5,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 12,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 0,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 84,	.trfmpb_05T = 0,
	.twtrap = 29,	.twtrap_05T = 0,
	.twtrap_l = 29,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 37,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_ON, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 1, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 12, .writeLat =  6, .DivMode = DIV4_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 21,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 19,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 11,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 12,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 15,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 18,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 1,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 12,
	.xrtr2w_odt_on = 13,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 17,
	.xrtr2w_odt_on_wck = 17,
	.xrtr2r_wck = 17,
	.tr2mrr = 7,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 1,
	.trtpd = 20,	.trtpd_05T = 0,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 21,
	.ckeprd = 5,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 12,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 0,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 84,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 36,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 10, .writeLat =  8, .DivMode = DIV4_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 27,	.twr_05T = 0,
	.twtr = 15,	.twtr_05T = 0,
	.twtr_l = 16,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 11,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 15,
	.tr2mrr = 5,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 1,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 32,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 5,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 12,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 0,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 84,	.trfmpb_05T = 0,
	.twtrap = 28,	.twtrap_05T = 0,
	.twtrap_l = 28,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 36,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetB
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 1,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 10, .writeLat =  8, .DivMode = DIV4_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 26,	.twr_05T = 0,
	.twtr = 14,	.twtr_05T = 0,
	.twtr_l = 15,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 16,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 11,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 8,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 11,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 14,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 4,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 4,
	.xrtr2w_odt_off = 8,
	.xrtr2w_odt_on = 9,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 14,
	.xrtw2r_odt_off_wck = 13,
	.xrtw2r_odt_on_wck = 14,
	.xrtr2w_odt_off_wck = 13,
	.xrtr2w_odt_on_wck = 13,
	.xrtr2r_wck = 15,
	.tr2mrr = 5,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 1,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 31,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 5,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 12,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 0,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 84,	.trfmpb_05T = 0,
	.twtrap = 27,	.twtrap_05T = 0,
	.twtrap_l = 27,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 35,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 4_RDBI_OFF_CBT_BYTE_MODE1
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_BYTE_MODE1, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 10, .writeLat =  6, .DivMode = DIV4_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 25,	.twr_05T = 0,
	.twtr = 13,	.twtr_05T = 0,
	.twtr_l = 14,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 11,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 15,
	.tr2mrr = 5,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 1,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 30,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 5,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 12,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 0,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 84,	.trfmpb_05T = 0,
	.twtrap = 26,	.twtrap_05T = 0,
	.twtrap_l = 26,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 34,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 5,
	.datlat = 1,
	
	},
	//LPDDR5_DDR1600_Div 4_RDBI_OFF_CBT_NORMAL_MODE
	//NTODT_OFF, RLinkEECC_OFF, DVFSC_OFF, WLinkEECC_OFF, WriteLatency_SetA
	{
	.dramType = TYPE_LPDDR5, .freq = 800, .cbtMode = CBT_NORMAL_MODE, .readDBI = 0, .readECCLink = 0, 
	.writeECCLink = 0, .DVFSC = 0, .NTODT = 0, .SetAorB = 0,
	//BL (burst length) = 16, DRMC_Clock_Rate = 400.0
	.readLat = 10, .writeLat =  6, .DivMode = DIV4_MODE,	
	.tras = 9,	.tras_05T = 0,
	.trp = 8,	.trp_05T = 0,
	.trpab = 9,	.trpab_05T = 0,
	.trc = 16,	.trc_05T = 0,
	.trfc = 141,	.trfc_05T = 0,
	.trfcpb = 65,	.trfcpb_05T = 0,
	.trfc_2gb = 41,	.trfc_2gb_05T = 0,
	.trfcpb_2gb = 13,	.trfcpb_2gb_05T = 0,
	.trfc_3gb = 61,	.trfc_3gb_05T = 0,
	.trfcpb_3gb = 25,	.trfcpb_3gb_05T = 0,
	.trfc_6gb = 73,	.trfc_6gb_05T = 0,
	.trfcpb_6gb = 37,	.trfcpb_6gb_05T = 0,
	.trfc_12gb = 101,	.trfc_12gb_05T = 0,
	.trfcpb_12gb = 45,	.trfcpb_12gb_05T = 0,
	.txp = 3,	.txp_05T = 0,
	.trtp = 3,	.trtp_05T = 0,
	.trcd = 8,	.trcd_05T = 0,
	.twr = 24,	.twr_05T = 0,
	.twtr = 12,	.twtr_05T = 0,
	.twtr_l = 13,	.twtr_l_05T = 0,
	.tpbr2pbr = 29,	.tpbr2pbr_05T = 0,
	.tpbr2act = 3,	.tpbr2act_05T = 0,
	.tr2mrw = 19,	.tr2mrw_05T = 0,
	.tw2mrw = 14,	.tw2mrw_05T = 0,
	.tmrr2mrw = 17,	.tmrr2mrw_05T = 0,
	.tmrw = 5,	.tmrw_05T = 0,
	.tmrd = 7,	.tmrd_05T = 0,
	.tmrwckel = 11,	.tmrwckel_05T = 0,
	.tpde = 5,	.tpde_05T = 0,
	.tpdx = 2,	.tpdx_05T = 0,
	.tmrri = 13,	.tmrri_05T = 0,
	.trrd = 2,	.trrd_05T = 0,
	.tfaw = 1,	.tfaw_05T = 0,
	.tr2w_odt_off = 10,	.tr2w_odt_off_05T = 0,
	.tr2w_odt_on = 13,	.tr2w_odt_on_05T = 0,
	.txrefcnt = 155,
	.wckrdoff = 16,	.wckrdoff_05T = 0,
	.wckwroff = 12,	.wckwroff_05T = 0,
	.tzqcs = 34,
	.xrtw2w_odt_off = 10,
	.xrtw2w_odt_on = 10,
	.xrtw2r_odt_off_otf_off = 3,
	.xrtw2r_odt_on_otf_off = 3,
	.xrtw2r_odt_off_otf_on = 3,
	.xrtw2r_odt_on_otf_on = 3,
	.xrtr2w_odt_off = 10,
	.xrtr2w_odt_on = 11,
	.xrtr2r_odt_off = 10,
	.xrtr2r_odt_on = 10,
	.xrtw2w_odt_off_wck = 11,
	.xrtw2w_odt_on_wck = 12,
	.xrtw2r_odt_off_wck = 11,
	.xrtw2r_odt_on_wck = 12,
	.xrtr2w_odt_off_wck = 15,
	.xrtr2w_odt_on_wck = 15,
	.xrtr2r_wck = 15,
	.tr2mrr = 5,
	.hwset_mr2_op = 34,
	.hwset_mr13_op = 64,
	.hwset_vrcg_op = 36,
	.vrcgdis_prdcnt = 40,
	.lp5_cmd1to2en = 1,
	.trtpd = 18,	.trtpd_05T = 0,
	.twtpd = 29,	.twtpd_05T = 0,
	.tmrr2w = 19,
	.ckeprd = 5,
	.ckelckcnt = 5,
	.tcsh_cscal = 5,
	.tcacsh = 4,
	.tcsh = 3,
	.trcd_derate = 8,	.trcd_derate_05T = 0,
	.trc_derate = 18,	.trc_derate_05T = 0,
	.tras_derate = 12,	.tras_derate_05T = 0,
	.trpab_derate = 10,	.trpab_derate_05T = 0,
	.trp_derate = 8,	.trp_derate_05T = 0,
	.trrd_derate = 3,	.trrd_derate_05T = 0,
	.zqlat2 = 12,
	.trfmpb = 84,	.trfmpb_05T = 0,
	.twtrap = 25,	.twtrap_05T = 0,
	.twtrap_l = 25,	.twtrap_l_05T = 0,
	.tmdy = 10,
	.nwr = 33,	.nwr_05T = 0,
	.nrbtp = 17,	.nrbtp_05T = 0,
	.dqsinctl = 5,
	.datlat = 1,
	
	},

	#endif// SUPPORT_LP5_DDR1600_ACTIM
	};//ACTimingTbl_LP5
//#endif//__LP5_COMBO__
