# Two-Stage CMOS Operational Amplifier Design

This repository contains the design and simulation results of a high-gain, stable two-stage CMOS operational amplifier (Op-Amp), implemented using 180nm technology in Cadence Virtuoso.

## ğŸ§‘â€ğŸ« Project Overview

- **Guided By:** Dr. Menka Yadav  
- **Department:** Electronics and Communication Engineering  
- **Institution:** Malaviya National Institute of Technology (MNIT), Jaipur  
- **Team Members:** 5  
- **Technology:** 180nm CMOS  
- **Tool Used:** Cadence Virtuoso

## ğŸ”§ Key Features

- **Two-stage CMOS Op-Amp** design for high-gain and stability
- Collaborative design approach: Each team member contributed a specific circuit block
- Full integration and analysis of the final amplifier circuit

## ğŸ“ˆ Simulations Performed

Comprehensive simulations were carried out to evaluate performance metrics and ensure design robustness:

- **Common-Mode Rejection Ratio (CMRR)**
- **Power Supply Rejection Ratio (PSRR)**
- **Slew Rate**
- **Gain and Bandwidth**
- **Phase Margin**
- **AC/DC Response**
- **Transient Analysis**