/**
 * \file IfxQspi.h
 * \brief QSPI  basic functionality
 * \ingroup IfxLld_Qspi
 *
 * \version iLLD-TC4-v2.6.0
 * \copyright Copyright (c) 2026 Infineon Technologies AG. All rights reserved.
 *
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Infineon Technologies AG (Infineon) licenses this file to you under the
 * Infineon Automotive SW Lab License v2025-01 (IFASLL). You may not use
 * this file except in compliance with IFASLL.
 *
 * The full license text is contained in IFASLL202501.pdf delivered with this SW.
 * Unless required by applicable law or agreed to in writing, software distributed
 * under this license is distributed "AS IS" without any warranty or liability of any
 * kind and Infineon hereby expressly disclaims any warranties or representations,
 * whether express, implied, statutory or otherwise, including but not limited to
 * warranties of workmanship, merchantability, fitness for a particular purpose,
 * defects in the licensed items, or non-infringement of third parties'
 * intellectual property rights. See the full license text for the specific
 * language governing permissions and limitations under IFASLL.
 *
 *
 * \defgroup IfxLld_Qspi_Std_Enum Enumerations
 * \ingroup IfxLld_Qspi_Std
 * \defgroup IfxLld_Qspi_Std_Operative Operative Functions
 * \ingroup IfxLld_Qspi_Std
 * \defgroup IfxLld_Qspi_Std_Support Support Functions
 * \ingroup IfxLld_Qspi_Std
 * \defgroup IfxLld_Qspi_Std_Interrupt Interrupt Functions
 * \ingroup IfxLld_Qspi_Std
 * \defgroup IfxLld_Qspi_Std_IO IO Pin Configuration Functions
 * \ingroup IfxLld_Qspi_Std
 */

#ifndef IFXQSPI_H
#define IFXQSPI_H 1

/******************************************************************************/
/*----------------------------------Includes----------------------------------*/
/******************************************************************************/

#include "_Impl/IfxQspi_cfg.h"
#include "_PinMap/IfxQspi_PinMap.h"
#include "Cpu/Std/IfxCpu_Intrinsics.h"
#include "Src/Std/IfxSrc.h"
#include "Clock/Std/IfxClock.h"
#include "Ap/Std/IfxApProt.h"
#include "Ap/Std/IfxApApu.h"

/******************************************************************************/
/*-----------------------------------Macros-----------------------------------*/
/******************************************************************************/

/** \brief Get Fifo size required for Long / Long continous mode interms 32-bit
 * LONG MODE FIFO size (data size in bytes) = (size for Bacon) + (Datasize converted to 32-bit)
 */
#define IFXQSPI_BACONSIZE(Datasize)           (((((Datasize) % 16) == 0) ? ((uint8)((Datasize) / 16)) : ((uint8)((Datasize) / 16) + 1)))

#define IFXQSPI_FIFO32BITSIZE(Datasize)       ((((Datasize) % 4) == 0) ? ((uint8)((Datasize) / 4)) : ((uint8)((Datasize) / 4) + 1))

#define IFXQSPI_GETLONGMODEFIFOSIZE(Datasize) (IFXQSPI_BACONSIZE(Datasize) + IFXQSPI_FIFO32BITSIZE(Datasize))

/** \brief Errors enable mask for ERRORENS
 */
#define IFXQSPI_ERRORENABLEMASK ((uint32)0x1FF)

/******************************************************************************/
/*------------------------------Type Definitions------------------------------*/
/******************************************************************************/

/** \brief Typedef for slso timing
 */
typedef uint32 IfxQspi_SlsoTiming_HalfTsclk;

/******************************************************************************/
/*--------------------------------Enumerations--------------------------------*/
/******************************************************************************/

/** \addtogroup IfxLld_Qspi_Std_Enum
 * \{ */
/** \brief QSPI channel Number (BACON.CS)
 */
typedef enum
{
    IfxQspi_ChannelId_0,     /**< \brief Channel #0  */
    IfxQspi_ChannelId_1,     /**< \brief Channel #1  */
    IfxQspi_ChannelId_2,     /**< \brief Channel #2  */
    IfxQspi_ChannelId_3,     /**< \brief Channel #3  */
    IfxQspi_ChannelId_4,     /**< \brief Channel #4  */
    IfxQspi_ChannelId_5,     /**< \brief Channel #5  */
    IfxQspi_ChannelId_6,     /**< \brief Channel #6  */
    IfxQspi_ChannelId_7,     /**< \brief Channel #7  */
    IfxQspi_ChannelId_8,     /**< \brief Channel #8  */
    IfxQspi_ChannelId_9,     /**< \brief Channel #9  */
    IfxQspi_ChannelId_10,    /**< \brief Channel #10  */
    IfxQspi_ChannelId_11,    /**< \brief Channel #11  */
    IfxQspi_ChannelId_12,    /**< \brief Channel #12  */
    IfxQspi_ChannelId_13,    /**< \brief Channel #13  */
    IfxQspi_ChannelId_14,    /**< \brief Channel #14  */
    IfxQspi_ChannelId_15     /**< \brief Channel #15  */
} IfxQspi_ChannelId;

/** \brief Clock Polarity
 */
typedef enum
{
    IfxQspi_ClockPolarity_idleLow = 0,  /**< \brief Idle clock line is low */
    IfxQspi_ClockPolarity_idleHigh      /**< \brief Idle clock line is high */
} IfxQspi_ClockPolarity;

/** \brief Data heading type
 */
typedef enum
{
    IfxQspi_DataHeading_lsbFirst = 0,  /**< \brief LSB first */
    IfxQspi_DataHeading_msbFirst       /**< \brief MSB first */
} IfxQspi_DataHeading;

/** \brief Data length unit of a frame (BACON.BYTE)
 */
typedef enum
{
    IfxQspi_DataLengthUnit_bit  = 0, /**< \brief Data Length in Bits */
    IfxQspi_DataLengthUnit_byte = 1  /**< \brief Data length in Bytes */
} IfxQspi_DataLengthUnit;

/** \brief QSPI Error Flags (STATUS.ERRORFLAGS)
 */
typedef enum
{
    IfxQspi_Error_none                      = 0,   /**< \brief No Error */
    IfxQspi_Error_parity                    = 1,   /**< \brief Parity Error */
    IfxQspi_Error_configuration             = 2,   /**< \brief Configuration Error */
    IfxQspi_Error_baudrate                  = 4,   /**< \brief BaudRate Error */
    IfxQspi_Error_txfifoOverflow            = 8,   /**< \brief TX FIFO Overflow Error */
    IfxQspi_Error_txfifoUnderflow           = 16,  /**< \brief TX FIFO Underflow Error */
    IfxQspi_Error_rxfifoOverflow            = 32,  /**< \brief RX FIFO Overflow Error */
    IfxQspi_Error_rxfifoUnderflow           = 64,  /**< \brief RX FIFO Underflow Error */
    IfxQspi_Error_expectTimeout             = 128, /**< \brief EXPECT Timeout Error */
    IfxQspi_Error_slsiMisplacedInactivation = 256  /**< \brief SLSI misplaced inactivation (slave mode) */
} IfxQspi_Error;

/** \brief Frame Expect phase time out value defined in GLOBALCON.B.EXPECT
 */
typedef enum
{
    IfxQspi_ExpectTimeout_64      = 0,   /**< \brief Expect phse time out 64 */
    IfxQspi_ExpectTimeout_128     = 1,   /**< \brief Expect phse time out 128 */
    IfxQspi_ExpectTimeout_256     = 2,   /**< \brief Expect phse time out 256 */
    IfxQspi_ExpectTimeout_512     = 3,   /**< \brief Expect phse time out 512 */
    IfxQspi_ExpectTimeout_1024    = 4,   /**< \brief Expect phse time out 1024 */
    IfxQspi_ExpectTimeout_2048    = 5,   /**< \brief Expect phse time out 2048 */
    IfxQspi_ExpectTimeout_4096    = 6,   /**< \brief Expect phse time out 4096 */
    IfxQspi_ExpectTimeout_8192    = 7,   /**< \brief Expect phse time out 8192 */
    IfxQspi_ExpectTimeout_16384   = 8,   /**< \brief Expect phse time out 16384 */
    IfxQspi_ExpectTimeout_32768   = 9,   /**< \brief Expect phse time out 32768 */
    IfxQspi_ExpectTimeout_65536   = 10,  /**< \brief Expect phse time out 65536 */
    IfxQspi_ExpectTimeout_131072  = 11,  /**< \brief Expect phse time out 131072 */
    IfxQspi_ExpectTimeout_262144  = 12,  /**< \brief Expect phse time out 262144 */
    IfxQspi_ExpectTimeout_524288  = 13,  /**< \brief Expect phse time out 524288 */
    IfxQspi_ExpectTimeout_1048576 = 14,  /**< \brief Expect phse time out 1048576 */
    IfxQspi_ExpectTimeout_2097152 = 15   /**< \brief Expect phse time out 2097152 */
} IfxQspi_ExpectTimeout;

/** \brief Transmit FIFO mode.
 */
typedef enum
{
    IfxQspi_FifoMode_combinedMove = 0,  /**< \brief Combined Move Mode */
    IfxQspi_FifoMode_singleMove   = 1,  /**< \brief Single Move Mode */
    IfxQspi_FifoMode_batchMove1   = 2,  /**< \brief Batch Move Mode 1 */
    IfxQspi_FifoMode_batchMove2   = 3   /**< \brief Batch Move Mode 2 */
} IfxQspi_FifoMode;

/** \brief Hardware Trigger Enable
 * Definition in GLOBALCON.B.HWTREN
 */
typedef enum
{
    IfxQspi_HardwareTrigger_disable = 0,  /**< \brief Hardware Trigger Disable */
    IfxQspi_HardwareTrigger_enable  = 1   /**< \brief Hardware Trigger Enable */
} IfxQspi_HardwareTrigger;

/** \brief Hardware Trigger Selection
 * Definition in GLOBALCON1.B.HWTRSEL
 */
typedef enum
{
    IfxQspi_HardwareTriggerSource_gtm  = 0, /**< \brief GTM Hardware Trigger */
    IfxQspi_HardwareTriggerSource_eGtm = 1  /**< \brief eGTM Hardware Trigger */
} IfxQspi_HardwareTriggerSource;

/** \brief QSPI controller mode (GLOBALCON.MODE)
 */
typedef enum
{
    IfxQspi_Mode_master      = 0,  /**< \brief QSPI in "master" mode */
    IfxQspi_Mode_pwmOverQspi = 1,  /**< \brief QSPI in "PWM over QSPI" mode */
    IfxQspi_Mode_slave       = 2   /**< \brief QSPI in "slave" mode */
} IfxQspi_Mode;

/** \brief Request between pause and Run transition
 */
typedef enum
{
    IfxQspi_PauseRunTransition_pause = 0,  /**< \brief Request value for pause */
    IfxQspi_PauseRunTransition_run   = 1   /**< \brief Request value for Run */
} IfxQspi_PauseRunTransition;

/** \brief QSPI frame phase (STATUS.PHASE)
 */
typedef enum
{
    IfxQspi_Phase_wait        = 0, /**< \brief Frame wait phase */
    IfxQspi_Phase_idleA       = 1, /**< \brief Frame idleA phase */
    IfxQspi_Phase_idleB       = 2, /**< \brief frame idleB phase */
    IfxQspi_Phase_lead        = 3, /**< \brief Frame lead phase */
    IfxQspi_Phase_data        = 4, /**< \brief Frame data phase */
    IfxQspi_Phase_trail       = 5, /**< \brief Frame trail phase */
    IfxQspi_Phase_expect      = 6, /**< \brief Frame expect phase */
    IfxQspi_Phase_leadStrobe  = 7, /**< \brief Frame leadstrobe phase */
    IfxQspi_Phase_trailStrobe = 8  /**< \brief Frame trailstrobe phase */
} IfxQspi_Phase;

/** \brief Phase Transition Event (GLOBALCON1.B.PT1 and GLOBALCON1.B.PT2)
 */
typedef enum
{
    IfxQspi_PhaseTransitionEvent_endOfWait                 = 0,  /**< \brief BUSY (end of WAIT phase) */
    IfxQspi_PhaseTransitionEvent_serialClockPolarityChange = 1,  /**< \brief SCLKPC (serial clock polarity change) */
    IfxQspi_PhaseTransitionEvent_startOfFrame              = 2,  /**< \brief SOF (Start Of Frame ) */
    IfxQspi_PhaseTransitionEvent_transmitBufferEmptied     = 3,  /**< \brief TBE (Transmit Buffer Emptied) */
    IfxQspi_PhaseTransitionEvent_receiveBufferFilled       = 4,  /**< \brief RBF (Receive Buffer Filled) */
    IfxQspi_PhaseTransitionEvent_endOfFrame                = 5,  /**< \brief EOF (End of Frame) */
    IfxQspi_PhaseTransitionEvent_dataNotAvailable          = 6,  /**< \brief DNA (Data not Available = Start of Expect) */
    IfxQspi_PhaseTransitionEvent_endOfExpect               = 7   /**< \brief CONT (End of EXPECT phase) */
} IfxQspi_PhaseTransitionEvent;

/** \brief Reset Request (GLOBALCON.RESETS)
 */
typedef enum
{
    IfxQspi_Reset_none                = 0,  /**< \brief No Reset */
    IfxQspi_Reset_stateMachineAndFifo = 1,  /**< \brief State Machine, TXFIFO and RXFIFO reset, registers not reseted */
    IfxQspi_Reset_registers           = 2,  /**< \brief Registers Reset */
    IfxQspi_Reset_kernel              = 3   /**< \brief Kernel / Module Reset */
} IfxQspi_Reset;

/** \brief Receive FIFO Interrupt Threshold
 * Refer to GLOBALCON1.B.RXFIFOINT
 */
typedef enum
{
    IfxQspi_RxFifoInt_0,     /**< \brief RxFifo Interrupt Threshold  #0  */
    IfxQspi_RxFifoInt_1,     /**< \brief RxFifo Interrupt Threshold  #1  */
    IfxQspi_RxFifoInt_2,     /**< \brief RxFifo Interrupt Threshold  #2  */
    IfxQspi_RxFifoInt_3,     /**< \brief RxFifo Interrupt Threshold  #3  */
    IfxQspi_RxFifoInt_4,     /**< \brief RxFifo Interrupt Threshold  #4  */
    IfxQspi_RxFifoInt_5,     /**< \brief RxFifo Interrupt Threshold  #5  */
    IfxQspi_RxFifoInt_6,     /**< \brief RxFifo Interrupt Threshold  #6  */
    IfxQspi_RxFifoInt_7      /**< \brief RxFifo Interrupt Threshold  #7  */
} IfxQspi_RxFifoInt;

/** \brief Clock Phase
 */
typedef enum
{
    IfxQspi_ShiftClock_shiftTransmitDataOnLeadingEdge = 0,  /**< \brief Shift Tx data on leading edge */
    IfxQspi_ShiftClock_shiftTransmitDataOnTrailingEdge      /**< \brief Shift Tx data on training edge */
} IfxQspi_ShiftClock;

/** \brief Enable/disable the sensitivity of the module to sleep signal\n
 * Definition in Ifx_QSPI.CLC.B.EDIS
 */
typedef enum
{
    IfxQspi_SleepMode_enable  = 0, /**< \brief Sleep Mode enabled */
    IfxQspi_SleepMode_disable = 1  /**< \brief Sleep Mode disabled */
} IfxQspi_SleepMode;

/** \brief Slave select output timing
 * */
typedef enum
{
    IfxQspi_SlsoTiming_0 = 0,  /**< \brief zero delay clock */
    IfxQspi_SlsoTiming_1,      /**< \brief 1 half-clock delay */
    IfxQspi_SlsoTiming_2,      /**< \brief 2 half-clock delay */
    IfxQspi_SlsoTiming_3,      /**< \brief 3 half-clock delay */
    IfxQspi_SlsoTiming_4,      /**< \brief 4 half-clock delay */
    IfxQspi_SlsoTiming_5,      /**< \brief 5 half-clock delay */
    IfxQspi_SlsoTiming_6,      /**< \brief 6 half-clock delay */
    IfxQspi_SlsoTiming_7       /**< \brief 7 half-clock delay */
} IfxQspi_SlsoTiming;

/** \brief SPI Interface Status
 */
typedef enum
{
    IfxQspi_Status_ok      = 0, /**< \brief status is ok */
    IfxQspi_Status_busy    = 1, /**< \brief status is busy */
    IfxQspi_Status_unknown = 2  /**< \brief status is unknown */
} IfxQspi_Status;

/** \brief STROBE delay for SLSO in delayed mode (GLOBALCON.STROBE)
 */
typedef enum
{
    IfxQspi_StrobeDelay_1,     /**< \brief SLSO delay 1 cycle(s)  */
    IfxQspi_StrobeDelay_2,     /**< \brief SLSO delay 2 cycle(s)  */
    IfxQspi_StrobeDelay_3,     /**< \brief SLSO delay 3 cycle(s)  */
    IfxQspi_StrobeDelay_4,     /**< \brief SLSO delay 4 cycle(s)  */
    IfxQspi_StrobeDelay_5,     /**< \brief SLSO delay 5 cycle(s)  */
    IfxQspi_StrobeDelay_6,     /**< \brief SLSO delay 6 cycle(s)  */
    IfxQspi_StrobeDelay_7,     /**< \brief SLSO delay 7 cycle(s)  */
    IfxQspi_StrobeDelay_8,     /**< \brief SLSO delay 8 cycle(s)  */
    IfxQspi_StrobeDelay_9,     /**< \brief SLSO delay 9 cycle(s)  */
    IfxQspi_StrobeDelay_10,    /**< \brief SLSO delay 10 cycle(s)  */
    IfxQspi_StrobeDelay_11,    /**< \brief SLSO delay 11 cycle(s)  */
    IfxQspi_StrobeDelay_12,    /**< \brief SLSO delay 12 cycle(s)  */
    IfxQspi_StrobeDelay_13,    /**< \brief SLSO delay 13 cycle(s)  */
    IfxQspi_StrobeDelay_14,    /**< \brief SLSO delay 14 cycle(s)  */
    IfxQspi_StrobeDelay_15,    /**< \brief SLSO delay 15 cycle(s)  */
    IfxQspi_StrobeDelay_16,    /**< \brief SLSO delay 16 cycle(s)  */
    IfxQspi_StrobeDelay_17,    /**< \brief SLSO delay 17 cycle(s)  */
    IfxQspi_StrobeDelay_18,    /**< \brief SLSO delay 18 cycle(s)  */
    IfxQspi_StrobeDelay_19,    /**< \brief SLSO delay 19 cycle(s)  */
    IfxQspi_StrobeDelay_20,    /**< \brief SLSO delay 20 cycle(s)  */
    IfxQspi_StrobeDelay_21,    /**< \brief SLSO delay 21 cycle(s)  */
    IfxQspi_StrobeDelay_22,    /**< \brief SLSO delay 22 cycle(s)  */
    IfxQspi_StrobeDelay_23,    /**< \brief SLSO delay 23 cycle(s)  */
    IfxQspi_StrobeDelay_24,    /**< \brief SLSO delay 24 cycle(s)  */
    IfxQspi_StrobeDelay_25,    /**< \brief SLSO delay 25 cycle(s)  */
    IfxQspi_StrobeDelay_26,    /**< \brief SLSO delay 26 cycle(s)  */
    IfxQspi_StrobeDelay_27,    /**< \brief SLSO delay 27 cycle(s)  */
    IfxQspi_StrobeDelay_28,    /**< \brief SLSO delay 28 cycle(s)  */
    IfxQspi_StrobeDelay_29,    /**< \brief SLSO delay 29 cycle(s)  */
    IfxQspi_StrobeDelay_30,    /**< \brief SLSO delay 30 cycle(s)  */
    IfxQspi_StrobeDelay_31,    /**< \brief SLSO delay 31 cycle(s)  */
    IfxQspi_StrobeDelay_32     /**< \brief SLSO delay 32 cycle(s)  */
} IfxQspi_StrobeDelay;

/** \brief OCDS Suspend Control (OCDS.SUS)
 */
typedef enum
{
    IfxQspi_SuspendMode_none = 0,  /**< \brief No suspend */
    IfxQspi_SuspendMode_hard = 1,  /**< \brief Hard Suspend */
    IfxQspi_SuspendMode_soft = 2   /**< \brief Soft Suspend */
} IfxQspi_SuspendMode;

/** \brief Transmit FIFO Interrupt Threshold
 * Refer to GLOBALCON1.B.TXFIFOINT
 */
typedef enum
{
    IfxQspi_TxFifoInt_1,     /**< \brief TxFifo Interrupt Threshold  #1  */
    IfxQspi_TxFifoInt_2,     /**< \brief TxFifo Interrupt Threshold  #2  */
    IfxQspi_TxFifoInt_3,     /**< \brief TxFifo Interrupt Threshold  #3  */
    IfxQspi_TxFifoInt_4,     /**< \brief TxFifo Interrupt Threshold  #4  */
    IfxQspi_TxFifoInt_5,     /**< \brief TxFifo Interrupt Threshold  #5  */
    IfxQspi_TxFifoInt_6,     /**< \brief TxFifo Interrupt Threshold  #6  */
    IfxQspi_TxFifoInt_7,     /**< \brief TxFifo Interrupt Threshold  #7  */
    IfxQspi_TxFifoInt_8      /**< \brief TxFifo Interrupt Threshold  #8  */
} IfxQspi_TxFifoInt;

/** \brief Freezes the TXFIFO pointer in case the hardware trigger
 * Definition in GLOBALCON1.B.FD
 */
typedef enum
{
    IfxQspi_TxFifo_DataFreeze_disable = 0,  /**< \brief transmit FIFO Data Freeze Disable */
    IfxQspi_TxFifo_DataFreeze_enable  = 1   /**< \brief transmit FIFO Data Freeze Enable */
} IfxQspi_TxFifo_DataFreeze;

/** \} */

/** \brief Length of Delay for Idle, Leading and Trailing Delays
 * Length in TPER units. Length = Value + 1. Refer Figure "Calculation of the delays".
 * Definition in BACON.B.IDLE, BACON.B.LEAD and BACON.B.TRAIL
 */
typedef enum
{
    IfxQspi_DelayLength_1 = 0,  /**< \brief length of 1 TPER unit */
    IfxQspi_DelayLength_2 = 1,  /**< \brief length of 2 TPER unit */
    IfxQspi_DelayLength_3 = 2,  /**< \brief length of 3 TPER unit */
    IfxQspi_DelayLength_4 = 3,  /**< \brief length of 4 TPER unit */
    IfxQspi_DelayLength_5 = 4,  /**< \brief length of 5 TPER unit */
    IfxQspi_DelayLength_6 = 5,  /**< \brief length of 6 TPER unit */
    IfxQspi_DelayLength_7 = 6,  /**< \brief length of 7 TPER unit */
    IfxQspi_DelayLength_8 = 7   /**< \brief length of 8 TPER unit */
} IfxQspi_DelayLength;

/** \brief Prescalar for Delay Parameters (Idle Delay, Leading Delay and Trailing Delay)
 * Length in TPER units. Prescalar = 4^(Value). Refer Figure "Calculation of the delays".
 * Definition in BACON.B.IPRE, BACON.B.LPRE and BACON.B.TPRE
 */
typedef enum
{
    IfxQspi_DelayPrescalar_1     = 0, /**< \brief prescalar of 1 */
    IfxQspi_DelayPrescalar_4     = 1, /**< \brief prescalar of 4 */
    IfxQspi_DelayPrescalar_16    = 2, /**< \brief prescalar of 16 */
    IfxQspi_DelayPrescalar_64    = 3, /**< \brief prescalar of 64 */
    IfxQspi_DelayPrescalar_256   = 4, /**< \brief prescalar of 256 */
    IfxQspi_DelayPrescalar_1024  = 5, /**< \brief prescalar of 1024 */
    IfxQspi_DelayPrescalar_4096  = 6, /**< \brief prescalar of 4096 */
    IfxQspi_DelayPrescalar_16384 = 7  /**< \brief prescalar of 16384 */
} IfxQspi_DelayPrescalar;

/******************************************************************************/
/*-----------------------------Data Structures--------------------------------*/
/******************************************************************************/

/** \brief Qspi master/slave channel modes
 */
typedef struct
{
    IfxQspi_SlsoTiming_HalfTsclk csInactiveDelay;       /**< \brief CS Inactive Delay in Tsclk/2 units */
    IfxQspi_SlsoTiming_HalfTsclk csLeadDelay;           /**< \brief CS Lead Delay in Tsclk/2 units */
    IfxQspi_SlsoTiming_HalfTsclk csTrailDelay;          /**< \brief CS Trail Delay in Tsclk/2 units */
    boolean                      enabled;               /**< \brief 1 = channel enabled, 0 = channel disabled */
    boolean                      autoCS;                /**< \brief 1 = chip select is controlled by the hardware module or, 0 = by software */
    boolean                      loopback;              /**< \brief 0 = normal mode, 1 = loopback mode. In loopback mode, channel 0 is selected as default */
    boolean                      clockPolarity;         /**< \brief \ref IfxQspi_ClockPolarity */
    boolean                      shiftClock;            /**< \brief \ref Ifxqspi_ShiftClock */
    boolean                      dataHeading;           /**< \brief \ref IfxQspi_DataHeading */
    uint8                        dataWidth;             /**< \brief range 2 .. 32 bits (note 2 = 2-bits, 3 = 3-bits ... */
    boolean                      csActiveLevel;         /**< \brief \ref Ifx_ActiveState */
    boolean                      parityCheck;           /**< \brief 0 = disabled, 1 = enabled */
    boolean                      parityMode;            /**< \brief \ref Ifx_ParityMode */
} IfxQspi_chMode;

/** \brief PROT and APU configuration
 */
typedef struct
{
    IfxApProt_ProtConfig proteConfig;        /**< \brief PROTE configurations */
    IfxApProt_ProtConfig protseConfig;       /**< \brief PROTSE Configuration */
    IfxApApu_ApuConfig   apuConfig;          /**< \brief APU Configurations */
} IfxQspi_ApConfig;

/** \brief Structure holding the "pre" and "delay" values.
 * Populated into BACON register after delay calculation by illd algos.
 */
typedef struct
{
    uint8 pre;         /**< \brief specifies the prescalar value. Range: 0 to 7. */
    uint8 delay;       /**< \brief delay multiplier. Range: 0 to 7. */
} IfxQspi_DelayConst;

/** \brief Delay Parameters for Idle, Leading and Trailing Delays
 * To be populated into BACON register and handle after delay calculation by application.
 */
typedef struct
{
    IfxQspi_DelayPrescalar idlePrescalar;           /**< \brief prescalar value for Idle delay */
    IfxQspi_DelayLength    idleDelay;               /**< \brief length of Idle delay */
    IfxQspi_DelayPrescalar leadingPrescalar;        /**< \brief prescalar value for Leading delay */
    IfxQspi_DelayLength    leadingDelay;            /**< \brief length of Leading delay */
    IfxQspi_DelayPrescalar trailingPrescalar;       /**< \brief prescalar value for Trailing delay */
    IfxQspi_DelayLength    trailingDelay;           /**< \brief length of Trailing delay */
} IfxQspi_DelayParameters;

/** \brief Qspi excgange error checks
 */
typedef struct
{
    boolean baudrate;       /**< \brief TRUE = checked, FALSE = ignored */
    boolean phase;          /**< \brief TRUE = checked, FALSE = ignored */
    boolean receive;        /**< \brief TRUE = checked, FALSE = ignored */
    boolean transmit;       /**< \brief TRUE = checked, FALSE = ignored */
} IfxQspi_ErrorChecks;

/** \brief Qspi channel data access flags
 */
typedef struct
{
    boolean onTransfer;              /**< \brief Channel status: On transfer. Range: TRUE transfer as active, FALSE transfer as inactive. */
    boolean byteAccess;              /**< \brief Channel status: 8bit / 16 bit access */
} IfxQspi_Flags;

/** \brief Qspi transmit/receive job parameters
 */
typedef struct
{
    void     *data;            /**< \brief data pointer */
    Ifx_SizeT remaining;       /**< \brief data left to transfer */
} IfxQspi_Job;

/** \brief Qspi basic master/slave channel configuration
 */
typedef struct
{
    float32             baudrate;          /**< \brief Specifies the SPI baudrate */
    IfxQspi_chMode      mode;              /**< \brief channel mode */
    IfxQspi_ErrorChecks errorChecks;       /**< \brief error checks */
    IfxQspi_ChannelId   channelId;         /**< \brief channel identification number for the qspi channel */
} IfxQspi_chConfig;

/** \addtogroup IfxLld_Qspi_Std_Operative
 * \{ */

/******************************************************************************/
/*-------------------------Inline Function Prototypes-------------------------*/
/******************************************************************************/

/** \brief Clear ALL service requests.
 *
 * \param[inout] qspi Pointer to QSPI module registers.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_clearAllEventFlags(Ifx_QSPI *qspi);

/** \brief clear the interrupt after last flag.
 *
 * \param[inout] qspi           Pointer to QSPI module registers
 * \param[in]    clearInterrupt Clear the interrupt flag.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_clearMoveCounterInterruptAfterLastFlag(Ifx_QSPI *qspi, boolean clearInterrupt);

/** \brief Clear the Interrupt before last flag.
 *
 * \param[inout] qspi           Pointer to QSPI module registers
 * \param[in]    clearInterrupt Clear the interrupt.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_clearMoveCounterInterruptBeforeLastFlag(Ifx_QSPI *qspi, boolean clearInterrupt);

/** \brief Clear RX service requests.
 *
 * \param[inout] qspi Pointer to QSPI module registers.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_clearRxReq(Ifx_QSPI *qspi);

/** \brief Clear TX service requests.
 *
 * \param[inout] qspi Pointer to QSPI module registers.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_clearTxReq(Ifx_QSPI *qspi);

/** \brief Clear PT1 service requests.
 *
 * \param[inout] qspi Pointer to QSPI module registers.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_clearPt1Req(Ifx_QSPI *qspi);

/** \brief Clear PT2 service requests.
 *
 * \param[inout] qspi Pointer to QSPI module registers.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_clearPt2Req(Ifx_QSPI *qspi);

/** \brief Clear User event flag clear service requests.
 *
 * \param[inout] qspi Pointer to QSPI module registers.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_clearUsrReq(Ifx_QSPI *qspi);

/** \brief Configure PT1 event (also USR event depending if USREN=1).
 *
 * \param[inout] qspi      Pointer to QSPI module registers.
 * \param[in]    pt1Config Phase Transition1 Event Config.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_configPT1Event(Ifx_QSPI *qspi, IfxQspi_PhaseTransitionEvent pt1Config);

/** \brief Configure PT2 event.
 *
 * \param[inout] qspi      Pointer to QSPI module registers.
 * \param[in]    pt2Config Phase Transition2 Event Config.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_configPT2Event(Ifx_QSPI *qspi, IfxQspi_PhaseTransitionEvent pt2Config);

/** \brief Enable/Disable Loopback mode.
 *
 * \param[inout] qspi   Pointer to QSPI module registers.
 * \param[in]    enable Enable / Disable loopback.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_enableLoopbackMode(Ifx_QSPI *qspi, boolean enable);

/** \brief Enable Phase Transition1 Event.
 *
 * \param[inout] qspi   Pointer to QSPI module registers.
 * \param[in]    enable Enable (1) / Disable (0).
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_enablePT1Event(Ifx_QSPI *qspi, boolean enable);

/** \brief Enable Phase Transition2 Event.
 *
 * \param[inout] qspi   Pointer to QSPI module registers.
 * \param[in]    enable Enable (1) / Disable (0).
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_enablePT2Event(Ifx_QSPI *qspi, boolean enable);

/** \brief enable User Event (Event selected by PT1).
 *
 * \param[inout] qspi   Pointer to QSPI module registers.
 * \param[in]    enable Enable (1) / Disable (0).
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_enableUsrEvent(Ifx_QSPI *qspi, boolean enable);

/** \brief Retrieves the error flags indicating the current error status of the QSPI module.
 *
 * \param[in] qspi Pointer to QSPI module registers.
 *
 * \retval uint16 A 16-bit value representing the current error flags.
 *                 Range:
 *                - 0x001 Parity Error,
 *                - 0x002 Unexpected Configuration Error,
 *                - 0x004 Baud Rate Error (slave mode),
 *                - 0x008 TXFIFO overflow (software error),
 *                - 0x010 TXFIFO underflow (slave mode),
 *                - 0x020 RXFIFO overflow,
 *                - 0x040 RXFIFO underflow (software error),
 *                - 0x080 EXPECT time out error,
 *                - 0x100 SLSI misplaced inactivation (slave mode).
 */
IFX_INLINE uint16 IfxQspi_getErrorFlags(Ifx_QSPI *qspi);

/** \brief Returns the transmit request status.
*
* \param[in] qspi Pointer to QSPI module registers.
*
* \retval TRUE If a transmit request is pending.
*         FALSE If no transmit request is pending.
*/
IFX_INLINE boolean IfxQspi_getTxReqStatus(Ifx_QSPI *qspi);

/** \brief Returns the receive request status.
*
* \param[in] qspi Pointer to QSPI module registers.
*
* \retval TRUE If a receive request is pending.
*         FALSE If no receive request is pending.
*/
IFX_INLINE boolean IfxQspi_getRxReqStatus(Ifx_QSPI *qspi);

/** \brief Returns the phase transition 1 flag status.
*
* \param[in] qspi Pointer to QSPI module registers.
*
* \retval TRUE If a phase transition 1 event has occurred.
*         FALSE If no phase transition 1 event has occurred.
*/
IFX_INLINE boolean IfxQspi_getPt1Status(Ifx_QSPI *qspi);

/** \brief Returns the phase transition 2 flag status.
*
* \param[in] qspi Pointer to QSPI module registers.
*
* \retval TRUE If a phase transition 2 event has occurred.
*         FALSE If no phase transition 2 event has occurred.
*/
IFX_INLINE boolean IfxQspi_getPt2Status(Ifx_QSPI *qspi);

/** \brief Returns the user request flag status.
*
* \param[in] qspi Pointer to QSPI module registers.
*
* \retval TRUE If a user request event has occurred.
*         FALSE If no user request event has occurred.
*/
IFX_INLINE boolean IfxQspi_getUsrReqStatus(Ifx_QSPI *qspi);

/** \brief Request for Module in Pause state.
 * No interrupts
 * No communication
 *
 * \param[inout] qspi Pointer to QSPI module registers.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_pause(Ifx_QSPI *qspi);

/** \brief Read the oldest data from RXFIFO.
 *
 * \param[in] qspi Pointer to QSPI module registers.
 *
 * \retval uint32 The data read from the RXFIFO. Range: 0 to 0xFFFFFFFF.
 */
IFX_INLINE uint32 IfxQspi_readReceiveFifo(Ifx_QSPI *qspi);

/** \brief Request reset (State Machine & FIFO / Register / Module).
 *
 * \param[inout] qspi  Pointer to QSPI module registers.
 * \param[in]    reset Reset type (GLOBALCON.RESETS). Range: \ref IfxQspi_Reset.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_requestReset(Ifx_QSPI *qspi, IfxQspi_Reset reset);

/** \brief Request for QSPI in Run state.
 *
 * \param[inout] qspi Pointer to QSPI module registers.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_run(Ifx_QSPI *qspi);

/** \brief Enable/Disable the Interrupt After last Byte.
 *
 * \param[inout] qspi             Module register handler.
 * \param[in]    interruptEnabled Enable/Disable the interrupt after last byte.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setMoveCounterInterruptAfterLastEnabled(Ifx_QSPI *qspi, boolean interruptEnabled);

/** \brief Set the Interrupt after last flag.
 *
 * \param[inout] qspi         Module register handler.
 * \param[in]    setInterrupt Enable or disable the interrupt after the last flag.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setMoveCounterInterruptAfterLastFlag(Ifx_QSPI *qspi, boolean setInterrupt);

/** \brief Enable the interrupt before last byte.
 *
 * \param[inout] qspi             Pointer to Qspi Module Register.
 * \param[in]    interruptEnabled Specifies Interrupt is enable or disable.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setMoveCounterInterruptBeforeLastEnabled(Ifx_QSPI *qspi, boolean interruptEnabled);

/** \brief set the interrupt before last flag.
 *
 * \param[inout] qspi         Module register handler.
 * \param[in]    setInterrupt Set the interrupt before last flag.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setMoveCounterInterruptBeforeLastFlag(Ifx_QSPI *qspi, boolean setInterrupt);

/** \brief Set the Trailing delay.
 *
 * \param[inout] qspi     Handle of Module.
 * \param[in]    baudrate Baud rate.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setMoveCounterPrescalerTrailingDelay(Ifx_QSPI *qspi, const float baudrate);

/** \brief Set the threshold of RXFIFO for service request generation.
 *
 * \param[inout] qspi      Pointer to QSPI module registers.
 * \param[in]    rxFifoInt RxFIFO Interrupt threshold to set. Range: \ref IfxQspi_RxFifoInt.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setReceiveFifoInterrruptThreshold(Ifx_QSPI *qspi, IfxQspi_RxFifoInt rxFifoInt);

/** \brief Specifies whether to inject the trail2 from bacon configuration or mccon configuration registers.
 *
 * \param[inout] qspi          Module Register Handler.
 * \param[in]    trail2Enabled Enable/Disable Trail2 from MCCON register.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_trail2InjectionEnabled(Ifx_QSPI *qspi, boolean trail2Enabled);

/** \brief Write Data into DATAENTRY register.
 *
 * \param[inout] qspi Pointer to QSPI module registers.
 * \param[in]    data Data to be entered into TxFIFO. Range: 0 to 0xFFFFFFFF.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_writeTransmitFifo(Ifx_QSPI *qspi, uint32 data);

/** \brief Returns the module's suspend state.
 *
 * \param[in] qspi Pointer to QSPI module registers.
 *
 * \retval TRUE If Module is suspended.
 *         FALSE If Module is not suspended.
 */
IFX_INLINE boolean IfxQspi_isModuleSuspended(Ifx_QSPI *qspi);

/** \brief Configure the Module to Hard/Soft suspend mode.
 * Note: The api works only when the OCDS is enabled and in Supervisor Mode. When OCDS is disabled the OCS suspend control is ineffective.
 *
 * \param[inout] qspi Pointer to QSPI module registers.
 * \param[in]    mode Module suspend mode. Range: \ref IfxQspi_SuspendMode.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setSuspendMode(Ifx_QSPI *qspi, IfxQspi_SuspendMode mode);

/******************************************************************************/
/*-------------------------Global Function Prototypes-------------------------*/
/******************************************************************************/

/** \brief Reads 16bit data from the Rx FIFO.
 *
 * \param[in]    qspi  Pointer to QSPI module registers.
 * \param[inout] data  Received data will be copied into this array. Range: 0 to 0xFFFF.
 * \param[in]    count Number of items to be received.
 *
 * \retval None
 */
IFX_EXTERN void IfxQspi_read16(Ifx_QSPI *qspi, uint16 *data, Ifx_SizeT count);

/** \brief Reads 32bit data from the Rx FIFO.
 *
 * \param[in]    qspi  Pointer to QSPI module registers.
 * \param[inout] data  Received data will be copied into this array. Range: 0 to 0xFFFFFFFF.
 * \param[in]    count Number of items to be received.
 *
 * \retval None
 */
IFX_EXTERN void IfxQspi_read32(Ifx_QSPI *qspi, uint32 *data, Ifx_SizeT count);

/** \brief Reads 8bit data from the Rx FIFO.
 *
 * \param[in]    qspi  Pointer to QSPI module registers.
 * \param[inout] data  Received data will be copied into this array. Range: 0 to 0xFF.
 * \param[in]    count Number of items to be received.
 *
 * \retval None
 */
IFX_EXTERN void IfxQspi_read8(Ifx_QSPI *qspi, uint8 *data, Ifx_SizeT count);

/** \brief Resets QSPI kernel.
 *
 * \param[inout] qspi Pointer to QSPI registers.
 *
 * \retval None
 */
IFX_EXTERN void IfxQspi_resetModule(Ifx_QSPI *qspi);

/** \brief Writes 16bit data into the Tx FIFO.
 *
 * \param[inout] qspi      Pointer to QSPI module registers.
 * \param[in]    channelId Channel number to which econ val belongs. Range: \ref IfxQspi_ChannelId.
 * \param[in]    data      Array of data to be sent. Range: 0 to 0xFFFF.
 * \param[in]    count     Number of items to be sent.
 *
 * \retval None
 */
IFX_EXTERN void IfxQspi_write16(Ifx_QSPI *qspi, IfxQspi_ChannelId channelId, uint16 *data, Ifx_SizeT count);

/** \brief Writes 32bit data into the Tx FIFO.
 *
 * \param[inout] qspi      Pointer to QSPI module registers.
 * \param[in]    channelId Channel number to which econ val belongs. Range: \ref IfxQspi_ChannelId.
 * \param[in]    data      Array of data to be sent. Range: 0 to 0xFFFFFFFF.
 * \param[in]    count     Number of items to be sent.
 *
 * \retval None
 */
IFX_EXTERN void IfxQspi_write32(Ifx_QSPI *qspi, IfxQspi_ChannelId channelId, uint32 *data, Ifx_SizeT count);

/** \brief Writes 8bit data into the Tx FIFO.
 *
 * \param[inout] qspi      Pointer to QSPI module registers.
 * \param[in]    channelId Channel number to which econ val belongs. Range: \ref IfxQspi_ChannelId.
 * \param[in]    data      Array of data to be sent. Range: 0 to 0xFF.
 * \param[in]    count     Number of items to be sent.
 *
 * \retval None
 */
IFX_EXTERN void IfxQspi_write8(Ifx_QSPI *qspi, IfxQspi_ChannelId channelId, uint8 *data, Ifx_SizeT count);

/** \} */

/** \addtogroup IfxLld_Qspi_Std_Support
 * \{ */

/******************************************************************************/
/*-------------------------Inline Function Prototypes-------------------------*/
/******************************************************************************/

/** \brief Gets the current mode of QSPI.
 *
 * \param[in] qspi Pointer to QSPI module registers.
 *
 * \retval IfxQspi_Mode The current mode. Range: \ref IfxQspi_Mode.
 */
IFX_INLINE IfxQspi_Mode IfxQspi_getMode(Ifx_QSPI *qspi);

/** \brief Specifies function to get module frequency.
 *
 * \param[in] qspi Pointer to QSPI module registers.
 *
 * \retval uint32 Module frequency in Hz. Range: 0 to 0xFFFFFFFF.
 */
IFX_INLINE uint32 IfxQspi_getModuleFrequency(Ifx_QSPI *qspi);

/** \brief Gets actual transmission phase.
 *
 * \param[in] qspi Pointer to QSPI module registers.
 *
 * \retval IfxQspi_Phase Actual transmission phase. Range: \ref IfxQspi_Phase.
 */
IFX_INLINE IfxQspi_Phase IfxQspi_getPhase(Ifx_QSPI *qspi);

/** \brief Gets the filling level of RXFIFO.
 *
 * \param[in] qspi Pointer to QSPI module registers.
 *
 * \retval uint8 RxFIFO level. Range: 0 to 4.
 */
IFX_INLINE uint8 IfxQspi_getReceiveFifoLevel(Ifx_QSPI *qspi);

/** \brief Gets Time Quanta frequency.
 *
 * \param[in] qspi Pointer to QSPI module registers.
 *
 * \retval TQ frequency in float.
 */
IFX_INLINE float IfxQspi_getTimeQuantaFrequency(Ifx_QSPI *qspi);

/** \brief Gets the filling level of TXFIFO.
 *
 * \param[in] qspi Pointer to QSPI module registers.
 *
 * \retval uint8 TxFIFO level. Range: 0 to 4.
 */
IFX_INLINE uint8 IfxQspi_getTransmitFifoLevel(Ifx_QSPI *qspi);

/** \brief Specifies the Module enable or disable status.
 *
 * \param[in] qspi Pointer to QSPI module registers.
 *
 * \retval TRUE If the module is enabled.
 *         FALSE If the module is disabled.
 *
 */
IFX_INLINE boolean IfxQspi_isModuleEnabled(Ifx_QSPI *qspi);

/** \brief Sets the disable module request.
 *
 * \param[inout] qspi Pointer to QSPI module registers.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setDisableModuleRequest(Ifx_QSPI *qspi);

/** \brief Sets the enable module request.
 *
 * \param[inout] qspi Pointer to QSPI module registers.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setEnableModuleRequest(Ifx_QSPI *qspi);

/** \brief Sets the disable module request.
 *
 * \param[inout] qspi Pointer to QSPI module registers.
 * \param[in]    mode Sleep mode selection. Range: \ref IfxQspi_SleepMode.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setSleepMode(Ifx_QSPI *qspi, IfxQspi_SleepMode mode);

/** \brief Set the threshold of TXFIFO for service request generation.
 *
 * \param[inout] qspi      Pointer to QSPI module registers.
 * \param[in]    txFifoInt TxFifo Interrupt threshold to set. Range: \ref IfxQspi_TxFifoInt.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setTransmitFifoInterrruptThreshold(Ifx_QSPI *qspi, IfxQspi_TxFifoInt txFifoInt);

/** \brief Write configuration into BACON register.
 *
 * \param[inout] qspi     Pointer to QSPI module registers.
 * \param[in]    baconVal BaconVal Value to be entered in BACON register. Range: 0 to 0xFFFFFFFF.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_writeBasicConfiguration(Ifx_QSPI *qspi, uint32 baconVal);

/** \brief Write configuration into BACON register with .LAST flag set to 0.
 *
 * \param[inout] qspi     Pointer to QSPI module registers.
 * \param[in]    baconVal BaconVal Value to be entered in BACON register. Range: 0 to 0xFFFFFFFF.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_writeBasicConfigurationBeginStream(Ifx_QSPI *qspi, uint32 baconVal);

/** \brief Write configuration into BACON register with .LAST flag set to 1.
 *
 * \param[inout] qspi     Pointer to QSPI module registers
 * \param[in]    baconVal BaconVal Value to be entered in  BACON register. Range: 0 to 0xFFFFFFFF.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_writeBasicConfigurationEndStream(Ifx_QSPI *qspi, uint32 baconVal);

/** \brief Writes channel timing configuration into ECON register.
 *
 * \param[inout] qspi      Pointer to QSPI module registers.
 * \param[in]    channelId Channel number to which econ val belongs. Range: \ref IfxQspi_ChannelId.
 * \param[in]    econVal   Extended configuration value. Range: 0 to 0xC0037FFF.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_writeExtendedConfiguration(Ifx_QSPI *qspi, IfxQspi_ChannelId channelId, uint32 econVal);

/** \brief Writes Data and Configuration into MIXEDENTRY register.
 *
 * \param[inout] qspi        Pointer to QSPI module registers.
 * \param[in]    mixEntryVal Data and configuration in mixed. Range: 0 to 0xFFFFFFFF.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_writeMixedDataTransmitFifo(Ifx_QSPI *qspi, uint32 mixEntryVal);

/******************************************************************************/
/*-------------------------Global Function Prototypes-------------------------*/
/******************************************************************************/

/** \brief Function to calculate baudrate of specified channel.
 *
 * \param[in] qspi Pointer to QSPI module registers.
 * \param[in] channelId QSPI channel number. Range: \ref IfxQspi_ChannelId.
 *
 * \retval Actual baudrate in float.
 */
IFX_EXTERN float IfxQspi_calcRealBaudrate(Ifx_QSPI *qspi, IfxQspi_ChannelId channelId);

/** \brief Function to calculate BACON register values.
 *
 * \param[in] qspi      Pointer to QSPI module registers
 * \param[in] channelId QSPI Channel Number. Range: \ref IfxQspi_ChannelId.
 * \param[in] chMode    Frame configuration.
 * \param[in] baudrate  The desired baudrate.
 *
 * \retval uint32 Calculated BACON value. Range: 0 to 0xFFFFFFFF.
 */
IFX_EXTERN uint32 IfxQspi_calculateBasicConfigurationValue(Ifx_QSPI *qspi, const IfxQspi_ChannelId channelId, const IfxQspi_chMode *chMode, const float baudrate);

/** \brief Function to calculate ECON register values.
 *
 * \param[in] qspi     Pointer to QSPI module registers.
 * \param[in] cs       QSPI channel Number : 8->0,9->1,...... Range: 0 to 0xFF.
 * \param[in] chConfig SPI Channel Configuration.
 *
 * \retval uint32 Calculated ECON[CS] value. Range: 0 to 0xC0037FFF.
 */
IFX_EXTERN uint32 IfxQspi_calculateExtendedConfigurationValue(Ifx_QSPI *qspi, const uint8 cs, const IfxQspi_chConfig *chConfig);

/** \brief Function to calculate prescaler.
 *
 * \param[in] qspi     Pointer to QSPI module registers.
 * \param[in] baudrate Maximum baudrate in Float.
 *
 * \retval uint32 Prescaler in integer. Range: 0 to 7.
 */
IFX_EXTERN uint32 IfxQspi_calculatePrescaler(Ifx_QSPI *qspi, float baudrate);

/** \brief Specifies the function to calculate Time quantum length.
 *
 * \param[in] qspi        Pointer to QSPI module registers.
 * \param[in] maxBaudrate Maximum baudrate in Float.
 *
 * \retval uint32 Time quantum length in integer. Range: 0 to 0xFFFFFFFF.
 */
IFX_EXTERN uint32 IfxQspi_calculateTimeQuantumLength(Ifx_QSPI *qspi, float maxBaudrate);

/** \brief Retrieves the base address of the QSPI module registers.
 *
 * \param[in] qspi Pointer to QSPI module registers. Range: \ref IfxQspi_Index.
 *
 * \retval Ifx_QSPI* QSPI module register address.
 */
IFX_EXTERN Ifx_QSPI *IfxQspi_getAddress(IfxQspi_Index qspi);

/** \brief Specifies the function to get Index.
 *
 * \param[in] qspi Pointer to QSPI module registers.
 *
 * \retval IfxQspi_Index Index in Integer. Range: \ref IfxQspi_Index.
 */
IFX_EXTERN IfxQspi_Index IfxQspi_getIndex(Ifx_QSPI *qspi);

/** \brief Re-calculated BACON from the oldBACON.
 *
 * \param[in] oldBACON  Old BACON value. Range: 0 to 0xFFFFFFFF.
 * \param[in] numOfData NumOfData in LONG or CONTINUOUS mode.
 * \param[in] shortData Specifies SHORT mode (TRUE) or other modes (FALSE).
 * \param[in] lastData  Specifies last data in LONG or CONTINUOUS.
 *
 * \retval uint32 Re-calculated BACON. Range: 0 to 0xFFFFFFFF.
 */
IFX_EXTERN uint32 IfxQspi_recalcBasicConfiguration(uint32 oldBACON, Ifx_SizeT numOfData, boolean shortData, boolean lastData);

/** \brief Configures a Slave Select Output.
 *
 * \param[inout] qspi         Pointer to QSPI module registers.
 * \param[in]    channelId    Channel number to which econ val belongs. Range: \ref IfxQspi_ChannelId.
 * \param[in]    outputEnable Chip select output will be enabled during transaction.
 * \param[in]    activeLevel  TRUE: active-high, FALSE: active-low.
 *
 * \retval None
 */
IFX_EXTERN void IfxQspi_setSlaveSelectOutputControl(Ifx_QSPI *qspi, IfxQspi_ChannelId channelId, boolean outputEnable, boolean activeLevel);

/** \brief Calculates the Delay constants (pre and delay) from the user specified CS delays.
 *
 * \param[in]    qspi       Pointer to QSPI SFR.
 * \param[in]    channelId  Channel ID no. Range: \ref IfxQspi_ChannelId.
 * \param[in]    chMode     Pointer to Channel Mode.
 * \param[inout] delayConst Pointer to the Delay Consant Array.
 *
 * \retval None
 */
IFX_EXTERN void IfxQspi_calculateDelayConstants(const Ifx_QSPI *qspi, const IfxQspi_ChannelId channelId, const IfxQspi_chMode *chMode, IfxQspi_DelayConst *delayConst);

/** \} */

/** \addtogroup IfxLld_Qspi_Std_Interrupt
 * \{ */

/******************************************************************************/
/*-------------------------Inline Function Prototypes-------------------------*/
/******************************************************************************/

/** \brief Gets the Error request value.
 *
 * \param[in] qspi Pointer to QSPI module registers.
 *
 * \retval Ifx_SRC_SRCR* Error request value.
 */
IFX_INLINE volatile Ifx_SRC_SRCR *IfxQspi_getErrorSrc(Ifx_QSPI *qspi);

/** \brief Gets the RXFIFO service request.
 *
 * \param[in] qspi Pointer to QSPI module registers.
 *
 * \retval Ifx_SRC_SRCR* Receive service request value.
 */
IFX_INLINE volatile Ifx_SRC_SRCR *IfxQspi_getReceiveSrc(Ifx_QSPI *qspi);

/** \brief Gets the TXFIFO service request.
 *
 * \param[in] qspi Pointer to QSPI module registers.
 *
 * \retval Ifx_SRC_SRCR* Transmission service request value.
 */
IFX_INLINE volatile Ifx_SRC_SRCR *IfxQspi_getTransmitSrc(Ifx_QSPI *qspi);

/** \} */

/** \addtogroup IfxLld_Qspi_Std_IO
 * \{ */

/******************************************************************************/
/*-------------------------Inline Function Prototypes-------------------------*/
/******************************************************************************/

/** \brief Initializes a MRST input.
 *
 * \param[in] mrstIn     The MRST Pin which should be configured.
 * \param[in] mrstInMode The pin input mode which should be configured. Range: \ref IfxPort_InputMode.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_initMrstInPin(const IfxQspi_Mrst_In *mrstIn, IfxPort_InputMode mrstInMode);

/** \brief Initializes a MRST output.
 *
 * \param[in] mrstOut     The MRST Pin which should be configured.
 * \param[in] mrstOutMode The pin output mode which should be configured. Range: \ref IfxPort_OutputMode.
 * \param[in] padDriver   The pad driver mode which should be configured. Range: \ref IfxPort_PadDriver.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_initMrstOutPin(const IfxQspi_Mrst_Out *mrstOut, IfxPort_OutputMode mrstOutMode, IfxPort_PadDriver padDriver);

/** \brief Initializes a MTSR input.
 *
 * \param[in] mtsrIn     The MTSR Pin which should be configured.
 * \param[in] mtsrInMode The pin input mode which should be configured. Range: \ref IfxPort_InputMode.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_initMtsrInPin(const IfxQspi_Mtsr_In *mtsrIn, IfxPort_InputMode mtsrInMode);

/** \brief Initializes a MTSR output.
 *
 * \param[in] mtsrOut     The MTSR Pin which should be configured.
 * \param[in] mtsrOutMode The pin output mode which should be configured. Range: \ref IfxPort_OutputMode.
 * \param[in] padDriver   The pad driver mode which should be configured. Range: \ref IfxPort_PadDriver.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_initMtsrOutPin(const IfxQspi_Mtsr_Out *mtsrOut, IfxPort_OutputMode mtsrOutMode, IfxPort_PadDriver padDriver);

/** \brief Initializes a SCLK input.
 *
 * \param[in] sclkIn     The SCLK Pin which should be configured.
 * \param[in] sclkInMode The pin input mode which should be configured. Range: \ref IfxPort_InputMode.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_initSclkInPin(const IfxQspi_Sclk_In *sclkIn, IfxPort_InputMode sclkInMode);

/** \brief Initializes a SCLK output.
 *
 * \param[in] sclkOut     The SCLK Pin which should be configured.
 * \param[in] sclkOutMode The pin output mode which should be configured. Range: \ref IfxPort_OutputMode.
 * \param[in] padDriver   The pad driver mode which should be configured. Range: \ref IfxPort_PadDriver.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_initSclkOutPin(const IfxQspi_Sclk_Out *sclkOut, IfxPort_OutputMode sclkOutMode, IfxPort_PadDriver padDriver);

/** \brief Initializes a SLSI input.
 *
 * \param[in] slsi     The SLSI Pin which should be configured.
 * \param[in] slsiMode The pin input mode which should be configured. Range: \ref IfxPort_InputMode.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_initSlsi(const IfxQspi_Slsi_In *slsi, IfxPort_InputMode slsiMode);

/** \brief Initializes a SLSO output.
 *
 * \param[in] slso      The SLSO Pin which should be configured.
 * \param[in] slsoMode  The pin output mode which should be configured. Range: \ref IfxPort_OutputMode.
 * \param[in] padDriver The pad driver mode which should be configured. Range: \ref IfxPort_PadDriver.
 * \param[in] outIndex  Pin Pad driver index. Range: \ref IfxPort_OutputIdx.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_initSlso(const IfxQspi_Slso_Out *slso, IfxPort_OutputMode slsoMode, IfxPort_PadDriver padDriver, IfxPort_OutputIdx outIndex);

/** \} */

/******************************************************************************/
/*-------------------------Inline Function Prototypes-------------------------*/
/******************************************************************************/

/** \brief Get the Receive FIFO mode.
 *
 * \param[in] qspi Pointer to QSPI module registers.
 *
 * \retval IfxQspi_FifoMode Receive FIFO mode. Range: \ref IfxQspi_FifoMode.
 */
IFX_INLINE IfxQspi_FifoMode IfxQspi_getRxFifoMode(Ifx_QSPI *qspi);

/** \brief Get the Transfer FIFO mode.
 *
 * \param[in] qspi Pointer to QSPI module registers.
 *
 * \retval IfxQspi_FifoMode Transfer FIFO mode. Range: \ref IfxQspi_FifoMode.
 */
IFX_INLINE IfxQspi_FifoMode IfxQspi_getTxFifoMode(Ifx_QSPI *qspi);

/** \brief Permutate bytes to / from Big Endian.
 *
 * \param[inout] qspi      Pointer to QSPI module registers.
 * \param[in]    channelId Channel number to which econ val belongs. Range: \ref IfxQspi_ChannelId.
 * \param[in]    bigEndian Specifies to Permutate bytes to / from Big Endian. Range: 0 to 3.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_permutateBigEndian(Ifx_QSPI *qspi, IfxQspi_ChannelId channelId, uint8 bigEndian);

/** \brief Write delay parameters into BACON register. Recommended to use the interface API IfxQspi_SpiMaster_updateDelayParameters, which will update both handle and sfr.
 *
 * \param[inout] qspi   Pointer to QSPI module registers.
 * \param[in]    config Delay values to be entered into BACON register.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setBaconDelayParameters(Ifx_QSPI *qspi, IfxQspi_DelayParameters *config);

/** \brief Set the value of bit segment1 (A).
 *
 * \param[inout] qspi        Pointer to QSPI module registers
 * \param[in]    channelId   Channel number to which econ val belongs. Range: \ref IfxQspi_ChannelId.
 * \param[in]    bitSegment1 Length expressed in time quantums of ECONz.Q. Range: 0 to 3.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setBitsegment1(Ifx_QSPI *qspi, IfxQspi_ChannelId channelId, uint8 bitSegment1);

/** \brief Set the value of bit segment2 (B).
 *
 * \param[inout] qspi        Pointer to QSPI module registers.
 * \param[in]    channelId   Channel number to which econ val belongs. Range: \ref IfxQspi_ChannelId.
 * \param[in]    bitSegment2 Length expressed in time quantums of ECONz.Q. Range: 0 to 3.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setBitsegment2(Ifx_QSPI *qspi, IfxQspi_ChannelId channelId, uint8 bitSegment2);

/** \brief Set the value of bit segment3 (C).
 *
 * \param[inout] qspi        Pointer to QSPI module registers.
 * \param[in]    channelId   Channel number to which econ val belongs. Range: \ref IfxQspi_ChannelId.
 * \param[in]    bitSegment3 Length expressed in time quantums of ECONz.Q. Range: 0 to 3.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setBitsegment3(Ifx_QSPI *qspi, IfxQspi_ChannelId channelId, uint8 bitSegment3);

/** \brief Configures the receive FIFO mode for the specified QSPI module.
 *
 * \param[inout] qspi Pointer to QSPI module registers
 * \param[in]    mode Select the transfer fifo mode. Range: \ref IfxQspi_FifoMode.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setRxFifoMode(Ifx_QSPI *qspi, IfxQspi_FifoMode mode);

/** \brief Set the value of Time Quantum.
 *
 * \param[inout] qspi        Pointer to QSPI module registers.
 * \param[in]    channelId   Channel number to which econ val belongs. Range: \ref IfxQspi_ChannelId.
 * \param[in]    timeQuantum Specifies the value of Time Quantum. Range: 0 to 63.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setTimeQuantum(Ifx_QSPI *qspi, IfxQspi_ChannelId channelId, uint32 timeQuantum);

/** \brief Set the transfer FIFO mode.
 *
 * \param[inout] qspi Pointer to QSPI module registers.
 * \param[in]    mode Select the transfer fifo mode. Range: \ref IfxQspi_FifoMode.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setTxFifoMode(Ifx_QSPI *qspi, IfxQspi_FifoMode mode);

/** \brief Provides functionality for both setting of MRSTIN pin direction as input and configuring pad driver.
 *
 * \param[in] mrstIn     The MRST Pin which should be configured.
 * \param[in] mrstInMode The pin input mode which should be configured. Range: \ref IfxPort_InputMode.
 * \param[in] padDriver  Pad Driver. Range: \ref IfxPort_PadDriver.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_initMrstInPinWithPadLevel(const IfxQspi_Mrst_In *mrstIn, IfxPort_InputMode mrstInMode, IfxPort_PadDriver padDriver);

/** \brief Provides functionality for both setting of MTSRIN pin direction as input and configuring pad driver.
 *
 * \param[in] mtsrIn     The MTSR Pin which should be configured.
 * \param[in] mtsrInMode The pin input mode which should be configured. Range: \ref IfxPort_InputMode.
 * \param[in] padDriver  Pad Driver. Range: \ref IfxPort_PadDriver.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_initMtsrInPinWithPadLevel(const IfxQspi_Mtsr_In *mtsrIn, IfxPort_InputMode mtsrInMode, IfxPort_PadDriver padDriver);

/** \brief Provides functionality for both setting of SCLKIN pin direction as input and configuring pad driver.
 *
 * \param[in] sclkIn     The SCLK Pin which should be configured.
 * \param[in] sclkInMode The pin input mode which should be configured. Range: \ref IfxPort_InputMode.
 * \param[in] padDriver  Pad Driver. Range: \ref IfxPort_PadDriver.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_initSclkInPinWithPadLevel(const IfxQspi_Sclk_In *sclkIn, IfxPort_InputMode sclkInMode, IfxPort_PadDriver padDriver);

/** \brief Provides functionality for both setting of SLSI pin direction as input and configuring pad driver.
 *
 * \param[in] slsi      The SLSI Pin which should be configured.
 * \param[in] slsiMode  The pin input mode which should be configured. Range: \ref IfxPort_InputMode.
 * \param[in] padDriver Pad Driver. Range: \ref IfxPort_PadDriver.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_initSlsiWithPadLevel(const IfxQspi_Slsi_In *slsi, IfxPort_InputMode slsiMode, IfxPort_PadDriver padDriver);

/** \brief Set a Hardware Trigger Enable.
 * If this bit is set, the data fetching out of the TXFIFO by the shift register.
 * starts on the reception of a hardware trigger signal.
 *
 * \param[inout] qspi   Pointer to QSPI registers
 * \param[in]    enable Enable/disable the Hardware Trigger. Range: \ref IfxQspi_HardwareTrigger.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setHardwareTrigger(Ifx_QSPI *qspi, IfxQspi_HardwareTrigger enable);

/** \brief Freezes the TXFIFO pointer in case the hardware trigger (HWTREN) is
 * selected. If enabled subsequent writes to TXFIFO are silently ignored.
 *
 * \param[inout] qspi   Pointer to QSPI registers.
 * \param[in]    enable Enable/disable the Freeze Data bit. Range: \ref IfxQspi_TxFifo_DataFreeze.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setdataFreeze(Ifx_QSPI *qspi, IfxQspi_TxFifo_DataFreeze enable);

/** \brief Selection bit for source of external trigger.
 *
 * \param[inout] qspi          Pointer to QSPI registers.
 * \param[in]    triggersource Selection of Hardware Trigger Source. Range: \ref IfxQspi_HardwareTriggerSource.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_setTriggerSource(Ifx_QSPI *qspi, IfxQspi_HardwareTriggerSource triggersource);

/** \brief Provides functionality for both setting of MRST_OUT pin direction as Output and configuring LVDS pad driver.
 *
 * \param[in] mrstOut        Pointer to MRST output pin configuration.
 * \param[in] mrstOutMode    MRST mode. Range: \ref IfxPort_OutputMode.
 * \param[in] padDriver      PAD driver. Range: \ref IfxPort_PadDriver.
 * \param[in] mrstOutLvdsCfg Pointer to MRST LVDS configuration.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_initMrstOutLvdsPin(const IfxQspi_Mrst_Out *mrstOut, IfxPort_OutputMode mrstOutMode, IfxPort_PadDriver padDriver, IfxPort_LvdsConfig *mrstOutLvdsCfg);

/** \brief Provides functionality for both setting of MTSR_OUT pin direction as Output and configuring LVDS pad driver.
 *
 * \param[in] mtsrOut        Pointer to MTSR output pin configuration.
 * \param[in] mtsrOutMode    MTSR mode. Range: \ref IfxPort_OutputMode.
 * \param[in] padDriver      PAD driver. Range: \ref IfxPort_PadDriver.
 * \param[in] mtsrOutLvdsCfg Pointer to MTSR LVDS configuration.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_initMtsrOutLvdsPin(const IfxQspi_Mtsr_Out *mtsrOut, IfxPort_OutputMode mtsrOutMode, IfxPort_PadDriver padDriver, IfxPort_LvdsConfig *mtsrOutLvdsCfg);

/** \brief Provides functionality for both setting of SCLK_OUT pin direction as Output and configuring LVDS pad driver.
 *
 * \param[in] sclkOut        Pointer to SCLK output pin configuration.
 * \param[in] sclkOutMode    SCLK Mode. Range: \ref IfxPort_OutputMode.
 * \param[in] padDriver      Pad driver. Range: \ref IfxPort_PadDriver.
 * \param[in] sclkOutLvdsCfg Pointer to SCLK output LVDS configuration.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_initSclkOutLvdsPin(const IfxQspi_Sclk_Out *sclkOut, IfxPort_OutputMode sclkOutMode, IfxPort_PadDriver padDriver, IfxPort_LvdsConfig *sclkOutLvdsCfg);

/** \brief Provides functionality for both setting of MRST_IN pin direction as Output and configuring LVDS pad driver.
 *
 * \param[in] mrstIn        Pointer to MRST input pin configuration.
 * \param[in] mrstInMode    MRST pin input mode selection. Range: \ref IfxPort_InputMode.
 * \param[in] padDriver     MRTS input pin pad driver selection. Range: \ref IfxPort_PadDriver.
 * \param[in] mrstInLvdsCfg Pointer to MRST input LVDS configuration.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_initMrstInLvdsPinWithPadLevel(const IfxQspi_Mrst_In *mrstIn, IfxPort_InputMode mrstInMode, IfxPort_PadDriver padDriver, IfxPort_LvdsConfig *mrstInLvdsCfg);

/** \brief Provides functionality for both setting of MTSR_OUT pin direction as Output and configuring LVDS pad driver.
 *
 * \param[in] mtsrIn        Pointer to MTSR input pin configuration.
 * \param[in] mtsrInMode    MTSR pin input mode selection. Range: \ref IfxPort_InputMode.
 * \param[in] padDriver     MTSR input pin pad driver selection. Range: \ref IfxPort_PadDriver.
 * \param[in] mtsrInLvdsCfg Pointer to MTSR input LVDS configuration.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_initMtsrInLvdsPinWithPadLevel(const IfxQspi_Mtsr_In *mtsrIn, IfxPort_InputMode mtsrInMode, IfxPort_PadDriver padDriver, IfxPort_LvdsConfig *mtsrInLvdsCfg);

/** \brief Provides functionality for both setting of MTSR_OUT pin direction as Output and configuring LVDS pad driver.
 *
 * \param[in] sclkIn        Pointer to SCLK input pin configuration.
 * \param[in] sclkInMode    SCLK pin input mode selection. Range: \ref IfxPort_InputMode.
 * \param[in] padDriver     SCLK input pin pad driver selection. Range: \ref IfxPort_PadDriver.
 * \param[in] sclkInLvdsCfg Pointer to SCLK input LVDS configuration.
 *
 * \retval None
 */
IFX_INLINE void IfxQspi_initSclkInLvdsPinWithPadLevel(const IfxQspi_Sclk_In *sclkIn, IfxPort_InputMode sclkInMode, IfxPort_PadDriver padDriver, IfxPort_LvdsConfig *sclkInLvdsCfg);

/******************************************************************************/
/*-------------------------Global Function Prototypes-------------------------*/
/******************************************************************************/

/** \brief Initialize the PROT and APU structures with default configuration.
 *
 * \param[inout] config Configuration pointer for the Access Protection.
 *
 * \retval None
 */
IFX_EXTERN void IfxQspi_initApConfig(IfxQspi_ApConfig *config);

/** \brief Initialize the PROTs and all 5 APU register set.
 *
 * \param[inout] qspi   Pointer to QSPI registers.
 * \param[in]    config Configuration pointer to the AP configuration structure.
 *
 * \retval None
 */
IFX_EXTERN void IfxQspi_initAp(Ifx_QSPI *qspi, IfxQspi_ApConfig *config);

/** \brief Configures access to all masters to all the QSPIs in the device.
 *
 * \param[in] apConfig Config pointer to configuration structure.
 *
 * \retval None
 */
IFX_EXTERN void IfxQspi_configureAccessToQspis(IfxApApu_ApuConfig *apConfig);

/******************************************************************************/
/*---------------------Inline Function Implementations------------------------*/
/******************************************************************************/

IFX_INLINE void IfxQspi_clearAllEventFlags(Ifx_QSPI *qspi)
{
    qspi->FLAGSCLEAR.U = 0xFFFFU;
}


IFX_INLINE void IfxQspi_clearMoveCounterInterruptAfterLastFlag(Ifx_QSPI *qspi, boolean clearInterrupt)
{
    qspi->MCCON.B.IALC = clearInterrupt;
}


IFX_INLINE void IfxQspi_clearMoveCounterInterruptBeforeLastFlag(Ifx_QSPI *qspi, boolean clearInterrupt)
{
    qspi->MCCON.B.IBLC = clearInterrupt;
}


IFX_INLINE void IfxQspi_clearRxReq(Ifx_QSPI *qspi)
{
    qspi->FLAGSCLEAR.B.RXC = 1U;
}


IFX_INLINE void IfxQspi_clearTxReq(Ifx_QSPI *qspi)
{
    qspi->FLAGSCLEAR.B.TXC = 1U;
}


IFX_INLINE void IfxQspi_clearPt1Req(Ifx_QSPI *qspi)
{
    qspi->FLAGSCLEAR.B.PT1C = 1U;
}


IFX_INLINE void IfxQspi_clearPt2Req(Ifx_QSPI *qspi)
{
    qspi->FLAGSCLEAR.B.PT2C = 1U;
}


IFX_INLINE void IfxQspi_clearUsrReq(Ifx_QSPI *qspi)
{
    qspi->FLAGSCLEAR.B.USRC = 1U;
}


IFX_INLINE void IfxQspi_configPT1Event(Ifx_QSPI *qspi, IfxQspi_PhaseTransitionEvent pt1Config)
{
    qspi->GLOBALCON1.B.PT1 = pt1Config;
}


IFX_INLINE void IfxQspi_configPT2Event(Ifx_QSPI *qspi, IfxQspi_PhaseTransitionEvent pt2Config)
{
    qspi->GLOBALCON1.B.PT2 = pt2Config;
}


IFX_INLINE void IfxQspi_enableLoopbackMode(Ifx_QSPI *qspi, boolean enable)
{
    IFX_UNUSED_PARAMETER(enable);

    qspi->GLOBALCON.B.LB = 1;
}


IFX_INLINE void IfxQspi_enablePT1Event(Ifx_QSPI *qspi, boolean enable)
{
    qspi->GLOBALCON1.B.PT1EN = enable;
}


IFX_INLINE void IfxQspi_enablePT2Event(Ifx_QSPI *qspi, boolean enable)
{
    qspi->GLOBALCON1.B.PT2EN = enable;
}


IFX_INLINE void IfxQspi_enableUsrEvent(Ifx_QSPI *qspi, boolean enable)
{
    qspi->GLOBALCON1.B.USREN = enable;
}


IFX_INLINE uint16 IfxQspi_getErrorFlags(Ifx_QSPI *qspi)
{
    return qspi->STATUS.B.ERRORFLAGS;
}


IFX_INLINE boolean IfxQspi_getTxReqStatus(Ifx_QSPI *qspi)
{
    return (qspi->STATUS.B.TXF != 0U) ? TRUE : FALSE;
}


IFX_INLINE boolean IfxQspi_getRxReqStatus(Ifx_QSPI *qspi)
{
    return (qspi->STATUS.B.RXF != 0U) ? TRUE : FALSE;
}


IFX_INLINE boolean IfxQspi_getPt1Status(Ifx_QSPI *qspi)
{
    return (qspi->STATUS.B.PT1F != 0U) ? TRUE : FALSE;
}


IFX_INLINE boolean IfxQspi_getPt2Status(Ifx_QSPI *qspi)
{
    return (qspi->STATUS.B.PT2F != 0U) ? TRUE : FALSE;
}


IFX_INLINE boolean IfxQspi_getUsrReqStatus(Ifx_QSPI *qspi)
{
    return (qspi->STATUS.B.USRF != 0U) ? TRUE : FALSE;
}


IFX_INLINE volatile Ifx_SRC_SRCR *IfxQspi_getErrorSrc(Ifx_QSPI *qspi)
{
    uint32 index = IfxQspi_getIndex(qspi);
    return &MODULE_SRC.QSPI[index].ERR;
}


IFX_INLINE IfxQspi_Mode IfxQspi_getMode(Ifx_QSPI *qspi)
{
    return (IfxQspi_Mode)qspi->GLOBALCON.B.MS;
}


IFX_INLINE uint32 IfxQspi_getModuleFrequency(Ifx_QSPI *qspi)
{
    IFX_UNUSED_PARAMETER(qspi->CLC.U != 0);

    return IfxClock_getQspiFrequency();
}


IFX_INLINE IfxQspi_Phase IfxQspi_getPhase(Ifx_QSPI *qspi)
{
    return (IfxQspi_Phase)qspi->STATUS.B.PHASE;
}


IFX_INLINE uint8 IfxQspi_getReceiveFifoLevel(Ifx_QSPI *qspi)
{
    return qspi->STATUS.B.RXFIFOLEVEL;
}


IFX_INLINE volatile Ifx_SRC_SRCR *IfxQspi_getReceiveSrc(Ifx_QSPI *qspi)
{
    uint32 index = IfxQspi_getIndex(qspi);
    return &MODULE_SRC.QSPI[index].RX;
}


IFX_INLINE IfxQspi_FifoMode IfxQspi_getRxFifoMode(Ifx_QSPI *qspi)
{
    return (IfxQspi_FifoMode)qspi->GLOBALCON1.B.RXFM;
}


IFX_INLINE float IfxQspi_getTimeQuantaFrequency(Ifx_QSPI *qspi)
{
    return (float)IfxQspi_getModuleFrequency(qspi) / (qspi->GLOBALCON.B.TQ + 1);
}


IFX_INLINE uint8 IfxQspi_getTransmitFifoLevel(Ifx_QSPI *qspi)
{
    return qspi->STATUS.B.TXFIFOLEVEL;
}


IFX_INLINE volatile Ifx_SRC_SRCR *IfxQspi_getTransmitSrc(Ifx_QSPI *qspi)
{
    uint32 index = IfxQspi_getIndex(qspi);
    return &MODULE_SRC.QSPI[index].TX;
}


IFX_INLINE IfxQspi_FifoMode IfxQspi_getTxFifoMode(Ifx_QSPI *qspi)
{
    return (IfxQspi_FifoMode)qspi->GLOBALCON1.B.TXFM;
}


IFX_INLINE void IfxQspi_initMrstInPin(const IfxQspi_Mrst_In *mrstIn, IfxPort_InputMode mrstInMode)
{
    IfxPort_setPinModeInput(mrstIn->pin.port, mrstIn->pin.pinIndex, mrstInMode);
    mrstIn->module->PISEL.B.MRIS = mrstIn->select;
}


IFX_INLINE void IfxQspi_initMrstOutPin(const IfxQspi_Mrst_Out *mrstOut, IfxPort_OutputMode mrstOutMode, IfxPort_PadDriver padDriver)
{
    IfxPort_setPinModeOutput(mrstOut->pin.port, mrstOut->pin.pinIndex, mrstOutMode, mrstOut->select);
    IfxPort_setPinPadDriver(mrstOut->pin.port, mrstOut->pin.pinIndex, padDriver);
}


IFX_INLINE void IfxQspi_initMtsrInPin(const IfxQspi_Mtsr_In *mtsrIn, IfxPort_InputMode mtsrInMode)
{
    IfxPort_setPinModeInput(mtsrIn->pin.port, mtsrIn->pin.pinIndex, mtsrInMode);
    mtsrIn->module->PISEL.B.SRIS = mtsrIn->select;
}


IFX_INLINE void IfxQspi_initMtsrOutPin(const IfxQspi_Mtsr_Out *mtsrOut, IfxPort_OutputMode mtsrOutMode, IfxPort_PadDriver padDriver)
{
    IfxPort_setPinModeOutput(mtsrOut->pin.port, mtsrOut->pin.pinIndex, mtsrOutMode, mtsrOut->select);
    IfxPort_setPinPadDriver(mtsrOut->pin.port, mtsrOut->pin.pinIndex, padDriver);
}


IFX_INLINE void IfxQspi_initSclkInPin(const IfxQspi_Sclk_In *sclkIn, IfxPort_InputMode sclkInMode)
{
    IfxPort_setPinModeInput(sclkIn->pin.port, sclkIn->pin.pinIndex, sclkInMode);
    sclkIn->module->PISEL.B.SCIS = sclkIn->select;
}


IFX_INLINE void IfxQspi_initSclkOutPin(const IfxQspi_Sclk_Out *sclkOut, IfxPort_OutputMode sclkOutMode, IfxPort_PadDriver padDriver)
{
    IfxPort_setPinModeOutput(sclkOut->pin.port, sclkOut->pin.pinIndex, sclkOutMode, sclkOut->select);
    IfxPort_setPinPadDriver(sclkOut->pin.port, sclkOut->pin.pinIndex, padDriver);
}


IFX_INLINE void IfxQspi_initSlsi(const IfxQspi_Slsi_In *slsi, IfxPort_InputMode slsiMode)
{
    IfxPort_setPinModeInput(slsi->pin.port, slsi->pin.pinIndex, slsiMode);
    /* PISEL */
    slsi->module->PISEL.B.SLSIS = slsi->select + 1;
}


IFX_INLINE void IfxQspi_initSlso(const IfxQspi_Slso_Out *slso, IfxPort_OutputMode slsoMode, IfxPort_PadDriver padDriver, IfxPort_OutputIdx outIndex)
{
    IfxPort_setPinModeOutput(slso->pin.port, slso->pin.pinIndex, slsoMode, outIndex);
    IfxPort_setPinPadDriver(slso->pin.port, slso->pin.pinIndex, padDriver);
}


IFX_INLINE boolean IfxQspi_isModuleEnabled(Ifx_QSPI *qspi)
{
    return (qspi->CLC.B.DISS == 0) ? TRUE : FALSE;
}


IFX_INLINE void IfxQspi_pause(Ifx_QSPI *qspi)
{
    qspi->GLOBALCON.B.EN = 0;

    while (IfxQspi_getPhase(qspi) != IfxQspi_Phase_wait)
    {}
}


IFX_INLINE void IfxQspi_permutateBigEndian(Ifx_QSPI *qspi, IfxQspi_ChannelId channelId, uint8 bigEndian)
{
    int cs = channelId % 8;
    qspi->ECON[cs].B.BE = bigEndian;
}


IFX_INLINE uint32 IfxQspi_readReceiveFifo(Ifx_QSPI *qspi)
{
    return qspi->RXEXIT[0].U;
}


IFX_INLINE void IfxQspi_requestReset(Ifx_QSPI *qspi, IfxQspi_Reset reset)
{
    qspi->GLOBALCON.B.RESETS = reset;
}


IFX_INLINE void IfxQspi_run(Ifx_QSPI *qspi)
{
    qspi->GLOBALCON.B.EN = 1;
}


IFX_INLINE void IfxQspi_setBaconDelayParameters(Ifx_QSPI *qspi, IfxQspi_DelayParameters *config)
{
    Ifx_QSPI_BACONENTRY bacon;
    bacon.U            = qspi->BACON.U;
    bacon.B.IPRE       = config->idlePrescalar;
    bacon.B.IDLE       = config->idleDelay;
    bacon.B.LPRE       = config->leadingPrescalar;
    bacon.B.LEAD       = config->leadingDelay;
    bacon.B.TPRE       = config->trailingPrescalar;
    bacon.B.TRAIL      = config->trailingDelay;

    qspi->BACONENTRY.U = bacon.U;
}


IFX_INLINE void IfxQspi_setBitsegment1(Ifx_QSPI *qspi, IfxQspi_ChannelId channelId, uint8 bitSegment1)
{
    int cs = channelId % 8;
    qspi->ECON[cs].B.A = bitSegment1;
}


IFX_INLINE void IfxQspi_setBitsegment2(Ifx_QSPI *qspi, IfxQspi_ChannelId channelId, uint8 bitSegment2)
{
    int cs = channelId % 8;
    qspi->ECON[cs].B.B = bitSegment2;
}


IFX_INLINE void IfxQspi_setBitsegment3(Ifx_QSPI *qspi, IfxQspi_ChannelId channelId, uint8 bitSegment3)
{
    int cs = channelId % 8;
    qspi->ECON[cs].B.C = bitSegment3;
}


IFX_INLINE void IfxQspi_setDisableModuleRequest(Ifx_QSPI *qspi)
{
#if (IFX_PROT_ENABLED == 1U)
    IfxApProt_setState((Ifx_PROT_PROT *)&(qspi->PROTE), IfxApProt_State_config);
#endif
    qspi->CLC.B.DISR = 1;
#if (IFX_PROT_ENABLED == 1U)
    IfxApProt_setState((Ifx_PROT_PROT *)&(qspi->PROTE), IfxApProt_State_run);
#endif
}


IFX_INLINE void IfxQspi_setEnableModuleRequest(Ifx_QSPI *qspi)
{
#if (IFX_PROT_ENABLED == 1U)
    IfxApProt_setState((Ifx_PROT_PROT *)&(qspi->PROTE), IfxApProt_State_config);
#endif
    qspi->CLC.B.DISR = 0;
#if (IFX_PROT_ENABLED == 1U)
    IfxApProt_setState((Ifx_PROT_PROT *)&(qspi->PROTE), IfxApProt_State_run);
#endif
}


IFX_INLINE void IfxQspi_setMoveCounterInterruptAfterLastEnabled(Ifx_QSPI *qspi, boolean interruptEnabled)
{
    qspi->MCCON.B.IALEN = interruptEnabled;
}


IFX_INLINE void IfxQspi_setMoveCounterInterruptAfterLastFlag(Ifx_QSPI *qspi, boolean setInterrupt)
{
    qspi->MCCON.B.IALS = setInterrupt;
}


IFX_INLINE void IfxQspi_setMoveCounterInterruptBeforeLastEnabled(Ifx_QSPI *qspi, boolean interruptEnabled)
{
    qspi->MCCON.B.IBLEN = interruptEnabled;
}


IFX_INLINE void IfxQspi_setMoveCounterInterruptBeforeLastFlag(Ifx_QSPI *qspi, boolean setInterrupt)
{
    qspi->MCCON.B.IBLS = setInterrupt;
}


IFX_INLINE void IfxQspi_setMoveCounterPrescalerTrailingDelay(Ifx_QSPI *qspi, const float baudrate)
{
    qspi->MCCON.B.TPRE2 = IfxQspi_calculatePrescaler(qspi, baudrate);
}


IFX_INLINE void IfxQspi_setReceiveFifoInterrruptThreshold(Ifx_QSPI *qspi, IfxQspi_RxFifoInt rxFifoInt)
{
    qspi->GLOBALCON1.B.RXFIFOINT = rxFifoInt;
}


IFX_INLINE void IfxQspi_setRxFifoMode(Ifx_QSPI *qspi, IfxQspi_FifoMode mode)
{
    qspi->GLOBALCON1.B.RXFM = mode;
}


IFX_INLINE void IfxQspi_setSleepMode(Ifx_QSPI *qspi, IfxQspi_SleepMode mode)
{
#if (IFX_PROT_ENABLED == 1U)
    IfxApProt_setState((Ifx_PROT_PROT *)&(qspi->PROTE), IfxApProt_State_config);
#endif
    qspi->CLC.B.EDIS = mode;
#if (IFX_PROT_ENABLED == 1U)
    IfxApProt_setState((Ifx_PROT_PROT *)&(qspi->PROTE), IfxApProt_State_run);
#endif
}


IFX_INLINE void IfxQspi_setTimeQuantum(Ifx_QSPI *qspi, IfxQspi_ChannelId channelId, uint32 timeQuantum)
{
    int cs = channelId % 8;
    qspi->ECON[cs].B.Q = timeQuantum;
}


IFX_INLINE void IfxQspi_setTransmitFifoInterrruptThreshold(Ifx_QSPI *qspi, IfxQspi_TxFifoInt txFifoInt)
{
    qspi->GLOBALCON1.B.TXFIFOINT = txFifoInt;
}


IFX_INLINE void IfxQspi_setTxFifoMode(Ifx_QSPI *qspi, IfxQspi_FifoMode mode)
{
    qspi->GLOBALCON1.B.TXFM = mode;
}


IFX_INLINE void IfxQspi_trail2InjectionEnabled(Ifx_QSPI *qspi, boolean trail2Enabled)
{
    qspi->MCCON.B.T2EN = trail2Enabled;
}


IFX_INLINE void IfxQspi_writeBasicConfiguration(Ifx_QSPI *qspi, uint32 baconVal)
{
    qspi->BACONENTRY.U = baconVal;
}


IFX_INLINE void IfxQspi_writeBasicConfigurationBeginStream(Ifx_QSPI *qspi, uint32 baconVal)
{
    Ifx_QSPI_BACONENTRY bacon;
    bacon.U            = baconVal;
    bacon.B.LAST       = 0;

    qspi->BACONENTRY.U = bacon.U;
}


IFX_INLINE void IfxQspi_writeBasicConfigurationEndStream(Ifx_QSPI *qspi, uint32 baconVal)
{
    Ifx_QSPI_BACONENTRY bacon;
    bacon.U            = baconVal;
    bacon.B.LAST       = 1;

    qspi->BACONENTRY.U = bacon.U;
}


IFX_INLINE void IfxQspi_writeExtendedConfiguration(Ifx_QSPI *qspi, IfxQspi_ChannelId channelId, uint32 econVal)
{
    int cs = channelId % 8;
    qspi->ECON[cs].U = econVal;
}


IFX_INLINE void IfxQspi_writeMixedDataTransmitFifo(Ifx_QSPI *qspi, uint32 mixEntryVal)
{
    qspi->MIXENTRY.U = mixEntryVal;
}


IFX_INLINE void IfxQspi_writeTransmitFifo(Ifx_QSPI *qspi, uint32 data)
{
    qspi->DATAENTRY[0].U = data;
}


IFX_INLINE boolean IfxQspi_isModuleSuspended(Ifx_QSPI *qspi)
{
    Ifx_QSPI_OCS ocs;

    // read the status
    ocs.U = qspi->OCS.U;

    // return the status
    return ocs.B.SUSSTA;
}


IFX_INLINE void IfxQspi_setSuspendMode(Ifx_QSPI *qspi, IfxQspi_SuspendMode mode)
{
    Ifx_QSPI_OCS ocs;

    // remove protection and configure the suspend mode.
    ocs.B.SUS_P = 1;
    ocs.B.SUS   = mode;
    qspi->OCS.U = ocs.U;
}


IFX_INLINE void IfxQspi_initMrstInPinWithPadLevel(const IfxQspi_Mrst_In *mrstIn, IfxPort_InputMode mrstInMode, IfxPort_PadDriver padDriver)
{
    IfxPort_setPinModeInput(mrstIn->pin.port, mrstIn->pin.pinIndex, mrstInMode);
    IfxPort_setPinPadDriver(mrstIn->pin.port, mrstIn->pin.pinIndex, padDriver);
    mrstIn->module->PISEL.B.MRIS = mrstIn->select;
}


IFX_INLINE void IfxQspi_initMtsrInPinWithPadLevel(const IfxQspi_Mtsr_In *mtsrIn, IfxPort_InputMode mtsrInMode, IfxPort_PadDriver padDriver)
{
    IfxPort_setPinModeInput(mtsrIn->pin.port, mtsrIn->pin.pinIndex, mtsrInMode);
    IfxPort_setPinPadDriver(mtsrIn->pin.port, mtsrIn->pin.pinIndex, padDriver);
    mtsrIn->module->PISEL.B.SRIS = mtsrIn->select;
}


IFX_INLINE void IfxQspi_initSclkInPinWithPadLevel(const IfxQspi_Sclk_In *sclkIn, IfxPort_InputMode sclkInMode, IfxPort_PadDriver padDriver)
{
    IfxPort_setPinModeInput(sclkIn->pin.port, sclkIn->pin.pinIndex, sclkInMode);
    IfxPort_setPinPadDriver(sclkIn->pin.port, sclkIn->pin.pinIndex, padDriver);
    sclkIn->module->PISEL.B.SCIS = sclkIn->select;
}


IFX_INLINE void IfxQspi_initSlsiWithPadLevel(const IfxQspi_Slsi_In *slsi, IfxPort_InputMode slsiMode, IfxPort_PadDriver padDriver)
{
    IfxPort_setPinModeInput(slsi->pin.port, slsi->pin.pinIndex, slsiMode);
    /* PISEL */
    IfxPort_setPinPadDriver(slsi->pin.port, slsi->pin.pinIndex, padDriver);
    slsi->module->PISEL.B.SLSIS = slsi->select + 1;
}


IFX_INLINE void IfxQspi_setHardwareTrigger(Ifx_QSPI *qspi, IfxQspi_HardwareTrigger enable)
{
    qspi->GLOBALCON.B.HWTREN = enable;
}


IFX_INLINE void IfxQspi_setdataFreeze(Ifx_QSPI *qspi, IfxQspi_TxFifo_DataFreeze enable)
{
    qspi->GLOBALCON1.B.FD = enable;
}


IFX_INLINE void IfxQspi_setTriggerSource(Ifx_QSPI *qspi, IfxQspi_HardwareTriggerSource triggersource)
{
    qspi->GLOBALCON1.B.HWTRSEL = triggersource;
}


IFX_INLINE void IfxQspi_initMrstOutLvdsPin(const IfxQspi_Mrst_Out *mrstOut, IfxPort_OutputMode mrstOutMode, IfxPort_PadDriver padDriver, IfxPort_LvdsConfig *mrstOutLvdsCfg)
{
    IfxPort_setPinModeOutput(mrstOut->pin.port, mrstOut->pin.pinIndex, mrstOutMode, mrstOut->select);
    IfxPort_setPinPadDriver(mrstOut->pin.port, mrstOut->pin.pinIndex, padDriver);
    IfxPort_setPinModeLVDS(mrstOut->pin.port, mrstOut->pin.pinIndex, (IfxPort_Mode)(mrstOut->select | mrstOutMode), mrstOutLvdsCfg);
}


IFX_INLINE void IfxQspi_initMtsrOutLvdsPin(const IfxQspi_Mtsr_Out *mtsrOut, IfxPort_OutputMode mtsrOutMode, IfxPort_PadDriver padDriver, IfxPort_LvdsConfig *mtsrOutLvdsCfg)
{
    IfxPort_setPinModeOutput(mtsrOut->pin.port, mtsrOut->pin.pinIndex, mtsrOutMode, mtsrOut->select);
    IfxPort_setPinPadDriver(mtsrOut->pin.port, mtsrOut->pin.pinIndex, padDriver);
    IfxPort_setPinModeLVDS(mtsrOut->pin.port, mtsrOut->pin.pinIndex, IfxPort_Mode_inputNoPullDevice, mtsrOutLvdsCfg);
}


IFX_INLINE void IfxQspi_initSclkOutLvdsPin(const IfxQspi_Sclk_Out *sclkOut, IfxPort_OutputMode sclkOutMode, IfxPort_PadDriver padDriver, IfxPort_LvdsConfig *sclkOutLvdsCfg)
{
    IfxPort_setPinModeOutput(sclkOut->pin.port, sclkOut->pin.pinIndex, sclkOutMode, sclkOut->select);
    IfxPort_setPinPadDriver(sclkOut->pin.port, sclkOut->pin.pinIndex, padDriver);
    IfxPort_setPinModeLVDS(sclkOut->pin.port, sclkOut->pin.pinIndex, (IfxPort_Mode)(sclkOut->select | sclkOutMode), sclkOutLvdsCfg);
}


IFX_INLINE void IfxQspi_initMrstInLvdsPinWithPadLevel(const IfxQspi_Mrst_In *mrstIn, IfxPort_InputMode mrstInMode, IfxPort_PadDriver padDriver, IfxPort_LvdsConfig *mrstInLvdsCfg)
{
    IfxPort_setPinModeInput(mrstIn->pin.port, mrstIn->pin.pinIndex, mrstInMode);
    IfxPort_setPinPadDriver(mrstIn->pin.port, mrstIn->pin.pinIndex, padDriver);
    IfxPort_setPinModeLVDS(mrstIn->pin.port, mrstIn->pin.pinIndex, (IfxPort_Mode)(mrstIn->select | mrstInMode), mrstInLvdsCfg);
    mrstIn->module->PISEL.B.MRIS = mrstIn->select;
}


IFX_INLINE void IfxQspi_initMtsrInLvdsPinWithPadLevel(const IfxQspi_Mtsr_In *mtsrIn, IfxPort_InputMode mtsrInMode, IfxPort_PadDriver padDriver, IfxPort_LvdsConfig *mtsrInLvdsCfg)
{
    IfxPort_setPinModeInput(mtsrIn->pin.port, mtsrIn->pin.pinIndex, mtsrInMode);
    IfxPort_setPinPadDriver(mtsrIn->pin.port, mtsrIn->pin.pinIndex, padDriver);
    IfxPort_setPinModeLVDS(mtsrIn->pin.port, mtsrIn->pin.pinIndex, IfxPort_Mode_inputNoPullDevice, mtsrInLvdsCfg);
    mtsrIn->module->PISEL.B.SRIS = mtsrIn->select;
}


IFX_INLINE void IfxQspi_initSclkInLvdsPinWithPadLevel(const IfxQspi_Sclk_In *sclkIn, IfxPort_InputMode sclkInMode, IfxPort_PadDriver padDriver, IfxPort_LvdsConfig *sclkInLvdsCfg)
{
    IfxPort_setPinModeInput(sclkIn->pin.port, sclkIn->pin.pinIndex, sclkInMode);
    IfxPort_setPinPadDriver(sclkIn->pin.port, sclkIn->pin.pinIndex, padDriver);
    IfxPort_setPinModeLVDS(sclkIn->pin.port, sclkIn->pin.pinIndex, IfxPort_Mode_inputNoPullDevice, sclkInLvdsCfg);
    sclkIn->module->PISEL.B.SCIS = sclkIn->select;
}


#endif /* IFXQSPI_H */
