#! /home/larry/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-559-gff8ccc0b-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d6d8849760 .scope module, "fgen_tb" "fgen_tb" 2 3;
 .timescale -9 -9;
v0x55d6d8967a50_0 .var "ca", 15 0;
v0x55d6d8967b50_0 .var/i "cc", 31 0;
v0x55d6d8967c30_0 .var "cd", 31 0;
v0x55d6d8967d20_0 .var "clk", 0 0;
v0x55d6d8967dc0_0 .net "collision", 0 0, L_0x55d6d899f1f0;  1 drivers
v0x55d6d8967e60_0 .var "control_addr", 15 0;
v0x55d6d8967f30_0 .var/i "control_cnt", 31 0;
v0x55d6d8967ff0_0 .var "control_data", 31 0;
v0x55d6d89680e0_0 .var "control_strobe", 0 0;
v0x55d6d8968240_0 .var/i "errors", 31 0;
v0x55d6d89682e0_0 .var/i "file1", 31 0;
v0x55d6d89683c0_0 .var "file1_name", 255 0;
v0x55d6d89684a0_0 .net "lbo_addr", 15 0, L_0x55d6d899ef60;  1 drivers
v0x55d6d8968590_0 .net "lbo_data", 31 0, L_0x55d6d899f020;  1 drivers
v0x55d6d8968660_0 .net "lbo_write", 0 0, L_0x55d6d899f130;  1 drivers
v0x55d6d8968730_0 .var/i "rc", 31 0;
v0x55d6d89687d0_0 .var "trig", 0 0;
E_0x55d6d88f7320 .event negedge, v0x55d6d8919030_0;
S_0x55d6d8901930 .scope module, "dut" "fgen" 2 57, 3 40 0, S_0x55d6d8849760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "trig";
    .port_info 2 /OUTPUT 1 "collision";
    .port_info 3 /INPUT 32 "lb_data";
    .port_info 4 /INPUT 1 "lb_write";
    .port_info 5 /INPUT 16 "lb_addr";
    .port_info 6 /OUTPUT 32 "lbo_data";
    .port_info 7 /OUTPUT 1 "lbo_write";
    .port_info 8 /OUTPUT 16 "lbo_addr";
P_0x55d6d887ebc0 .param/l "addr_hi" 0 3 57, +C4<00000000000000000000000000000000>;
L_0x55d6d8978db0 .functor AND 1, v0x55d6d89680e0_0, L_0x55d6d8978c40, C4<1>, C4<1>;
L_0x55d6d8979290 .functor AND 1, v0x55d6d89680e0_0, L_0x55d6d8979120, C4<1>, C4<1>;
L_0x55d6d8979350 .functor NOT 1, v0x55d6d8966910_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d89793c0 .functor AND 1, v0x55d6d89687d0_0, L_0x55d6d8979350, C4<1>, C4<1>;
L_0x55d6d899caa0 .functor AND 1, L_0x55d6d8978db0, L_0x55d6d899e120, C4<1>, C4<1>;
L_0x55d6d899eea0 .functor AND 1, L_0x55d6d899ed60, v0x55d6d89656d0_0, C4<1>, C4<1>;
L_0x55d6d899ef60 .functor BUFZ 16, v0x55d6d8966260_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55d6d899f020 .functor BUFZ 32, v0x55d6d8966420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d6d899f130 .functor BUFZ 1, v0x55d6d89665c0_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d899f1f0 .functor BUFZ 1, v0x55d6d8965a60_0, C4<0>, C4<0>, C4<0>;
v0x55d6d8963980_0 .net *"_s10", 0 0, L_0x55d6d8978c40;  1 drivers
v0x55d6d8963a60_0 .net *"_s15", 11 0, L_0x55d6d8978ec0;  1 drivers
v0x55d6d8963b40_0 .net *"_s16", 31 0, L_0x55d6d8978ff0;  1 drivers
L_0x7f75c499b0a8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6d8963c00_0 .net *"_s19", 19 0, L_0x7f75c499b0a8;  1 drivers
L_0x7f75c499b0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6d8963ce0_0 .net/2u *"_s20", 31 0, L_0x7f75c499b0f0;  1 drivers
v0x55d6d8963e10_0 .net *"_s22", 0 0, L_0x55d6d8979120;  1 drivers
v0x55d6d8963ed0_0 .net *"_s26", 0 0, L_0x55d6d8979350;  1 drivers
v0x55d6d8963fb0_0 .net *"_s3", 11 0, L_0x55d6d8968a20;  1 drivers
v0x55d6d8964090_0 .net *"_s4", 31 0, L_0x55d6d8968ac0;  1 drivers
L_0x7f75c499b9a8 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6d8964200_0 .net/2u *"_s42", 12 0, L_0x7f75c499b9a8;  1 drivers
v0x55d6d89642e0_0 .net *"_s47", 0 0, L_0x55d6d899def0;  1 drivers
v0x55d6d89643c0_0 .net *"_s48", 31 0, L_0x55d6d899dfe0;  1 drivers
L_0x7f75c499b9f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6d89644a0_0 .net *"_s51", 30 0, L_0x7f75c499b9f0;  1 drivers
L_0x7f75c499ba38 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d6d8964580_0 .net/2u *"_s52", 31 0, L_0x7f75c499ba38;  1 drivers
v0x55d6d8964660_0 .net *"_s54", 0 0, L_0x55d6d899e120;  1 drivers
v0x55d6d8964720_0 .net *"_s64", 31 0, L_0x55d6d899ec20;  1 drivers
L_0x7f75c499bb10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6d8964800_0 .net *"_s67", 15 0, L_0x7f75c499bb10;  1 drivers
L_0x7f75c499bb58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6d89649b0_0 .net/2u *"_s68", 31 0, L_0x7f75c499bb58;  1 drivers
L_0x7f75c499b018 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6d8964a50_0 .net *"_s7", 19 0, L_0x7f75c499b018;  1 drivers
v0x55d6d8964b30_0 .net *"_s70", 0 0, L_0x55d6d899ed60;  1 drivers
L_0x7f75c499b060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6d8964bf0_0 .net/2u *"_s8", 31 0, L_0x7f75c499b060;  1 drivers
v0x55d6d8964cd0_0 .net "addr_match", 0 0, L_0x55d6d899eea0;  1 drivers
v0x55d6d8964d90_0 .var "amp", 15 0;
v0x55d6d8964e70_0 .net "amp_flat", 15 0, L_0x55d6d89796a0;  1 drivers
v0x55d6d8964f50_0 .var "amp_max", 15 0;
v0x55d6d8965030_0 .var "amp_railed", 0 0;
v0x55d6d89650f0_0 .var "amp_slope", 15 0;
v0x55d6d89651d0_0 .var "amp_step", 16 0;
L_0x7f75c499b138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6d89652b0_0 .net "amp_zero", 15 0, L_0x7f75c499b138;  1 drivers
v0x55d6d8965390_0 .var "chirp_f", 39 0;
v0x55d6d8965470_0 .var "chirp_f0", 31 0;
v0x55d6d8965550_0 .var "chirp_p", 47 0;
v0x55d6d8965630_0 .net "chirp_p32", 31 0, L_0x55d6d8979500;  1 drivers
v0x55d6d89648e0_0 .var "chirp_q", 31 0;
v0x55d6d8965900_0 .net "clk", 0 0, v0x55d6d8967d20_0;  1 drivers
v0x55d6d89659a0_0 .net "collision", 0 0, L_0x55d6d899f1f0;  alias, 1 drivers
v0x55d6d8965a60_0 .var "collision_r", 0 0;
v0x55d6d8965b20_0 .var "counter", 31 0;
v0x55d6d8965c00_0 .var "counter_zero", 0 0;
v0x55d6d8965cc0_0 .net "dests_write", 0 0, L_0x55d6d899caa0;  1 drivers
v0x55d6d8965d60_0 .var "duration", 31 0;
v0x55d6d8965e20_0 .net "lb_addr", 15 0, v0x55d6d8967e60_0;  1 drivers
v0x55d6d8965f00_0 .net "lb_addr_lo", 3 0, L_0x55d6d8968980;  1 drivers
v0x55d6d8965fe0_0 .net "lb_data", 31 0, v0x55d6d8967ff0_0;  1 drivers
v0x55d6d89660c0_0 .net "lb_write", 0 0, v0x55d6d89680e0_0;  1 drivers
v0x55d6d8966180_0 .net "lbo_addr", 15 0, L_0x55d6d899ef60;  alias, 1 drivers
v0x55d6d8966260_0 .var "lbo_addr_r", 15 0;
v0x55d6d8966340_0 .net "lbo_data", 31 0, L_0x55d6d899f020;  alias, 1 drivers
v0x55d6d8966420_0 .var "lbo_data_r", 31 0;
v0x55d6d8966500_0 .net "lbo_write", 0 0, L_0x55d6d899f130;  alias, 1 drivers
v0x55d6d89665c0_0 .var "lbo_write_r", 0 0;
v0x55d6d8966680_0 .var/s "offset_sine", 16 0;
v0x55d6d8966760_0 .net "our_addr", 15 0, L_0x55d6d899e850;  1 drivers
v0x55d6d8966850_0 .var "our_data", 31 0;
v0x55d6d8966910_0 .var "pulse_on", 0 0;
v0x55d6d89669d0_0 .var/s "sig_offset", 15 0;
v0x55d6d8966ab0_0 .var/s "sine_amp", 17 0;
v0x55d6d8966ba0_0 .net/s "sine_out", 17 0, L_0x55d6d899d5a0;  1 drivers
v0x55d6d8966c60_0 .var "slow", 0 0;
v0x55d6d8966d00_0 .net "sqrt_dav", 0 0, v0x55d6d89632a0_0;  1 drivers
v0x55d6d8966dd0_0 .var "sqrt_en", 0 0;
v0x55d6d8966ea0_0 .var/s "sqrt_out", 15 0;
v0x55d6d8966f40_0 .net "sqrt_out_w", 14 0, L_0x55d6d899dd60;  1 drivers
v0x55d6d8967030_0 .var "think", 0 0;
v0x55d6d89670d0_0 .var "think_cnt", 3 0;
v0x55d6d89656d0_0 .var "think_lo", 0 0;
v0x55d6d8965790_0 .net "trig", 0 0, v0x55d6d89687d0_0;  1 drivers
v0x55d6d8967580_0 .net "trig1", 0 0, L_0x55d6d89793c0;  1 drivers
v0x55d6d8967620_0 .var "trig_do", 0 0;
v0x55d6d89676c0_0 .var/s "tuned_drive", 15 0;
v0x55d6d8967760_0 .net "write_local", 0 0, L_0x55d6d8978db0;  1 drivers
v0x55d6d8967820_0 .net "write_thru", 0 0, L_0x55d6d8979290;  1 drivers
L_0x55d6d8968980 .part v0x55d6d8967e60_0, 0, 4;
L_0x55d6d8968a20 .part v0x55d6d8967e60_0, 4, 12;
L_0x55d6d8968ac0 .concat [ 12 20 0 0], L_0x55d6d8968a20, L_0x7f75c499b018;
L_0x55d6d8978c40 .cmp/eq 32, L_0x55d6d8968ac0, L_0x7f75c499b060;
L_0x55d6d8978ec0 .part v0x55d6d8967e60_0, 4, 12;
L_0x55d6d8978ff0 .concat [ 12 20 0 0], L_0x55d6d8978ec0, L_0x7f75c499b0a8;
L_0x55d6d8979120 .cmp/ne 32, L_0x55d6d8978ff0, L_0x7f75c499b0f0;
L_0x55d6d8979500 .part v0x55d6d8965550_0, 16, 32;
L_0x55d6d89796a0 .functor MUXZ 16, L_0x7f75c499b138, v0x55d6d8964f50_0, v0x55d6d8966910_0, C4<>;
L_0x55d6d89865b0 .part L_0x55d6d8979500, 13, 19;
L_0x55d6d899de00 .concat [ 13 17 0 0], L_0x7f75c499b9a8, v0x55d6d8966680_0;
L_0x55d6d899def0 .part L_0x55d6d8968980, 3, 1;
L_0x55d6d899dfe0 .concat [ 1 31 0 0], L_0x55d6d899def0, L_0x7f75c499b9f0;
L_0x55d6d899e120 .cmp/eq 32, L_0x55d6d899dfe0, L_0x7f75c499ba38;
L_0x55d6d899e960 .part v0x55d6d8967e60_0, 0, 3;
L_0x55d6d899ea00 .part v0x55d6d8967ff0_0, 0, 16;
L_0x55d6d899eb80 .part v0x55d6d89670d0_0, 0, 3;
L_0x55d6d899ec20 .concat [ 16 16 0 0], L_0x55d6d899e850, L_0x7f75c499bb10;
L_0x55d6d899ed60 .cmp/ne 32, L_0x55d6d899ec20, L_0x7f75c499bb58;
S_0x55d6d8901d10 .scope module, "cordic" "cordicg" 3 120, 4 10 0, S_0x55d6d8901930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 18 "xin";
    .port_info 3 /INPUT 18 "yin";
    .port_info 4 /INPUT 19 "phasein";
    .port_info 5 /OUTPUT 18 "xout";
    .port_info 6 /OUTPUT 18 "yout";
    .port_info 7 /OUTPUT 19 "phaseout";
P_0x55d6d8909230 .param/l "def_op" 0 4 12, +C4<00000000000000000000000000000000>;
P_0x55d6d8909270 .param/l "width" 0 4 11, +C4<00000000000000000000000000010010>;
L_0x55d6d8979b90 .functor XOR 1, L_0x55d6d89799d0, L_0x55d6d8979a70, C4<0>, C4<0>;
L_0x55d6d897a130 .functor NOT 1, L_0x55d6d8979f50, C4<0>, C4<0>, C4<0>;
L_0x55d6d897a5a0 .functor NOT 1, L_0x55d6d8979f50, C4<0>, C4<0>, C4<0>;
L_0x55d6d897aa20 .functor XOR 1, L_0x55d6d897a930, L_0x55d6d8979f50, C4<0>, C4<0>;
L_0x55d6d897af50 .functor NOT 1, L_0x55d6d897ae40, C4<0>, C4<0>, C4<0>;
L_0x55d6d897aee0 .functor NOT 1, v0x55d6d895be50_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d897b670 .functor NOT 1, L_0x55d6d897b3b0, C4<0>, C4<0>, C4<0>;
v0x55d6d8959df0_0 .net *"_s1", 0 0, L_0x55d6d89797e0;  1 drivers
v0x55d6d8959ef0_0 .net *"_s101", 17 0, L_0x55d6d899ce20;  1 drivers
v0x55d6d8959fd0_0 .net *"_s103", 0 0, L_0x55d6d897c330;  1 drivers
v0x55d6d895a090_0 .net *"_s104", 17 0, L_0x55d6d899cf70;  1 drivers
L_0x7f75c499b840 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6d895a170_0 .net *"_s107", 16 0, L_0x7f75c499b840;  1 drivers
v0x55d6d895a2a0_0 .net *"_s111", 17 0, L_0x55d6d899d210;  1 drivers
v0x55d6d895a380_0 .net *"_s113", 0 0, L_0x55d6d899d060;  1 drivers
v0x55d6d895a460_0 .net *"_s114", 17 0, L_0x55d6d899d3d0;  1 drivers
L_0x7f75c499b888 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6d895a540_0 .net *"_s117", 16 0, L_0x7f75c499b888;  1 drivers
v0x55d6d895a6b0_0 .net *"_s121", 18 0, L_0x55d6d899d6e0;  1 drivers
v0x55d6d895a790_0 .net *"_s123", 0 0, L_0x55d6d899d4c0;  1 drivers
v0x55d6d895a870_0 .net *"_s124", 18 0, L_0x55d6d899d8c0;  1 drivers
L_0x7f75c499b8d0 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6d895a950_0 .net *"_s127", 17 0, L_0x7f75c499b8d0;  1 drivers
v0x55d6d895aa30_0 .net *"_s13", 0 0, L_0x55d6d8979e60;  1 drivers
v0x55d6d895ab10_0 .net *"_s25", 0 0, L_0x55d6d897a930;  1 drivers
v0x55d6d895abf0_0 .net *"_s26", 0 0, L_0x55d6d897aa20;  1 drivers
v0x55d6d895acd0_0 .net *"_s29", 17 0, L_0x55d6d897ab70;  1 drivers
v0x55d6d895ae80_0 .net *"_s3", 0 0, L_0x55d6d89798b0;  1 drivers
v0x55d6d895af20_0 .net *"_s33", 0 0, L_0x55d6d897ada0;  1 drivers
v0x55d6d895b000_0 .net *"_s35", 0 0, L_0x55d6d897ae40;  1 drivers
v0x55d6d895b0e0_0 .net *"_s36", 0 0, L_0x55d6d897af50;  1 drivers
v0x55d6d895b1c0_0 .net *"_s39", 0 0, L_0x55d6d897afc0;  1 drivers
v0x55d6d895b2a0_0 .net *"_s43", 0 0, L_0x55d6d897b2c0;  1 drivers
v0x55d6d895b380_0 .net *"_s44", 0 0, L_0x55d6d897aee0;  1 drivers
v0x55d6d895b460_0 .net *"_s5", 0 0, L_0x55d6d89799d0;  1 drivers
L_0x7f75c499b258 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55d6d895b540_0 .net/2u *"_s52", 3 0, L_0x7f75c499b258;  1 drivers
L_0x7f75c499b2a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55d6d895b620_0 .net/2u *"_s56", 3 0, L_0x7f75c499b2a0;  1 drivers
L_0x7f75c499b2e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55d6d895b700_0 .net/2u *"_s60", 3 0, L_0x7f75c499b2e8;  1 drivers
v0x55d6d895b7e0_0 .net *"_s7", 0 0, L_0x55d6d8979a70;  1 drivers
v0x55d6d895b8c0_0 .net *"_s8", 0 0, L_0x55d6d8979b90;  1 drivers
v0x55d6d895b9a0_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d895ba40_0 .net "control0", 0 0, L_0x55d6d8979f50;  1 drivers
v0x55d6d895bb00_0 .var "control0_h", 0 0;
v0x55d6d895ad90_0 .net "control0_l", 0 0, L_0x55d6d8979cd0;  1 drivers
v0x55d6d895bdb0_0 .net "control1", 0 0, L_0x55d6d897b3b0;  1 drivers
v0x55d6d895be50_0 .var "control1_h", 0 0;
v0x55d6d895bef0_0 .net "control1_l", 0 0, L_0x55d6d897b0b0;  1 drivers
v0x55d6d895bfb0_0 .var "op0", 1 0;
v0x55d6d895c090_0 .var "op1", 1 0;
v0x55d6d895c150_0 .net "op10", 1 0, v0x55d6d89593b0_0;  1 drivers
v0x55d6d895c240_0 .net "op11", 1 0, v0x55d6d891d0e0_0;  1 drivers
v0x55d6d895c350_0 .net "op12", 1 0, v0x55d6d8920d10_0;  1 drivers
v0x55d6d895c460_0 .net "op13", 1 0, v0x55d6d8924920_0;  1 drivers
v0x55d6d895c570_0 .net "op14", 1 0, v0x55d6d89285a0_0;  1 drivers
v0x55d6d895c680_0 .net "op15", 1 0, v0x55d6d892c140_0;  1 drivers
v0x55d6d895c790_0 .net "op16", 1 0, v0x55d6d892fd30_0;  1 drivers
v0x55d6d895c8a0_0 .net "op17", 1 0, v0x55d6d8933920_0;  1 drivers
v0x55d6d895c9b0_0 .net "op18", 1 0, v0x55d6d8937630_0;  1 drivers
v0x55d6d895cac0_0 .net "op19", 1 0, v0x55d6d893b1a0_0;  1 drivers
v0x55d6d895cb80_0 .net "op2", 1 0, v0x55d6d8919480_0;  1 drivers
v0x55d6d895cc90_0 .net "op3", 1 0, v0x55d6d893eda0_0;  1 drivers
v0x55d6d895cda0_0 .net "op4", 1 0, v0x55d6d8942a40_0;  1 drivers
v0x55d6d895ceb0_0 .net "op5", 1 0, v0x55d6d8946650_0;  1 drivers
v0x55d6d895cfc0_0 .net "op6", 1 0, v0x55d6d894a260_0;  1 drivers
v0x55d6d895d0d0_0 .net "op7", 1 0, v0x55d6d894de70_0;  1 drivers
v0x55d6d895d1e0_0 .net "op8", 1 0, v0x55d6d8951a80_0;  1 drivers
v0x55d6d895d2f0_0 .net "op9", 1 0, v0x55d6d8955800_0;  1 drivers
L_0x7f75c499b918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d6d895d400_0 .net "opin", 1 0, L_0x7f75c499b918;  1 drivers
v0x55d6d895d4e0_0 .var "opin0", 1 0;
v0x55d6d895d5c0_0 .net "phasein", 18 0, L_0x55d6d89865b0;  1 drivers
v0x55d6d895d6a0_0 .var "phasein0", 18 0;
v0x55d6d895d780_0 .net "phaseout", 18 0, L_0x55d6d899d820;  1 drivers
v0x55d6d895d860_0 .var "x0", 17 0;
v0x55d6d895d970_0 .net "x1", 21 0, L_0x55d6d897c1a0;  1 drivers
v0x55d6d895da80_0 .net "x10", 21 0, v0x55d6d8959540_0;  1 drivers
v0x55d6d895bba0_0 .net "x11", 21 0, v0x55d6d891d240_0;  1 drivers
v0x55d6d895bc60_0 .net "x12", 21 0, v0x55d6d8920ec0_0;  1 drivers
v0x55d6d895df30_0 .net "x13", 21 0, v0x55d6d8924ad0_0;  1 drivers
v0x55d6d895dfd0_0 .net "x14", 21 0, v0x55d6d8928700_0;  1 drivers
v0x55d6d895e070_0 .net "x15", 21 0, v0x55d6d892c2f0_0;  1 drivers
v0x55d6d895e110_0 .net "x16", 21 0, v0x55d6d892fee0_0;  1 drivers
v0x55d6d895e1b0_0 .net "x17", 21 0, v0x55d6d8933ad0_0;  1 drivers
v0x55d6d895e250_0 .net "x18", 21 0, v0x55d6d8937770_0;  1 drivers
v0x55d6d895e2f0_0 .net "x19", 21 0, v0x55d6d893b350_0;  1 drivers
v0x55d6d895e390_0 .net "x2", 21 0, v0x55d6d8919600_0;  1 drivers
v0x55d6d895e430_0 .net "x3", 21 0, v0x55d6d893ef30_0;  1 drivers
v0x55d6d895e4d0_0 .net "x4", 21 0, v0x55d6d8942bd0_0;  1 drivers
v0x55d6d895e570_0 .net "x5", 21 0, v0x55d6d89467e0_0;  1 drivers
v0x55d6d895e610_0 .net "x6", 21 0, v0x55d6d894a3f0_0;  1 drivers
v0x55d6d895e6b0_0 .net "x7", 21 0, v0x55d6d894e000_0;  1 drivers
v0x55d6d895e750_0 .net "x8", 21 0, v0x55d6d8951c10_0;  1 drivers
v0x55d6d895e7f0_0 .net "x9", 21 0, v0x55d6d8955940_0;  1 drivers
v0x55d6d895e890_0 .net "xin", 17 0, v0x55d6d8966ab0_0;  1 drivers
v0x55d6d895e930_0 .var "xin0", 17 0;
v0x55d6d895e9d0_0 .net "xout", 17 0, L_0x55d6d899d120;  1 drivers
v0x55d6d895ea70_0 .var "xt1", 17 0;
v0x55d6d895eb10_0 .net "xw0", 17 0, L_0x55d6d897a320;  1 drivers
v0x55d6d895ebb0_0 .net "xw1", 17 0, L_0x55d6d897b8a0;  1 drivers
v0x55d6d895ec50_0 .var "y0", 17 0;
v0x55d6d895ecf0_0 .net "y1", 21 0, L_0x55d6d897c240;  1 drivers
v0x55d6d895ee00_0 .net "y10", 21 0, v0x55d6d89597e0_0;  1 drivers
v0x55d6d895eec0_0 .net "y11", 21 0, v0x55d6d891d4c0_0;  1 drivers
v0x55d6d895ef80_0 .net "y12", 21 0, v0x55d6d8921150_0;  1 drivers
v0x55d6d895f040_0 .net "y13", 21 0, v0x55d6d8924d60_0;  1 drivers
v0x55d6d895f100_0 .net "y14", 21 0, v0x55d6d8928990_0;  1 drivers
v0x55d6d895f1c0_0 .net "y15", 21 0, v0x55d6d892c580_0;  1 drivers
v0x55d6d895f280_0 .net "y16", 21 0, v0x55d6d8930170_0;  1 drivers
v0x55d6d895f340_0 .net "y17", 21 0, v0x55d6d8933d60_0;  1 drivers
v0x55d6d895f400_0 .net "y18", 21 0, v0x55d6d89379e0_0;  1 drivers
v0x55d6d895f4c0_0 .net "y19", 21 0, v0x55d6d893b5e0_0;  1 drivers
v0x55d6d895f580_0 .net "y2", 21 0, v0x55d6d8919880_0;  1 drivers
v0x55d6d895f620_0 .net "y3", 21 0, v0x55d6d893f1c0_0;  1 drivers
v0x55d6d895f6e0_0 .net "y4", 21 0, v0x55d6d8942e60_0;  1 drivers
v0x55d6d895f7a0_0 .net "y5", 21 0, v0x55d6d8946a70_0;  1 drivers
v0x55d6d895f860_0 .net "y6", 21 0, v0x55d6d894a680_0;  1 drivers
v0x55d6d895f920_0 .net "y7", 21 0, v0x55d6d894e290_0;  1 drivers
v0x55d6d895f9e0_0 .net "y8", 21 0, v0x55d6d8951ea0_0;  1 drivers
v0x55d6d895faa0_0 .net "y9", 21 0, v0x55d6d8955bb0_0;  1 drivers
L_0x7f75c499b960 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6d895fb60_0 .net "yin", 17 0, L_0x7f75c499b960;  1 drivers
v0x55d6d895fc40_0 .var "yin0", 17 0;
v0x55d6d895fd00_0 .net "yout", 17 0, L_0x55d6d899d5a0;  alias, 1 drivers
v0x55d6d895fdc0_0 .var "yt1", 17 0;
v0x55d6d895fea0_0 .net "yw0", 17 0, L_0x55d6d897a750;  1 drivers
v0x55d6d895ff90_0 .net "yw1", 17 0, L_0x55d6d897bb60;  1 drivers
v0x55d6d8960060_0 .var "z0", 18 0;
v0x55d6d8960130_0 .net "z1", 22 0, L_0x55d6d897c3d0;  1 drivers
v0x55d6d8960220_0 .net "z10", 22 0, v0x55d6d8959aa0_0;  1 drivers
v0x55d6d89602e0_0 .net "z11", 22 0, v0x55d6d891d740_0;  1 drivers
v0x55d6d89603a0_0 .net "z12", 22 0, v0x55d6d89213e0_0;  1 drivers
v0x55d6d8960460_0 .net "z13", 22 0, v0x55d6d8924ff0_0;  1 drivers
v0x55d6d8960520_0 .net "z14", 22 0, v0x55d6d8928c20_0;  1 drivers
v0x55d6d89605e0_0 .net "z15", 22 0, v0x55d6d892c810_0;  1 drivers
v0x55d6d89606a0_0 .net "z16", 22 0, v0x55d6d8930400_0;  1 drivers
v0x55d6d8960760_0 .net "z17", 22 0, v0x55d6d8933ff0_0;  1 drivers
v0x55d6d8960820_0 .net "z18", 22 0, v0x55d6d8937c70_0;  1 drivers
v0x55d6d89608e0_0 .net "z19", 22 0, v0x55d6d893b870_0;  1 drivers
v0x55d6d89609a0_0 .net "z2", 22 0, v0x55d6d8919b00_0;  1 drivers
v0x55d6d8960a40_0 .net "z3", 22 0, v0x55d6d893f450_0;  1 drivers
v0x55d6d8960b00_0 .net "z4", 22 0, v0x55d6d89430f0_0;  1 drivers
v0x55d6d895db40_0 .net "z5", 22 0, v0x55d6d8946d00_0;  1 drivers
v0x55d6d895dc00_0 .net "z6", 22 0, v0x55d6d894a910_0;  1 drivers
v0x55d6d895dcc0_0 .net "z7", 22 0, v0x55d6d894e520_0;  1 drivers
v0x55d6d895dd80_0 .net "z8", 22 0, v0x55d6d8952130_0;  1 drivers
v0x55d6d895de40_0 .net "z9", 22 0, v0x55d6d8955e40_0;  1 drivers
v0x55d6d89613b0_0 .var "zt1", 18 0;
v0x55d6d8961470_0 .net "zw0", 18 0, L_0x55d6d897aca0;  1 drivers
v0x55d6d8961550_0 .net "zw1", 18 0, L_0x55d6d897bf80;  1 drivers
L_0x55d6d89797e0 .part v0x55d6d895d4e0_0, 0, 1;
L_0x55d6d89798b0 .part v0x55d6d895e930_0, 17, 1;
L_0x55d6d89799d0 .part v0x55d6d895d6a0_0, 18, 1;
L_0x55d6d8979a70 .part v0x55d6d895d6a0_0, 17, 1;
L_0x55d6d8979cd0 .functor MUXZ 1, L_0x55d6d8979b90, L_0x55d6d89798b0, L_0x55d6d89797e0, C4<>;
L_0x55d6d8979e60 .part v0x55d6d895d4e0_0, 1, 1;
L_0x55d6d8979f50 .functor MUXZ 1, L_0x55d6d8979cd0, v0x55d6d895bb00_0, L_0x55d6d8979e60, C4<>;
L_0x55d6d897a930 .part v0x55d6d895d6a0_0, 18, 1;
L_0x55d6d897ab70 .part v0x55d6d895d6a0_0, 0, 18;
L_0x55d6d897aca0 .concat [ 18 1 0 0], L_0x55d6d897ab70, L_0x55d6d897aa20;
L_0x55d6d897ada0 .part v0x55d6d895bfb0_0, 0, 1;
L_0x55d6d897ae40 .part v0x55d6d895ec50_0, 17, 1;
L_0x55d6d897afc0 .part v0x55d6d8960060_0, 18, 1;
L_0x55d6d897b0b0 .functor MUXZ 1, L_0x55d6d897afc0, L_0x55d6d897af50, L_0x55d6d897ada0, C4<>;
L_0x55d6d897b2c0 .part v0x55d6d895bfb0_0, 1, 1;
L_0x55d6d897b3b0 .functor MUXZ 1, L_0x55d6d897b0b0, L_0x55d6d897aee0, L_0x55d6d897b2c0, C4<>;
L_0x55d6d897c1a0 .concat [ 4 18 0 0], L_0x7f75c499b258, v0x55d6d895ea70_0;
L_0x55d6d897c240 .concat [ 4 18 0 0], L_0x7f75c499b2a0, v0x55d6d895fdc0_0;
L_0x55d6d897c3d0 .concat [ 4 19 0 0], L_0x7f75c499b2e8, v0x55d6d89613b0_0;
L_0x55d6d899ce20 .part v0x55d6d893b350_0, 4, 18;
L_0x55d6d897c330 .part v0x55d6d893b350_0, 3, 1;
L_0x55d6d899cf70 .concat [ 1 17 0 0], L_0x55d6d897c330, L_0x7f75c499b840;
L_0x55d6d899d120 .arith/sum 18, L_0x55d6d899ce20, L_0x55d6d899cf70;
L_0x55d6d899d210 .part v0x55d6d893b5e0_0, 4, 18;
L_0x55d6d899d060 .part v0x55d6d893b5e0_0, 3, 1;
L_0x55d6d899d3d0 .concat [ 1 17 0 0], L_0x55d6d899d060, L_0x7f75c499b888;
L_0x55d6d899d5a0 .arith/sum 18, L_0x55d6d899d210, L_0x55d6d899d3d0;
L_0x55d6d899d6e0 .part v0x55d6d893b870_0, 4, 19;
L_0x55d6d899d4c0 .part v0x55d6d893b870_0, 3, 1;
L_0x55d6d899d8c0 .concat [ 1 18 0 0], L_0x55d6d899d4c0, L_0x7f75c499b8d0;
L_0x55d6d899d820 .arith/sum 19, L_0x55d6d899d6e0, L_0x55d6d899d8c0;
S_0x55d6d89020f0 .scope module, "ax0" "addsubg" 4 42, 5 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 18 "a";
    .port_info 1 /INPUT 18 "b";
    .port_info 2 /OUTPUT 18 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d87a9f20 .param/l "size" 0 5 4, +C4<00000000000000000000000000010010>;
v0x55d6d88abd60_0 .net *"_s0", 17 0, L_0x55d6d897a090;  1 drivers
v0x55d6d8913720_0 .net *"_s2", 17 0, L_0x55d6d897a1a0;  1 drivers
L_0x7f75c499b180 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6d8913800_0 .net "a", 17 0, L_0x7f75c499b180;  1 drivers
v0x55d6d89138f0_0 .net "b", 17 0, v0x55d6d895e930_0;  1 drivers
v0x55d6d89139d0_0 .net "control", 0 0, L_0x55d6d897a130;  1 drivers
v0x55d6d8913ae0_0 .net "sum", 17 0, L_0x55d6d897a320;  alias, 1 drivers
L_0x55d6d897a090 .arith/sum 18, L_0x7f75c499b180, v0x55d6d895e930_0;
L_0x55d6d897a1a0 .arith/sub 18, L_0x7f75c499b180, v0x55d6d895e930_0;
L_0x55d6d897a320 .functor MUXZ 18, L_0x55d6d897a1a0, L_0x55d6d897a090, L_0x55d6d897a130, C4<>;
S_0x55d6d8913c40 .scope module, "ax1" "addsubg" 4 54, 5 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 18 "a";
    .port_info 1 /INPUT 18 "b";
    .port_info 2 /OUTPUT 18 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8913e40 .param/l "size" 0 5 4, +C4<00000000000000000000000000010010>;
v0x55d6d8913f80_0 .net *"_s0", 17 0, L_0x55d6d897b5d0;  1 drivers
v0x55d6d8914060_0 .net *"_s2", 17 0, L_0x55d6d897b770;  1 drivers
v0x55d6d8914140_0 .net "a", 17 0, v0x55d6d895d860_0;  1 drivers
v0x55d6d8914230_0 .net "b", 17 0, v0x55d6d895ec50_0;  1 drivers
v0x55d6d8914310_0 .net "control", 0 0, L_0x55d6d897b3b0;  alias, 1 drivers
v0x55d6d8914420_0 .net "sum", 17 0, L_0x55d6d897b8a0;  alias, 1 drivers
L_0x55d6d897b5d0 .arith/sum 18, v0x55d6d895d860_0, v0x55d6d895ec50_0;
L_0x55d6d897b770 .arith/sub 18, v0x55d6d895d860_0, v0x55d6d895ec50_0;
L_0x55d6d897b8a0 .functor MUXZ 18, L_0x55d6d897b770, L_0x55d6d897b5d0, L_0x55d6d897b3b0, C4<>;
S_0x55d6d8914580 .scope module, "ay0" "addsubg" 4 43, 5 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 18 "a";
    .port_info 1 /INPUT 18 "b";
    .port_info 2 /OUTPUT 18 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8914760 .param/l "size" 0 5 4, +C4<00000000000000000000000000010010>;
v0x55d6d8914930_0 .net *"_s0", 17 0, L_0x55d6d897a500;  1 drivers
v0x55d6d89149d0_0 .net *"_s2", 17 0, L_0x55d6d897a660;  1 drivers
L_0x7f75c499b1c8 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6d8914a90_0 .net "a", 17 0, L_0x7f75c499b1c8;  1 drivers
v0x55d6d8914b80_0 .net "b", 17 0, v0x55d6d895fc40_0;  1 drivers
v0x55d6d8914c60_0 .net "control", 0 0, L_0x55d6d897a5a0;  1 drivers
v0x55d6d8914d70_0 .net "sum", 17 0, L_0x55d6d897a750;  alias, 1 drivers
L_0x55d6d897a500 .arith/sum 18, L_0x7f75c499b1c8, v0x55d6d895fc40_0;
L_0x55d6d897a660 .arith/sub 18, L_0x7f75c499b1c8, v0x55d6d895fc40_0;
L_0x55d6d897a750 .functor MUXZ 18, L_0x55d6d897a660, L_0x55d6d897a500, L_0x55d6d897a5a0, C4<>;
S_0x55d6d8914ed0 .scope module, "ay1" "addsubg" 4 55, 5 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 18 "a";
    .port_info 1 /INPUT 18 "b";
    .port_info 2 /OUTPUT 18 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d89150b0 .param/l "size" 0 5 4, +C4<00000000000000000000000000010010>;
v0x55d6d89151f0_0 .net *"_s0", 17 0, L_0x55d6d897ba20;  1 drivers
v0x55d6d89152f0_0 .net *"_s2", 17 0, L_0x55d6d897bac0;  1 drivers
v0x55d6d89153d0_0 .net "a", 17 0, v0x55d6d895ec50_0;  alias, 1 drivers
v0x55d6d89154d0_0 .net "b", 17 0, v0x55d6d895d860_0;  alias, 1 drivers
v0x55d6d89155a0_0 .net "control", 0 0, L_0x55d6d897b670;  1 drivers
v0x55d6d8915690_0 .net "sum", 17 0, L_0x55d6d897bb60;  alias, 1 drivers
L_0x55d6d897ba20 .arith/sum 18, v0x55d6d895ec50_0, v0x55d6d895d860_0;
L_0x55d6d897bac0 .arith/sub 18, v0x55d6d895ec50_0, v0x55d6d895d860_0;
L_0x55d6d897bb60 .functor MUXZ 18, L_0x55d6d897bac0, L_0x55d6d897ba20, L_0x55d6d897b670, C4<>;
S_0x55d6d89157f0 .scope module, "az1" "addsubg" 4 56, 5 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /OUTPUT 19 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8915a20 .param/l "size" 0 5 4, +C4<000000000000000000000000000010011>;
v0x55d6d8915b30_0 .net *"_s0", 18 0, L_0x55d6d897bd40;  1 drivers
v0x55d6d8915c30_0 .net *"_s2", 18 0, L_0x55d6d897be50;  1 drivers
v0x55d6d8915d10_0 .net "a", 18 0, v0x55d6d8960060_0;  1 drivers
L_0x7f75c499b210 .functor BUFT 1, C4<0010000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d6d8915e00_0 .net "b", 18 0, L_0x7f75c499b210;  1 drivers
v0x55d6d8915ee0_0 .net "control", 0 0, L_0x55d6d897b3b0;  alias, 1 drivers
v0x55d6d8915fd0_0 .net "sum", 18 0, L_0x55d6d897bf80;  alias, 1 drivers
L_0x55d6d897bd40 .arith/sum 19, v0x55d6d8960060_0, L_0x7f75c499b210;
L_0x55d6d897be50 .arith/sub 19, v0x55d6d8960060_0, L_0x7f75c499b210;
L_0x55d6d897bf80 .functor MUXZ 19, L_0x55d6d897be50, L_0x55d6d897bd40, L_0x55d6d897b3b0, C4<>;
S_0x55d6d8916140 .scope module, "cs1" "cstageg" 6 9, 7 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x55d6d8916320 .param/l "def_op" 0 7 7, +C4<00000000000000000000000000000000>;
P_0x55d6d8916360 .param/l "shift" 0 7 4, +C4<00000000000000000000000000000001>;
P_0x55d6d89163a0 .param/l "width" 0 7 6, +C4<00000000000000000000000000010110>;
P_0x55d6d89163e0 .param/l "zwidth" 0 7 5, +C4<00000000000000000000000000010111>;
L_0x55d6d897bde0 .functor NOT 1, L_0x55d6d897c560, C4<0>, C4<0>, C4<0>;
L_0x55d6d897c9a0 .functor NOT 1, v0x55d6d8919170_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d897cc40 .functor NOT 1, L_0x55d6d897ca10, C4<0>, C4<0>, C4<0>;
v0x55d6d8918410_0 .net *"_s1", 0 0, L_0x55d6d897c470;  1 drivers
v0x55d6d8918510_0 .net *"_s11", 0 0, L_0x55d6d897c900;  1 drivers
v0x55d6d89185f0_0 .net *"_s12", 0 0, L_0x55d6d897c9a0;  1 drivers
v0x55d6d89186b0_0 .net *"_s17", 0 0, L_0x55d6d897cfb0;  1 drivers
v0x55d6d8918790_0 .net *"_s18", 0 0, L_0x55d6d897d050;  1 drivers
v0x55d6d89188c0_0 .net *"_s21", 20 0, L_0x55d6d897d190;  1 drivers
v0x55d6d89189a0_0 .net *"_s25", 0 0, L_0x55d6d897d700;  1 drivers
v0x55d6d8918a80_0 .net *"_s26", 0 0, L_0x55d6d897d7a0;  1 drivers
v0x55d6d8918b60_0 .net *"_s29", 20 0, L_0x55d6d897d890;  1 drivers
v0x55d6d8918cd0_0 .net *"_s3", 0 0, L_0x55d6d897c560;  1 drivers
v0x55d6d8918db0_0 .net *"_s4", 0 0, L_0x55d6d897bde0;  1 drivers
v0x55d6d8918e90_0 .net *"_s7", 0 0, L_0x55d6d897c690;  1 drivers
L_0x7f75c499b330 .functor BUFT 1, C4<00010010111001000000011>, C4<0>, C4<0>, C4<0>;
v0x55d6d8918f70_0 .net "ain", 22 0, L_0x7f75c499b330;  1 drivers
v0x55d6d8919030_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d89190d0_0 .net "control", 0 0, L_0x55d6d897ca10;  1 drivers
v0x55d6d8919170_0 .var "control_h", 0 0;
v0x55d6d8919230_0 .net "control_l", 0 0, L_0x55d6d897c7c0;  1 drivers
v0x55d6d89193e0_0 .net "opin", 1 0, v0x55d6d895c090_0;  1 drivers
v0x55d6d8919480_0 .var "opout", 1 0;
v0x55d6d8919540_0 .net "xin", 21 0, L_0x55d6d897c1a0;  alias, 1 drivers
v0x55d6d8919600_0 .var "xout", 21 0;
v0x55d6d89196c0_0 .net "xv", 21 0, L_0x55d6d897cde0;  1 drivers
v0x55d6d89197b0_0 .net "yin", 21 0, L_0x55d6d897c240;  alias, 1 drivers
v0x55d6d8919880_0 .var "yout", 21 0;
v0x55d6d8919940_0 .net "yv", 21 0, L_0x55d6d897d5c0;  1 drivers
v0x55d6d8919a30_0 .net "zin", 22 0, L_0x55d6d897c3d0;  alias, 1 drivers
v0x55d6d8919b00_0 .var "zout", 22 0;
v0x55d6d8919bc0_0 .net "zv", 22 0, L_0x55d6d897dcc0;  1 drivers
E_0x55d6d89167a0 .event posedge, v0x55d6d8919030_0;
L_0x55d6d897c470 .part v0x55d6d895c090_0, 0, 1;
L_0x55d6d897c560 .part L_0x55d6d897c240, 21, 1;
L_0x55d6d897c690 .part L_0x55d6d897c3d0, 22, 1;
L_0x55d6d897c7c0 .functor MUXZ 1, L_0x55d6d897c690, L_0x55d6d897bde0, L_0x55d6d897c470, C4<>;
L_0x55d6d897c900 .part v0x55d6d895c090_0, 1, 1;
L_0x55d6d897ca10 .functor MUXZ 1, L_0x55d6d897c7c0, L_0x55d6d897c9a0, L_0x55d6d897c900, C4<>;
L_0x55d6d897cfb0 .part L_0x55d6d897c240, 21, 1;
L_0x55d6d897d050 .concat [ 1 0 0 0], L_0x55d6d897cfb0;
L_0x55d6d897d190 .part L_0x55d6d897c240, 1, 21;
L_0x55d6d897d230 .concat [ 21 1 0 0], L_0x55d6d897d190, L_0x55d6d897d050;
L_0x55d6d897d700 .part L_0x55d6d897c1a0, 21, 1;
L_0x55d6d897d7a0 .concat [ 1 0 0 0], L_0x55d6d897d700;
L_0x55d6d897d890 .part L_0x55d6d897c1a0, 1, 21;
L_0x55d6d897d930 .concat [ 21 1 0 0], L_0x55d6d897d890, L_0x55d6d897d7a0;
S_0x55d6d8916800 .scope module, "ax" "addsubg" 7 25, 5 3 0, S_0x55d6d8916140;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8916a00 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d8916bd0_0 .net *"_s0", 21 0, L_0x55d6d897cba0;  1 drivers
v0x55d6d8916c70_0 .net *"_s2", 21 0, L_0x55d6d897cd40;  1 drivers
v0x55d6d8916d50_0 .net "a", 21 0, L_0x55d6d897c1a0;  alias, 1 drivers
v0x55d6d8916e40_0 .net "b", 21 0, L_0x55d6d897d230;  1 drivers
v0x55d6d8916f20_0 .net "control", 0 0, L_0x55d6d897ca10;  alias, 1 drivers
v0x55d6d8917030_0 .net "sum", 21 0, L_0x55d6d897cde0;  alias, 1 drivers
L_0x55d6d897cba0 .arith/sum 22, L_0x55d6d897c1a0, L_0x55d6d897d230;
L_0x55d6d897cd40 .arith/sub 22, L_0x55d6d897c1a0, L_0x55d6d897d230;
L_0x55d6d897cde0 .functor MUXZ 22, L_0x55d6d897cd40, L_0x55d6d897cba0, L_0x55d6d897ca10, C4<>;
S_0x55d6d8917190 .scope module, "ay" "addsubg" 7 26, 5 3 0, S_0x55d6d8916140;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8917390 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d89174d0_0 .net *"_s0", 21 0, L_0x55d6d897d370;  1 drivers
v0x55d6d89175b0_0 .net *"_s2", 21 0, L_0x55d6d897d410;  1 drivers
v0x55d6d8917690_0 .net "a", 21 0, L_0x55d6d897c240;  alias, 1 drivers
v0x55d6d8917780_0 .net "b", 21 0, L_0x55d6d897d930;  1 drivers
v0x55d6d8917860_0 .net "control", 0 0, L_0x55d6d897cc40;  1 drivers
v0x55d6d8917970_0 .net "sum", 21 0, L_0x55d6d897d5c0;  alias, 1 drivers
L_0x55d6d897d370 .arith/sum 22, L_0x55d6d897c240, L_0x55d6d897d930;
L_0x55d6d897d410 .arith/sub 22, L_0x55d6d897c240, L_0x55d6d897d930;
L_0x55d6d897d5c0 .functor MUXZ 22, L_0x55d6d897d410, L_0x55d6d897d370, L_0x55d6d897cc40, C4<>;
S_0x55d6d8917ad0 .scope module, "az" "addsubg" 7 27, 5 3 0, S_0x55d6d8916140;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8917cb0 .param/l "size" 0 5 4, +C4<00000000000000000000000000010111>;
v0x55d6d8917e80_0 .net *"_s0", 22 0, L_0x55d6d897dac0;  1 drivers
v0x55d6d8917f20_0 .net *"_s2", 22 0, L_0x55d6d897dc20;  1 drivers
v0x55d6d8917fe0_0 .net "a", 22 0, L_0x55d6d897c3d0;  alias, 1 drivers
v0x55d6d89180d0_0 .net "b", 22 0, L_0x7f75c499b330;  alias, 1 drivers
v0x55d6d89181b0_0 .net "control", 0 0, L_0x55d6d897ca10;  alias, 1 drivers
v0x55d6d89182a0_0 .net "sum", 22 0, L_0x55d6d897dcc0;  alias, 1 drivers
L_0x55d6d897dac0 .arith/sum 23, L_0x55d6d897c3d0, L_0x7f75c499b330;
L_0x55d6d897dc20 .arith/sub 23, L_0x55d6d897c3d0, L_0x7f75c499b330;
L_0x55d6d897dcc0 .functor MUXZ 23, L_0x55d6d897dc20, L_0x55d6d897dac0, L_0x55d6d897ca10, C4<>;
S_0x55d6d8919e30 .scope module, "cs10" "cstageg" 6 18, 7 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x55d6d891a010 .param/l "def_op" 0 7 7, +C4<00000000000000000000000000000000>;
P_0x55d6d891a050 .param/l "shift" 0 7 4, +C4<00000000000000000000000000001010>;
P_0x55d6d891a090 .param/l "width" 0 7 6, +C4<00000000000000000000000000010110>;
P_0x55d6d891a0d0 .param/l "zwidth" 0 7 5, +C4<00000000000000000000000000010111>;
L_0x55d6d898ba00 .functor NOT 1, L_0x55d6d898be20, C4<0>, C4<0>, C4<0>;
L_0x55d6d898c2a0 .functor NOT 1, v0x55d6d891cdf0_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d898c4f0 .functor NOT 1, L_0x55d6d898c310, C4<0>, C4<0>, C4<0>;
v0x55d6d891c060_0 .net *"_s1", 0 0, L_0x55d6d898bd80;  1 drivers
v0x55d6d891c160_0 .net *"_s11", 0 0, L_0x55d6d898c170;  1 drivers
v0x55d6d891c240_0 .net *"_s12", 0 0, L_0x55d6d898c2a0;  1 drivers
v0x55d6d891c300_0 .net *"_s17", 0 0, L_0x55d6d898c860;  1 drivers
v0x55d6d891c3e0_0 .net *"_s18", 9 0, L_0x55d6d898c900;  1 drivers
v0x55d6d891c510_0 .net *"_s21", 11 0, L_0x55d6d898cb90;  1 drivers
v0x55d6d891c5f0_0 .net *"_s25", 0 0, L_0x55d6d898d110;  1 drivers
v0x55d6d891c6d0_0 .net *"_s26", 9 0, L_0x55d6d898d1b0;  1 drivers
v0x55d6d891c7b0_0 .net *"_s29", 11 0, L_0x55d6d898d4a0;  1 drivers
v0x55d6d891c920_0 .net *"_s3", 0 0, L_0x55d6d898be20;  1 drivers
v0x55d6d891ca00_0 .net *"_s4", 0 0, L_0x55d6d898ba00;  1 drivers
v0x55d6d891cae0_0 .net *"_s7", 0 0, L_0x55d6d898bf50;  1 drivers
L_0x7f75c499b5b8 .functor BUFT 1, C4<00000000000010100011000>, C4<0>, C4<0>, C4<0>;
v0x55d6d891cbc0_0 .net "ain", 22 0, L_0x7f75c499b5b8;  1 drivers
v0x55d6d891cc80_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d891cd50_0 .net "control", 0 0, L_0x55d6d898c310;  1 drivers
v0x55d6d891cdf0_0 .var "control_h", 0 0;
v0x55d6d891ce90_0 .net "control_l", 0 0, L_0x55d6d898c080;  1 drivers
v0x55d6d891d040_0 .net "opin", 1 0, v0x55d6d89593b0_0;  alias, 1 drivers
v0x55d6d891d0e0_0 .var "opout", 1 0;
v0x55d6d891d180_0 .net "xin", 21 0, v0x55d6d8959540_0;  alias, 1 drivers
v0x55d6d891d240_0 .var "xout", 21 0;
v0x55d6d891d300_0 .net "xv", 21 0, L_0x55d6d898c690;  1 drivers
v0x55d6d891d3f0_0 .net "yin", 21 0, v0x55d6d89597e0_0;  alias, 1 drivers
v0x55d6d891d4c0_0 .var "yout", 21 0;
v0x55d6d891d580_0 .net "yv", 21 0, L_0x55d6d898cfd0;  1 drivers
v0x55d6d891d670_0 .net "zin", 22 0, v0x55d6d8959aa0_0;  alias, 1 drivers
v0x55d6d891d740_0 .var "zout", 22 0;
v0x55d6d891d800_0 .net "zv", 22 0, L_0x55d6d898d8b0;  1 drivers
L_0x55d6d898bd80 .part v0x55d6d89593b0_0, 0, 1;
L_0x55d6d898be20 .part v0x55d6d89597e0_0, 21, 1;
L_0x55d6d898bf50 .part v0x55d6d8959aa0_0, 22, 1;
L_0x55d6d898c080 .functor MUXZ 1, L_0x55d6d898bf50, L_0x55d6d898ba00, L_0x55d6d898bd80, C4<>;
L_0x55d6d898c170 .part v0x55d6d89593b0_0, 1, 1;
L_0x55d6d898c310 .functor MUXZ 1, L_0x55d6d898c080, L_0x55d6d898c2a0, L_0x55d6d898c170, C4<>;
L_0x55d6d898c860 .part v0x55d6d89597e0_0, 21, 1;
LS_0x55d6d898c900_0_0 .concat [ 1 1 1 1], L_0x55d6d898c860, L_0x55d6d898c860, L_0x55d6d898c860, L_0x55d6d898c860;
LS_0x55d6d898c900_0_4 .concat [ 1 1 1 1], L_0x55d6d898c860, L_0x55d6d898c860, L_0x55d6d898c860, L_0x55d6d898c860;
LS_0x55d6d898c900_0_8 .concat [ 1 1 0 0], L_0x55d6d898c860, L_0x55d6d898c860;
L_0x55d6d898c900 .concat [ 4 4 2 0], LS_0x55d6d898c900_0_0, LS_0x55d6d898c900_0_4, LS_0x55d6d898c900_0_8;
L_0x55d6d898cb90 .part v0x55d6d89597e0_0, 10, 12;
L_0x55d6d898cc30 .concat [ 12 10 0 0], L_0x55d6d898cb90, L_0x55d6d898c900;
L_0x55d6d898d110 .part v0x55d6d8959540_0, 21, 1;
LS_0x55d6d898d1b0_0_0 .concat [ 1 1 1 1], L_0x55d6d898d110, L_0x55d6d898d110, L_0x55d6d898d110, L_0x55d6d898d110;
LS_0x55d6d898d1b0_0_4 .concat [ 1 1 1 1], L_0x55d6d898d110, L_0x55d6d898d110, L_0x55d6d898d110, L_0x55d6d898d110;
LS_0x55d6d898d1b0_0_8 .concat [ 1 1 0 0], L_0x55d6d898d110, L_0x55d6d898d110;
L_0x55d6d898d1b0 .concat [ 4 4 2 0], LS_0x55d6d898d1b0_0_0, LS_0x55d6d898d1b0_0_4, LS_0x55d6d898d1b0_0_8;
L_0x55d6d898d4a0 .part v0x55d6d8959540_0, 10, 12;
L_0x55d6d898d540 .concat [ 12 10 0 0], L_0x55d6d898d4a0, L_0x55d6d898d1b0;
S_0x55d6d891a450 .scope module, "ax" "addsubg" 7 25, 5 3 0, S_0x55d6d8919e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d891a650 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d891a820_0 .net *"_s0", 21 0, L_0x55d6d898c450;  1 drivers
v0x55d6d891a8c0_0 .net *"_s2", 21 0, L_0x55d6d898c5f0;  1 drivers
v0x55d6d891a9a0_0 .net "a", 21 0, v0x55d6d8959540_0;  alias, 1 drivers
v0x55d6d891aa90_0 .net "b", 21 0, L_0x55d6d898cc30;  1 drivers
v0x55d6d891ab70_0 .net "control", 0 0, L_0x55d6d898c310;  alias, 1 drivers
v0x55d6d891ac80_0 .net "sum", 21 0, L_0x55d6d898c690;  alias, 1 drivers
L_0x55d6d898c450 .arith/sum 22, v0x55d6d8959540_0, L_0x55d6d898cc30;
L_0x55d6d898c5f0 .arith/sub 22, v0x55d6d8959540_0, L_0x55d6d898cc30;
L_0x55d6d898c690 .functor MUXZ 22, L_0x55d6d898c5f0, L_0x55d6d898c450, L_0x55d6d898c310, C4<>;
S_0x55d6d891ade0 .scope module, "ay" "addsubg" 7 26, 5 3 0, S_0x55d6d8919e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d891afe0 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d891b120_0 .net *"_s0", 21 0, L_0x55d6d898cd80;  1 drivers
v0x55d6d891b200_0 .net *"_s2", 21 0, L_0x55d6d898ce20;  1 drivers
v0x55d6d891b2e0_0 .net "a", 21 0, v0x55d6d89597e0_0;  alias, 1 drivers
v0x55d6d891b3d0_0 .net "b", 21 0, L_0x55d6d898d540;  1 drivers
v0x55d6d891b4b0_0 .net "control", 0 0, L_0x55d6d898c4f0;  1 drivers
v0x55d6d891b5c0_0 .net "sum", 21 0, L_0x55d6d898cfd0;  alias, 1 drivers
L_0x55d6d898cd80 .arith/sum 22, v0x55d6d89597e0_0, L_0x55d6d898d540;
L_0x55d6d898ce20 .arith/sub 22, v0x55d6d89597e0_0, L_0x55d6d898d540;
L_0x55d6d898cfd0 .functor MUXZ 22, L_0x55d6d898ce20, L_0x55d6d898cd80, L_0x55d6d898c4f0, C4<>;
S_0x55d6d891b720 .scope module, "az" "addsubg" 7 27, 5 3 0, S_0x55d6d8919e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d891b900 .param/l "size" 0 5 4, +C4<00000000000000000000000000010111>;
v0x55d6d891bad0_0 .net *"_s0", 22 0, L_0x55d6d898d6b0;  1 drivers
v0x55d6d891bb70_0 .net *"_s2", 22 0, L_0x55d6d898d810;  1 drivers
v0x55d6d891bc30_0 .net "a", 22 0, v0x55d6d8959aa0_0;  alias, 1 drivers
v0x55d6d891bd20_0 .net "b", 22 0, L_0x7f75c499b5b8;  alias, 1 drivers
v0x55d6d891be00_0 .net "control", 0 0, L_0x55d6d898c310;  alias, 1 drivers
v0x55d6d891bef0_0 .net "sum", 22 0, L_0x55d6d898d8b0;  alias, 1 drivers
L_0x55d6d898d6b0 .arith/sum 23, v0x55d6d8959aa0_0, L_0x7f75c499b5b8;
L_0x55d6d898d810 .arith/sub 23, v0x55d6d8959aa0_0, L_0x7f75c499b5b8;
L_0x55d6d898d8b0 .functor MUXZ 23, L_0x55d6d898d810, L_0x55d6d898d6b0, L_0x55d6d898c310, C4<>;
S_0x55d6d891da70 .scope module, "cs11" "cstageg" 6 19, 7 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x55d6d891dc50 .param/l "def_op" 0 7 7, +C4<00000000000000000000000000000000>;
P_0x55d6d891dc90 .param/l "shift" 0 7 4, +C4<00000000000000000000000000001011>;
P_0x55d6d891dcd0 .param/l "width" 0 7 6, +C4<00000000000000000000000000010110>;
P_0x55d6d891dd10 .param/l "zwidth" 0 7 5, +C4<00000000000000000000000000010111>;
L_0x55d6d898d750 .functor NOT 1, L_0x55d6d898db70, C4<0>, C4<0>, C4<0>;
L_0x55d6d898dff0 .functor NOT 1, v0x55d6d8920a20_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d898f330 .functor NOT 1, L_0x55d6d898e060, C4<0>, C4<0>, C4<0>;
v0x55d6d891fc70_0 .net *"_s1", 0 0, L_0x55d6d898dad0;  1 drivers
v0x55d6d891fd70_0 .net *"_s11", 0 0, L_0x55d6d898dec0;  1 drivers
v0x55d6d891fe50_0 .net *"_s12", 0 0, L_0x55d6d898dff0;  1 drivers
v0x55d6d891ff10_0 .net *"_s17", 0 0, L_0x55d6d898e5b0;  1 drivers
v0x55d6d891fff0_0 .net *"_s18", 10 0, L_0x55d6d898e650;  1 drivers
v0x55d6d8920120_0 .net *"_s21", 10 0, L_0x55d6d898e8e0;  1 drivers
v0x55d6d8920200_0 .net *"_s25", 0 0, L_0x55d6d898ee70;  1 drivers
v0x55d6d89202e0_0 .net *"_s26", 10 0, L_0x55d6d898ef10;  1 drivers
v0x55d6d89203c0_0 .net *"_s29", 10 0, L_0x55d6d898f1a0;  1 drivers
v0x55d6d8920530_0 .net *"_s3", 0 0, L_0x55d6d898db70;  1 drivers
v0x55d6d8920610_0 .net *"_s4", 0 0, L_0x55d6d898d750;  1 drivers
v0x55d6d89206f0_0 .net *"_s7", 0 0, L_0x55d6d898dca0;  1 drivers
L_0x7f75c499b600 .functor BUFT 1, C4<00000000000001010001100>, C4<0>, C4<0>, C4<0>;
v0x55d6d89207d0_0 .net "ain", 22 0, L_0x7f75c499b600;  1 drivers
v0x55d6d8920890_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d8920930_0 .net "control", 0 0, L_0x55d6d898e060;  1 drivers
v0x55d6d8920a20_0 .var "control_h", 0 0;
v0x55d6d8920ac0_0 .net "control_l", 0 0, L_0x55d6d898ddd0;  1 drivers
v0x55d6d8920c70_0 .net "opin", 1 0, v0x55d6d891d0e0_0;  alias, 1 drivers
v0x55d6d8920d10_0 .var "opout", 1 0;
v0x55d6d8920db0_0 .net "xin", 21 0, v0x55d6d891d240_0;  alias, 1 drivers
v0x55d6d8920ec0_0 .var "xout", 21 0;
v0x55d6d8920fa0_0 .net "xv", 21 0, L_0x55d6d898e3e0;  1 drivers
v0x55d6d8921060_0 .net "yin", 21 0, v0x55d6d891d4c0_0;  alias, 1 drivers
v0x55d6d8921150_0 .var "yout", 21 0;
v0x55d6d8921230_0 .net "yv", 21 0, L_0x55d6d898ed30;  1 drivers
v0x55d6d89212f0_0 .net "zin", 22 0, v0x55d6d891d740_0;  alias, 1 drivers
v0x55d6d89213e0_0 .var "zout", 22 0;
v0x55d6d89214c0_0 .net "zv", 22 0, L_0x55d6d898f5f0;  1 drivers
L_0x55d6d898dad0 .part v0x55d6d891d0e0_0, 0, 1;
L_0x55d6d898db70 .part v0x55d6d891d4c0_0, 21, 1;
L_0x55d6d898dca0 .part v0x55d6d891d740_0, 22, 1;
L_0x55d6d898ddd0 .functor MUXZ 1, L_0x55d6d898dca0, L_0x55d6d898d750, L_0x55d6d898dad0, C4<>;
L_0x55d6d898dec0 .part v0x55d6d891d0e0_0, 1, 1;
L_0x55d6d898e060 .functor MUXZ 1, L_0x55d6d898ddd0, L_0x55d6d898dff0, L_0x55d6d898dec0, C4<>;
L_0x55d6d898e5b0 .part v0x55d6d891d4c0_0, 21, 1;
LS_0x55d6d898e650_0_0 .concat [ 1 1 1 1], L_0x55d6d898e5b0, L_0x55d6d898e5b0, L_0x55d6d898e5b0, L_0x55d6d898e5b0;
LS_0x55d6d898e650_0_4 .concat [ 1 1 1 1], L_0x55d6d898e5b0, L_0x55d6d898e5b0, L_0x55d6d898e5b0, L_0x55d6d898e5b0;
LS_0x55d6d898e650_0_8 .concat [ 1 1 1 0], L_0x55d6d898e5b0, L_0x55d6d898e5b0, L_0x55d6d898e5b0;
L_0x55d6d898e650 .concat [ 4 4 3 0], LS_0x55d6d898e650_0_0, LS_0x55d6d898e650_0_4, LS_0x55d6d898e650_0_8;
L_0x55d6d898e8e0 .part v0x55d6d891d4c0_0, 11, 11;
L_0x55d6d898e980 .concat [ 11 11 0 0], L_0x55d6d898e8e0, L_0x55d6d898e650;
L_0x55d6d898ee70 .part v0x55d6d891d240_0, 21, 1;
LS_0x55d6d898ef10_0_0 .concat [ 1 1 1 1], L_0x55d6d898ee70, L_0x55d6d898ee70, L_0x55d6d898ee70, L_0x55d6d898ee70;
LS_0x55d6d898ef10_0_4 .concat [ 1 1 1 1], L_0x55d6d898ee70, L_0x55d6d898ee70, L_0x55d6d898ee70, L_0x55d6d898ee70;
LS_0x55d6d898ef10_0_8 .concat [ 1 1 1 0], L_0x55d6d898ee70, L_0x55d6d898ee70, L_0x55d6d898ee70;
L_0x55d6d898ef10 .concat [ 4 4 3 0], LS_0x55d6d898ef10_0_0, LS_0x55d6d898ef10_0_4, LS_0x55d6d898ef10_0_8;
L_0x55d6d898f1a0 .part v0x55d6d891d240_0, 11, 11;
L_0x55d6d898f240 .concat [ 11 11 0 0], L_0x55d6d898f1a0, L_0x55d6d898ef10;
S_0x55d6d891e090 .scope module, "ax" "addsubg" 7 25, 5 3 0, S_0x55d6d891da70;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d891e290 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d891e460_0 .net *"_s0", 21 0, L_0x55d6d898e1a0;  1 drivers
v0x55d6d891e500_0 .net *"_s2", 21 0, L_0x55d6d898e340;  1 drivers
v0x55d6d891e5e0_0 .net "a", 21 0, v0x55d6d891d240_0;  alias, 1 drivers
v0x55d6d891e6e0_0 .net "b", 21 0, L_0x55d6d898e980;  1 drivers
v0x55d6d891e7a0_0 .net "control", 0 0, L_0x55d6d898e060;  alias, 1 drivers
v0x55d6d891e8b0_0 .net "sum", 21 0, L_0x55d6d898e3e0;  alias, 1 drivers
L_0x55d6d898e1a0 .arith/sum 22, v0x55d6d891d240_0, L_0x55d6d898e980;
L_0x55d6d898e340 .arith/sub 22, v0x55d6d891d240_0, L_0x55d6d898e980;
L_0x55d6d898e3e0 .functor MUXZ 22, L_0x55d6d898e340, L_0x55d6d898e1a0, L_0x55d6d898e060, C4<>;
S_0x55d6d891ea10 .scope module, "ay" "addsubg" 7 26, 5 3 0, S_0x55d6d891da70;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d891ec10 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d891ed50_0 .net *"_s0", 21 0, L_0x55d6d898ea70;  1 drivers
v0x55d6d891ee30_0 .net *"_s2", 21 0, L_0x55d6d898eb80;  1 drivers
v0x55d6d891ef10_0 .net "a", 21 0, v0x55d6d891d4c0_0;  alias, 1 drivers
v0x55d6d891f010_0 .net "b", 21 0, L_0x55d6d898f240;  1 drivers
v0x55d6d891f0d0_0 .net "control", 0 0, L_0x55d6d898f330;  1 drivers
v0x55d6d891f1e0_0 .net "sum", 21 0, L_0x55d6d898ed30;  alias, 1 drivers
L_0x55d6d898ea70 .arith/sum 22, v0x55d6d891d4c0_0, L_0x55d6d898f240;
L_0x55d6d898eb80 .arith/sub 22, v0x55d6d891d4c0_0, L_0x55d6d898f240;
L_0x55d6d898ed30 .functor MUXZ 22, L_0x55d6d898eb80, L_0x55d6d898ea70, L_0x55d6d898f330, C4<>;
S_0x55d6d891f340 .scope module, "az" "addsubg" 7 27, 5 3 0, S_0x55d6d891da70;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d891f520 .param/l "size" 0 5 4, +C4<00000000000000000000000000010111>;
v0x55d6d891f6f0_0 .net *"_s0", 22 0, L_0x55d6d898f3f0;  1 drivers
v0x55d6d891f790_0 .net *"_s2", 22 0, L_0x55d6d898f550;  1 drivers
v0x55d6d891f850_0 .net "a", 22 0, v0x55d6d891d740_0;  alias, 1 drivers
v0x55d6d891f950_0 .net "b", 22 0, L_0x7f75c499b600;  alias, 1 drivers
v0x55d6d891fa10_0 .net "control", 0 0, L_0x55d6d898e060;  alias, 1 drivers
v0x55d6d891fb00_0 .net "sum", 22 0, L_0x55d6d898f5f0;  alias, 1 drivers
L_0x55d6d898f3f0 .arith/sum 23, v0x55d6d891d740_0, L_0x7f75c499b600;
L_0x55d6d898f550 .arith/sub 23, v0x55d6d891d740_0, L_0x7f75c499b600;
L_0x55d6d898f5f0 .functor MUXZ 23, L_0x55d6d898f550, L_0x55d6d898f3f0, L_0x55d6d898e060, C4<>;
S_0x55d6d8921700 .scope module, "cs12" "cstageg" 6 20, 7 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x55d6d8921970 .param/l "def_op" 0 7 7, +C4<00000000000000000000000000000000>;
P_0x55d6d89219b0 .param/l "shift" 0 7 4, +C4<00000000000000000000000000001100>;
P_0x55d6d89219f0 .param/l "width" 0 7 6, +C4<00000000000000000000000000010110>;
P_0x55d6d8921a30 .param/l "zwidth" 0 7 5, +C4<00000000000000000000000000010111>;
L_0x55d6d898f490 .functor NOT 1, L_0x55d6d898f8b0, C4<0>, C4<0>, C4<0>;
L_0x55d6d898fd30 .functor NOT 1, v0x55d6d8924630_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d8991070 .functor NOT 1, L_0x55d6d898fda0, C4<0>, C4<0>, C4<0>;
v0x55d6d89238d0_0 .net *"_s1", 0 0, L_0x55d6d898f810;  1 drivers
v0x55d6d89239d0_0 .net *"_s11", 0 0, L_0x55d6d898fc00;  1 drivers
v0x55d6d8923ab0_0 .net *"_s12", 0 0, L_0x55d6d898fd30;  1 drivers
v0x55d6d8923b70_0 .net *"_s17", 0 0, L_0x55d6d89902f0;  1 drivers
v0x55d6d8923c50_0 .net *"_s18", 11 0, L_0x55d6d8990390;  1 drivers
v0x55d6d8923d80_0 .net *"_s21", 9 0, L_0x55d6d8990620;  1 drivers
v0x55d6d8923e60_0 .net *"_s25", 0 0, L_0x55d6d8990bb0;  1 drivers
v0x55d6d8923f40_0 .net *"_s26", 11 0, L_0x55d6d8990c50;  1 drivers
v0x55d6d8924020_0 .net *"_s29", 9 0, L_0x55d6d8990ee0;  1 drivers
v0x55d6d8924190_0 .net *"_s3", 0 0, L_0x55d6d898f8b0;  1 drivers
v0x55d6d8924270_0 .net *"_s4", 0 0, L_0x55d6d898f490;  1 drivers
v0x55d6d8924350_0 .net *"_s7", 0 0, L_0x55d6d898f9e0;  1 drivers
L_0x7f75c499b648 .functor BUFT 1, C4<00000000000000101000110>, C4<0>, C4<0>, C4<0>;
v0x55d6d8924430_0 .net "ain", 22 0, L_0x7f75c499b648;  1 drivers
v0x55d6d89244f0_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d8924590_0 .net "control", 0 0, L_0x55d6d898fda0;  1 drivers
v0x55d6d8924630_0 .var "control_h", 0 0;
v0x55d6d89246d0_0 .net "control_l", 0 0, L_0x55d6d898fb10;  1 drivers
v0x55d6d8924880_0 .net "opin", 1 0, v0x55d6d8920d10_0;  alias, 1 drivers
v0x55d6d8924920_0 .var "opout", 1 0;
v0x55d6d89249c0_0 .net "xin", 21 0, v0x55d6d8920ec0_0;  alias, 1 drivers
v0x55d6d8924ad0_0 .var "xout", 21 0;
v0x55d6d8924bb0_0 .net "xv", 21 0, L_0x55d6d8990120;  1 drivers
v0x55d6d8924c70_0 .net "yin", 21 0, v0x55d6d8921150_0;  alias, 1 drivers
v0x55d6d8924d60_0 .var "yout", 21 0;
v0x55d6d8924e40_0 .net "yv", 21 0, L_0x55d6d8990a70;  1 drivers
v0x55d6d8924f00_0 .net "zin", 22 0, v0x55d6d89213e0_0;  alias, 1 drivers
v0x55d6d8924ff0_0 .var "zout", 22 0;
v0x55d6d89250d0_0 .net "zv", 22 0, L_0x55d6d8991330;  1 drivers
L_0x55d6d898f810 .part v0x55d6d8920d10_0, 0, 1;
L_0x55d6d898f8b0 .part v0x55d6d8921150_0, 21, 1;
L_0x55d6d898f9e0 .part v0x55d6d89213e0_0, 22, 1;
L_0x55d6d898fb10 .functor MUXZ 1, L_0x55d6d898f9e0, L_0x55d6d898f490, L_0x55d6d898f810, C4<>;
L_0x55d6d898fc00 .part v0x55d6d8920d10_0, 1, 1;
L_0x55d6d898fda0 .functor MUXZ 1, L_0x55d6d898fb10, L_0x55d6d898fd30, L_0x55d6d898fc00, C4<>;
L_0x55d6d89902f0 .part v0x55d6d8921150_0, 21, 1;
LS_0x55d6d8990390_0_0 .concat [ 1 1 1 1], L_0x55d6d89902f0, L_0x55d6d89902f0, L_0x55d6d89902f0, L_0x55d6d89902f0;
LS_0x55d6d8990390_0_4 .concat [ 1 1 1 1], L_0x55d6d89902f0, L_0x55d6d89902f0, L_0x55d6d89902f0, L_0x55d6d89902f0;
LS_0x55d6d8990390_0_8 .concat [ 1 1 1 1], L_0x55d6d89902f0, L_0x55d6d89902f0, L_0x55d6d89902f0, L_0x55d6d89902f0;
L_0x55d6d8990390 .concat [ 4 4 4 0], LS_0x55d6d8990390_0_0, LS_0x55d6d8990390_0_4, LS_0x55d6d8990390_0_8;
L_0x55d6d8990620 .part v0x55d6d8921150_0, 12, 10;
L_0x55d6d89906c0 .concat [ 10 12 0 0], L_0x55d6d8990620, L_0x55d6d8990390;
L_0x55d6d8990bb0 .part v0x55d6d8920ec0_0, 21, 1;
LS_0x55d6d8990c50_0_0 .concat [ 1 1 1 1], L_0x55d6d8990bb0, L_0x55d6d8990bb0, L_0x55d6d8990bb0, L_0x55d6d8990bb0;
LS_0x55d6d8990c50_0_4 .concat [ 1 1 1 1], L_0x55d6d8990bb0, L_0x55d6d8990bb0, L_0x55d6d8990bb0, L_0x55d6d8990bb0;
LS_0x55d6d8990c50_0_8 .concat [ 1 1 1 1], L_0x55d6d8990bb0, L_0x55d6d8990bb0, L_0x55d6d8990bb0, L_0x55d6d8990bb0;
L_0x55d6d8990c50 .concat [ 4 4 4 0], LS_0x55d6d8990c50_0_0, LS_0x55d6d8990c50_0_4, LS_0x55d6d8990c50_0_8;
L_0x55d6d8990ee0 .part v0x55d6d8920ec0_0, 12, 10;
L_0x55d6d8990f80 .concat [ 10 12 0 0], L_0x55d6d8990ee0, L_0x55d6d8990c50;
S_0x55d6d8921cf0 .scope module, "ax" "addsubg" 7 25, 5 3 0, S_0x55d6d8921700;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8921ef0 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d89220c0_0 .net *"_s0", 21 0, L_0x55d6d898fee0;  1 drivers
v0x55d6d8922160_0 .net *"_s2", 21 0, L_0x55d6d8990080;  1 drivers
v0x55d6d8922240_0 .net "a", 21 0, v0x55d6d8920ec0_0;  alias, 1 drivers
v0x55d6d8922340_0 .net "b", 21 0, L_0x55d6d89906c0;  1 drivers
v0x55d6d8922400_0 .net "control", 0 0, L_0x55d6d898fda0;  alias, 1 drivers
v0x55d6d8922510_0 .net "sum", 21 0, L_0x55d6d8990120;  alias, 1 drivers
L_0x55d6d898fee0 .arith/sum 22, v0x55d6d8920ec0_0, L_0x55d6d89906c0;
L_0x55d6d8990080 .arith/sub 22, v0x55d6d8920ec0_0, L_0x55d6d89906c0;
L_0x55d6d8990120 .functor MUXZ 22, L_0x55d6d8990080, L_0x55d6d898fee0, L_0x55d6d898fda0, C4<>;
S_0x55d6d8922670 .scope module, "ay" "addsubg" 7 26, 5 3 0, S_0x55d6d8921700;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8922870 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d89229b0_0 .net *"_s0", 21 0, L_0x55d6d89907b0;  1 drivers
v0x55d6d8922a90_0 .net *"_s2", 21 0, L_0x55d6d89908c0;  1 drivers
v0x55d6d8922b70_0 .net "a", 21 0, v0x55d6d8921150_0;  alias, 1 drivers
v0x55d6d8922c70_0 .net "b", 21 0, L_0x55d6d8990f80;  1 drivers
v0x55d6d8922d30_0 .net "control", 0 0, L_0x55d6d8991070;  1 drivers
v0x55d6d8922e40_0 .net "sum", 21 0, L_0x55d6d8990a70;  alias, 1 drivers
L_0x55d6d89907b0 .arith/sum 22, v0x55d6d8921150_0, L_0x55d6d8990f80;
L_0x55d6d89908c0 .arith/sub 22, v0x55d6d8921150_0, L_0x55d6d8990f80;
L_0x55d6d8990a70 .functor MUXZ 22, L_0x55d6d89908c0, L_0x55d6d89907b0, L_0x55d6d8991070, C4<>;
S_0x55d6d8922fa0 .scope module, "az" "addsubg" 7 27, 5 3 0, S_0x55d6d8921700;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8923180 .param/l "size" 0 5 4, +C4<00000000000000000000000000010111>;
v0x55d6d8923350_0 .net *"_s0", 22 0, L_0x55d6d8991130;  1 drivers
v0x55d6d89233f0_0 .net *"_s2", 22 0, L_0x55d6d8991290;  1 drivers
v0x55d6d89234b0_0 .net "a", 22 0, v0x55d6d89213e0_0;  alias, 1 drivers
v0x55d6d89235b0_0 .net "b", 22 0, L_0x7f75c499b648;  alias, 1 drivers
v0x55d6d8923670_0 .net "control", 0 0, L_0x55d6d898fda0;  alias, 1 drivers
v0x55d6d8923760_0 .net "sum", 22 0, L_0x55d6d8991330;  alias, 1 drivers
L_0x55d6d8991130 .arith/sum 23, v0x55d6d89213e0_0, L_0x7f75c499b648;
L_0x55d6d8991290 .arith/sub 23, v0x55d6d89213e0_0, L_0x7f75c499b648;
L_0x55d6d8991330 .functor MUXZ 23, L_0x55d6d8991290, L_0x55d6d8991130, L_0x55d6d898fda0, C4<>;
S_0x55d6d8925310 .scope module, "cs13" "cstageg" 6 21, 7 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x55d6d89254f0 .param/l "def_op" 0 7 7, +C4<00000000000000000000000000000000>;
P_0x55d6d8925530 .param/l "shift" 0 7 4, +C4<00000000000000000000000000001101>;
P_0x55d6d8925570 .param/l "width" 0 7 6, +C4<00000000000000000000000000010110>;
P_0x55d6d89255b0 .param/l "zwidth" 0 7 5, +C4<00000000000000000000000000010111>;
L_0x55d6d89911d0 .functor NOT 1, L_0x55d6d89915f0, C4<0>, C4<0>, C4<0>;
L_0x55d6d8991a70 .functor NOT 1, v0x55d6d89282b0_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d8991cc0 .functor NOT 1, L_0x55d6d8991ae0, C4<0>, C4<0>, C4<0>;
v0x55d6d89274c0_0 .net *"_s1", 0 0, L_0x55d6d8991550;  1 drivers
v0x55d6d89275c0_0 .net *"_s11", 0 0, L_0x55d6d8991940;  1 drivers
v0x55d6d89276a0_0 .net *"_s12", 0 0, L_0x55d6d8991a70;  1 drivers
v0x55d6d8927760_0 .net *"_s17", 0 0, L_0x55d6d8992030;  1 drivers
v0x55d6d8927840_0 .net *"_s18", 12 0, L_0x55d6d89920d0;  1 drivers
v0x55d6d8927970_0 .net *"_s21", 8 0, L_0x55d6d89923e0;  1 drivers
v0x55d6d8927a50_0 .net *"_s25", 0 0, L_0x55d6d8992900;  1 drivers
v0x55d6d8927b30_0 .net *"_s26", 12 0, L_0x55d6d89929a0;  1 drivers
v0x55d6d8927c10_0 .net *"_s29", 8 0, L_0x55d6d8992cb0;  1 drivers
v0x55d6d8927d80_0 .net *"_s3", 0 0, L_0x55d6d89915f0;  1 drivers
v0x55d6d8927e60_0 .net *"_s4", 0 0, L_0x55d6d89911d0;  1 drivers
v0x55d6d8927f40_0 .net *"_s7", 0 0, L_0x55d6d8991720;  1 drivers
L_0x7f75c499b690 .functor BUFT 1, C4<00000000000000010100011>, C4<0>, C4<0>, C4<0>;
v0x55d6d8928020_0 .net "ain", 22 0, L_0x7f75c499b690;  1 drivers
v0x55d6d89280e0_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d8928210_0 .net "control", 0 0, L_0x55d6d8991ae0;  1 drivers
v0x55d6d89282b0_0 .var "control_h", 0 0;
v0x55d6d8928350_0 .net "control_l", 0 0, L_0x55d6d8991850;  1 drivers
v0x55d6d8928500_0 .net "opin", 1 0, v0x55d6d8924920_0;  alias, 1 drivers
v0x55d6d89285a0_0 .var "opout", 1 0;
v0x55d6d8928640_0 .net "xin", 21 0, v0x55d6d8924ad0_0;  alias, 1 drivers
v0x55d6d8928700_0 .var "xout", 21 0;
v0x55d6d89287e0_0 .net "xv", 21 0, L_0x55d6d8991e60;  1 drivers
v0x55d6d89288a0_0 .net "yin", 21 0, v0x55d6d8924d60_0;  alias, 1 drivers
v0x55d6d8928990_0 .var "yout", 21 0;
v0x55d6d8928a70_0 .net "yv", 21 0, L_0x55d6d89927c0;  1 drivers
v0x55d6d8928b30_0 .net "zin", 22 0, v0x55d6d8924ff0_0;  alias, 1 drivers
v0x55d6d8928c20_0 .var "zout", 22 0;
v0x55d6d8928d00_0 .net "zv", 22 0, L_0x55d6d89930c0;  1 drivers
L_0x55d6d8991550 .part v0x55d6d8924920_0, 0, 1;
L_0x55d6d89915f0 .part v0x55d6d8924d60_0, 21, 1;
L_0x55d6d8991720 .part v0x55d6d8924ff0_0, 22, 1;
L_0x55d6d8991850 .functor MUXZ 1, L_0x55d6d8991720, L_0x55d6d89911d0, L_0x55d6d8991550, C4<>;
L_0x55d6d8991940 .part v0x55d6d8924920_0, 1, 1;
L_0x55d6d8991ae0 .functor MUXZ 1, L_0x55d6d8991850, L_0x55d6d8991a70, L_0x55d6d8991940, C4<>;
L_0x55d6d8992030 .part v0x55d6d8924d60_0, 21, 1;
LS_0x55d6d89920d0_0_0 .concat [ 1 1 1 1], L_0x55d6d8992030, L_0x55d6d8992030, L_0x55d6d8992030, L_0x55d6d8992030;
LS_0x55d6d89920d0_0_4 .concat [ 1 1 1 1], L_0x55d6d8992030, L_0x55d6d8992030, L_0x55d6d8992030, L_0x55d6d8992030;
LS_0x55d6d89920d0_0_8 .concat [ 1 1 1 1], L_0x55d6d8992030, L_0x55d6d8992030, L_0x55d6d8992030, L_0x55d6d8992030;
LS_0x55d6d89920d0_0_12 .concat [ 1 0 0 0], L_0x55d6d8992030;
L_0x55d6d89920d0 .concat [ 4 4 4 1], LS_0x55d6d89920d0_0_0, LS_0x55d6d89920d0_0_4, LS_0x55d6d89920d0_0_8, LS_0x55d6d89920d0_0_12;
L_0x55d6d89923e0 .part v0x55d6d8924d60_0, 13, 9;
L_0x55d6d8992480 .concat [ 9 13 0 0], L_0x55d6d89923e0, L_0x55d6d89920d0;
L_0x55d6d8992900 .part v0x55d6d8924ad0_0, 21, 1;
LS_0x55d6d89929a0_0_0 .concat [ 1 1 1 1], L_0x55d6d8992900, L_0x55d6d8992900, L_0x55d6d8992900, L_0x55d6d8992900;
LS_0x55d6d89929a0_0_4 .concat [ 1 1 1 1], L_0x55d6d8992900, L_0x55d6d8992900, L_0x55d6d8992900, L_0x55d6d8992900;
LS_0x55d6d89929a0_0_8 .concat [ 1 1 1 1], L_0x55d6d8992900, L_0x55d6d8992900, L_0x55d6d8992900, L_0x55d6d8992900;
LS_0x55d6d89929a0_0_12 .concat [ 1 0 0 0], L_0x55d6d8992900;
L_0x55d6d89929a0 .concat [ 4 4 4 1], LS_0x55d6d89929a0_0_0, LS_0x55d6d89929a0_0_4, LS_0x55d6d89929a0_0_8, LS_0x55d6d89929a0_0_12;
L_0x55d6d8992cb0 .part v0x55d6d8924ad0_0, 13, 9;
L_0x55d6d8992d50 .concat [ 9 13 0 0], L_0x55d6d8992cb0, L_0x55d6d89929a0;
S_0x55d6d8925970 .scope module, "ax" "addsubg" 7 25, 5 3 0, S_0x55d6d8925310;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8925b00 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d8925cd0_0 .net *"_s0", 21 0, L_0x55d6d8991c20;  1 drivers
v0x55d6d8925d70_0 .net *"_s2", 21 0, L_0x55d6d8991dc0;  1 drivers
v0x55d6d8925e30_0 .net "a", 21 0, v0x55d6d8924ad0_0;  alias, 1 drivers
v0x55d6d8925f30_0 .net "b", 21 0, L_0x55d6d8992480;  1 drivers
v0x55d6d8925ff0_0 .net "control", 0 0, L_0x55d6d8991ae0;  alias, 1 drivers
v0x55d6d8926100_0 .net "sum", 21 0, L_0x55d6d8991e60;  alias, 1 drivers
L_0x55d6d8991c20 .arith/sum 22, v0x55d6d8924ad0_0, L_0x55d6d8992480;
L_0x55d6d8991dc0 .arith/sub 22, v0x55d6d8924ad0_0, L_0x55d6d8992480;
L_0x55d6d8991e60 .functor MUXZ 22, L_0x55d6d8991dc0, L_0x55d6d8991c20, L_0x55d6d8991ae0, C4<>;
S_0x55d6d8926260 .scope module, "ay" "addsubg" 7 26, 5 3 0, S_0x55d6d8925310;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8926460 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d89265a0_0 .net *"_s0", 21 0, L_0x55d6d8992570;  1 drivers
v0x55d6d8926680_0 .net *"_s2", 21 0, L_0x55d6d8992610;  1 drivers
v0x55d6d8926760_0 .net "a", 21 0, v0x55d6d8924d60_0;  alias, 1 drivers
v0x55d6d8926860_0 .net "b", 21 0, L_0x55d6d8992d50;  1 drivers
v0x55d6d8926920_0 .net "control", 0 0, L_0x55d6d8991cc0;  1 drivers
v0x55d6d8926a30_0 .net "sum", 21 0, L_0x55d6d89927c0;  alias, 1 drivers
L_0x55d6d8992570 .arith/sum 22, v0x55d6d8924d60_0, L_0x55d6d8992d50;
L_0x55d6d8992610 .arith/sub 22, v0x55d6d8924d60_0, L_0x55d6d8992d50;
L_0x55d6d89927c0 .functor MUXZ 22, L_0x55d6d8992610, L_0x55d6d8992570, L_0x55d6d8991cc0, C4<>;
S_0x55d6d8926b90 .scope module, "az" "addsubg" 7 27, 5 3 0, S_0x55d6d8925310;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8926d70 .param/l "size" 0 5 4, +C4<00000000000000000000000000010111>;
v0x55d6d8926f40_0 .net *"_s0", 22 0, L_0x55d6d8992ec0;  1 drivers
v0x55d6d8926fe0_0 .net *"_s2", 22 0, L_0x55d6d8993020;  1 drivers
v0x55d6d89270a0_0 .net "a", 22 0, v0x55d6d8924ff0_0;  alias, 1 drivers
v0x55d6d89271a0_0 .net "b", 22 0, L_0x7f75c499b690;  alias, 1 drivers
v0x55d6d8927260_0 .net "control", 0 0, L_0x55d6d8991ae0;  alias, 1 drivers
v0x55d6d8927350_0 .net "sum", 22 0, L_0x55d6d89930c0;  alias, 1 drivers
L_0x55d6d8992ec0 .arith/sum 23, v0x55d6d8924ff0_0, L_0x7f75c499b690;
L_0x55d6d8993020 .arith/sub 23, v0x55d6d8924ff0_0, L_0x7f75c499b690;
L_0x55d6d89930c0 .functor MUXZ 23, L_0x55d6d8993020, L_0x55d6d8992ec0, L_0x55d6d8991ae0, C4<>;
S_0x55d6d8928f40 .scope module, "cs14" "cstageg" 6 22, 7 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x55d6d8929120 .param/l "def_op" 0 7 7, +C4<00000000000000000000000000000000>;
P_0x55d6d8929160 .param/l "shift" 0 7 4, +C4<00000000000000000000000000001110>;
P_0x55d6d89291a0 .param/l "width" 0 7 6, +C4<00000000000000000000000000010110>;
P_0x55d6d89291e0 .param/l "zwidth" 0 7 5, +C4<00000000000000000000000000010111>;
L_0x55d6d8992f60 .functor NOT 1, L_0x55d6d8993380, C4<0>, C4<0>, C4<0>;
L_0x55d6d8993800 .functor NOT 1, v0x55d6d892be50_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d8993a50 .functor NOT 1, L_0x55d6d8993870, C4<0>, C4<0>, C4<0>;
v0x55d6d892b0f0_0 .net *"_s1", 0 0, L_0x55d6d89932e0;  1 drivers
v0x55d6d892b1f0_0 .net *"_s11", 0 0, L_0x55d6d89936d0;  1 drivers
v0x55d6d892b2d0_0 .net *"_s12", 0 0, L_0x55d6d8993800;  1 drivers
v0x55d6d892b390_0 .net *"_s17", 0 0, L_0x55d6d8993dc0;  1 drivers
v0x55d6d892b470_0 .net *"_s18", 13 0, L_0x55d6d8993e60;  1 drivers
v0x55d6d892b5a0_0 .net *"_s21", 7 0, L_0x55d6d8994170;  1 drivers
v0x55d6d892b680_0 .net *"_s25", 0 0, L_0x55d6d8994690;  1 drivers
v0x55d6d892b760_0 .net *"_s26", 13 0, L_0x55d6d8994730;  1 drivers
v0x55d6d892b840_0 .net *"_s29", 7 0, L_0x55d6d8994a40;  1 drivers
v0x55d6d892b9b0_0 .net *"_s3", 0 0, L_0x55d6d8993380;  1 drivers
v0x55d6d892ba90_0 .net *"_s4", 0 0, L_0x55d6d8992f60;  1 drivers
v0x55d6d892bb70_0 .net *"_s7", 0 0, L_0x55d6d89934b0;  1 drivers
L_0x7f75c499b6d8 .functor BUFT 1, C4<00000000000000001010001>, C4<0>, C4<0>, C4<0>;
v0x55d6d892bc50_0 .net "ain", 22 0, L_0x7f75c499b6d8;  1 drivers
v0x55d6d892bd10_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d892bdb0_0 .net "control", 0 0, L_0x55d6d8993870;  1 drivers
v0x55d6d892be50_0 .var "control_h", 0 0;
v0x55d6d892bef0_0 .net "control_l", 0 0, L_0x55d6d89935e0;  1 drivers
v0x55d6d892c0a0_0 .net "opin", 1 0, v0x55d6d89285a0_0;  alias, 1 drivers
v0x55d6d892c140_0 .var "opout", 1 0;
v0x55d6d892c1e0_0 .net "xin", 21 0, v0x55d6d8928700_0;  alias, 1 drivers
v0x55d6d892c2f0_0 .var "xout", 21 0;
v0x55d6d892c3d0_0 .net "xv", 21 0, L_0x55d6d8993bf0;  1 drivers
v0x55d6d892c490_0 .net "yin", 21 0, v0x55d6d8928990_0;  alias, 1 drivers
v0x55d6d892c580_0 .var "yout", 21 0;
v0x55d6d892c660_0 .net "yv", 21 0, L_0x55d6d8994550;  1 drivers
v0x55d6d892c720_0 .net "zin", 22 0, v0x55d6d8928c20_0;  alias, 1 drivers
v0x55d6d892c810_0 .var "zout", 22 0;
v0x55d6d892c8f0_0 .net "zv", 22 0, L_0x55d6d8994e50;  1 drivers
L_0x55d6d89932e0 .part v0x55d6d89285a0_0, 0, 1;
L_0x55d6d8993380 .part v0x55d6d8928990_0, 21, 1;
L_0x55d6d89934b0 .part v0x55d6d8928c20_0, 22, 1;
L_0x55d6d89935e0 .functor MUXZ 1, L_0x55d6d89934b0, L_0x55d6d8992f60, L_0x55d6d89932e0, C4<>;
L_0x55d6d89936d0 .part v0x55d6d89285a0_0, 1, 1;
L_0x55d6d8993870 .functor MUXZ 1, L_0x55d6d89935e0, L_0x55d6d8993800, L_0x55d6d89936d0, C4<>;
L_0x55d6d8993dc0 .part v0x55d6d8928990_0, 21, 1;
LS_0x55d6d8993e60_0_0 .concat [ 1 1 1 1], L_0x55d6d8993dc0, L_0x55d6d8993dc0, L_0x55d6d8993dc0, L_0x55d6d8993dc0;
LS_0x55d6d8993e60_0_4 .concat [ 1 1 1 1], L_0x55d6d8993dc0, L_0x55d6d8993dc0, L_0x55d6d8993dc0, L_0x55d6d8993dc0;
LS_0x55d6d8993e60_0_8 .concat [ 1 1 1 1], L_0x55d6d8993dc0, L_0x55d6d8993dc0, L_0x55d6d8993dc0, L_0x55d6d8993dc0;
LS_0x55d6d8993e60_0_12 .concat [ 1 1 0 0], L_0x55d6d8993dc0, L_0x55d6d8993dc0;
L_0x55d6d8993e60 .concat [ 4 4 4 2], LS_0x55d6d8993e60_0_0, LS_0x55d6d8993e60_0_4, LS_0x55d6d8993e60_0_8, LS_0x55d6d8993e60_0_12;
L_0x55d6d8994170 .part v0x55d6d8928990_0, 14, 8;
L_0x55d6d8994210 .concat [ 8 14 0 0], L_0x55d6d8994170, L_0x55d6d8993e60;
L_0x55d6d8994690 .part v0x55d6d8928700_0, 21, 1;
LS_0x55d6d8994730_0_0 .concat [ 1 1 1 1], L_0x55d6d8994690, L_0x55d6d8994690, L_0x55d6d8994690, L_0x55d6d8994690;
LS_0x55d6d8994730_0_4 .concat [ 1 1 1 1], L_0x55d6d8994690, L_0x55d6d8994690, L_0x55d6d8994690, L_0x55d6d8994690;
LS_0x55d6d8994730_0_8 .concat [ 1 1 1 1], L_0x55d6d8994690, L_0x55d6d8994690, L_0x55d6d8994690, L_0x55d6d8994690;
LS_0x55d6d8994730_0_12 .concat [ 1 1 0 0], L_0x55d6d8994690, L_0x55d6d8994690;
L_0x55d6d8994730 .concat [ 4 4 4 2], LS_0x55d6d8994730_0_0, LS_0x55d6d8994730_0_4, LS_0x55d6d8994730_0_8, LS_0x55d6d8994730_0_12;
L_0x55d6d8994a40 .part v0x55d6d8928700_0, 14, 8;
L_0x55d6d8994ae0 .concat [ 8 14 0 0], L_0x55d6d8994a40, L_0x55d6d8994730;
S_0x55d6d89295a0 .scope module, "ax" "addsubg" 7 25, 5 3 0, S_0x55d6d8928f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8929730 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d8929900_0 .net *"_s0", 21 0, L_0x55d6d89939b0;  1 drivers
v0x55d6d89299a0_0 .net *"_s2", 21 0, L_0x55d6d8993b50;  1 drivers
v0x55d6d8929a60_0 .net "a", 21 0, v0x55d6d8928700_0;  alias, 1 drivers
v0x55d6d8929b60_0 .net "b", 21 0, L_0x55d6d8994210;  1 drivers
v0x55d6d8929c20_0 .net "control", 0 0, L_0x55d6d8993870;  alias, 1 drivers
v0x55d6d8929d30_0 .net "sum", 21 0, L_0x55d6d8993bf0;  alias, 1 drivers
L_0x55d6d89939b0 .arith/sum 22, v0x55d6d8928700_0, L_0x55d6d8994210;
L_0x55d6d8993b50 .arith/sub 22, v0x55d6d8928700_0, L_0x55d6d8994210;
L_0x55d6d8993bf0 .functor MUXZ 22, L_0x55d6d8993b50, L_0x55d6d89939b0, L_0x55d6d8993870, C4<>;
S_0x55d6d8929e90 .scope module, "ay" "addsubg" 7 26, 5 3 0, S_0x55d6d8928f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d892a090 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d892a1d0_0 .net *"_s0", 21 0, L_0x55d6d8994300;  1 drivers
v0x55d6d892a2b0_0 .net *"_s2", 21 0, L_0x55d6d89943a0;  1 drivers
v0x55d6d892a390_0 .net "a", 21 0, v0x55d6d8928990_0;  alias, 1 drivers
v0x55d6d892a490_0 .net "b", 21 0, L_0x55d6d8994ae0;  1 drivers
v0x55d6d892a550_0 .net "control", 0 0, L_0x55d6d8993a50;  1 drivers
v0x55d6d892a660_0 .net "sum", 21 0, L_0x55d6d8994550;  alias, 1 drivers
L_0x55d6d8994300 .arith/sum 22, v0x55d6d8928990_0, L_0x55d6d8994ae0;
L_0x55d6d89943a0 .arith/sub 22, v0x55d6d8928990_0, L_0x55d6d8994ae0;
L_0x55d6d8994550 .functor MUXZ 22, L_0x55d6d89943a0, L_0x55d6d8994300, L_0x55d6d8993a50, C4<>;
S_0x55d6d892a7c0 .scope module, "az" "addsubg" 7 27, 5 3 0, S_0x55d6d8928f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d892a9a0 .param/l "size" 0 5 4, +C4<00000000000000000000000000010111>;
v0x55d6d892ab70_0 .net *"_s0", 22 0, L_0x55d6d8994c50;  1 drivers
v0x55d6d892ac10_0 .net *"_s2", 22 0, L_0x55d6d8994db0;  1 drivers
v0x55d6d892acd0_0 .net "a", 22 0, v0x55d6d8928c20_0;  alias, 1 drivers
v0x55d6d892add0_0 .net "b", 22 0, L_0x7f75c499b6d8;  alias, 1 drivers
v0x55d6d892ae90_0 .net "control", 0 0, L_0x55d6d8993870;  alias, 1 drivers
v0x55d6d892af80_0 .net "sum", 22 0, L_0x55d6d8994e50;  alias, 1 drivers
L_0x55d6d8994c50 .arith/sum 23, v0x55d6d8928c20_0, L_0x7f75c499b6d8;
L_0x55d6d8994db0 .arith/sub 23, v0x55d6d8928c20_0, L_0x7f75c499b6d8;
L_0x55d6d8994e50 .functor MUXZ 23, L_0x55d6d8994db0, L_0x55d6d8994c50, L_0x55d6d8993870, C4<>;
S_0x55d6d892cb30 .scope module, "cs15" "cstageg" 6 23, 7 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x55d6d892cd10 .param/l "def_op" 0 7 7, +C4<00000000000000000000000000000000>;
P_0x55d6d892cd50 .param/l "shift" 0 7 4, +C4<00000000000000000000000000001111>;
P_0x55d6d892cd90 .param/l "width" 0 7 6, +C4<00000000000000000000000000010110>;
P_0x55d6d892cdd0 .param/l "zwidth" 0 7 5, +C4<00000000000000000000000000010111>;
L_0x55d6d8994cf0 .functor NOT 1, L_0x55d6d8995110, C4<0>, C4<0>, C4<0>;
L_0x55d6d8995590 .functor NOT 1, v0x55d6d892fa40_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d89957e0 .functor NOT 1, L_0x55d6d8995600, C4<0>, C4<0>, C4<0>;
v0x55d6d892ece0_0 .net *"_s1", 0 0, L_0x55d6d8995070;  1 drivers
v0x55d6d892ede0_0 .net *"_s11", 0 0, L_0x55d6d8995460;  1 drivers
v0x55d6d892eec0_0 .net *"_s12", 0 0, L_0x55d6d8995590;  1 drivers
v0x55d6d892ef80_0 .net *"_s17", 0 0, L_0x55d6d8995b50;  1 drivers
v0x55d6d892f060_0 .net *"_s18", 14 0, L_0x55d6d8995bf0;  1 drivers
v0x55d6d892f190_0 .net *"_s21", 6 0, L_0x55d6d8995d70;  1 drivers
v0x55d6d892f270_0 .net *"_s25", 0 0, L_0x55d6d8996500;  1 drivers
v0x55d6d892f350_0 .net *"_s26", 14 0, L_0x55d6d89965a0;  1 drivers
v0x55d6d892f430_0 .net *"_s29", 6 0, L_0x55d6d8996720;  1 drivers
v0x55d6d892f5a0_0 .net *"_s3", 0 0, L_0x55d6d8995110;  1 drivers
v0x55d6d892f680_0 .net *"_s4", 0 0, L_0x55d6d8994cf0;  1 drivers
v0x55d6d892f760_0 .net *"_s7", 0 0, L_0x55d6d8995240;  1 drivers
L_0x7f75c499b720 .functor BUFT 1, C4<00000000000000000101001>, C4<0>, C4<0>, C4<0>;
v0x55d6d892f840_0 .net "ain", 22 0, L_0x7f75c499b720;  1 drivers
v0x55d6d892f900_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d892f9a0_0 .net "control", 0 0, L_0x55d6d8995600;  1 drivers
v0x55d6d892fa40_0 .var "control_h", 0 0;
v0x55d6d892fae0_0 .net "control_l", 0 0, L_0x55d6d8995370;  1 drivers
v0x55d6d892fc90_0 .net "opin", 1 0, v0x55d6d892c140_0;  alias, 1 drivers
v0x55d6d892fd30_0 .var "opout", 1 0;
v0x55d6d892fdd0_0 .net "xin", 21 0, v0x55d6d892c2f0_0;  alias, 1 drivers
v0x55d6d892fee0_0 .var "xout", 21 0;
v0x55d6d892ffc0_0 .net "xv", 21 0, L_0x55d6d8995980;  1 drivers
v0x55d6d8930080_0 .net "yin", 21 0, v0x55d6d892c580_0;  alias, 1 drivers
v0x55d6d8930170_0 .var "yout", 21 0;
v0x55d6d8930250_0 .net "yv", 21 0, L_0x55d6d89963c0;  1 drivers
v0x55d6d8930310_0 .net "zin", 22 0, v0x55d6d892c810_0;  alias, 1 drivers
v0x55d6d8930400_0 .var "zout", 22 0;
v0x55d6d89304e0_0 .net "zv", 22 0, L_0x55d6d8996da0;  1 drivers
L_0x55d6d8995070 .part v0x55d6d892c140_0, 0, 1;
L_0x55d6d8995110 .part v0x55d6d892c580_0, 21, 1;
L_0x55d6d8995240 .part v0x55d6d892c810_0, 22, 1;
L_0x55d6d8995370 .functor MUXZ 1, L_0x55d6d8995240, L_0x55d6d8994cf0, L_0x55d6d8995070, C4<>;
L_0x55d6d8995460 .part v0x55d6d892c140_0, 1, 1;
L_0x55d6d8995600 .functor MUXZ 1, L_0x55d6d8995370, L_0x55d6d8995590, L_0x55d6d8995460, C4<>;
L_0x55d6d8995b50 .part v0x55d6d892c580_0, 21, 1;
LS_0x55d6d8995bf0_0_0 .concat [ 1 1 1 1], L_0x55d6d8995b50, L_0x55d6d8995b50, L_0x55d6d8995b50, L_0x55d6d8995b50;
LS_0x55d6d8995bf0_0_4 .concat [ 1 1 1 1], L_0x55d6d8995b50, L_0x55d6d8995b50, L_0x55d6d8995b50, L_0x55d6d8995b50;
LS_0x55d6d8995bf0_0_8 .concat [ 1 1 1 1], L_0x55d6d8995b50, L_0x55d6d8995b50, L_0x55d6d8995b50, L_0x55d6d8995b50;
LS_0x55d6d8995bf0_0_12 .concat [ 1 1 1 0], L_0x55d6d8995b50, L_0x55d6d8995b50, L_0x55d6d8995b50;
L_0x55d6d8995bf0 .concat [ 4 4 4 3], LS_0x55d6d8995bf0_0_0, LS_0x55d6d8995bf0_0_4, LS_0x55d6d8995bf0_0_8, LS_0x55d6d8995bf0_0_12;
L_0x55d6d8995d70 .part v0x55d6d892c580_0, 15, 7;
L_0x55d6d8995e10 .concat [ 7 15 0 0], L_0x55d6d8995d70, L_0x55d6d8995bf0;
L_0x55d6d8996500 .part v0x55d6d892c2f0_0, 21, 1;
LS_0x55d6d89965a0_0_0 .concat [ 1 1 1 1], L_0x55d6d8996500, L_0x55d6d8996500, L_0x55d6d8996500, L_0x55d6d8996500;
LS_0x55d6d89965a0_0_4 .concat [ 1 1 1 1], L_0x55d6d8996500, L_0x55d6d8996500, L_0x55d6d8996500, L_0x55d6d8996500;
LS_0x55d6d89965a0_0_8 .concat [ 1 1 1 1], L_0x55d6d8996500, L_0x55d6d8996500, L_0x55d6d8996500, L_0x55d6d8996500;
LS_0x55d6d89965a0_0_12 .concat [ 1 1 1 0], L_0x55d6d8996500, L_0x55d6d8996500, L_0x55d6d8996500;
L_0x55d6d89965a0 .concat [ 4 4 4 3], LS_0x55d6d89965a0_0_0, LS_0x55d6d89965a0_0_4, LS_0x55d6d89965a0_0_8, LS_0x55d6d89965a0_0_12;
L_0x55d6d8996720 .part v0x55d6d892c2f0_0, 15, 7;
L_0x55d6d89967c0 .concat [ 7 15 0 0], L_0x55d6d8996720, L_0x55d6d89965a0;
S_0x55d6d892d190 .scope module, "ax" "addsubg" 7 25, 5 3 0, S_0x55d6d892cb30;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d892d320 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d892d4f0_0 .net *"_s0", 21 0, L_0x55d6d8995740;  1 drivers
v0x55d6d892d590_0 .net *"_s2", 21 0, L_0x55d6d89958e0;  1 drivers
v0x55d6d892d650_0 .net "a", 21 0, v0x55d6d892c2f0_0;  alias, 1 drivers
v0x55d6d892d750_0 .net "b", 21 0, L_0x55d6d8995e10;  1 drivers
v0x55d6d892d810_0 .net "control", 0 0, L_0x55d6d8995600;  alias, 1 drivers
v0x55d6d892d920_0 .net "sum", 21 0, L_0x55d6d8995980;  alias, 1 drivers
L_0x55d6d8995740 .arith/sum 22, v0x55d6d892c2f0_0, L_0x55d6d8995e10;
L_0x55d6d89958e0 .arith/sub 22, v0x55d6d892c2f0_0, L_0x55d6d8995e10;
L_0x55d6d8995980 .functor MUXZ 22, L_0x55d6d89958e0, L_0x55d6d8995740, L_0x55d6d8995600, C4<>;
S_0x55d6d892da80 .scope module, "ay" "addsubg" 7 26, 5 3 0, S_0x55d6d892cb30;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d892dc80 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d892ddc0_0 .net *"_s0", 21 0, L_0x55d6d8996170;  1 drivers
v0x55d6d892dea0_0 .net *"_s2", 21 0, L_0x55d6d8996210;  1 drivers
v0x55d6d892df80_0 .net "a", 21 0, v0x55d6d892c580_0;  alias, 1 drivers
v0x55d6d892e080_0 .net "b", 21 0, L_0x55d6d89967c0;  1 drivers
v0x55d6d892e140_0 .net "control", 0 0, L_0x55d6d89957e0;  1 drivers
v0x55d6d892e250_0 .net "sum", 21 0, L_0x55d6d89963c0;  alias, 1 drivers
L_0x55d6d8996170 .arith/sum 22, v0x55d6d892c580_0, L_0x55d6d89967c0;
L_0x55d6d8996210 .arith/sub 22, v0x55d6d892c580_0, L_0x55d6d89967c0;
L_0x55d6d89963c0 .functor MUXZ 22, L_0x55d6d8996210, L_0x55d6d8996170, L_0x55d6d89957e0, C4<>;
S_0x55d6d892e3b0 .scope module, "az" "addsubg" 7 27, 5 3 0, S_0x55d6d892cb30;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d892e590 .param/l "size" 0 5 4, +C4<00000000000000000000000000010111>;
v0x55d6d892e760_0 .net *"_s0", 22 0, L_0x55d6d8996ba0;  1 drivers
v0x55d6d892e800_0 .net *"_s2", 22 0, L_0x55d6d8996d00;  1 drivers
v0x55d6d892e8c0_0 .net "a", 22 0, v0x55d6d892c810_0;  alias, 1 drivers
v0x55d6d892e9c0_0 .net "b", 22 0, L_0x7f75c499b720;  alias, 1 drivers
v0x55d6d892ea80_0 .net "control", 0 0, L_0x55d6d8995600;  alias, 1 drivers
v0x55d6d892eb70_0 .net "sum", 22 0, L_0x55d6d8996da0;  alias, 1 drivers
L_0x55d6d8996ba0 .arith/sum 23, v0x55d6d892c810_0, L_0x7f75c499b720;
L_0x55d6d8996d00 .arith/sub 23, v0x55d6d892c810_0, L_0x7f75c499b720;
L_0x55d6d8996da0 .functor MUXZ 23, L_0x55d6d8996d00, L_0x55d6d8996ba0, L_0x55d6d8995600, C4<>;
S_0x55d6d8930720 .scope module, "cs16" "cstageg" 6 24, 7 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x55d6d8930900 .param/l "def_op" 0 7 7, +C4<00000000000000000000000000000000>;
P_0x55d6d8930940 .param/l "shift" 0 7 4, +C4<00000000000000000000000000010000>;
P_0x55d6d8930980 .param/l "width" 0 7 6, +C4<00000000000000000000000000010110>;
P_0x55d6d89309c0 .param/l "zwidth" 0 7 5, +C4<00000000000000000000000000010111>;
L_0x55d6d8996c40 .functor NOT 1, L_0x55d6d8997060, C4<0>, C4<0>, C4<0>;
L_0x55d6d89974e0 .functor NOT 1, v0x55d6d8933630_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d8997730 .functor NOT 1, L_0x55d6d8997550, C4<0>, C4<0>, C4<0>;
v0x55d6d89328d0_0 .net *"_s1", 0 0, L_0x55d6d8996fc0;  1 drivers
v0x55d6d89329d0_0 .net *"_s11", 0 0, L_0x55d6d89973b0;  1 drivers
v0x55d6d8932ab0_0 .net *"_s12", 0 0, L_0x55d6d89974e0;  1 drivers
v0x55d6d8932b70_0 .net *"_s17", 0 0, L_0x55d6d8997aa0;  1 drivers
v0x55d6d8932c50_0 .net *"_s18", 15 0, L_0x55d6d8997b40;  1 drivers
v0x55d6d8932d80_0 .net *"_s21", 5 0, L_0x55d6d8997cc0;  1 drivers
v0x55d6d8932e60_0 .net *"_s25", 0 0, L_0x55d6d8998450;  1 drivers
v0x55d6d8932f40_0 .net *"_s26", 15 0, L_0x55d6d89984f0;  1 drivers
v0x55d6d8933020_0 .net *"_s29", 5 0, L_0x55d6d8998670;  1 drivers
v0x55d6d8933190_0 .net *"_s3", 0 0, L_0x55d6d8997060;  1 drivers
v0x55d6d8933270_0 .net *"_s4", 0 0, L_0x55d6d8996c40;  1 drivers
v0x55d6d8933350_0 .net *"_s7", 0 0, L_0x55d6d8997190;  1 drivers
L_0x7f75c499b768 .functor BUFT 1, C4<00000000000000000010100>, C4<0>, C4<0>, C4<0>;
v0x55d6d8933430_0 .net "ain", 22 0, L_0x7f75c499b768;  1 drivers
v0x55d6d89334f0_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d8933590_0 .net "control", 0 0, L_0x55d6d8997550;  1 drivers
v0x55d6d8933630_0 .var "control_h", 0 0;
v0x55d6d89336d0_0 .net "control_l", 0 0, L_0x55d6d89972c0;  1 drivers
v0x55d6d8933880_0 .net "opin", 1 0, v0x55d6d892fd30_0;  alias, 1 drivers
v0x55d6d8933920_0 .var "opout", 1 0;
v0x55d6d89339c0_0 .net "xin", 21 0, v0x55d6d892fee0_0;  alias, 1 drivers
v0x55d6d8933ad0_0 .var "xout", 21 0;
v0x55d6d8933bb0_0 .net "xv", 21 0, L_0x55d6d89978d0;  1 drivers
v0x55d6d8933c70_0 .net "yin", 21 0, v0x55d6d8930170_0;  alias, 1 drivers
v0x55d6d8933d60_0 .var "yout", 21 0;
v0x55d6d8933e40_0 .net "yv", 21 0, L_0x55d6d8998310;  1 drivers
v0x55d6d8933f00_0 .net "zin", 22 0, v0x55d6d8930400_0;  alias, 1 drivers
v0x55d6d8933ff0_0 .var "zout", 22 0;
v0x55d6d89340d0_0 .net "zv", 22 0, L_0x55d6d8998cf0;  1 drivers
L_0x55d6d8996fc0 .part v0x55d6d892fd30_0, 0, 1;
L_0x55d6d8997060 .part v0x55d6d8930170_0, 21, 1;
L_0x55d6d8997190 .part v0x55d6d8930400_0, 22, 1;
L_0x55d6d89972c0 .functor MUXZ 1, L_0x55d6d8997190, L_0x55d6d8996c40, L_0x55d6d8996fc0, C4<>;
L_0x55d6d89973b0 .part v0x55d6d892fd30_0, 1, 1;
L_0x55d6d8997550 .functor MUXZ 1, L_0x55d6d89972c0, L_0x55d6d89974e0, L_0x55d6d89973b0, C4<>;
L_0x55d6d8997aa0 .part v0x55d6d8930170_0, 21, 1;
LS_0x55d6d8997b40_0_0 .concat [ 1 1 1 1], L_0x55d6d8997aa0, L_0x55d6d8997aa0, L_0x55d6d8997aa0, L_0x55d6d8997aa0;
LS_0x55d6d8997b40_0_4 .concat [ 1 1 1 1], L_0x55d6d8997aa0, L_0x55d6d8997aa0, L_0x55d6d8997aa0, L_0x55d6d8997aa0;
LS_0x55d6d8997b40_0_8 .concat [ 1 1 1 1], L_0x55d6d8997aa0, L_0x55d6d8997aa0, L_0x55d6d8997aa0, L_0x55d6d8997aa0;
LS_0x55d6d8997b40_0_12 .concat [ 1 1 1 1], L_0x55d6d8997aa0, L_0x55d6d8997aa0, L_0x55d6d8997aa0, L_0x55d6d8997aa0;
L_0x55d6d8997b40 .concat [ 4 4 4 4], LS_0x55d6d8997b40_0_0, LS_0x55d6d8997b40_0_4, LS_0x55d6d8997b40_0_8, LS_0x55d6d8997b40_0_12;
L_0x55d6d8997cc0 .part v0x55d6d8930170_0, 16, 6;
L_0x55d6d8997d60 .concat [ 6 16 0 0], L_0x55d6d8997cc0, L_0x55d6d8997b40;
L_0x55d6d8998450 .part v0x55d6d892fee0_0, 21, 1;
LS_0x55d6d89984f0_0_0 .concat [ 1 1 1 1], L_0x55d6d8998450, L_0x55d6d8998450, L_0x55d6d8998450, L_0x55d6d8998450;
LS_0x55d6d89984f0_0_4 .concat [ 1 1 1 1], L_0x55d6d8998450, L_0x55d6d8998450, L_0x55d6d8998450, L_0x55d6d8998450;
LS_0x55d6d89984f0_0_8 .concat [ 1 1 1 1], L_0x55d6d8998450, L_0x55d6d8998450, L_0x55d6d8998450, L_0x55d6d8998450;
LS_0x55d6d89984f0_0_12 .concat [ 1 1 1 1], L_0x55d6d8998450, L_0x55d6d8998450, L_0x55d6d8998450, L_0x55d6d8998450;
L_0x55d6d89984f0 .concat [ 4 4 4 4], LS_0x55d6d89984f0_0_0, LS_0x55d6d89984f0_0_4, LS_0x55d6d89984f0_0_8, LS_0x55d6d89984f0_0_12;
L_0x55d6d8998670 .part v0x55d6d892fee0_0, 16, 6;
L_0x55d6d8998710 .concat [ 6 16 0 0], L_0x55d6d8998670, L_0x55d6d89984f0;
S_0x55d6d8930d80 .scope module, "ax" "addsubg" 7 25, 5 3 0, S_0x55d6d8930720;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8930f10 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d89310e0_0 .net *"_s0", 21 0, L_0x55d6d8997690;  1 drivers
v0x55d6d8931180_0 .net *"_s2", 21 0, L_0x55d6d8997830;  1 drivers
v0x55d6d8931240_0 .net "a", 21 0, v0x55d6d892fee0_0;  alias, 1 drivers
v0x55d6d8931340_0 .net "b", 21 0, L_0x55d6d8997d60;  1 drivers
v0x55d6d8931400_0 .net "control", 0 0, L_0x55d6d8997550;  alias, 1 drivers
v0x55d6d8931510_0 .net "sum", 21 0, L_0x55d6d89978d0;  alias, 1 drivers
L_0x55d6d8997690 .arith/sum 22, v0x55d6d892fee0_0, L_0x55d6d8997d60;
L_0x55d6d8997830 .arith/sub 22, v0x55d6d892fee0_0, L_0x55d6d8997d60;
L_0x55d6d89978d0 .functor MUXZ 22, L_0x55d6d8997830, L_0x55d6d8997690, L_0x55d6d8997550, C4<>;
S_0x55d6d8931670 .scope module, "ay" "addsubg" 7 26, 5 3 0, S_0x55d6d8930720;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8931870 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d89319b0_0 .net *"_s0", 21 0, L_0x55d6d89980c0;  1 drivers
v0x55d6d8931a90_0 .net *"_s2", 21 0, L_0x55d6d8998160;  1 drivers
v0x55d6d8931b70_0 .net "a", 21 0, v0x55d6d8930170_0;  alias, 1 drivers
v0x55d6d8931c70_0 .net "b", 21 0, L_0x55d6d8998710;  1 drivers
v0x55d6d8931d30_0 .net "control", 0 0, L_0x55d6d8997730;  1 drivers
v0x55d6d8931e40_0 .net "sum", 21 0, L_0x55d6d8998310;  alias, 1 drivers
L_0x55d6d89980c0 .arith/sum 22, v0x55d6d8930170_0, L_0x55d6d8998710;
L_0x55d6d8998160 .arith/sub 22, v0x55d6d8930170_0, L_0x55d6d8998710;
L_0x55d6d8998310 .functor MUXZ 22, L_0x55d6d8998160, L_0x55d6d89980c0, L_0x55d6d8997730, C4<>;
S_0x55d6d8931fa0 .scope module, "az" "addsubg" 7 27, 5 3 0, S_0x55d6d8930720;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8932180 .param/l "size" 0 5 4, +C4<00000000000000000000000000010111>;
v0x55d6d8932350_0 .net *"_s0", 22 0, L_0x55d6d8998af0;  1 drivers
v0x55d6d89323f0_0 .net *"_s2", 22 0, L_0x55d6d8998c50;  1 drivers
v0x55d6d89324b0_0 .net "a", 22 0, v0x55d6d8930400_0;  alias, 1 drivers
v0x55d6d89325b0_0 .net "b", 22 0, L_0x7f75c499b768;  alias, 1 drivers
v0x55d6d8932670_0 .net "control", 0 0, L_0x55d6d8997550;  alias, 1 drivers
v0x55d6d8932760_0 .net "sum", 22 0, L_0x55d6d8998cf0;  alias, 1 drivers
L_0x55d6d8998af0 .arith/sum 23, v0x55d6d8930400_0, L_0x7f75c499b768;
L_0x55d6d8998c50 .arith/sub 23, v0x55d6d8930400_0, L_0x7f75c499b768;
L_0x55d6d8998cf0 .functor MUXZ 23, L_0x55d6d8998c50, L_0x55d6d8998af0, L_0x55d6d8997550, C4<>;
S_0x55d6d8934310 .scope module, "cs17" "cstageg" 6 25, 7 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x55d6d89344f0 .param/l "def_op" 0 7 7, +C4<00000000000000000000000000000000>;
P_0x55d6d8934530 .param/l "shift" 0 7 4, +C4<00000000000000000000000000010001>;
P_0x55d6d8934570 .param/l "width" 0 7 6, +C4<00000000000000000000000000010110>;
P_0x55d6d89345b0 .param/l "zwidth" 0 7 5, +C4<00000000000000000000000000010111>;
L_0x55d6d8999040 .functor NOT 1, L_0x55d6d8998b90, C4<0>, C4<0>, C4<0>;
L_0x55d6d8999400 .functor NOT 1, v0x55d6d8937340_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d8999650 .functor NOT 1, L_0x55d6d8999470, C4<0>, C4<0>, C4<0>;
v0x55d6d89364d0_0 .net *"_s1", 0 0, L_0x55d6d8998f10;  1 drivers
v0x55d6d89365d0_0 .net *"_s11", 0 0, L_0x55d6d89992d0;  1 drivers
v0x55d6d89366b0_0 .net *"_s12", 0 0, L_0x55d6d8999400;  1 drivers
v0x55d6d8936770_0 .net *"_s17", 0 0, L_0x55d6d89999c0;  1 drivers
v0x55d6d8936850_0 .net *"_s18", 16 0, L_0x55d6d8999a60;  1 drivers
v0x55d6d8936980_0 .net *"_s21", 4 0, L_0x55d6d8999bf0;  1 drivers
v0x55d6d8936a60_0 .net *"_s25", 0 0, L_0x55d6d899a3e0;  1 drivers
v0x55d6d8936b40_0 .net *"_s26", 16 0, L_0x55d6d899a480;  1 drivers
v0x55d6d8936c20_0 .net *"_s29", 4 0, L_0x55d6d899a610;  1 drivers
v0x55d6d8936d90_0 .net *"_s3", 0 0, L_0x55d6d8998b90;  1 drivers
v0x55d6d8936e70_0 .net *"_s4", 0 0, L_0x55d6d8999040;  1 drivers
v0x55d6d8936f50_0 .net *"_s7", 0 0, L_0x55d6d89990b0;  1 drivers
L_0x7f75c499b7b0 .functor BUFT 1, C4<00000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x55d6d8937030_0 .net "ain", 22 0, L_0x7f75c499b7b0;  1 drivers
v0x55d6d89370f0_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d89372a0_0 .net "control", 0 0, L_0x55d6d8999470;  1 drivers
v0x55d6d8937340_0 .var "control_h", 0 0;
v0x55d6d89373e0_0 .net "control_l", 0 0, L_0x55d6d89991e0;  1 drivers
v0x55d6d8937590_0 .net "opin", 1 0, v0x55d6d8933920_0;  alias, 1 drivers
v0x55d6d8937630_0 .var "opout", 1 0;
v0x55d6d89376d0_0 .net "xin", 21 0, v0x55d6d8933ad0_0;  alias, 1 drivers
v0x55d6d8937770_0 .var "xout", 21 0;
v0x55d6d8937830_0 .net "xv", 21 0, L_0x55d6d89997f0;  1 drivers
v0x55d6d89378f0_0 .net "yin", 21 0, v0x55d6d8933d60_0;  alias, 1 drivers
v0x55d6d89379e0_0 .var "yout", 21 0;
v0x55d6d8937ac0_0 .net "yv", 21 0, L_0x55d6d899a2a0;  1 drivers
v0x55d6d8937b80_0 .net "zin", 22 0, v0x55d6d8933ff0_0;  alias, 1 drivers
v0x55d6d8937c70_0 .var "zout", 22 0;
v0x55d6d8937d50_0 .net "zv", 22 0, L_0x55d6d899ac90;  1 drivers
L_0x55d6d8998f10 .part v0x55d6d8933920_0, 0, 1;
L_0x55d6d8998b90 .part v0x55d6d8933d60_0, 21, 1;
L_0x55d6d89990b0 .part v0x55d6d8933ff0_0, 22, 1;
L_0x55d6d89991e0 .functor MUXZ 1, L_0x55d6d89990b0, L_0x55d6d8999040, L_0x55d6d8998f10, C4<>;
L_0x55d6d89992d0 .part v0x55d6d8933920_0, 1, 1;
L_0x55d6d8999470 .functor MUXZ 1, L_0x55d6d89991e0, L_0x55d6d8999400, L_0x55d6d89992d0, C4<>;
L_0x55d6d89999c0 .part v0x55d6d8933d60_0, 21, 1;
LS_0x55d6d8999a60_0_0 .concat [ 1 1 1 1], L_0x55d6d89999c0, L_0x55d6d89999c0, L_0x55d6d89999c0, L_0x55d6d89999c0;
LS_0x55d6d8999a60_0_4 .concat [ 1 1 1 1], L_0x55d6d89999c0, L_0x55d6d89999c0, L_0x55d6d89999c0, L_0x55d6d89999c0;
LS_0x55d6d8999a60_0_8 .concat [ 1 1 1 1], L_0x55d6d89999c0, L_0x55d6d89999c0, L_0x55d6d89999c0, L_0x55d6d89999c0;
LS_0x55d6d8999a60_0_12 .concat [ 1 1 1 1], L_0x55d6d89999c0, L_0x55d6d89999c0, L_0x55d6d89999c0, L_0x55d6d89999c0;
LS_0x55d6d8999a60_0_16 .concat [ 1 0 0 0], L_0x55d6d89999c0;
LS_0x55d6d8999a60_1_0 .concat [ 4 4 4 4], LS_0x55d6d8999a60_0_0, LS_0x55d6d8999a60_0_4, LS_0x55d6d8999a60_0_8, LS_0x55d6d8999a60_0_12;
LS_0x55d6d8999a60_1_4 .concat [ 1 0 0 0], LS_0x55d6d8999a60_0_16;
L_0x55d6d8999a60 .concat [ 16 1 0 0], LS_0x55d6d8999a60_1_0, LS_0x55d6d8999a60_1_4;
L_0x55d6d8999bf0 .part v0x55d6d8933d60_0, 17, 5;
L_0x55d6d8999c90 .concat [ 5 17 0 0], L_0x55d6d8999bf0, L_0x55d6d8999a60;
L_0x55d6d899a3e0 .part v0x55d6d8933ad0_0, 21, 1;
LS_0x55d6d899a480_0_0 .concat [ 1 1 1 1], L_0x55d6d899a3e0, L_0x55d6d899a3e0, L_0x55d6d899a3e0, L_0x55d6d899a3e0;
LS_0x55d6d899a480_0_4 .concat [ 1 1 1 1], L_0x55d6d899a3e0, L_0x55d6d899a3e0, L_0x55d6d899a3e0, L_0x55d6d899a3e0;
LS_0x55d6d899a480_0_8 .concat [ 1 1 1 1], L_0x55d6d899a3e0, L_0x55d6d899a3e0, L_0x55d6d899a3e0, L_0x55d6d899a3e0;
LS_0x55d6d899a480_0_12 .concat [ 1 1 1 1], L_0x55d6d899a3e0, L_0x55d6d899a3e0, L_0x55d6d899a3e0, L_0x55d6d899a3e0;
LS_0x55d6d899a480_0_16 .concat [ 1 0 0 0], L_0x55d6d899a3e0;
LS_0x55d6d899a480_1_0 .concat [ 4 4 4 4], LS_0x55d6d899a480_0_0, LS_0x55d6d899a480_0_4, LS_0x55d6d899a480_0_8, LS_0x55d6d899a480_0_12;
LS_0x55d6d899a480_1_4 .concat [ 1 0 0 0], LS_0x55d6d899a480_0_16;
L_0x55d6d899a480 .concat [ 16 1 0 0], LS_0x55d6d899a480_1_0, LS_0x55d6d899a480_1_4;
L_0x55d6d899a610 .part v0x55d6d8933ad0_0, 17, 5;
L_0x55d6d899a6b0 .concat [ 5 17 0 0], L_0x55d6d899a610, L_0x55d6d899a480;
S_0x55d6d8934920 .scope module, "ax" "addsubg" 7 25, 5 3 0, S_0x55d6d8934310;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8934b00 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d8934cd0_0 .net *"_s0", 21 0, L_0x55d6d89995b0;  1 drivers
v0x55d6d8934d70_0 .net *"_s2", 21 0, L_0x55d6d8999750;  1 drivers
v0x55d6d8934e50_0 .net "a", 21 0, v0x55d6d8933ad0_0;  alias, 1 drivers
v0x55d6d8934f50_0 .net "b", 21 0, L_0x55d6d8999c90;  1 drivers
v0x55d6d8935010_0 .net "control", 0 0, L_0x55d6d8999470;  alias, 1 drivers
v0x55d6d8935120_0 .net "sum", 21 0, L_0x55d6d89997f0;  alias, 1 drivers
L_0x55d6d89995b0 .arith/sum 22, v0x55d6d8933ad0_0, L_0x55d6d8999c90;
L_0x55d6d8999750 .arith/sub 22, v0x55d6d8933ad0_0, L_0x55d6d8999c90;
L_0x55d6d89997f0 .functor MUXZ 22, L_0x55d6d8999750, L_0x55d6d89995b0, L_0x55d6d8999470, C4<>;
S_0x55d6d8935280 .scope module, "ay" "addsubg" 7 26, 5 3 0, S_0x55d6d8934310;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8935480 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d8935590_0 .net *"_s0", 21 0, L_0x55d6d899a050;  1 drivers
v0x55d6d8935690_0 .net *"_s2", 21 0, L_0x55d6d899a0f0;  1 drivers
v0x55d6d8935770_0 .net "a", 21 0, v0x55d6d8933d60_0;  alias, 1 drivers
v0x55d6d8935870_0 .net "b", 21 0, L_0x55d6d899a6b0;  1 drivers
v0x55d6d8935930_0 .net "control", 0 0, L_0x55d6d8999650;  1 drivers
v0x55d6d8935a40_0 .net "sum", 21 0, L_0x55d6d899a2a0;  alias, 1 drivers
L_0x55d6d899a050 .arith/sum 22, v0x55d6d8933d60_0, L_0x55d6d899a6b0;
L_0x55d6d899a0f0 .arith/sub 22, v0x55d6d8933d60_0, L_0x55d6d899a6b0;
L_0x55d6d899a2a0 .functor MUXZ 22, L_0x55d6d899a0f0, L_0x55d6d899a050, L_0x55d6d8999650, C4<>;
S_0x55d6d8935ba0 .scope module, "az" "addsubg" 7 27, 5 3 0, S_0x55d6d8934310;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8935d80 .param/l "size" 0 5 4, +C4<00000000000000000000000000010111>;
v0x55d6d8935f50_0 .net *"_s0", 22 0, L_0x55d6d899aa90;  1 drivers
v0x55d6d8935ff0_0 .net *"_s2", 22 0, L_0x55d6d899abf0;  1 drivers
v0x55d6d89360b0_0 .net "a", 22 0, v0x55d6d8933ff0_0;  alias, 1 drivers
v0x55d6d89361b0_0 .net "b", 22 0, L_0x7f75c499b7b0;  alias, 1 drivers
v0x55d6d8936270_0 .net "control", 0 0, L_0x55d6d8999470;  alias, 1 drivers
v0x55d6d8936360_0 .net "sum", 22 0, L_0x55d6d899ac90;  alias, 1 drivers
L_0x55d6d899aa90 .arith/sum 23, v0x55d6d8933ff0_0, L_0x7f75c499b7b0;
L_0x55d6d899abf0 .arith/sub 23, v0x55d6d8933ff0_0, L_0x7f75c499b7b0;
L_0x55d6d899ac90 .functor MUXZ 23, L_0x55d6d899abf0, L_0x55d6d899aa90, L_0x55d6d8999470, C4<>;
S_0x55d6d8937f90 .scope module, "cs18" "cstageg" 6 26, 7 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x55d6d8938170 .param/l "def_op" 0 7 7, +C4<00000000000000000000000000000000>;
P_0x55d6d89381b0 .param/l "shift" 0 7 4, +C4<00000000000000000000000000010010>;
P_0x55d6d89381f0 .param/l "width" 0 7 6, +C4<00000000000000000000000000010110>;
P_0x55d6d8938230 .param/l "zwidth" 0 7 5, +C4<00000000000000000000000000010111>;
L_0x55d6d899ab30 .functor NOT 1, L_0x55d6d899af50, C4<0>, C4<0>, C4<0>;
L_0x55d6d899b3d0 .functor NOT 1, v0x55d6d893aeb0_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d899b620 .functor NOT 1, L_0x55d6d899b440, C4<0>, C4<0>, C4<0>;
v0x55d6d893a150_0 .net *"_s1", 0 0, L_0x55d6d899aeb0;  1 drivers
v0x55d6d893a250_0 .net *"_s11", 0 0, L_0x55d6d899b2a0;  1 drivers
v0x55d6d893a330_0 .net *"_s12", 0 0, L_0x55d6d899b3d0;  1 drivers
v0x55d6d893a3f0_0 .net *"_s17", 0 0, L_0x55d6d899b990;  1 drivers
v0x55d6d893a4d0_0 .net *"_s18", 17 0, L_0x55d6d899ba30;  1 drivers
v0x55d6d893a600_0 .net *"_s21", 3 0, L_0x55d6d899bbc0;  1 drivers
v0x55d6d893a6e0_0 .net *"_s25", 0 0, L_0x55d6d899c350;  1 drivers
v0x55d6d893a7c0_0 .net *"_s26", 17 0, L_0x55d6d899c3f0;  1 drivers
v0x55d6d893a8a0_0 .net *"_s29", 3 0, L_0x55d6d899c580;  1 drivers
v0x55d6d893aa10_0 .net *"_s3", 0 0, L_0x55d6d899af50;  1 drivers
v0x55d6d893aaf0_0 .net *"_s4", 0 0, L_0x55d6d899ab30;  1 drivers
v0x55d6d893abd0_0 .net *"_s7", 0 0, L_0x55d6d899b080;  1 drivers
L_0x7f75c499b7f8 .functor BUFT 1, C4<00000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x55d6d893acb0_0 .net "ain", 22 0, L_0x7f75c499b7f8;  1 drivers
v0x55d6d893ad70_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d893ae10_0 .net "control", 0 0, L_0x55d6d899b440;  1 drivers
v0x55d6d893aeb0_0 .var "control_h", 0 0;
v0x55d6d893af50_0 .net "control_l", 0 0, L_0x55d6d899b1b0;  1 drivers
v0x55d6d893b100_0 .net "opin", 1 0, v0x55d6d8937630_0;  alias, 1 drivers
v0x55d6d893b1a0_0 .var "opout", 1 0;
v0x55d6d893b240_0 .net "xin", 21 0, v0x55d6d8937770_0;  alias, 1 drivers
v0x55d6d893b350_0 .var "xout", 21 0;
v0x55d6d893b430_0 .net "xv", 21 0, L_0x55d6d899b7c0;  1 drivers
v0x55d6d893b4f0_0 .net "yin", 21 0, v0x55d6d89379e0_0;  alias, 1 drivers
v0x55d6d893b5e0_0 .var "yout", 21 0;
v0x55d6d893b6c0_0 .net "yv", 21 0, L_0x55d6d899c210;  1 drivers
v0x55d6d893b780_0 .net "zin", 22 0, v0x55d6d8937c70_0;  alias, 1 drivers
v0x55d6d893b870_0 .var "zout", 22 0;
v0x55d6d893b950_0 .net "zv", 22 0, L_0x55d6d899cc00;  1 drivers
L_0x55d6d899aeb0 .part v0x55d6d8937630_0, 0, 1;
L_0x55d6d899af50 .part v0x55d6d89379e0_0, 21, 1;
L_0x55d6d899b080 .part v0x55d6d8937c70_0, 22, 1;
L_0x55d6d899b1b0 .functor MUXZ 1, L_0x55d6d899b080, L_0x55d6d899ab30, L_0x55d6d899aeb0, C4<>;
L_0x55d6d899b2a0 .part v0x55d6d8937630_0, 1, 1;
L_0x55d6d899b440 .functor MUXZ 1, L_0x55d6d899b1b0, L_0x55d6d899b3d0, L_0x55d6d899b2a0, C4<>;
L_0x55d6d899b990 .part v0x55d6d89379e0_0, 21, 1;
LS_0x55d6d899ba30_0_0 .concat [ 1 1 1 1], L_0x55d6d899b990, L_0x55d6d899b990, L_0x55d6d899b990, L_0x55d6d899b990;
LS_0x55d6d899ba30_0_4 .concat [ 1 1 1 1], L_0x55d6d899b990, L_0x55d6d899b990, L_0x55d6d899b990, L_0x55d6d899b990;
LS_0x55d6d899ba30_0_8 .concat [ 1 1 1 1], L_0x55d6d899b990, L_0x55d6d899b990, L_0x55d6d899b990, L_0x55d6d899b990;
LS_0x55d6d899ba30_0_12 .concat [ 1 1 1 1], L_0x55d6d899b990, L_0x55d6d899b990, L_0x55d6d899b990, L_0x55d6d899b990;
LS_0x55d6d899ba30_0_16 .concat [ 1 1 0 0], L_0x55d6d899b990, L_0x55d6d899b990;
LS_0x55d6d899ba30_1_0 .concat [ 4 4 4 4], LS_0x55d6d899ba30_0_0, LS_0x55d6d899ba30_0_4, LS_0x55d6d899ba30_0_8, LS_0x55d6d899ba30_0_12;
LS_0x55d6d899ba30_1_4 .concat [ 2 0 0 0], LS_0x55d6d899ba30_0_16;
L_0x55d6d899ba30 .concat [ 16 2 0 0], LS_0x55d6d899ba30_1_0, LS_0x55d6d899ba30_1_4;
L_0x55d6d899bbc0 .part v0x55d6d89379e0_0, 18, 4;
L_0x55d6d899bc60 .concat [ 4 18 0 0], L_0x55d6d899bbc0, L_0x55d6d899ba30;
L_0x55d6d899c350 .part v0x55d6d8937770_0, 21, 1;
LS_0x55d6d899c3f0_0_0 .concat [ 1 1 1 1], L_0x55d6d899c350, L_0x55d6d899c350, L_0x55d6d899c350, L_0x55d6d899c350;
LS_0x55d6d899c3f0_0_4 .concat [ 1 1 1 1], L_0x55d6d899c350, L_0x55d6d899c350, L_0x55d6d899c350, L_0x55d6d899c350;
LS_0x55d6d899c3f0_0_8 .concat [ 1 1 1 1], L_0x55d6d899c350, L_0x55d6d899c350, L_0x55d6d899c350, L_0x55d6d899c350;
LS_0x55d6d899c3f0_0_12 .concat [ 1 1 1 1], L_0x55d6d899c350, L_0x55d6d899c350, L_0x55d6d899c350, L_0x55d6d899c350;
LS_0x55d6d899c3f0_0_16 .concat [ 1 1 0 0], L_0x55d6d899c350, L_0x55d6d899c350;
LS_0x55d6d899c3f0_1_0 .concat [ 4 4 4 4], LS_0x55d6d899c3f0_0_0, LS_0x55d6d899c3f0_0_4, LS_0x55d6d899c3f0_0_8, LS_0x55d6d899c3f0_0_12;
LS_0x55d6d899c3f0_1_4 .concat [ 2 0 0 0], LS_0x55d6d899c3f0_0_16;
L_0x55d6d899c3f0 .concat [ 16 2 0 0], LS_0x55d6d899c3f0_1_0, LS_0x55d6d899c3f0_1_4;
L_0x55d6d899c580 .part v0x55d6d8937770_0, 18, 4;
L_0x55d6d899c620 .concat [ 4 18 0 0], L_0x55d6d899c580, L_0x55d6d899c3f0;
S_0x55d6d89385a0 .scope module, "ax" "addsubg" 7 25, 5 3 0, S_0x55d6d8937f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8938780 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d8938950_0 .net *"_s0", 21 0, L_0x55d6d899b580;  1 drivers
v0x55d6d89389f0_0 .net *"_s2", 21 0, L_0x55d6d899b720;  1 drivers
v0x55d6d8938ad0_0 .net "a", 21 0, v0x55d6d8937770_0;  alias, 1 drivers
v0x55d6d8938bd0_0 .net "b", 21 0, L_0x55d6d899bc60;  1 drivers
v0x55d6d8938c90_0 .net "control", 0 0, L_0x55d6d899b440;  alias, 1 drivers
v0x55d6d8938da0_0 .net "sum", 21 0, L_0x55d6d899b7c0;  alias, 1 drivers
L_0x55d6d899b580 .arith/sum 22, v0x55d6d8937770_0, L_0x55d6d899bc60;
L_0x55d6d899b720 .arith/sub 22, v0x55d6d8937770_0, L_0x55d6d899bc60;
L_0x55d6d899b7c0 .functor MUXZ 22, L_0x55d6d899b720, L_0x55d6d899b580, L_0x55d6d899b440, C4<>;
S_0x55d6d8938f00 .scope module, "ay" "addsubg" 7 26, 5 3 0, S_0x55d6d8937f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8939100 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d8939210_0 .net *"_s0", 21 0, L_0x55d6d899bfc0;  1 drivers
v0x55d6d8939310_0 .net *"_s2", 21 0, L_0x55d6d899c060;  1 drivers
v0x55d6d89393f0_0 .net "a", 21 0, v0x55d6d89379e0_0;  alias, 1 drivers
v0x55d6d89394f0_0 .net "b", 21 0, L_0x55d6d899c620;  1 drivers
v0x55d6d89395b0_0 .net "control", 0 0, L_0x55d6d899b620;  1 drivers
v0x55d6d89396c0_0 .net "sum", 21 0, L_0x55d6d899c210;  alias, 1 drivers
L_0x55d6d899bfc0 .arith/sum 22, v0x55d6d89379e0_0, L_0x55d6d899c620;
L_0x55d6d899c060 .arith/sub 22, v0x55d6d89379e0_0, L_0x55d6d899c620;
L_0x55d6d899c210 .functor MUXZ 22, L_0x55d6d899c060, L_0x55d6d899bfc0, L_0x55d6d899b620, C4<>;
S_0x55d6d8939820 .scope module, "az" "addsubg" 7 27, 5 3 0, S_0x55d6d8937f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8939a00 .param/l "size" 0 5 4, +C4<00000000000000000000000000010111>;
v0x55d6d8939bd0_0 .net *"_s0", 22 0, L_0x55d6d899ca00;  1 drivers
v0x55d6d8939c70_0 .net *"_s2", 22 0, L_0x55d6d899cb60;  1 drivers
v0x55d6d8939d30_0 .net "a", 22 0, v0x55d6d8937c70_0;  alias, 1 drivers
v0x55d6d8939e30_0 .net "b", 22 0, L_0x7f75c499b7f8;  alias, 1 drivers
v0x55d6d8939ef0_0 .net "control", 0 0, L_0x55d6d899b440;  alias, 1 drivers
v0x55d6d8939fe0_0 .net "sum", 22 0, L_0x55d6d899cc00;  alias, 1 drivers
L_0x55d6d899ca00 .arith/sum 23, v0x55d6d8937c70_0, L_0x7f75c499b7f8;
L_0x55d6d899cb60 .arith/sub 23, v0x55d6d8937c70_0, L_0x7f75c499b7f8;
L_0x55d6d899cc00 .functor MUXZ 23, L_0x55d6d899cb60, L_0x55d6d899ca00, L_0x55d6d899b440, C4<>;
S_0x55d6d893bb90 .scope module, "cs2" "cstageg" 6 10, 7 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x55d6d893bd70 .param/l "def_op" 0 7 7, +C4<00000000000000000000000000000000>;
P_0x55d6d893bdb0 .param/l "shift" 0 7 4, +C4<00000000000000000000000000000010>;
P_0x55d6d893bdf0 .param/l "width" 0 7 6, +C4<00000000000000000000000000010110>;
P_0x55d6d893be30 .param/l "zwidth" 0 7 5, +C4<00000000000000000000000000010111>;
L_0x55d6d897db60 .functor NOT 1, L_0x55d6d897df80, C4<0>, C4<0>, C4<0>;
L_0x55d6d897e400 .functor NOT 1, v0x55d6d893eab0_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d897e650 .functor NOT 1, L_0x55d6d897e470, C4<0>, C4<0>, C4<0>;
v0x55d6d893dd50_0 .net *"_s1", 0 0, L_0x55d6d897dee0;  1 drivers
v0x55d6d893de50_0 .net *"_s11", 0 0, L_0x55d6d897e2d0;  1 drivers
v0x55d6d893df30_0 .net *"_s12", 0 0, L_0x55d6d897e400;  1 drivers
v0x55d6d893dff0_0 .net *"_s17", 0 0, L_0x55d6d897e9c0;  1 drivers
v0x55d6d893e0d0_0 .net *"_s18", 1 0, L_0x55d6d897ea60;  1 drivers
v0x55d6d893e200_0 .net *"_s21", 19 0, L_0x55d6d897eba0;  1 drivers
v0x55d6d893e2e0_0 .net *"_s25", 0 0, L_0x55d6d897f110;  1 drivers
v0x55d6d893e3c0_0 .net *"_s26", 1 0, L_0x55d6d897f1b0;  1 drivers
v0x55d6d893e4a0_0 .net *"_s29", 19 0, L_0x55d6d897f2a0;  1 drivers
v0x55d6d893e610_0 .net *"_s3", 0 0, L_0x55d6d897df80;  1 drivers
v0x55d6d893e6f0_0 .net *"_s4", 0 0, L_0x55d6d897db60;  1 drivers
v0x55d6d893e7d0_0 .net *"_s7", 0 0, L_0x55d6d897e0b0;  1 drivers
L_0x7f75c499b378 .functor BUFT 1, C4<00001001111110110011100>, C4<0>, C4<0>, C4<0>;
v0x55d6d893e8b0_0 .net "ain", 22 0, L_0x7f75c499b378;  1 drivers
v0x55d6d893e970_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d893ea10_0 .net "control", 0 0, L_0x55d6d897e470;  1 drivers
v0x55d6d893eab0_0 .var "control_h", 0 0;
v0x55d6d893eb50_0 .net "control_l", 0 0, L_0x55d6d897e1e0;  1 drivers
v0x55d6d893ed00_0 .net "opin", 1 0, v0x55d6d8919480_0;  alias, 1 drivers
v0x55d6d893eda0_0 .var "opout", 1 0;
v0x55d6d893ee40_0 .net "xin", 21 0, v0x55d6d8919600_0;  alias, 1 drivers
v0x55d6d893ef30_0 .var "xout", 21 0;
v0x55d6d893f010_0 .net "xv", 21 0, L_0x55d6d897e7f0;  1 drivers
v0x55d6d893f0d0_0 .net "yin", 21 0, v0x55d6d8919880_0;  alias, 1 drivers
v0x55d6d893f1c0_0 .var "yout", 21 0;
v0x55d6d893f2a0_0 .net "yv", 21 0, L_0x55d6d897efd0;  1 drivers
v0x55d6d893f360_0 .net "zin", 22 0, v0x55d6d8919b00_0;  alias, 1 drivers
v0x55d6d893f450_0 .var "zout", 22 0;
v0x55d6d893f530_0 .net "zv", 22 0, L_0x55d6d897f750;  1 drivers
L_0x55d6d897dee0 .part v0x55d6d8919480_0, 0, 1;
L_0x55d6d897df80 .part v0x55d6d8919880_0, 21, 1;
L_0x55d6d897e0b0 .part v0x55d6d8919b00_0, 22, 1;
L_0x55d6d897e1e0 .functor MUXZ 1, L_0x55d6d897e0b0, L_0x55d6d897db60, L_0x55d6d897dee0, C4<>;
L_0x55d6d897e2d0 .part v0x55d6d8919480_0, 1, 1;
L_0x55d6d897e470 .functor MUXZ 1, L_0x55d6d897e1e0, L_0x55d6d897e400, L_0x55d6d897e2d0, C4<>;
L_0x55d6d897e9c0 .part v0x55d6d8919880_0, 21, 1;
L_0x55d6d897ea60 .concat [ 1 1 0 0], L_0x55d6d897e9c0, L_0x55d6d897e9c0;
L_0x55d6d897eba0 .part v0x55d6d8919880_0, 2, 20;
L_0x55d6d897ec40 .concat [ 20 2 0 0], L_0x55d6d897eba0, L_0x55d6d897ea60;
L_0x55d6d897f110 .part v0x55d6d8919600_0, 21, 1;
L_0x55d6d897f1b0 .concat [ 1 1 0 0], L_0x55d6d897f110, L_0x55d6d897f110;
L_0x55d6d897f2a0 .part v0x55d6d8919600_0, 2, 20;
L_0x55d6d897f340 .concat [ 20 2 0 0], L_0x55d6d897f2a0, L_0x55d6d897f1b0;
S_0x55d6d893c1a0 .scope module, "ax" "addsubg" 7 25, 5 3 0, S_0x55d6d893bb90;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d893c380 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d893c550_0 .net *"_s0", 21 0, L_0x55d6d897e5b0;  1 drivers
v0x55d6d893c5f0_0 .net *"_s2", 21 0, L_0x55d6d897e750;  1 drivers
v0x55d6d893c6d0_0 .net "a", 21 0, v0x55d6d8919600_0;  alias, 1 drivers
v0x55d6d893c7d0_0 .net "b", 21 0, L_0x55d6d897ec40;  1 drivers
v0x55d6d893c890_0 .net "control", 0 0, L_0x55d6d897e470;  alias, 1 drivers
v0x55d6d893c9a0_0 .net "sum", 21 0, L_0x55d6d897e7f0;  alias, 1 drivers
L_0x55d6d897e5b0 .arith/sum 22, v0x55d6d8919600_0, L_0x55d6d897ec40;
L_0x55d6d897e750 .arith/sub 22, v0x55d6d8919600_0, L_0x55d6d897ec40;
L_0x55d6d897e7f0 .functor MUXZ 22, L_0x55d6d897e750, L_0x55d6d897e5b0, L_0x55d6d897e470, C4<>;
S_0x55d6d893cb00 .scope module, "ay" "addsubg" 7 26, 5 3 0, S_0x55d6d893bb90;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d893cd00 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d893ce10_0 .net *"_s0", 21 0, L_0x55d6d897ed80;  1 drivers
v0x55d6d893cf10_0 .net *"_s2", 21 0, L_0x55d6d897ee20;  1 drivers
v0x55d6d893cff0_0 .net "a", 21 0, v0x55d6d8919880_0;  alias, 1 drivers
v0x55d6d893d0f0_0 .net "b", 21 0, L_0x55d6d897f340;  1 drivers
v0x55d6d893d1b0_0 .net "control", 0 0, L_0x55d6d897e650;  1 drivers
v0x55d6d893d2c0_0 .net "sum", 21 0, L_0x55d6d897efd0;  alias, 1 drivers
L_0x55d6d897ed80 .arith/sum 22, v0x55d6d8919880_0, L_0x55d6d897f340;
L_0x55d6d897ee20 .arith/sub 22, v0x55d6d8919880_0, L_0x55d6d897f340;
L_0x55d6d897efd0 .functor MUXZ 22, L_0x55d6d897ee20, L_0x55d6d897ed80, L_0x55d6d897e650, C4<>;
S_0x55d6d893d420 .scope module, "az" "addsubg" 7 27, 5 3 0, S_0x55d6d893bb90;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d893d600 .param/l "size" 0 5 4, +C4<00000000000000000000000000010111>;
v0x55d6d893d7d0_0 .net *"_s0", 22 0, L_0x55d6d897f550;  1 drivers
v0x55d6d893d870_0 .net *"_s2", 22 0, L_0x55d6d897f6b0;  1 drivers
v0x55d6d893d930_0 .net "a", 22 0, v0x55d6d8919b00_0;  alias, 1 drivers
v0x55d6d893da30_0 .net "b", 22 0, L_0x7f75c499b378;  alias, 1 drivers
v0x55d6d893daf0_0 .net "control", 0 0, L_0x55d6d897e470;  alias, 1 drivers
v0x55d6d893dbe0_0 .net "sum", 22 0, L_0x55d6d897f750;  alias, 1 drivers
L_0x55d6d897f550 .arith/sum 23, v0x55d6d8919b00_0, L_0x7f75c499b378;
L_0x55d6d897f6b0 .arith/sub 23, v0x55d6d8919b00_0, L_0x7f75c499b378;
L_0x55d6d897f750 .functor MUXZ 23, L_0x55d6d897f6b0, L_0x55d6d897f550, L_0x55d6d897e470, C4<>;
S_0x55d6d893f770 .scope module, "cs3" "cstageg" 6 11, 7 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x55d6d893fa60 .param/l "def_op" 0 7 7, +C4<00000000000000000000000000000000>;
P_0x55d6d893faa0 .param/l "shift" 0 7 4, +C4<00000000000000000000000000000011>;
P_0x55d6d893fae0 .param/l "width" 0 7 6, +C4<00000000000000000000000000010110>;
P_0x55d6d893fb20 .param/l "zwidth" 0 7 5, +C4<00000000000000000000000000010111>;
L_0x55d6d897f5f0 .functor NOT 1, L_0x55d6d897fa10, C4<0>, C4<0>, C4<0>;
L_0x55d6d897fe90 .functor NOT 1, v0x55d6d8942750_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d89800e0 .functor NOT 1, L_0x55d6d897ff00, C4<0>, C4<0>, C4<0>;
v0x55d6d89419f0_0 .net *"_s1", 0 0, L_0x55d6d897f970;  1 drivers
v0x55d6d8941af0_0 .net *"_s11", 0 0, L_0x55d6d897fd60;  1 drivers
v0x55d6d8941bd0_0 .net *"_s12", 0 0, L_0x55d6d897fe90;  1 drivers
v0x55d6d8941c90_0 .net *"_s17", 0 0, L_0x55d6d8980450;  1 drivers
v0x55d6d8941d70_0 .net *"_s18", 2 0, L_0x55d6d89804f0;  1 drivers
v0x55d6d8941ea0_0 .net *"_s21", 18 0, L_0x55d6d8980670;  1 drivers
v0x55d6d8941f80_0 .net *"_s25", 0 0, L_0x55d6d8980be0;  1 drivers
v0x55d6d8942060_0 .net *"_s26", 2 0, L_0x55d6d8980c80;  1 drivers
v0x55d6d8942140_0 .net *"_s29", 18 0, L_0x55d6d8980e00;  1 drivers
v0x55d6d89422b0_0 .net *"_s3", 0 0, L_0x55d6d897fa10;  1 drivers
v0x55d6d8942390_0 .net *"_s4", 0 0, L_0x55d6d897f5f0;  1 drivers
v0x55d6d8942470_0 .net *"_s7", 0 0, L_0x55d6d897fb40;  1 drivers
L_0x7f75c499b3c0 .functor BUFT 1, C4<00000101000100010001001>, C4<0>, C4<0>, C4<0>;
v0x55d6d8942550_0 .net "ain", 22 0, L_0x7f75c499b3c0;  1 drivers
v0x55d6d8942610_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d89426b0_0 .net "control", 0 0, L_0x55d6d897ff00;  1 drivers
v0x55d6d8942750_0 .var "control_h", 0 0;
v0x55d6d89427f0_0 .net "control_l", 0 0, L_0x55d6d897fc70;  1 drivers
v0x55d6d89429a0_0 .net "opin", 1 0, v0x55d6d893eda0_0;  alias, 1 drivers
v0x55d6d8942a40_0 .var "opout", 1 0;
v0x55d6d8942ae0_0 .net "xin", 21 0, v0x55d6d893ef30_0;  alias, 1 drivers
v0x55d6d8942bd0_0 .var "xout", 21 0;
v0x55d6d8942cb0_0 .net "xv", 21 0, L_0x55d6d8980280;  1 drivers
v0x55d6d8942d70_0 .net "yin", 21 0, v0x55d6d893f1c0_0;  alias, 1 drivers
v0x55d6d8942e60_0 .var "yout", 21 0;
v0x55d6d8942f40_0 .net "yv", 21 0, L_0x55d6d8980aa0;  1 drivers
v0x55d6d8943000_0 .net "zin", 22 0, v0x55d6d893f450_0;  alias, 1 drivers
v0x55d6d89430f0_0 .var "zout", 22 0;
v0x55d6d89431d0_0 .net "zv", 22 0, L_0x55d6d8981260;  1 drivers
L_0x55d6d897f970 .part v0x55d6d893eda0_0, 0, 1;
L_0x55d6d897fa10 .part v0x55d6d893f1c0_0, 21, 1;
L_0x55d6d897fb40 .part v0x55d6d893f450_0, 22, 1;
L_0x55d6d897fc70 .functor MUXZ 1, L_0x55d6d897fb40, L_0x55d6d897f5f0, L_0x55d6d897f970, C4<>;
L_0x55d6d897fd60 .part v0x55d6d893eda0_0, 1, 1;
L_0x55d6d897ff00 .functor MUXZ 1, L_0x55d6d897fc70, L_0x55d6d897fe90, L_0x55d6d897fd60, C4<>;
L_0x55d6d8980450 .part v0x55d6d893f1c0_0, 21, 1;
L_0x55d6d89804f0 .concat [ 1 1 1 0], L_0x55d6d8980450, L_0x55d6d8980450, L_0x55d6d8980450;
L_0x55d6d8980670 .part v0x55d6d893f1c0_0, 3, 19;
L_0x55d6d8980710 .concat [ 19 3 0 0], L_0x55d6d8980670, L_0x55d6d89804f0;
L_0x55d6d8980be0 .part v0x55d6d893ef30_0, 21, 1;
L_0x55d6d8980c80 .concat [ 1 1 1 0], L_0x55d6d8980be0, L_0x55d6d8980be0, L_0x55d6d8980be0;
L_0x55d6d8980e00 .part v0x55d6d893ef30_0, 3, 19;
L_0x55d6d8980ea0 .concat [ 19 3 0 0], L_0x55d6d8980e00, L_0x55d6d8980c80;
S_0x55d6d893fe40 .scope module, "ax" "addsubg" 7 25, 5 3 0, S_0x55d6d893f770;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8940020 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d89401f0_0 .net *"_s0", 21 0, L_0x55d6d8980040;  1 drivers
v0x55d6d8940290_0 .net *"_s2", 21 0, L_0x55d6d89801e0;  1 drivers
v0x55d6d8940370_0 .net "a", 21 0, v0x55d6d893ef30_0;  alias, 1 drivers
v0x55d6d8940470_0 .net "b", 21 0, L_0x55d6d8980710;  1 drivers
v0x55d6d8940530_0 .net "control", 0 0, L_0x55d6d897ff00;  alias, 1 drivers
v0x55d6d8940640_0 .net "sum", 21 0, L_0x55d6d8980280;  alias, 1 drivers
L_0x55d6d8980040 .arith/sum 22, v0x55d6d893ef30_0, L_0x55d6d8980710;
L_0x55d6d89801e0 .arith/sub 22, v0x55d6d893ef30_0, L_0x55d6d8980710;
L_0x55d6d8980280 .functor MUXZ 22, L_0x55d6d89801e0, L_0x55d6d8980040, L_0x55d6d897ff00, C4<>;
S_0x55d6d89407a0 .scope module, "ay" "addsubg" 7 26, 5 3 0, S_0x55d6d893f770;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d89409a0 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d8940ab0_0 .net *"_s0", 21 0, L_0x55d6d8980850;  1 drivers
v0x55d6d8940bb0_0 .net *"_s2", 21 0, L_0x55d6d89808f0;  1 drivers
v0x55d6d8940c90_0 .net "a", 21 0, v0x55d6d893f1c0_0;  alias, 1 drivers
v0x55d6d8940d90_0 .net "b", 21 0, L_0x55d6d8980ea0;  1 drivers
v0x55d6d8940e50_0 .net "control", 0 0, L_0x55d6d89800e0;  1 drivers
v0x55d6d8940f60_0 .net "sum", 21 0, L_0x55d6d8980aa0;  alias, 1 drivers
L_0x55d6d8980850 .arith/sum 22, v0x55d6d893f1c0_0, L_0x55d6d8980ea0;
L_0x55d6d89808f0 .arith/sub 22, v0x55d6d893f1c0_0, L_0x55d6d8980ea0;
L_0x55d6d8980aa0 .functor MUXZ 22, L_0x55d6d89808f0, L_0x55d6d8980850, L_0x55d6d89800e0, C4<>;
S_0x55d6d89410c0 .scope module, "az" "addsubg" 7 27, 5 3 0, S_0x55d6d893f770;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d89412a0 .param/l "size" 0 5 4, +C4<00000000000000000000000000010111>;
v0x55d6d8941470_0 .net *"_s0", 22 0, L_0x55d6d8981060;  1 drivers
v0x55d6d8941510_0 .net *"_s2", 22 0, L_0x55d6d89811c0;  1 drivers
v0x55d6d89415d0_0 .net "a", 22 0, v0x55d6d893f450_0;  alias, 1 drivers
v0x55d6d89416d0_0 .net "b", 22 0, L_0x7f75c499b3c0;  alias, 1 drivers
v0x55d6d8941790_0 .net "control", 0 0, L_0x55d6d897ff00;  alias, 1 drivers
v0x55d6d8941880_0 .net "sum", 22 0, L_0x55d6d8981260;  alias, 1 drivers
L_0x55d6d8981060 .arith/sum 23, v0x55d6d893f450_0, L_0x7f75c499b3c0;
L_0x55d6d89811c0 .arith/sub 23, v0x55d6d893f450_0, L_0x7f75c499b3c0;
L_0x55d6d8981260 .functor MUXZ 23, L_0x55d6d89811c0, L_0x55d6d8981060, L_0x55d6d897ff00, C4<>;
S_0x55d6d8943410 .scope module, "cs4" "cstageg" 6 12, 7 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x55d6d89435f0 .param/l "def_op" 0 7 7, +C4<00000000000000000000000000000000>;
P_0x55d6d8943630 .param/l "shift" 0 7 4, +C4<00000000000000000000000000000100>;
P_0x55d6d8943670 .param/l "width" 0 7 6, +C4<00000000000000000000000000010110>;
P_0x55d6d89436b0 .param/l "zwidth" 0 7 5, +C4<00000000000000000000000000010111>;
L_0x55d6d8981100 .functor NOT 1, L_0x55d6d8981520, C4<0>, C4<0>, C4<0>;
L_0x55d6d89819a0 .functor NOT 1, v0x55d6d8946360_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d8981bf0 .functor NOT 1, L_0x55d6d8981a10, C4<0>, C4<0>, C4<0>;
v0x55d6d8945600_0 .net *"_s1", 0 0, L_0x55d6d8981480;  1 drivers
v0x55d6d8945700_0 .net *"_s11", 0 0, L_0x55d6d8981870;  1 drivers
v0x55d6d89457e0_0 .net *"_s12", 0 0, L_0x55d6d89819a0;  1 drivers
v0x55d6d89458a0_0 .net *"_s17", 0 0, L_0x55d6d8981f60;  1 drivers
v0x55d6d8945980_0 .net *"_s18", 3 0, L_0x55d6d8982000;  1 drivers
v0x55d6d8945ab0_0 .net *"_s21", 17 0, L_0x55d6d8982180;  1 drivers
v0x55d6d8945b90_0 .net *"_s25", 0 0, L_0x55d6d89826f0;  1 drivers
v0x55d6d8945c70_0 .net *"_s26", 3 0, L_0x55d6d8982790;  1 drivers
v0x55d6d8945d50_0 .net *"_s29", 17 0, L_0x55d6d8982910;  1 drivers
v0x55d6d8945ec0_0 .net *"_s3", 0 0, L_0x55d6d8981520;  1 drivers
v0x55d6d8945fa0_0 .net *"_s4", 0 0, L_0x55d6d8981100;  1 drivers
v0x55d6d8946080_0 .net *"_s7", 0 0, L_0x55d6d8981650;  1 drivers
L_0x7f75c499b408 .functor BUFT 1, C4<00000010100010110000111>, C4<0>, C4<0>, C4<0>;
v0x55d6d8946160_0 .net "ain", 22 0, L_0x7f75c499b408;  1 drivers
v0x55d6d8946220_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d89462c0_0 .net "control", 0 0, L_0x55d6d8981a10;  1 drivers
v0x55d6d8946360_0 .var "control_h", 0 0;
v0x55d6d8946400_0 .net "control_l", 0 0, L_0x55d6d8981780;  1 drivers
v0x55d6d89465b0_0 .net "opin", 1 0, v0x55d6d8942a40_0;  alias, 1 drivers
v0x55d6d8946650_0 .var "opout", 1 0;
v0x55d6d89466f0_0 .net "xin", 21 0, v0x55d6d8942bd0_0;  alias, 1 drivers
v0x55d6d89467e0_0 .var "xout", 21 0;
v0x55d6d89468c0_0 .net "xv", 21 0, L_0x55d6d8981d90;  1 drivers
v0x55d6d8946980_0 .net "yin", 21 0, v0x55d6d8942e60_0;  alias, 1 drivers
v0x55d6d8946a70_0 .var "yout", 21 0;
v0x55d6d8946b50_0 .net "yv", 21 0, L_0x55d6d89825b0;  1 drivers
v0x55d6d8946c10_0 .net "zin", 22 0, v0x55d6d89430f0_0;  alias, 1 drivers
v0x55d6d8946d00_0 .var "zout", 22 0;
v0x55d6d8946de0_0 .net "zv", 22 0, L_0x55d6d8982d70;  1 drivers
L_0x55d6d8981480 .part v0x55d6d8942a40_0, 0, 1;
L_0x55d6d8981520 .part v0x55d6d8942e60_0, 21, 1;
L_0x55d6d8981650 .part v0x55d6d89430f0_0, 22, 1;
L_0x55d6d8981780 .functor MUXZ 1, L_0x55d6d8981650, L_0x55d6d8981100, L_0x55d6d8981480, C4<>;
L_0x55d6d8981870 .part v0x55d6d8942a40_0, 1, 1;
L_0x55d6d8981a10 .functor MUXZ 1, L_0x55d6d8981780, L_0x55d6d89819a0, L_0x55d6d8981870, C4<>;
L_0x55d6d8981f60 .part v0x55d6d8942e60_0, 21, 1;
L_0x55d6d8982000 .concat [ 1 1 1 1], L_0x55d6d8981f60, L_0x55d6d8981f60, L_0x55d6d8981f60, L_0x55d6d8981f60;
L_0x55d6d8982180 .part v0x55d6d8942e60_0, 4, 18;
L_0x55d6d8982220 .concat [ 18 4 0 0], L_0x55d6d8982180, L_0x55d6d8982000;
L_0x55d6d89826f0 .part v0x55d6d8942bd0_0, 21, 1;
L_0x55d6d8982790 .concat [ 1 1 1 1], L_0x55d6d89826f0, L_0x55d6d89826f0, L_0x55d6d89826f0, L_0x55d6d89826f0;
L_0x55d6d8982910 .part v0x55d6d8942bd0_0, 4, 18;
L_0x55d6d89829b0 .concat [ 18 4 0 0], L_0x55d6d8982910, L_0x55d6d8982790;
S_0x55d6d8943a20 .scope module, "ax" "addsubg" 7 25, 5 3 0, S_0x55d6d8943410;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8943c20 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d8943df0_0 .net *"_s0", 21 0, L_0x55d6d8981b50;  1 drivers
v0x55d6d8943e90_0 .net *"_s2", 21 0, L_0x55d6d8981cf0;  1 drivers
v0x55d6d8943f70_0 .net "a", 21 0, v0x55d6d8942bd0_0;  alias, 1 drivers
v0x55d6d8944070_0 .net "b", 21 0, L_0x55d6d8982220;  1 drivers
v0x55d6d8944130_0 .net "control", 0 0, L_0x55d6d8981a10;  alias, 1 drivers
v0x55d6d8944240_0 .net "sum", 21 0, L_0x55d6d8981d90;  alias, 1 drivers
L_0x55d6d8981b50 .arith/sum 22, v0x55d6d8942bd0_0, L_0x55d6d8982220;
L_0x55d6d8981cf0 .arith/sub 22, v0x55d6d8942bd0_0, L_0x55d6d8982220;
L_0x55d6d8981d90 .functor MUXZ 22, L_0x55d6d8981cf0, L_0x55d6d8981b50, L_0x55d6d8981a10, C4<>;
S_0x55d6d89443a0 .scope module, "ay" "addsubg" 7 26, 5 3 0, S_0x55d6d8943410;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d89445a0 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d89446e0_0 .net *"_s0", 21 0, L_0x55d6d8982360;  1 drivers
v0x55d6d89447c0_0 .net *"_s2", 21 0, L_0x55d6d8982400;  1 drivers
v0x55d6d89448a0_0 .net "a", 21 0, v0x55d6d8942e60_0;  alias, 1 drivers
v0x55d6d89449a0_0 .net "b", 21 0, L_0x55d6d89829b0;  1 drivers
v0x55d6d8944a60_0 .net "control", 0 0, L_0x55d6d8981bf0;  1 drivers
v0x55d6d8944b70_0 .net "sum", 21 0, L_0x55d6d89825b0;  alias, 1 drivers
L_0x55d6d8982360 .arith/sum 22, v0x55d6d8942e60_0, L_0x55d6d89829b0;
L_0x55d6d8982400 .arith/sub 22, v0x55d6d8942e60_0, L_0x55d6d89829b0;
L_0x55d6d89825b0 .functor MUXZ 22, L_0x55d6d8982400, L_0x55d6d8982360, L_0x55d6d8981bf0, C4<>;
S_0x55d6d8944cd0 .scope module, "az" "addsubg" 7 27, 5 3 0, S_0x55d6d8943410;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8944eb0 .param/l "size" 0 5 4, +C4<00000000000000000000000000010111>;
v0x55d6d8945080_0 .net *"_s0", 22 0, L_0x55d6d8982b70;  1 drivers
v0x55d6d8945120_0 .net *"_s2", 22 0, L_0x55d6d8982cd0;  1 drivers
v0x55d6d89451e0_0 .net "a", 22 0, v0x55d6d89430f0_0;  alias, 1 drivers
v0x55d6d89452e0_0 .net "b", 22 0, L_0x7f75c499b408;  alias, 1 drivers
v0x55d6d89453a0_0 .net "control", 0 0, L_0x55d6d8981a10;  alias, 1 drivers
v0x55d6d8945490_0 .net "sum", 22 0, L_0x55d6d8982d70;  alias, 1 drivers
L_0x55d6d8982b70 .arith/sum 23, v0x55d6d89430f0_0, L_0x7f75c499b408;
L_0x55d6d8982cd0 .arith/sub 23, v0x55d6d89430f0_0, L_0x7f75c499b408;
L_0x55d6d8982d70 .functor MUXZ 23, L_0x55d6d8982cd0, L_0x55d6d8982b70, L_0x55d6d8981a10, C4<>;
S_0x55d6d8947020 .scope module, "cs5" "cstageg" 6 13, 7 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x55d6d8947200 .param/l "def_op" 0 7 7, +C4<00000000000000000000000000000000>;
P_0x55d6d8947240 .param/l "shift" 0 7 4, +C4<00000000000000000000000000000101>;
P_0x55d6d8947280 .param/l "width" 0 7 6, +C4<00000000000000000000000000010110>;
P_0x55d6d89472c0 .param/l "zwidth" 0 7 5, +C4<00000000000000000000000000010111>;
L_0x55d6d8982c10 .functor NOT 1, L_0x55d6d8983030, C4<0>, C4<0>, C4<0>;
L_0x55d6d89834b0 .functor NOT 1, v0x55d6d8949f70_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d8983700 .functor NOT 1, L_0x55d6d8983520, C4<0>, C4<0>, C4<0>;
v0x55d6d8949210_0 .net *"_s1", 0 0, L_0x55d6d8982f90;  1 drivers
v0x55d6d8949310_0 .net *"_s11", 0 0, L_0x55d6d8983380;  1 drivers
v0x55d6d89493f0_0 .net *"_s12", 0 0, L_0x55d6d89834b0;  1 drivers
v0x55d6d89494b0_0 .net *"_s17", 0 0, L_0x55d6d8983a70;  1 drivers
v0x55d6d8949590_0 .net *"_s18", 4 0, L_0x55d6d8983b10;  1 drivers
v0x55d6d89496c0_0 .net *"_s21", 16 0, L_0x55d6d8983c90;  1 drivers
v0x55d6d89497a0_0 .net *"_s25", 0 0, L_0x55d6d8984200;  1 drivers
v0x55d6d8949880_0 .net *"_s26", 4 0, L_0x55d6d89842a0;  1 drivers
v0x55d6d8949960_0 .net *"_s29", 16 0, L_0x55d6d8984420;  1 drivers
v0x55d6d8949ad0_0 .net *"_s3", 0 0, L_0x55d6d8983030;  1 drivers
v0x55d6d8949bb0_0 .net *"_s4", 0 0, L_0x55d6d8982c10;  1 drivers
v0x55d6d8949c90_0 .net *"_s7", 0 0, L_0x55d6d8983160;  1 drivers
L_0x7f75c499b450 .functor BUFT 1, C4<00000001010001011101100>, C4<0>, C4<0>, C4<0>;
v0x55d6d8949d70_0 .net "ain", 22 0, L_0x7f75c499b450;  1 drivers
v0x55d6d8949e30_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d8949ed0_0 .net "control", 0 0, L_0x55d6d8983520;  1 drivers
v0x55d6d8949f70_0 .var "control_h", 0 0;
v0x55d6d894a010_0 .net "control_l", 0 0, L_0x55d6d8983290;  1 drivers
v0x55d6d894a1c0_0 .net "opin", 1 0, v0x55d6d8946650_0;  alias, 1 drivers
v0x55d6d894a260_0 .var "opout", 1 0;
v0x55d6d894a300_0 .net "xin", 21 0, v0x55d6d89467e0_0;  alias, 1 drivers
v0x55d6d894a3f0_0 .var "xout", 21 0;
v0x55d6d894a4d0_0 .net "xv", 21 0, L_0x55d6d89838a0;  1 drivers
v0x55d6d894a590_0 .net "yin", 21 0, v0x55d6d8946a70_0;  alias, 1 drivers
v0x55d6d894a680_0 .var "yout", 21 0;
v0x55d6d894a760_0 .net "yv", 21 0, L_0x55d6d89840c0;  1 drivers
v0x55d6d894a820_0 .net "zin", 22 0, v0x55d6d8946d00_0;  alias, 1 drivers
v0x55d6d894a910_0 .var "zout", 22 0;
v0x55d6d894a9f0_0 .net "zv", 22 0, L_0x55d6d8984880;  1 drivers
L_0x55d6d8982f90 .part v0x55d6d8946650_0, 0, 1;
L_0x55d6d8983030 .part v0x55d6d8946a70_0, 21, 1;
L_0x55d6d8983160 .part v0x55d6d8946d00_0, 22, 1;
L_0x55d6d8983290 .functor MUXZ 1, L_0x55d6d8983160, L_0x55d6d8982c10, L_0x55d6d8982f90, C4<>;
L_0x55d6d8983380 .part v0x55d6d8946650_0, 1, 1;
L_0x55d6d8983520 .functor MUXZ 1, L_0x55d6d8983290, L_0x55d6d89834b0, L_0x55d6d8983380, C4<>;
L_0x55d6d8983a70 .part v0x55d6d8946a70_0, 21, 1;
LS_0x55d6d8983b10_0_0 .concat [ 1 1 1 1], L_0x55d6d8983a70, L_0x55d6d8983a70, L_0x55d6d8983a70, L_0x55d6d8983a70;
LS_0x55d6d8983b10_0_4 .concat [ 1 0 0 0], L_0x55d6d8983a70;
L_0x55d6d8983b10 .concat [ 4 1 0 0], LS_0x55d6d8983b10_0_0, LS_0x55d6d8983b10_0_4;
L_0x55d6d8983c90 .part v0x55d6d8946a70_0, 5, 17;
L_0x55d6d8983d30 .concat [ 17 5 0 0], L_0x55d6d8983c90, L_0x55d6d8983b10;
L_0x55d6d8984200 .part v0x55d6d89467e0_0, 21, 1;
LS_0x55d6d89842a0_0_0 .concat [ 1 1 1 1], L_0x55d6d8984200, L_0x55d6d8984200, L_0x55d6d8984200, L_0x55d6d8984200;
LS_0x55d6d89842a0_0_4 .concat [ 1 0 0 0], L_0x55d6d8984200;
L_0x55d6d89842a0 .concat [ 4 1 0 0], LS_0x55d6d89842a0_0_0, LS_0x55d6d89842a0_0_4;
L_0x55d6d8984420 .part v0x55d6d89467e0_0, 5, 17;
L_0x55d6d89844c0 .concat [ 17 5 0 0], L_0x55d6d8984420, L_0x55d6d89842a0;
S_0x55d6d8947630 .scope module, "ax" "addsubg" 7 25, 5 3 0, S_0x55d6d8947020;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8947830 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d8947a00_0 .net *"_s0", 21 0, L_0x55d6d8983660;  1 drivers
v0x55d6d8947aa0_0 .net *"_s2", 21 0, L_0x55d6d8983800;  1 drivers
v0x55d6d8947b80_0 .net "a", 21 0, v0x55d6d89467e0_0;  alias, 1 drivers
v0x55d6d8947c80_0 .net "b", 21 0, L_0x55d6d8983d30;  1 drivers
v0x55d6d8947d40_0 .net "control", 0 0, L_0x55d6d8983520;  alias, 1 drivers
v0x55d6d8947e50_0 .net "sum", 21 0, L_0x55d6d89838a0;  alias, 1 drivers
L_0x55d6d8983660 .arith/sum 22, v0x55d6d89467e0_0, L_0x55d6d8983d30;
L_0x55d6d8983800 .arith/sub 22, v0x55d6d89467e0_0, L_0x55d6d8983d30;
L_0x55d6d89838a0 .functor MUXZ 22, L_0x55d6d8983800, L_0x55d6d8983660, L_0x55d6d8983520, C4<>;
S_0x55d6d8947fb0 .scope module, "ay" "addsubg" 7 26, 5 3 0, S_0x55d6d8947020;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d89481b0 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d89482f0_0 .net *"_s0", 21 0, L_0x55d6d8983e70;  1 drivers
v0x55d6d89483d0_0 .net *"_s2", 21 0, L_0x55d6d8983f10;  1 drivers
v0x55d6d89484b0_0 .net "a", 21 0, v0x55d6d8946a70_0;  alias, 1 drivers
v0x55d6d89485b0_0 .net "b", 21 0, L_0x55d6d89844c0;  1 drivers
v0x55d6d8948670_0 .net "control", 0 0, L_0x55d6d8983700;  1 drivers
v0x55d6d8948780_0 .net "sum", 21 0, L_0x55d6d89840c0;  alias, 1 drivers
L_0x55d6d8983e70 .arith/sum 22, v0x55d6d8946a70_0, L_0x55d6d89844c0;
L_0x55d6d8983f10 .arith/sub 22, v0x55d6d8946a70_0, L_0x55d6d89844c0;
L_0x55d6d89840c0 .functor MUXZ 22, L_0x55d6d8983f10, L_0x55d6d8983e70, L_0x55d6d8983700, C4<>;
S_0x55d6d89488e0 .scope module, "az" "addsubg" 7 27, 5 3 0, S_0x55d6d8947020;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8948ac0 .param/l "size" 0 5 4, +C4<00000000000000000000000000010111>;
v0x55d6d8948c90_0 .net *"_s0", 22 0, L_0x55d6d8984680;  1 drivers
v0x55d6d8948d30_0 .net *"_s2", 22 0, L_0x55d6d89847e0;  1 drivers
v0x55d6d8948df0_0 .net "a", 22 0, v0x55d6d8946d00_0;  alias, 1 drivers
v0x55d6d8948ef0_0 .net "b", 22 0, L_0x7f75c499b450;  alias, 1 drivers
v0x55d6d8948fb0_0 .net "control", 0 0, L_0x55d6d8983520;  alias, 1 drivers
v0x55d6d89490a0_0 .net "sum", 22 0, L_0x55d6d8984880;  alias, 1 drivers
L_0x55d6d8984680 .arith/sum 23, v0x55d6d8946d00_0, L_0x7f75c499b450;
L_0x55d6d89847e0 .arith/sub 23, v0x55d6d8946d00_0, L_0x7f75c499b450;
L_0x55d6d8984880 .functor MUXZ 23, L_0x55d6d89847e0, L_0x55d6d8984680, L_0x55d6d8983520, C4<>;
S_0x55d6d894ac30 .scope module, "cs6" "cstageg" 6 14, 7 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x55d6d894ae10 .param/l "def_op" 0 7 7, +C4<00000000000000000000000000000000>;
P_0x55d6d894ae50 .param/l "shift" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x55d6d894ae90 .param/l "width" 0 7 6, +C4<00000000000000000000000000010110>;
P_0x55d6d894aed0 .param/l "zwidth" 0 7 5, +C4<00000000000000000000000000010111>;
L_0x55d6d8984720 .functor NOT 1, L_0x55d6d8984b40, C4<0>, C4<0>, C4<0>;
L_0x55d6d8984fc0 .functor NOT 1, v0x55d6d894db80_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d8985210 .functor NOT 1, L_0x55d6d8985030, C4<0>, C4<0>, C4<0>;
v0x55d6d894ce20_0 .net *"_s1", 0 0, L_0x55d6d8984aa0;  1 drivers
v0x55d6d894cf20_0 .net *"_s11", 0 0, L_0x55d6d8984e90;  1 drivers
v0x55d6d894d000_0 .net *"_s12", 0 0, L_0x55d6d8984fc0;  1 drivers
v0x55d6d894d0c0_0 .net *"_s17", 0 0, L_0x55d6d8985580;  1 drivers
v0x55d6d894d1a0_0 .net *"_s18", 5 0, L_0x55d6d8985620;  1 drivers
v0x55d6d894d2d0_0 .net *"_s21", 15 0, L_0x55d6d89857a0;  1 drivers
v0x55d6d894d3b0_0 .net *"_s25", 0 0, L_0x55d6d8985d10;  1 drivers
v0x55d6d894d490_0 .net *"_s26", 5 0, L_0x55d6d8985db0;  1 drivers
v0x55d6d894d570_0 .net *"_s29", 15 0, L_0x55d6d8985f30;  1 drivers
v0x55d6d894d6e0_0 .net *"_s3", 0 0, L_0x55d6d8984b40;  1 drivers
v0x55d6d894d7c0_0 .net *"_s4", 0 0, L_0x55d6d8984720;  1 drivers
v0x55d6d894d8a0_0 .net *"_s7", 0 0, L_0x55d6d8984c70;  1 drivers
L_0x7f75c499b498 .functor BUFT 1, C4<00000000101000101111011>, C4<0>, C4<0>, C4<0>;
v0x55d6d894d980_0 .net "ain", 22 0, L_0x7f75c499b498;  1 drivers
v0x55d6d894da40_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d894dae0_0 .net "control", 0 0, L_0x55d6d8985030;  1 drivers
v0x55d6d894db80_0 .var "control_h", 0 0;
v0x55d6d894dc20_0 .net "control_l", 0 0, L_0x55d6d8984da0;  1 drivers
v0x55d6d894ddd0_0 .net "opin", 1 0, v0x55d6d894a260_0;  alias, 1 drivers
v0x55d6d894de70_0 .var "opout", 1 0;
v0x55d6d894df10_0 .net "xin", 21 0, v0x55d6d894a3f0_0;  alias, 1 drivers
v0x55d6d894e000_0 .var "xout", 21 0;
v0x55d6d894e0e0_0 .net "xv", 21 0, L_0x55d6d89853b0;  1 drivers
v0x55d6d894e1a0_0 .net "yin", 21 0, v0x55d6d894a680_0;  alias, 1 drivers
v0x55d6d894e290_0 .var "yout", 21 0;
v0x55d6d894e370_0 .net "yv", 21 0, L_0x55d6d8985bd0;  1 drivers
v0x55d6d894e430_0 .net "zin", 22 0, v0x55d6d894a910_0;  alias, 1 drivers
v0x55d6d894e520_0 .var "zout", 22 0;
v0x55d6d894e600_0 .net "zv", 22 0, L_0x55d6d8986390;  1 drivers
L_0x55d6d8984aa0 .part v0x55d6d894a260_0, 0, 1;
L_0x55d6d8984b40 .part v0x55d6d894a680_0, 21, 1;
L_0x55d6d8984c70 .part v0x55d6d894a910_0, 22, 1;
L_0x55d6d8984da0 .functor MUXZ 1, L_0x55d6d8984c70, L_0x55d6d8984720, L_0x55d6d8984aa0, C4<>;
L_0x55d6d8984e90 .part v0x55d6d894a260_0, 1, 1;
L_0x55d6d8985030 .functor MUXZ 1, L_0x55d6d8984da0, L_0x55d6d8984fc0, L_0x55d6d8984e90, C4<>;
L_0x55d6d8985580 .part v0x55d6d894a680_0, 21, 1;
LS_0x55d6d8985620_0_0 .concat [ 1 1 1 1], L_0x55d6d8985580, L_0x55d6d8985580, L_0x55d6d8985580, L_0x55d6d8985580;
LS_0x55d6d8985620_0_4 .concat [ 1 1 0 0], L_0x55d6d8985580, L_0x55d6d8985580;
L_0x55d6d8985620 .concat [ 4 2 0 0], LS_0x55d6d8985620_0_0, LS_0x55d6d8985620_0_4;
L_0x55d6d89857a0 .part v0x55d6d894a680_0, 6, 16;
L_0x55d6d8985840 .concat [ 16 6 0 0], L_0x55d6d89857a0, L_0x55d6d8985620;
L_0x55d6d8985d10 .part v0x55d6d894a3f0_0, 21, 1;
LS_0x55d6d8985db0_0_0 .concat [ 1 1 1 1], L_0x55d6d8985d10, L_0x55d6d8985d10, L_0x55d6d8985d10, L_0x55d6d8985d10;
LS_0x55d6d8985db0_0_4 .concat [ 1 1 0 0], L_0x55d6d8985d10, L_0x55d6d8985d10;
L_0x55d6d8985db0 .concat [ 4 2 0 0], LS_0x55d6d8985db0_0_0, LS_0x55d6d8985db0_0_4;
L_0x55d6d8985f30 .part v0x55d6d894a3f0_0, 6, 16;
L_0x55d6d8985fd0 .concat [ 16 6 0 0], L_0x55d6d8985f30, L_0x55d6d8985db0;
S_0x55d6d894b240 .scope module, "ax" "addsubg" 7 25, 5 3 0, S_0x55d6d894ac30;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d894b440 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d894b610_0 .net *"_s0", 21 0, L_0x55d6d8985170;  1 drivers
v0x55d6d894b6b0_0 .net *"_s2", 21 0, L_0x55d6d8985310;  1 drivers
v0x55d6d894b790_0 .net "a", 21 0, v0x55d6d894a3f0_0;  alias, 1 drivers
v0x55d6d894b890_0 .net "b", 21 0, L_0x55d6d8985840;  1 drivers
v0x55d6d894b950_0 .net "control", 0 0, L_0x55d6d8985030;  alias, 1 drivers
v0x55d6d894ba60_0 .net "sum", 21 0, L_0x55d6d89853b0;  alias, 1 drivers
L_0x55d6d8985170 .arith/sum 22, v0x55d6d894a3f0_0, L_0x55d6d8985840;
L_0x55d6d8985310 .arith/sub 22, v0x55d6d894a3f0_0, L_0x55d6d8985840;
L_0x55d6d89853b0 .functor MUXZ 22, L_0x55d6d8985310, L_0x55d6d8985170, L_0x55d6d8985030, C4<>;
S_0x55d6d894bbc0 .scope module, "ay" "addsubg" 7 26, 5 3 0, S_0x55d6d894ac30;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d894bdc0 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d894bf00_0 .net *"_s0", 21 0, L_0x55d6d8985980;  1 drivers
v0x55d6d894bfe0_0 .net *"_s2", 21 0, L_0x55d6d8985a20;  1 drivers
v0x55d6d894c0c0_0 .net "a", 21 0, v0x55d6d894a680_0;  alias, 1 drivers
v0x55d6d894c1c0_0 .net "b", 21 0, L_0x55d6d8985fd0;  1 drivers
v0x55d6d894c280_0 .net "control", 0 0, L_0x55d6d8985210;  1 drivers
v0x55d6d894c390_0 .net "sum", 21 0, L_0x55d6d8985bd0;  alias, 1 drivers
L_0x55d6d8985980 .arith/sum 22, v0x55d6d894a680_0, L_0x55d6d8985fd0;
L_0x55d6d8985a20 .arith/sub 22, v0x55d6d894a680_0, L_0x55d6d8985fd0;
L_0x55d6d8985bd0 .functor MUXZ 22, L_0x55d6d8985a20, L_0x55d6d8985980, L_0x55d6d8985210, C4<>;
S_0x55d6d894c4f0 .scope module, "az" "addsubg" 7 27, 5 3 0, S_0x55d6d894ac30;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d894c6d0 .param/l "size" 0 5 4, +C4<00000000000000000000000000010111>;
v0x55d6d894c8a0_0 .net *"_s0", 22 0, L_0x55d6d8986190;  1 drivers
v0x55d6d894c940_0 .net *"_s2", 22 0, L_0x55d6d89862f0;  1 drivers
v0x55d6d894ca00_0 .net "a", 22 0, v0x55d6d894a910_0;  alias, 1 drivers
v0x55d6d894cb00_0 .net "b", 22 0, L_0x7f75c499b498;  alias, 1 drivers
v0x55d6d894cbc0_0 .net "control", 0 0, L_0x55d6d8985030;  alias, 1 drivers
v0x55d6d894ccb0_0 .net "sum", 22 0, L_0x55d6d8986390;  alias, 1 drivers
L_0x55d6d8986190 .arith/sum 23, v0x55d6d894a910_0, L_0x7f75c499b498;
L_0x55d6d89862f0 .arith/sub 23, v0x55d6d894a910_0, L_0x7f75c499b498;
L_0x55d6d8986390 .functor MUXZ 23, L_0x55d6d89862f0, L_0x55d6d8986190, L_0x55d6d8985030, C4<>;
S_0x55d6d894e840 .scope module, "cs7" "cstageg" 6 15, 7 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x55d6d894ea20 .param/l "def_op" 0 7 7, +C4<00000000000000000000000000000000>;
P_0x55d6d894ea60 .param/l "shift" 0 7 4, +C4<00000000000000000000000000000111>;
P_0x55d6d894eaa0 .param/l "width" 0 7 6, +C4<00000000000000000000000000010110>;
P_0x55d6d894eae0 .param/l "zwidth" 0 7 5, +C4<00000000000000000000000000010111>;
L_0x55d6d8986230 .functor NOT 1, L_0x55d6d8986760, C4<0>, C4<0>, C4<0>;
L_0x55d6d8986b50 .functor NOT 1, v0x55d6d8951790_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d8986da0 .functor NOT 1, L_0x55d6d8986bc0, C4<0>, C4<0>, C4<0>;
v0x55d6d8950a30_0 .net *"_s1", 0 0, L_0x55d6d89866c0;  1 drivers
v0x55d6d8950b30_0 .net *"_s11", 0 0, L_0x55d6d8986a20;  1 drivers
v0x55d6d8950c10_0 .net *"_s12", 0 0, L_0x55d6d8986b50;  1 drivers
v0x55d6d8950cd0_0 .net *"_s17", 0 0, L_0x55d6d8987110;  1 drivers
v0x55d6d8950db0_0 .net *"_s18", 6 0, L_0x55d6d89871b0;  1 drivers
v0x55d6d8950ee0_0 .net *"_s21", 14 0, L_0x55d6d8987490;  1 drivers
v0x55d6d8950fc0_0 .net *"_s25", 0 0, L_0x55d6d89879b0;  1 drivers
v0x55d6d89510a0_0 .net *"_s26", 6 0, L_0x55d6d8987a50;  1 drivers
v0x55d6d8951180_0 .net *"_s29", 14 0, L_0x55d6d8987d30;  1 drivers
v0x55d6d89512f0_0 .net *"_s3", 0 0, L_0x55d6d8986760;  1 drivers
v0x55d6d89513d0_0 .net *"_s4", 0 0, L_0x55d6d8986230;  1 drivers
v0x55d6d89514b0_0 .net *"_s7", 0 0, L_0x55d6d8986800;  1 drivers
L_0x7f75c499b4e0 .functor BUFT 1, C4<00000000010100010111110>, C4<0>, C4<0>, C4<0>;
v0x55d6d8951590_0 .net "ain", 22 0, L_0x7f75c499b4e0;  1 drivers
v0x55d6d8951650_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d89516f0_0 .net "control", 0 0, L_0x55d6d8986bc0;  1 drivers
v0x55d6d8951790_0 .var "control_h", 0 0;
v0x55d6d8951830_0 .net "control_l", 0 0, L_0x55d6d8986930;  1 drivers
v0x55d6d89519e0_0 .net "opin", 1 0, v0x55d6d894de70_0;  alias, 1 drivers
v0x55d6d8951a80_0 .var "opout", 1 0;
v0x55d6d8951b20_0 .net "xin", 21 0, v0x55d6d894e000_0;  alias, 1 drivers
v0x55d6d8951c10_0 .var "xout", 21 0;
v0x55d6d8951cf0_0 .net "xv", 21 0, L_0x55d6d8986f40;  1 drivers
v0x55d6d8951db0_0 .net "yin", 21 0, v0x55d6d894e290_0;  alias, 1 drivers
v0x55d6d8951ea0_0 .var "yout", 21 0;
v0x55d6d8951f80_0 .net "yv", 21 0, L_0x55d6d8987870;  1 drivers
v0x55d6d8952040_0 .net "zin", 22 0, v0x55d6d894e520_0;  alias, 1 drivers
v0x55d6d8952130_0 .var "zout", 22 0;
v0x55d6d8952210_0 .net "zv", 22 0, L_0x55d6d8988140;  1 drivers
L_0x55d6d89866c0 .part v0x55d6d894de70_0, 0, 1;
L_0x55d6d8986760 .part v0x55d6d894e290_0, 21, 1;
L_0x55d6d8986800 .part v0x55d6d894e520_0, 22, 1;
L_0x55d6d8986930 .functor MUXZ 1, L_0x55d6d8986800, L_0x55d6d8986230, L_0x55d6d89866c0, C4<>;
L_0x55d6d8986a20 .part v0x55d6d894de70_0, 1, 1;
L_0x55d6d8986bc0 .functor MUXZ 1, L_0x55d6d8986930, L_0x55d6d8986b50, L_0x55d6d8986a20, C4<>;
L_0x55d6d8987110 .part v0x55d6d894e290_0, 21, 1;
LS_0x55d6d89871b0_0_0 .concat [ 1 1 1 1], L_0x55d6d8987110, L_0x55d6d8987110, L_0x55d6d8987110, L_0x55d6d8987110;
LS_0x55d6d89871b0_0_4 .concat [ 1 1 1 0], L_0x55d6d8987110, L_0x55d6d8987110, L_0x55d6d8987110;
L_0x55d6d89871b0 .concat [ 4 3 0 0], LS_0x55d6d89871b0_0_0, LS_0x55d6d89871b0_0_4;
L_0x55d6d8987490 .part v0x55d6d894e290_0, 7, 15;
L_0x55d6d8987530 .concat [ 15 7 0 0], L_0x55d6d8987490, L_0x55d6d89871b0;
L_0x55d6d89879b0 .part v0x55d6d894e000_0, 21, 1;
LS_0x55d6d8987a50_0_0 .concat [ 1 1 1 1], L_0x55d6d89879b0, L_0x55d6d89879b0, L_0x55d6d89879b0, L_0x55d6d89879b0;
LS_0x55d6d8987a50_0_4 .concat [ 1 1 1 0], L_0x55d6d89879b0, L_0x55d6d89879b0, L_0x55d6d89879b0;
L_0x55d6d8987a50 .concat [ 4 3 0 0], LS_0x55d6d8987a50_0_0, LS_0x55d6d8987a50_0_4;
L_0x55d6d8987d30 .part v0x55d6d894e000_0, 7, 15;
L_0x55d6d8987dd0 .concat [ 15 7 0 0], L_0x55d6d8987d30, L_0x55d6d8987a50;
S_0x55d6d894ee50 .scope module, "ax" "addsubg" 7 25, 5 3 0, S_0x55d6d894e840;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d894f050 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d894f220_0 .net *"_s0", 21 0, L_0x55d6d8986d00;  1 drivers
v0x55d6d894f2c0_0 .net *"_s2", 21 0, L_0x55d6d8986ea0;  1 drivers
v0x55d6d894f3a0_0 .net "a", 21 0, v0x55d6d894e000_0;  alias, 1 drivers
v0x55d6d894f4a0_0 .net "b", 21 0, L_0x55d6d8987530;  1 drivers
v0x55d6d894f560_0 .net "control", 0 0, L_0x55d6d8986bc0;  alias, 1 drivers
v0x55d6d894f670_0 .net "sum", 21 0, L_0x55d6d8986f40;  alias, 1 drivers
L_0x55d6d8986d00 .arith/sum 22, v0x55d6d894e000_0, L_0x55d6d8987530;
L_0x55d6d8986ea0 .arith/sub 22, v0x55d6d894e000_0, L_0x55d6d8987530;
L_0x55d6d8986f40 .functor MUXZ 22, L_0x55d6d8986ea0, L_0x55d6d8986d00, L_0x55d6d8986bc0, C4<>;
S_0x55d6d894f7d0 .scope module, "ay" "addsubg" 7 26, 5 3 0, S_0x55d6d894e840;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d894f9d0 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d894fb10_0 .net *"_s0", 21 0, L_0x55d6d8987620;  1 drivers
v0x55d6d894fbf0_0 .net *"_s2", 21 0, L_0x55d6d89876c0;  1 drivers
v0x55d6d894fcd0_0 .net "a", 21 0, v0x55d6d894e290_0;  alias, 1 drivers
v0x55d6d894fdd0_0 .net "b", 21 0, L_0x55d6d8987dd0;  1 drivers
v0x55d6d894fe90_0 .net "control", 0 0, L_0x55d6d8986da0;  1 drivers
v0x55d6d894ffa0_0 .net "sum", 21 0, L_0x55d6d8987870;  alias, 1 drivers
L_0x55d6d8987620 .arith/sum 22, v0x55d6d894e290_0, L_0x55d6d8987dd0;
L_0x55d6d89876c0 .arith/sub 22, v0x55d6d894e290_0, L_0x55d6d8987dd0;
L_0x55d6d8987870 .functor MUXZ 22, L_0x55d6d89876c0, L_0x55d6d8987620, L_0x55d6d8986da0, C4<>;
S_0x55d6d8950100 .scope module, "az" "addsubg" 7 27, 5 3 0, S_0x55d6d894e840;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d89502e0 .param/l "size" 0 5 4, +C4<00000000000000000000000000010111>;
v0x55d6d89504b0_0 .net *"_s0", 22 0, L_0x55d6d8987f40;  1 drivers
v0x55d6d8950550_0 .net *"_s2", 22 0, L_0x55d6d89880a0;  1 drivers
v0x55d6d8950610_0 .net "a", 22 0, v0x55d6d894e520_0;  alias, 1 drivers
v0x55d6d8950710_0 .net "b", 22 0, L_0x7f75c499b4e0;  alias, 1 drivers
v0x55d6d89507d0_0 .net "control", 0 0, L_0x55d6d8986bc0;  alias, 1 drivers
v0x55d6d89508c0_0 .net "sum", 22 0, L_0x55d6d8988140;  alias, 1 drivers
L_0x55d6d8987f40 .arith/sum 23, v0x55d6d894e520_0, L_0x7f75c499b4e0;
L_0x55d6d89880a0 .arith/sub 23, v0x55d6d894e520_0, L_0x7f75c499b4e0;
L_0x55d6d8988140 .functor MUXZ 23, L_0x55d6d89880a0, L_0x55d6d8987f40, L_0x55d6d8986bc0, C4<>;
S_0x55d6d8952450 .scope module, "cs8" "cstageg" 6 16, 7 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x55d6d8952630 .param/l "def_op" 0 7 7, +C4<00000000000000000000000000000000>;
P_0x55d6d8952670 .param/l "shift" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x55d6d89526b0 .param/l "width" 0 7 6, +C4<00000000000000000000000000010110>;
P_0x55d6d89526f0 .param/l "zwidth" 0 7 5, +C4<00000000000000000000000000010111>;
L_0x55d6d8987fe0 .functor NOT 1, L_0x55d6d8988400, C4<0>, C4<0>, C4<0>;
L_0x55d6d8988880 .functor NOT 1, v0x55d6d8955510_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d8988ad0 .functor NOT 1, L_0x55d6d89888f0, C4<0>, C4<0>, C4<0>;
v0x55d6d8954640_0 .net *"_s1", 0 0, L_0x55d6d8988360;  1 drivers
v0x55d6d8954740_0 .net *"_s11", 0 0, L_0x55d6d8988750;  1 drivers
v0x55d6d8954820_0 .net *"_s12", 0 0, L_0x55d6d8988880;  1 drivers
v0x55d6d89548e0_0 .net *"_s17", 0 0, L_0x55d6d8988e40;  1 drivers
v0x55d6d89549c0_0 .net *"_s18", 7 0, L_0x55d6d8988ee0;  1 drivers
v0x55d6d8954af0_0 .net *"_s21", 13 0, L_0x55d6d89891c0;  1 drivers
v0x55d6d8954bd0_0 .net *"_s25", 0 0, L_0x55d6d89896e0;  1 drivers
v0x55d6d8954cb0_0 .net *"_s26", 7 0, L_0x55d6d8989780;  1 drivers
v0x55d6d8954d90_0 .net *"_s29", 13 0, L_0x55d6d8989a60;  1 drivers
v0x55d6d8954f00_0 .net *"_s3", 0 0, L_0x55d6d8988400;  1 drivers
v0x55d6d8954fe0_0 .net *"_s4", 0 0, L_0x55d6d8987fe0;  1 drivers
v0x55d6d89550c0_0 .net *"_s7", 0 0, L_0x55d6d8988530;  1 drivers
L_0x7f75c499b528 .functor BUFT 1, C4<00000000001010001011111>, C4<0>, C4<0>, C4<0>;
v0x55d6d89551a0_0 .net "ain", 22 0, L_0x7f75c499b528;  1 drivers
v0x55d6d8955260_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d8937190_0 .net "control", 0 0, L_0x55d6d89888f0;  1 drivers
v0x55d6d8955510_0 .var "control_h", 0 0;
v0x55d6d89555b0_0 .net "control_l", 0 0, L_0x55d6d8988660;  1 drivers
v0x55d6d8955760_0 .net "opin", 1 0, v0x55d6d8951a80_0;  alias, 1 drivers
v0x55d6d8955800_0 .var "opout", 1 0;
v0x55d6d89558a0_0 .net "xin", 21 0, v0x55d6d8951c10_0;  alias, 1 drivers
v0x55d6d8955940_0 .var "xout", 21 0;
v0x55d6d8955a00_0 .net "xv", 21 0, L_0x55d6d8988c70;  1 drivers
v0x55d6d8955ac0_0 .net "yin", 21 0, v0x55d6d8951ea0_0;  alias, 1 drivers
v0x55d6d8955bb0_0 .var "yout", 21 0;
v0x55d6d8955c90_0 .net "yv", 21 0, L_0x55d6d89895a0;  1 drivers
v0x55d6d8955d50_0 .net "zin", 22 0, v0x55d6d8952130_0;  alias, 1 drivers
v0x55d6d8955e40_0 .var "zout", 22 0;
v0x55d6d8955f20_0 .net "zv", 22 0, L_0x55d6d8989e70;  1 drivers
L_0x55d6d8988360 .part v0x55d6d8951a80_0, 0, 1;
L_0x55d6d8988400 .part v0x55d6d8951ea0_0, 21, 1;
L_0x55d6d8988530 .part v0x55d6d8952130_0, 22, 1;
L_0x55d6d8988660 .functor MUXZ 1, L_0x55d6d8988530, L_0x55d6d8987fe0, L_0x55d6d8988360, C4<>;
L_0x55d6d8988750 .part v0x55d6d8951a80_0, 1, 1;
L_0x55d6d89888f0 .functor MUXZ 1, L_0x55d6d8988660, L_0x55d6d8988880, L_0x55d6d8988750, C4<>;
L_0x55d6d8988e40 .part v0x55d6d8951ea0_0, 21, 1;
LS_0x55d6d8988ee0_0_0 .concat [ 1 1 1 1], L_0x55d6d8988e40, L_0x55d6d8988e40, L_0x55d6d8988e40, L_0x55d6d8988e40;
LS_0x55d6d8988ee0_0_4 .concat [ 1 1 1 1], L_0x55d6d8988e40, L_0x55d6d8988e40, L_0x55d6d8988e40, L_0x55d6d8988e40;
L_0x55d6d8988ee0 .concat [ 4 4 0 0], LS_0x55d6d8988ee0_0_0, LS_0x55d6d8988ee0_0_4;
L_0x55d6d89891c0 .part v0x55d6d8951ea0_0, 8, 14;
L_0x55d6d8989260 .concat [ 14 8 0 0], L_0x55d6d89891c0, L_0x55d6d8988ee0;
L_0x55d6d89896e0 .part v0x55d6d8951c10_0, 21, 1;
LS_0x55d6d8989780_0_0 .concat [ 1 1 1 1], L_0x55d6d89896e0, L_0x55d6d89896e0, L_0x55d6d89896e0, L_0x55d6d89896e0;
LS_0x55d6d8989780_0_4 .concat [ 1 1 1 1], L_0x55d6d89896e0, L_0x55d6d89896e0, L_0x55d6d89896e0, L_0x55d6d89896e0;
L_0x55d6d8989780 .concat [ 4 4 0 0], LS_0x55d6d8989780_0_0, LS_0x55d6d8989780_0_4;
L_0x55d6d8989a60 .part v0x55d6d8951c10_0, 8, 14;
L_0x55d6d8989b00 .concat [ 14 8 0 0], L_0x55d6d8989a60, L_0x55d6d8989780;
S_0x55d6d8952a60 .scope module, "ax" "addsubg" 7 25, 5 3 0, S_0x55d6d8952450;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8952c60 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d8952e30_0 .net *"_s0", 21 0, L_0x55d6d8988a30;  1 drivers
v0x55d6d8952ed0_0 .net *"_s2", 21 0, L_0x55d6d8988bd0;  1 drivers
v0x55d6d8952fb0_0 .net "a", 21 0, v0x55d6d8951c10_0;  alias, 1 drivers
v0x55d6d89530b0_0 .net "b", 21 0, L_0x55d6d8989260;  1 drivers
v0x55d6d8953170_0 .net "control", 0 0, L_0x55d6d89888f0;  alias, 1 drivers
v0x55d6d8953280_0 .net "sum", 21 0, L_0x55d6d8988c70;  alias, 1 drivers
L_0x55d6d8988a30 .arith/sum 22, v0x55d6d8951c10_0, L_0x55d6d8989260;
L_0x55d6d8988bd0 .arith/sub 22, v0x55d6d8951c10_0, L_0x55d6d8989260;
L_0x55d6d8988c70 .functor MUXZ 22, L_0x55d6d8988bd0, L_0x55d6d8988a30, L_0x55d6d89888f0, C4<>;
S_0x55d6d89533e0 .scope module, "ay" "addsubg" 7 26, 5 3 0, S_0x55d6d8952450;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d89535e0 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d8953720_0 .net *"_s0", 21 0, L_0x55d6d8989350;  1 drivers
v0x55d6d8953800_0 .net *"_s2", 21 0, L_0x55d6d89893f0;  1 drivers
v0x55d6d89538e0_0 .net "a", 21 0, v0x55d6d8951ea0_0;  alias, 1 drivers
v0x55d6d89539e0_0 .net "b", 21 0, L_0x55d6d8989b00;  1 drivers
v0x55d6d8953aa0_0 .net "control", 0 0, L_0x55d6d8988ad0;  1 drivers
v0x55d6d8953bb0_0 .net "sum", 21 0, L_0x55d6d89895a0;  alias, 1 drivers
L_0x55d6d8989350 .arith/sum 22, v0x55d6d8951ea0_0, L_0x55d6d8989b00;
L_0x55d6d89893f0 .arith/sub 22, v0x55d6d8951ea0_0, L_0x55d6d8989b00;
L_0x55d6d89895a0 .functor MUXZ 22, L_0x55d6d89893f0, L_0x55d6d8989350, L_0x55d6d8988ad0, C4<>;
S_0x55d6d8953d10 .scope module, "az" "addsubg" 7 27, 5 3 0, S_0x55d6d8952450;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8953ef0 .param/l "size" 0 5 4, +C4<00000000000000000000000000010111>;
v0x55d6d89540c0_0 .net *"_s0", 22 0, L_0x55d6d8989c70;  1 drivers
v0x55d6d8954160_0 .net *"_s2", 22 0, L_0x55d6d8989dd0;  1 drivers
v0x55d6d8954220_0 .net "a", 22 0, v0x55d6d8952130_0;  alias, 1 drivers
v0x55d6d8954320_0 .net "b", 22 0, L_0x7f75c499b528;  alias, 1 drivers
v0x55d6d89543e0_0 .net "control", 0 0, L_0x55d6d89888f0;  alias, 1 drivers
v0x55d6d89544d0_0 .net "sum", 22 0, L_0x55d6d8989e70;  alias, 1 drivers
L_0x55d6d8989c70 .arith/sum 23, v0x55d6d8952130_0, L_0x7f75c499b528;
L_0x55d6d8989dd0 .arith/sub 23, v0x55d6d8952130_0, L_0x7f75c499b528;
L_0x55d6d8989e70 .functor MUXZ 23, L_0x55d6d8989dd0, L_0x55d6d8989c70, L_0x55d6d89888f0, C4<>;
S_0x55d6d8956160 .scope module, "cs9" "cstageg" 6 17, 7 3 0, S_0x55d6d8901d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x55d6d8956340 .param/l "def_op" 0 7 7, +C4<00000000000000000000000000000000>;
P_0x55d6d8956380 .param/l "shift" 0 7 4, +C4<00000000000000000000000000001001>;
P_0x55d6d89563c0 .param/l "width" 0 7 6, +C4<00000000000000000000000000010110>;
P_0x55d6d8956400 .param/l "zwidth" 0 7 5, +C4<00000000000000000000000000010111>;
L_0x55d6d8989d10 .functor NOT 1, L_0x55d6d898a130, C4<0>, C4<0>, C4<0>;
L_0x55d6d898a5b0 .functor NOT 1, v0x55d6d89590c0_0, C4<0>, C4<0>, C4<0>;
L_0x55d6d898a800 .functor NOT 1, L_0x55d6d898a620, C4<0>, C4<0>, C4<0>;
v0x55d6d8958360_0 .net *"_s1", 0 0, L_0x55d6d898a090;  1 drivers
v0x55d6d8958460_0 .net *"_s11", 0 0, L_0x55d6d898a480;  1 drivers
v0x55d6d8958540_0 .net *"_s12", 0 0, L_0x55d6d898a5b0;  1 drivers
v0x55d6d8958600_0 .net *"_s17", 0 0, L_0x55d6d898ab70;  1 drivers
v0x55d6d89586e0_0 .net *"_s18", 8 0, L_0x55d6d898ac10;  1 drivers
v0x55d6d8958810_0 .net *"_s21", 12 0, L_0x55d6d898aea0;  1 drivers
v0x55d6d89588f0_0 .net *"_s25", 0 0, L_0x55d6d898b3c0;  1 drivers
v0x55d6d89589d0_0 .net *"_s26", 8 0, L_0x55d6d898b460;  1 drivers
v0x55d6d8958ab0_0 .net *"_s29", 12 0, L_0x55d6d898b750;  1 drivers
v0x55d6d8958c20_0 .net *"_s3", 0 0, L_0x55d6d898a130;  1 drivers
v0x55d6d8958d00_0 .net *"_s4", 0 0, L_0x55d6d8989d10;  1 drivers
v0x55d6d8958de0_0 .net *"_s7", 0 0, L_0x55d6d898a260;  1 drivers
L_0x7f75c499b570 .functor BUFT 1, C4<00000000000101000110000>, C4<0>, C4<0>, C4<0>;
v0x55d6d8958ec0_0 .net "ain", 22 0, L_0x7f75c499b570;  1 drivers
v0x55d6d8958f80_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d8959020_0 .net "control", 0 0, L_0x55d6d898a620;  1 drivers
v0x55d6d89590c0_0 .var "control_h", 0 0;
v0x55d6d8959160_0 .net "control_l", 0 0, L_0x55d6d898a390;  1 drivers
v0x55d6d8959310_0 .net "opin", 1 0, v0x55d6d8955800_0;  alias, 1 drivers
v0x55d6d89593b0_0 .var "opout", 1 0;
v0x55d6d8959450_0 .net "xin", 21 0, v0x55d6d8955940_0;  alias, 1 drivers
v0x55d6d8959540_0 .var "xout", 21 0;
v0x55d6d8959630_0 .net "xv", 21 0, L_0x55d6d898a9a0;  1 drivers
v0x55d6d89596f0_0 .net "yin", 21 0, v0x55d6d8955bb0_0;  alias, 1 drivers
v0x55d6d89597e0_0 .var "yout", 21 0;
v0x55d6d89598f0_0 .net "yv", 21 0, L_0x55d6d898b280;  1 drivers
v0x55d6d89599b0_0 .net "zin", 22 0, v0x55d6d8955e40_0;  alias, 1 drivers
v0x55d6d8959aa0_0 .var "zout", 22 0;
v0x55d6d8959bb0_0 .net "zv", 22 0, L_0x55d6d898bb60;  1 drivers
L_0x55d6d898a090 .part v0x55d6d8955800_0, 0, 1;
L_0x55d6d898a130 .part v0x55d6d8955bb0_0, 21, 1;
L_0x55d6d898a260 .part v0x55d6d8955e40_0, 22, 1;
L_0x55d6d898a390 .functor MUXZ 1, L_0x55d6d898a260, L_0x55d6d8989d10, L_0x55d6d898a090, C4<>;
L_0x55d6d898a480 .part v0x55d6d8955800_0, 1, 1;
L_0x55d6d898a620 .functor MUXZ 1, L_0x55d6d898a390, L_0x55d6d898a5b0, L_0x55d6d898a480, C4<>;
L_0x55d6d898ab70 .part v0x55d6d8955bb0_0, 21, 1;
LS_0x55d6d898ac10_0_0 .concat [ 1 1 1 1], L_0x55d6d898ab70, L_0x55d6d898ab70, L_0x55d6d898ab70, L_0x55d6d898ab70;
LS_0x55d6d898ac10_0_4 .concat [ 1 1 1 1], L_0x55d6d898ab70, L_0x55d6d898ab70, L_0x55d6d898ab70, L_0x55d6d898ab70;
LS_0x55d6d898ac10_0_8 .concat [ 1 0 0 0], L_0x55d6d898ab70;
L_0x55d6d898ac10 .concat [ 4 4 1 0], LS_0x55d6d898ac10_0_0, LS_0x55d6d898ac10_0_4, LS_0x55d6d898ac10_0_8;
L_0x55d6d898aea0 .part v0x55d6d8955bb0_0, 9, 13;
L_0x55d6d898af40 .concat [ 13 9 0 0], L_0x55d6d898aea0, L_0x55d6d898ac10;
L_0x55d6d898b3c0 .part v0x55d6d8955940_0, 21, 1;
LS_0x55d6d898b460_0_0 .concat [ 1 1 1 1], L_0x55d6d898b3c0, L_0x55d6d898b3c0, L_0x55d6d898b3c0, L_0x55d6d898b3c0;
LS_0x55d6d898b460_0_4 .concat [ 1 1 1 1], L_0x55d6d898b3c0, L_0x55d6d898b3c0, L_0x55d6d898b3c0, L_0x55d6d898b3c0;
LS_0x55d6d898b460_0_8 .concat [ 1 0 0 0], L_0x55d6d898b3c0;
L_0x55d6d898b460 .concat [ 4 4 1 0], LS_0x55d6d898b460_0_0, LS_0x55d6d898b460_0_4, LS_0x55d6d898b460_0_8;
L_0x55d6d898b750 .part v0x55d6d8955940_0, 9, 13;
L_0x55d6d898b7f0 .concat [ 13 9 0 0], L_0x55d6d898b750, L_0x55d6d898b460;
S_0x55d6d8956780 .scope module, "ax" "addsubg" 7 25, 5 3 0, S_0x55d6d8956160;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8956980 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d8956b50_0 .net *"_s0", 21 0, L_0x55d6d898a760;  1 drivers
v0x55d6d8956bf0_0 .net *"_s2", 21 0, L_0x55d6d898a900;  1 drivers
v0x55d6d8956cd0_0 .net "a", 21 0, v0x55d6d8955940_0;  alias, 1 drivers
v0x55d6d8956dd0_0 .net "b", 21 0, L_0x55d6d898af40;  1 drivers
v0x55d6d8956e90_0 .net "control", 0 0, L_0x55d6d898a620;  alias, 1 drivers
v0x55d6d8956fa0_0 .net "sum", 21 0, L_0x55d6d898a9a0;  alias, 1 drivers
L_0x55d6d898a760 .arith/sum 22, v0x55d6d8955940_0, L_0x55d6d898af40;
L_0x55d6d898a900 .arith/sub 22, v0x55d6d8955940_0, L_0x55d6d898af40;
L_0x55d6d898a9a0 .functor MUXZ 22, L_0x55d6d898a900, L_0x55d6d898a760, L_0x55d6d898a620, C4<>;
S_0x55d6d8957100 .scope module, "ay" "addsubg" 7 26, 5 3 0, S_0x55d6d8956160;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8957300 .param/l "size" 0 5 4, +C4<00000000000000000000000000010110>;
v0x55d6d8957440_0 .net *"_s0", 21 0, L_0x55d6d898b030;  1 drivers
v0x55d6d8957520_0 .net *"_s2", 21 0, L_0x55d6d898b0d0;  1 drivers
v0x55d6d8957600_0 .net "a", 21 0, v0x55d6d8955bb0_0;  alias, 1 drivers
v0x55d6d8957700_0 .net "b", 21 0, L_0x55d6d898b7f0;  1 drivers
v0x55d6d89577c0_0 .net "control", 0 0, L_0x55d6d898a800;  1 drivers
v0x55d6d89578d0_0 .net "sum", 21 0, L_0x55d6d898b280;  alias, 1 drivers
L_0x55d6d898b030 .arith/sum 22, v0x55d6d8955bb0_0, L_0x55d6d898b7f0;
L_0x55d6d898b0d0 .arith/sub 22, v0x55d6d8955bb0_0, L_0x55d6d898b7f0;
L_0x55d6d898b280 .functor MUXZ 22, L_0x55d6d898b0d0, L_0x55d6d898b030, L_0x55d6d898a800, C4<>;
S_0x55d6d8957a30 .scope module, "az" "addsubg" 7 27, 5 3 0, S_0x55d6d8956160;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x55d6d8957c10 .param/l "size" 0 5 4, +C4<00000000000000000000000000010111>;
v0x55d6d8957de0_0 .net *"_s0", 22 0, L_0x55d6d898b960;  1 drivers
v0x55d6d8957e80_0 .net *"_s2", 22 0, L_0x55d6d898bac0;  1 drivers
v0x55d6d8957f40_0 .net "a", 22 0, v0x55d6d8955e40_0;  alias, 1 drivers
v0x55d6d8958040_0 .net "b", 22 0, L_0x7f75c499b570;  alias, 1 drivers
v0x55d6d8958100_0 .net "control", 0 0, L_0x55d6d898a620;  alias, 1 drivers
v0x55d6d89581f0_0 .net "sum", 22 0, L_0x55d6d898bb60;  alias, 1 drivers
L_0x55d6d898b960 .arith/sum 23, v0x55d6d8955e40_0, L_0x7f75c499b570;
L_0x55d6d898bac0 .arith/sub 23, v0x55d6d8955e40_0, L_0x7f75c499b570;
L_0x55d6d898bb60 .functor MUXZ 23, L_0x55d6d898bac0, L_0x55d6d898b960, L_0x55d6d898a620, C4<>;
S_0x55d6d8961770 .scope module, "dests" "dpram" 3 149, 8 4 0, S_0x55d6d8901930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clka";
    .port_info 1 /INPUT 1 "clkb";
    .port_info 2 /INPUT 3 "addra";
    .port_info 3 /OUTPUT 16 "douta";
    .port_info 4 /INPUT 16 "dina";
    .port_info 5 /INPUT 1 "wena";
    .port_info 6 /INPUT 3 "addrb";
    .port_info 7 /OUTPUT 16 "doutb";
P_0x55d6d8961920 .param/l "aw" 0 8 9, +C4<00000000000000000000000000000011>;
P_0x55d6d8961960 .param/l "dw" 0 8 10, +C4<00000000000000000000000000010000>;
P_0x55d6d89619a0 .param/l "sz" 0 8 11, C4<000000000000000000000000000000111>;
L_0x55d6d899e5b0 .functor BUFZ 16, L_0x55d6d899e3d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55d6d899e850 .functor BUFZ 16, L_0x55d6d899e670, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55d6d8961ce0_0 .net *"_s0", 15 0, L_0x55d6d899e3d0;  1 drivers
v0x55d6d8961d80_0 .net *"_s10", 4 0, L_0x55d6d899e710;  1 drivers
L_0x7f75c499bac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d6d8961e60_0 .net *"_s13", 1 0, L_0x7f75c499bac8;  1 drivers
v0x55d6d8961f50_0 .net *"_s2", 4 0, L_0x55d6d899e470;  1 drivers
L_0x7f75c499ba80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d6d8962030_0 .net *"_s5", 1 0, L_0x7f75c499ba80;  1 drivers
v0x55d6d8962160_0 .net *"_s8", 15 0, L_0x55d6d899e670;  1 drivers
v0x55d6d8962240_0 .net "addra", 2 0, L_0x55d6d899e960;  1 drivers
v0x55d6d8962320_0 .net "addrb", 2 0, L_0x55d6d899eb80;  1 drivers
v0x55d6d8962400_0 .var "ala", 2 0;
v0x55d6d8962570_0 .var "alb", 2 0;
v0x55d6d8962650_0 .net "clka", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d89626f0_0 .net "clkb", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d8962790_0 .net "dina", 15 0, L_0x55d6d899ea00;  1 drivers
v0x55d6d8962870_0 .net "douta", 15 0, L_0x55d6d899e5b0;  1 drivers
v0x55d6d8962950_0 .net "doutb", 15 0, L_0x55d6d899e850;  alias, 1 drivers
v0x55d6d8962a30_0 .var/i "k", 31 0;
v0x55d6d8962b10 .array "mem", 0 7, 15 0;
v0x55d6d8962cc0_0 .net "wena", 0 0, L_0x55d6d899caa0;  alias, 1 drivers
L_0x55d6d899e3d0 .array/port v0x55d6d8962b10, L_0x55d6d899e470;
L_0x55d6d899e470 .concat [ 3 2 0 0], v0x55d6d8962400_0, L_0x7f75c499ba80;
L_0x55d6d899e670 .array/port v0x55d6d8962b10, L_0x55d6d899e710;
L_0x55d6d899e710 .concat [ 3 2 0 0], v0x55d6d8962570_0, L_0x7f75c499bac8;
S_0x55d6d8962e20 .scope module, "sqrt" "isqrt" 3 136, 9 17 0, S_0x55d6d8901930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 30 "x";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 15 "y";
    .port_info 4 /OUTPUT 1 "dav";
P_0x55d6d8962fb0 .param/l "X_WIDTH" 0 9 19, +C4<00000000000000000000000000011110>;
P_0x55d6d8962ff0 .param/l "Y_WIDTH" 0 9 20, +C4<00000000000000000000000000001111>;
v0x55d6d8963200_0 .net "clk", 0 0, v0x55d6d8967d20_0;  alias, 1 drivers
v0x55d6d89632a0_0 .var "dav", 0 0;
v0x55d6d8963360_0 .net "en", 0 0, v0x55d6d8966dd0_0;  1 drivers
v0x55d6d8963430_0 .var "op", 29 0;
v0x55d6d8963510_0 .var "pw4", 29 0;
v0x55d6d8963640_0 .var "res", 29 0;
v0x55d6d8963720_0 .net "x", 29 0, L_0x55d6d899de00;  1 drivers
v0x55d6d8963800_0 .net "y", 14 0, L_0x55d6d899dd60;  alias, 1 drivers
L_0x55d6d899dd60 .part v0x55d6d8963640_0, 0, 15;
    .scope S_0x55d6d8916140;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d8919170_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55d6d8916140;
T_1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d8919480_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8919600_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8919880_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x55d6d8919b00_0, 0, 23;
    %end;
    .thread T_1;
    .scope S_0x55d6d8916140;
T_2 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d89193e0_0;
    %assign/vec4 v0x55d6d8919480_0, 0;
    %load/vec4 v0x55d6d89196c0_0;
    %assign/vec4 v0x55d6d8919600_0, 0;
    %load/vec4 v0x55d6d8919940_0;
    %assign/vec4 v0x55d6d8919880_0, 0;
    %load/vec4 v0x55d6d8919bc0_0;
    %assign/vec4 v0x55d6d8919b00_0, 0;
    %load/vec4 v0x55d6d8919230_0;
    %assign/vec4 v0x55d6d8919170_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d6d893bb90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d893eab0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55d6d893bb90;
T_4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d893eda0_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d893ef30_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d893f1c0_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x55d6d893f450_0, 0, 23;
    %end;
    .thread T_4;
    .scope S_0x55d6d893bb90;
T_5 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d893ed00_0;
    %assign/vec4 v0x55d6d893eda0_0, 0;
    %load/vec4 v0x55d6d893f010_0;
    %assign/vec4 v0x55d6d893ef30_0, 0;
    %load/vec4 v0x55d6d893f2a0_0;
    %assign/vec4 v0x55d6d893f1c0_0, 0;
    %load/vec4 v0x55d6d893f530_0;
    %assign/vec4 v0x55d6d893f450_0, 0;
    %load/vec4 v0x55d6d893eb50_0;
    %assign/vec4 v0x55d6d893eab0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d6d893f770;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d8942750_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55d6d893f770;
T_7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d8942a40_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8942bd0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8942e60_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x55d6d89430f0_0, 0, 23;
    %end;
    .thread T_7;
    .scope S_0x55d6d893f770;
T_8 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d89429a0_0;
    %assign/vec4 v0x55d6d8942a40_0, 0;
    %load/vec4 v0x55d6d8942cb0_0;
    %assign/vec4 v0x55d6d8942bd0_0, 0;
    %load/vec4 v0x55d6d8942f40_0;
    %assign/vec4 v0x55d6d8942e60_0, 0;
    %load/vec4 v0x55d6d89431d0_0;
    %assign/vec4 v0x55d6d89430f0_0, 0;
    %load/vec4 v0x55d6d89427f0_0;
    %assign/vec4 v0x55d6d8942750_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d6d8943410;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d8946360_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x55d6d8943410;
T_10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d8946650_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d89467e0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8946a70_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x55d6d8946d00_0, 0, 23;
    %end;
    .thread T_10;
    .scope S_0x55d6d8943410;
T_11 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d89465b0_0;
    %assign/vec4 v0x55d6d8946650_0, 0;
    %load/vec4 v0x55d6d89468c0_0;
    %assign/vec4 v0x55d6d89467e0_0, 0;
    %load/vec4 v0x55d6d8946b50_0;
    %assign/vec4 v0x55d6d8946a70_0, 0;
    %load/vec4 v0x55d6d8946de0_0;
    %assign/vec4 v0x55d6d8946d00_0, 0;
    %load/vec4 v0x55d6d8946400_0;
    %assign/vec4 v0x55d6d8946360_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55d6d8947020;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d8949f70_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x55d6d8947020;
T_13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d894a260_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d894a3f0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d894a680_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x55d6d894a910_0, 0, 23;
    %end;
    .thread T_13;
    .scope S_0x55d6d8947020;
T_14 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d894a1c0_0;
    %assign/vec4 v0x55d6d894a260_0, 0;
    %load/vec4 v0x55d6d894a4d0_0;
    %assign/vec4 v0x55d6d894a3f0_0, 0;
    %load/vec4 v0x55d6d894a760_0;
    %assign/vec4 v0x55d6d894a680_0, 0;
    %load/vec4 v0x55d6d894a9f0_0;
    %assign/vec4 v0x55d6d894a910_0, 0;
    %load/vec4 v0x55d6d894a010_0;
    %assign/vec4 v0x55d6d8949f70_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55d6d894ac30;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d894db80_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x55d6d894ac30;
T_16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d894de70_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d894e000_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d894e290_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x55d6d894e520_0, 0, 23;
    %end;
    .thread T_16;
    .scope S_0x55d6d894ac30;
T_17 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d894ddd0_0;
    %assign/vec4 v0x55d6d894de70_0, 0;
    %load/vec4 v0x55d6d894e0e0_0;
    %assign/vec4 v0x55d6d894e000_0, 0;
    %load/vec4 v0x55d6d894e370_0;
    %assign/vec4 v0x55d6d894e290_0, 0;
    %load/vec4 v0x55d6d894e600_0;
    %assign/vec4 v0x55d6d894e520_0, 0;
    %load/vec4 v0x55d6d894dc20_0;
    %assign/vec4 v0x55d6d894db80_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55d6d894e840;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d8951790_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x55d6d894e840;
T_19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d8951a80_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8951c10_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8951ea0_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x55d6d8952130_0, 0, 23;
    %end;
    .thread T_19;
    .scope S_0x55d6d894e840;
T_20 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d89519e0_0;
    %assign/vec4 v0x55d6d8951a80_0, 0;
    %load/vec4 v0x55d6d8951cf0_0;
    %assign/vec4 v0x55d6d8951c10_0, 0;
    %load/vec4 v0x55d6d8951f80_0;
    %assign/vec4 v0x55d6d8951ea0_0, 0;
    %load/vec4 v0x55d6d8952210_0;
    %assign/vec4 v0x55d6d8952130_0, 0;
    %load/vec4 v0x55d6d8951830_0;
    %assign/vec4 v0x55d6d8951790_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55d6d8952450;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d8955510_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x55d6d8952450;
T_22 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d8955800_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8955940_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8955bb0_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x55d6d8955e40_0, 0, 23;
    %end;
    .thread T_22;
    .scope S_0x55d6d8952450;
T_23 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8955760_0;
    %assign/vec4 v0x55d6d8955800_0, 0;
    %load/vec4 v0x55d6d8955a00_0;
    %assign/vec4 v0x55d6d8955940_0, 0;
    %load/vec4 v0x55d6d8955c90_0;
    %assign/vec4 v0x55d6d8955bb0_0, 0;
    %load/vec4 v0x55d6d8955f20_0;
    %assign/vec4 v0x55d6d8955e40_0, 0;
    %load/vec4 v0x55d6d89555b0_0;
    %assign/vec4 v0x55d6d8955510_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55d6d8956160;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d89590c0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x55d6d8956160;
T_25 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d89593b0_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8959540_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d89597e0_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x55d6d8959aa0_0, 0, 23;
    %end;
    .thread T_25;
    .scope S_0x55d6d8956160;
T_26 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8959310_0;
    %assign/vec4 v0x55d6d89593b0_0, 0;
    %load/vec4 v0x55d6d8959630_0;
    %assign/vec4 v0x55d6d8959540_0, 0;
    %load/vec4 v0x55d6d89598f0_0;
    %assign/vec4 v0x55d6d89597e0_0, 0;
    %load/vec4 v0x55d6d8959bb0_0;
    %assign/vec4 v0x55d6d8959aa0_0, 0;
    %load/vec4 v0x55d6d8959160_0;
    %assign/vec4 v0x55d6d89590c0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55d6d8919e30;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d891cdf0_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x55d6d8919e30;
T_28 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d891d0e0_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d891d240_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d891d4c0_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x55d6d891d740_0, 0, 23;
    %end;
    .thread T_28;
    .scope S_0x55d6d8919e30;
T_29 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d891d040_0;
    %assign/vec4 v0x55d6d891d0e0_0, 0;
    %load/vec4 v0x55d6d891d300_0;
    %assign/vec4 v0x55d6d891d240_0, 0;
    %load/vec4 v0x55d6d891d580_0;
    %assign/vec4 v0x55d6d891d4c0_0, 0;
    %load/vec4 v0x55d6d891d800_0;
    %assign/vec4 v0x55d6d891d740_0, 0;
    %load/vec4 v0x55d6d891ce90_0;
    %assign/vec4 v0x55d6d891cdf0_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55d6d891da70;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d8920a20_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x55d6d891da70;
T_31 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d8920d10_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8920ec0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8921150_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x55d6d89213e0_0, 0, 23;
    %end;
    .thread T_31;
    .scope S_0x55d6d891da70;
T_32 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8920c70_0;
    %assign/vec4 v0x55d6d8920d10_0, 0;
    %load/vec4 v0x55d6d8920fa0_0;
    %assign/vec4 v0x55d6d8920ec0_0, 0;
    %load/vec4 v0x55d6d8921230_0;
    %assign/vec4 v0x55d6d8921150_0, 0;
    %load/vec4 v0x55d6d89214c0_0;
    %assign/vec4 v0x55d6d89213e0_0, 0;
    %load/vec4 v0x55d6d8920ac0_0;
    %assign/vec4 v0x55d6d8920a20_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55d6d8921700;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d8924630_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x55d6d8921700;
T_34 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d8924920_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8924ad0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8924d60_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x55d6d8924ff0_0, 0, 23;
    %end;
    .thread T_34;
    .scope S_0x55d6d8921700;
T_35 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8924880_0;
    %assign/vec4 v0x55d6d8924920_0, 0;
    %load/vec4 v0x55d6d8924bb0_0;
    %assign/vec4 v0x55d6d8924ad0_0, 0;
    %load/vec4 v0x55d6d8924e40_0;
    %assign/vec4 v0x55d6d8924d60_0, 0;
    %load/vec4 v0x55d6d89250d0_0;
    %assign/vec4 v0x55d6d8924ff0_0, 0;
    %load/vec4 v0x55d6d89246d0_0;
    %assign/vec4 v0x55d6d8924630_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55d6d8925310;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d89282b0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x55d6d8925310;
T_37 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d89285a0_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8928700_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8928990_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x55d6d8928c20_0, 0, 23;
    %end;
    .thread T_37;
    .scope S_0x55d6d8925310;
T_38 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8928500_0;
    %assign/vec4 v0x55d6d89285a0_0, 0;
    %load/vec4 v0x55d6d89287e0_0;
    %assign/vec4 v0x55d6d8928700_0, 0;
    %load/vec4 v0x55d6d8928a70_0;
    %assign/vec4 v0x55d6d8928990_0, 0;
    %load/vec4 v0x55d6d8928d00_0;
    %assign/vec4 v0x55d6d8928c20_0, 0;
    %load/vec4 v0x55d6d8928350_0;
    %assign/vec4 v0x55d6d89282b0_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55d6d8928f40;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d892be50_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x55d6d8928f40;
T_40 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d892c140_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d892c2f0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d892c580_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x55d6d892c810_0, 0, 23;
    %end;
    .thread T_40;
    .scope S_0x55d6d8928f40;
T_41 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d892c0a0_0;
    %assign/vec4 v0x55d6d892c140_0, 0;
    %load/vec4 v0x55d6d892c3d0_0;
    %assign/vec4 v0x55d6d892c2f0_0, 0;
    %load/vec4 v0x55d6d892c660_0;
    %assign/vec4 v0x55d6d892c580_0, 0;
    %load/vec4 v0x55d6d892c8f0_0;
    %assign/vec4 v0x55d6d892c810_0, 0;
    %load/vec4 v0x55d6d892bef0_0;
    %assign/vec4 v0x55d6d892be50_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_0x55d6d892cb30;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d892fa40_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x55d6d892cb30;
T_43 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d892fd30_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d892fee0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8930170_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x55d6d8930400_0, 0, 23;
    %end;
    .thread T_43;
    .scope S_0x55d6d892cb30;
T_44 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d892fc90_0;
    %assign/vec4 v0x55d6d892fd30_0, 0;
    %load/vec4 v0x55d6d892ffc0_0;
    %assign/vec4 v0x55d6d892fee0_0, 0;
    %load/vec4 v0x55d6d8930250_0;
    %assign/vec4 v0x55d6d8930170_0, 0;
    %load/vec4 v0x55d6d89304e0_0;
    %assign/vec4 v0x55d6d8930400_0, 0;
    %load/vec4 v0x55d6d892fae0_0;
    %assign/vec4 v0x55d6d892fa40_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x55d6d8930720;
T_45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d8933630_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x55d6d8930720;
T_46 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d8933920_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8933ad0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8933d60_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x55d6d8933ff0_0, 0, 23;
    %end;
    .thread T_46;
    .scope S_0x55d6d8930720;
T_47 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8933880_0;
    %assign/vec4 v0x55d6d8933920_0, 0;
    %load/vec4 v0x55d6d8933bb0_0;
    %assign/vec4 v0x55d6d8933ad0_0, 0;
    %load/vec4 v0x55d6d8933e40_0;
    %assign/vec4 v0x55d6d8933d60_0, 0;
    %load/vec4 v0x55d6d89340d0_0;
    %assign/vec4 v0x55d6d8933ff0_0, 0;
    %load/vec4 v0x55d6d89336d0_0;
    %assign/vec4 v0x55d6d8933630_0, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0x55d6d8934310;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d8937340_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x55d6d8934310;
T_49 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d8937630_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d8937770_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d89379e0_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x55d6d8937c70_0, 0, 23;
    %end;
    .thread T_49;
    .scope S_0x55d6d8934310;
T_50 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8937590_0;
    %assign/vec4 v0x55d6d8937630_0, 0;
    %load/vec4 v0x55d6d8937830_0;
    %assign/vec4 v0x55d6d8937770_0, 0;
    %load/vec4 v0x55d6d8937ac0_0;
    %assign/vec4 v0x55d6d89379e0_0, 0;
    %load/vec4 v0x55d6d8937d50_0;
    %assign/vec4 v0x55d6d8937c70_0, 0;
    %load/vec4 v0x55d6d89373e0_0;
    %assign/vec4 v0x55d6d8937340_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0x55d6d8937f90;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d893aeb0_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x55d6d8937f90;
T_52 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d893b1a0_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d893b350_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x55d6d893b5e0_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x55d6d893b870_0, 0, 23;
    %end;
    .thread T_52;
    .scope S_0x55d6d8937f90;
T_53 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d893b100_0;
    %assign/vec4 v0x55d6d893b1a0_0, 0;
    %load/vec4 v0x55d6d893b430_0;
    %assign/vec4 v0x55d6d893b350_0, 0;
    %load/vec4 v0x55d6d893b6c0_0;
    %assign/vec4 v0x55d6d893b5e0_0, 0;
    %load/vec4 v0x55d6d893b950_0;
    %assign/vec4 v0x55d6d893b870_0, 0;
    %load/vec4 v0x55d6d893af50_0;
    %assign/vec4 v0x55d6d893aeb0_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x55d6d8901d10;
T_54 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d895d4e0_0, 0, 2;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55d6d895e930_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55d6d895fc40_0, 0, 18;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x55d6d895d6a0_0, 0, 19;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d895bfb0_0, 0, 2;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55d6d895d860_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55d6d895ec50_0, 0, 18;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x55d6d8960060_0, 0, 19;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d895bb00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d6d895c090_0, 0, 2;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55d6d895ea70_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55d6d895fdc0_0, 0, 18;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x55d6d89613b0_0, 0, 19;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d895be50_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x55d6d8901d10;
T_55 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d895d400_0;
    %assign/vec4 v0x55d6d895d4e0_0, 0;
    %load/vec4 v0x55d6d895e890_0;
    %assign/vec4 v0x55d6d895e930_0, 0;
    %load/vec4 v0x55d6d895fb60_0;
    %assign/vec4 v0x55d6d895fc40_0, 0;
    %load/vec4 v0x55d6d895d5c0_0;
    %assign/vec4 v0x55d6d895d6a0_0, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_0x55d6d8901d10;
T_56 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d895d4e0_0;
    %assign/vec4 v0x55d6d895bfb0_0, 0;
    %load/vec4 v0x55d6d895eb10_0;
    %assign/vec4 v0x55d6d895d860_0, 0;
    %load/vec4 v0x55d6d895fea0_0;
    %assign/vec4 v0x55d6d895ec50_0, 0;
    %load/vec4 v0x55d6d8961470_0;
    %assign/vec4 v0x55d6d8960060_0, 0;
    %load/vec4 v0x55d6d895ad90_0;
    %assign/vec4 v0x55d6d895bb00_0, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_0x55d6d8901d10;
T_57 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d895bfb0_0;
    %assign/vec4 v0x55d6d895c090_0, 0;
    %load/vec4 v0x55d6d895ebb0_0;
    %assign/vec4 v0x55d6d895ea70_0, 0;
    %load/vec4 v0x55d6d895ff90_0;
    %assign/vec4 v0x55d6d895fdc0_0, 0;
    %load/vec4 v0x55d6d8961550_0;
    %assign/vec4 v0x55d6d89613b0_0, 0;
    %load/vec4 v0x55d6d895bef0_0;
    %assign/vec4 v0x55d6d895be50_0, 0;
    %jmp T_57;
    .thread T_57;
    .scope S_0x55d6d8962e20;
T_58 ;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x55d6d8963430_0, 0, 30;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x55d6d8963510_0, 0, 30;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x55d6d8963640_0, 0, 30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d89632a0_0, 0, 1;
    %end;
    .thread T_58;
    .scope S_0x55d6d8962e20;
T_59 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8963360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x55d6d8963720_0;
    %assign/vec4 v0x55d6d8963430_0, 0;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v0x55d6d8963640_0, 0;
    %pushi/vec4 268435456, 0, 30;
    %assign/vec4 v0x55d6d8963510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d6d89632a0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x55d6d8963510_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_59.2, 4;
    %load/vec4 v0x55d6d8963640_0;
    %load/vec4 v0x55d6d8963510_0;
    %add;
    %load/vec4 v0x55d6d8963430_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_59.4, 5;
    %load/vec4 v0x55d6d8963430_0;
    %load/vec4 v0x55d6d8963640_0;
    %load/vec4 v0x55d6d8963510_0;
    %add;
    %sub;
    %assign/vec4 v0x55d6d8963430_0, 0;
    %load/vec4 v0x55d6d8963640_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55d6d8963510_0;
    %add;
    %assign/vec4 v0x55d6d8963640_0, 0;
    %jmp T_59.5;
T_59.4 ;
    %load/vec4 v0x55d6d8963640_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55d6d8963640_0, 0;
T_59.5 ;
    %load/vec4 v0x55d6d8963510_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55d6d8963510_0, 0;
T_59.2 ;
    %load/vec4 v0x55d6d8963510_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_59.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d6d89632a0_0, 0;
    %jmp T_59.7;
T_59.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d6d89632a0_0, 0;
T_59.7 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x55d6d8961770;
T_60 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d6d8962400_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d6d8962570_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d6d8962a30_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_0x55d6d8961770;
T_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d6d8962a30_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x55d6d8962a30_0;
    %pad/u 33;
    %cmpi/u 8, 0, 33;
    %jmp/0xz T_61.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x55d6d8962a30_0;
    %store/vec4a v0x55d6d8962b10, 4, 0;
    %load/vec4 v0x55d6d8962a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d6d8962a30_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %end;
    .thread T_61;
    .scope S_0x55d6d8961770;
T_62 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8962240_0;
    %assign/vec4 v0x55d6d8962400_0, 0;
    %load/vec4 v0x55d6d8962cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v0x55d6d8962790_0;
    %load/vec4 v0x55d6d8962240_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d6d8962b10, 0, 4;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x55d6d8961770;
T_63 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8962320_0;
    %assign/vec4 v0x55d6d8962570_0, 0;
    %jmp T_63;
    .thread T_63;
    .scope S_0x55d6d8901930;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d8966910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d8966c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d8967030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d8967620_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d6d89670d0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d6d89648e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d6d8965470_0, 0, 32;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v0x55d6d8965390_0, 0, 40;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x55d6d8965550_0, 0, 48;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d6d8965d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d6d8965b20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d8965c00_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55d6d89650f0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55d6d8964f50_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55d6d8964d90_0, 0, 16;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x55d6d89651d0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d8965030_0, 0, 1;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55d6d8966ab0_0, 0, 18;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55d6d89669d0_0, 0, 16;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x55d6d8966680_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d8966dd0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55d6d8966ea0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55d6d89676c0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d6d8966850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d6d8966420_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55d6d8966260_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d89665c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d8965a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d89656d0_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0x55d6d8901930;
T_65 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8967580_0;
    %flag_set/vec4 8;
    %jmp/0 T_65.0, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_65.1, 8;
T_65.0 ; End of true expr.
    %load/vec4 v0x55d6d89670d0_0;
    %addi 1, 0, 4;
    %load/vec4 v0x55d6d8966c60_0;
    %concati/vec4 7, 0, 3;
    %and;
    %jmp/0 T_65.1, 8;
 ; End of false expr.
    %blend;
T_65.1;
    %assign/vec4 v0x55d6d89670d0_0, 0;
    %jmp T_65;
    .thread T_65;
    .scope S_0x55d6d8901930;
T_66 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d89670d0_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55d6d8967030_0, 0;
    %load/vec4 v0x55d6d8967580_0;
    %load/vec4 v0x55d6d89670d0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x55d6d8967580_0;
    %assign/vec4 v0x55d6d8967620_0, 0;
T_66.0 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x55d6d8901930;
T_67 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8967760_0;
    %load/vec4 v0x55d6d8965f00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v0x55d6d8965fe0_0;
    %assign/vec4 v0x55d6d89648e0_0, 0;
T_67.0 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x55d6d8901930;
T_68 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8967760_0;
    %load/vec4 v0x55d6d8965f00_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x55d6d8965fe0_0;
    %assign/vec4 v0x55d6d8965470_0, 0;
T_68.0 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x55d6d8901930;
T_69 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8967030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v0x55d6d8967620_0;
    %flag_set/vec4 8;
    %jmp/0 T_69.2, 8;
    %load/vec4 v0x55d6d8965470_0;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_69.3, 8;
T_69.2 ; End of true expr.
    %load/vec4 v0x55d6d8965390_0;
    %load/vec4 v0x55d6d89648e0_0;
    %pad/u 40;
    %add;
    %jmp/0 T_69.3, 8;
 ; End of false expr.
    %blend;
T_69.3;
    %assign/vec4 v0x55d6d8965390_0, 0;
    %load/vec4 v0x55d6d8967620_0;
    %flag_set/vec4 8;
    %jmp/0 T_69.4, 8;
    %pushi/vec4 0, 0, 48;
    %jmp/1 T_69.5, 8;
T_69.4 ; End of true expr.
    %load/vec4 v0x55d6d8965550_0;
    %load/vec4 v0x55d6d8965390_0;
    %pad/u 48;
    %add;
    %jmp/0 T_69.5, 8;
 ; End of false expr.
    %blend;
T_69.5;
    %assign/vec4 v0x55d6d8965550_0, 0;
T_69.0 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x55d6d8901930;
T_70 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8967760_0;
    %load/vec4 v0x55d6d8965f00_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x55d6d8965fe0_0;
    %assign/vec4 v0x55d6d8965d60_0, 0;
T_70.0 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x55d6d8901930;
T_71 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8965b20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55d6d8965c00_0, 0;
    %load/vec4 v0x55d6d8967030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %load/vec4 v0x55d6d8967620_0;
    %load/vec4 v0x55d6d8966910_0;
    %load/vec4 v0x55d6d8965c00_0;
    %inv;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0x55d6d8967620_0;
    %flag_set/vec4 8;
    %jmp/0 T_71.4, 8;
    %load/vec4 v0x55d6d8965d60_0;
    %jmp/1 T_71.5, 8;
T_71.4 ; End of true expr.
    %load/vec4 v0x55d6d8965b20_0;
    %subi 1, 0, 32;
    %jmp/0 T_71.5, 8;
 ; End of false expr.
    %blend;
T_71.5;
    %assign/vec4 v0x55d6d8965b20_0, 0;
T_71.2 ;
    %load/vec4 v0x55d6d8967620_0;
    %load/vec4 v0x55d6d8965c00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.6, 8;
    %load/vec4 v0x55d6d8967620_0;
    %assign/vec4 v0x55d6d8966910_0, 0;
T_71.6 ;
T_71.0 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x55d6d8901930;
T_72 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8967760_0;
    %load/vec4 v0x55d6d8965f00_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0x55d6d8965fe0_0;
    %pad/u 16;
    %assign/vec4 v0x55d6d89650f0_0, 0;
T_72.0 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x55d6d8901930;
T_73 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8967760_0;
    %load/vec4 v0x55d6d8965f00_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %load/vec4 v0x55d6d8965fe0_0;
    %pad/u 16;
    %assign/vec4 v0x55d6d8964f50_0, 0;
T_73.0 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x55d6d8901930;
T_74 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8966910_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.0, 8;
    %load/vec4 v0x55d6d8964d90_0;
    %pad/u 17;
    %load/vec4 v0x55d6d89650f0_0;
    %pad/u 17;
    %add;
    %jmp/1 T_74.1, 8;
T_74.0 ; End of true expr.
    %load/vec4 v0x55d6d8964d90_0;
    %pad/u 17;
    %load/vec4 v0x55d6d89650f0_0;
    %pad/u 17;
    %sub;
    %jmp/0 T_74.1, 8;
 ; End of false expr.
    %blend;
T_74.1;
    %assign/vec4 v0x55d6d89651d0_0, 0;
    %load/vec4 v0x55d6d8966910_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.2, 8;
    %load/vec4 v0x55d6d8964e70_0;
    %pad/u 17;
    %load/vec4 v0x55d6d89651d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/1 T_74.3, 8;
T_74.2 ; End of true expr.
    %load/vec4 v0x55d6d89651d0_0;
    %parti/s 1, 16, 6;
    %jmp/0 T_74.3, 8;
 ; End of false expr.
    %blend;
T_74.3;
    %assign/vec4 v0x55d6d8965030_0, 0;
    %load/vec4 v0x55d6d8967030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.4, 8;
    %load/vec4 v0x55d6d8965030_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.6, 8;
    %load/vec4 v0x55d6d8964e70_0;
    %pad/u 17;
    %jmp/1 T_74.7, 8;
T_74.6 ; End of true expr.
    %load/vec4 v0x55d6d89651d0_0;
    %jmp/0 T_74.7, 8;
 ; End of false expr.
    %blend;
T_74.7;
    %pad/u 16;
    %assign/vec4 v0x55d6d8964d90_0, 0;
T_74.4 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x55d6d8901930;
T_75 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8967760_0;
    %load/vec4 v0x55d6d8965f00_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %load/vec4 v0x55d6d8965fe0_0;
    %pad/u 18;
    %assign/vec4 v0x55d6d8966ab0_0, 0;
T_75.0 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x55d6d8901930;
T_76 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8967760_0;
    %load/vec4 v0x55d6d8965f00_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x55d6d8965fe0_0;
    %pad/u 16;
    %assign/vec4 v0x55d6d89669d0_0, 0;
T_76.0 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x55d6d8901930;
T_77 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8966ba0_0;
    %load/vec4 v0x55d6d89669d0_0;
    %pad/s 18;
    %add;
    %pad/s 17;
    %assign/vec4 v0x55d6d8966680_0, 0;
    %jmp T_77;
    .thread T_77;
    .scope S_0x55d6d8901930;
T_78 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d89670d0_0;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55d6d8966dd0_0, 0;
    %jmp T_78;
    .thread T_78;
    .scope S_0x55d6d8901930;
T_79 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8966d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v0x55d6d8966f40_0;
    %pad/u 16;
    %assign/vec4 v0x55d6d8966ea0_0, 0;
T_79.0 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x55d6d8901930;
T_80 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d89670d0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_80.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_80.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_80.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_80.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_80.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d6d8966850_0, 0;
    %jmp T_80.6;
T_80.0 ;
    %load/vec4 v0x55d6d8965630_0;
    %assign/vec4 v0x55d6d8966850_0, 0;
    %jmp T_80.6;
T_80.1 ;
    %load/vec4 v0x55d6d8966680_0;
    %pad/s 32;
    %assign/vec4 v0x55d6d8966850_0, 0;
    %jmp T_80.6;
T_80.2 ;
    %load/vec4 v0x55d6d8964d90_0;
    %pad/u 32;
    %assign/vec4 v0x55d6d8966850_0, 0;
    %jmp T_80.6;
T_80.3 ;
    %load/vec4 v0x55d6d8966ea0_0;
    %pad/s 32;
    %assign/vec4 v0x55d6d8966850_0, 0;
    %jmp T_80.6;
T_80.4 ;
    %load/vec4 v0x55d6d8964d90_0;
    %pad/u 32;
    %assign/vec4 v0x55d6d8966850_0, 0;
    %jmp T_80.6;
T_80.6 ;
    %pop/vec4 1;
    %jmp T_80;
    .thread T_80;
    .scope S_0x55d6d8901930;
T_81 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d89670d0_0;
    %parti/s 1, 3, 3;
    %inv;
    %assign/vec4 v0x55d6d89656d0_0, 0;
    %load/vec4 v0x55d6d8967820_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.0, 8;
    %load/vec4 v0x55d6d8965fe0_0;
    %jmp/1 T_81.1, 8;
T_81.0 ; End of true expr.
    %load/vec4 v0x55d6d8966850_0;
    %jmp/0 T_81.1, 8;
 ; End of false expr.
    %blend;
T_81.1;
    %assign/vec4 v0x55d6d8966420_0, 0;
    %load/vec4 v0x55d6d8967820_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.2, 8;
    %load/vec4 v0x55d6d8965e20_0;
    %jmp/1 T_81.3, 8;
T_81.2 ; End of true expr.
    %load/vec4 v0x55d6d8966760_0;
    %jmp/0 T_81.3, 8;
 ; End of false expr.
    %blend;
T_81.3;
    %assign/vec4 v0x55d6d8966260_0, 0;
    %load/vec4 v0x55d6d8967820_0;
    %load/vec4 v0x55d6d8964cd0_0;
    %or;
    %assign/vec4 v0x55d6d89665c0_0, 0;
    %load/vec4 v0x55d6d8967820_0;
    %load/vec4 v0x55d6d8964cd0_0;
    %and;
    %assign/vec4 v0x55d6d8965a60_0, 0;
    %jmp T_81;
    .thread T_81;
    .scope S_0x55d6d8849760;
T_82 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55d6d8968730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d89680e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d6d8967f30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d89687d0_0, 0, 1;
    %end;
    .thread T_82;
    .scope S_0x55d6d8849760;
T_83 ;
    %vpi_func 2 8 "$test$plusargs" 32, "vcd" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_83.0, 4;
    %vpi_call 2 9 "$dumpfile", "fgen.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000101, S_0x55d6d8849760 {0 0 0};
T_83.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d6d8968240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d6d8967b50_0, 0, 32;
T_83.2 ;
    %load/vec4 v0x55d6d8967b50_0;
    %cmpi/s 1900, 0, 32;
    %jmp/0xz T_83.3, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d6d8967d20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d6d8967d20_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x55d6d8967b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d6d8967b50_0, 0, 32;
    %jmp T_83.2;
T_83.3 ;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_83;
    .scope S_0x55d6d8849760;
T_84 ;
    %vpi_func 2 24 "$value$plusargs" 32, "fgen_seq=%s", v0x55d6d89683c0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1718052206, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1601398129, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 778330484, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x55d6d89683c0_0, 0, 256;
T_84.0 ;
    %vpi_func 2 25 "$fopen" 32, v0x55d6d89683c0_0, "r" {0 0 0};
    %store/vec4 v0x55d6d89682e0_0, 0, 32;
    %end;
    .thread T_84;
    .scope S_0x55d6d8849760;
T_85 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8967f30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55d6d8967f30_0, 0;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x55d6d8967f30_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v0x55d6d8967f30_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d6d8968730_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %vpi_func 2 36 "$fscanf" 32, v0x55d6d89682e0_0, "%d %d\012", v0x55d6d8967a50_0, v0x55d6d8967c30_0 {0 0 0};
    %store/vec4 v0x55d6d8968730_0, 0, 32;
    %load/vec4 v0x55d6d8968730_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_85.2, 4;
    %vpi_call 2 38 "$display", "local bus[%d] = 0x%x (%d)", v0x55d6d8967a50_0, v0x55d6d8967c30_0, v0x55d6d8967c30_0 {0 0 0};
    %load/vec4 v0x55d6d8967c30_0;
    %assign/vec4 v0x55d6d8967ff0_0, 0;
    %load/vec4 v0x55d6d8967a50_0;
    %assign/vec4 v0x55d6d8967e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d6d89680e0_0, 0;
T_85.2 ;
    %jmp T_85.1;
T_85.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x55d6d8967ff0_0, 0;
    %pushi/vec4 127, 127, 16;
    %assign/vec4 v0x55d6d8967e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d6d89680e0_0, 0;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x55d6d8849760;
T_86 ;
    %wait E_0x55d6d89167a0;
    %load/vec4 v0x55d6d8967b50_0;
    %pushi/vec4 820, 0, 32;
    %mod/s;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55d6d89687d0_0, 0;
    %jmp T_86;
    .thread T_86;
    .scope S_0x55d6d8849760;
T_87 ;
    %wait E_0x55d6d88f7320;
    %load/vec4 v0x55d6d8968660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %vpi_call 2 63 "$display", "slave bus[%d] = 0x%x (%d)", v0x55d6d89684a0_0, v0x55d6d8968590_0, v0x55d6d8968590_0 {0 0 0};
T_87.0 ;
    %jmp T_87;
    .thread T_87;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "fgen_tb.v";
    "../sel4v/fgen.v";
    "../submodules/common_hdl/cordicg.v";
    "../submodules/common_hdl/addsubg.v";
    "../submodules/common_hdl/cordicg.vh";
    "../submodules/common_hdl/cstageg.v";
    "../submodules/common_hdl/dpram.v";
    "../sel4v/isqrt.v";
