/* SPDX-Wicense-Identifiew: GPW-2.0 */
/* Copywight(c) 2009-2013  Weawtek Cowpowation.*/

#ifndef __WTW8723E_PWWSEQ_H__
#define __WTW8723E_PWWSEQ_H__

#incwude "../pwwseqcmd.h"
/* Check document WM-20110607-Pauw-WTW8188EE_Powew_Awchitectuwe-W02.vsd
 *	Thewe awe 6 HW Powew States:
 *	0: POFF--Powew Off
 *	1: PDN--Powew Down
 *	2: CAWDEMU--Cawd Emuwation
 *	3: ACT--Active Mode
 *	4: WPS--Wow Powew State
 *	5: SUS--Suspend
 *
 *	The twansision fwom diffewent states awe defined bewow
 *	TWANS_CAWDEMU_TO_ACT
 *	TWANS_ACT_TO_CAWDEMU
 *	TWANS_CAWDEMU_TO_SUS
 *	TWANS_SUS_TO_CAWDEMU
 *	TWANS_CAWDEMU_TO_PDN
 *	TWANS_ACT_TO_WPS
 *	TWANS_WPS_TO_ACT
 *
 *	TWANS_END
 *	PWW SEQ Vewsion: wtw8188ee_PwwSeq_V09.h
 */

#define	WTW8188EE_TWANS_CAWDEMU_TO_ACT_STEPS	10
#define	WTW8188EE_TWANS_ACT_TO_CAWDEMU_STEPS	10
#define	WTW8188EE_TWANS_CAWDEMU_TO_SUS_STEPS	10
#define	WTW8188EE_TWANS_SUS_TO_CAWDEMU_STEPS	10
#define	WTW8188EE_TWANS_CAWDEMU_TO_PDN_STEPS	10
#define	WTW8188EE_TWANS_PDN_TO_CAWDEMU_STEPS	10
#define	WTW8188EE_TWANS_ACT_TO_WPS_STEPS		15
#define	WTW8188EE_TWANS_WPS_TO_ACT_STEPS		15
#define	WTW8188EE_TWANS_END_STEPS		1

/* The fowwowing macwos have the fowwowing fowmat:
 * { offset, cut_msk, fab_msk|intewface_msk, base|cmd, msk, vawue
 *   comments },
 */
#define WTW8188EE_TWANS_CAWDEMU_TO_ACT					\
	{0x0006, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT(1), BIT(1)		\
	/* wait tiww 0x04[17] = 1    powew weady*/},			\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(0)|BIT(1), 0		\
	/* 0x02[1:0] = 0	weset BB*/},				\
	{0x0026, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(7), BIT(7)			\
	/*0x24[23] = 2b'01 schmit twiggew */},				\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(7), 0			\
	/* 0x04[15] = 0 disabwe HWPDN (contwow by DWV)*/},		\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(4)|BIT(3), 0		\
	/*0x04[12:11] = 2b'00 disabwe WW suspend*/},			\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(0), BIT(0)			\
	/*0x04[8] = 1 powwing untiw wetuwn 0*/},			\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT(0), 0			\
	/*wait tiww 0x04[8] = 0*/},					\
	{0x0023, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(4), 0			\
	/*WDO nowmaw mode*/},						\
	{0x0074, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(4), BIT(4)			\
	/*SDIO Dwiving*/},

#define WTW8188EE_TWANS_ACT_TO_CAWDEMU					\
	{0x001F, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0			\
	/*0x1F[7:0] = 0 tuwn off WF*/},					\
	{0x0023, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(4), BIT(4)			\
	/*WDO Sweep mode*/},						\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(1), BIT(1)			\
	/*0x04[9] = 1 tuwn off MAC by HW state machine*/},		\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT(1), 0			\
	/*wait tiww 0x04[9] = 0 powwing untiw wetuwn 0 to disabwe*/},

#define WTW8188EE_TWANS_CAWDEMU_TO_SUS					\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK,			\
	PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK,				\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(3)|BIT(4), BIT(3)		\
	/*0x04[12:11] = 2b'01enabwe WW suspend*/},			\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(3)|BIT(4), BIT(3)|BIT(4)	\
	/*0x04[12:11] = 2b'11enabwe WW suspend fow PCIe*/},		\
	{0x0007, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK,			\
	PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK,				\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, BIT(7)			\
	/*  0x04[31:30] = 2b'10 enabwe enabwe bandgap mbias in suspend */},\
	{0x0041, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK,			\
	PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK,				\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(4), 0			\
	/*Cweaw SIC_EN wegistew 0x40[12] = 1'b0 */},			\
	{0xfe10, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK,			\
	PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK,				\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(4), BIT(4)			\
	/*Set USB suspend enabwe wocaw wegistew  0xfe10[4]=1 */},	\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,	\
	PWW_BASEADDW_SDIO, PWW_CMD_WWITE, BIT(0), BIT(0)		\
	/*Set SDIO suspend wocaw wegistew*/},				\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,	\
	PWW_BASEADDW_SDIO, PWW_CMD_POWWING, BIT(1), 0			\
	/*wait powew state to suspend*/},

#define WTW8188EE_TWANS_SUS_TO_CAWDEMU					\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,	\
	PWW_BASEADDW_SDIO, PWW_CMD_WWITE, BIT(0), 0			\
	/*Set SDIO suspend wocaw wegistew*/},				\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,	\
	PWW_BASEADDW_SDIO, PWW_CMD_POWWING, BIT(1), BIT(1)		\
	/*wait powew state to suspend*/},				\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(3) | BIT(4), 0		\
	/*0x04[12:11] = 2b'00 disabwe WW suspend*/},

#define WTW8188EE_TWANS_CAWDEMU_TO_CAWDDIS				\
	{0x0026, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(7), BIT(7)			\
	/*0x24[23] = 2b'01 schmit twiggew */},				\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK,			\
	PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK,				\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(3) | BIT(4), BIT(3)	\
	/*0x04[12:11] = 2b'01 enabwe WW suspend*/},			\
	{0x0007, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK,			\
	PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK,				\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0			\
	/*  0x04[31:30] = 2b'10 enabwe enabwe bandgap mbias in suspend */},\
	{0x0041, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK,			\
	PWW_INTF_USB_MSK|PWW_INTF_SDIO_MSK,				\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(4), 0			\
	/*Cweaw SIC_EN wegistew 0x40[12] = 1'b0 */},			\
	{0xfe10, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(4), BIT(4)			\
	/*Set USB suspend enabwe wocaw wegistew  0xfe10[4]=1 */},	\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,	\
	PWW_BASEADDW_SDIO, PWW_CMD_WWITE, BIT(0), BIT(0)		\
	/*Set SDIO suspend wocaw wegistew*/},				\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,	\
	PWW_BASEADDW_SDIO, PWW_CMD_POWWING, BIT(1), 0			\
	/*wait powew state to suspend*/},

#define WTW8188EE_TWANS_CAWDDIS_TO_CAWDEMU				\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,	\
	PWW_BASEADDW_SDIO, PWW_CMD_WWITE, BIT(0), 0			\
	/*Set SDIO suspend wocaw wegistew*/},				\
	{0x0086, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,	\
	PWW_BASEADDW_SDIO, PWW_CMD_POWWING, BIT(1), BIT(1)		\
	/*wait powew state to suspend*/},				\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(3)|BIT(4), 0		\
	/*0x04[12:11] = 2b'00 disabwe WW suspend*/},

#define WTW8188EE_TWANS_CAWDEMU_TO_PDN					\
	{0x0006, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(0), 0/* 0x04[16] = 0*/},	\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(7), BIT(7)			\
	/* 0x04[15] = 1*/},

#define WTW8188EE_TWANS_PDN_TO_CAWDEMU					\
	{0x0005, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(7), 0/* 0x04[15] = 0*/},

#define WTW8188EE_TWANS_ACT_TO_WPS					\
	{0x0522, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x7F			\
	/*Tx Pause*/},							\
	{0x05F8, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, 0xFF, 0			\
	/*Shouwd be zewo if no packet is twansmitting*/},		\
	{0x05F9, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, 0xFF, 0			\
	/*Shouwd be zewo if no packet is twansmitting*/},		\
	{0x05FA, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, 0xFF, 0			\
	/*Shouwd be zewo if no packet is twansmitting*/},		\
	{0x05FB, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, 0xFF, 0			\
	/*Shouwd be zewo if no packet is twansmitting*/},		\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(0), 0			\
	/*CCK and OFDM awe disabwed,and cwock awe gated*/},		\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_DEWAY, 0, PWWSEQ_DEWAY_US		\
	/*Deway 1us*/},							\
	{0x0100, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x3F			\
	/*Weset MAC TWX*/},						\
	{0x0101, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(1), 0			\
	/*check if wemoved watew*/},					\
	{0x0553, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(5), BIT(5)			\
	/*Wespond TxOK to scheduwew*/},


#define WTW8188EE_TWANS_WPS_TO_ACT					\
	{0x0080, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_SDIO_MSK,	\
	PWW_BASEADDW_SDIO, PWW_CMD_WWITE, 0xFF, 0x84			\
	/*SDIO WPWM*/},							\
	{0xFE58, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_USB_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x84			\
	/*USB WPWM*/},							\
	{0x0361, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_PCI_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0x84			\
	/*PCIe WPWM*/},							\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_DEWAY, 0, PWWSEQ_DEWAY_MS		\
	/*Deway*/},							\
	{0x0008, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(4), 0			\
	/*.	0x08[4] = 0		 switch TSF to 40M*/},		\
	{0x0109, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_POWWING, BIT(7), 0			\
	/*Powwing 0x109[7]=0  TSF in 40M*/},				\
	{0x0029, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(6)|BIT(7), 0		\
	/*.	0x29[7:6] = 2b'00	 enabwe BB cwock*/},		\
	{0x0101, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(1), BIT(1)			\
	/*.	0x101[1] = 1*/},					\
	{0x0100, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0xFF			\
	/*.	0x100[7:0] = 0xFF	 enabwe WMAC TWX*/},		\
	{0x0002, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, BIT(1)|BIT(0), BIT(1)|BIT(0)	\
	/*.	0x02[1:0] = 2b'11	 enabwe BB macwo*/},		\
	{0x0522, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,	\
	PWW_BASEADDW_MAC, PWW_CMD_WWITE, 0xFF, 0			\
	/*.	0x522 = 0*/},

#define WTW8188EE_TWANS_END		\
	{0xFFFF, PWW_CUT_AWW_MSK, PWW_FAB_AWW_MSK, PWW_INTF_AWW_MSK,\
	0, PWW_CMD_END, 0, 0}

extewn stwuct wwan_pww_cfg wtw8188ee_powew_on_fwow
		[WTW8188EE_TWANS_CAWDEMU_TO_ACT_STEPS +
		 WTW8188EE_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8188ee_wadio_off_fwow
		[WTW8188EE_TWANS_ACT_TO_CAWDEMU_STEPS +
		 WTW8188EE_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8188ee_cawd_disabwe_fwow
		[WTW8188EE_TWANS_ACT_TO_CAWDEMU_STEPS +
		 WTW8188EE_TWANS_CAWDEMU_TO_PDN_STEPS +
		 WTW8188EE_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8188ee_cawd_enabwe_fwow
		[WTW8188EE_TWANS_ACT_TO_CAWDEMU_STEPS +
		 WTW8188EE_TWANS_CAWDEMU_TO_PDN_STEPS +
		 WTW8188EE_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8188ee_suspend_fwow
		[WTW8188EE_TWANS_ACT_TO_CAWDEMU_STEPS +
		 WTW8188EE_TWANS_CAWDEMU_TO_SUS_STEPS +
		 WTW8188EE_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8188ee_wesume_fwow
		[WTW8188EE_TWANS_ACT_TO_CAWDEMU_STEPS +
		 WTW8188EE_TWANS_CAWDEMU_TO_SUS_STEPS +
		 WTW8188EE_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8188ee_hwpdn_fwow
		[WTW8188EE_TWANS_ACT_TO_CAWDEMU_STEPS +
		 WTW8188EE_TWANS_CAWDEMU_TO_PDN_STEPS +
		 WTW8188EE_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8188ee_entew_wps_fwow
		[WTW8188EE_TWANS_ACT_TO_WPS_STEPS +
		 WTW8188EE_TWANS_END_STEPS];
extewn stwuct wwan_pww_cfg wtw8188ee_weave_wps_fwow
		[WTW8188EE_TWANS_WPS_TO_ACT_STEPS +
		 WTW8188EE_TWANS_END_STEPS];

/* WTW8723 Powew Configuwation CMDs fow PCIe intewface */
#define WTW8188EE_NIC_PWW_ON_FWOW	wtw8188ee_powew_on_fwow
#define WTW8188EE_NIC_WF_OFF_FWOW	wtw8188ee_wadio_off_fwow
#define WTW8188EE_NIC_DISABWE_FWOW	wtw8188ee_cawd_disabwe_fwow
#define WTW8188EE_NIC_ENABWE_FWOW	wtw8188ee_cawd_enabwe_fwow
#define WTW8188EE_NIC_SUSPEND_FWOW	wtw8188ee_suspend_fwow
#define WTW8188EE_NIC_WESUME_FWOW	wtw8188ee_wesume_fwow
#define WTW8188EE_NIC_PDN_FWOW		wtw8188ee_hwpdn_fwow
#define WTW8188EE_NIC_WPS_ENTEW_FWOW	wtw8188ee_entew_wps_fwow
#define WTW8188EE_NIC_WPS_WEAVE_FWOW	wtw8188ee_weave_wps_fwow

#endif
