<!DOCTYPE html>
<html>
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Patches contributed by Jimei University</title>
    <style>
    .pagination {
        border-top: 1px solid #ddd;
        border-bottom: 1px solid #ddd;
        overflow-wrap: break-word;
    }
    .pagination a, .pagination span {
        margin: 0 4px;
    }

    </style>
</head>
<body>
    <h1>Patches contributed by Jimei University</h1>
    <div class="pagination">
        <a href='28.html'>&lt;&lt;Prev</a><a href='28.html'>1</a><span>[2]</span><a href='28_3.html'>3</a><a href='28_3.html'>Next&gt;&gt;</a>
    </div>
    <hr>
    <pre>commit 229e312019dd1fd82d4e1cbffef226288cde4357
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Sat Dec 3 15:41:48 2022 +0800

    dt-bindings: arm: rockchip: Add Orange Pi R1 Plus
    
    Add devicetree binding documentation for the Orange Pi R1 Plus.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Acked-by: Krzysztof Kozlowski &lt;krzysztof.kozlowski@linaro.org&gt;
    Link: https://lore.kernel.org/r/20221203074149.11543-2-amadeus@jmu.edu.cn
    Signed-off-by: Heiko Stuebner &lt;heiko@sntech.de&gt;

diff --git a/Documentation/devicetree/bindings/arm/rockchip.yaml b/Documentation/devicetree/bindings/arm/rockchip.yaml
index b91496fdc306..98d438358484 100644
--- a/Documentation/devicetree/bindings/arm/rockchip.yaml
+++ b/Documentation/devicetree/bindings/arm/rockchip.yaml
@@ -778,6 +778,11 @@ properties:
           - const: tronsmart,orion-r68-meta
           - const: rockchip,rk3368
 
+      - description: Xunlong Orange Pi R1 Plus
+        items:
+          - const: xunlong,orangepi-r1-plus
+          - const: rockchip,rk3328
+
       - description: Zkmagic A95X Z2
         items:
           - const: zkmagic,a95x-z2</pre><hr><pre>commit 0b693c8f8b88d50114caaa4d2337932d4d172631
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Mon Dec 19 18:10:52 2022 +0800

    arm64: dts: rockchip: remove unsupported property from sdmmc2 for rock-3a
    
    'supports-sdio' is not part of the DT binding
    and not supported by the Linux driver.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Link: https://lore.kernel.org/r/20221219101052.7899-1-amadeus@jmu.edu.cn
    Signed-off-by: Heiko Stuebner &lt;heiko@sntech.de&gt;

diff --git a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
index a1c5fdf7d68f..5af11acb5c16 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
@@ -737,7 +737,6 @@ &amp;sdmmc0 {
 };
 
 &amp;sdmmc2 {
-	supports-sdio;
 	bus-width = &lt;4&gt;;
 	disable-wp;
 	cap-sd-highspeed;</pre><hr><pre>commit 2bf2f4d9f673013a58109626b87329310537a611
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Fri Dec 9 18:25:24 2022 +0800

    arm64: dts: rockchip: Add Radxa CM3I E25
    
    Radxa E25 is a network application carrier board for the Radxa CM3
    Industrial (CM3I) SoM, which is based on the Rockchip RK3568 SoC.
    
    It has the following features:
    
    - MicroSD card socket, on board eMMC flash
    - 2x 2.5GbE Realtek RTL8125B Ethernet transceiver
    - 1x USB Type-C port (Power and Serial console)
    - 1x USB 3.0 OTG port
    - mini PCIe socket (USB or PCIe)
    - ngff PCIe socket (USB or SATA)
    - 1x User LED and 16x RGB LEDs
    - 26-pin expansion header
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Link: https://lore.kernel.org/r/20221209102524.129367-3-amadeus@jmu.edu.cn
    Signed-off-by: Heiko Stuebner &lt;heiko@sntech.de&gt;

diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/rockchip/Makefile
index 0a76a2ebb5f6..19dd314e425e 100644
--- a/arch/arm64/boot/dts/rockchip/Makefile
+++ b/arch/arm64/boot/dts/rockchip/Makefile
@@ -81,4 +81,5 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-box-demo.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-bpi-r2-pro.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-evb1-v10.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-odroid-m1.dtb
+dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-radxa-e25.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-rock-3a.dtb
diff --git a/arch/arm64/boot/dts/rockchip/rk3568-radxa-cm3i.dtsi b/arch/arm64/boot/dts/rockchip/rk3568-radxa-cm3i.dtsi
new file mode 100644
index 000000000000..225dbbe4955d
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/rk3568-radxa-cm3i.dtsi
@@ -0,0 +1,416 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+
+#include &lt;dt-bindings/gpio/gpio.h&gt;
+#include &lt;dt-bindings/leds/common.h&gt;
+#include &lt;dt-bindings/pinctrl/rockchip.h&gt;
+#include "rk3568.dtsi"
+
+/ {
+	model = "Radxa CM3 Industrial Board";
+	compatible = "radxa,cm3i", "rockchip,rk3568";
+
+	aliases {
+		mmc0 = &amp;sdhci;
+	};
+
+	chosen {
+		stdout-path = "serial2:115200n8";
+	};
+
+	gpio-leds {
+		compatible = "gpio-leds";
+
+		led_user: led-0 {
+			gpios = &lt;&amp;gpio0 RK_PA6 GPIO_ACTIVE_HIGH&gt;;
+			function = LED_FUNCTION_HEARTBEAT;
+			color = &lt;LED_COLOR_ID_GREEN&gt;;
+			linux,default-trigger = "heartbeat";
+			pinctrl-names = "default";
+			pinctrl-0 = &lt;&amp;led_user_en&gt;;
+		};
+	};
+
+	pcie30_avdd0v9: pcie30-avdd0v9-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "pcie30_avdd0v9";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = &lt;900000&gt;;
+		regulator-max-microvolt = &lt;900000&gt;;
+		vin-supply = &lt;&amp;vcc3v3_sys&gt;;
+	};
+
+	pcie30_avdd1v8: pcie30-avdd1v8-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "pcie30_avdd1v8";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = &lt;1800000&gt;;
+		regulator-max-microvolt = &lt;1800000&gt;;
+		vin-supply = &lt;&amp;vcc3v3_sys&gt;;
+	};
+
+	vcc3v3_sys: vcc3v3-sys-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc3v3_sys";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = &lt;3300000&gt;;
+		regulator-max-microvolt = &lt;3300000&gt;;
+		vin-supply = &lt;&amp;vcc5v_input&gt;;
+	};
+
+	vcc5v0_sys: vcc5v0-sys-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc5v0_sys";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = &lt;5000000&gt;;
+		regulator-max-microvolt = &lt;5000000&gt;;
+		vin-supply = &lt;&amp;vcc5v_input&gt;;
+	};
+
+	/* labeled +5v_input in schematic */
+	vcc5v_input: vcc5v-input-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc5v_input";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = &lt;5000000&gt;;
+		regulator-max-microvolt = &lt;5000000&gt;;
+	};
+};
+
+&amp;combphy0 {
+	status = "okay";
+};
+
+&amp;combphy1 {
+	status = "okay";
+};
+
+&amp;combphy2 {
+	status = "okay";
+};
+
+&amp;cpu0 {
+	cpu-supply = &lt;&amp;vdd_cpu&gt;;
+};
+
+&amp;cpu1 {
+	cpu-supply = &lt;&amp;vdd_cpu&gt;;
+};
+
+&amp;cpu2 {
+	cpu-supply = &lt;&amp;vdd_cpu&gt;;
+};
+
+&amp;cpu3 {
+	cpu-supply = &lt;&amp;vdd_cpu&gt;;
+};
+
+&amp;display_subsystem {
+	status = "disabled";
+};
+
+&amp;gpu {
+	mali-supply = &lt;&amp;vdd_gpu&gt;;
+	status = "okay";
+};
+
+&amp;i2c0 {
+	status = "okay";
+
+	vdd_cpu: regulator@1c {
+		compatible = "tcs,tcs4525";
+		reg = &lt;0x1c&gt;;
+		fcs,suspend-voltage-selector = &lt;1&gt;;
+		regulator-name = "vdd_cpu";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = &lt;800000&gt;;
+		regulator-max-microvolt = &lt;1150000&gt;;
+		regulator-ramp-delay = &lt;2300&gt;;
+		vin-supply = &lt;&amp;vcc5v_input&gt;;
+
+		regulator-state-mem {
+			regulator-off-in-suspend;
+		};
+	};
+
+	rk809: pmic@20 {
+		compatible = "rockchip,rk809";
+		reg = &lt;0x20&gt;;
+		interrupt-parent = &lt;&amp;gpio0&gt;;
+		interrupts = &lt;RK_PA3 IRQ_TYPE_LEVEL_LOW&gt;;
+		#clock-cells = &lt;1&gt;;
+		pinctrl-names = "default";
+		pinctrl-0 = &lt;&amp;pmic_int&gt;;
+		rockchip,system-power-controller;
+		wakeup-source;
+
+		vcc1-supply = &lt;&amp;vcc3v3_sys&gt;;
+		vcc2-supply = &lt;&amp;vcc3v3_sys&gt;;
+		vcc3-supply = &lt;&amp;vcc3v3_sys&gt;;
+		vcc4-supply = &lt;&amp;vcc3v3_sys&gt;;
+		vcc5-supply = &lt;&amp;vcc3v3_sys&gt;;
+		vcc6-supply = &lt;&amp;vcc3v3_sys&gt;;
+		vcc7-supply = &lt;&amp;vcc3v3_sys&gt;;
+		vcc8-supply = &lt;&amp;vcc3v3_sys&gt;;
+		vcc9-supply = &lt;&amp;vcc3v3_sys&gt;;
+
+		regulators {
+			vdd_logic: DCDC_REG1 {
+				regulator-name = "vdd_logic";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-init-microvolt = &lt;900000&gt;;
+				regulator-initial-mode = &lt;0x2&gt;;
+				regulator-min-microvolt = &lt;500000&gt;;
+				regulator-max-microvolt = &lt;1350000&gt;;
+				regulator-ramp-delay = &lt;6001&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vdd_gpu: DCDC_REG2 {
+				regulator-name = "vdd_gpu";
+				regulator-always-on;
+				regulator-init-microvolt = &lt;900000&gt;;
+				regulator-initial-mode = &lt;0x2&gt;;
+				regulator-min-microvolt = &lt;500000&gt;;
+				regulator-max-microvolt = &lt;1350000&gt;;
+				regulator-ramp-delay = &lt;6001&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vcc_ddr: DCDC_REG3 {
+				regulator-name = "vcc_ddr";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-initial-mode = &lt;0x2&gt;;
+
+				regulator-state-mem {
+					regulator-on-in-suspend;
+				};
+			};
+
+			vdd_npu: DCDC_REG4 {
+				regulator-name = "vdd_npu";
+				regulator-init-microvolt = &lt;900000&gt;;
+				regulator-initial-mode = &lt;0x2&gt;;
+				regulator-min-microvolt = &lt;500000&gt;;
+				regulator-max-microvolt = &lt;1350000&gt;;
+				regulator-ramp-delay = &lt;6001&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vcc_1v8: DCDC_REG5 {
+				regulator-name = "vcc_1v8";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = &lt;1800000&gt;;
+				regulator-max-microvolt = &lt;1800000&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vdda0v9_image: LDO_REG1 {
+				regulator-name = "vdda0v9_image";
+				regulator-min-microvolt = &lt;900000&gt;;
+				regulator-max-microvolt = &lt;900000&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vdda_0v9: LDO_REG2 {
+				regulator-name = "vdda_0v9";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = &lt;900000&gt;;
+				regulator-max-microvolt = &lt;900000&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vdda0v9_pmu: LDO_REG3 {
+				regulator-name = "vdda0v9_pmu";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = &lt;900000&gt;;
+				regulator-max-microvolt = &lt;900000&gt;;
+
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = &lt;900000&gt;;
+				};
+			};
+
+			vccio_acodec: LDO_REG4 {
+				regulator-name = "vccio_acodec";
+				regulator-always-on;
+				regulator-min-microvolt = &lt;3300000&gt;;
+				regulator-max-microvolt = &lt;3300000&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vccio_sd: LDO_REG5 {
+				regulator-name = "vccio_sd";
+				regulator-min-microvolt = &lt;1800000&gt;;
+				regulator-max-microvolt = &lt;3300000&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vcc3v3_pmu: LDO_REG6 {
+				regulator-name = "vcc3v3_pmu";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = &lt;3300000&gt;;
+				regulator-max-microvolt = &lt;3300000&gt;;
+
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = &lt;3300000&gt;;
+				};
+			};
+
+			vcca_1v8: LDO_REG7 {
+				regulator-name = "vcca_1v8";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = &lt;1800000&gt;;
+				regulator-max-microvolt = &lt;1800000&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vcca1v8_pmu: LDO_REG8 {
+				regulator-name = "vcca1v8_pmu";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = &lt;1800000&gt;;
+				regulator-max-microvolt = &lt;1800000&gt;;
+
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = &lt;1800000&gt;;
+				};
+			};
+
+			vcca1v8_image: LDO_REG9 {
+				regulator-name = "vcca1v8_image";
+				regulator-min-microvolt = &lt;1800000&gt;;
+				regulator-max-microvolt = &lt;1800000&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vcc_3v3: SWITCH_REG1 {
+				regulator-name = "vcc_3v3";
+				regulator-always-on;
+				regulator-boot-on;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vcc3v3_sd: SWITCH_REG2 {
+				regulator-name = "vcc3v3_sd";
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+		};
+	};
+};
+
+&amp;pinctrl {
+	leds {
+		led_user_en: led_user_en {
+			rockchip,pins = &lt;0 RK_PA6 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+	};
+
+	pmic {
+		pmic_int: pmic_int {
+			rockchip,pins = &lt;0 RK_PA3 RK_FUNC_GPIO &amp;pcfg_pull_up&gt;;
+		};
+	};
+};
+
+&amp;pmu_io_domains {
+	pmuio1-supply = &lt;&amp;vcc3v3_pmu&gt;;
+	pmuio2-supply = &lt;&amp;vcc3v3_pmu&gt;;
+	vccio1-supply = &lt;&amp;vccio_acodec&gt;;
+	vccio2-supply = &lt;&amp;vcc_1v8&gt;;
+	vccio3-supply = &lt;&amp;vccio_sd&gt;;
+	vccio4-supply = &lt;&amp;vcc_1v8&gt;;
+	vccio5-supply = &lt;&amp;vcc_3v3&gt;;
+	vccio6-supply = &lt;&amp;vcc_1v8&gt;;
+	vccio7-supply = &lt;&amp;vcc_3v3&gt;;
+	status = "okay";
+};
+
+&amp;saradc {
+	vref-supply = &lt;&amp;vcca_1v8&gt;;
+	status = "okay";
+};
+
+&amp;sdhci {
+	bus-width = &lt;8&gt;;
+	max-frequency = &lt;200000000&gt;;
+	non-removable;
+	pinctrl-names = "default";
+	pinctrl-0 = &lt;&amp;emmc_bus8 &amp;emmc_clk &amp;emmc_cmd &amp;emmc_datastrobe&gt;;
+	vmmc-supply = &lt;&amp;vcc_3v3&gt;;
+	vqmmc-supply = &lt;&amp;vcc_1v8&gt;;
+	status = "okay";
+};
+
+&amp;tsadc {
+	rockchip,hw-tshut-mode = &lt;1&gt;;
+	rockchip,hw-tshut-polarity = &lt;0&gt;;
+	status = "okay";
+};
+
+&amp;uart2 {
+	status = "okay";
+};
+
+&amp;usb2phy0 {
+	status = "okay";
+};
+
+&amp;usb2phy1 {
+	status = "okay";
+};
+
+&amp;usb_host0_xhci {
+	extcon = &lt;&amp;usb2phy0&gt;;
+};
diff --git a/arch/arm64/boot/dts/rockchip/rk3568-radxa-e25.dts b/arch/arm64/boot/dts/rockchip/rk3568-radxa-e25.dts
new file mode 100644
index 000000000000..fb96019b0e87
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/rk3568-radxa-e25.dts
@@ -0,0 +1,229 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+
+/dts-v1/;
+#include "rk3568-radxa-cm3i.dtsi"
+
+/ {
+	model = "Radxa E25";
+	compatible = "radxa,e25", "rockchip,rk3568";
+
+	aliases {
+		mmc0 = &amp;sdmmc0;
+		mmc1 = &amp;sdhci;
+	};
+
+	pwm-leds {
+		compatible = "pwm-leds-multicolor";
+
+		multi-led {
+			color = &lt;LED_COLOR_ID_RGB&gt;;
+			max-brightness = &lt;255&gt;;
+
+			led-red {
+				color = &lt;LED_COLOR_ID_RED&gt;;
+				pwms = &lt;&amp;pwm1 0 1000000 0&gt;;
+			};
+
+			led-green {
+				color = &lt;LED_COLOR_ID_GREEN&gt;;
+				pwms = &lt;&amp;pwm2 0 1000000 0&gt;;
+			};
+
+			led-blue {
+				color = &lt;LED_COLOR_ID_BLUE&gt;;
+				pwms = &lt;&amp;pwm12 0 1000000 0&gt;;
+			};
+		};
+	};
+
+	vbus_typec: vbus-typec-regulator {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = &lt;&amp;gpio0 RK_PB7 GPIO_ACTIVE_HIGH&gt;;
+		pinctrl-names = "default";
+		pinctrl-0 = &lt;&amp;vbus_typec_en&gt;;
+		regulator-name = "vbus_typec";
+		regulator-min-microvolt = &lt;5000000&gt;;
+		regulator-max-microvolt = &lt;5000000&gt;;
+		vin-supply = &lt;&amp;vcc5v0_sys&gt;;
+	};
+
+	vcc3v3_minipcie: vcc3v3-minipcie-regulator {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = &lt;&amp;gpio3 RK_PA7 GPIO_ACTIVE_HIGH&gt;;
+		pinctrl-names = "default";
+		pinctrl-0 = &lt;&amp;minipcie_enable_h&gt;;
+		regulator-name = "vcc3v3_minipcie";
+		regulator-min-microvolt = &lt;5000000&gt;;
+		regulator-max-microvolt = &lt;5000000&gt;;
+		vin-supply = &lt;&amp;vcc5v0_sys&gt;;
+	};
+
+	vcc3v3_ngff: vcc3v3-ngff-regulator {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = &lt;&amp;gpio0 RK_PD6 GPIO_ACTIVE_HIGH&gt;;
+		pinctrl-names = "default";
+		pinctrl-0 = &lt;&amp;ngffpcie_enable_h&gt;;
+		regulator-name = "vcc3v3_ngff";
+		regulator-min-microvolt = &lt;3300000&gt;;
+		regulator-max-microvolt = &lt;3300000&gt;;
+		vin-supply = &lt;&amp;vcc5v0_sys&gt;;
+	};
+
+	/* actually fed by vcc5v0_sys, dependent
+	 * on pi6c clock generator
+	 */
+	vcc3v3_pcie30x1: vcc3v3-pcie30x1-regulator {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = &lt;&amp;gpio0 RK_PC5 GPIO_ACTIVE_HIGH&gt;;
+		pinctrl-names = "default";
+		pinctrl-0 = &lt;&amp;pcie30x1_enable_h&gt;;
+		regulator-name = "vcc3v3_pcie30x1";
+		regulator-min-microvolt = &lt;3300000&gt;;
+		regulator-max-microvolt = &lt;3300000&gt;;
+		vin-supply = &lt;&amp;vcc3v3_pi6c_05&gt;;
+	};
+
+	vcc3v3_pi6c_05: vcc3v3-pi6c-05-regulator {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpios = &lt;&amp;gpio0 RK_PC7 GPIO_ACTIVE_HIGH&gt;;
+		pinctrl-names = "default";
+		pinctrl-0 = &lt;&amp;pcie_enable_h&gt;;
+		regulator-name = "vcc3v3_pcie";
+		regulator-min-microvolt = &lt;3300000&gt;;
+		regulator-max-microvolt = &lt;3300000&gt;;
+		vin-supply = &lt;&amp;vcc5v0_sys&gt;;
+	};
+};
+
+&amp;pcie2x1 {
+	pinctrl-names = "default";
+	pinctrl-0 = &lt;&amp;pcie20_reset_h&gt;;
+	reset-gpios = &lt;&amp;gpio1 RK_PB2 GPIO_ACTIVE_HIGH&gt;;
+	vpcie3v3-supply = &lt;&amp;vcc3v3_pi6c_05&gt;;
+	status = "okay";
+};
+
+&amp;pcie30phy {
+	data-lanes = &lt;1 2&gt;;
+	status = "okay";
+};
+
+&amp;pcie3x1 {
+	num-lanes = &lt;1&gt;;
+	pinctrl-names = "default";
+	pinctrl-0 = &lt;&amp;pcie30x1m0_pins&gt;;
+	reset-gpios = &lt;&amp;gpio0 RK_PC3 GPIO_ACTIVE_HIGH&gt;;
+	vpcie3v3-supply = &lt;&amp;vcc3v3_pcie30x1&gt;;
+	status = "okay";
+};
+
+&amp;pcie3x2 {
+	num-lanes = &lt;1&gt;;
+	pinctrl-names = "default";
+	pinctrl-0 = &lt;&amp;pcie30x2_reset_h&gt;;
+	reset-gpios = &lt;&amp;gpio2 RK_PD6 GPIO_ACTIVE_HIGH&gt;;
+	vpcie3v3-supply = &lt;&amp;vcc3v3_pi6c_05&gt;;
+	status = "okay";
+};
+
+&amp;pinctrl {
+	pcie {
+		pcie20_reset_h: pcie20-reset-h {
+			rockchip,pins = &lt;1 RK_PB2 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+
+		pcie30x1_enable_h: pcie30x1-enable-h {
+			rockchip,pins = &lt;0 RK_PC5 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+
+		pcie30x2_reset_h: pcie30x2-reset-h {
+			rockchip,pins = &lt;2 RK_PD6 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+
+		pcie_enable_h: pcie-enable-h {
+			rockchip,pins = &lt;0 RK_PC7 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+	};
+
+	usb {
+		minipcie_enable_h: minipcie-enable-h {
+			rockchip,pins = &lt;3 RK_PA7 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+
+		ngffpcie_enable_h: ngffpcie-enable-h {
+			rockchip,pins = &lt;0 RK_PD6 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+
+		vbus_typec_en: vbus_typec_en {
+			rockchip,pins = &lt;0 RK_PB7 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+	};
+};
+
+&amp;pwm1 {
+	status = "okay";
+};
+
+&amp;pwm2 {
+	status = "okay";
+};
+
+&amp;pwm12 {
+	pinctrl-names = "default";
+	pinctrl-0 = &lt;&amp;pwm12m1_pins&gt;;
+	status = "okay";
+};
+
+&amp;sdmmc0 {
+	bus-width = &lt;4&gt;;
+	cap-sd-highspeed;
+	cd-gpios = &lt;&amp;gpio0 RK_PA4 GPIO_ACTIVE_LOW&gt;;
+	/* Also used in pcie30x1_clkreqnm0 */
+	disable-wp;
+	pinctrl-names = "default";
+	pinctrl-0 = &lt;&amp;sdmmc0_bus4 &amp;sdmmc0_clk &amp;sdmmc0_cmd&gt;;
+	sd-uhs-sdr104;
+	vmmc-supply = &lt;&amp;vcc3v3_sd&gt;;
+	vqmmc-supply = &lt;&amp;vccio_sd&gt;;
+	status = "okay";
+};
+
+&amp;usb_host0_ehci {
+	status = "okay";
+};
+
+&amp;usb_host0_ohci {
+	status = "okay";
+};
+
+&amp;usb_host0_xhci {
+	status = "okay";
+};
+
+&amp;usb_host1_ehci {
+	status = "okay";
+};
+
+&amp;usb_host1_ohci {
+	status = "okay";
+};
+
+&amp;usb2phy0_otg {
+	phy-supply = &lt;&amp;vbus_typec&gt;;
+	status = "okay";
+};
+
+&amp;usb2phy1_host {
+	phy-supply = &lt;&amp;vcc3v3_minipcie&gt;;
+	status = "okay";
+};
+
+&amp;usb2phy1_otg {
+	phy-supply = &lt;&amp;vcc3v3_ngff&gt;;
+	status = "okay";
+};</pre><hr><pre>commit ae9fbe0b1f9658d445d9e4049e2949b2ab141af1
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Fri Dec 9 18:25:23 2022 +0800

    dt-bindings: arm: rockchip: add Radxa CM3I E25
    
    Radxa CM3 Industrial (CM3I) is an System on Module made by Radxa
    based on the Rockchip RK3568 SoC. The first carrier board supported
    is the Radxa E25. Add devicetree binding documentation for it.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Acked-by: Rob Herring &lt;robh@kernel.org&gt;
    Link: https://lore.kernel.org/r/20221209102524.129367-2-amadeus@jmu.edu.cn
    Signed-off-by: Heiko Stuebner &lt;heiko@sntech.de&gt;

diff --git a/Documentation/devicetree/bindings/arm/rockchip.yaml b/Documentation/devicetree/bindings/arm/rockchip.yaml
index 88ff4422a8c1..3af95dbb95dc 100644
--- a/Documentation/devicetree/bindings/arm/rockchip.yaml
+++ b/Documentation/devicetree/bindings/arm/rockchip.yaml
@@ -599,6 +599,13 @@ properties:
           - const: pine64,soquartz
           - const: rockchip,rk3566
 
+      - description: Radxa CM3 Industrial
+        items:
+          - enum:
+              - radxa,e25
+          - const: radxa,cm3i
+          - const: rockchip,rk3568
+
       - description: Radxa Rock
         items:
           - const: radxa,rock</pre><hr><pre>commit 0522cd8112204d124d714eee7e9f0cac6de999d9
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Thu Oct 6 23:25:24 2022 +0800

    arm64: dts: rockchip: Add PCIe v3 nodes to rock-3a
    
    Add Nodes to Radxa ROCK3 Model A board to support PCIe v3.
    
    Tested-by: Anand Moon &lt;linux.amoon@gmail.com&gt;
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Link: https://lore.kernel.org/r/20221006152524.502445-3-amadeus@jmu.edu.cn
    Signed-off-by: Heiko Stuebner &lt;heiko@sntech.de&gt;

diff --git a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
index 8adf672709e8..c1fa917083ba 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
@@ -67,6 +67,37 @@ vcc12v_dcin: vcc12v-dcin-regulator {
 		regulator-boot-on;
 	};
 
+	pcie30_avdd0v9: pcie30-avdd0v9-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "pcie30_avdd0v9";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = &lt;900000&gt;;
+		regulator-max-microvolt = &lt;900000&gt;;
+		vin-supply = &lt;&amp;vcc3v3_sys&gt;;
+	};
+
+	pcie30_avdd1v8: pcie30-avdd1v8-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "pcie30_avdd1v8";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = &lt;1800000&gt;;
+		regulator-max-microvolt = &lt;1800000&gt;;
+		vin-supply = &lt;&amp;vcc3v3_sys&gt;;
+	};
+
+	/* pi6c pcie clock generator */
+	vcc3v3_pi6c_03: vcc3v3-pi6c-03-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc3v3_pi6c_03";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = &lt;3300000&gt;;
+		regulator-max-microvolt = &lt;3300000&gt;;
+		vin-supply = &lt;&amp;vcc5v0_sys&gt;;
+	};
+
 	vcc3v3_pcie: vcc3v3-pcie-regulator {
 		compatible = "regulator-fixed";
 		enable-active-high;
@@ -546,6 +577,19 @@ &amp;pcie2x1 {
 	status = "okay";
 };
 
+&amp;pcie30phy {
+	phy-supply = &lt;&amp;vcc3v3_pi6c_03&gt;;
+	status = "okay";
+};
+
+&amp;pcie3x2 {
+	pinctrl-names = "default";
+	pinctrl-0 = &lt;&amp;pcie30x2m1_pins&gt;;
+	reset-gpios = &lt;&amp;gpio2 RK_PD6 GPIO_ACTIVE_HIGH&gt;;
+	vpcie3v3-supply = &lt;&amp;vcc3v3_pcie&gt;;
+	status = "okay";
+};
+
 &amp;pinctrl {
 	cam {
 		vcc_cam_en: vcc_cam_en {</pre><hr><pre>commit 49665ab0ed5eed4fa7b8a6b236ff2df681c89673
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Thu Oct 6 23:25:23 2022 +0800

    arm64: dts: rockchip: Add regulator suffix to rock-3a
    
    Add -regulator suffix to regulator names on Radxa ROCK3 Model A
    board. This makes the naming more consistent.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Acked-by: Michael Riesch &lt;michael.riesch@wolfvision.net&gt;
    Link: https://lore.kernel.org/r/20221006152524.502445-2-amadeus@jmu.edu.cn
    Signed-off-by: Heiko Stuebner &lt;heiko@sntech.de&gt;

diff --git a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
index fb87a168fe96..8adf672709e8 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
@@ -60,7 +60,7 @@ simple-audio-card,codec {
 		};
 	};
 
-	vcc12v_dcin: vcc12v-dcin {
+	vcc12v_dcin: vcc12v-dcin-regulator {
 		compatible = "regulator-fixed";
 		regulator-name = "vcc12v_dcin";
 		regulator-always-on;
@@ -79,7 +79,7 @@ vcc3v3_pcie: vcc3v3-pcie-regulator {
 		vin-supply = &lt;&amp;vcc5v0_sys&gt;;
 	};
 
-	vcc3v3_sys: vcc3v3-sys {
+	vcc3v3_sys: vcc3v3-sys-regulator {
 		compatible = "regulator-fixed";
 		regulator-name = "vcc3v3_sys";
 		regulator-always-on;
@@ -89,7 +89,7 @@ vcc3v3_sys: vcc3v3-sys {
 		vin-supply = &lt;&amp;vcc12v_dcin&gt;;
 	};
 
-	vcc5v0_sys: vcc5v0-sys {
+	vcc5v0_sys: vcc5v0-sys-regulator {
 		compatible = "regulator-fixed";
 		regulator-name = "vcc5v0_sys";
 		regulator-always-on;
@@ -99,7 +99,7 @@ vcc5v0_sys: vcc5v0-sys {
 		vin-supply = &lt;&amp;vcc12v_dcin&gt;;
 	};
 
-	vcc5v0_usb: vcc5v0-usb {
+	vcc5v0_usb: vcc5v0-usb-regulator {
 		compatible = "regulator-fixed";
 		regulator-name = "vcc5v0_usb";
 		regulator-always-on;
@@ -109,7 +109,7 @@ vcc5v0_usb: vcc5v0-usb {
 		vin-supply = &lt;&amp;vcc12v_dcin&gt;;
 	};
 
-	vcc5v0_usb_host: vcc5v0-usb-host {
+	vcc5v0_usb_host: vcc5v0-usb-host-regulator {
 		compatible = "regulator-fixed";
 		enable-active-high;
 		gpio = &lt;&amp;gpio0 RK_PA6 GPIO_ACTIVE_HIGH&gt;;
@@ -144,7 +144,7 @@ vcc5v0_usb_otg: vcc5v0-usb-otg-regulator {
 		vin-supply = &lt;&amp;vcc5v0_usb&gt;;
 	};
 
-	vcc_cam: vcc-cam {
+	vcc_cam: vcc-cam-regulator {
 		compatible = "regulator-fixed";
 		enable-active-high;
 		gpio = &lt;&amp;gpio1 RK_PB1 GPIO_ACTIVE_HIGH&gt;;
@@ -160,7 +160,7 @@ regulator-state-mem {
 		};
 	};
 
-	vcc_mipi: vcc-mipi {
+	vcc_mipi: vcc-mipi-regulator {
 		compatible = "regulator-fixed";
 		enable-active-high;
 		gpio = &lt;&amp;gpio3 RK_PC0 GPIO_ACTIVE_HIGH&gt;;</pre><hr><pre>commit 0fbbfb0b00d17ae6b6c4f04e325203de9e37837a
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Tue Jul 26 10:35:16 2022 +0800

    arm64: dts: rockchip: Enable PCIe controller on rock3a
    
    Add the nodes to enable the PCIe controller on the
    Radxa ROCK3 Model A board. Run test with the MT7921
    pcie wireless card.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Link: https://lore.kernel.org/r/20220726023516.6487-1-amadeus@jmu.edu.cn
    Signed-off-by: Heiko Stuebner &lt;heiko@sntech.de&gt;

diff --git a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
index 037a2c3b1602..e35f6ce812bd 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
@@ -67,6 +67,18 @@ vcc12v_dcin: vcc12v-dcin {
 		regulator-boot-on;
 	};
 
+	vcc3v3_pcie: vcc3v3-pcie-regulator {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpios = &lt;&amp;gpio0 RK_PD4 GPIO_ACTIVE_HIGH&gt;;
+		pinctrl-names = "default";
+		pinctrl-0 = &lt;&amp;pcie_enable_h&gt;;
+		regulator-name = "vcc3v3_pcie";
+		regulator-min-microvolt = &lt;3300000&gt;;
+		regulator-max-microvolt = &lt;3300000&gt;;
+		vin-supply = &lt;&amp;vcc5v0_sys&gt;;
+	};
+
 	vcc3v3_sys: vcc3v3-sys {
 		compatible = "regulator-fixed";
 		regulator-name = "vcc3v3_sys";
@@ -173,6 +185,10 @@ &amp;combphy1 {
 	status = "okay";
 };
 
+&amp;combphy2 {
+	status = "okay";
+};
+
 &amp;cpu0 {
 	cpu-supply = &lt;&amp;vdd_cpu&gt;;
 };
@@ -522,6 +538,14 @@ rgmii_phy1: ethernet-phy@0 {
 	};
 };
 
+&amp;pcie2x1 {
+	pinctrl-names = "default";
+	pinctrl-0 = &lt;&amp;pcie_reset_h&gt;;
+	reset-gpios = &lt;&amp;gpio3 RK_PC1 GPIO_ACTIVE_HIGH&gt;;
+	vpcie3v3-supply = &lt;&amp;vcc3v3_pcie&gt;;
+	status = "okay";
+};
+
 &amp;pinctrl {
 	cam {
 		vcc_cam_en: vcc_cam_en {
@@ -553,6 +577,16 @@ led_user_en: led_user_en {
 		};
 	};
 
+	pcie {
+		pcie_enable_h: pcie-enable-h {
+			rockchip,pins = &lt;0 RK_PD4 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+
+		pcie_reset_h: pcie-reset-h {
+			rockchip,pins = &lt;3 RK_PC1 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+	};
+
 	pmic {
 		pmic_int: pmic_int {
 			rockchip,pins =</pre><hr><pre>commit 1b8d4233f51632cb3134b373b5727e26ab7e0a49
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Tue Jul 26 10:30:46 2022 +0800

    arm64: dts: rockchip: add rtc to rock3a
    
    Add devicetree node for hym8563 rtc to
    Radxa ROCK3 Model A board.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Link: https://lore.kernel.org/r/20220726023046.5876-1-amadeus@jmu.edu.cn
    Signed-off-by: Heiko Stuebner &lt;heiko@sntech.de&gt;

diff --git a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
index cd8cc0c3c68a..037a2c3b1602 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
@@ -484,6 +484,23 @@ &amp;i2c4 {
 	status = "disabled";
 };
 
+&amp;i2c5 {
+	status = "okay";
+
+	hym8563: rtc@51 {
+		compatible = "haoyu,hym8563";
+		reg = &lt;0x51&gt;;
+		interrupt-parent = &lt;&amp;gpio0&gt;;
+		interrupts = &lt;RK_PD3 IRQ_TYPE_LEVEL_LOW&gt;;
+		#clock-cells = &lt;0&gt;;
+		clock-frequency = &lt;32768&gt;;
+		clock-output-names = "rtcic_32kout";
+		pinctrl-names = "default";
+		pinctrl-0 = &lt;&amp;hym8563_int&gt;;
+		wakeup-source;
+	};
+};
+
 &amp;i2s0_8ch {
 	status = "okay";
 };
@@ -524,6 +541,12 @@ eth_phy_rst: eth_phy_rst {
 		};
 	};
 
+	hym8563 {
+		hym8563_int: hym8563-int {
+			rockchip,pins = &lt;0 RK_PD3 RK_FUNC_GPIO &amp;pcfg_pull_up&gt;;
+		};
+	};
+
 	leds {
 		led_user_en: led_user_en {
 			rockchip,pins = &lt;0 RK_PB7 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;</pre><hr><pre>commit 9c0bd8e53774c38bd7859ad4af300a5062430925
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Fri Oct 1 22:54:21 2021 +0800

    arm64: dts: qcom: ipq8074: Add QUP5 I2C node
    
    Add node to support the QUP5 I2C controller inside of IPQ8074.
    It is exactly the same as QUP2 controllers.
    Some routers like ZTE MF269 use this bus.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Signed-off-by: Bjorn Andersson &lt;bjorn.andersson@linaro.org&gt;
    Link: https://lore.kernel.org/r/20211001145421.18302-1-amadeus@jmu.edu.cn

diff --git a/arch/arm64/boot/dts/qcom/ipq8074.dtsi b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
index aebd0949ac81..9ab4654e39d3 100644
--- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi
+++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
@@ -430,6 +430,21 @@ blsp1_i2c3: i2c@78b7000 {
 			status = "disabled";
 		};
 
+		blsp1_i2c5: i2c@78b9000 {
+			compatible = "qcom,i2c-qup-v2.2.1";
+			#address-cells = &lt;1&gt;;
+			#size-cells = &lt;0&gt;;
+			reg = &lt;0x78b9000 0x600&gt;;
+			interrupts = &lt;GIC_SPI 299 IRQ_TYPE_LEVEL_HIGH&gt;;
+			clocks = &lt;&amp;gcc GCC_BLSP1_AHB_CLK&gt;,
+				 &lt;&amp;gcc GCC_BLSP1_QUP5_I2C_APPS_CLK&gt;;
+			clock-names = "iface", "core";
+			clock-frequency = &lt;400000&gt;;
+			dmas = &lt;&amp;blsp_dma 21&gt;, &lt;&amp;blsp_dma 20&gt;;
+			dma-names = "rx", "tx";
+			status = "disabled";
+		};
+
 		blsp1_i2c6: i2c@78ba000 {
 			compatible = "qcom,i2c-qup-v2.2.1";
 			#address-cells = &lt;1&gt;;</pre><hr><pre>commit d4949bf9cc6696c551b0b7b7111372cc8d2a35a9
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Sun Oct 10 21:50:17 2021 +0800

    arm64: dts: allwinner: NanoPi R1S H5: Add generic compatible string for I2C EEPROM
    
    The 'microchip,24c02' compatible does not match the at24 driver, so
    add this generic fallback to the device node compatible string to
    make the device to match the driver using the OF device ID table.
    
    Also set this eeprom to read-only mode because it stores the mac
    address of the onboard usb network card.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Signed-off-by: Maxime Ripard &lt;maxime@cerno.tech&gt;
    Link: https://lore.kernel.org/r/20211010135017.6855-2-amadeus@jmu.edu.cn

diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h5-nanopi-r1s-h5.dts b/arch/arm64/boot/dts/allwinner/sun50i-h5-nanopi-r1s-h5.dts
index 55bcdf8d1a07..55b369534a08 100644
--- a/arch/arm64/boot/dts/allwinner/sun50i-h5-nanopi-r1s-h5.dts
+++ b/arch/arm64/boot/dts/allwinner/sun50i-h5-nanopi-r1s-h5.dts
@@ -142,9 +142,16 @@ &amp;i2c0 {
 	status = "okay";
 
 	eeprom@51 {
-		compatible = "microchip,24c02";
+		compatible = "microchip,24c02", "atmel,24c02";
 		reg = &lt;0x51&gt;;
 		pagesize = &lt;16&gt;;
+		read-only;
+		#address-cells = &lt;1&gt;;
+		#size-cells = &lt;1&gt;;
+
+		eth_mac1: mac-address@fa {
+			reg = &lt;0xfa 0x06&gt;;
+		};
 	};
 };
 </pre>
    <div class="pagination">
        <a href='28.html'>&lt;&lt;Prev</a><a href='28.html'>1</a><span>[2]</span><a href='28_3.html'>3</a><a href='28_3.html'>Next&gt;&gt;</a>
    <div>
</body>
