Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc6slx75-3-csg484

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" into library work
Parsing module <ALU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ALU>.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 77: Signal <A> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 78: Signal <B> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 79: Signal <ALU_Sel> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 80: Signal <StatusRegisterVelues> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 81: Signal <ValidMemData> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 82: Signal <DecoderData> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 83: Signal <SPAddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 87: Signal <ALUSelect> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 105: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 107: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 109: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 120: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 122: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 124: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 124: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 135: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 137: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 139: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 150: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 152: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 154: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 165: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 167: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 180: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 182: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 184: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 195: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 196: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 198: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 210: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 212: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 214: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 225: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 227: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 240: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 242: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 244: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 255: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 262: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 269: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 276: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 276: Result of 34-bit expression is truncated to fit in 33-bit target.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 283: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 290: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 290: Result of 34-bit expression is truncated to fit in 33-bit target.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 297: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 304: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 311: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 318: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 325: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 332: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 339: Signal <DataFromDecoder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 345: Signal <DataFromDecoder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 351: Signal <ValidMemoryData> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 353: Signal <DataIO> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 361: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 367: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 369: Signal <DataFromDecoder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 380: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 382: Signal <DataFromDecoder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 393: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 395: Signal <DataFromDecoder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 406: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 408: Signal <DataFromDecoder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 419: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 421: Signal <DataFromDecoder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 432: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 434: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 439: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 452: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 457: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 473: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 475: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 480: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 493: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 498: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 514: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 516: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 521: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 534: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 539: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 555: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 556: Signal <StackPointerAddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 564: Signal <ValidMemoryData> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 573: Signal <StackPointerAddr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 580: Signal <ValidMemoryData> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 588: Signal <ArgB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 595: Signal <DataFromDecoder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 602: Signal <ArgB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 609: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 610: Signal <ArgB> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 617: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 618: Signal <DataFromDecoder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 625: Signal <DataFromDecoder> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 625: Result of 24-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 631: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 642: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 642: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 648: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 648: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 654: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 665: Signal <StatusRegVal> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 667: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 672: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 683: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 685: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 690: Signal <ArgA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v".
    Found 33-bit subtractor for signal <GND_1_o_GND_1_o_sub_31_OUT> created at line 165.
    Found 25-bit subtractor for signal <GND_1_o_GND_1_o_sub_34_OUT> created at line 180.
    Found 33-bit subtractor for signal <GND_1_o_GND_1_o_sub_35_OUT> created at line 180.
    Found 25-bit subtractor for signal <GND_1_o_GND_1_o_sub_36_OUT> created at line 182.
    Found 32-bit subtractor for signal <n0429> created at line 184.
    Found 33-bit subtractor for signal <GND_1_o_GND_1_o_sub_41_OUT> created at line 195.
    Found 32-bit subtractor for signal <n0431> created at line 198.
    Found 33-bit subtractor for signal <GND_1_o_GND_1_o_sub_45_OUT> created at line 210.
    Found 33-bit subtractor for signal <GND_1_o_GND_1_o_sub_46_OUT> created at line 210.
    Found 32-bit subtractor for signal <ArgB[31]_GND_1_o_sub_49_OUT> created at line 214.
    Found 32-bit subtractor for signal <n0435> created at line 214.
    Found 32-bit subtractor for signal <ArgA[31]_unary_minus_132_OUT> created at line 685.
    Found 33-bit adder for signal <n0578> created at line 105.
    Found 33-bit adder for signal <BUS_0003_GND_1_o_add_16_OUT> created at line 120.
    Found 33-bit adder for signal <n0584> created at line 135.
    Found 33-bit adder for signal <BUS_0009_GND_1_o_add_25_OUT> created at line 150.
    Found 32-bit adder for signal <n0424> created at line 154.
    Found 25-bit adder for signal <n0591[24:0]> created at line 339.
    Found 32x24-bit multiplier for signal <n0436> created at line 225.
    Found 32x32-bit multiplier for signal <n0437> created at line 240.
    Found 32-bit shifter logical left for signal <ArgA[31]_DataFromDecoder[23]_shift_left_58_OUT> created at line 269
    Found 34-bit shifter logical left for signal <n0441> created at line 276
    Found 32-bit shifter logical right for signal <ArgA[31]_DataFromDecoder[23]_shift_right_60_OUT> created at line 283
    Found 34-bit shifter logical right for signal <n0443> created at line 290
    Found 1-bit tristate buffer for signal <DataIO<31>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<30>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<29>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<28>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<27>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<26>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<25>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<24>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<23>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<22>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<21>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<20>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<19>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<18>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<17>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<16>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<15>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<14>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<13>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<12>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<11>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<10>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<9>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<8>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<7>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<6>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<5>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<4>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<3>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<2>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<1>> created at line 56
    Found 1-bit tristate buffer for signal <DataIO<0>> created at line 56
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <InDecSP<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <InDecSP<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MemIO<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MemIO<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUAddr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MenagePC<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MenagePC<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MenagePC<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSet<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSR<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSR<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSR<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSR<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSR<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSR<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSR<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSR<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetAP<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetAP<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetAP<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetAP<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DataBus<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <oe>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SetSP<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <ArgA[31]_GND_1_o_LessThan_32_o> created at line 167
    Found 32-bit comparator greater for signal <ArgA[31]_GND_1_o_LessThan_37_o> created at line 182
    Found 32-bit comparator greater for signal <ArgA[31]_ArgB[31]_LessThan_42_o> created at line 196
    Found 32-bit comparator greater for signal <ArgA[31]_ArgB[31]_LessThan_102_o> created at line 439
    Found 32-bit comparator equal for signal <ArgA[31]_ArgB[31]_equal_103_o> created at line 452
    Found 32-bit comparator greater for signal <ArgB[31]_ArgA[31]_LessThan_104_o> created at line 457
    Found 33-bit comparator equal for signal <ArgA[31]_ArgB[31]_equal_106_o> created at line 475
    Found 33-bit comparator greater for signal <ArgA[31]_ArgB[31]_LessThan_107_o> created at line 480
    Found 33-bit comparator equal for signal <ArgA[31]_ArgB[31]_equal_108_o> created at line 493
    Found 33-bit comparator greater for signal <ArgB[31]_ArgA[31]_LessThan_109_o> created at line 498
    Found 32-bit comparator equal for signal <ArgA[31]_GND_1_o_equal_113_o> created at line 534
    Found 32-bit comparator greater for signal <GND_1_o_ArgA[31]_LessThan_114_o> created at line 539
    Summary:
	inferred   2 Multiplier(s).
	inferred  18 Adder/Subtractor(s).
	inferred 148 Latch(s).
	inferred  12 Comparator(s).
	inferred 207 Multiplexer(s).
	inferred   4 Combinational logic shifter(s).
	inferred  32 Tristate(s).
Unit <ALU> synthesized.

Synthesizing Unit <div_32u_24u>.
    Related source file is "".
    Found 56-bit adder for signal <n2981> created at line 0.
    Found 56-bit adder for signal <GND_36_o_b[23]_add_1_OUT> created at line 0.
    Found 55-bit adder for signal <n2985> created at line 0.
    Found 55-bit adder for signal <GND_36_o_b[23]_add_3_OUT> created at line 0.
    Found 54-bit adder for signal <n2989> created at line 0.
    Found 54-bit adder for signal <GND_36_o_b[23]_add_5_OUT> created at line 0.
    Found 53-bit adder for signal <n2993> created at line 0.
    Found 53-bit adder for signal <GND_36_o_b[23]_add_7_OUT> created at line 0.
    Found 52-bit adder for signal <n2997> created at line 0.
    Found 52-bit adder for signal <GND_36_o_b[23]_add_9_OUT> created at line 0.
    Found 51-bit adder for signal <n3001> created at line 0.
    Found 51-bit adder for signal <GND_36_o_b[23]_add_11_OUT> created at line 0.
    Found 50-bit adder for signal <n3005> created at line 0.
    Found 50-bit adder for signal <GND_36_o_b[23]_add_13_OUT> created at line 0.
    Found 49-bit adder for signal <n3009> created at line 0.
    Found 49-bit adder for signal <GND_36_o_b[23]_add_15_OUT> created at line 0.
    Found 48-bit adder for signal <n3013> created at line 0.
    Found 48-bit adder for signal <GND_36_o_b[23]_add_17_OUT> created at line 0.
    Found 47-bit adder for signal <n3017> created at line 0.
    Found 47-bit adder for signal <GND_36_o_b[23]_add_19_OUT> created at line 0.
    Found 46-bit adder for signal <n3021> created at line 0.
    Found 46-bit adder for signal <GND_36_o_b[23]_add_21_OUT> created at line 0.
    Found 45-bit adder for signal <n3025> created at line 0.
    Found 45-bit adder for signal <GND_36_o_b[23]_add_23_OUT> created at line 0.
    Found 44-bit adder for signal <n3029> created at line 0.
    Found 44-bit adder for signal <GND_36_o_b[23]_add_25_OUT> created at line 0.
    Found 43-bit adder for signal <n3033> created at line 0.
    Found 43-bit adder for signal <GND_36_o_b[23]_add_27_OUT> created at line 0.
    Found 42-bit adder for signal <n3037> created at line 0.
    Found 42-bit adder for signal <GND_36_o_b[23]_add_29_OUT> created at line 0.
    Found 41-bit adder for signal <n3041> created at line 0.
    Found 41-bit adder for signal <GND_36_o_b[23]_add_31_OUT> created at line 0.
    Found 40-bit adder for signal <n3045> created at line 0.
    Found 40-bit adder for signal <GND_36_o_b[23]_add_33_OUT> created at line 0.
    Found 39-bit adder for signal <n3049> created at line 0.
    Found 39-bit adder for signal <GND_36_o_b[23]_add_35_OUT> created at line 0.
    Found 38-bit adder for signal <n3053> created at line 0.
    Found 38-bit adder for signal <GND_36_o_b[23]_add_37_OUT> created at line 0.
    Found 37-bit adder for signal <n3057> created at line 0.
    Found 37-bit adder for signal <GND_36_o_b[23]_add_39_OUT> created at line 0.
    Found 36-bit adder for signal <n3061> created at line 0.
    Found 36-bit adder for signal <GND_36_o_b[23]_add_41_OUT> created at line 0.
    Found 35-bit adder for signal <n3065> created at line 0.
    Found 35-bit adder for signal <GND_36_o_b[23]_add_43_OUT> created at line 0.
    Found 34-bit adder for signal <n3069> created at line 0.
    Found 34-bit adder for signal <GND_36_o_b[23]_add_45_OUT> created at line 0.
    Found 33-bit adder for signal <n3073> created at line 0.
    Found 33-bit adder for signal <GND_36_o_b[23]_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n3077> created at line 0.
    Found 32-bit adder for signal <a[31]_b[23]_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n3081> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_36_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n3085> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_36_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n3089> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_36_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n3093> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_36_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n3097> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_36_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n3101> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_36_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n3105> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_36_o_add_63_OUT[31:0]> created at line 0.
    Found 56-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_24u> synthesized.

Synthesizing Unit <div_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_37_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_37_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_37_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_37_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_37_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_37_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_37_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_37_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_37_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_37_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_37_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_37_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_37_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_37_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_37_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_37_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_37_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_37_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_37_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_37_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_37_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_37_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_37_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_37_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_37_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_37_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_37_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_37_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_37_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_37_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_37_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_37_o_b[31]_add_63_OUT> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 993 Multiplexer(s).
Unit <div_32u_32u> synthesized.

Synthesizing Unit <rem_32s_32s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 32-bit subtractor for signal <b[31]_unary_minus_3_OUT> created at line 0.
    Found 64-bit adder for signal <n3511> created at line 0.
    Found 64-bit adder for signal <GND_42_o_b[31]_add_5_OUT> created at line 0.
    Found 63-bit adder for signal <n3515> created at line 0.
    Found 63-bit adder for signal <GND_42_o_b[31]_add_7_OUT> created at line 0.
    Found 62-bit adder for signal <n3519> created at line 0.
    Found 62-bit adder for signal <GND_42_o_b[31]_add_9_OUT> created at line 0.
    Found 61-bit adder for signal <n3523> created at line 0.
    Found 61-bit adder for signal <GND_42_o_b[31]_add_11_OUT> created at line 0.
    Found 60-bit adder for signal <n3527> created at line 0.
    Found 60-bit adder for signal <GND_42_o_b[31]_add_13_OUT> created at line 0.
    Found 59-bit adder for signal <n3531> created at line 0.
    Found 59-bit adder for signal <GND_42_o_b[31]_add_15_OUT> created at line 0.
    Found 58-bit adder for signal <n3535> created at line 0.
    Found 58-bit adder for signal <GND_42_o_b[31]_add_17_OUT> created at line 0.
    Found 57-bit adder for signal <n3539> created at line 0.
    Found 57-bit adder for signal <GND_42_o_b[31]_add_19_OUT> created at line 0.
    Found 56-bit adder for signal <n3543> created at line 0.
    Found 56-bit adder for signal <GND_42_o_b[31]_add_21_OUT> created at line 0.
    Found 55-bit adder for signal <n3547> created at line 0.
    Found 55-bit adder for signal <GND_42_o_b[31]_add_23_OUT> created at line 0.
    Found 54-bit adder for signal <n3551> created at line 0.
    Found 54-bit adder for signal <GND_42_o_b[31]_add_25_OUT> created at line 0.
    Found 53-bit adder for signal <n3555> created at line 0.
    Found 53-bit adder for signal <GND_42_o_b[31]_add_27_OUT> created at line 0.
    Found 52-bit adder for signal <n3559> created at line 0.
    Found 52-bit adder for signal <GND_42_o_b[31]_add_29_OUT> created at line 0.
    Found 51-bit adder for signal <n3563> created at line 0.
    Found 51-bit adder for signal <GND_42_o_b[31]_add_31_OUT> created at line 0.
    Found 50-bit adder for signal <n3567> created at line 0.
    Found 50-bit adder for signal <GND_42_o_b[31]_add_33_OUT> created at line 0.
    Found 49-bit adder for signal <n3571> created at line 0.
    Found 49-bit adder for signal <GND_42_o_b[31]_add_35_OUT> created at line 0.
    Found 48-bit adder for signal <n3575> created at line 0.
    Found 48-bit adder for signal <GND_42_o_b[31]_add_37_OUT> created at line 0.
    Found 47-bit adder for signal <n3579> created at line 0.
    Found 47-bit adder for signal <GND_42_o_b[31]_add_39_OUT> created at line 0.
    Found 46-bit adder for signal <n3583> created at line 0.
    Found 46-bit adder for signal <GND_42_o_b[31]_add_41_OUT> created at line 0.
    Found 45-bit adder for signal <n3587> created at line 0.
    Found 45-bit adder for signal <GND_42_o_b[31]_add_43_OUT> created at line 0.
    Found 44-bit adder for signal <n3591> created at line 0.
    Found 44-bit adder for signal <GND_42_o_b[31]_add_45_OUT> created at line 0.
    Found 43-bit adder for signal <n3595> created at line 0.
    Found 43-bit adder for signal <GND_42_o_b[31]_add_47_OUT> created at line 0.
    Found 42-bit adder for signal <n3599> created at line 0.
    Found 42-bit adder for signal <GND_42_o_b[31]_add_49_OUT> created at line 0.
    Found 41-bit adder for signal <n3603> created at line 0.
    Found 41-bit adder for signal <GND_42_o_b[31]_add_51_OUT> created at line 0.
    Found 40-bit adder for signal <n3607> created at line 0.
    Found 40-bit adder for signal <GND_42_o_b[31]_add_53_OUT> created at line 0.
    Found 39-bit adder for signal <n3611> created at line 0.
    Found 39-bit adder for signal <GND_42_o_b[31]_add_55_OUT> created at line 0.
    Found 38-bit adder for signal <n3615> created at line 0.
    Found 38-bit adder for signal <GND_42_o_b[31]_add_57_OUT> created at line 0.
    Found 37-bit adder for signal <n3619> created at line 0.
    Found 37-bit adder for signal <GND_42_o_b[31]_add_59_OUT> created at line 0.
    Found 36-bit adder for signal <n3623> created at line 0.
    Found 36-bit adder for signal <GND_42_o_b[31]_add_61_OUT> created at line 0.
    Found 35-bit adder for signal <n3627> created at line 0.
    Found 35-bit adder for signal <GND_42_o_b[31]_add_63_OUT> created at line 0.
    Found 34-bit adder for signal <n3631> created at line 0.
    Found 34-bit adder for signal <GND_42_o_b[31]_add_65_OUT> created at line 0.
    Found 33-bit adder for signal <n3635> created at line 0.
    Found 33-bit adder for signal <GND_42_o_b[31]_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <n3639> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_69_OUT> created at line 0.
    Found 32-bit adder for signal <GND_42_o_a[31]_add_70_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  69 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1059 Multiplexer(s).
Unit <rem_32s_32s> synthesized.

Synthesizing Unit <mod_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_44_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_44_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_44_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_44_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_44_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_44_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_44_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_44_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_44_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_44_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_44_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_44_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_44_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_44_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_44_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_44_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_44_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_44_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_44_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_44_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_44_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_44_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_44_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_44_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_44_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_44_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_44_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_44_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_44_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_44_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_44_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_44_o_b[31]_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n3564> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_65_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 994 Multiplexer(s).
Unit <mod_32u_32u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x24-bit multiplier                                  : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 281
 25-bit adder                                          : 1
 25-bit subtractor                                     : 2
 32-bit adder                                          : 22
 32-bit subtractor                                     : 7
 33-bit adder                                          : 12
 33-bit subtractor                                     : 5
 34-bit adder                                          : 8
 35-bit adder                                          : 8
 36-bit adder                                          : 8
 37-bit adder                                          : 8
 38-bit adder                                          : 8
 39-bit adder                                          : 8
 40-bit adder                                          : 8
 41-bit adder                                          : 8
 42-bit adder                                          : 8
 43-bit adder                                          : 8
 44-bit adder                                          : 8
 45-bit adder                                          : 8
 46-bit adder                                          : 8
 47-bit adder                                          : 8
 48-bit adder                                          : 8
 49-bit adder                                          : 8
 50-bit adder                                          : 8
 51-bit adder                                          : 8
 52-bit adder                                          : 8
 53-bit adder                                          : 8
 54-bit adder                                          : 8
 55-bit adder                                          : 8
 56-bit adder                                          : 8
 57-bit adder                                          : 6
 58-bit adder                                          : 6
 59-bit adder                                          : 6
 60-bit adder                                          : 6
 61-bit adder                                          : 6
 62-bit adder                                          : 6
 63-bit adder                                          : 6
 64-bit adder                                          : 6
# Latches                                              : 148
 1-bit latch                                           : 148
# Comparators                                          : 144
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 6
 32-bit comparator lessequal                           : 12
 33-bit comparator equal                               : 2
 33-bit comparator greater                             : 2
 33-bit comparator lessequal                           : 4
 34-bit comparator lessequal                           : 4
 35-bit comparator lessequal                           : 4
 36-bit comparator lessequal                           : 4
 37-bit comparator lessequal                           : 4
 38-bit comparator lessequal                           : 4
 39-bit comparator lessequal                           : 4
 40-bit comparator lessequal                           : 4
 41-bit comparator lessequal                           : 4
 42-bit comparator lessequal                           : 4
 43-bit comparator lessequal                           : 4
 44-bit comparator lessequal                           : 4
 45-bit comparator lessequal                           : 4
 46-bit comparator lessequal                           : 4
 47-bit comparator lessequal                           : 4
 48-bit comparator lessequal                           : 4
 49-bit comparator lessequal                           : 4
 50-bit comparator lessequal                           : 4
 51-bit comparator lessequal                           : 4
 52-bit comparator lessequal                           : 4
 53-bit comparator lessequal                           : 4
 54-bit comparator lessequal                           : 4
 55-bit comparator lessequal                           : 4
 56-bit comparator lessequal                           : 4
 57-bit comparator lessequal                           : 3
 58-bit comparator lessequal                           : 3
 59-bit comparator lessequal                           : 3
 60-bit comparator lessequal                           : 3
 61-bit comparator lessequal                           : 3
 62-bit comparator lessequal                           : 3
 63-bit comparator lessequal                           : 3
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 4184
 1-bit 2-to-1 multiplexer                              : 4158
 32-bit 2-to-1 multiplexer                             : 23
 34-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 4
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 34-bit shifter logical left                           : 1
 34-bit shifter logical right                          : 1
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x24-bit multiplier                                  : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 151
 25-bit adder                                          : 1
 25-bit subtractor                                     : 2
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 130
 32-bit subtractor                                     : 7
 33-bit adder                                          : 4
 33-bit subtractor                                     : 5
# Comparators                                          : 144
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 6
 32-bit comparator lessequal                           : 12
 33-bit comparator equal                               : 2
 33-bit comparator greater                             : 2
 33-bit comparator lessequal                           : 4
 34-bit comparator lessequal                           : 4
 35-bit comparator lessequal                           : 4
 36-bit comparator lessequal                           : 4
 37-bit comparator lessequal                           : 4
 38-bit comparator lessequal                           : 4
 39-bit comparator lessequal                           : 4
 40-bit comparator lessequal                           : 4
 41-bit comparator lessequal                           : 4
 42-bit comparator lessequal                           : 4
 43-bit comparator lessequal                           : 4
 44-bit comparator lessequal                           : 4
 45-bit comparator lessequal                           : 4
 46-bit comparator lessequal                           : 4
 47-bit comparator lessequal                           : 4
 48-bit comparator lessequal                           : 4
 49-bit comparator lessequal                           : 4
 50-bit comparator lessequal                           : 4
 51-bit comparator lessequal                           : 4
 52-bit comparator lessequal                           : 4
 53-bit comparator lessequal                           : 4
 54-bit comparator lessequal                           : 4
 55-bit comparator lessequal                           : 4
 56-bit comparator lessequal                           : 4
 57-bit comparator lessequal                           : 3
 58-bit comparator lessequal                           : 3
 59-bit comparator lessequal                           : 3
 60-bit comparator lessequal                           : 3
 61-bit comparator lessequal                           : 3
 62-bit comparator lessequal                           : 3
 63-bit comparator lessequal                           : 3
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 4184
 1-bit 2-to-1 multiplexer                              : 4158
 32-bit 2-to-1 multiplexer                             : 23
 34-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 4
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 34-bit shifter logical left                           : 1
 34-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mmult_n04373> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <Mmult_n04363> of sequential type is unconnected in block <ALU>.

Optimizing unit <ALU> ...

Optimizing unit <div_32u_24u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 26.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 16007
#      GND                         : 1
#      INV                         : 233
#      LUT1                        : 127
#      LUT2                        : 334
#      LUT3                        : 1220
#      LUT4                        : 2945
#      LUT5                        : 2351
#      LUT6                        : 2176
#      MUXCY                       : 4096
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 2521
# FlipFlops/Latches                : 148
#      LD                          : 147
#      LDE                         : 1
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 285
#      IBUF                        : 138
#      IOBUF                       : 32
#      OBUF                        : 115
# DSPs                             : 6
#      DSP48A1                     : 6

Device utilization summary:
---------------------------

Selected Device : 6slx75csg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:               1  out of  93296     0%  
 Number of Slice LUTs:                 9386  out of  46648    20%  
    Number used as Logic:              9386  out of  46648    20%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   9386
   Number with an unused Flip Flop:    9385  out of   9386    99%  
   Number with an unused LUT:             0  out of   9386     0%  
   Number of fully used LUT-FF pairs:     1  out of   9386     0%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                         285
 Number of bonded IOBs:                 285  out of    328    86%  
    IOB Flip Flops/Latches:             147

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of DSP48A1s:                      6  out of    132     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------+------------------------+-------+
clk                                                              | IBUF+BUFG              | 1     |
clk_ALUSelect[7]_MUX_8693_o(Mmux_clk_ALUSelect[7]_MUX_8693_o1:O) | NONE(*)(InDecSP_0)     | 2     |
clk_ALUSelect[7]_MUX_8729_o(Mmux_clk_ALUSelect[7]_MUX_8729_o14:O)| NONE(*)(MenagePC_0)    | 3     |
clk_ALUSelect[7]_MUX_8732_o(Mmux_clk_ALUSelect[7]_MUX_8732_o13:O)| BUFG(*)(PCSet_29)      | 32    |
clk_ALUSelect[7]_MUX_8661_o(Mmux_clk_ALUSelect[7]_MUX_8661_o11:O)| BUFG(*)(SetSP_30)      | 32    |
clk_ALUSelect[7]_MUX_8697_o(Mmux_clk_ALUSelect[7]_MUX_8697_o1:O) | BUFG(*)(ALUAddr_31)    | 32    |
clk_ALUSelect[7]_MUX_8695_o(Mmux_clk_ALUSelect[7]_MUX_8695_o1:O) | NONE(*)(MemIO_1)       | 2     |
clk_ALUSelect[7]_MUX_8764_o(Mmux_clk_ALUSelect[7]_MUX_8764_o13:O)| NONE(*)(SetSR_7)       | 1     |
clk_ALUSelect[7]_MUX_8765_o(Mmux_clk_ALUSelect[7]_MUX_8765_o13:O)| NONE(*)(SetSR_6)       | 1     |
clk_ALUSelect[7]_MUX_8766_o(Mmux_clk_ALUSelect[7]_MUX_8766_o11:O)| NONE(*)(SetSR_5)       | 4     |
clk_ALUSelect[7]_MUX_8770_o(Mmux_clk_ALUSelect[7]_MUX_8770_o11:O)| NONE(*)(SetSR_0)       | 2     |
clk_ALUSelect[7]_MUX_8776_o(Mmux_clk_ALUSelect[7]_MUX_8776_o1:O) | BUFG(*)(DataBus_30)    | 32    |
clk_ALUSelect[7]_MUX_8772_o(Mmux_clk_ALUSelect[7]_MUX_8772_o11:O)| NONE(*)(SetAP_1)       | 4     |
-----------------------------------------------------------------+------------------------+-------+
(*) These 12 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 162.635ns
   Maximum output required time after clock: 5.145ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 252 / 2
-------------------------------------------------------------------------
Offset:              8.386ns (Levels of Logic = 6)
  Source:            ALU_Sel<5> (PAD)
  Destination:       oe (LATCH)
  Destination Clock: clk falling

  Data Path: ALU_Sel<5> to oe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.278  ALU_Sel_5_IBUF (ALU_Sel_5_IBUF)
     LUT3:I0->O           28   0.205   1.482  Mmux_clk_ALUSelect[7]_MUX_8732_o121 (Mmux_clk_ALUSelect[7]_MUX_8732_o12)
     LUT6:I2->O           57   0.203   1.958  ALUSelect[7]_GND_1_o_equal_154_o<7>1 (ALUSelect[7]_GND_1_o_equal_154_o)
     LUT6:I0->O            1   0.203   0.808  out31 (out3)
     LUT6:I3->O            1   0.205   0.580  out34 (out36)
     LUT6:I5->O            1   0.205   0.000  out36 (ALUSelect[7]_GND_1_o_Select_190_o)
     LDE:D                     0.037          oe
    ----------------------------------------
    Total                      8.386ns (2.280ns logic, 6.106ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_8693_o'
  Total number of paths / destination ports: 35 / 2
-------------------------------------------------------------------------
Offset:              6.180ns (Levels of Logic = 4)
  Source:            ALU_Sel<4> (PAD)
  Destination:       InDecSP_0 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_8693_o falling

  Data Path: ALU_Sel<4> to InDecSP_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.767  ALU_Sel_4_IBUF (ALU_Sel_4_IBUF)
     LUT4:I0->O           27   0.203   1.221  ALUSelect[7]_GND_1_o_equal_168_o<7>11 (ALUSelect[7]_GND_1_o_equal_168_o<7>1)
     LUT5:I4->O           34   0.205   1.321  ALUSelect[7]_GND_1_o_equal_178_o<7>1 (ALUSelect[7]_GND_1_o_equal_178_o)
     LUT4:I3->O            1   0.205   0.000  Mmux_InDecSP[1]_ALUSelect[7]_mux_205_OUT<1>11 (InDecSP[1]_ALUSelect[7]_mux_205_OUT<1>)
     LD:D                      0.037          InDecSP_1
    ----------------------------------------
    Total                      6.180ns (1.872ns logic, 4.308ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_8729_o'
  Total number of paths / destination ports: 66 / 3
-------------------------------------------------------------------------
Offset:              6.413ns (Levels of Logic = 4)
  Source:            ALU_Sel<4> (PAD)
  Destination:       MenagePC_0 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_8729_o falling

  Data Path: ALU_Sel<4> to MenagePC_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.767  ALU_Sel_4_IBUF (ALU_Sel_4_IBUF)
     LUT4:I0->O           27   0.203   1.325  ALUSelect[7]_GND_1_o_equal_168_o<7>11 (ALUSelect[7]_GND_1_o_equal_168_o<7>1)
     LUT5:I3->O           36   0.203   1.453  ALUSelect[7]_GND_1_o_equal_172_o<7>1 (ALUSelect[7]_GND_1_o_equal_172_o)
     LUT5:I3->O            1   0.203   0.000  Mmux_MenagePC[2]_ALUSelect[7]_mux_199_OUT<0>14 (MenagePC[2]_ALUSelect[7]_mux_199_OUT<0>)
     LD:D                      0.037          MenagePC_0
    ----------------------------------------
    Total                      6.413ns (1.868ns logic, 4.545ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_8732_o'
  Total number of paths / destination ports: 1140 / 32
-------------------------------------------------------------------------
Offset:              7.433ns (Levels of Logic = 5)
  Source:            ALU_Sel<5> (PAD)
  Destination:       PCSet_23 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_8732_o falling

  Data Path: ALU_Sel<5> to PCSet_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.278  ALU_Sel_5_IBUF (ALU_Sel_5_IBUF)
     LUT3:I0->O           28   0.205   1.579  Mmux_clk_ALUSelect[7]_MUX_8732_o121 (Mmux_clk_ALUSelect[7]_MUX_8732_o12)
     LUT6:I1->O           36   0.203   1.577  ALUSelect[7]_GND_1_o_equal_161_o<7>1 (ALUSelect[7]_GND_1_o_equal_161_o)
     LUT3:I0->O            1   0.205   0.924  Mmux_PCSet[31]_ALUSelect[7]_mux_203_OUT<23>1_SW0 (N187)
     LUT6:I1->O            1   0.203   0.000  Mmux_PCSet[31]_ALUSelect[7]_mux_203_OUT<23>1 (PCSet[31]_ALUSelect[7]_mux_203_OUT<23>)
     LD:D                      0.037          PCSet_23
    ----------------------------------------
    Total                      7.433ns (2.075ns logic, 5.358ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_8661_o'
  Total number of paths / destination ports: 320 / 32
-------------------------------------------------------------------------
Offset:              6.282ns (Levels of Logic = 4)
  Source:            ALU_Sel<4> (PAD)
  Destination:       SetSP_30 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_8661_o falling

  Data Path: ALU_Sel<4> to SetSP_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.767  ALU_Sel_4_IBUF (ALU_Sel_4_IBUF)
     LUT4:I0->O           27   0.203   1.221  ALUSelect[7]_GND_1_o_equal_168_o<7>11 (ALUSelect[7]_GND_1_o_equal_168_o<7>1)
     LUT5:I4->O           34   0.205   1.425  ALUSelect[7]_GND_1_o_equal_178_o<7>1 (ALUSelect[7]_GND_1_o_equal_178_o)
     LUT3:I1->O            1   0.203   0.000  Mmux_SetSP[31]_ALUSelect[7]_mux_207_OUT<0>1311 (SetSP[31]_ALUSelect[7]_mux_207_OUT<9>)
     LD:D                      0.037          SetSP_9
    ----------------------------------------
    Total                      6.282ns (1.870ns logic, 4.412ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_8697_o'
  Total number of paths / destination ports: 1760 / 32
-------------------------------------------------------------------------
Offset:              7.820ns (Levels of Logic = 5)
  Source:            ALU_Sel<5> (PAD)
  Destination:       ALUAddr_31 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_8697_o falling

  Data Path: ALU_Sel<5> to ALUAddr_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.278  ALU_Sel_5_IBUF (ALU_Sel_5_IBUF)
     LUT3:I0->O           28   0.205   1.579  Mmux_clk_ALUSelect[7]_MUX_8732_o121 (Mmux_clk_ALUSelect[7]_MUX_8732_o12)
     LUT6:I1->O           36   0.203   1.596  ALUSelect[7]_GND_1_o_equal_161_o<7>1 (ALUSelect[7]_GND_1_o_equal_161_o)
     LUT4:I0->O           32   0.203   1.292  ALUSelect[7]_ALUAddr[31]_select_195_OUT<0>11 (ALUSelect[7]_ALUAddr[31]_select_195_OUT<0>1)
     LUT6:I5->O            1   0.205   0.000  Mmux_ALUAddr[31]_ALUSelect[7]_mux_204_OUT<31>1 (ALUAddr[31]_ALUSelect[7]_mux_204_OUT<31>)
     LD:D                      0.037          ALUAddr_31
    ----------------------------------------
    Total                      7.820ns (2.075ns logic, 5.745ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_8695_o'
  Total number of paths / destination ports: 77 / 2
-------------------------------------------------------------------------
Offset:              6.731ns (Levels of Logic = 5)
  Source:            ALU_Sel<4> (PAD)
  Destination:       MemIO_1 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_8695_o falling

  Data Path: ALU_Sel<4> to MemIO_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.767  ALU_Sel_4_IBUF (ALU_Sel_4_IBUF)
     LUT4:I0->O           27   0.203   1.221  ALUSelect[7]_GND_1_o_equal_168_o<7>11 (ALUSelect[7]_GND_1_o_equal_168_o<7>1)
     LUT5:I4->O            6   0.205   1.089  ALUSelect[7]_GND_1_o_equal_170_o<7>1 (ALUSelect[7]_GND_1_o_equal_170_o)
     LUT5:I0->O            1   0.203   0.580  Mmux_MemIO[1]_ALUSelect[7]_mux_202_OUT<1>12 (Mmux_MemIO[1]_ALUSelect[7]_mux_202_OUT<1>11)
     LUT5:I4->O            1   0.205   0.000  Mmux_MemIO[1]_ALUSelect[7]_mux_202_OUT<1>13 (MemIO[1]_ALUSelect[7]_mux_202_OUT<1>)
     LD:D                      0.037          MemIO_1
    ----------------------------------------
    Total                      6.731ns (2.075ns logic, 4.656ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_8764_o'
  Total number of paths / destination ports: 163255 / 1
-------------------------------------------------------------------------
Offset:              16.407ns (Levels of Logic = 7)
  Source:            B<0> (PAD)
  Destination:       SetSR_7 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_8764_o falling

  Data Path: B<0> to SetSR_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           272   1.222   2.068  B_0_IBUF (B_0_IBUF)
     DSP48A1:B0->P47      18   4.394   1.049  Mmult_n0437 (Mmult_n0437_P47_to_Mmult_n04371)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  Mmult_n04371 (Mmult_n04371_PCOUT_to_Mmult_n04372_PCIN_47)
     DSP48A1:PCIN47->P15    1   2.264   0.684  Mmult_n04372 (n0437<32>)
     LUT6:I4->O            1   0.203   0.808  Mmux_SetSR[7]_ALUSelect[7]_mux_201_OUT<7>18 (Mmux_SetSR[7]_ALUSelect[7]_mux_201_OUT<7>17)
     LUT6:I3->O            1   0.205   0.580  Mmux_SetSR[7]_ALUSelect[7]_mux_201_OUT<7>19 (Mmux_SetSR[7]_ALUSelect[7]_mux_201_OUT<7>18)
     LUT3:I2->O            1   0.205   0.000  Mmux_SetSR[7]_ALUSelect[7]_mux_201_OUT<7>110 (SetSR[7]_ALUSelect[7]_mux_201_OUT<7>)
     LD:D                      0.037          SetSR_7
    ----------------------------------------
    Total                     16.407ns (11.219ns logic, 5.188ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_8765_o'
  Total number of paths / destination ports: 85395 / 1
-------------------------------------------------------------------------
Offset:              15.575ns (Levels of Logic = 6)
  Source:            B<0> (PAD)
  Destination:       SetSR_6 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_8765_o falling

  Data Path: B<0> to SetSR_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           272   1.222   2.068  B_0_IBUF (B_0_IBUF)
     DSP48A1:B0->P47      18   4.394   1.049  Mmult_n0437 (Mmult_n0437_P47_to_Mmult_n04371)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  Mmult_n04371 (Mmult_n04371_PCOUT_to_Mmult_n04372_PCIN_47)
     DSP48A1:PCIN47->P14    1   2.264   0.580  Mmult_n04372 (n0437<31>)
     LUT4:I3->O            2   0.205   0.864  Mmux_DataBus[31]_ALUSelect[7]_mux_200_OUT<31>1141 (Mmux_DataBus[31]_ALUSelect[7]_mux_200_OUT<31>114)
     LUT6:I2->O            1   0.203   0.000  Mmux_SetSR[7]_ALUSelect[7]_mux_201_OUT<6>16 (SetSR[7]_ALUSelect[7]_mux_201_OUT<6>)
     LD:D                      0.037          SetSR_6
    ----------------------------------------
    Total                     15.575ns (11.014ns logic, 4.561ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_8766_o'
  Total number of paths / destination ports: 76 / 4
-------------------------------------------------------------------------
Offset:              5.962ns (Levels of Logic = 4)
  Source:            ALU_Sel<4> (PAD)
  Destination:       SetSR_5 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_8766_o falling

  Data Path: ALU_Sel<4> to SetSR_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.767  ALU_Sel_4_IBUF (ALU_Sel_4_IBUF)
     LUT4:I0->O           27   0.203   1.221  ALUSelect[7]_GND_1_o_equal_168_o<7>11 (ALUSelect[7]_GND_1_o_equal_168_o<7>1)
     LUT5:I4->O           10   0.205   1.104  ALUSelect[7]_GND_1_o_equal_180_o<7>1 (ALUSelect[7]_GND_1_o_equal_180_o)
     LUT5:I1->O            1   0.203   0.000  Mmux_SetSR[7]_ALUSelect[7]_mux_201_OUT<5>11 (SetSR[7]_ALUSelect[7]_mux_201_OUT<5>)
     LD:D                      0.037          SetSR_5
    ----------------------------------------
    Total                      5.962ns (1.870ns logic, 4.092ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_8770_o'
  Total number of paths / destination ports: 1778 / 2
-------------------------------------------------------------------------
Offset:              7.783ns (Levels of Logic = 21)
  Source:            B<1> (PAD)
  Destination:       SetSR_0 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_8770_o falling

  Data Path: B<1> to SetSR_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           229   1.222   2.308  B_1_IBUF (B_1_IBUF)
     LUT5:I1->O            1   0.203   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_lut<0> (Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<0> (Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<1> (Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<2> (Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<3> (Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<4> (Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<5> (Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<6> (Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<7> (Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<8> (Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<9> (Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<10> (Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<11> (Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<12> (Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<13> (Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<13>)
     MUXCY:CI->O           1   0.213   0.684  Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<14> (Mcompar_ArgB[31]_ArgA[31]_LessThan_109_o_cy<14>)
     LUT3:I1->O            1   0.203   0.684  Mmux_SetSR[7]_ALUSelect[7]_mux_201_OUT<0>1121_SW0 (N887)
     LUT6:I4->O            2   0.203   0.617  Mmux_SetSR[7]_ALUSelect[7]_mux_201_OUT<0>1121 (Mmux_SetSR[7]_ALUSelect[7]_mux_201_OUT<0>112)
     LUT6:I5->O            1   0.205   0.580  Mmux_SetSR[7]_ALUSelect[7]_mux_201_OUT<0>13 (Mmux_SetSR[7]_ALUSelect[7]_mux_201_OUT<0>12)
     LUT3:I2->O            1   0.205   0.000  Mmux_SetSR[7]_ALUSelect[7]_mux_201_OUT<0>14 (SetSR[7]_ALUSelect[7]_mux_201_OUT<0>)
     LD:D                      0.037          SetSR_0
    ----------------------------------------
    Total                      7.783ns (2.910ns logic, 4.873ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_8776_o'
  Total number of paths / destination ports: 1534404969552930500000000000000000000000000000000000000000000 / 32
-------------------------------------------------------------------------
Offset:              162.635ns (Levels of Logic = 462)
  Source:            B<0> (PAD)
  Destination:       DataBus_31 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_8776_o falling

  Data Path: B<0> to DataBus_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           272   1.222   2.068  B_0_IBUF (B_0_IBUF)
     INV:I->O              1   0.206   0.000  ArgA[31]_ArgB[31]_rem_127/Msub_b[31]_unary_minus_3_OUT_lut<0>_INV_0 (ArgA[31]_ArgB[31]_rem_127/Msub_b[31]_unary_minus_3_OUT_lut<0>)
     XORCY:LI->O          34   0.136   1.425  ArgA[31]_ArgB[31]_rem_127/Msub_b[31]_unary_minus_3_OUT_xor<0> (ArgA[31]_ArgB[31]_rem_127/b[31]_unary_minus_3_OUT<0>)
     LUT3:I1->O           79   0.203   2.083  ArgA[31]_ArgB[31]_rem_127/Mmux_b[31]_b[31]_mux_3_OUT11 (ArgA[31]_ArgB[31]_rem_127/b[31]_b[31]_mux_3_OUT<0>)
     LUT5:I0->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0002_INV_3171_o_lutdi (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0002_INV_3171_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0002_INV_3171_o_cy<0> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0002_INV_3171_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0002_INV_3171_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0002_INV_3171_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0002_INV_3171_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0002_INV_3171_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0002_INV_3171_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0002_INV_3171_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0002_INV_3171_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0002_INV_3171_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0002_INV_3171_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0002_INV_3171_o_cy<5>)
     MUXCY:CI->O          41   0.213   1.784  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0002_INV_3171_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/BUS_0002_INV_3171_o)
     LUT6:I0->O            4   0.203   0.931  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o1641 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_5555_o)
     LUT5:I1->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0003_INV_3235_o_lutdi (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0003_INV_3235_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0003_INV_3235_o_cy<0> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0003_INV_3235_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0003_INV_3235_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0003_INV_3235_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0003_INV_3235_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0003_INV_3235_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0003_INV_3235_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0003_INV_3235_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0003_INV_3235_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0003_INV_3235_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0003_INV_3235_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0003_INV_3235_o_cy<5>)
     MUXCY:CI->O          43   0.213   1.813  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0003_INV_3235_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/BUS_0003_INV_3235_o)
     LUT6:I0->O            3   0.203   0.651  ArgA[31]_ArgB[31]_rem_127/BUS_0003_INV_3235_o441 (ArgA[31]_ArgB[31]_rem_127/BUS_0003_INV_3235_o_mmx_out49)
     LUT5:I4->O            3   0.205   0.755  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o1961 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_5617_o)
     LUT5:I3->O            1   0.203   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0004_INV_3298_o_lut<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0004_INV_3298_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0004_INV_3298_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0004_INV_3298_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0004_INV_3298_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0004_INV_3298_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0004_INV_3298_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0004_INV_3298_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0004_INV_3298_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0004_INV_3298_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0004_INV_3298_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0004_INV_3298_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0004_INV_3298_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0004_INV_3298_o_cy<6>)
     MUXCY:CI->O          42   0.213   1.798  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0004_INV_3298_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/BUS_0004_INV_3298_o)
     LUT6:I0->O            4   0.203   0.788  ArgA[31]_ArgB[31]_rem_127/BUS_0004_INV_3298_o42 (ArgA[31]_ArgB[31]_rem_127/BUS_0004_INV_3298_o_mmx_out47)
     LUT3:I1->O            3   0.203   0.898  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o11291 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_5679_o)
     LUT5:I1->O            1   0.203   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0005_INV_3360_o_lut<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0005_INV_3360_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0005_INV_3360_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0005_INV_3360_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0005_INV_3360_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0005_INV_3360_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0005_INV_3360_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0005_INV_3360_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0005_INV_3360_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0005_INV_3360_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0005_INV_3360_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0005_INV_3360_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0005_INV_3360_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0005_INV_3360_o_cy<6>)
     MUXCY:CI->O          67   0.213   2.024  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0005_INV_3360_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/BUS_0005_INV_3360_o)
     LUT6:I0->O            4   0.203   0.788  ArgA[31]_ArgB[31]_rem_127/BUS_0005_INV_3360_o40 (ArgA[31]_ArgB[31]_rem_127/BUS_0005_INV_3360_o_mmx_out45)
     LUT3:I1->O            4   0.203   0.912  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o11621 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_5740_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0006_INV_3421_o_lut<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0006_INV_3421_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0006_INV_3421_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0006_INV_3421_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0006_INV_3421_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0006_INV_3421_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0006_INV_3421_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0006_INV_3421_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0006_INV_3421_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0006_INV_3421_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0006_INV_3421_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0006_INV_3421_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0006_INV_3421_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0006_INV_3421_o_cy<6>)
     MUXCY:CI->O          47   0.213   1.869  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0006_INV_3421_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/BUS_0006_INV_3421_o)
     LUT6:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0006_INV_3421_o383 (ArgA[31]_ArgB[31]_rem_127/BUS_0006_INV_3421_o_mmx_out43)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o11951 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_5800_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0007_INV_3481_o_lut<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0007_INV_3481_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0007_INV_3481_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0007_INV_3481_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0007_INV_3481_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0007_INV_3481_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0007_INV_3481_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0007_INV_3481_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0007_INV_3481_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0007_INV_3481_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0007_INV_3481_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0007_INV_3481_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0007_INV_3481_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0007_INV_3481_o_cy<6>)
     MUXCY:CI->O          51   0.213   1.919  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0007_INV_3481_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/BUS_0007_INV_3481_o)
     LUT6:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0007_INV_3481_o36 (ArgA[31]_ArgB[31]_rem_127/BUS_0007_INV_3481_o_mmx_out41)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o12281 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_5859_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0008_INV_3540_o_lut<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0008_INV_3540_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0008_INV_3540_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0008_INV_3540_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0008_INV_3540_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0008_INV_3540_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0008_INV_3540_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0008_INV_3540_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0008_INV_3540_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0008_INV_3540_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0008_INV_3540_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0008_INV_3540_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0008_INV_3540_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0008_INV_3540_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0008_INV_3540_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0008_INV_3540_o_cy<7>)
     MUXCY:CI->O          51   0.213   1.899  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0008_INV_3540_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/BUS_0008_INV_3540_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0008_INV_3540_o33 (ArgA[31]_ArgB[31]_rem_127/BUS_0008_INV_3540_o_mmx_out39)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o12611 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_5917_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0009_INV_3598_o_lut<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0009_INV_3598_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0009_INV_3598_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0009_INV_3598_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0009_INV_3598_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0009_INV_3598_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0009_INV_3598_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0009_INV_3598_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0009_INV_3598_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0009_INV_3598_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0009_INV_3598_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0009_INV_3598_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0009_INV_3598_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0009_INV_3598_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0009_INV_3598_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0009_INV_3598_o_cy<7>)
     MUXCY:CI->O          55   0.213   1.925  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0009_INV_3598_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/BUS_0009_INV_3598_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0009_INV_3598_o361 (ArgA[31]_ArgB[31]_rem_127/BUS_0009_INV_3598_o_mmx_out41)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o12921 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_5972_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0010_INV_3655_o_lut<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0010_INV_3655_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0010_INV_3655_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0010_INV_3655_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0010_INV_3655_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0010_INV_3655_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0010_INV_3655_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0010_INV_3655_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0010_INV_3655_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0010_INV_3655_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0010_INV_3655_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0010_INV_3655_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0010_INV_3655_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0010_INV_3655_o_cy<7>)
     MUXCY:CI->O          76   0.213   2.063  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0010_INV_3655_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/BUS_0010_INV_3655_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0010_INV_3655_o331 (ArgA[31]_ArgB[31]_rem_127/BUS_0010_INV_3655_o_mmx_out39)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o13251 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6028_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0011_INV_3711_o_lut<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0011_INV_3711_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0011_INV_3711_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0011_INV_3711_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0011_INV_3711_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0011_INV_3711_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0011_INV_3711_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0011_INV_3711_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0011_INV_3711_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0011_INV_3711_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0011_INV_3711_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0011_INV_3711_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0011_INV_3711_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0011_INV_3711_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0011_INV_3711_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0011_INV_3711_o_cy<8>)
     MUXCY:CI->O          62   0.213   1.971  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0011_INV_3711_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/BUS_0011_INV_3711_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0011_INV_3711_o271 (ArgA[31]_ArgB[31]_rem_127/BUS_0011_INV_3711_o_mmx_out33)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o13601 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6085_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0012_INV_3766_o_lut<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0012_INV_3766_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0012_INV_3766_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0012_INV_3766_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0012_INV_3766_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0012_INV_3766_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0012_INV_3766_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0012_INV_3766_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0012_INV_3766_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0012_INV_3766_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0012_INV_3766_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0012_INV_3766_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0012_INV_3766_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0012_INV_3766_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0012_INV_3766_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0012_INV_3766_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0012_INV_3766_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0012_INV_3766_o_cy<8>)
     MUXCY:CI->O          62   0.213   1.971  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0012_INV_3766_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/BUS_0012_INV_3766_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0012_INV_3766_o24 (ArgA[31]_ArgB[31]_rem_127/BUS_0012_INV_3766_o_mmx_out30)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o13931 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6139_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0013_INV_3820_o_lut<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0013_INV_3820_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0013_INV_3820_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0013_INV_3820_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0013_INV_3820_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0013_INV_3820_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0013_INV_3820_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0013_INV_3820_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0013_INV_3820_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0013_INV_3820_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0013_INV_3820_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0013_INV_3820_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0013_INV_3820_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0013_INV_3820_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0013_INV_3820_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0013_INV_3820_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0013_INV_3820_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0013_INV_3820_o_cy<8>)
     MUXCY:CI->O          64   0.213   1.984  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0013_INV_3820_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/BUS_0013_INV_3820_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0013_INV_3820_o21 (ArgA[31]_ArgB[31]_rem_127/BUS_0013_INV_3820_o_mmx_out28)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o14261 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6192_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_lut<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_cy<9>)
     MUXCY:CI->O          66   0.213   1.998  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0014_INV_3873_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/BUS_0014_INV_3873_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0014_INV_3873_o241 (ArgA[31]_ArgB[31]_rem_127/BUS_0014_INV_3873_o_mmx_out30)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o14571 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6242_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0015_INV_3925_o_lut<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0015_INV_3925_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0015_INV_3925_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0015_INV_3925_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0015_INV_3925_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0015_INV_3925_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0015_INV_3925_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0015_INV_3925_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0015_INV_3925_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0015_INV_3925_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0015_INV_3925_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0015_INV_3925_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0015_INV_3925_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0015_INV_3925_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0015_INV_3925_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0015_INV_3925_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0015_INV_3925_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0015_INV_3925_o_cy<9>)
     MUXCY:CI->O          84   0.213   2.116  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0015_INV_3925_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/BUS_0015_INV_3925_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0015_INV_3925_o211 (ArgA[31]_ArgB[31]_rem_127/BUS_0015_INV_3925_o_mmx_out28)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o14901 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6293_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0016_INV_3976_o_lut<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0016_INV_3976_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0016_INV_3976_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0016_INV_3976_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0016_INV_3976_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0016_INV_3976_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0016_INV_3976_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0016_INV_3976_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0016_INV_3976_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0016_INV_3976_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0016_INV_3976_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0016_INV_3976_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0016_INV_3976_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0016_INV_3976_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0016_INV_3976_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0016_INV_3976_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0016_INV_3976_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0016_INV_3976_o_cy<9>)
     MUXCY:CI->O          73   0.213   2.044  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0016_INV_3976_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/BUS_0016_INV_3976_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0016_INV_3976_o151 (ArgA[31]_ArgB[31]_rem_127/BUS_0016_INV_3976_o_mmx_out22)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o15251 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6345_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_lut<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_cy<9>)
     MUXCY:CI->O          75   0.213   2.057  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0017_INV_4026_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/BUS_0017_INV_4026_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0017_INV_4026_o13 (ArgA[31]_ArgB[31]_rem_127/BUS_0017_INV_4026_o_mmx_out20)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o15581 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6394_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_lut<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<10>)
     MUXCY:CI->O          75   0.213   2.057  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0018_INV_4075_o_cy<11> (ArgA[31]_ArgB[31]_rem_127/BUS_0018_INV_4075_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0018_INV_4075_o10 (ArgA[31]_ArgB[31]_rem_127/BUS_0018_INV_4075_o_mmx_out18)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o15911 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6442_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_lut<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<10>)
     MUXCY:CI->O          79   0.213   2.083  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0019_INV_4123_o_cy<11> (ArgA[31]_ArgB[31]_rem_127/BUS_0019_INV_4123_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0019_INV_4123_o131 (ArgA[31]_ArgB[31]_rem_127/BUS_0019_INV_4123_o_mmx_out20)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o16221 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6487_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_lut<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_cy<10>)
     MUXCY:CI->O          90   0.213   2.156  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0020_INV_4170_o_cy<11> (ArgA[31]_ArgB[31]_rem_127/BUS_0020_INV_4170_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0020_INV_4170_o101 (ArgA[31]_ArgB[31]_rem_127/BUS_0020_INV_4170_o_mmx_out18)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o16551 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6533_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_lut<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<11> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<11>)
     MUXCY:CI->O          86   0.213   2.129  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0021_INV_4216_o_cy<12> (ArgA[31]_ArgB[31]_rem_127/BUS_0021_INV_4216_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0021_INV_4216_o22 (ArgA[31]_ArgB[31]_rem_127/BUS_0021_INV_4216_o_mmx_out10)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o16901 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6580_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_lut<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<11> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<11>)
     MUXCY:CI->O          86   0.213   2.129  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0022_INV_4261_o_cy<12> (ArgA[31]_ArgB[31]_rem_127/BUS_0022_INV_4261_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0022_INV_4261_o621 (ArgA[31]_ArgB[31]_rem_127/BUS_0022_INV_4261_o_mmx_out8)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o17231 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6624_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_lut<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<11> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<11>)
     MUXCY:CI->O          88   0.213   2.143  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0023_INV_4305_o_cy<12> (ArgA[31]_ArgB[31]_rem_127/BUS_0023_INV_4305_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0023_INV_4305_o56 (ArgA[31]_ArgB[31]_rem_127/BUS_0023_INV_4305_o_mmx_out6)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o17561 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6667_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_lut<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<11> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<12> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<12>)
     MUXCY:CI->O          90   0.213   2.156  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0024_INV_4348_o_cy<13> (ArgA[31]_ArgB[31]_rem_127/BUS_0024_INV_4348_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0024_INV_4348_o621 (ArgA[31]_ArgB[31]_rem_127/BUS_0024_INV_4348_o_mmx_out8)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o17871 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6707_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_lut<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<11> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<12> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<12>)
     MUXCY:CI->O          97   0.213   2.202  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0025_INV_4390_o_cy<13> (ArgA[31]_ArgB[31]_rem_127/BUS_0025_INV_4390_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0025_INV_4390_o561 (ArgA[31]_ArgB[31]_rem_127/BUS_0025_INV_4390_o_mmx_out6)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o18201 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6748_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_lut<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<11> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<12> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<12>)
     MUXCY:CI->O          97   0.213   2.222  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0026_INV_4431_o_cy<13> (ArgA[31]_ArgB[31]_rem_127/BUS_0026_INV_4431_o)
     LUT6:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0026_INV_4431_o3 (ArgA[31]_ArgB[31]_rem_127/BUS_0026_INV_4431_o_mmx_out)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o18551 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6790_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_lut<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<11> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<12> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<12>)
     MUXCY:CI->O          99   0.213   2.215  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0027_INV_4471_o_cy<13> (ArgA[31]_ArgB[31]_rem_127/BUS_0027_INV_4471_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0027_INV_4471_o59 (ArgA[31]_ArgB[31]_rem_127/BUS_0027_INV_4471_o_mmx_out62)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o18881 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6829_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_lut<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<11> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<12> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<13> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<13>)
     MUXCY:CI->O          99   0.213   2.215  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0028_INV_4510_o_cy<14> (ArgA[31]_ArgB[31]_rem_127/BUS_0028_INV_4510_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0028_INV_4510_o57 (ArgA[31]_ArgB[31]_rem_127/BUS_0028_INV_4510_o_mmx_out60)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o19211 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6867_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_lut<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<11> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<12> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<13> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<13>)
     MUXCY:CI->O         104   0.213   2.232  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0029_INV_4548_o_cy<14> (ArgA[31]_ArgB[31]_rem_127/BUS_0029_INV_4548_o)
     LUT5:I0->O            5   0.203   0.819  ArgA[31]_ArgB[31]_rem_127/BUS_0029_INV_4548_o581 (ArgA[31]_ArgB[31]_rem_127/BUS_0029_INV_4548_o_mmx_out61)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o19521 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6902_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_lut<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<11> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<12> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<12>)
     MUXCY:CI->O           1   0.213   0.580  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<13> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<13>)
     LUT6:I5->O          101   0.205   2.224  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0030_INV_4585_o_cy<14> (ArgA[31]_ArgB[31]_rem_127/BUS_0030_INV_4585_o)
     LUT5:I0->O            4   0.203   0.788  ArgA[31]_ArgB[31]_rem_127/BUS_0030_INV_4585_o551 (ArgA[31]_ArgB[31]_rem_127/BUS_0030_INV_4585_o_mmx_out59)
     LUT3:I1->O            2   0.203   0.845  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o19851 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6938_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_lut<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<11> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<12> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<13> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<14> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<14>)
     MUXCY:CI->O          92   0.213   2.189  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0031_INV_4621_o_cy<15> (ArgA[31]_ArgB[31]_rem_127/BUS_0031_INV_4621_o)
     LUT6:I0->O            3   0.203   0.651  ArgA[31]_ArgB[31]_rem_127/BUS_0031_INV_4621_o483 (ArgA[31]_ArgB[31]_rem_127/BUS_0031_INV_4621_o_mmx_out52)
     LUT5:I4->O            5   0.205   0.943  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o11020 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_6975_o)
     LUT4:I1->O            1   0.205   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_lut<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<11> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<12> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<13> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<13>)
     MUXCY:CI->O          33   0.213   1.553  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<14> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0032_INV_4656_o_cy<14>)
     LUT6:I2->O            2   0.203   0.864  ArgA[31]_ArgB[31]_mod_128/Mmux_a[31]_GND_44_o_MUX_7108_o110541 (ArgA[31]_ArgB[31]_rem_127/a[31]_GND_42_o_MUX_7010_o)
     LUT4:I0->O            0   0.203   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_lutdi (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<0> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<1> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<2> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<3> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<4> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<5> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<6> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<7> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<8> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<9> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<10> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<11> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<12> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<13> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<13>)
     MUXCY:CI->O           1   0.213   0.580  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<14> (ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<14>)
     LUT6:I5->O           64   0.205   1.984  ArgA[31]_ArgB[31]_rem_127/Mcompar_BUS_0033_INV_4690_o_cy<15> (ArgA[31]_ArgB[31]_rem_127/BUS_0033_INV_4690_o)
     LUT5:I0->O            1   0.203   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_lut<0> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_lut<0>)
     MUXCY:S->O            1   0.172   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<0> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<1> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<2> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<3> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<4> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<5> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<6> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<7> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<8> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<9> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<10> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<11> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<12> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<13> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<14> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<15> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<16> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<17> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<18> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<19> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<20> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<21> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<22> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<23> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<24> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<25> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<26> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<27> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<28> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<29> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<30> (ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_cy<30>)
     XORCY:CI->O           1   0.180   0.684  ArgA[31]_ArgB[31]_rem_127/Madd_GND_42_o_a[31]_add_70_OUT[31:0]_xor<31> (ArgA[31]_ArgB[31]_rem_127/GND_42_o_a[31]_add_70_OUT[31:0]<31>)
     LUT6:I4->O            1   0.203   0.580  Mmux_DataBus[31]_ALUSelect[7]_mux_200_OUT<31>13 (Mmux_DataBus[31]_ALUSelect[7]_mux_200_OUT<31>12)
     LUT6:I5->O            1   0.205   0.000  Mmux_DataBus[31]_ALUSelect[7]_mux_200_OUT<31>117 (DataBus[31]_ALUSelect[7]_mux_200_OUT<31>)
     LD:D                      0.037          DataBus_31
    ----------------------------------------
    Total                    162.635ns (39.754ns logic, 122.881ns route)
                                       (24.4% logic, 75.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ALUSelect[7]_MUX_8772_o'
  Total number of paths / destination ports: 46 / 4
-------------------------------------------------------------------------
Offset:              4.997ns (Levels of Logic = 3)
  Source:            ALU_Sel<4> (PAD)
  Destination:       SetAP_1 (LATCH)
  Destination Clock: clk_ALUSelect[7]_MUX_8772_o falling

  Data Path: ALU_Sel<4> to SetAP_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.767  ALU_Sel_4_IBUF (ALU_Sel_4_IBUF)
     LUT4:I0->O           27   0.203   1.565  ALUSelect[7]_GND_1_o_equal_168_o<7>11 (ALUSelect[7]_GND_1_o_equal_168_o<7>1)
     LUT5:I0->O            1   0.203   0.000  Mmux_SetAP[3]_ALUSelect[7]_mux_206_OUT<0>131 (SetAP[3]_ALUSelect[7]_mux_206_OUT<3>)
     LD:D                      0.037          SetAP_3
    ----------------------------------------
    Total                      4.997ns (1.665ns logic, 3.332ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_8776_o'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            DataBus_31 (LATCH)
  Destination:       DataIO<31> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_8776_o falling

  Data Path: DataBus_31 to DataIO<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  DataBus_31 (DataBus_31)
     IOBUF:I->IO               2.571          DataIO_31_IOBUF (DataIO<31>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.145ns (Levels of Logic = 2)
  Source:            oe (LATCH)
  Destination:       DataIO<31> (PAD)
  Source Clock:      clk falling

  Data Path: oe to DataIO<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.498   0.579  oe (oe)
     INV:I->O             32   0.206   1.291  oe_inv321_INV_0 (oe_inv)
     IOBUF:T->IO               2.571          DataIO_31_IOBUF (DataIO<31>)
    ----------------------------------------
    Total                      5.145ns (3.275ns logic, 1.870ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_8661_o'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            SetSP_31 (LATCH)
  Destination:       SetSP<31> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_8661_o falling

  Data Path: SetSP_31 to SetSP<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  SetSP_31 (SetSP_31)
     OBUF:I->O                 2.571          SetSP_31_OBUF (SetSP<31>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_8693_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            InDecSP_1 (LATCH)
  Destination:       InDecSP<1> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_8693_o falling

  Data Path: InDecSP_1 to InDecSP<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  InDecSP_1 (InDecSP_1)
     OBUF:I->O                 2.571          InDecSP_1_OBUF (InDecSP<1>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_8695_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            MemIO_1 (LATCH)
  Destination:       MemIO<1> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_8695_o falling

  Data Path: MemIO_1 to MemIO<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  MemIO_1 (MemIO_1)
     OBUF:I->O                 2.571          MemIO_1_OBUF (MemIO<1>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_8697_o'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            ALUAddr_31 (LATCH)
  Destination:       ALUAddr<31> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_8697_o falling

  Data Path: ALUAddr_31 to ALUAddr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  ALUAddr_31 (ALUAddr_31)
     OBUF:I->O                 2.571          ALUAddr_31_OBUF (ALUAddr<31>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_8729_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            MenagePC_2 (LATCH)
  Destination:       MenagePC<2> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_8729_o falling

  Data Path: MenagePC_2 to MenagePC<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  MenagePC_2 (MenagePC_2)
     OBUF:I->O                 2.571          MenagePC_2_OBUF (MenagePC<2>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_8732_o'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            PCSet_31 (LATCH)
  Destination:       PCSet<31> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_8732_o falling

  Data Path: PCSet_31 to PCSet<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  PCSet_31 (PCSet_31)
     OBUF:I->O                 2.571          PCSet_31_OBUF (PCSet<31>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_8764_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            SetSR_7 (LATCH)
  Destination:       SetSR<7> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_8764_o falling

  Data Path: SetSR_7 to SetSR<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  SetSR_7 (SetSR_7)
     OBUF:I->O                 2.571          SetSR_7_OBUF (SetSR<7>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_8765_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            SetSR_6 (LATCH)
  Destination:       SetSR<6> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_8765_o falling

  Data Path: SetSR_6 to SetSR<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  SetSR_6 (SetSR_6)
     OBUF:I->O                 2.571          SetSR_6_OBUF (SetSR<6>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_8766_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            SetSR_5 (LATCH)
  Destination:       SetSR<5> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_8766_o falling

  Data Path: SetSR_5 to SetSR<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  SetSR_5 (SetSR_5)
     OBUF:I->O                 2.571          SetSR_5_OBUF (SetSR<5>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_8770_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            SetSR_1 (LATCH)
  Destination:       SetSR<1> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_8770_o falling

  Data Path: SetSR_1 to SetSR<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  SetSR_1 (SetSR_1)
     OBUF:I->O                 2.571          SetSR_1_OBUF (SetSR<1>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ALUSelect[7]_MUX_8772_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            SetAP_3 (LATCH)
  Destination:       SetAP<3> (PAD)
  Source Clock:      clk_ALUSelect[7]_MUX_8772_o falling

  Data Path: SetAP_3 to SetAP<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  SetAP_3 (SetAP_3)
     OBUF:I->O                 2.571          SetAP_3_OBUF (SetAP<3>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 40.00 secs
Total CPU time to Xst completion: 39.61 secs
 
--> 

Total memory usage is 353196 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  257 (   0 filtered)
Number of infos    :    1 (   0 filtered)

