#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 11 11:40:54 2023
# Process ID: 8012
# Current directory: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7904 C:\Users\mfall\Desktop\sandbox\primitives\uart\vivado\project_1.xpr
# Log file: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/vivado.log
# Journal file: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.xpr
open_bd_design {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75} CONFIG.MMCM_CLKFBOUT_MULT_F {9.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.000} CONFIG.MMCM_CLKOUT1_DIVIDE {9} CONFIG.CLKOUT1_JITTER {146.170} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {137.681} CONFIG.CLKOUT2_PHASE_ERROR {105.461}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.P_CLK_FREQ {75}] [get_bd_cells clk_1_uart_rx]
endgroup
validate_bd_design
save_bd_design
reset_run design_1_proc_sys_reset_0_0_synth_1
reset_run design_1_clk_wiz_0_1_synth_1
reset_run design_1_uart_receiver_0_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
update_compile_order -fileset sources_1
open_run impl_1
open_bd_design {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.000} CONFIG.CLKOUT1_JITTER {127.220}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.P_CLK_FREQ {150}] [get_bd_cells clk_1_uart_rx]
endgroup
reset_run design_1_clk_wiz_0_1_synth_1
reset_run design_1_uart_receiver_0_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
open_bd_design {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {175} CONFIG.MMCM_CLKFBOUT_MULT_F {7.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.000} CONFIG.MMCM_CLKOUT1_DIVIDE {7} CONFIG.CLKOUT1_JITTER {133.801} CONFIG.CLKOUT1_PHASE_ERROR {122.577} CONFIG.CLKOUT2_JITTER {149.337} CONFIG.CLKOUT2_PHASE_ERROR {122.577}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.P_CLK_FREQ {175}] [get_bd_cells clk_1_uart_rx]
endgroup
save_bd_design
reset_run design_1_clk_wiz_0_1_synth_1
reset_run design_1_uart_receiver_0_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
open_bd_design {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.P_CLK_FREQ {162}] [get_bd_cells clk_1_uart_rx]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {165} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {45.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.500} CONFIG.MMCM_CLKOUT1_DIVIDE {9} CONFIG.CLKOUT1_JITTER {246.293} CONFIG.CLKOUT1_PHASE_ERROR {302.332} CONFIG.CLKOUT2_JITTER {264.679} CONFIG.CLKOUT2_PHASE_ERROR {302.332}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.P_CLK_FREQ {165}] [get_bd_cells clk_1_uart_rx]
endgroup
save_bd_design
reset_run design_1_clk_wiz_0_1_synth_1
reset_run design_1_uart_receiver_0_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.000} CONFIG.CLKOUT1_JITTER {127.220} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {137.681} CONFIG.CLKOUT2_PHASE_ERROR {105.461}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.P_CLK_FREQ {150}] [get_bd_cells clk_1_uart_rx]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_clk_wiz_0_1_synth_1
reset_run design_1_uart_receiver_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {150} CONFIG.MMCM_CLKFBOUT_MULT_F {10.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.000} CONFIG.MMCM_CLKOUT1_DIVIDE {7} CONFIG.CLKOUT1_JITTER {116.798} CONFIG.CLKOUT1_PHASE_ERROR {94.994} CONFIG.CLKOUT2_JITTER {116.798} CONFIG.CLKOUT2_PHASE_ERROR {94.994}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.P_CLK_FREQ {150}] [get_bd_cells clk_2_uart_tx]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_uart_transmitter_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
