============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/English/TD5.0/bin/td.exe
   Run by =     luowei
   Run Date =   Wed Feb 23 20:13:40 2022

   Run on =     LAPTOP-90DN52SL
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db wave_vga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter place:timing_factor.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:least_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:most_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:tactics.
RUN-1001 : Import flow parameters
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ADDA.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file Phase_Acc.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/PLL.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/FIFO.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file E:/TD/vga_wave/ADDA.v
RUN-8001 ERROR: E:/TD/vga_wave/ADDA.v: this file doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-8007 ERROR: cannot find port 'clk1_out' on this module in ADDA.v(25)
HDL-1007 : 'PLL' is declared here in al_ip/PLL.v(22)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ADDA.v(30)
HDL-1007 : module 'top' remains a black box due to errors in its contents in top.v(2)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ADDA.v(30)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 952/170 useful/useless nets, 520/53 useful/useless insts
SYN-1015 : Optimize round 1, 162 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-8418 ERROR: wrong init value size
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 28 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ADDA.v(30)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 952/170 useful/useless nets, 520/53 useful/useless insts
SYN-1015 : Optimize round 1, 162 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-8418 ERROR: wrong init value size
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-8418 ERROR: wrong init value size
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",FILL_ALL="0000000000") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: port 'empty_flag' remains unconnected for this instance in ADDA.v(30)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 952/170 useful/useless nets, 520/53 useful/useless insts
SYN-1015 : Optimize round 1, 162 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1068/2 useful/useless nets, 795/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 953.19 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 953.25 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 953.31 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               520
  #lut4                   123
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      520   out of  19600    2.65%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |174    |346    |64     |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 432 instances
RUN-1001 : 162 luts, 56 seqs, 136 mslices, 22 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 556 nets
RUN-1001 : 415 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 430 instances, 162 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 130044
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 430.
PHY-3001 : End clustering;  0.000032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 92463.3, overlap = 9
PHY-3002 : Step(2): len = 81882.8, overlap = 9
PHY-3002 : Step(3): len = 57181.6, overlap = 6.75
PHY-3002 : Step(4): len = 47154.4, overlap = 11.25
PHY-3002 : Step(5): len = 39426.7, overlap = 6.75
PHY-3002 : Step(6): len = 34754.3, overlap = 9
PHY-3002 : Step(7): len = 29507.5, overlap = 9
PHY-3002 : Step(8): len = 26386.9, overlap = 11.25
PHY-3002 : Step(9): len = 24021.8, overlap = 9
PHY-3002 : Step(10): len = 22842.4, overlap = 4.5
PHY-3002 : Step(11): len = 22002.7, overlap = 6.75
PHY-3002 : Step(12): len = 20963.1, overlap = 9
PHY-3002 : Step(13): len = 20452.4, overlap = 6.75
PHY-3002 : Step(14): len = 19769.8, overlap = 7.25
PHY-3002 : Step(15): len = 18954.5, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.38225e-05
PHY-3002 : Step(16): len = 18892.5, overlap = 8
PHY-3002 : Step(17): len = 18534.9, overlap = 10.5
PHY-3002 : Step(18): len = 18467.5, overlap = 10.5
PHY-3002 : Step(19): len = 17817.1, overlap = 5.25
PHY-3002 : Step(20): len = 17851.6, overlap = 5.5
PHY-3002 : Step(21): len = 17682.6, overlap = 7.75
PHY-3002 : Step(22): len = 17621.9, overlap = 7.75
PHY-3002 : Step(23): len = 17107.7, overlap = 16.125
PHY-3002 : Step(24): len = 17107.7, overlap = 16.125
PHY-3002 : Step(25): len = 17078.5, overlap = 13.9375
PHY-3002 : Step(26): len = 17100.8, overlap = 11.6875
PHY-3002 : Step(27): len = 17106.5, overlap = 11.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107645
PHY-3002 : Step(28): len = 17162.9, overlap = 12.0625
PHY-3002 : Step(29): len = 17162.9, overlap = 12.0625
PHY-3002 : Step(30): len = 17000, overlap = 14.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00021529
PHY-3002 : Step(31): len = 17073.6, overlap = 14.4375
PHY-3002 : Step(32): len = 17078.1, overlap = 14.4375
PHY-3002 : Step(33): len = 17078.1, overlap = 14.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010547s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (296.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.592e-05
PHY-3002 : Step(34): len = 18083.2, overlap = 12.0625
PHY-3002 : Step(35): len = 18154.9, overlap = 11.5625
PHY-3002 : Step(36): len = 17678.8, overlap = 11.0938
PHY-3002 : Step(37): len = 17732.7, overlap = 11.1875
PHY-3002 : Step(38): len = 17546.7, overlap = 12.0625
PHY-3002 : Step(39): len = 17453.5, overlap = 9.75
PHY-3002 : Step(40): len = 17115.2, overlap = 10.5938
PHY-3002 : Step(41): len = 17182.6, overlap = 11.0938
PHY-3002 : Step(42): len = 17253.9, overlap = 10.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.184e-05
PHY-3002 : Step(43): len = 16868.3, overlap = 10.1563
PHY-3002 : Step(44): len = 16885.1, overlap = 11.1563
PHY-3002 : Step(45): len = 16903.5, overlap = 12.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00010368
PHY-3002 : Step(46): len = 16854.8, overlap = 12.4688
PHY-3002 : Step(47): len = 16854.8, overlap = 12.4688
PHY-3002 : Step(48): len = 16588.2, overlap = 12.4688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.03519e-05
PHY-3002 : Step(49): len = 16840.2, overlap = 38.0313
PHY-3002 : Step(50): len = 16840.2, overlap = 38.0313
PHY-3002 : Step(51): len = 16863.5, overlap = 33.4688
PHY-3002 : Step(52): len = 16863.5, overlap = 33.4688
PHY-3002 : Step(53): len = 16967.9, overlap = 30.7813
PHY-3002 : Step(54): len = 16967.9, overlap = 30.7813
PHY-3002 : Step(55): len = 17004.9, overlap = 29.1563
PHY-3002 : Step(56): len = 17004.9, overlap = 29.1563
PHY-3002 : Step(57): len = 17050.6, overlap = 29.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.07038e-05
PHY-3002 : Step(58): len = 17495.5, overlap = 25.125
PHY-3002 : Step(59): len = 17564.7, overlap = 24.625
PHY-3002 : Step(60): len = 17711.4, overlap = 23.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.14076e-05
PHY-3002 : Step(61): len = 17846.4, overlap = 21.1563
PHY-3002 : Step(62): len = 17887.4, overlap = 17.9063
PHY-3002 : Step(63): len = 17947.2, overlap = 13.4375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 37.28 peak overflow 1.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26240, over cnt = 31(0%), over = 51, worst = 2
PHY-1002 : len = 26616, over cnt = 12(0%), over = 17, worst = 2
PHY-1002 : len = 26672, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 26672, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 26672, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.037940s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (370.6%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.096223s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (194.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1873, tnet num: 554, tinst num: 430, tnode num: 2084, tedge num: 2876.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.255671s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.391209s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (127.8%)

OPT-1001 : End physical optimization;  0.398503s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (125.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 162 LUT to BLE ...
SYN-4008 : Packed 162 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 106 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 162/376 primitive instances ...
PHY-3001 : End packing;  0.027210s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 302 instances
RUN-1001 : 136 mslices, 110 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 501 nets
RUN-1001 : 360 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 300 instances, 246 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 17896.2, Over = 14.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.32674e-05
PHY-3002 : Step(64): len = 17479.9, overlap = 18.75
PHY-3002 : Step(65): len = 17457.1, overlap = 18.25
PHY-3002 : Step(66): len = 17457.1, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000106535
PHY-3002 : Step(67): len = 17727.1, overlap = 18.25
PHY-3002 : Step(68): len = 17791.2, overlap = 17.25
PHY-3002 : Step(69): len = 17904.4, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000213069
PHY-3002 : Step(70): len = 18141, overlap = 16.5
PHY-3002 : Step(71): len = 18141, overlap = 16.5
PHY-3002 : Step(72): len = 18149.3, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044065s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (141.8%)

PHY-3001 : Trial Legalized: Len = 21481.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(73): len = 19078.9, overlap = 3.25
PHY-3002 : Step(74): len = 18917.9, overlap = 5.5
PHY-3002 : Step(75): len = 18695, overlap = 7.25
PHY-3002 : Step(76): len = 18654.4, overlap = 7.5
PHY-3002 : Step(77): len = 18664.5, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000112554
PHY-3002 : Step(78): len = 18655.5, overlap = 6.75
PHY-3002 : Step(79): len = 18655.5, overlap = 6.75
PHY-3002 : Step(80): len = 18660.1, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000225109
PHY-3002 : Step(81): len = 18727.1, overlap = 6.75
PHY-3002 : Step(82): len = 18727.1, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005567s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20195.2, Over = 0
PHY-3001 : End spreading;  0.002645s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (590.6%)

PHY-3001 : Final: Len = 20195.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 34096, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 34160, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 34152, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 34152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031816s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (196.4%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 4.38, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.106706s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (131.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1712, tnet num: 499, tinst num: 300, tnode num: 1872, tedge num: 2687.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.278315s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.421426s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (107.5%)

OPT-1001 : End physical optimization;  0.427454s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (106.0%)

RUN-1003 : finish command "place" in  2.806176s wall, 3.828125s user + 1.109375s system = 4.937500s CPU (176.0%)

RUN-1004 : used memory is 285 MB, reserved memory is 272 MB, peak memory is 300 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       478
  #lut only               414   out of    478   86.61%
  #reg only                 0   out of    478    0.00%
  #lut&reg                 64   out of    478   13.39%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |478   |320    |158    |64     |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 302 instances
RUN-1001 : 136 mslices, 110 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 501 nets
RUN-1001 : 360 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 34096, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 34160, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 34168, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 34168, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 34152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036057s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.7%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 4.38, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.120393s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.135808s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 64% nets.
PHY-1002 : len = 46512, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.502922s wall, 0.765625s user + 0.062500s system = 0.828125s CPU (164.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46512, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 46512
PHY-1001 : End DR Iter 1; 0.005273s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (296.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.694438s wall, 5.765625s user + 0.312500s system = 6.078125s CPU (106.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.931261s wall, 5.984375s user + 0.312500s system = 6.296875s CPU (106.2%)

RUN-1004 : used memory is 385 MB, reserved memory is 381 MB, peak memory is 797 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       478
  #lut only               414   out of    478   86.61%
  #reg only                 0   out of    478    0.00%
  #lut&reg                 64   out of    478   13.39%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |478   |320    |158    |64     |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       316   
    #2         2        34   
    #3         3        15   
    #4         4        24   
    #5        5-10      51   
    #6       11-50      11   
  Average     2.48           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000110110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 302
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 501, pip num: 3552
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 730 valid insts, and 12647 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000110110000000000000000" in  2.036391s wall, 9.656250s user + 0.031250s system = 9.687500s CPU (475.7%)

RUN-1004 : used memory is 383 MB, reserved memory is 377 MB, peak memory is 797 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file E:/TD/vga_wave/ADDA.v
HDL-8007 ERROR: syntax error near '.' in E:/TD/vga_wave/ADDA.v(33)
HDL-8007 ERROR: ignore module module due to previous errors in E:/TD/vga_wave/ADDA.v(1)
HDL-1007 : Verilog file 'E:/TD/vga_wave/ADDA.v' ignored due to errors
HDL-1007 : analyze verilog file E:/TD/vga_wave/ADDA.v
RUN-8001 ERROR: E:/TD/vga_wave/ADDA.v: this file doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",FILL_ALL="0000000000") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 952/170 useful/useless nets, 520/53 useful/useless insts
SYN-1015 : Optimize round 1, 162 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1068/2 useful/useless nets, 795/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1205.85 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1205.91 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 1205.96 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               520
  #lut4                   123
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      520   out of  19600    2.65%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |174    |346    |64     |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 432 instances
RUN-1001 : 162 luts, 56 seqs, 136 mslices, 22 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 556 nets
RUN-1001 : 415 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 430 instances, 162 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 130044
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 430.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(83): len = 92463.3, overlap = 9
PHY-3002 : Step(84): len = 81882.8, overlap = 9
PHY-3002 : Step(85): len = 57181.6, overlap = 6.75
PHY-3002 : Step(86): len = 47154.4, overlap = 11.25
PHY-3002 : Step(87): len = 39426.7, overlap = 6.75
PHY-3002 : Step(88): len = 34754.3, overlap = 9
PHY-3002 : Step(89): len = 29507.5, overlap = 9
PHY-3002 : Step(90): len = 26386.9, overlap = 11.25
PHY-3002 : Step(91): len = 24021.8, overlap = 9
PHY-3002 : Step(92): len = 22842.4, overlap = 4.5
PHY-3002 : Step(93): len = 22002.7, overlap = 6.75
PHY-3002 : Step(94): len = 20963.1, overlap = 9
PHY-3002 : Step(95): len = 20452.4, overlap = 6.75
PHY-3002 : Step(96): len = 19769.8, overlap = 7.25
PHY-3002 : Step(97): len = 18954.5, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.38225e-05
PHY-3002 : Step(98): len = 18892.5, overlap = 8
PHY-3002 : Step(99): len = 18534.9, overlap = 10.5
PHY-3002 : Step(100): len = 18467.5, overlap = 10.5
PHY-3002 : Step(101): len = 17817.1, overlap = 5.25
PHY-3002 : Step(102): len = 17851.6, overlap = 5.5
PHY-3002 : Step(103): len = 17682.6, overlap = 7.75
PHY-3002 : Step(104): len = 17621.9, overlap = 7.75
PHY-3002 : Step(105): len = 17107.7, overlap = 16.125
PHY-3002 : Step(106): len = 17107.7, overlap = 16.125
PHY-3002 : Step(107): len = 17078.5, overlap = 13.9375
PHY-3002 : Step(108): len = 17100.8, overlap = 11.6875
PHY-3002 : Step(109): len = 17106.5, overlap = 11.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107645
PHY-3002 : Step(110): len = 17162.9, overlap = 12.0625
PHY-3002 : Step(111): len = 17162.9, overlap = 12.0625
PHY-3002 : Step(112): len = 17000, overlap = 14.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00021529
PHY-3002 : Step(113): len = 17073.6, overlap = 14.4375
PHY-3002 : Step(114): len = 17078.1, overlap = 14.4375
PHY-3002 : Step(115): len = 17078.1, overlap = 14.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010862s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.592e-05
PHY-3002 : Step(116): len = 18083.2, overlap = 12.0625
PHY-3002 : Step(117): len = 18154.9, overlap = 11.5625
PHY-3002 : Step(118): len = 17678.8, overlap = 11.0938
PHY-3002 : Step(119): len = 17732.7, overlap = 11.1875
PHY-3002 : Step(120): len = 17546.7, overlap = 12.0625
PHY-3002 : Step(121): len = 17453.5, overlap = 9.75
PHY-3002 : Step(122): len = 17115.2, overlap = 10.5938
PHY-3002 : Step(123): len = 17182.6, overlap = 11.0938
PHY-3002 : Step(124): len = 17253.9, overlap = 10.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.184e-05
PHY-3002 : Step(125): len = 16868.3, overlap = 10.1563
PHY-3002 : Step(126): len = 16885.1, overlap = 11.1563
PHY-3002 : Step(127): len = 16903.5, overlap = 12.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00010368
PHY-3002 : Step(128): len = 16854.8, overlap = 12.4688
PHY-3002 : Step(129): len = 16854.8, overlap = 12.4688
PHY-3002 : Step(130): len = 16588.2, overlap = 12.4688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.03519e-05
PHY-3002 : Step(131): len = 16840.2, overlap = 38.0313
PHY-3002 : Step(132): len = 16840.2, overlap = 38.0313
PHY-3002 : Step(133): len = 16863.5, overlap = 33.4688
PHY-3002 : Step(134): len = 16863.5, overlap = 33.4688
PHY-3002 : Step(135): len = 16967.9, overlap = 30.7813
PHY-3002 : Step(136): len = 16967.9, overlap = 30.7813
PHY-3002 : Step(137): len = 17004.9, overlap = 29.1563
PHY-3002 : Step(138): len = 17004.9, overlap = 29.1563
PHY-3002 : Step(139): len = 17050.6, overlap = 29.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.07038e-05
PHY-3002 : Step(140): len = 17495.5, overlap = 25.125
PHY-3002 : Step(141): len = 17564.7, overlap = 24.625
PHY-3002 : Step(142): len = 17711.4, overlap = 23.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.14076e-05
PHY-3002 : Step(143): len = 17846.4, overlap = 21.1563
PHY-3002 : Step(144): len = 17887.4, overlap = 17.9063
PHY-3002 : Step(145): len = 17947.2, overlap = 13.4375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 37.28 peak overflow 1.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26240, over cnt = 31(0%), over = 51, worst = 2
PHY-1002 : len = 26616, over cnt = 12(0%), over = 17, worst = 2
PHY-1002 : len = 26672, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 26672, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 26672, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.039047s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (200.1%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.104984s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (119.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1873, tnet num: 554, tinst num: 430, tnode num: 2084, tedge num: 2876.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.218760s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (107.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.350000s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (111.6%)

OPT-1001 : End physical optimization;  0.356793s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (113.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 162 LUT to BLE ...
SYN-4008 : Packed 162 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 106 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 162/376 primitive instances ...
PHY-3001 : End packing;  0.023663s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (132.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 302 instances
RUN-1001 : 136 mslices, 110 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 501 nets
RUN-1001 : 360 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 300 instances, 246 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 17896.2, Over = 14.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.32674e-05
PHY-3002 : Step(146): len = 17479.9, overlap = 18.75
PHY-3002 : Step(147): len = 17457.1, overlap = 18.25
PHY-3002 : Step(148): len = 17457.1, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000106535
PHY-3002 : Step(149): len = 17727.1, overlap = 18.25
PHY-3002 : Step(150): len = 17791.2, overlap = 17.25
PHY-3002 : Step(151): len = 17904.4, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000213069
PHY-3002 : Step(152): len = 18141, overlap = 16.5
PHY-3002 : Step(153): len = 18141, overlap = 16.5
PHY-3002 : Step(154): len = 18149.3, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038772s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (120.9%)

PHY-3001 : Trial Legalized: Len = 21481.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(155): len = 19078.9, overlap = 3.25
PHY-3002 : Step(156): len = 18917.9, overlap = 5.5
PHY-3002 : Step(157): len = 18695, overlap = 7.25
PHY-3002 : Step(158): len = 18654.4, overlap = 7.5
PHY-3002 : Step(159): len = 18664.5, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000112554
PHY-3002 : Step(160): len = 18655.5, overlap = 6.75
PHY-3002 : Step(161): len = 18655.5, overlap = 6.75
PHY-3002 : Step(162): len = 18660.1, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000225109
PHY-3002 : Step(163): len = 18727.1, overlap = 6.75
PHY-3002 : Step(164): len = 18727.1, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005861s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20195.2, Over = 0
PHY-3001 : End spreading;  0.002683s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 20195.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 34096, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 34160, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 34152, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 34152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033391s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (327.6%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 4.38, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.111493s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (154.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1712, tnet num: 499, tinst num: 300, tnode num: 1872, tedge num: 2687.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.248541s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.395812s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (118.4%)

OPT-1001 : End physical optimization;  0.402735s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (116.4%)

RUN-1003 : finish command "place" in  2.730354s wall, 3.812500s user + 1.250000s system = 5.062500s CPU (185.4%)

RUN-1004 : used memory is 379 MB, reserved memory is 372 MB, peak memory is 797 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       478
  #lut only               414   out of    478   86.61%
  #reg only                 0   out of    478    0.00%
  #lut&reg                 64   out of    478   13.39%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |478   |320    |158    |64     |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 302 instances
RUN-1001 : 136 mslices, 110 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 501 nets
RUN-1001 : 360 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 34096, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 34160, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 34168, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 34168, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 34152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032994s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (189.4%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 4.38, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.106699s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (117.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.134269s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (93.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 64% nets.
PHY-1002 : len = 46512, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.500051s wall, 0.796875s user + 0.031250s system = 0.828125s CPU (165.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46512, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 46512
PHY-1001 : End DR Iter 1; 0.005162s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.768619s wall, 1.953125s user + 0.171875s system = 2.125000s CPU (120.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.983151s wall, 2.203125s user + 0.171875s system = 2.375000s CPU (119.8%)

RUN-1004 : used memory is 377 MB, reserved memory is 372 MB, peak memory is 797 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       478
  #lut only               414   out of    478   86.61%
  #reg only                 0   out of    478    0.00%
  #lut&reg                 64   out of    478   13.39%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |478   |320    |158    |64     |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       316   
    #2         2        34   
    #3         3        15   
    #4         4        24   
    #5        5-10      51   
    #6       11-50      11   
  Average     2.48           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000110110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 302
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 501, pip num: 3552
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 730 valid insts, and 12647 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000110110000000000000000" in  2.043846s wall, 9.656250s user + 0.046875s system = 9.703125s CPU (474.7%)

RUN-1004 : used memory is 373 MB, reserved memory is 362 MB, peak memory is 797 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 10 for port 'data' in top.v(109)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 940/182 useful/useless nets, 517/55 useful/useless insts
SYN-1015 : Optimize round 1, 163 better
SYN-1014 : Optimize round 2
SYN-1032 : 939/1 useful/useless nets, 516/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 482/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 242/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 644/1 useful/useless nets, 338/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |45     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 688/1 useful/useless nets, 383/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 688/1 useful/useless nets, 383/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 688/1 useful/useless nets, 383/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 245/1 useful/useless nets, 178/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 21 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 306/58 useful/useless nets, 250/0 useful/useless insts
SYN-1032 : 1039/2 useful/useless nets, 783/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1348.75 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1348.81 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (3.51), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 48 (3.48), #lev = 3 (1.80)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 1348.87 sec
SYN-3001 : Mapper mapped 110 instances into 48 LUTs, name keeping = 81%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               517
  #lut4                   120
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      517   out of  19600    2.64%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |171    |346    |64     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |48     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net DAC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 427 instances
RUN-1001 : 159 luts, 56 seqs, 136 mslices, 22 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 543 nets
RUN-1001 : 401 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 425 instances, 159 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 119102
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 425.
PHY-3001 : End clustering;  0.000089s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(165): len = 84076.8, overlap = 4.5
PHY-3002 : Step(166): len = 72226.2, overlap = 2.25
PHY-3002 : Step(167): len = 52393.2, overlap = 6.75
PHY-3002 : Step(168): len = 50788.9, overlap = 6.75
PHY-3002 : Step(169): len = 32972.8, overlap = 4.5
PHY-3002 : Step(170): len = 30802.1, overlap = 4.5
PHY-3002 : Step(171): len = 28529.7, overlap = 4.5
PHY-3002 : Step(172): len = 23864.4, overlap = 6.75
PHY-3002 : Step(173): len = 23050.1, overlap = 6.75
PHY-3002 : Step(174): len = 20542.1, overlap = 5
PHY-3002 : Step(175): len = 20288.5, overlap = 7
PHY-3002 : Step(176): len = 19872.7, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000187727
PHY-3002 : Step(177): len = 19628.8, overlap = 4.75
PHY-3002 : Step(178): len = 19685.8, overlap = 4.75
PHY-3002 : Step(179): len = 19764.9, overlap = 4.75
PHY-3002 : Step(180): len = 19896.1, overlap = 4.75
PHY-3002 : Step(181): len = 20173.8, overlap = 4.75
PHY-3002 : Step(182): len = 19824.7, overlap = 2.5
PHY-3002 : Step(183): len = 19690.6, overlap = 2.5
PHY-3002 : Step(184): len = 19039.6, overlap = 6
PHY-3002 : Step(185): len = 18187.1, overlap = 8.3125
PHY-3002 : Step(186): len = 18198.2, overlap = 8.25
PHY-3002 : Step(187): len = 17755.5, overlap = 3.8125
PHY-3002 : Step(188): len = 17791.9, overlap = 3.875
PHY-3002 : Step(189): len = 17654.7, overlap = 6.125
PHY-3002 : Step(190): len = 17616.7, overlap = 6.125
PHY-3002 : Step(191): len = 17500.6, overlap = 6.1875
PHY-3002 : Step(192): len = 17420.4, overlap = 4.3125
PHY-3002 : Step(193): len = 17427.8, overlap = 4.75
PHY-3002 : Step(194): len = 17414.9, overlap = 6.4375
PHY-3002 : Step(195): len = 17390.4, overlap = 6.0625
PHY-3002 : Step(196): len = 17311.6, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000375454
PHY-3002 : Step(197): len = 17253, overlap = 8.25
PHY-3002 : Step(198): len = 17180.8, overlap = 8
PHY-3002 : Step(199): len = 17140.1, overlap = 3.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000750908
PHY-3002 : Step(200): len = 17111.8, overlap = 5.75
PHY-3002 : Step(201): len = 17082.4, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009729s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (160.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.40041e-05
PHY-3002 : Step(202): len = 17457.1, overlap = 10.4375
PHY-3002 : Step(203): len = 17549.3, overlap = 10.3438
PHY-3002 : Step(204): len = 17047, overlap = 12
PHY-3002 : Step(205): len = 17110.2, overlap = 11.5
PHY-3002 : Step(206): len = 16943.4, overlap = 10.2813
PHY-3002 : Step(207): len = 16838.9, overlap = 10.4063
PHY-3002 : Step(208): len = 16590, overlap = 9.96875
PHY-3002 : Step(209): len = 16651.4, overlap = 9.5625
PHY-3002 : Step(210): len = 16766, overlap = 8.6875
PHY-3002 : Step(211): len = 16836.3, overlap = 9.5625
PHY-3002 : Step(212): len = 16562.6, overlap = 10.6563
PHY-3002 : Step(213): len = 16323.7, overlap = 12.7188
PHY-3002 : Step(214): len = 16431.2, overlap = 13.5
PHY-3002 : Step(215): len = 16394.6, overlap = 14.75
PHY-3002 : Step(216): len = 16032.3, overlap = 15.9375
PHY-3002 : Step(217): len = 16010.1, overlap = 16.4063
PHY-3002 : Step(218): len = 15867.4, overlap = 18.1875
PHY-3002 : Step(219): len = 15672.5, overlap = 19.6563
PHY-3002 : Step(220): len = 15491.9, overlap = 21.2188
PHY-3002 : Step(221): len = 15369.8, overlap = 23.2813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.80083e-05
PHY-3002 : Step(222): len = 15187.1, overlap = 22.2813
PHY-3002 : Step(223): len = 15187.1, overlap = 22.2813
PHY-3002 : Step(224): len = 15057.8, overlap = 22.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000136017
PHY-3002 : Step(225): len = 15076.6, overlap = 22.1875
PHY-3002 : Step(226): len = 15076.6, overlap = 22.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.78052e-05
PHY-3002 : Step(227): len = 15399, overlap = 32.7188
PHY-3002 : Step(228): len = 15457, overlap = 32.8438
PHY-3002 : Step(229): len = 15644.2, overlap = 28.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.56105e-05
PHY-3002 : Step(230): len = 16211.9, overlap = 25.5625
PHY-3002 : Step(231): len = 16211.9, overlap = 25.5625
PHY-3002 : Step(232): len = 16067, overlap = 23.7188
PHY-3002 : Step(233): len = 16067, overlap = 23.7188
PHY-3002 : Step(234): len = 16112.6, overlap = 23.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.12209e-05
PHY-3002 : Step(235): len = 16215.7, overlap = 21.875
PHY-3002 : Step(236): len = 16215.7, overlap = 21.875
PHY-3002 : Step(237): len = 16156.5, overlap = 21.2188
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 45.88 peak overflow 4.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 20520, over cnt = 35(0%), over = 47, worst = 2
PHY-1002 : len = 20880, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 21024, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 21128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031952s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (244.5%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 2.50, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.097284s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (128.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1827, tnet num: 541, tinst num: 425, tnode num: 2038, tedge num: 2830.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.231161s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.352382s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (106.4%)

OPT-1001 : End physical optimization;  0.358140s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (113.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 159 LUT to BLE ...
SYN-4008 : Packed 159 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 104 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 160/372 primitive instances ...
PHY-3001 : End packing;  0.022370s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 297 instances
RUN-1001 : 136 mslices, 107 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 489 nets
RUN-1001 : 347 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 295 instances, 243 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 16267.8, Over = 19
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.4911e-05
PHY-3002 : Step(238): len = 16035.8, overlap = 21.25
PHY-3002 : Step(239): len = 16052, overlap = 20
PHY-3002 : Step(240): len = 16052, overlap = 20
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.9822e-05
PHY-3002 : Step(241): len = 16406.6, overlap = 18.75
PHY-3002 : Step(242): len = 16406.6, overlap = 18.75
PHY-3002 : Step(243): len = 16332, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000139644
PHY-3002 : Step(244): len = 16712.9, overlap = 18.75
PHY-3002 : Step(245): len = 16787.5, overlap = 18.25
PHY-3002 : Step(246): len = 16787.5, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039381s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (317.4%)

PHY-3001 : Trial Legalized: Len = 20929.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(247): len = 17812.5, overlap = 5.25
PHY-3002 : Step(248): len = 17420.1, overlap = 6.75
PHY-3002 : Step(249): len = 17245, overlap = 7.75
PHY-3002 : Step(250): len = 17196.6, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.73008e-05
PHY-3002 : Step(251): len = 17288.9, overlap = 7.25
PHY-3002 : Step(252): len = 17288.9, overlap = 7.25
PHY-3002 : Step(253): len = 17225.6, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000174602
PHY-3002 : Step(254): len = 17333.3, overlap = 6.75
PHY-3002 : Step(255): len = 17388.6, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005821s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 18911.8, Over = 0
PHY-3001 : End spreading;  0.002576s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 18911.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 28360, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 28392, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 28400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025582s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (244.3%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.29, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.098989s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (126.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1667, tnet num: 487, tinst num: 295, tnode num: 1827, tedge num: 2646.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.219937s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.348330s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (107.7%)

OPT-1001 : End physical optimization;  0.353976s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (141.3%)

RUN-1003 : finish command "place" in  2.972624s wall, 4.687500s user + 1.390625s system = 6.078125s CPU (204.5%)

RUN-1004 : used memory is 387 MB, reserved memory is 387 MB, peak memory is 797 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      475   out of  19600    2.42%
#reg                       64   out of  19600    0.33%
#le                       476
  #lut only               412   out of    476   86.55%
  #reg only                 1   out of    476    0.21%
  #lut&reg                 63   out of    476   13.24%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |476   |317    |158    |64     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 297 instances
RUN-1001 : 136 mslices, 107 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 489 nets
RUN-1001 : 347 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 28360, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 28392, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 28400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032032s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (292.7%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.29, top10 = 1.25, top15 = 0.00.
PHY-1001 : End global routing;  0.107315s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (145.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net DAC_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.138891s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (90.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 43992, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.451216s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (169.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 44000, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 44000
PHY-1001 : End DR Iter 1; 0.005451s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net DAC_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.755279s wall, 1.890625s user + 0.203125s system = 2.093750s CPU (119.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.972075s wall, 2.156250s user + 0.250000s system = 2.406250s CPU (122.0%)

RUN-1004 : used memory is 382 MB, reserved memory is 372 MB, peak memory is 797 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      475   out of  19600    2.42%
#reg                       64   out of  19600    0.33%
#le                       476
  #lut only               412   out of    476   86.55%
  #reg only                 1   out of    476    0.21%
  #lut&reg                 63   out of    476   13.24%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |476   |317    |158    |64     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       303   
    #2         2        40   
    #3         3        14   
    #4         4        18   
    #5        5-10      53   
    #6       11-50      11   
  Average     2.47           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 297
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 489, pip num: 3385
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 626 valid insts, and 12204 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  1.876124s wall, 8.906250s user + 0.062500s system = 8.968750s CPU (478.0%)

RUN-1004 : used memory is 381 MB, reserved memory is 369 MB, peak memory is 797 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 940/182 useful/useless nets, 517/55 useful/useless insts
SYN-1015 : Optimize round 1, 163 better
SYN-1014 : Optimize round 2
SYN-1032 : 939/1 useful/useless nets, 516/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 653/1 useful/useless nets, 338/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |45     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 697/1 useful/useless nets, 383/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 697/1 useful/useless nets, 383/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 697/1 useful/useless nets, 383/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1057/2 useful/useless nets, 792/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1389.77 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1389.83 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 1389.89 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               520
  #lut4                   123
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      520   out of  19600    2.65%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |174    |346    |64     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 430 instances
RUN-1001 : 162 luts, 56 seqs, 136 mslices, 22 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 546 nets
RUN-1001 : 395 nets have 2 pins
RUN-1001 : 85 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 428 instances, 162 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 121715
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 428.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(256): len = 88829.4, overlap = 4.5
PHY-3002 : Step(257): len = 75455.8, overlap = 6.75
PHY-3002 : Step(258): len = 55023.4, overlap = 6.75
PHY-3002 : Step(259): len = 52698.1, overlap = 6.75
PHY-3002 : Step(260): len = 33682.6, overlap = 4.5
PHY-3002 : Step(261): len = 30731.6, overlap = 6.75
PHY-3002 : Step(262): len = 27364.7, overlap = 6.75
PHY-3002 : Step(263): len = 25872.1, overlap = 6.75
PHY-3002 : Step(264): len = 22652.5, overlap = 4.5
PHY-3002 : Step(265): len = 21058.7, overlap = 4.5
PHY-3002 : Step(266): len = 20700.6, overlap = 6.75
PHY-3002 : Step(267): len = 19345, overlap = 6.75
PHY-3002 : Step(268): len = 19360, overlap = 7
PHY-3002 : Step(269): len = 18456.7, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.18386e-05
PHY-3002 : Step(270): len = 18390.6, overlap = 8
PHY-3002 : Step(271): len = 18182.6, overlap = 8.5
PHY-3002 : Step(272): len = 18182.6, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123677
PHY-3002 : Step(273): len = 18012.3, overlap = 8.5
PHY-3002 : Step(274): len = 17960.5, overlap = 8.5
PHY-3002 : Step(275): len = 17605.8, overlap = 11
PHY-3002 : Step(276): len = 17651, overlap = 8.8125
PHY-3002 : Step(277): len = 17515.3, overlap = 11.0625
PHY-3002 : Step(278): len = 17507.1, overlap = 11.0625
PHY-3002 : Step(279): len = 17298.5, overlap = 13.25
PHY-3002 : Step(280): len = 17255.8, overlap = 13.25
PHY-3002 : Step(281): len = 17111.5, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000247354
PHY-3002 : Step(282): len = 17115.8, overlap = 13.25
PHY-3002 : Step(283): len = 17083.5, overlap = 13.1875
PHY-3002 : Step(284): len = 17083.5, overlap = 13.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000494709
PHY-3002 : Step(285): len = 17104.1, overlap = 13.1875
PHY-3002 : Step(286): len = 17101.1, overlap = 13.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009271s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.59599e-05
PHY-3002 : Step(287): len = 17421.1, overlap = 13.1563
PHY-3002 : Step(288): len = 17465.6, overlap = 12.7813
PHY-3002 : Step(289): len = 17473.9, overlap = 12.9063
PHY-3002 : Step(290): len = 17540.1, overlap = 13.2188
PHY-3002 : Step(291): len = 17219.4, overlap = 14.9375
PHY-3002 : Step(292): len = 17201.2, overlap = 15.2188
PHY-3002 : Step(293): len = 17300.5, overlap = 8.9375
PHY-3002 : Step(294): len = 17470, overlap = 9.78125
PHY-3002 : Step(295): len = 16727.9, overlap = 14.5313
PHY-3002 : Step(296): len = 16333.7, overlap = 19.2813
PHY-3002 : Step(297): len = 16104.2, overlap = 20.1563
PHY-3002 : Step(298): len = 15568.5, overlap = 21.7188
PHY-3002 : Step(299): len = 15537.9, overlap = 21
PHY-3002 : Step(300): len = 15249.7, overlap = 20.1563
PHY-3002 : Step(301): len = 15235.3, overlap = 19.8125
PHY-3002 : Step(302): len = 15224.3, overlap = 19.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.19199e-05
PHY-3002 : Step(303): len = 15146.5, overlap = 18.625
PHY-3002 : Step(304): len = 15146.5, overlap = 18.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00018384
PHY-3002 : Step(305): len = 15034.6, overlap = 18.5625
PHY-3002 : Step(306): len = 15034.6, overlap = 18.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.77303e-05
PHY-3002 : Step(307): len = 15666.7, overlap = 36.25
PHY-3002 : Step(308): len = 15666.7, overlap = 36.25
PHY-3002 : Step(309): len = 15564.3, overlap = 34.1875
PHY-3002 : Step(310): len = 15564.3, overlap = 34.1875
PHY-3002 : Step(311): len = 15703.3, overlap = 36.2813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.54606e-05
PHY-3002 : Step(312): len = 16235.9, overlap = 28
PHY-3002 : Step(313): len = 16235.9, overlap = 28
PHY-3002 : Step(314): len = 16168, overlap = 25.5938
PHY-3002 : Step(315): len = 16168, overlap = 25.5938
PHY-3002 : Step(316): len = 16162.5, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.09211e-05
PHY-3002 : Step(317): len = 16517.8, overlap = 18.5625
PHY-3002 : Step(318): len = 16517.8, overlap = 18.5625
PHY-3002 : Step(319): len = 16343.2, overlap = 14.9063
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 43.66 peak overflow 3.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 21840, over cnt = 30(0%), over = 44, worst = 2
PHY-1002 : len = 22088, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 22136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029875s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.6%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 2.50, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.095808s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1843, tnet num: 544, tinst num: 428, tnode num: 2054, tedge num: 2856.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.224500s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.345849s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (108.4%)

OPT-1001 : End physical optimization;  0.353150s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (106.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 162 LUT to BLE ...
SYN-4008 : Packed 162 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 106 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 162/374 primitive instances ...
PHY-3001 : End packing;  0.024948s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (125.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 299 instances
RUN-1001 : 136 mslices, 109 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 491 nets
RUN-1001 : 340 nets have 2 pins
RUN-1001 : 85 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 297 instances, 245 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 16450.2, Over = 15.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.34576e-05
PHY-3002 : Step(320): len = 16196.1, overlap = 14.5
PHY-3002 : Step(321): len = 16196.1, overlap = 14.5
PHY-3002 : Step(322): len = 16148.8, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.69152e-05
PHY-3002 : Step(323): len = 16559.3, overlap = 12.75
PHY-3002 : Step(324): len = 16559.3, overlap = 12.75
PHY-3002 : Step(325): len = 16454.8, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00013383
PHY-3002 : Step(326): len = 16786.9, overlap = 13.75
PHY-3002 : Step(327): len = 16837.4, overlap = 13.25
PHY-3002 : Step(328): len = 16837.4, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038507s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (162.3%)

PHY-3001 : Trial Legalized: Len = 20404.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(329): len = 17718.1, overlap = 4.75
PHY-3002 : Step(330): len = 17402.6, overlap = 6.25
PHY-3002 : Step(331): len = 17230.9, overlap = 6
PHY-3002 : Step(332): len = 17120.2, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.3214e-05
PHY-3002 : Step(333): len = 17110.3, overlap = 6
PHY-3002 : Step(334): len = 17110.3, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.64281e-05
PHY-3002 : Step(335): len = 17186.2, overlap = 5.75
PHY-3002 : Step(336): len = 17186.2, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005896s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (265.0%)

PHY-3001 : Legalized: Len = 19214.2, Over = 0
PHY-3001 : End spreading;  0.002644s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 19214.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 27792, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 27808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025192s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (248.1%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.099494s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (157.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1682, tnet num: 489, tinst num: 297, tnode num: 1842, tedge num: 2667.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.223619s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.353622s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (114.9%)

OPT-1001 : End physical optimization;  0.360454s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (112.7%)

RUN-1003 : finish command "place" in  2.670499s wall, 3.796875s user + 1.203125s system = 5.000000s CPU (187.2%)

RUN-1004 : used memory is 392 MB, reserved memory is 388 MB, peak memory is 797 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       478
  #lut only               414   out of    478   86.61%
  #reg only                 0   out of    478    0.00%
  #lut&reg                 64   out of    478   13.39%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |478   |320    |158    |64     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 299 instances
RUN-1001 : 136 mslices, 109 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 491 nets
RUN-1001 : 340 nets have 2 pins
RUN-1001 : 85 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 27792, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 27808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024628s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (190.3%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End global routing;  0.099948s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (109.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.136187s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 43144, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.465971s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (161.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 43152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 43152
PHY-1001 : End DR Iter 1; 0.006268s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (498.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.738893s wall, 1.890625s user + 0.140625s system = 2.031250s CPU (116.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.946529s wall, 2.109375s user + 0.140625s system = 2.250000s CPU (115.6%)

RUN-1004 : used memory is 396 MB, reserved memory is 389 MB, peak memory is 797 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       478
  #lut only               414   out of    478   86.61%
  #reg only                 0   out of    478    0.00%
  #lut&reg                 64   out of    478   13.39%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |478   |320    |158    |64     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       296   
    #2         2        45   
    #3         3        16   
    #4         4        23   
    #5        5-10      50   
    #6       11-50      11   
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 299
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 491, pip num: 3405
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 659 valid insts, and 12289 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  1.814978s wall, 8.937500s user + 0.015625s system = 8.953125s CPU (493.3%)

RUN-1004 : used memory is 403 MB, reserved memory is 402 MB, peak memory is 797 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.390775s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (100.0%)

RUN-1004 : used memory is 526 MB, reserved memory is 523 MB, peak memory is 797 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.245594s wall, 0.375000s user + 0.156250s system = 0.531250s CPU (7.3%)

RUN-1004 : used memory is 554 MB, reserved memory is 553 MB, peak memory is 797 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.025581s wall, 1.890625s user + 0.234375s system = 2.125000s CPU (23.5%)

RUN-1004 : used memory is 418 MB, reserved memory is 407 MB, peak memory is 797 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=200,DATA_DEPTH_R=200) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 8 for port 'waddr' in top.v(126)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 8 for port 'raddr' in top.v(130)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1479/214 useful/useless nets, 838/36 useful/useless insts
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 1, 206 better
SYN-1014 : Optimize round 2
SYN-1032 : 1446/16 useful/useless nets, 805/0 useful/useless insts
SYN-1019 : Optimized 160 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 167 better
SYN-1014 : Optimize round 3
SYN-1032 : 1126/160 useful/useless nets, 629/10 useful/useless insts
SYN-1015 : Optimize round 3, 10 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              260
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     21
  #bufif1                   0
  #MX21                   152
  #FADD                     0
  #DFF                     81
  #LATCH                    0
#MACRO_ADD                 49
#MACRO_EQ                   7
#MACRO_MUX                117

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |179    |81     |61     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 200x10, read 200x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1054/5 useful/useless nets, 584/5 useful/useless insts
SYN-1016 : Merged 10 instances.
SYN-2571 : Optimize after map_dsp, round 1, 20 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 34 mux instances.
SYN-1016 : Merged 7 instances.
SYN-1032 : 1269/38 useful/useless nets, 823/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1629/2 useful/useless nets, 1232/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 163 (3.72), #lev = 5 (3.10)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 178 (3.70), #lev = 5 (3.03)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 263 instances into 180 LUTs, name keeping = 49%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3340.05 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3340.14 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 3340.19 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               820
  #lut4                   254
  #lut5                    99
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             467

Utilization Statistics
#lut                      820   out of  19600    4.18%
#reg                       81   out of  19600    0.41%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      39
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |353    |467    |81     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 17 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 39 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.218844s wall, 1.312500s user + 0.062500s system = 1.375000s CPU (112.8%)

RUN-1004 : used memory is 419 MB, reserved memory is 418 MB, peak memory is 797 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (45 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 39 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 802 instances
RUN-1001 : 341 luts, 73 seqs, 267 mslices, 66 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1385 nets
RUN-1001 : 883 nets have 2 pins
RUN-1001 : 401 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 800 instances, 341 luts, 73 seqs, 333 slices, 76 macros(333 instances: 267 mslices 66 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 252452
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 800.
PHY-3001 : End clustering;  0.000037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(337): len = 161539, overlap = 6.75
PHY-3002 : Step(338): len = 139603, overlap = 6.75
PHY-3002 : Step(339): len = 87579.2, overlap = 6.75
PHY-3002 : Step(340): len = 80616.9, overlap = 6.75
PHY-3002 : Step(341): len = 55333.4, overlap = 4.5
PHY-3002 : Step(342): len = 51518.8, overlap = 6.75
PHY-3002 : Step(343): len = 44815.7, overlap = 9.40625
PHY-3002 : Step(344): len = 36946.7, overlap = 12.1563
PHY-3002 : Step(345): len = 32665.5, overlap = 18.9688
PHY-3002 : Step(346): len = 28218.2, overlap = 27.0313
PHY-3002 : Step(347): len = 27145.1, overlap = 26.5625
PHY-3002 : Step(348): len = 26353, overlap = 38.625
PHY-3002 : Step(349): len = 24001.9, overlap = 42.8438
PHY-3002 : Step(350): len = 23461.8, overlap = 44.4063
PHY-3002 : Step(351): len = 22815.7, overlap = 51.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.47254e-05
PHY-3002 : Step(352): len = 22982.2, overlap = 49.2188
PHY-3002 : Step(353): len = 22983.6, overlap = 49.3438
PHY-3002 : Step(354): len = 21920.9, overlap = 48.75
PHY-3002 : Step(355): len = 21866, overlap = 48.75
PHY-3002 : Step(356): len = 21338.1, overlap = 48.25
PHY-3002 : Step(357): len = 21338.1, overlap = 48.25
PHY-3002 : Step(358): len = 21517.8, overlap = 44.8125
PHY-3002 : Step(359): len = 21530, overlap = 44.8125
PHY-3002 : Step(360): len = 21538.7, overlap = 43.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.94507e-05
PHY-3002 : Step(361): len = 21346.2, overlap = 41.6875
PHY-3002 : Step(362): len = 21326.6, overlap = 41.6875
PHY-3002 : Step(363): len = 21231.1, overlap = 41.0625
PHY-3002 : Step(364): len = 21290, overlap = 40.4375
PHY-3002 : Step(365): len = 21137.8, overlap = 42.25
PHY-3002 : Step(366): len = 21090.7, overlap = 42.25
PHY-3002 : Step(367): len = 21015.9, overlap = 42.4688
PHY-3002 : Step(368): len = 20959.9, overlap = 44.0625
PHY-3002 : Step(369): len = 20538.4, overlap = 48.9063
PHY-3002 : Step(370): len = 20479.4, overlap = 51.1875
PHY-3002 : Step(371): len = 20240.6, overlap = 53.6563
PHY-3002 : Step(372): len = 20240.6, overlap = 53.6563
PHY-3002 : Step(373): len = 20203.2, overlap = 54.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000178901
PHY-3002 : Step(374): len = 20206.2, overlap = 49.5938
PHY-3002 : Step(375): len = 20206.2, overlap = 49.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000357803
PHY-3002 : Step(376): len = 20147.6, overlap = 49.0938
PHY-3002 : Step(377): len = 20132.1, overlap = 51.3438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000715606
PHY-3002 : Step(378): len = 20174.7, overlap = 46.3438
PHY-3002 : Step(379): len = 20194, overlap = 46.3125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00143121
PHY-3002 : Step(380): len = 20186.1, overlap = 45.7813
PHY-3002 : Step(381): len = 20196.6, overlap = 45.3438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008736s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (178.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.50099e-06
PHY-3002 : Step(382): len = 21045.9, overlap = 77.8125
PHY-3002 : Step(383): len = 21151.1, overlap = 78.0313
PHY-3002 : Step(384): len = 19982.7, overlap = 78.25
PHY-3002 : Step(385): len = 20333.7, overlap = 78.5625
PHY-3002 : Step(386): len = 20454.5, overlap = 78.5938
PHY-3002 : Step(387): len = 20092.9, overlap = 79.375
PHY-3002 : Step(388): len = 19110.1, overlap = 79.5938
PHY-3002 : Step(389): len = 19382.7, overlap = 78.375
PHY-3002 : Step(390): len = 19676.3, overlap = 80.6563
PHY-3002 : Step(391): len = 19566.9, overlap = 85.5938
PHY-3002 : Step(392): len = 19031.2, overlap = 91.0625
PHY-3002 : Step(393): len = 18741.3, overlap = 91.5313
PHY-3002 : Step(394): len = 18957.9, overlap = 82.5938
PHY-3002 : Step(395): len = 19213.8, overlap = 80.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.00197e-06
PHY-3002 : Step(396): len = 19569, overlap = 77.5938
PHY-3002 : Step(397): len = 19569, overlap = 77.5938
PHY-3002 : Step(398): len = 19036.4, overlap = 78.2188
PHY-3002 : Step(399): len = 19181.1, overlap = 78.2188
PHY-3002 : Step(400): len = 19577.5, overlap = 77.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.00039e-05
PHY-3002 : Step(401): len = 20334.9, overlap = 69.9688
PHY-3002 : Step(402): len = 20334.9, overlap = 69.9688
PHY-3002 : Step(403): len = 19842.1, overlap = 65.4063
PHY-3002 : Step(404): len = 20013.9, overlap = 65.4375
PHY-3002 : Step(405): len = 20468.1, overlap = 62.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.00079e-05
PHY-3002 : Step(406): len = 20733.9, overlap = 54.2188
PHY-3002 : Step(407): len = 20733.9, overlap = 54.2188
PHY-3002 : Step(408): len = 20807.4, overlap = 55.0938
PHY-3002 : Step(409): len = 20807.4, overlap = 55.0938
PHY-3002 : Step(410): len = 20644.1, overlap = 55.6563
PHY-3002 : Step(411): len = 20644.1, overlap = 55.6563
PHY-3002 : Step(412): len = 20723.3, overlap = 56.125
PHY-3002 : Step(413): len = 20723.3, overlap = 56.125
PHY-3002 : Step(414): len = 20677.3, overlap = 53.7813
PHY-3002 : Step(415): len = 20677.3, overlap = 53.7813
PHY-3002 : Step(416): len = 20776.7, overlap = 52.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.00158e-05
PHY-3002 : Step(417): len = 22177.8, overlap = 52.9375
PHY-3002 : Step(418): len = 22177.8, overlap = 52.9375
PHY-3002 : Step(419): len = 21718.8, overlap = 50.9375
PHY-3002 : Step(420): len = 21718.8, overlap = 50.9375
PHY-3002 : Step(421): len = 21756.4, overlap = 48.4375
PHY-3002 : Step(422): len = 21872.8, overlap = 47.7813
PHY-3002 : Step(423): len = 22184.5, overlap = 40.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.00316e-05
PHY-3002 : Step(424): len = 22322.9, overlap = 41.2813
PHY-3002 : Step(425): len = 22322.9, overlap = 41.2813
PHY-3002 : Step(426): len = 22225.4, overlap = 39.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000160063
PHY-3002 : Step(427): len = 22843.8, overlap = 39.3438
PHY-3002 : Step(428): len = 22988.3, overlap = 38.9063
PHY-3002 : Step(429): len = 22739.7, overlap = 35.0938
PHY-3002 : Step(430): len = 22739.7, overlap = 35.0938
PHY-3002 : Step(431): len = 22409.7, overlap = 37.8438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000320126
PHY-3002 : Step(432): len = 22664, overlap = 34.3125
PHY-3002 : Step(433): len = 22821.1, overlap = 33.1563
PHY-3002 : Step(434): len = 22821.1, overlap = 33.1563
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.18142e-05
PHY-3002 : Step(435): len = 23505.5, overlap = 68.2188
PHY-3002 : Step(436): len = 23605.5, overlap = 63.5
PHY-3002 : Step(437): len = 23249.3, overlap = 69.0938
PHY-3002 : Step(438): len = 23306.2, overlap = 66.4375
PHY-3002 : Step(439): len = 22877.8, overlap = 71
PHY-3002 : Step(440): len = 22754.3, overlap = 66.7188
PHY-3002 : Step(441): len = 22340.2, overlap = 70.7188
PHY-3002 : Step(442): len = 22340.2, overlap = 70.7188
PHY-3002 : Step(443): len = 21767.6, overlap = 69.75
PHY-3002 : Step(444): len = 21767.6, overlap = 69.75
PHY-3002 : Step(445): len = 21883.3, overlap = 64.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.36284e-05
PHY-3002 : Step(446): len = 22829.9, overlap = 62.8125
PHY-3002 : Step(447): len = 22829.9, overlap = 62.8125
PHY-3002 : Step(448): len = 22378.8, overlap = 64.7188
PHY-3002 : Step(449): len = 22378.8, overlap = 64.7188
PHY-3002 : Step(450): len = 22634.8, overlap = 62.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.72569e-05
PHY-3002 : Step(451): len = 23601.6, overlap = 53.5313
PHY-3002 : Step(452): len = 23706.8, overlap = 53.1563
PHY-3002 : Step(453): len = 24009.2, overlap = 50.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.45138e-05
PHY-3002 : Step(454): len = 24303.2, overlap = 39.4063
PHY-3002 : Step(455): len = 24303.2, overlap = 39.4063
PHY-3002 : Step(456): len = 24185.3, overlap = 40.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000189028
PHY-3002 : Step(457): len = 24572.8, overlap = 37.125
PHY-3002 : Step(458): len = 24572.8, overlap = 37.125
PHY-3002 : Step(459): len = 24522.5, overlap = 37.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000331094
PHY-3002 : Step(460): len = 24790.2, overlap = 35.4375
PHY-3002 : Step(461): len = 24868.5, overlap = 35.25
PHY-3002 : Step(462): len = 25066.9, overlap = 34.5938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 91.19 peak overflow 4.66
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 61728, over cnt = 68(0%), over = 113, worst = 6
PHY-1002 : len = 63472, over cnt = 24(0%), over = 30, worst = 3
PHY-1002 : len = 63944, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 63976, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 63976, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.065136s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (239.9%)

PHY-1001 : Congestion index: top1 = 26.25, top5 = 11.88, top10 = 3.75, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.139998s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (178.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 4104, tnet num: 954, tinst num: 800, tnode num: 4561, tedge num: 6492.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.252061s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (111.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.465658s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (127.5%)

OPT-1001 : End physical optimization;  0.476149s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (128.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 341 LUT to BLE ...
SYN-4008 : Packed 341 LUT and 72 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 269 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 342/730 primitive instances ...
PHY-3001 : End packing;  0.040370s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 571 instances
RUN-1001 : 267 mslices, 249 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1313 nets
RUN-1001 : 811 nets have 2 pins
RUN-1001 : 401 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 569 instances, 516 slices, 76 macros(333 instances: 267 mslices 66 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 25193.6, Over = 36.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.39568e-05
PHY-3002 : Step(463): len = 23645.4, overlap = 36.25
PHY-3002 : Step(464): len = 23671.8, overlap = 36.25
PHY-3002 : Step(465): len = 23191.4, overlap = 45.75
PHY-3002 : Step(466): len = 22552, overlap = 48.75
PHY-3002 : Step(467): len = 22552, overlap = 48.75
PHY-3002 : Step(468): len = 22594, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.79136e-05
PHY-3002 : Step(469): len = 23339.5, overlap = 44
PHY-3002 : Step(470): len = 23339.5, overlap = 44
PHY-3002 : Step(471): len = 23293.6, overlap = 40.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.70073e-05
PHY-3002 : Step(472): len = 24175.2, overlap = 36
PHY-3002 : Step(473): len = 24175.2, overlap = 36
PHY-3002 : Step(474): len = 24097.3, overlap = 35
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.054377s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (172.4%)

PHY-3001 : Trial Legalized: Len = 31192.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000410118
PHY-3002 : Step(475): len = 28560.5, overlap = 3.5
PHY-3002 : Step(476): len = 27446, overlap = 7.25
PHY-3002 : Step(477): len = 27196.5, overlap = 6.75
PHY-3002 : Step(478): len = 26992.1, overlap = 7.25
PHY-3002 : Step(479): len = 26856.4, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006216s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (251.4%)

PHY-3001 : Legalized: Len = 29235.4, Over = 0
PHY-3001 : End spreading;  0.003253s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 29235.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 89696, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 89728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036642s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (170.6%)

PHY-1001 : Congestion index: top1 = 26.88, top5 = 14.38, top10 = 4.38, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.117783s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (119.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 3893, tnet num: 882, tinst num: 569, tnode num: 4283, tedge num: 6245.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.270585s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.478886s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (104.4%)

OPT-1001 : End physical optimization;  0.488415s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (118.4%)

RUN-1003 : finish command "place" in  4.365752s wall, 6.750000s user + 1.968750s system = 8.718750s CPU (199.7%)

RUN-1004 : used memory is 446 MB, reserved memory is 444 MB, peak memory is 797 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1007   out of  19600    5.14%
#reg                       81   out of  19600    0.41%
#le                      1008
  #lut only               927   out of   1008   91.96%
  #reg only                 1   out of   1008    0.10%
  #lut&reg                 80   out of   1008    7.94%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1008  |791    |216    |81     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 571 instances
RUN-1001 : 267 mslices, 249 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1313 nets
RUN-1001 : 811 nets have 2 pins
RUN-1001 : 401 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 89696, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 89728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.037842s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (123.9%)

PHY-1001 : Congestion index: top1 = 26.88, top5 = 14.38, top10 = 4.38, top15 = 1.25.
PHY-1001 : End global routing;  0.122458s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.240473s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (104.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 49% nets.
PHY-1002 : len = 131912, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End Routed; 0.944256s wall, 1.125000s user + 0.078125s system = 1.203125s CPU (127.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 131464, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 131464
PHY-1001 : End DR Iter 1; 0.024622s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (126.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.552442s wall, 2.593750s user + 0.218750s system = 2.812500s CPU (110.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.807123s wall, 2.859375s user + 0.234375s system = 3.093750s CPU (110.2%)

RUN-1004 : used memory is 463 MB, reserved memory is 455 MB, peak memory is 851 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1007   out of  19600    5.14%
#reg                       81   out of  19600    0.41%
#le                      1008
  #lut only               927   out of   1008   91.96%
  #reg only                 1   out of   1008    0.10%
  #lut&reg                 80   out of   1008    7.94%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1008  |791    |216    |81     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       767   
    #2          2       313   
    #3          3        58   
    #4          4        29   
    #5        5-10       51   
    #6        11-50      40   
    #7       101-500     4    
  Average     2.83            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 571
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1313, pip num: 8540
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 923 valid insts, and 26172 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.696026s wall, 13.781250s user + 0.046875s system = 13.828125s CPU (512.9%)

RUN-1004 : used memory is 475 MB, reserved memory is 467 MB, peak memory is 851 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.345856s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (99.8%)

RUN-1004 : used memory is 580 MB, reserved memory is 573 MB, peak memory is 851 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.292872s wall, 0.687500s user + 0.187500s system = 0.875000s CPU (12.0%)

RUN-1004 : used memory is 609 MB, reserved memory is 604 MB, peak memory is 851 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.013657s wall, 2.125000s user + 0.250000s system = 2.375000s CPU (26.3%)

RUN-1004 : used memory is 472 MB, reserved memory is 463 MB, peak memory is 851 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=200,DATA_DEPTH_R=200) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 8 for port 'waddr' in top.v(126)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 8 for port 'raddr' in top.v(130)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1479/214 useful/useless nets, 838/36 useful/useless insts
SYN-1016 : Merged 15 instances.
SYN-1015 : Optimize round 1, 206 better
SYN-1014 : Optimize round 2
SYN-1032 : 1446/16 useful/useless nets, 805/0 useful/useless insts
SYN-1019 : Optimized 160 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 167 better
SYN-1014 : Optimize round 3
SYN-1032 : 1126/160 useful/useless nets, 629/10 useful/useless insts
SYN-1015 : Optimize round 3, 10 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              260
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     21
  #bufif1                   0
  #MX21                   152
  #FADD                     0
  #DFF                     81
  #LATCH                    0
#MACRO_ADD                 49
#MACRO_EQ                   7
#MACRO_MUX                117

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |179    |81     |61     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 200x10, read 200x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1054/5 useful/useless nets, 584/5 useful/useless insts
SYN-1016 : Merged 10 instances.
SYN-2571 : Optimize after map_dsp, round 1, 20 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 34 mux instances.
SYN-1016 : Merged 7 instances.
SYN-1032 : 1269/38 useful/useless nets, 823/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1629/2 useful/useless nets, 1232/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 163 (3.72), #lev = 5 (3.10)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 178 (3.70), #lev = 5 (3.03)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 263 instances into 180 LUTs, name keeping = 49%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3657.85 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3657.93 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 3657.99 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               820
  #lut4                   254
  #lut5                    99
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             467

Utilization Statistics
#lut                      820   out of  19600    4.18%
#reg                       81   out of  19600    0.41%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      39
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |353    |467    |81     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 17 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 39 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.288408s wall, 1.375000s user + 0.078125s system = 1.453125s CPU (112.8%)

RUN-1004 : used memory is 456 MB, reserved memory is 452 MB, peak memory is 851 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (45 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 39 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 802 instances
RUN-1001 : 341 luts, 73 seqs, 267 mslices, 66 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1385 nets
RUN-1001 : 883 nets have 2 pins
RUN-1001 : 401 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 800 instances, 341 luts, 73 seqs, 333 slices, 76 macros(333 instances: 267 mslices 66 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 252452
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 800.
PHY-3001 : End clustering;  0.000032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(480): len = 161539, overlap = 6.75
PHY-3002 : Step(481): len = 139603, overlap = 6.75
PHY-3002 : Step(482): len = 87579.2, overlap = 6.75
PHY-3002 : Step(483): len = 80616.9, overlap = 6.75
PHY-3002 : Step(484): len = 55333.4, overlap = 4.5
PHY-3002 : Step(485): len = 51518.8, overlap = 6.75
PHY-3002 : Step(486): len = 44815.7, overlap = 9.40625
PHY-3002 : Step(487): len = 36946.7, overlap = 12.1563
PHY-3002 : Step(488): len = 32665.5, overlap = 18.9688
PHY-3002 : Step(489): len = 28218.2, overlap = 27.0313
PHY-3002 : Step(490): len = 27145.1, overlap = 26.5625
PHY-3002 : Step(491): len = 26353, overlap = 38.625
PHY-3002 : Step(492): len = 24001.9, overlap = 42.8438
PHY-3002 : Step(493): len = 23461.8, overlap = 44.4063
PHY-3002 : Step(494): len = 22815.7, overlap = 51.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.47254e-05
PHY-3002 : Step(495): len = 22982.2, overlap = 49.2188
PHY-3002 : Step(496): len = 22983.6, overlap = 49.3438
PHY-3002 : Step(497): len = 21920.9, overlap = 48.75
PHY-3002 : Step(498): len = 21866, overlap = 48.75
PHY-3002 : Step(499): len = 21338.1, overlap = 48.25
PHY-3002 : Step(500): len = 21338.1, overlap = 48.25
PHY-3002 : Step(501): len = 21517.8, overlap = 44.8125
PHY-3002 : Step(502): len = 21530, overlap = 44.8125
PHY-3002 : Step(503): len = 21538.7, overlap = 43.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.94507e-05
PHY-3002 : Step(504): len = 21346.2, overlap = 41.6875
PHY-3002 : Step(505): len = 21326.6, overlap = 41.6875
PHY-3002 : Step(506): len = 21231.1, overlap = 41.0625
PHY-3002 : Step(507): len = 21290, overlap = 40.4375
PHY-3002 : Step(508): len = 21137.8, overlap = 42.25
PHY-3002 : Step(509): len = 21090.7, overlap = 42.25
PHY-3002 : Step(510): len = 21015.9, overlap = 42.4688
PHY-3002 : Step(511): len = 20959.9, overlap = 44.0625
PHY-3002 : Step(512): len = 20538.4, overlap = 48.9063
PHY-3002 : Step(513): len = 20479.4, overlap = 51.1875
PHY-3002 : Step(514): len = 20240.6, overlap = 53.6563
PHY-3002 : Step(515): len = 20240.6, overlap = 53.6563
PHY-3002 : Step(516): len = 20203.2, overlap = 54.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000178901
PHY-3002 : Step(517): len = 20206.2, overlap = 49.5938
PHY-3002 : Step(518): len = 20206.2, overlap = 49.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000357803
PHY-3002 : Step(519): len = 20147.6, overlap = 49.0938
PHY-3002 : Step(520): len = 20132.1, overlap = 51.3438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000715606
PHY-3002 : Step(521): len = 20174.7, overlap = 46.3438
PHY-3002 : Step(522): len = 20194, overlap = 46.3125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00143121
PHY-3002 : Step(523): len = 20186.1, overlap = 45.7813
PHY-3002 : Step(524): len = 20196.6, overlap = 45.3438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009166s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.50099e-06
PHY-3002 : Step(525): len = 21045.9, overlap = 77.8125
PHY-3002 : Step(526): len = 21151.1, overlap = 78.0313
PHY-3002 : Step(527): len = 19982.7, overlap = 78.25
PHY-3002 : Step(528): len = 20333.7, overlap = 78.5625
PHY-3002 : Step(529): len = 20454.5, overlap = 78.5938
PHY-3002 : Step(530): len = 20092.9, overlap = 79.375
PHY-3002 : Step(531): len = 19110.1, overlap = 79.5938
PHY-3002 : Step(532): len = 19382.7, overlap = 78.375
PHY-3002 : Step(533): len = 19676.3, overlap = 80.6563
PHY-3002 : Step(534): len = 19566.9, overlap = 85.5938
PHY-3002 : Step(535): len = 19031.2, overlap = 91.0625
PHY-3002 : Step(536): len = 18741.3, overlap = 91.5313
PHY-3002 : Step(537): len = 18957.9, overlap = 82.5938
PHY-3002 : Step(538): len = 19213.8, overlap = 80.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.00197e-06
PHY-3002 : Step(539): len = 19569, overlap = 77.5938
PHY-3002 : Step(540): len = 19569, overlap = 77.5938
PHY-3002 : Step(541): len = 19036.4, overlap = 78.2188
PHY-3002 : Step(542): len = 19181.1, overlap = 78.2188
PHY-3002 : Step(543): len = 19577.5, overlap = 77.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.00039e-05
PHY-3002 : Step(544): len = 20334.9, overlap = 69.9688
PHY-3002 : Step(545): len = 20334.9, overlap = 69.9688
PHY-3002 : Step(546): len = 19842.1, overlap = 65.4063
PHY-3002 : Step(547): len = 20013.9, overlap = 65.4375
PHY-3002 : Step(548): len = 20468.1, overlap = 62.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.00079e-05
PHY-3002 : Step(549): len = 20733.9, overlap = 54.2188
PHY-3002 : Step(550): len = 20733.9, overlap = 54.2188
PHY-3002 : Step(551): len = 20807.4, overlap = 55.0938
PHY-3002 : Step(552): len = 20807.4, overlap = 55.0938
PHY-3002 : Step(553): len = 20644.1, overlap = 55.6563
PHY-3002 : Step(554): len = 20644.1, overlap = 55.6563
PHY-3002 : Step(555): len = 20723.3, overlap = 56.125
PHY-3002 : Step(556): len = 20723.3, overlap = 56.125
PHY-3002 : Step(557): len = 20677.3, overlap = 53.7813
PHY-3002 : Step(558): len = 20677.3, overlap = 53.7813
PHY-3002 : Step(559): len = 20776.7, overlap = 52.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.00158e-05
PHY-3002 : Step(560): len = 22177.8, overlap = 52.9375
PHY-3002 : Step(561): len = 22177.8, overlap = 52.9375
PHY-3002 : Step(562): len = 21718.8, overlap = 50.9375
PHY-3002 : Step(563): len = 21718.8, overlap = 50.9375
PHY-3002 : Step(564): len = 21756.4, overlap = 48.4375
PHY-3002 : Step(565): len = 21872.8, overlap = 47.7813
PHY-3002 : Step(566): len = 22184.5, overlap = 40.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.00316e-05
PHY-3002 : Step(567): len = 22322.9, overlap = 41.2813
PHY-3002 : Step(568): len = 22322.9, overlap = 41.2813
PHY-3002 : Step(569): len = 22225.4, overlap = 39.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000160063
PHY-3002 : Step(570): len = 22843.8, overlap = 39.3438
PHY-3002 : Step(571): len = 22988.3, overlap = 38.9063
PHY-3002 : Step(572): len = 22739.7, overlap = 35.0938
PHY-3002 : Step(573): len = 22739.7, overlap = 35.0938
PHY-3002 : Step(574): len = 22409.7, overlap = 37.8438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000320126
PHY-3002 : Step(575): len = 22664, overlap = 34.3125
PHY-3002 : Step(576): len = 22821.1, overlap = 33.1563
PHY-3002 : Step(577): len = 22821.1, overlap = 33.1563
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.18142e-05
PHY-3002 : Step(578): len = 23505.5, overlap = 68.2188
PHY-3002 : Step(579): len = 23605.5, overlap = 63.5
PHY-3002 : Step(580): len = 23249.3, overlap = 69.0938
PHY-3002 : Step(581): len = 23306.2, overlap = 66.4375
PHY-3002 : Step(582): len = 22877.8, overlap = 71
PHY-3002 : Step(583): len = 22754.3, overlap = 66.7188
PHY-3002 : Step(584): len = 22340.2, overlap = 70.7188
PHY-3002 : Step(585): len = 22340.2, overlap = 70.7188
PHY-3002 : Step(586): len = 21767.6, overlap = 69.75
PHY-3002 : Step(587): len = 21767.6, overlap = 69.75
PHY-3002 : Step(588): len = 21883.3, overlap = 64.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.36284e-05
PHY-3002 : Step(589): len = 22829.9, overlap = 62.8125
PHY-3002 : Step(590): len = 22829.9, overlap = 62.8125
PHY-3002 : Step(591): len = 22378.8, overlap = 64.7188
PHY-3002 : Step(592): len = 22378.8, overlap = 64.7188
PHY-3002 : Step(593): len = 22634.8, overlap = 62.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.72569e-05
PHY-3002 : Step(594): len = 23601.6, overlap = 53.5313
PHY-3002 : Step(595): len = 23706.8, overlap = 53.1563
PHY-3002 : Step(596): len = 24009.2, overlap = 50.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.45138e-05
PHY-3002 : Step(597): len = 24303.2, overlap = 39.4063
PHY-3002 : Step(598): len = 24303.2, overlap = 39.4063
PHY-3002 : Step(599): len = 24185.3, overlap = 40.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000189028
PHY-3002 : Step(600): len = 24572.8, overlap = 37.125
PHY-3002 : Step(601): len = 24572.8, overlap = 37.125
PHY-3002 : Step(602): len = 24522.5, overlap = 37.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000331094
PHY-3002 : Step(603): len = 24790.2, overlap = 35.4375
PHY-3002 : Step(604): len = 24868.5, overlap = 35.25
PHY-3002 : Step(605): len = 25066.9, overlap = 34.5938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 91.19 peak overflow 4.66
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 61728, over cnt = 68(0%), over = 113, worst = 6
PHY-1002 : len = 63472, over cnt = 24(0%), over = 30, worst = 3
PHY-1002 : len = 63944, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 63976, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 63976, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.065485s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (143.2%)

PHY-1001 : Congestion index: top1 = 26.25, top5 = 11.88, top10 = 3.75, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.136802s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (137.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 4104, tnet num: 954, tinst num: 800, tnode num: 4561, tedge num: 6492.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.238510s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (98.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.440416s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (113.5%)

OPT-1001 : End physical optimization;  0.450665s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (110.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 341 LUT to BLE ...
SYN-4008 : Packed 341 LUT and 72 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 269 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 342/730 primitive instances ...
PHY-3001 : End packing;  0.041284s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (113.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 571 instances
RUN-1001 : 267 mslices, 249 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1313 nets
RUN-1001 : 811 nets have 2 pins
RUN-1001 : 401 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 569 instances, 516 slices, 76 macros(333 instances: 267 mslices 66 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 25193.6, Over = 36.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.39568e-05
PHY-3002 : Step(606): len = 23645.4, overlap = 36.25
PHY-3002 : Step(607): len = 23671.8, overlap = 36.25
PHY-3002 : Step(608): len = 23191.4, overlap = 45.75
PHY-3002 : Step(609): len = 22552, overlap = 48.75
PHY-3002 : Step(610): len = 22552, overlap = 48.75
PHY-3002 : Step(611): len = 22594, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.79136e-05
PHY-3002 : Step(612): len = 23339.5, overlap = 44
PHY-3002 : Step(613): len = 23339.5, overlap = 44
PHY-3002 : Step(614): len = 23293.6, overlap = 40.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.70073e-05
PHY-3002 : Step(615): len = 24175.2, overlap = 36
PHY-3002 : Step(616): len = 24175.2, overlap = 36
PHY-3002 : Step(617): len = 24097.3, overlap = 35
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.055209s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (113.2%)

PHY-3001 : Trial Legalized: Len = 31192.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000410118
PHY-3002 : Step(618): len = 28560.5, overlap = 3.5
PHY-3002 : Step(619): len = 27446, overlap = 7.25
PHY-3002 : Step(620): len = 27196.5, overlap = 6.75
PHY-3002 : Step(621): len = 26992.1, overlap = 7.25
PHY-3002 : Step(622): len = 26856.4, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006461s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (241.8%)

PHY-3001 : Legalized: Len = 29235.4, Over = 0
PHY-3001 : End spreading;  0.003379s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 29235.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 89696, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 89728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036892s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (423.5%)

PHY-1001 : Congestion index: top1 = 26.88, top5 = 14.38, top10 = 4.38, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.122161s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (191.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 3893, tnet num: 882, tinst num: 569, tnode num: 4283, tedge num: 6245.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.297290s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (105.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.509768s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (128.7%)

OPT-1001 : End physical optimization;  0.520458s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (138.1%)

RUN-1003 : finish command "place" in  4.418014s wall, 6.890625s user + 1.843750s system = 8.734375s CPU (197.7%)

RUN-1004 : used memory is 463 MB, reserved memory is 458 MB, peak memory is 851 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1007   out of  19600    5.14%
#reg                       81   out of  19600    0.41%
#le                      1008
  #lut only               927   out of   1008   91.96%
  #reg only                 1   out of   1008    0.10%
  #lut&reg                 80   out of   1008    7.94%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1008  |791    |216    |81     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 571 instances
RUN-1001 : 267 mslices, 249 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1313 nets
RUN-1001 : 811 nets have 2 pins
RUN-1001 : 401 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 89696, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 89728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036777s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (127.5%)

PHY-1001 : Congestion index: top1 = 26.88, top5 = 14.38, top10 = 4.38, top15 = 1.25.
PHY-1001 : End global routing;  0.126655s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (111.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.241363s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (103.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 49% nets.
PHY-1002 : len = 131912, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End Routed; 0.939559s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (136.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 131464, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 131464
PHY-1001 : End DR Iter 1; 0.024773s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.526061s wall, 2.703125s user + 0.140625s system = 2.843750s CPU (112.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.787532s wall, 3.031250s user + 0.140625s system = 3.171875s CPU (113.8%)

RUN-1004 : used memory is 466 MB, reserved memory is 462 MB, peak memory is 851 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1007   out of  19600    5.14%
#reg                       81   out of  19600    0.41%
#le                      1008
  #lut only               927   out of   1008   91.96%
  #reg only                 1   out of   1008    0.10%
  #lut&reg                 80   out of   1008    7.94%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1008  |791    |216    |81     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       767   
    #2          2       313   
    #3          3        58   
    #4          4        29   
    #5        5-10       51   
    #6        11-50      40   
    #7       101-500     4    
  Average     2.83            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 571
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1313, pip num: 8550
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 923 valid insts, and 26192 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.658087s wall, 13.546875s user + 0.046875s system = 13.593750s CPU (511.4%)

RUN-1004 : used memory is 498 MB, reserved memory is 499 MB, peak memory is 851 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.350394s wall, 1.296875s user + 0.046875s system = 1.343750s CPU (99.5%)

RUN-1004 : used memory is 595 MB, reserved memory is 592 MB, peak memory is 851 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.355027s wall, 0.453125s user + 0.328125s system = 0.781250s CPU (10.6%)

RUN-1004 : used memory is 624 MB, reserved memory is 623 MB, peak memory is 851 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.078211s wall, 1.906250s user + 0.406250s system = 2.312500s CPU (25.5%)

RUN-1004 : used memory is 502 MB, reserved memory is 495 MB, peak memory is 851 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: 'adr_cnt' is not declared in top.v(79)
HDL-8007 ERROR: 'adr_cnt' is not declared in top.v(81)
HDL-8007 ERROR: 'adr_cnt' is not declared in top.v(81)
HDL-8007 ERROR: 'raddr' is not declared in top.v(83)
HDL-8007 ERROR: 'raddr' is not declared in top.v(83)
HDL-8007 ERROR: 'adr_cnt' is not declared in top.v(84)
HDL-8007 ERROR: 'adr_cnt' is not declared in top.v(84)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: 'adr_cnt' is not declared in top.v(79)
HDL-8007 ERROR: 'adr_cnt' is not declared in top.v(81)
HDL-8007 ERROR: 'adr_cnt' is not declared in top.v(81)
HDL-8007 ERROR: 'raddr' is not declared in top.v(83)
HDL-8007 ERROR: 'raddr' is not declared in top.v(83)
HDL-8007 ERROR: 'adr_cnt' is not declared in top.v(84)
HDL-8007 ERROR: 'adr_cnt' is not declared in top.v(84)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: 'adr_cnt' is not declared in top.v(79)
HDL-8007 ERROR: 'adr_cnt' is not declared in top.v(81)
HDL-8007 ERROR: 'adr_cnt' is not declared in top.v(81)
HDL-8007 ERROR: 'raddr' is not declared in top.v(83)
HDL-8007 ERROR: 'raddr' is not declared in top.v(83)
HDL-8007 ERROR: 'adr_cnt' is not declared in top.v(84)
HDL-8007 ERROR: 'adr_cnt' is not declared in top.v(84)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1001 : Bypass 1 mux instances
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1025/115 useful/useless nets, 569/15 useful/useless insts
SYN-1015 : Optimize round 1, 87 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              208
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     91
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   7
#MACRO_MUX                119

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |91     |50     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1543/2 useful/useless nets, 1142/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 140 (4.02), #lev = 4 (2.46)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 140 (3.94), #lev = 4 (2.67)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 227 instances into 142 LUTs, name keeping = 41%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 4624.91 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 4624.98 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 4625.04 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               709
  #lut4                   233
  #lut5                    82
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             394

Utilization Statistics
#lut                      709   out of  19600    3.62%
#reg                       91   out of  19600    0.46%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |315    |394    |91     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 27 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.189752s wall, 1.328125s user + 0.062500s system = 1.390625s CPU (116.9%)

RUN-1004 : used memory is 475 MB, reserved memory is 477 MB, peak memory is 851 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 56 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 761 instances
RUN-1001 : 303 luts, 83 seqs, 242 mslices, 78 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1445 nets
RUN-1001 : 914 nets have 2 pins
RUN-1001 : 445 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 759 instances, 303 luts, 83 seqs, 320 slices, 78 macros(320 instances: 242 mslices 78 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 228787
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 759.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(623): len = 149912, overlap = 6.75
PHY-3002 : Step(624): len = 129217, overlap = 6.75
PHY-3002 : Step(625): len = 80949.2, overlap = 4.5
PHY-3002 : Step(626): len = 74004.6, overlap = 6.75
PHY-3002 : Step(627): len = 50238.4, overlap = 2.25
PHY-3002 : Step(628): len = 45855.9, overlap = 4.5
PHY-3002 : Step(629): len = 38135.5, overlap = 14.7188
PHY-3002 : Step(630): len = 35421.1, overlap = 26.7813
PHY-3002 : Step(631): len = 28461.4, overlap = 33.5938
PHY-3002 : Step(632): len = 26325.8, overlap = 40.4688
PHY-3002 : Step(633): len = 25996.8, overlap = 40.0625
PHY-3002 : Step(634): len = 22826.3, overlap = 40.0625
PHY-3002 : Step(635): len = 21958.3, overlap = 39.9375
PHY-3002 : Step(636): len = 21275.2, overlap = 43.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.12191e-05
PHY-3002 : Step(637): len = 21336.2, overlap = 45.625
PHY-3002 : Step(638): len = 21281.7, overlap = 43.3125
PHY-3002 : Step(639): len = 21018.3, overlap = 41.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000142438
PHY-3002 : Step(640): len = 20502.2, overlap = 42.3125
PHY-3002 : Step(641): len = 20413.9, overlap = 42.3125
PHY-3002 : Step(642): len = 20269.4, overlap = 42.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000284876
PHY-3002 : Step(643): len = 20402.8, overlap = 42.8125
PHY-3002 : Step(644): len = 20388.8, overlap = 42.75
PHY-3002 : Step(645): len = 20373.4, overlap = 43.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000569753
PHY-3002 : Step(646): len = 20326.4, overlap = 42.8125
PHY-3002 : Step(647): len = 20286.4, overlap = 42.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00113951
PHY-3002 : Step(648): len = 20293.6, overlap = 42.5625
PHY-3002 : Step(649): len = 20282.5, overlap = 42.3125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00227901
PHY-3002 : Step(650): len = 20260.4, overlap = 42.3125
PHY-3002 : Step(651): len = 20239.9, overlap = 42.3125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00455802
PHY-3002 : Step(652): len = 20235.2, overlap = 42.0625
PHY-3002 : Step(653): len = 20227.9, overlap = 42.0625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00911604
PHY-3002 : Step(654): len = 20213.2, overlap = 42.0625
PHY-3002 : Step(655): len = 20201.2, overlap = 42.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009090s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (343.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.95801e-06
PHY-3002 : Step(656): len = 19594.9, overlap = 71.0625
PHY-3002 : Step(657): len = 19640.2, overlap = 72.125
PHY-3002 : Step(658): len = 18952.2, overlap = 75.2813
PHY-3002 : Step(659): len = 18992.3, overlap = 75.4063
PHY-3002 : Step(660): len = 19214.5, overlap = 79.8438
PHY-3002 : Step(661): len = 19214.5, overlap = 79.8438
PHY-3002 : Step(662): len = 18344.8, overlap = 79.7188
PHY-3002 : Step(663): len = 18344.8, overlap = 79.7188
PHY-3002 : Step(664): len = 18168.2, overlap = 80.0625
PHY-3002 : Step(665): len = 18168.2, overlap = 80.0625
PHY-3002 : Step(666): len = 17962.6, overlap = 77
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.91601e-06
PHY-3002 : Step(667): len = 18503.7, overlap = 75.2188
PHY-3002 : Step(668): len = 18503.7, overlap = 75.2188
PHY-3002 : Step(669): len = 18301.6, overlap = 75.6563
PHY-3002 : Step(670): len = 18301.6, overlap = 75.6563
PHY-3002 : Step(671): len = 18535.3, overlap = 73.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.9832e-05
PHY-3002 : Step(672): len = 20157.1, overlap = 67.1563
PHY-3002 : Step(673): len = 20157.1, overlap = 67.1563
PHY-3002 : Step(674): len = 19613.7, overlap = 57.9063
PHY-3002 : Step(675): len = 19780, overlap = 56.8125
PHY-3002 : Step(676): len = 20033.1, overlap = 57.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.96641e-05
PHY-3002 : Step(677): len = 21649.9, overlap = 49.9375
PHY-3002 : Step(678): len = 21967.4, overlap = 49.0313
PHY-3002 : Step(679): len = 21773.5, overlap = 40.3125
PHY-3002 : Step(680): len = 20726.6, overlap = 45.3438
PHY-3002 : Step(681): len = 20726.6, overlap = 45.3438
PHY-3002 : Step(682): len = 20399.6, overlap = 43.5938
PHY-3002 : Step(683): len = 20399.6, overlap = 43.5938
PHY-3002 : Step(684): len = 20165.9, overlap = 42.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.93281e-05
PHY-3002 : Step(685): len = 20556.5, overlap = 38.4375
PHY-3002 : Step(686): len = 20556.5, overlap = 38.4375
PHY-3002 : Step(687): len = 20129.2, overlap = 37.5938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000158656
PHY-3002 : Step(688): len = 20513.5, overlap = 36.9688
PHY-3002 : Step(689): len = 20610.3, overlap = 36.2813
PHY-3002 : Step(690): len = 20674.3, overlap = 37.3125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000317312
PHY-3002 : Step(691): len = 20846.1, overlap = 35.5938
PHY-3002 : Step(692): len = 20846.1, overlap = 35.5938
PHY-3002 : Step(693): len = 20559.3, overlap = 35.4375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00061387
PHY-3002 : Step(694): len = 20710.4, overlap = 36.375
PHY-3002 : Step(695): len = 20710.4, overlap = 36.375
PHY-3002 : Step(696): len = 20636.1, overlap = 35.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.83116e-05
PHY-3002 : Step(697): len = 21473.9, overlap = 68.0313
PHY-3002 : Step(698): len = 21473.9, overlap = 68.0313
PHY-3002 : Step(699): len = 21331.2, overlap = 61.125
PHY-3002 : Step(700): len = 21331.2, overlap = 61.125
PHY-3002 : Step(701): len = 21276.7, overlap = 62.9688
PHY-3002 : Step(702): len = 21276.7, overlap = 62.9688
PHY-3002 : Step(703): len = 21269.6, overlap = 58.6875
PHY-3002 : Step(704): len = 21269.6, overlap = 58.6875
PHY-3002 : Step(705): len = 21147.6, overlap = 56.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.66232e-05
PHY-3002 : Step(706): len = 21759.2, overlap = 54.2188
PHY-3002 : Step(707): len = 21863.9, overlap = 53.5938
PHY-3002 : Step(708): len = 22013.6, overlap = 51.2813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.32463e-05
PHY-3002 : Step(709): len = 22420.2, overlap = 47.1875
PHY-3002 : Step(710): len = 22539.8, overlap = 46.625
PHY-3002 : Step(711): len = 22706.8, overlap = 46.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000146493
PHY-3002 : Step(712): len = 22835, overlap = 47
PHY-3002 : Step(713): len = 22867.8, overlap = 47.0625
PHY-3002 : Step(714): len = 22972.4, overlap = 45.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000289867
PHY-3002 : Step(715): len = 23170.2, overlap = 45.5
PHY-3002 : Step(716): len = 23238.1, overlap = 42.4688
PHY-3002 : Step(717): len = 23238.1, overlap = 42.4688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 95.25 peak overflow 5.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 55576, over cnt = 93(0%), over = 184, worst = 8
PHY-1002 : len = 57296, over cnt = 41(0%), over = 75, worst = 5
PHY-1002 : len = 58032, over cnt = 22(0%), over = 38, worst = 5
PHY-1002 : len = 58800, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 58816, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.071099s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (87.9%)

PHY-1001 : Congestion index: top1 = 29.38, top5 = 10.00, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.142795s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 4124, tnet num: 915, tinst num: 759, tnode num: 4656, tedge num: 6584.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.256608s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.475617s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (98.6%)

OPT-1001 : End physical optimization;  0.485421s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 303 LUT to BLE ...
SYN-4008 : Packed 303 LUT and 74 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 223 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 304/679 primitive instances ...
PHY-3001 : End packing;  0.042695s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 534 instances
RUN-1001 : 242 mslices, 237 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1371 nets
RUN-1001 : 840 nets have 2 pins
RUN-1001 : 445 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 532 instances, 479 slices, 78 macros(320 instances: 242 mslices 78 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23209.4, Over = 39.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.73019e-05
PHY-3002 : Step(718): len = 22090.5, overlap = 40.25
PHY-3002 : Step(719): len = 22090.5, overlap = 40.25
PHY-3002 : Step(720): len = 21616.9, overlap = 40.5
PHY-3002 : Step(721): len = 21616.9, overlap = 40.5
PHY-3002 : Step(722): len = 21480.5, overlap = 40.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.46038e-05
PHY-3002 : Step(723): len = 22073.9, overlap = 41.25
PHY-3002 : Step(724): len = 22073.9, overlap = 41.25
PHY-3002 : Step(725): len = 22002.6, overlap = 41.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00010215
PHY-3002 : Step(726): len = 22658.4, overlap = 40.25
PHY-3002 : Step(727): len = 22658.4, overlap = 40.25
PHY-3002 : Step(728): len = 22586.2, overlap = 39
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.063244s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (222.4%)

PHY-3001 : Trial Legalized: Len = 30607.1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000389513
PHY-3002 : Step(729): len = 27432.8, overlap = 5.75
PHY-3002 : Step(730): len = 26773.2, overlap = 7.25
PHY-3002 : Step(731): len = 25593.1, overlap = 9.25
PHY-3002 : Step(732): len = 25337.5, overlap = 10
PHY-3002 : Step(733): len = 25170.8, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000779026
PHY-3002 : Step(734): len = 25263.9, overlap = 11
PHY-3002 : Step(735): len = 25264.4, overlap = 10.25
PHY-3002 : Step(736): len = 25261.3, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00155805
PHY-3002 : Step(737): len = 25224.9, overlap = 10
PHY-3002 : Step(738): len = 25224.9, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006819s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (229.1%)

PHY-3001 : Legalized: Len = 27516.6, Over = 0
PHY-3001 : End spreading;  0.003182s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 27516.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 84928, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 84976, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 84992, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 84992, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 84992, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.050431s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (154.9%)

PHY-1001 : Congestion index: top1 = 24.38, top5 = 14.38, top10 = 3.75, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.134621s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (139.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 3899, tnet num: 841, tinst num: 532, tnode num: 4354, tedge num: 6318.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.268111s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.484679s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (112.8%)

OPT-1001 : End physical optimization;  0.494360s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (110.6%)

RUN-1003 : finish command "place" in  3.918384s wall, 6.000000s user + 1.921875s system = 7.921875s CPU (202.2%)

RUN-1004 : used memory is 483 MB, reserved memory is 484 MB, peak memory is 851 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      943   out of  19600    4.81%
#reg                       91   out of  19600    0.46%
#le                       944
  #lut only               853   out of    944   90.36%
  #reg only                 1   out of    944    0.11%
  #lut&reg                 90   out of    944    9.53%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |944   |767    |176    |91     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 534 instances
RUN-1001 : 242 mslices, 237 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1371 nets
RUN-1001 : 840 nets have 2 pins
RUN-1001 : 445 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 84928, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 84976, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 84976, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 84976, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 84976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048760s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (352.5%)

PHY-1001 : Congestion index: top1 = 24.38, top5 = 14.38, top10 = 3.75, top15 = 1.25.
PHY-1001 : End global routing;  0.134845s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (185.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.201253s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (93.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 47% nets.
PHY-1002 : len = 126808, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.883447s wall, 1.078125s user + 0.062500s system = 1.140625s CPU (129.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 126776, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 126776
PHY-1001 : End DR Iter 1; 0.010075s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.367805s wall, 2.515625s user + 0.109375s system = 2.625000s CPU (110.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.625934s wall, 2.890625s user + 0.125000s system = 3.015625s CPU (114.8%)

RUN-1004 : used memory is 527 MB, reserved memory is 529 MB, peak memory is 857 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      943   out of  19600    4.81%
#reg                       91   out of  19600    0.46%
#le                       944
  #lut only               853   out of    944   90.36%
  #reg only                 1   out of    944    0.11%
  #lut&reg                 90   out of    944    9.53%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |944   |767    |176    |91     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       796   
    #2          2       371   
    #3          3        50   
    #4          4        23   
    #5        5-10       42   
    #6        11-50      30   
    #7       51-100      4    
    #8       101-500     4    
  Average     2.85            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 534
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1371, pip num: 8262
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 844 valid insts, and 24134 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.306186s wall, 12.250000s user + 0.078125s system = 12.328125s CPU (534.6%)

RUN-1004 : used memory is 536 MB, reserved memory is 536 MB, peak memory is 857 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.326208s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (100.1%)

RUN-1004 : used memory is 599 MB, reserved memory is 594 MB, peak memory is 857 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.431813s wall, 0.718750s user + 0.250000s system = 0.968750s CPU (13.0%)

RUN-1004 : used memory is 628 MB, reserved memory is 625 MB, peak memory is 857 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.147354s wall, 2.203125s user + 0.250000s system = 2.453125s CPU (26.8%)

RUN-1004 : used memory is 512 MB, reserved memory is 506 MB, peak memory is 857 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1001 : Bypass 1 mux instances
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1025/115 useful/useless nets, 569/15 useful/useless insts
SYN-1015 : Optimize round 1, 87 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              208
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     91
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   7
#MACRO_MUX                119

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |91     |50     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1543/2 useful/useless nets, 1142/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 140 (4.02), #lev = 4 (2.46)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 140 (3.94), #lev = 4 (2.67)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 227 instances into 142 LUTs, name keeping = 41%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5033.56 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5033.63 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 5033.69 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               709
  #lut4                   233
  #lut5                    82
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             394

Utilization Statistics
#lut                      709   out of  19600    3.62%
#reg                       91   out of  19600    0.46%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |315    |394    |91     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 27 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.200034s wall, 1.265625s user + 0.093750s system = 1.359375s CPU (113.3%)

RUN-1004 : used memory is 486 MB, reserved memory is 490 MB, peak memory is 857 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 56 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 761 instances
RUN-1001 : 303 luts, 83 seqs, 242 mslices, 78 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1445 nets
RUN-1001 : 924 nets have 2 pins
RUN-1001 : 445 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 759 instances, 303 luts, 83 seqs, 320 slices, 78 macros(320 instances: 242 mslices 78 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 223278
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 759.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(739): len = 146697, overlap = 6.75
PHY-3002 : Step(740): len = 127057, overlap = 4.5
PHY-3002 : Step(741): len = 79265.4, overlap = 6.75
PHY-3002 : Step(742): len = 71864.7, overlap = 6.75
PHY-3002 : Step(743): len = 46755.6, overlap = 2.25
PHY-3002 : Step(744): len = 43402, overlap = 4.5
PHY-3002 : Step(745): len = 34250.5, overlap = 4.5
PHY-3002 : Step(746): len = 31272.6, overlap = 13.8125
PHY-3002 : Step(747): len = 28614, overlap = 22.0625
PHY-3002 : Step(748): len = 24841.8, overlap = 23.0938
PHY-3002 : Step(749): len = 23048.9, overlap = 34.2188
PHY-3002 : Step(750): len = 22496.6, overlap = 44.0625
PHY-3002 : Step(751): len = 21293.2, overlap = 51
PHY-3002 : Step(752): len = 20624, overlap = 50.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000163986
PHY-3002 : Step(753): len = 20062.4, overlap = 47.75
PHY-3002 : Step(754): len = 19836, overlap = 47.4375
PHY-3002 : Step(755): len = 19811.1, overlap = 47.8125
PHY-3002 : Step(756): len = 19130.7, overlap = 45.7813
PHY-3002 : Step(757): len = 18974.6, overlap = 48.0313
PHY-3002 : Step(758): len = 18916.1, overlap = 48.0313
PHY-3002 : Step(759): len = 18815.6, overlap = 48.9063
PHY-3002 : Step(760): len = 18789.2, overlap = 48.9063
PHY-3002 : Step(761): len = 17881.3, overlap = 53.9688
PHY-3002 : Step(762): len = 17840.9, overlap = 53.9688
PHY-3002 : Step(763): len = 17772.3, overlap = 53.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000327972
PHY-3002 : Step(764): len = 17802.6, overlap = 51.6563
PHY-3002 : Step(765): len = 17800.5, overlap = 51.6563
PHY-3002 : Step(766): len = 17753.7, overlap = 50.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000655943
PHY-3002 : Step(767): len = 17737.4, overlap = 48.9063
PHY-3002 : Step(768): len = 17737.4, overlap = 48.9063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00131189
PHY-3002 : Step(769): len = 17726.5, overlap = 48.0313
PHY-3002 : Step(770): len = 17726.5, overlap = 48.0313
PHY-3002 : Step(771): len = 17749.2, overlap = 47.1563
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00251434
PHY-3002 : Step(772): len = 17796.4, overlap = 48
PHY-3002 : Step(773): len = 17793.1, overlap = 48
PHY-3002 : Step(774): len = 17982.2, overlap = 45.1563
PHY-3002 : Step(775): len = 18222.7, overlap = 44.5313
PHY-3002 : Step(776): len = 18329.7, overlap = 44.2813
PHY-3002 : Step(777): len = 18210.8, overlap = 46.5313
PHY-3002 : Step(778): len = 18199.2, overlap = 46.5313
PHY-3002 : Step(779): len = 17836.2, overlap = 46.9688
PHY-3002 : Step(780): len = 17804.7, overlap = 46.9688
PHY-3002 : Step(781): len = 17770.7, overlap = 46.9688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00502868
PHY-3002 : Step(782): len = 17802.8, overlap = 46.9688
PHY-3002 : Step(783): len = 17837.5, overlap = 46.7188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0100574
PHY-3002 : Step(784): len = 17823.3, overlap = 46.7188
PHY-3002 : Step(785): len = 17823.3, overlap = 46.7188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0166606
PHY-3002 : Step(786): len = 17827.4, overlap = 46.7188
PHY-3002 : Step(787): len = 17827.4, overlap = 46.7188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0269569
PHY-3002 : Step(788): len = 17826, overlap = 46.7188
PHY-3002 : Step(789): len = 17826, overlap = 46.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010234s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (458.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.49358e-06
PHY-3002 : Step(790): len = 17268.1, overlap = 77.75
PHY-3002 : Step(791): len = 17246.5, overlap = 78.1875
PHY-3002 : Step(792): len = 17103.4, overlap = 78.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.98716e-06
PHY-3002 : Step(793): len = 16538, overlap = 78.5625
PHY-3002 : Step(794): len = 16615.2, overlap = 78.0938
PHY-3002 : Step(795): len = 16615.2, overlap = 78.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.79743e-05
PHY-3002 : Step(796): len = 17546.6, overlap = 71.3438
PHY-3002 : Step(797): len = 17546.6, overlap = 71.3438
PHY-3002 : Step(798): len = 17435.6, overlap = 70.7188
PHY-3002 : Step(799): len = 17435.6, overlap = 70.7188
PHY-3002 : Step(800): len = 17683.2, overlap = 70.5625
PHY-3002 : Step(801): len = 17683.2, overlap = 70.5625
PHY-3002 : Step(802): len = 17695, overlap = 66.7188
PHY-3002 : Step(803): len = 17695, overlap = 66.7188
PHY-3002 : Step(804): len = 17650.7, overlap = 65.1875
PHY-3002 : Step(805): len = 17650.7, overlap = 65.1875
PHY-3002 : Step(806): len = 17698.9, overlap = 66.9063
PHY-3002 : Step(807): len = 17698.9, overlap = 66.9063
PHY-3002 : Step(808): len = 17597.7, overlap = 66.9063
PHY-3002 : Step(809): len = 17597.7, overlap = 66.9063
PHY-3002 : Step(810): len = 17550.7, overlap = 69.4063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.59486e-05
PHY-3002 : Step(811): len = 18609.3, overlap = 59.125
PHY-3002 : Step(812): len = 18609.3, overlap = 59.125
PHY-3002 : Step(813): len = 18010.5, overlap = 59.9688
PHY-3002 : Step(814): len = 18033.4, overlap = 59.8438
PHY-3002 : Step(815): len = 18141.2, overlap = 54.4063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.18973e-05
PHY-3002 : Step(816): len = 18054.2, overlap = 38.0938
PHY-3002 : Step(817): len = 18054.2, overlap = 38.0938
PHY-3002 : Step(818): len = 17963.4, overlap = 32.1875
PHY-3002 : Step(819): len = 17963.4, overlap = 32.1875
PHY-3002 : Step(820): len = 17710, overlap = 31.9063
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000143795
PHY-3002 : Step(821): len = 18011.9, overlap = 30.6875
PHY-3002 : Step(822): len = 18011.9, overlap = 30.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000287589
PHY-3002 : Step(823): len = 18169.9, overlap = 28.0313
PHY-3002 : Step(824): len = 18231.8, overlap = 28.1563
PHY-3002 : Step(825): len = 18231.8, overlap = 28.1563
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000575178
PHY-3002 : Step(826): len = 18378.6, overlap = 31.5313
PHY-3002 : Step(827): len = 18378.6, overlap = 31.5313
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00115036
PHY-3002 : Step(828): len = 18530.6, overlap = 31.3438
PHY-3002 : Step(829): len = 18564.8, overlap = 31.3438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.64145e-06
PHY-3002 : Step(830): len = 19096.8, overlap = 68.75
PHY-3002 : Step(831): len = 19254.1, overlap = 68.875
PHY-3002 : Step(832): len = 19607.6, overlap = 64.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.92829e-05
PHY-3002 : Step(833): len = 19919.7, overlap = 49.0313
PHY-3002 : Step(834): len = 20024, overlap = 47.9375
PHY-3002 : Step(835): len = 19974.1, overlap = 43.3125
PHY-3002 : Step(836): len = 20011.5, overlap = 47.125
PHY-3002 : Step(837): len = 19812.7, overlap = 46.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.85658e-05
PHY-3002 : Step(838): len = 19889.2, overlap = 45.4688
PHY-3002 : Step(839): len = 19889.2, overlap = 45.4688
PHY-3002 : Step(840): len = 19851.5, overlap = 43.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.71316e-05
PHY-3002 : Step(841): len = 20291.7, overlap = 40.6875
PHY-3002 : Step(842): len = 20291.7, overlap = 40.6875
PHY-3002 : Step(843): len = 20295.1, overlap = 39.2813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000138971
PHY-3002 : Step(844): len = 20635.7, overlap = 41.9375
PHY-3002 : Step(845): len = 20635.7, overlap = 41.9375
PHY-3002 : Step(846): len = 20671.5, overlap = 39.6875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000243012
PHY-3002 : Step(847): len = 20946.9, overlap = 38.6563
PHY-3002 : Step(848): len = 20990.9, overlap = 38.6563
PHY-3002 : Step(849): len = 21217.9, overlap = 38.7813
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000486024
PHY-3002 : Step(850): len = 21292.2, overlap = 35
PHY-3002 : Step(851): len = 21292.2, overlap = 35
PHY-3002 : Step(852): len = 21385.1, overlap = 35.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000789709
PHY-3002 : Step(853): len = 21503.5, overlap = 34.4063
PHY-3002 : Step(854): len = 21543.6, overlap = 33.5
PHY-3002 : Step(855): len = 21763.4, overlap = 31.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 83.91 peak overflow 3.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 46792, over cnt = 72(0%), over = 122, worst = 5
PHY-1002 : len = 48184, over cnt = 44(0%), over = 60, worst = 4
PHY-1002 : len = 48776, over cnt = 24(0%), over = 31, worst = 2
PHY-1002 : len = 48912, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 48688, over cnt = 7(0%), over = 9, worst = 2
PHY-1001 : End global iterations;  0.061801s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (177.0%)

PHY-1001 : Congestion index: top1 = 23.75, top5 = 10.63, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.135868s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (138.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 3964, tnet num: 915, tinst num: 759, tnode num: 4496, tedge num: 6264.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.236848s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.449541s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (111.2%)

OPT-1001 : End physical optimization;  0.460383s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (108.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 303 LUT to BLE ...
SYN-4008 : Packed 303 LUT and 74 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 223 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 304/679 primitive instances ...
PHY-3001 : End packing;  0.044971s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (139.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 536 instances
RUN-1001 : 242 mslices, 239 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1371 nets
RUN-1001 : 850 nets have 2 pins
RUN-1001 : 445 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 534 instances, 481 slices, 78 macros(320 instances: 242 mslices 78 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 21842.4, Over = 32.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.431e-05
PHY-3002 : Step(856): len = 20315.8, overlap = 38.75
PHY-3002 : Step(857): len = 20295.8, overlap = 38.75
PHY-3002 : Step(858): len = 20168.8, overlap = 39
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.86201e-05
PHY-3002 : Step(859): len = 20332.7, overlap = 41
PHY-3002 : Step(860): len = 20391.6, overlap = 41.75
PHY-3002 : Step(861): len = 20490.5, overlap = 42.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00013724
PHY-3002 : Step(862): len = 20967.7, overlap = 43
PHY-3002 : Step(863): len = 20967.7, overlap = 43
PHY-3002 : Step(864): len = 20927.7, overlap = 42.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.059168s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (158.4%)

PHY-3001 : Trial Legalized: Len = 28828.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000745044
PHY-3002 : Step(865): len = 25515.6, overlap = 5
PHY-3002 : Step(866): len = 24536.5, overlap = 7.25
PHY-3002 : Step(867): len = 23982.4, overlap = 7.75
PHY-3002 : Step(868): len = 23811.7, overlap = 8.25
PHY-3002 : Step(869): len = 23438.2, overlap = 9
PHY-3002 : Step(870): len = 23363.9, overlap = 8.25
PHY-3002 : Step(871): len = 23281.4, overlap = 9.75
PHY-3002 : Step(872): len = 23239.2, overlap = 10.5
PHY-3002 : Step(873): len = 23034, overlap = 10.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00149009
PHY-3002 : Step(874): len = 23074.1, overlap = 11.25
PHY-3002 : Step(875): len = 23074.1, overlap = 11.25
PHY-3002 : Step(876): len = 23009.8, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00298018
PHY-3002 : Step(877): len = 23060.3, overlap = 11
PHY-3002 : Step(878): len = 23060.3, overlap = 11
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006498s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (480.9%)

PHY-3001 : Legalized: Len = 25393.3, Over = 0
PHY-3001 : End spreading;  0.003749s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 25393.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 65808, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 65856, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 65872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041811s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.1%)

PHY-1001 : Congestion index: top1 = 21.88, top5 = 11.88, top10 = 3.75, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.125084s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 3739, tnet num: 841, tinst num: 534, tnode num: 4194, tedge num: 5998.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.286356s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.495114s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (97.8%)

OPT-1001 : End physical optimization;  0.505238s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (102.1%)

RUN-1003 : finish command "place" in  4.679736s wall, 6.671875s user + 2.218750s system = 8.890625s CPU (190.0%)

RUN-1004 : used memory is 492 MB, reserved memory is 496 MB, peak memory is 857 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      943   out of  19600    4.81%
#reg                       91   out of  19600    0.46%
#le                       944
  #lut only               853   out of    944   90.36%
  #reg only                 1   out of    944    0.11%
  #lut&reg                 90   out of    944    9.53%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |944   |767    |176    |91     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 536 instances
RUN-1001 : 242 mslices, 239 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1371 nets
RUN-1001 : 850 nets have 2 pins
RUN-1001 : 445 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 65808, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 65856, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 65872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042454s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (184.0%)

PHY-1001 : Congestion index: top1 = 21.88, top5 = 11.88, top10 = 3.75, top15 = 1.25.
PHY-1001 : End global routing;  0.132559s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (117.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.199961s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (101.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 47% nets.
PHY-1002 : len = 109528, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.636116s wall, 0.875000s user + 0.046875s system = 0.921875s CPU (144.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 109528, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.010674s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 109536, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 109536
PHY-1001 : End DR Iter 2; 0.008821s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.141250s wall, 2.359375s user + 0.140625s system = 2.500000s CPU (116.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.392574s wall, 2.640625s user + 0.156250s system = 2.796875s CPU (116.9%)

RUN-1004 : used memory is 472 MB, reserved memory is 463 MB, peak memory is 869 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      943   out of  19600    4.81%
#reg                       91   out of  19600    0.46%
#le                       944
  #lut only               853   out of    944   90.36%
  #reg only                 1   out of    944    0.11%
  #lut&reg                 90   out of    944    9.53%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |944   |767    |176    |91     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       806   
    #2          2       371   
    #3          3        50   
    #4          4        23   
    #5        5-10       42   
    #6        11-50      20   
    #7       51-100      4    
    #8       101-500     4    
  Average     2.73            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 536
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1371, pip num: 7653
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 865 valid insts, and 22904 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.343221s wall, 12.421875s user + 0.015625s system = 12.437500s CPU (530.8%)

RUN-1004 : used memory is 503 MB, reserved memory is 503 MB, peak memory is 869 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.369234s wall, 1.328125s user + 0.031250s system = 1.359375s CPU (99.3%)

RUN-1004 : used memory is 604 MB, reserved memory is 603 MB, peak memory is 869 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.290036s wall, 0.640625s user + 0.203125s system = 0.843750s CPU (11.6%)

RUN-1004 : used memory is 633 MB, reserved memory is 633 MB, peak memory is 869 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.025312s wall, 2.109375s user + 0.234375s system = 2.343750s CPU (26.0%)

RUN-1004 : used memory is 576 MB, reserved memory is 575 MB, peak memory is 869 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin data_hand[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin data_hand[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin data_hand[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin data_hand[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin data_hand[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin data_hand[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1001 : Bypass 1 mux instances
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1031/115 useful/useless nets, 569/15 useful/useless insts
SYN-1015 : Optimize round 1, 87 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              208
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     91
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   7
#MACRO_MUX                119

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |91     |50     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1555/2 useful/useless nets, 1148/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 140 (4.02), #lev = 4 (2.46)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 140 (3.94), #lev = 4 (2.67)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 227 instances into 142 LUTs, name keeping = 41%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5289.02 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5289.09 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 5289.15 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               709
  #lut4                   233
  #lut5                    82
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             394

Utilization Statistics
#lut                      709   out of  19600    3.62%
#reg                       91   out of  19600    0.46%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |315    |394    |91     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 27 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.255961s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (120.7%)

RUN-1004 : used memory is 498 MB, reserved memory is 497 MB, peak memory is 869 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 56 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 767 instances
RUN-1001 : 303 luts, 83 seqs, 242 mslices, 78 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1457 nets
RUN-1001 : 930 nets have 2 pins
RUN-1001 : 445 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 765 instances, 303 luts, 83 seqs, 320 slices, 78 macros(320 instances: 242 mslices 78 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 223459
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 765.
PHY-3001 : End clustering;  0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(879): len = 149110, overlap = 6.75
PHY-3002 : Step(880): len = 130519, overlap = 6.75
PHY-3002 : Step(881): len = 80003.3, overlap = 4.5
PHY-3002 : Step(882): len = 71426.2, overlap = 6.75
PHY-3002 : Step(883): len = 44813.6, overlap = 0
PHY-3002 : Step(884): len = 41409, overlap = 7.875
PHY-3002 : Step(885): len = 32812, overlap = 13.0313
PHY-3002 : Step(886): len = 30714.5, overlap = 17.375
PHY-3002 : Step(887): len = 25775.6, overlap = 17.7813
PHY-3002 : Step(888): len = 25050.2, overlap = 16.0313
PHY-3002 : Step(889): len = 22599, overlap = 28.2188
PHY-3002 : Step(890): len = 21396.9, overlap = 42.125
PHY-3002 : Step(891): len = 21044.9, overlap = 51.7188
PHY-3002 : Step(892): len = 20928.4, overlap = 62.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143374
PHY-3002 : Step(893): len = 20602.8, overlap = 59.5
PHY-3002 : Step(894): len = 20820.6, overlap = 59.8125
PHY-3002 : Step(895): len = 20983.5, overlap = 59.3438
PHY-3002 : Step(896): len = 21039.6, overlap = 58.3438
PHY-3002 : Step(897): len = 20073.6, overlap = 61.0625
PHY-3002 : Step(898): len = 19887.8, overlap = 61.0625
PHY-3002 : Step(899): len = 19744, overlap = 63.7813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000286748
PHY-3002 : Step(900): len = 19807.6, overlap = 64.0313
PHY-3002 : Step(901): len = 19868.1, overlap = 61.6563
PHY-3002 : Step(902): len = 19776.9, overlap = 61.2813
PHY-3002 : Step(903): len = 19628.4, overlap = 63.4375
PHY-3002 : Step(904): len = 19272.7, overlap = 64.0938
PHY-3002 : Step(905): len = 19272.7, overlap = 64.0938
PHY-3002 : Step(906): len = 19271.9, overlap = 64.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000573496
PHY-3002 : Step(907): len = 19266.3, overlap = 64.0938
PHY-3002 : Step(908): len = 19257, overlap = 64.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00114699
PHY-3002 : Step(909): len = 19237.7, overlap = 64.0938
PHY-3002 : Step(910): len = 19219.7, overlap = 64.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00229399
PHY-3002 : Step(911): len = 19230.9, overlap = 64.0938
PHY-3002 : Step(912): len = 19231.3, overlap = 63.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00458797
PHY-3002 : Step(913): len = 19217.8, overlap = 63.1875
PHY-3002 : Step(914): len = 19216.1, overlap = 63.1875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00742334
PHY-3002 : Step(915): len = 19225.7, overlap = 63.1875
PHY-3002 : Step(916): len = 19215.9, overlap = 63.1875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.012011
PHY-3002 : Step(917): len = 19238.5, overlap = 63.4688
PHY-3002 : Step(918): len = 19243, overlap = 62.5313
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0194337
PHY-3002 : Step(919): len = 19243.9, overlap = 62.5313
PHY-3002 : Step(920): len = 19226.6, overlap = 62.5313
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0314438
PHY-3002 : Step(921): len = 19232.3, overlap = 62.0313
PHY-3002 : Step(922): len = 19232.3, overlap = 62.0313
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0628875
PHY-3002 : Step(923): len = 19230, overlap = 62.0313
PHY-3002 : Step(924): len = 19230, overlap = 62.0313
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008925s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (350.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.40345e-06
PHY-3002 : Step(925): len = 19110.7, overlap = 90.1875
PHY-3002 : Step(926): len = 19110.7, overlap = 90.1875
PHY-3002 : Step(927): len = 18582.4, overlap = 90.9375
PHY-3002 : Step(928): len = 18688.4, overlap = 91.125
PHY-3002 : Step(929): len = 18794.9, overlap = 91.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.8069e-06
PHY-3002 : Step(930): len = 18429.5, overlap = 87.625
PHY-3002 : Step(931): len = 18429.5, overlap = 87.625
PHY-3002 : Step(932): len = 18666.3, overlap = 88.7813
PHY-3002 : Step(933): len = 18666.3, overlap = 88.7813
PHY-3002 : Step(934): len = 18506.2, overlap = 87.4375
PHY-3002 : Step(935): len = 18607.2, overlap = 87.0938
PHY-3002 : Step(936): len = 18879.5, overlap = 86.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.76138e-05
PHY-3002 : Step(937): len = 19207.8, overlap = 80.5938
PHY-3002 : Step(938): len = 19207.8, overlap = 80.5938
PHY-3002 : Step(939): len = 19435.4, overlap = 66.3438
PHY-3002 : Step(940): len = 19664.9, overlap = 66.2813
PHY-3002 : Step(941): len = 20687.3, overlap = 54.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.52276e-05
PHY-3002 : Step(942): len = 21198.4, overlap = 41.7813
PHY-3002 : Step(943): len = 21574.7, overlap = 40.375
PHY-3002 : Step(944): len = 22444.7, overlap = 40.625
PHY-3002 : Step(945): len = 21931.1, overlap = 40.0313
PHY-3002 : Step(946): len = 20330.1, overlap = 41.75
PHY-3002 : Step(947): len = 20128.2, overlap = 41.75
PHY-3002 : Step(948): len = 20045.4, overlap = 41.9063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.04552e-05
PHY-3002 : Step(949): len = 20715.3, overlap = 39.9063
PHY-3002 : Step(950): len = 20774.3, overlap = 39.9063
PHY-3002 : Step(951): len = 20885.9, overlap = 39.4688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00014091
PHY-3002 : Step(952): len = 20564.9, overlap = 37.625
PHY-3002 : Step(953): len = 20617.3, overlap = 38.0625
PHY-3002 : Step(954): len = 20806, overlap = 40.1563
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000281821
PHY-3002 : Step(955): len = 20722.2, overlap = 40.9688
PHY-3002 : Step(956): len = 20716.5, overlap = 41.3438
PHY-3002 : Step(957): len = 20721.4, overlap = 41.0313
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000563642
PHY-3002 : Step(958): len = 20620.4, overlap = 41.4688
PHY-3002 : Step(959): len = 20620.4, overlap = 41.4688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00112728
PHY-3002 : Step(960): len = 20737.7, overlap = 41.3438
PHY-3002 : Step(961): len = 20765.3, overlap = 41.4688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00225457
PHY-3002 : Step(962): len = 20747.9, overlap = 44.7188
PHY-3002 : Step(963): len = 20747.9, overlap = 44.7188
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00450913
PHY-3002 : Step(964): len = 20707.6, overlap = 44.6563
PHY-3002 : Step(965): len = 20707.6, overlap = 44.6563
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00729578
PHY-3002 : Step(966): len = 20717.8, overlap = 44.7188
PHY-3002 : Step(967): len = 20695.2, overlap = 44.7188
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0123036
PHY-3002 : Step(968): len = 20714, overlap = 44.2813
PHY-3002 : Step(969): len = 20714, overlap = 44.2813
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.40948e-05
PHY-3002 : Step(970): len = 21979.1, overlap = 71.25
PHY-3002 : Step(971): len = 22069.2, overlap = 70.9063
PHY-3002 : Step(972): len = 21623.9, overlap = 56.2813
PHY-3002 : Step(973): len = 21622.5, overlap = 56.125
PHY-3002 : Step(974): len = 21691.9, overlap = 49.25
PHY-3002 : Step(975): len = 21761.6, overlap = 49.8125
PHY-3002 : Step(976): len = 21648, overlap = 51.9375
PHY-3002 : Step(977): len = 21533, overlap = 50.875
PHY-3002 : Step(978): len = 21270.6, overlap = 45.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.81897e-05
PHY-3002 : Step(979): len = 21697.8, overlap = 43.75
PHY-3002 : Step(980): len = 21776.1, overlap = 43.75
PHY-3002 : Step(981): len = 21968.2, overlap = 43.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.63794e-05
PHY-3002 : Step(982): len = 22294.3, overlap = 42.75
PHY-3002 : Step(983): len = 22428.8, overlap = 45.4063
PHY-3002 : Step(984): len = 22428.8, overlap = 45.4063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000112759
PHY-3002 : Step(985): len = 22738.4, overlap = 41.9688
PHY-3002 : Step(986): len = 22775.8, overlap = 41.7813
PHY-3002 : Step(987): len = 22917.8, overlap = 39.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000225517
PHY-3002 : Step(988): len = 23014.7, overlap = 38.5625
PHY-3002 : Step(989): len = 23041, overlap = 38.8438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000413297
PHY-3002 : Step(990): len = 23206.6, overlap = 38.2188
PHY-3002 : Step(991): len = 23276.6, overlap = 37.7188
PHY-3002 : Step(992): len = 23516.1, overlap = 32.8438
PHY-3002 : Step(993): len = 23541.9, overlap = 32.75
PHY-3002 : Step(994): len = 23385.4, overlap = 32.5938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 81.13 peak overflow 4.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 55200, over cnt = 74(0%), over = 117, worst = 5
PHY-1002 : len = 56120, over cnt = 33(0%), over = 44, worst = 4
PHY-1002 : len = 56656, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 56656, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 56240, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  0.057923s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (161.9%)

PHY-1001 : Congestion index: top1 = 23.75, top5 = 10.00, top10 = 2.63, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.134072s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (139.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4078, tnet num: 927, tinst num: 765, tnode num: 4610, tedge num: 6468.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.265525s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (105.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.465634s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (124.2%)

OPT-1001 : End physical optimization;  0.476165s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (121.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 303 LUT to BLE ...
SYN-4008 : Packed 303 LUT and 74 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 223 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 304/685 primitive instances ...
PHY-3001 : End packing;  0.038563s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (121.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 543 instances
RUN-1001 : 242 mslices, 240 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1383 nets
RUN-1001 : 856 nets have 2 pins
RUN-1001 : 445 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 541 instances, 482 slices, 78 macros(320 instances: 242 mslices 78 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23579.6, Over = 31.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.78189e-05
PHY-3002 : Step(995): len = 22131.9, overlap = 37.75
PHY-3002 : Step(996): len = 22147.7, overlap = 37.75
PHY-3002 : Step(997): len = 21884.4, overlap = 38.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.56378e-05
PHY-3002 : Step(998): len = 22346.9, overlap = 38.75
PHY-3002 : Step(999): len = 22346.9, overlap = 38.75
PHY-3002 : Step(1000): len = 22175.7, overlap = 38.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000111276
PHY-3002 : Step(1001): len = 22857.3, overlap = 37.75
PHY-3002 : Step(1002): len = 22959, overlap = 37.5
PHY-3002 : Step(1003): len = 23046.9, overlap = 37.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.069261s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (90.2%)

PHY-3001 : Trial Legalized: Len = 29870.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00226671
PHY-3002 : Step(1004): len = 27646.4, overlap = 1.5
PHY-3002 : Step(1005): len = 27053.5, overlap = 3.25
PHY-3002 : Step(1006): len = 26472.8, overlap = 5
PHY-3002 : Step(1007): len = 26256.7, overlap = 5.75
PHY-3002 : Step(1008): len = 25588.4, overlap = 6.25
PHY-3002 : Step(1009): len = 25469.9, overlap = 6
PHY-3002 : Step(1010): len = 25215.4, overlap = 6.5
PHY-3002 : Step(1011): len = 25275, overlap = 6.75
PHY-3002 : Step(1012): len = 25275, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006992s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (223.5%)

PHY-3001 : Legalized: Len = 27639.2, Over = 0
PHY-3001 : End spreading;  0.003624s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 27639.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 75352, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 75400, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 75416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041617s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (187.7%)

PHY-1001 : Congestion index: top1 = 22.50, top5 = 12.50, top10 = 3.95, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.139050s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (146.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 3855, tnet num: 853, tinst num: 541, tnode num: 4312, tedge num: 6205.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.305244s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (97.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.522645s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (110.6%)

OPT-1001 : End physical optimization;  0.533007s wall, 0.640625s user + 0.046875s system = 0.687500s CPU (129.0%)

RUN-1003 : finish command "place" in  4.501161s wall, 7.468750s user + 2.234375s system = 9.703125s CPU (215.6%)

RUN-1004 : used memory is 506 MB, reserved memory is 504 MB, peak memory is 869 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      943   out of  19600    4.81%
#reg                       91   out of  19600    0.46%
#le                       944
  #lut only               853   out of    944   90.36%
  #reg only                 1   out of    944    0.11%
  #lut&reg                 90   out of    944    9.53%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        H16        LVCMOS25          N/A           N/A        NONE    
  data_hand[4]      INPUT        M11        LVCMOS25          N/A           N/A        NONE    
  data_hand[3]      INPUT        N16        LVCMOS25          N/A           N/A        NONE    
  data_hand[2]      INPUT         R2        LVCMOS33          N/A           N/A        NONE    
  data_hand[1]      INPUT         B1        LVCMOS33          N/A           N/A        NONE    
  data_hand[0]      INPUT        G16        LVCMOS25          N/A           N/A        NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |944   |767    |176    |91     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 543 instances
RUN-1001 : 242 mslices, 240 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1383 nets
RUN-1001 : 856 nets have 2 pins
RUN-1001 : 445 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 75352, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 75400, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 75416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038317s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.6%)

PHY-1001 : Congestion index: top1 = 22.50, top5 = 12.50, top10 = 3.95, top15 = 1.25.
PHY-1001 : End global routing;  0.128085s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (122.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.225674s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (96.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 47% nets.
PHY-1002 : len = 136640, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.942131s wall, 1.156250s user + 0.046875s system = 1.203125s CPU (127.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 136656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 136656
PHY-1001 : End DR Iter 1; 0.011309s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (276.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.462804s wall, 2.609375s user + 0.125000s system = 2.734375s CPU (111.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.710274s wall, 2.859375s user + 0.156250s system = 3.015625s CPU (111.3%)

RUN-1004 : used memory is 553 MB, reserved memory is 557 MB, peak memory is 881 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      943   out of  19600    4.81%
#reg                       91   out of  19600    0.46%
#le                       944
  #lut only               853   out of    944   90.36%
  #reg only                 1   out of    944    0.11%
  #lut&reg                 90   out of    944    9.53%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        H16        LVCMOS25          N/A           N/A        NONE    
  data_hand[4]      INPUT        M11        LVCMOS25          N/A           N/A        NONE    
  data_hand[3]      INPUT        N16        LVCMOS25          N/A           N/A        NONE    
  data_hand[2]      INPUT         R2        LVCMOS33          N/A           N/A        NONE    
  data_hand[1]      INPUT         B1        LVCMOS33          N/A           N/A        NONE    
  data_hand[0]      INPUT        G16        LVCMOS25          N/A           N/A        NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |944   |767    |176    |91     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       806   
    #2          2       371   
    #3          3        50   
    #4          4        23   
    #5        5-10       42   
    #6        11-50      26   
    #7       51-100      4    
    #8       101-500     4    
  Average     2.79            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 543
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1383, pip num: 8367
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1204 valid insts, and 24343 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  3.152874s wall, 18.281250s user + 0.078125s system = 18.359375s CPU (582.3%)

RUN-1004 : used memory is 565 MB, reserved memory is 567 MB, peak memory is 881 MB
GUI-5004 WARNING: data_hand[5] has not been assigned location ...
GUI-5004 WARNING: data_hand[4] has not been assigned location ...
GUI-5004 WARNING: data_hand[3] has not been assigned location ...
GUI-5004 WARNING: data_hand[2] has not been assigned location ...
GUI-5004 WARNING: data_hand[1] has not been assigned location ...
GUI-5004 WARNING: data_hand[0] has not been assigned location ...
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1001 : Bypass 1 mux instances
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1031/115 useful/useless nets, 569/15 useful/useless insts
SYN-1015 : Optimize round 1, 87 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              208
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     91
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   7
#MACRO_MUX                119

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |91     |50     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1555/2 useful/useless nets, 1148/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 140 (4.02), #lev = 4 (2.46)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 140 (3.94), #lev = 4 (2.67)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 227 instances into 142 LUTs, name keeping = 41%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5439.87 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5439.96 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 5440.02 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               709
  #lut4                   233
  #lut5                    82
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             394

Utilization Statistics
#lut                      709   out of  19600    3.62%
#reg                       91   out of  19600    0.46%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |315    |394    |91     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 27 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.304856s wall, 1.296875s user + 0.093750s system = 1.390625s CPU (106.6%)

RUN-1004 : used memory is 505 MB, reserved memory is 500 MB, peak memory is 881 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 56 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 767 instances
RUN-1001 : 303 luts, 83 seqs, 242 mslices, 78 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1457 nets
RUN-1001 : 930 nets have 2 pins
RUN-1001 : 445 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 765 instances, 303 luts, 83 seqs, 320 slices, 78 macros(320 instances: 242 mslices 78 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 223497
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 765.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1013): len = 149220, overlap = 6.75
PHY-3002 : Step(1014): len = 130447, overlap = 6.75
PHY-3002 : Step(1015): len = 79853.9, overlap = 4.5
PHY-3002 : Step(1016): len = 71638.8, overlap = 6.75
PHY-3002 : Step(1017): len = 45204.9, overlap = 2.25
PHY-3002 : Step(1018): len = 42135.2, overlap = 6.75
PHY-3002 : Step(1019): len = 33147, overlap = 8.5625
PHY-3002 : Step(1020): len = 30486.7, overlap = 13.9375
PHY-3002 : Step(1021): len = 27345.8, overlap = 18.3438
PHY-3002 : Step(1022): len = 25692.5, overlap = 12.8125
PHY-3002 : Step(1023): len = 23068.8, overlap = 25.5938
PHY-3002 : Step(1024): len = 22371.3, overlap = 31.2813
PHY-3002 : Step(1025): len = 21137.9, overlap = 38.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000110391
PHY-3002 : Step(1026): len = 20749.1, overlap = 37.2813
PHY-3002 : Step(1027): len = 20784.9, overlap = 39.9688
PHY-3002 : Step(1028): len = 20183.6, overlap = 45.3125
PHY-3002 : Step(1029): len = 20137.5, overlap = 45.5
PHY-3002 : Step(1030): len = 20104.5, overlap = 35.7813
PHY-3002 : Step(1031): len = 20095.4, overlap = 35.7813
PHY-3002 : Step(1032): len = 19385.1, overlap = 42.4375
PHY-3002 : Step(1033): len = 19347.7, overlap = 42.5313
PHY-3002 : Step(1034): len = 19320.8, overlap = 44.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000220781
PHY-3002 : Step(1035): len = 19401.6, overlap = 43.0313
PHY-3002 : Step(1036): len = 19406.9, overlap = 43.0313
PHY-3002 : Step(1037): len = 19442.5, overlap = 43.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000441562
PHY-3002 : Step(1038): len = 19381.2, overlap = 43.3438
PHY-3002 : Step(1039): len = 19361.4, overlap = 44.7188
PHY-3002 : Step(1040): len = 19341.7, overlap = 44.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000883125
PHY-3002 : Step(1041): len = 19375.5, overlap = 45.0625
PHY-3002 : Step(1042): len = 19438.6, overlap = 43.875
PHY-3002 : Step(1043): len = 19437.2, overlap = 43.875
PHY-3002 : Step(1044): len = 19394.2, overlap = 45.3438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00176625
PHY-3002 : Step(1045): len = 19381.7, overlap = 45.5625
PHY-3002 : Step(1046): len = 19359.4, overlap = 47.2188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0035325
PHY-3002 : Step(1047): len = 19334.9, overlap = 47.2188
PHY-3002 : Step(1048): len = 19312.9, overlap = 47.1563
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.007065
PHY-3002 : Step(1049): len = 19302.3, overlap = 47.1563
PHY-3002 : Step(1050): len = 19289.3, overlap = 47.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.01413
PHY-3002 : Step(1051): len = 19265.2, overlap = 47.25
PHY-3002 : Step(1052): len = 19265.2, overlap = 47.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009055s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (690.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.99323e-06
PHY-3002 : Step(1053): len = 18772.9, overlap = 74
PHY-3002 : Step(1054): len = 18805.6, overlap = 74.5313
PHY-3002 : Step(1055): len = 18460.2, overlap = 73.5625
PHY-3002 : Step(1056): len = 18580.5, overlap = 71.5313
PHY-3002 : Step(1057): len = 18950.8, overlap = 66.5938
PHY-3002 : Step(1058): len = 19254.1, overlap = 64.0625
PHY-3002 : Step(1059): len = 19139.2, overlap = 66.625
PHY-3002 : Step(1060): len = 19296.3, overlap = 64.9375
PHY-3002 : Step(1061): len = 19155.8, overlap = 62.75
PHY-3002 : Step(1062): len = 18787.9, overlap = 61.25
PHY-3002 : Step(1063): len = 18738, overlap = 61.1875
PHY-3002 : Step(1064): len = 18671.4, overlap = 63.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.98646e-06
PHY-3002 : Step(1065): len = 18556.2, overlap = 56.0938
PHY-3002 : Step(1066): len = 18556.2, overlap = 56.0938
PHY-3002 : Step(1067): len = 18361.1, overlap = 56.1563
PHY-3002 : Step(1068): len = 18361.1, overlap = 56.1563
PHY-3002 : Step(1069): len = 18228.9, overlap = 55.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.99729e-05
PHY-3002 : Step(1070): len = 19733, overlap = 55.9063
PHY-3002 : Step(1071): len = 19733, overlap = 55.9063
PHY-3002 : Step(1072): len = 19059.6, overlap = 51.625
PHY-3002 : Step(1073): len = 19119.2, overlap = 51.7188
PHY-3002 : Step(1074): len = 19249.1, overlap = 50.0313
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.77663e-06
PHY-3002 : Step(1075): len = 19502.2, overlap = 83.3438
PHY-3002 : Step(1076): len = 19839.3, overlap = 78.7813
PHY-3002 : Step(1077): len = 20081.5, overlap = 76.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.15533e-05
PHY-3002 : Step(1078): len = 20385.3, overlap = 68.5938
PHY-3002 : Step(1079): len = 20748, overlap = 69.4375
PHY-3002 : Step(1080): len = 21210.3, overlap = 62.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.31065e-05
PHY-3002 : Step(1081): len = 21471.8, overlap = 52.375
PHY-3002 : Step(1082): len = 21614.5, overlap = 52.5625
PHY-3002 : Step(1083): len = 21756.5, overlap = 49.8438
PHY-3002 : Step(1084): len = 21805.9, overlap = 48.7188
PHY-3002 : Step(1085): len = 21362.5, overlap = 50.625
PHY-3002 : Step(1086): len = 21362.5, overlap = 50.625
PHY-3002 : Step(1087): len = 21117, overlap = 51.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.62131e-05
PHY-3002 : Step(1088): len = 21485.8, overlap = 43.2188
PHY-3002 : Step(1089): len = 21580.8, overlap = 39.0313
PHY-3002 : Step(1090): len = 21656, overlap = 37.4688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.24261e-05
PHY-3002 : Step(1091): len = 22069.5, overlap = 39.25
PHY-3002 : Step(1092): len = 22069.5, overlap = 39.25
PHY-3002 : Step(1093): len = 21965.4, overlap = 39.5313
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000180596
PHY-3002 : Step(1094): len = 22353, overlap = 37.3125
PHY-3002 : Step(1095): len = 22353, overlap = 37.3125
PHY-3002 : Step(1096): len = 22268.5, overlap = 37.0313
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000332742
PHY-3002 : Step(1097): len = 22477.7, overlap = 36.4063
PHY-3002 : Step(1098): len = 22619, overlap = 34.8438
PHY-3002 : Step(1099): len = 22619, overlap = 34.8438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000665484
PHY-3002 : Step(1100): len = 22640.9, overlap = 33.9375
PHY-3002 : Step(1101): len = 22640.9, overlap = 33.9375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00107675
PHY-3002 : Step(1102): len = 22730.6, overlap = 31.5313
PHY-3002 : Step(1103): len = 22829.2, overlap = 31.2813
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00193773
PHY-3002 : Step(1104): len = 22825.1, overlap = 30.8438
PHY-3002 : Step(1105): len = 22827.6, overlap = 31.5938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00313525
PHY-3002 : Step(1106): len = 22896.8, overlap = 29.875
PHY-3002 : Step(1107): len = 22929, overlap = 29.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 93.28 peak overflow 5.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 54424, over cnt = 66(0%), over = 117, worst = 4
PHY-1002 : len = 55744, over cnt = 29(0%), over = 45, worst = 4
PHY-1002 : len = 56336, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 56424, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 56424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.063352s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (271.3%)

PHY-1001 : Congestion index: top1 = 23.75, top5 = 10.63, top10 = 2.50, top15 = 1.32.
PHY-1001 : End incremental global routing;  0.135326s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (184.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4078, tnet num: 927, tinst num: 765, tnode num: 4610, tedge num: 6468.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.312206s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (100.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.522801s wall, 0.593750s user + 0.046875s system = 0.640625s CPU (122.5%)

OPT-1001 : End physical optimization;  0.533467s wall, 0.625000s user + 0.046875s system = 0.671875s CPU (125.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 303 LUT to BLE ...
SYN-4008 : Packed 303 LUT and 74 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 223 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 304/685 primitive instances ...
PHY-3001 : End packing;  0.042953s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (145.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 543 instances
RUN-1001 : 242 mslices, 240 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1383 nets
RUN-1001 : 856 nets have 2 pins
RUN-1001 : 445 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 541 instances, 482 slices, 78 macros(320 instances: 242 mslices 78 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23049.6, Over = 32.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.39607e-05
PHY-3002 : Step(1108): len = 21880.6, overlap = 35.25
PHY-3002 : Step(1109): len = 21870.2, overlap = 35
PHY-3002 : Step(1110): len = 21710.1, overlap = 32.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.79215e-05
PHY-3002 : Step(1111): len = 21945.6, overlap = 32
PHY-3002 : Step(1112): len = 22051.9, overlap = 32.25
PHY-3002 : Step(1113): len = 22147.6, overlap = 32
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000135843
PHY-3002 : Step(1114): len = 22586.8, overlap = 28.25
PHY-3002 : Step(1115): len = 22586.8, overlap = 28.25
PHY-3002 : Step(1116): len = 22483.3, overlap = 32.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.058860s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (159.3%)

PHY-3001 : Trial Legalized: Len = 29523.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0012388
PHY-3002 : Step(1117): len = 27233.4, overlap = 0.75
PHY-3002 : Step(1118): len = 26100.3, overlap = 3.75
PHY-3002 : Step(1119): len = 25776.6, overlap = 7.5
PHY-3002 : Step(1120): len = 25484.1, overlap = 8
PHY-3002 : Step(1121): len = 25297, overlap = 7.25
PHY-3002 : Step(1122): len = 24620.1, overlap = 7.5
PHY-3002 : Step(1123): len = 24546.1, overlap = 7.25
PHY-3002 : Step(1124): len = 24374.6, overlap = 7.25
PHY-3002 : Step(1125): len = 24317.9, overlap = 7.5
PHY-3002 : Step(1126): len = 24317.9, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006481s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 26716.1, Over = 0
PHY-3001 : End spreading;  0.003624s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 26716.1, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 71168, over cnt = 11(0%), over = 14, worst = 2
PHY-1002 : len = 71256, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 71264, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 71264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.050576s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (154.5%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 12.50, top10 = 3.13, top15 = 1.88.
PHY-1001 : End incremental global routing;  0.136475s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (125.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 3852, tnet num: 853, tinst num: 541, tnode num: 4306, tedge num: 6200.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.280503s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (105.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.494667s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (110.6%)

OPT-1001 : End physical optimization;  0.504072s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (108.5%)

RUN-1003 : finish command "place" in  3.992494s wall, 5.937500s user + 1.500000s system = 7.437500s CPU (186.3%)

RUN-1004 : used memory is 513 MB, reserved memory is 507 MB, peak memory is 881 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      943   out of  19600    4.81%
#reg                       91   out of  19600    0.46%
#le                       944
  #lut only               853   out of    944   90.36%
  #reg only                 1   out of    944    0.11%
  #lut&reg                 90   out of    944    9.53%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |944   |767    |176    |91     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 543 instances
RUN-1001 : 242 mslices, 240 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1383 nets
RUN-1001 : 856 nets have 2 pins
RUN-1001 : 445 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 71168, over cnt = 11(0%), over = 14, worst = 2
PHY-1002 : len = 71256, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 71264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044604s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (350.3%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 12.50, top10 = 3.13, top15 = 1.88.
PHY-1001 : End global routing;  0.153344s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (173.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.228846s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (95.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 47% nets.
PHY-1002 : len = 128008, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.767021s wall, 1.078125s user + 0.062500s system = 1.140625s CPU (148.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 127936, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.013588s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (115.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 127952, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 127952
PHY-1001 : End DR Iter 2; 0.016352s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.296412s wall, 2.546875s user + 0.125000s system = 2.671875s CPU (116.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.569092s wall, 2.937500s user + 0.140625s system = 3.078125s CPU (119.8%)

RUN-1004 : used memory is 560 MB, reserved memory is 563 MB, peak memory is 889 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      943   out of  19600    4.81%
#reg                       91   out of  19600    0.46%
#le                       944
  #lut only               853   out of    944   90.36%
  #reg only                 1   out of    944    0.11%
  #lut&reg                 90   out of    944    9.53%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |944   |767    |176    |91     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       806   
    #2          2       371   
    #3          3        50   
    #4          4        23   
    #5        5-10       42   
    #6        11-50      26   
    #7       51-100      4    
    #8       101-500     4    
  Average     2.79            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 543
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1383, pip num: 8235
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1016 valid insts, and 24086 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.446713s wall, 14.640625s user + 0.031250s system = 14.671875s CPU (599.7%)

RUN-1004 : used memory is 573 MB, reserved memory is 575 MB, peak memory is 889 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.326979s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (100.1%)

RUN-1004 : used memory is 626 MB, reserved memory is 621 MB, peak memory is 889 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.423893s wall, 0.640625s user + 0.328125s system = 0.968750s CPU (13.0%)

RUN-1004 : used memory is 644 MB, reserved memory is 642 MB, peak memory is 889 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.123859s wall, 2.093750s user + 0.390625s system = 2.484375s CPU (27.2%)

RUN-1004 : used memory is 595 MB, reserved memory is 592 MB, peak memory is 889 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file E:/TD/vga_wave/ADDA.v
RUN-8001 ERROR: E:/TD/vga_wave/ADDA.v: this file doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1001 : Bypass 1 mux instances
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1031/115 useful/useless nets, 569/15 useful/useless insts
SYN-1015 : Optimize round 1, 87 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              208
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     91
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   7
#MACRO_MUX                119

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |91     |50     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 993/6 useful/useless nets, 543/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1548/2 useful/useless nets, 1147/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 139 (4.29), #lev = 3 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 139 (4.21), #lev = 4 (2.29)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 226 instances into 141 LUTs, name keeping = 41%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7127.58 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7127.66 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7127.71 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               708
  #lut4                   232
  #lut5                    82
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             394

Utilization Statistics
#lut                      708   out of  19600    3.61%
#reg                       91   out of  19600    0.46%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |314    |394    |91     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 27 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.196468s wall, 1.203125s user + 0.109375s system = 1.312500s CPU (109.7%)

RUN-1004 : used memory is 596 MB, reserved memory is 591 MB, peak memory is 889 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 56 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 766 instances
RUN-1001 : 302 luts, 83 seqs, 242 mslices, 78 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1450 nets
RUN-1001 : 917 nets have 2 pins
RUN-1001 : 445 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 764 instances, 302 luts, 83 seqs, 320 slices, 78 macros(320 instances: 242 mslices 78 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 226259
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 764.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1127): len = 150247, overlap = 6.75
PHY-3002 : Step(1128): len = 131145, overlap = 6.75
PHY-3002 : Step(1129): len = 79740.1, overlap = 4.5
PHY-3002 : Step(1130): len = 73718.4, overlap = 6.75
PHY-3002 : Step(1131): len = 51419.3, overlap = 4.5
PHY-3002 : Step(1132): len = 47041.5, overlap = 2.25
PHY-3002 : Step(1133): len = 38363.8, overlap = 16.8125
PHY-3002 : Step(1134): len = 37082.5, overlap = 16.7813
PHY-3002 : Step(1135): len = 28970.7, overlap = 16.8125
PHY-3002 : Step(1136): len = 27703.5, overlap = 22.5313
PHY-3002 : Step(1137): len = 27300.2, overlap = 31.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00121169
PHY-3002 : Step(1138): len = 27324.7, overlap = 26.9688
PHY-3002 : Step(1139): len = 27136.2, overlap = 26.9688
PHY-3002 : Step(1140): len = 26811.6, overlap = 27.0625
PHY-3002 : Step(1141): len = 26695.8, overlap = 27.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00242338
PHY-3002 : Step(1142): len = 26699.9, overlap = 27.0625
PHY-3002 : Step(1143): len = 25763.6, overlap = 30.125
PHY-3002 : Step(1144): len = 25644.2, overlap = 30.2188
PHY-3002 : Step(1145): len = 25648.3, overlap = 30.3125
PHY-3002 : Step(1146): len = 25503.1, overlap = 30.5625
PHY-3002 : Step(1147): len = 25445.8, overlap = 30.7813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00484676
PHY-3002 : Step(1148): len = 25407.7, overlap = 30.9063
PHY-3002 : Step(1149): len = 25256.9, overlap = 31.9375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009214s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.02695e-05
PHY-3002 : Step(1150): len = 24272.4, overlap = 49.3438
PHY-3002 : Step(1151): len = 24705.3, overlap = 50.4375
PHY-3002 : Step(1152): len = 23063.7, overlap = 48.5938
PHY-3002 : Step(1153): len = 22254.7, overlap = 44.1875
PHY-3002 : Step(1154): len = 22302.4, overlap = 44.75
PHY-3002 : Step(1155): len = 22428.8, overlap = 45.3125
PHY-3002 : Step(1156): len = 21010.8, overlap = 46.5625
PHY-3002 : Step(1157): len = 20733.4, overlap = 46.5
PHY-3002 : Step(1158): len = 20919.7, overlap = 46.4375
PHY-3002 : Step(1159): len = 20590.9, overlap = 43.8438
PHY-3002 : Step(1160): len = 20814.6, overlap = 42.4063
PHY-3002 : Step(1161): len = 20770.6, overlap = 38.1875
PHY-3002 : Step(1162): len = 20436.1, overlap = 41.5313
PHY-3002 : Step(1163): len = 20319.2, overlap = 52.0625
PHY-3002 : Step(1164): len = 20282.3, overlap = 45.2813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.0539e-05
PHY-3002 : Step(1165): len = 20220.5, overlap = 44.5313
PHY-3002 : Step(1166): len = 20329.6, overlap = 44.5
PHY-3002 : Step(1167): len = 20442, overlap = 45
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.1078e-05
PHY-3002 : Step(1168): len = 20576.1, overlap = 44.0938
PHY-3002 : Step(1169): len = 20706.9, overlap = 42.1875
PHY-3002 : Step(1170): len = 20706.9, overlap = 42.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.80971e-06
PHY-3002 : Step(1171): len = 21057.1, overlap = 76.0625
PHY-3002 : Step(1172): len = 21057.1, overlap = 76.0625
PHY-3002 : Step(1173): len = 20455.8, overlap = 68.5
PHY-3002 : Step(1174): len = 20543.4, overlap = 68.9063
PHY-3002 : Step(1175): len = 20706.4, overlap = 68.9063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96194e-05
PHY-3002 : Step(1176): len = 20827.5, overlap = 68.25
PHY-3002 : Step(1177): len = 21016.9, overlap = 68.0313
PHY-3002 : Step(1178): len = 21108.7, overlap = 67.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.92388e-05
PHY-3002 : Step(1179): len = 22111.7, overlap = 46.75
PHY-3002 : Step(1180): len = 22238.1, overlap = 45.8125
PHY-3002 : Step(1181): len = 22349.1, overlap = 42.6875
PHY-3002 : Step(1182): len = 22274.9, overlap = 41.0938
PHY-3002 : Step(1183): len = 22018.7, overlap = 39
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.84777e-05
PHY-3002 : Step(1184): len = 22016.6, overlap = 42.7813
PHY-3002 : Step(1185): len = 22016.6, overlap = 42.7813
PHY-3002 : Step(1186): len = 21980.1, overlap = 38.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000156955
PHY-3002 : Step(1187): len = 22292.2, overlap = 40.1563
PHY-3002 : Step(1188): len = 22292.2, overlap = 40.1563
PHY-3002 : Step(1189): len = 22311.5, overlap = 38.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000285695
PHY-3002 : Step(1190): len = 22551.1, overlap = 38.4063
PHY-3002 : Step(1191): len = 22551.1, overlap = 38.4063
PHY-3002 : Step(1192): len = 22539.4, overlap = 36.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000462765
PHY-3002 : Step(1193): len = 22699, overlap = 35.8438
PHY-3002 : Step(1194): len = 22699, overlap = 35.8438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000748754
PHY-3002 : Step(1195): len = 22785.8, overlap = 37.3125
PHY-3002 : Step(1196): len = 22785.8, overlap = 37.3125
PHY-3002 : Step(1197): len = 22843.8, overlap = 36.3125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00121148
PHY-3002 : Step(1198): len = 22933.4, overlap = 37.875
PHY-3002 : Step(1199): len = 22933.4, overlap = 37.875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00196018
PHY-3002 : Step(1200): len = 22995.3, overlap = 36.3125
PHY-3002 : Step(1201): len = 23165.3, overlap = 35.4688
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00392036
PHY-3002 : Step(1202): len = 23166.3, overlap = 35.7188
PHY-3002 : Step(1203): len = 23171.6, overlap = 35.4375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00634314
PHY-3002 : Step(1204): len = 23205.3, overlap = 35.625
PHY-3002 : Step(1205): len = 23219.1, overlap = 35.5938
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0102632
PHY-3002 : Step(1206): len = 23219.3, overlap = 34.7188
PHY-3002 : Step(1207): len = 23231.2, overlap = 35.3125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 86.34 peak overflow 5.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 61360, over cnt = 70(0%), over = 128, worst = 5
PHY-1002 : len = 62040, over cnt = 47(0%), over = 83, worst = 4
PHY-1002 : len = 63760, over cnt = 12(0%), over = 17, worst = 2
PHY-1002 : len = 63752, over cnt = 8(0%), over = 11, worst = 2
PHY-1002 : len = 64176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.068600s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (91.1%)

PHY-1001 : Congestion index: top1 = 25.00, top5 = 10.00, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.141544s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4168, tnet num: 920, tinst num: 764, tnode num: 4700, tedge num: 6656.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.266555s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.478312s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (98.0%)

OPT-1001 : End physical optimization;  0.487865s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (102.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 302 LUT to BLE ...
SYN-4008 : Packed 302 LUT and 74 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 222 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 303/684 primitive instances ...
PHY-3001 : End packing;  0.038707s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 543 instances
RUN-1001 : 242 mslices, 240 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1376 nets
RUN-1001 : 843 nets have 2 pins
RUN-1001 : 445 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 541 instances, 482 slices, 78 macros(320 instances: 242 mslices 78 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23279.2, Over = 34
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.74613e-05
PHY-3002 : Step(1208): len = 22209.7, overlap = 34
PHY-3002 : Step(1209): len = 22209.7, overlap = 34
PHY-3002 : Step(1210): len = 21928.1, overlap = 35.5
PHY-3002 : Step(1211): len = 21928.1, overlap = 35.5
PHY-3002 : Step(1212): len = 21890.4, overlap = 35.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.49226e-05
PHY-3002 : Step(1213): len = 22504.4, overlap = 35.25
PHY-3002 : Step(1214): len = 22672, overlap = 34.5
PHY-3002 : Step(1215): len = 22672, overlap = 34.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000189845
PHY-3002 : Step(1216): len = 23180.5, overlap = 34.5
PHY-3002 : Step(1217): len = 23180.5, overlap = 34.5
PHY-3002 : Step(1218): len = 23046.7, overlap = 34.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.064867s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (192.7%)

PHY-3001 : Trial Legalized: Len = 30635.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000878908
PHY-3002 : Step(1219): len = 27977.8, overlap = 3.25
PHY-3002 : Step(1220): len = 26961.1, overlap = 7.5
PHY-3002 : Step(1221): len = 26447.7, overlap = 7.75
PHY-3002 : Step(1222): len = 26259.5, overlap = 8.25
PHY-3002 : Step(1223): len = 26030.9, overlap = 10.5
PHY-3002 : Step(1224): len = 25662.7, overlap = 9.5
PHY-3002 : Step(1225): len = 25492.7, overlap = 9.75
PHY-3002 : Step(1226): len = 25352.7, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007181s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (217.6%)

PHY-3001 : Legalized: Len = 27758.2, Over = 0
PHY-3001 : End spreading;  0.003636s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 27758.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 87576, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 87632, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 87640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048156s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.3%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 13.75, top10 = 5.00, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.133071s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (93.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 3943, tnet num: 846, tinst num: 541, tnode num: 4398, tedge num: 6390.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.300259s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (98.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.515941s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.9%)

OPT-1001 : End physical optimization;  0.526411s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (100.9%)

RUN-1003 : finish command "place" in  3.678040s wall, 5.375000s user + 1.312500s system = 6.687500s CPU (181.8%)

RUN-1004 : used memory is 596 MB, reserved memory is 591 MB, peak memory is 889 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      942   out of  19600    4.81%
#reg                       91   out of  19600    0.46%
#le                       943
  #lut only               852   out of    943   90.35%
  #reg only                 1   out of    943    0.11%
  #lut&reg                 90   out of    943    9.54%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |943   |766    |176    |91     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 543 instances
RUN-1001 : 242 mslices, 240 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1376 nets
RUN-1001 : 843 nets have 2 pins
RUN-1001 : 445 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 87576, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 87632, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 87600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048443s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (451.6%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 13.75, top10 = 5.00, top15 = 1.25.
PHY-1001 : End global routing;  0.137126s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (227.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.209544s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (104.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 47% nets.
PHY-1002 : len = 132248, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 1.063298s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (123.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 132072, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.017645s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 132088, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 132088
PHY-1001 : End DR Iter 2; 0.008747s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (178.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.583139s wall, 2.781250s user + 0.062500s system = 2.843750s CPU (110.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.840540s wall, 3.234375s user + 0.062500s system = 3.296875s CPU (116.1%)

RUN-1004 : used memory is 617 MB, reserved memory is 613 MB, peak memory is 952 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      942   out of  19600    4.81%
#reg                       91   out of  19600    0.46%
#le                       943
  #lut only               852   out of    943   90.35%
  #reg only                 1   out of    943    0.11%
  #lut&reg                 90   out of    943    9.54%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |943   |766    |176    |91     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       793   
    #2          2       371   
    #3          3        50   
    #4          4        23   
    #5        5-10       42   
    #6        11-50      32   
    #7       51-100      4    
    #8       101-500     4    
  Average     2.88            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 543
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1376, pip num: 8398
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 921 valid insts, and 24516 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.824361s wall, 13.671875s user + 0.046875s system = 13.718750s CPU (485.7%)

RUN-1004 : used memory is 614 MB, reserved memory is 609 MB, peak memory is 952 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.539010s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (100.5%)

RUN-1004 : used memory is 632 MB, reserved memory is 629 MB, peak memory is 952 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.244704s wall, 0.453125s user + 0.203125s system = 0.656250s CPU (9.1%)

RUN-1004 : used memory is 652 MB, reserved memory is 651 MB, peak memory is 952 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.161310s wall, 2.125000s user + 0.296875s system = 2.421875s CPU (26.4%)

RUN-1004 : used memory is 600 MB, reserved memory is 598 MB, peak memory is 952 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1001 : Bypass 1 mux instances
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1031/115 useful/useless nets, 569/15 useful/useless insts
SYN-1015 : Optimize round 1, 87 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              208
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     91
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   7
#MACRO_MUX                119

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |91     |50     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 993/6 useful/useless nets, 543/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1548/2 useful/useless nets, 1147/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 139 (4.29), #lev = 3 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 139 (4.21), #lev = 4 (2.29)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 226 instances into 141 LUTs, name keeping = 41%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7488.13 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7488.21 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7488.26 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               708
  #lut4                   232
  #lut5                    82
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             394

Utilization Statistics
#lut                      708   out of  19600    3.61%
#reg                       91   out of  19600    0.46%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |314    |394    |91     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 27 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.214825s wall, 1.281250s user + 0.109375s system = 1.390625s CPU (114.5%)

RUN-1004 : used memory is 515 MB, reserved memory is 523 MB, peak memory is 952 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 56 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 766 instances
RUN-1001 : 302 luts, 83 seqs, 242 mslices, 78 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1450 nets
RUN-1001 : 917 nets have 2 pins
RUN-1001 : 443 nets have [3 - 5] pins
RUN-1001 : 42 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 764 instances, 302 luts, 83 seqs, 320 slices, 78 macros(320 instances: 242 mslices 78 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 227005
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 764.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1227): len = 150467, overlap = 6.75
PHY-3002 : Step(1228): len = 130952, overlap = 6.75
PHY-3002 : Step(1229): len = 79815.5, overlap = 4.5
PHY-3002 : Step(1230): len = 74083.3, overlap = 6.75
PHY-3002 : Step(1231): len = 51098, overlap = 2.25
PHY-3002 : Step(1232): len = 47167.1, overlap = 4.5
PHY-3002 : Step(1233): len = 38152.9, overlap = 17.25
PHY-3002 : Step(1234): len = 37161.2, overlap = 16.7813
PHY-3002 : Step(1235): len = 28812.1, overlap = 17.6875
PHY-3002 : Step(1236): len = 27362.4, overlap = 21.25
PHY-3002 : Step(1237): len = 27032.7, overlap = 27.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000586066
PHY-3002 : Step(1238): len = 27033.7, overlap = 28.625
PHY-3002 : Step(1239): len = 26749.6, overlap = 24.0938
PHY-3002 : Step(1240): len = 26483.3, overlap = 24.2188
PHY-3002 : Step(1241): len = 25598.4, overlap = 28.9063
PHY-3002 : Step(1242): len = 25517.1, overlap = 29.125
PHY-3002 : Step(1243): len = 24282.8, overlap = 34.2188
PHY-3002 : Step(1244): len = 23915.1, overlap = 35.5
PHY-3002 : Step(1245): len = 23538.7, overlap = 37.2188
PHY-3002 : Step(1246): len = 23221, overlap = 42.9375
PHY-3002 : Step(1247): len = 22998.9, overlap = 42.9375
PHY-3002 : Step(1248): len = 22869.5, overlap = 43.4688
PHY-3002 : Step(1249): len = 22633.2, overlap = 46.7188
PHY-3002 : Step(1250): len = 22310.1, overlap = 48.0313
PHY-3002 : Step(1251): len = 22125.3, overlap = 48.3125
PHY-3002 : Step(1252): len = 21722.3, overlap = 47.9375
PHY-3002 : Step(1253): len = 21152.5, overlap = 51.25
PHY-3002 : Step(1254): len = 20973.7, overlap = 51.25
PHY-3002 : Step(1255): len = 20725.7, overlap = 48.4063
PHY-3002 : Step(1256): len = 20628.3, overlap = 47.375
PHY-3002 : Step(1257): len = 20587.9, overlap = 44.4688
PHY-3002 : Step(1258): len = 20234.4, overlap = 35.1563
PHY-3002 : Step(1259): len = 20062.3, overlap = 29.8125
PHY-3002 : Step(1260): len = 19746.2, overlap = 28.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00117213
PHY-3002 : Step(1261): len = 19806, overlap = 26.625
PHY-3002 : Step(1262): len = 19806, overlap = 26.625
PHY-3002 : Step(1263): len = 19691.2, overlap = 26.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00234426
PHY-3002 : Step(1264): len = 19703.5, overlap = 26.375
PHY-3002 : Step(1265): len = 19676.7, overlap = 28.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00468853
PHY-3002 : Step(1266): len = 19666.3, overlap = 28.3125
PHY-3002 : Step(1267): len = 19658.5, overlap = 28.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010231s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (305.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.51336e-06
PHY-3002 : Step(1268): len = 19656.3, overlap = 48.0625
PHY-3002 : Step(1269): len = 19916.6, overlap = 49.0625
PHY-3002 : Step(1270): len = 20270.6, overlap = 51.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.02672e-06
PHY-3002 : Step(1271): len = 19330.7, overlap = 48.875
PHY-3002 : Step(1272): len = 19403.1, overlap = 48.8125
PHY-3002 : Step(1273): len = 19556.9, overlap = 50.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.40534e-05
PHY-3002 : Step(1274): len = 19315.2, overlap = 53.5938
PHY-3002 : Step(1275): len = 19419.1, overlap = 53.5938
PHY-3002 : Step(1276): len = 20118.6, overlap = 53.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.81069e-05
PHY-3002 : Step(1277): len = 21131.9, overlap = 48.25
PHY-3002 : Step(1278): len = 21411, overlap = 48.5625
PHY-3002 : Step(1279): len = 21948.6, overlap = 42.1875
PHY-3002 : Step(1280): len = 21971, overlap = 38.5
PHY-3002 : Step(1281): len = 20529.7, overlap = 40.5313
PHY-3002 : Step(1282): len = 20443.8, overlap = 41.2813
PHY-3002 : Step(1283): len = 20188.3, overlap = 41.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.62138e-05
PHY-3002 : Step(1284): len = 20886.3, overlap = 37.7813
PHY-3002 : Step(1285): len = 21048.6, overlap = 36.4688
PHY-3002 : Step(1286): len = 21100.3, overlap = 34.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000112428
PHY-3002 : Step(1287): len = 20723.2, overlap = 38.8125
PHY-3002 : Step(1288): len = 20874.4, overlap = 36.5313
PHY-3002 : Step(1289): len = 20874.4, overlap = 36.5313
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.35773e-05
PHY-3002 : Step(1290): len = 21386, overlap = 63.9063
PHY-3002 : Step(1291): len = 21386, overlap = 63.9063
PHY-3002 : Step(1292): len = 20851.4, overlap = 65.2813
PHY-3002 : Step(1293): len = 20851.4, overlap = 65.2813
PHY-3002 : Step(1294): len = 20861.1, overlap = 65.375
PHY-3002 : Step(1295): len = 20861.1, overlap = 65.375
PHY-3002 : Step(1296): len = 20627.1, overlap = 65.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.71547e-05
PHY-3002 : Step(1297): len = 21129.3, overlap = 66.1563
PHY-3002 : Step(1298): len = 21346.7, overlap = 65
PHY-3002 : Step(1299): len = 21346.7, overlap = 65
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.43094e-05
PHY-3002 : Step(1300): len = 22107.1, overlap = 46.4063
PHY-3002 : Step(1301): len = 22184.7, overlap = 43.4063
PHY-3002 : Step(1302): len = 22090.8, overlap = 41.625
PHY-3002 : Step(1303): len = 22069.9, overlap = 41.3125
PHY-3002 : Step(1304): len = 21813.7, overlap = 40.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000108619
PHY-3002 : Step(1305): len = 21919.4, overlap = 41.9063
PHY-3002 : Step(1306): len = 21919.4, overlap = 41.9063
PHY-3002 : Step(1307): len = 21877, overlap = 41.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000217238
PHY-3002 : Step(1308): len = 22169.6, overlap = 43.25
PHY-3002 : Step(1309): len = 22169.6, overlap = 43.25
PHY-3002 : Step(1310): len = 22209.2, overlap = 44.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000426978
PHY-3002 : Step(1311): len = 22384.5, overlap = 42.1875
PHY-3002 : Step(1312): len = 22425.4, overlap = 42.4375
PHY-3002 : Step(1313): len = 22556, overlap = 40.0313
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000853957
PHY-3002 : Step(1314): len = 22652.5, overlap = 38.75
PHY-3002 : Step(1315): len = 22652.5, overlap = 38.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0013817
PHY-3002 : Step(1316): len = 22716.3, overlap = 36.3125
PHY-3002 : Step(1317): len = 22728.9, overlap = 36.1875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00223559
PHY-3002 : Step(1318): len = 22811.9, overlap = 34.0938
PHY-3002 : Step(1319): len = 22811.9, overlap = 34.0938
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00361719
PHY-3002 : Step(1320): len = 22892.7, overlap = 30.6875
PHY-3002 : Step(1321): len = 22892.7, overlap = 30.6875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 95.84 peak overflow 5.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64944, over cnt = 82(0%), over = 149, worst = 5
PHY-1002 : len = 65752, over cnt = 56(0%), over = 101, worst = 5
PHY-1002 : len = 67296, over cnt = 9(0%), over = 15, worst = 4
PHY-1002 : len = 67584, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 67568, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.061849s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (277.9%)

PHY-1001 : Congestion index: top1 = 25.63, top5 = 10.00, top10 = 3.75, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.136787s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (182.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4168, tnet num: 920, tinst num: 764, tnode num: 4700, tedge num: 6656.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.263456s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.467822s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (123.6%)

OPT-1001 : End physical optimization;  0.477451s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (124.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 302 LUT to BLE ...
SYN-4008 : Packed 302 LUT and 74 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 222 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 303/684 primitive instances ...
PHY-3001 : End packing;  0.040001s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 541 instances
RUN-1001 : 242 mslices, 238 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1376 nets
RUN-1001 : 843 nets have 2 pins
RUN-1001 : 443 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 539 instances, 480 slices, 78 macros(320 instances: 242 mslices 78 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23006.2, Over = 30.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.27341e-05
PHY-3002 : Step(1322): len = 21958.5, overlap = 34.75
PHY-3002 : Step(1323): len = 21958.5, overlap = 34.75
PHY-3002 : Step(1324): len = 21591.4, overlap = 38.25
PHY-3002 : Step(1325): len = 21591.4, overlap = 38.25
PHY-3002 : Step(1326): len = 21533.3, overlap = 38.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.54681e-05
PHY-3002 : Step(1327): len = 22050.9, overlap = 36.5
PHY-3002 : Step(1328): len = 22050.9, overlap = 36.5
PHY-3002 : Step(1329): len = 21959.4, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000155717
PHY-3002 : Step(1330): len = 22393.4, overlap = 34.25
PHY-3002 : Step(1331): len = 22490.4, overlap = 33.25
PHY-3002 : Step(1332): len = 22649.8, overlap = 33.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.072754s wall, 0.062500s user + 0.078125s system = 0.140625s CPU (193.3%)

PHY-3001 : Trial Legalized: Len = 30723.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0125598
PHY-3002 : Step(1333): len = 28959, overlap = 1
PHY-3002 : Step(1334): len = 28639, overlap = 2.5
PHY-3002 : Step(1335): len = 28619.1, overlap = 2.25
PHY-3002 : Step(1336): len = 27492.6, overlap = 2.75
PHY-3002 : Step(1337): len = 27049.3, overlap = 4
PHY-3002 : Step(1338): len = 26907.9, overlap = 3.75
PHY-3002 : Step(1339): len = 26774.4, overlap = 4.75
PHY-3002 : Step(1340): len = 26690.5, overlap = 4.75
PHY-3002 : Step(1341): len = 26594.5, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007496s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (208.4%)

PHY-3001 : Legalized: Len = 28479.7, Over = 0
PHY-3001 : End spreading;  0.003504s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 28479.7, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 101776, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 101824, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 101848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049222s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.2%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 13.75, top10 = 6.25, top15 = 1.32.
PHY-1001 : End incremental global routing;  0.134725s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 3943, tnet num: 846, tinst num: 539, tnode num: 4398, tedge num: 6390.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.292396s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (106.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.511538s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (100.8%)

OPT-1001 : End physical optimization;  0.521803s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (110.8%)

RUN-1003 : finish command "place" in  3.995381s wall, 6.109375s user + 1.375000s system = 7.484375s CPU (187.3%)

RUN-1004 : used memory is 523 MB, reserved memory is 532 MB, peak memory is 952 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      942   out of  19600    4.81%
#reg                       91   out of  19600    0.46%
#le                       943
  #lut only               852   out of    943   90.35%
  #reg only                 1   out of    943    0.11%
  #lut&reg                 90   out of    943    9.54%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |943   |766    |176    |91     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 541 instances
RUN-1001 : 242 mslices, 238 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1376 nets
RUN-1001 : 843 nets have 2 pins
RUN-1001 : 443 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 101776, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 101824, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 101848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.047566s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (197.1%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 13.75, top10 = 6.25, top15 = 1.32.
PHY-1001 : End global routing;  0.134758s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (139.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.203541s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (107.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 47% nets.
PHY-1002 : len = 147680, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 1.277243s wall, 1.781250s user + 0.046875s system = 1.828125s CPU (143.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 147656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 147656
PHY-1001 : End DR Iter 1; 0.012454s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (125.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.788744s wall, 3.218750s user + 0.125000s system = 3.343750s CPU (119.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.054711s wall, 3.531250s user + 0.125000s system = 3.656250s CPU (119.7%)

RUN-1004 : used memory is 563 MB, reserved memory is 570 MB, peak memory is 952 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      942   out of  19600    4.81%
#reg                       91   out of  19600    0.46%
#le                       943
  #lut only               852   out of    943   90.35%
  #reg only                 1   out of    943    0.11%
  #lut&reg                 90   out of    943    9.54%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |943   |766    |176    |91     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       793   
    #2          2       370   
    #3          3        49   
    #4          4        23   
    #5        5-10       44   
    #6        11-50      33   
    #7       51-100      3    
    #8       101-500     4    
  Average     2.88            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 541
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1376, pip num: 8677
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 931 valid insts, and 25077 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.695459s wall, 13.734375s user + 0.125000s system = 13.859375s CPU (514.2%)

RUN-1004 : used memory is 573 MB, reserved memory is 577 MB, peak memory is 952 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.519713s wall, 1.546875s user + 0.031250s system = 1.578125s CPU (103.8%)

RUN-1004 : used memory is 622 MB, reserved memory is 624 MB, peak memory is 952 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.316618s wall, 0.531250s user + 0.343750s system = 0.875000s CPU (12.0%)

RUN-1004 : used memory is 644 MB, reserved memory is 648 MB, peak memory is 952 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.223746s wall, 2.218750s user + 0.421875s system = 2.640625s CPU (28.6%)

RUN-1004 : used memory is 594 MB, reserved memory is 597 MB, peak memory is 952 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.328435s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (100.0%)

RUN-1004 : used memory is 637 MB, reserved memory is 635 MB, peak memory is 952 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1001 : Bypass 1 mux instances
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1031/115 useful/useless nets, 569/15 useful/useless insts
SYN-1015 : Optimize round 1, 87 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              208
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     91
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   7
#MACRO_MUX                119

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |91     |50     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 993/6 useful/useless nets, 543/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 20 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1548/2 useful/useless nets, 1147/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 139 (4.29), #lev = 3 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 139 (4.21), #lev = 4 (2.29)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 226 instances into 141 LUTs, name keeping = 41%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8091.13 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8091.20 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 8091.26 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               708
  #lut4                   232
  #lut5                    82
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             394

Utilization Statistics
#lut                      708   out of  19600    3.61%
#reg                       91   out of  19600    0.46%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |314    |394    |91     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 27 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 20 adder to BLE ...
SYN-4008 : Packed 20 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.203659s wall, 1.312500s user + 0.156250s system = 1.468750s CPU (122.0%)

RUN-1004 : used memory is 641 MB, reserved memory is 638 MB, peak memory is 952 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 56 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 766 instances
RUN-1001 : 302 luts, 83 seqs, 242 mslices, 78 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1450 nets
RUN-1001 : 917 nets have 2 pins
RUN-1001 : 443 nets have [3 - 5] pins
RUN-1001 : 42 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 764 instances, 302 luts, 83 seqs, 320 slices, 78 macros(320 instances: 242 mslices 78 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 227005
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 764.
PHY-3001 : End clustering;  0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1342): len = 150467, overlap = 6.75
PHY-3002 : Step(1343): len = 130952, overlap = 6.75
PHY-3002 : Step(1344): len = 79815.5, overlap = 4.5
PHY-3002 : Step(1345): len = 74083.3, overlap = 6.75
PHY-3002 : Step(1346): len = 51098, overlap = 2.25
PHY-3002 : Step(1347): len = 47167.1, overlap = 4.5
PHY-3002 : Step(1348): len = 38152.9, overlap = 17.25
PHY-3002 : Step(1349): len = 37161.2, overlap = 16.7813
PHY-3002 : Step(1350): len = 28812.1, overlap = 17.6875
PHY-3002 : Step(1351): len = 27362.4, overlap = 21.25
PHY-3002 : Step(1352): len = 27032.7, overlap = 27.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000586066
PHY-3002 : Step(1353): len = 27033.7, overlap = 28.625
PHY-3002 : Step(1354): len = 26749.6, overlap = 24.0938
PHY-3002 : Step(1355): len = 26483.3, overlap = 24.2188
PHY-3002 : Step(1356): len = 25598.4, overlap = 28.9063
PHY-3002 : Step(1357): len = 25517.1, overlap = 29.125
PHY-3002 : Step(1358): len = 24282.8, overlap = 34.2188
PHY-3002 : Step(1359): len = 23915.1, overlap = 35.5
PHY-3002 : Step(1360): len = 23538.7, overlap = 37.2188
PHY-3002 : Step(1361): len = 23221, overlap = 42.9375
PHY-3002 : Step(1362): len = 22998.9, overlap = 42.9375
PHY-3002 : Step(1363): len = 22869.5, overlap = 43.4688
PHY-3002 : Step(1364): len = 22633.2, overlap = 46.7188
PHY-3002 : Step(1365): len = 22310.1, overlap = 48.0313
PHY-3002 : Step(1366): len = 22125.3, overlap = 48.3125
PHY-3002 : Step(1367): len = 21722.3, overlap = 47.9375
PHY-3002 : Step(1368): len = 21152.5, overlap = 51.25
PHY-3002 : Step(1369): len = 20973.7, overlap = 51.25
PHY-3002 : Step(1370): len = 20725.7, overlap = 48.4063
PHY-3002 : Step(1371): len = 20628.3, overlap = 47.375
PHY-3002 : Step(1372): len = 20587.9, overlap = 44.4688
PHY-3002 : Step(1373): len = 20234.4, overlap = 35.1563
PHY-3002 : Step(1374): len = 20062.3, overlap = 29.8125
PHY-3002 : Step(1375): len = 19746.2, overlap = 28.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00117213
PHY-3002 : Step(1376): len = 19806, overlap = 26.625
PHY-3002 : Step(1377): len = 19806, overlap = 26.625
PHY-3002 : Step(1378): len = 19691.2, overlap = 26.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00234426
PHY-3002 : Step(1379): len = 19703.5, overlap = 26.375
PHY-3002 : Step(1380): len = 19676.7, overlap = 28.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00468853
PHY-3002 : Step(1381): len = 19666.3, overlap = 28.3125
PHY-3002 : Step(1382): len = 19658.5, overlap = 28.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009456s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (330.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.51336e-06
PHY-3002 : Step(1383): len = 19656.3, overlap = 48.0625
PHY-3002 : Step(1384): len = 19916.6, overlap = 49.0625
PHY-3002 : Step(1385): len = 20270.6, overlap = 51.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.02672e-06
PHY-3002 : Step(1386): len = 19330.7, overlap = 48.875
PHY-3002 : Step(1387): len = 19403.1, overlap = 48.8125
PHY-3002 : Step(1388): len = 19556.9, overlap = 50.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.40534e-05
PHY-3002 : Step(1389): len = 19315.2, overlap = 53.5938
PHY-3002 : Step(1390): len = 19419.1, overlap = 53.5938
PHY-3002 : Step(1391): len = 20118.6, overlap = 53.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.81069e-05
PHY-3002 : Step(1392): len = 21131.9, overlap = 48.25
PHY-3002 : Step(1393): len = 21411, overlap = 48.5625
PHY-3002 : Step(1394): len = 21948.6, overlap = 42.1875
PHY-3002 : Step(1395): len = 21971, overlap = 38.5
PHY-3002 : Step(1396): len = 20529.7, overlap = 40.5313
PHY-3002 : Step(1397): len = 20443.8, overlap = 41.2813
PHY-3002 : Step(1398): len = 20188.3, overlap = 41.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.62138e-05
PHY-3002 : Step(1399): len = 20886.3, overlap = 37.7813
PHY-3002 : Step(1400): len = 21048.6, overlap = 36.4688
PHY-3002 : Step(1401): len = 21100.3, overlap = 34.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000112428
PHY-3002 : Step(1402): len = 20723.2, overlap = 38.8125
PHY-3002 : Step(1403): len = 20874.4, overlap = 36.5313
PHY-3002 : Step(1404): len = 20874.4, overlap = 36.5313
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.35773e-05
PHY-3002 : Step(1405): len = 21386, overlap = 63.9063
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.706500s wall, 5.640625s user + 1.265625s system = 6.906250s CPU (103.0%)

RUN-1004 : used memory is 645 MB, reserved memory is 643 MB, peak memory is 952 MB
PHY-3002 : Step(1406): len = 21386, overlap = 63.9063
PHY-3002 : Step(1407): len = 20851.4, overlap = 65.2813
PHY-3002 : Step(1408): len = 20851.4, overlap = 65.2813
PHY-3002 : Step(1409): len = 20861.1, overlap = 65.375
PHY-3002 : Step(1410): len = 20861.1, overlap = 65.375
PHY-3002 : Step(1411): len = 20627.1, overlap = 65.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.71547e-05
PHY-3002 : Step(1412): len = 21129.3, overlap = 66.1563
PHY-3002 : Step(1413): len = 21346.7, overlap = 65
PHY-3002 : Step(1414): len = 21346.7, overlap = 65
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.43094e-05
PHY-3002 : Step(1415): len = 22107.1, overlap = 46.4063
PHY-3002 : Step(1416): len = 22184.7, overlap = 43.4063
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.383327s wall, 7.593750s user + 1.515625s system = 9.109375s CPU (108.7%)

RUN-1004 : used memory is 601 MB, reserved memory is 598 MB, peak memory is 952 MB
GUI-1001 : Download success!
PHY-3002 : Step(1417): len = 22090.8, overlap = 41.625
PHY-3002 : Step(1418): len = 22069.9, overlap = 41.3125
PHY-3002 : Step(1419): len = 21813.7, overlap = 40.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000108619
PHY-3002 : Step(1420): len = 21919.4, overlap = 41.9063
PHY-3002 : Step(1421): len = 21919.4, overlap = 41.9063
PHY-3002 : Step(1422): len = 21877, overlap = 41.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000217238
PHY-3002 : Step(1423): len = 22169.6, overlap = 43.25
PHY-3002 : Step(1424): len = 22169.6, overlap = 43.25
PHY-3002 : Step(1425): len = 22209.2, overlap = 44.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000426978
PHY-3002 : Step(1426): len = 22384.5, overlap = 42.1875
PHY-3002 : Step(1427): len = 22425.4, overlap = 42.4375
PHY-3002 : Step(1428): len = 22556, overlap = 40.0313
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000853957
PHY-3002 : Step(1429): len = 22652.5, overlap = 38.75
PHY-3002 : Step(1430): len = 22652.5, overlap = 38.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0013817
PHY-3002 : Step(1431): len = 22716.3, overlap = 36.3125
PHY-3002 : Step(1432): len = 22728.9, overlap = 36.1875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00223559
PHY-3002 : Step(1433): len = 22811.9, overlap = 34.0938
PHY-3002 : Step(1434): len = 22811.9, overlap = 34.0938
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00361719
PHY-3002 : Step(1435): len = 22892.7, overlap = 30.6875
PHY-3002 : Step(1436): len = 22892.7, overlap = 30.6875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 95.84 peak overflow 5.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64944, over cnt = 82(0%), over = 149, worst = 5
PHY-1002 : len = 65752, over cnt = 56(0%), over = 101, worst = 5
PHY-1002 : len = 67296, over cnt = 9(0%), over = 15, worst = 4
PHY-1002 : len = 67584, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 67568, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.059745s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (183.1%)

PHY-1001 : Congestion index: top1 = 25.63, top5 = 10.00, top10 = 3.75, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.134559s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (139.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4168, tnet num: 920, tinst num: 764, tnode num: 4700, tedge num: 6656.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.263267s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (95.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.465492s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (110.8%)

OPT-1001 : End physical optimization;  0.476306s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (108.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 302 LUT to BLE ...
SYN-4008 : Packed 302 LUT and 74 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 222 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 303/684 primitive instances ...
PHY-3001 : End packing;  0.038288s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (122.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 541 instances
RUN-1001 : 242 mslices, 238 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1376 nets
RUN-1001 : 843 nets have 2 pins
RUN-1001 : 443 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 539 instances, 480 slices, 78 macros(320 instances: 242 mslices 78 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23006.2, Over = 30.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.27341e-05
PHY-3002 : Step(1437): len = 21958.5, overlap = 34.75
PHY-3002 : Step(1438): len = 21958.5, overlap = 34.75
PHY-3002 : Step(1439): len = 21591.4, overlap = 38.25
PHY-3002 : Step(1440): len = 21591.4, overlap = 38.25
PHY-3002 : Step(1441): len = 21533.3, overlap = 38.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.54681e-05
PHY-3002 : Step(1442): len = 22050.9, overlap = 36.5
PHY-3002 : Step(1443): len = 22050.9, overlap = 36.5
PHY-3002 : Step(1444): len = 21959.4, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000155717
PHY-3002 : Step(1445): len = 22393.4, overlap = 34.25
PHY-3002 : Step(1446): len = 22490.4, overlap = 33.25
PHY-3002 : Step(1447): len = 22649.8, overlap = 33.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.071804s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (130.6%)

PHY-3001 : Trial Legalized: Len = 30723.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0125598
PHY-3002 : Step(1448): len = 28959, overlap = 1
PHY-3002 : Step(1449): len = 28639, overlap = 2.5
PHY-3002 : Step(1450): len = 28619.1, overlap = 2.25
PHY-3002 : Step(1451): len = 27492.6, overlap = 2.75
PHY-3002 : Step(1452): len = 27049.3, overlap = 4
PHY-3002 : Step(1453): len = 26907.9, overlap = 3.75
PHY-3002 : Step(1454): len = 26774.4, overlap = 4.75
PHY-3002 : Step(1455): len = 26690.5, overlap = 4.75
PHY-3002 : Step(1456): len = 26594.5, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006575s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 28479.7, Over = 0
PHY-3001 : End spreading;  0.003452s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 28479.7, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 101776, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 101824, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 101848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.050006s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.7%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 13.75, top10 = 6.25, top15 = 1.32.
PHY-1001 : End incremental global routing;  0.137068s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 3943, tnet num: 846, tinst num: 539, tnode num: 4398, tedge num: 6390.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.284272s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.510974s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (100.9%)

OPT-1001 : End physical optimization;  0.520688s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.0%)

RUN-1003 : finish command "place" in  4.063929s wall, 5.953125s user + 1.531250s system = 7.484375s CPU (184.2%)

RUN-1004 : used memory is 600 MB, reserved memory is 597 MB, peak memory is 952 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      942   out of  19600    4.81%
#reg                       91   out of  19600    0.46%
#le                       943
  #lut only               852   out of    943   90.35%
  #reg only                 1   out of    943    0.11%
  #lut&reg                 90   out of    943    9.54%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |943   |766    |176    |91     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 541 instances
RUN-1001 : 242 mslices, 238 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1376 nets
RUN-1001 : 843 nets have 2 pins
RUN-1001 : 443 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 101776, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 101824, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 101848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.053419s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (117.0%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 13.75, top10 = 6.25, top15 = 1.32.
PHY-1001 : End global routing;  0.145513s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (107.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.201613s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (108.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 47% nets.
PHY-1002 : len = 147680, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 1.294825s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (118.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 147656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 147656
PHY-1001 : End DR Iter 1; 0.012661s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (123.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.814543s wall, 3.031250s user + 0.031250s system = 3.062500s CPU (108.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.081451s wall, 3.375000s user + 0.031250s system = 3.406250s CPU (110.5%)

RUN-1004 : used memory is 612 MB, reserved memory is 608 MB, peak memory is 952 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      942   out of  19600    4.81%
#reg                       91   out of  19600    0.46%
#le                       943
  #lut only               852   out of    943   90.35%
  #reg only                 1   out of    943    0.11%
  #lut&reg                 90   out of    943    9.54%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |943   |766    |176    |91     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       793   
    #2          2       370   
    #3          3        49   
    #4          4        23   
    #5        5-10       44   
    #6        11-50      33   
    #7       51-100      3    
    #8       101-500     4    
  Average     2.88            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 541
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1376, pip num: 8677
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 931 valid insts, and 25077 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.789382s wall, 14.125000s user + 0.109375s system = 14.234375s CPU (510.3%)

RUN-1004 : used memory is 612 MB, reserved memory is 608 MB, peak memory is 952 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.362943s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (102.0%)

RUN-1004 : used memory is 645 MB, reserved memory is 642 MB, peak memory is 952 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.129458s wall, 0.578125s user + 0.265625s system = 0.843750s CPU (11.8%)

RUN-1004 : used memory is 652 MB, reserved memory is 650 MB, peak memory is 952 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.881803s wall, 2.078125s user + 0.328125s system = 2.406250s CPU (27.1%)

RUN-1004 : used memory is 608 MB, reserved memory is 606 MB, peak memory is 952 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-5007 WARNING: 'ROM_DATA' is already implicitly declared on line 111 in top.v(147)
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-5007 WARNING: 'ROM_DATA' is already implicitly declared on line 111 in top.v(147)
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-5007 WARNING: net 'RSTn' does not have a driver in top.v(153)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1001 : Bypass 1 mux instances
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model Sine_ROM
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 3 instances.
SYN-5013 WARNING: Undriven net: model "top" / net "RSTn" in top.v(153)
SYN-5014 WARNING: the net's pin: pin "I" in top.v(153)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 956/200 useful/useless nets, 518/67 useful/useless insts
SYN-1015 : Optimize round 1, 196 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 714/6 useful/useless nets, 392/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1074/2 useful/useless nets, 801/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8668.71 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8668.77 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 8668.83 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               520
  #lut4                   123
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      520   out of  19600    2.65%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |174    |346    |64     |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 438 instances
RUN-1001 : 162 luts, 56 seqs, 136 mslices, 22 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 562 nets
RUN-1001 : 421 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 436 instances, 162 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 131348
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 436.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1457): len = 94982.1, overlap = 9
PHY-3002 : Step(1458): len = 80966, overlap = 4.5
PHY-3002 : Step(1459): len = 60684.7, overlap = 9
PHY-3002 : Step(1460): len = 57823.9, overlap = 11.25
PHY-3002 : Step(1461): len = 36575.2, overlap = 9
PHY-3002 : Step(1462): len = 32013.6, overlap = 9
PHY-3002 : Step(1463): len = 30872.7, overlap = 11.25
PHY-3002 : Step(1464): len = 26541.7, overlap = 11.25
PHY-3002 : Step(1465): len = 25453.8, overlap = 11.25
PHY-3002 : Step(1466): len = 23707.7, overlap = 9
PHY-3002 : Step(1467): len = 23343.9, overlap = 11.25
PHY-3002 : Step(1468): len = 23140.3, overlap = 9.25
PHY-3002 : Step(1469): len = 20698.8, overlap = 12.5
PHY-3002 : Step(1470): len = 19884.5, overlap = 14
PHY-3002 : Step(1471): len = 18984.4, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.75208e-05
PHY-3002 : Step(1472): len = 18901.7, overlap = 12
PHY-3002 : Step(1473): len = 18933.6, overlap = 12
PHY-3002 : Step(1474): len = 18262, overlap = 9.25
PHY-3002 : Step(1475): len = 18244.7, overlap = 9.25
PHY-3002 : Step(1476): len = 17779.8, overlap = 14.25
PHY-3002 : Step(1477): len = 17643.8, overlap = 14.25
PHY-3002 : Step(1478): len = 17362.8, overlap = 14.25
PHY-3002 : Step(1479): len = 17360.9, overlap = 12
PHY-3002 : Step(1480): len = 17132, overlap = 12
PHY-3002 : Step(1481): len = 17130.9, overlap = 9.75
PHY-3002 : Step(1482): len = 17017.9, overlap = 14.25
PHY-3002 : Step(1483): len = 16998, overlap = 14.25
PHY-3002 : Step(1484): len = 16913.4, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.50416e-05
PHY-3002 : Step(1485): len = 16857.1, overlap = 12
PHY-3002 : Step(1486): len = 16859, overlap = 12
PHY-3002 : Step(1487): len = 16836.2, overlap = 12
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000110083
PHY-3002 : Step(1488): len = 16844.1, overlap = 12
PHY-3002 : Step(1489): len = 16838.2, overlap = 12
PHY-3002 : Step(1490): len = 16831.9, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011228s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (139.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.77007e-06
PHY-3002 : Step(1491): len = 18438.5, overlap = 14.6875
PHY-3002 : Step(1492): len = 18506.9, overlap = 12.5938
PHY-3002 : Step(1493): len = 18477.5, overlap = 8.375
PHY-3002 : Step(1494): len = 18441.5, overlap = 6.5625
PHY-3002 : Step(1495): len = 17867.7, overlap = 7
PHY-3002 : Step(1496): len = 17869.1, overlap = 7.0625
PHY-3002 : Step(1497): len = 17675.7, overlap = 9.8125
PHY-3002 : Step(1498): len = 17488, overlap = 12.9688
PHY-3002 : Step(1499): len = 17406.4, overlap = 14.6563
PHY-3002 : Step(1500): len = 17498.4, overlap = 13.2813
PHY-3002 : Step(1501): len = 17485.1, overlap = 12.6563
PHY-3002 : Step(1502): len = 17444.6, overlap = 12.25
PHY-3002 : Step(1503): len = 17066.2, overlap = 16.1875
PHY-3002 : Step(1504): len = 16901.2, overlap = 17.6563
PHY-3002 : Step(1505): len = 16589, overlap = 22.8125
PHY-3002 : Step(1506): len = 16583.1, overlap = 22.8125
PHY-3002 : Step(1507): len = 16527.5, overlap = 23.1563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.55401e-05
PHY-3002 : Step(1508): len = 16350.2, overlap = 24.2188
PHY-3002 : Step(1509): len = 16362, overlap = 24.6563
PHY-3002 : Step(1510): len = 16369.7, overlap = 23.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.10803e-05
PHY-3002 : Step(1511): len = 16329.2, overlap = 23.2188
PHY-3002 : Step(1512): len = 16329.2, overlap = 23.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.45221e-05
PHY-3002 : Step(1513): len = 16680.2, overlap = 33.1875
PHY-3002 : Step(1514): len = 16715.1, overlap = 33.6563
PHY-3002 : Step(1515): len = 16801.4, overlap = 29.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.90443e-05
PHY-3002 : Step(1516): len = 17211, overlap = 28.625
PHY-3002 : Step(1517): len = 17211, overlap = 28.625
PHY-3002 : Step(1518): len = 17155.1, overlap = 26.2813
PHY-3002 : Step(1519): len = 17155.1, overlap = 26.2813
PHY-3002 : Step(1520): len = 17167.4, overlap = 26.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.80885e-05
PHY-3002 : Step(1521): len = 17440.8, overlap = 21.4688
PHY-3002 : Step(1522): len = 17440.8, overlap = 21.4688
PHY-3002 : Step(1523): len = 17345.4, overlap = 22.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000116177
PHY-3002 : Step(1524): len = 17503.6, overlap = 22.625
PHY-3002 : Step(1525): len = 17565.2, overlap = 23.4688
PHY-3002 : Step(1526): len = 17565.2, overlap = 23.4688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 48.19 peak overflow 3.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 23872, over cnt = 27(0%), over = 36, worst = 2
PHY-1002 : len = 24112, over cnt = 11(0%), over = 15, worst = 2
PHY-1002 : len = 24216, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 24216, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 24216, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.039844s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (117.6%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 2.50, top10 = 1.32, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.107977s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (86.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1887, tnet num: 560, tinst num: 436, tnode num: 2102, tedge num: 2914.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.234706s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.367866s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (97.7%)

OPT-1001 : End physical optimization;  0.374528s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (100.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 162 LUT to BLE ...
SYN-4008 : Packed 162 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 107 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 163/383 primitive instances ...
PHY-3001 : End packing;  0.023384s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (133.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 309 instances
RUN-1001 : 136 mslices, 111 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 507 nets
RUN-1001 : 366 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 307 instances, 247 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 17643.2, Over = 21.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.43453e-05
PHY-3002 : Step(1527): len = 17141.7, overlap = 21.5
PHY-3002 : Step(1528): len = 17136.1, overlap = 21.5
PHY-3002 : Step(1529): len = 17073.7, overlap = 21.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.86905e-05
PHY-3002 : Step(1530): len = 17416.7, overlap = 16.75
PHY-3002 : Step(1531): len = 17416.7, overlap = 16.75
PHY-3002 : Step(1532): len = 17339, overlap = 19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000177381
PHY-3002 : Step(1533): len = 17585.7, overlap = 18.5
PHY-3002 : Step(1534): len = 17646.6, overlap = 18.25
PHY-3002 : Step(1535): len = 17646.6, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042350s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (221.4%)

PHY-3001 : Trial Legalized: Len = 20906.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1536): len = 18614, overlap = 3.25
PHY-3002 : Step(1537): len = 18403.1, overlap = 5.25
PHY-3002 : Step(1538): len = 18209.1, overlap = 6.75
PHY-3002 : Step(1539): len = 17955.1, overlap = 6.25
PHY-3002 : Step(1540): len = 17940, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.00106e-05
PHY-3002 : Step(1541): len = 17958.9, overlap = 4.75
PHY-3002 : Step(1542): len = 17958.9, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006059s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (257.9%)

PHY-3001 : Legalized: Len = 19716.2, Over = 0
PHY-3001 : End spreading;  0.002610s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 19716.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 31344, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 31360, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 31368, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 31368, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 31368, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.039926s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (273.9%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.116441s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (147.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1721, tnet num: 505, tinst num: 307, tnode num: 1880, tedge num: 2717.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.244007s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.390777s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (116.0%)

OPT-1001 : End physical optimization;  0.396921s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (118.1%)

RUN-1003 : finish command "place" in  2.888553s wall, 3.984375s user + 1.343750s system = 5.328125s CPU (184.5%)

RUN-1004 : used memory is 610 MB, reserved memory is 606 MB, peak memory is 952 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 309 instances
RUN-1001 : 136 mslices, 111 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 507 nets
RUN-1001 : 366 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 31344, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 31360, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 31368, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 31368, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 31360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.037285s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (125.7%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.95, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.111017s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.139441s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 44096, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.478789s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (159.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 44112, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 44112
PHY-1001 : End DR Iter 1; 0.005333s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.700683s wall, 1.968750s user + 0.031250s system = 2.000000s CPU (117.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.912477s wall, 2.171875s user + 0.046875s system = 2.218750s CPU (116.0%)

RUN-1004 : used memory is 613 MB, reserved memory is 609 MB, peak memory is 952 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       316   
    #2         2        34   
    #3         3        15   
    #4         4        24   
    #5        5-10      51   
    #6       11-50      11   
  Average     2.48           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:011101110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 309
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 507, pip num: 3482
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 707 valid insts, and 12542 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:011101110000000000000000" in  2.025729s wall, 9.562500s user + 0.000000s system = 9.562500s CPU (472.1%)

RUN-1004 : used memory is 613 MB, reserved memory is 609 MB, peak memory is 952 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1001 : Bypass 1 mux instances
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model Sine_ROM
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 956/200 useful/useless nets, 518/67 useful/useless insts
SYN-1015 : Optimize round 1, 195 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 714/6 useful/useless nets, 392/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1074/2 useful/useless nets, 801/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8740.73 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8740.79 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 8740.84 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               520
  #lut4                   123
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      520   out of  19600    2.65%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |174    |346    |64     |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 438 instances
RUN-1001 : 162 luts, 56 seqs, 136 mslices, 22 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 562 nets
RUN-1001 : 421 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 436 instances, 162 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 131348
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 436.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1543): len = 94948.7, overlap = 9
PHY-3002 : Step(1544): len = 80906.8, overlap = 4.5
PHY-3002 : Step(1545): len = 60857.4, overlap = 9
PHY-3002 : Step(1546): len = 58005.5, overlap = 11.25
PHY-3002 : Step(1547): len = 36733.4, overlap = 9
PHY-3002 : Step(1548): len = 32112.5, overlap = 11.25
PHY-3002 : Step(1549): len = 31082, overlap = 11.25
PHY-3002 : Step(1550): len = 26525, overlap = 11.25
PHY-3002 : Step(1551): len = 25081.5, overlap = 11.25
PHY-3002 : Step(1552): len = 23014, overlap = 9
PHY-3002 : Step(1553): len = 22354.7, overlap = 11.25
PHY-3002 : Step(1554): len = 22295.2, overlap = 9.75
PHY-3002 : Step(1555): len = 20482.3, overlap = 13.5
PHY-3002 : Step(1556): len = 19966.7, overlap = 14.25
PHY-3002 : Step(1557): len = 18718.5, overlap = 10.75
PHY-3002 : Step(1558): len = 17982.2, overlap = 11.25
PHY-3002 : Step(1559): len = 17408, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.83561e-05
PHY-3002 : Step(1560): len = 17563.3, overlap = 11
PHY-3002 : Step(1561): len = 17598.1, overlap = 11.25
PHY-3002 : Step(1562): len = 17431.2, overlap = 11
PHY-3002 : Step(1563): len = 17052.1, overlap = 10.5
PHY-3002 : Step(1564): len = 16809.8, overlap = 12.75
PHY-3002 : Step(1565): len = 16720.2, overlap = 12.5
PHY-3002 : Step(1566): len = 16296.4, overlap = 14.3125
PHY-3002 : Step(1567): len = 16299.9, overlap = 10.5625
PHY-3002 : Step(1568): len = 16358.6, overlap = 11
PHY-3002 : Step(1569): len = 15957.5, overlap = 15.1875
PHY-3002 : Step(1570): len = 15915.8, overlap = 13.1875
PHY-3002 : Step(1571): len = 15800.2, overlap = 18.4375
PHY-3002 : Step(1572): len = 15678.5, overlap = 20.5625
PHY-3002 : Step(1573): len = 15591.6, overlap = 15.7813
PHY-3002 : Step(1574): len = 15580.8, overlap = 18.2188
PHY-3002 : Step(1575): len = 15197.8, overlap = 23.6563
PHY-3002 : Step(1576): len = 14875.1, overlap = 24.4375
PHY-3002 : Step(1577): len = 14790.9, overlap = 27.9375
PHY-3002 : Step(1578): len = 14242.8, overlap = 25.4688
PHY-3002 : Step(1579): len = 13978.7, overlap = 30.2188
PHY-3002 : Step(1580): len = 13210.6, overlap = 33.0313
PHY-3002 : Step(1581): len = 13043.4, overlap = 34.6563
PHY-3002 : Step(1582): len = 13043.4, overlap = 34.6563
PHY-3002 : Step(1583): len = 12822.6, overlap = 33.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.67123e-05
PHY-3002 : Step(1584): len = 12905, overlap = 33.9063
PHY-3002 : Step(1585): len = 12927.5, overlap = 31.6563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.34246e-05
PHY-3002 : Step(1586): len = 12932.4, overlap = 30.2188
PHY-3002 : Step(1587): len = 12956, overlap = 27.5938
PHY-3002 : Step(1588): len = 13288.7, overlap = 17.3438
PHY-3002 : Step(1589): len = 13431.1, overlap = 15.3125
PHY-3002 : Step(1590): len = 13202, overlap = 17
PHY-3002 : Step(1591): len = 13219.5, overlap = 17
PHY-3002 : Step(1592): len = 13240.3, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009709s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (160.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.3715e-06
PHY-3002 : Step(1593): len = 13508.1, overlap = 21.125
PHY-3002 : Step(1594): len = 13508.1, overlap = 21.125
PHY-3002 : Step(1595): len = 13339, overlap = 19.1563
PHY-3002 : Step(1596): len = 13380.3, overlap = 19.0313
PHY-3002 : Step(1597): len = 13446, overlap = 18.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.0743e-05
PHY-3002 : Step(1598): len = 13664.1, overlap = 17.3438
PHY-3002 : Step(1599): len = 13664.1, overlap = 17.3438
PHY-3002 : Step(1600): len = 13530.4, overlap = 15.3125
PHY-3002 : Step(1601): len = 13530.4, overlap = 15.3125
PHY-3002 : Step(1602): len = 13503.2, overlap = 14.8438
PHY-3002 : Step(1603): len = 13557.9, overlap = 14.75
PHY-3002 : Step(1604): len = 13684.6, overlap = 15.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.1486e-05
PHY-3002 : Step(1605): len = 13532.1, overlap = 17.25
PHY-3002 : Step(1606): len = 13532.1, overlap = 17.25
PHY-3002 : Step(1607): len = 13530.1, overlap = 17.3438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.60708e-05
PHY-3002 : Step(1608): len = 13842.6, overlap = 42.25
PHY-3002 : Step(1609): len = 13842.6, overlap = 42.25
PHY-3002 : Step(1610): len = 13867.6, overlap = 31.5938
PHY-3002 : Step(1611): len = 13944.5, overlap = 30.5625
PHY-3002 : Step(1612): len = 14294.8, overlap = 26.2813
PHY-3002 : Step(1613): len = 14457.6, overlap = 25.2813
PHY-3002 : Step(1614): len = 14461.8, overlap = 22.3438
PHY-3002 : Step(1615): len = 14512.1, overlap = 18.4688
PHY-3002 : Step(1616): len = 14499.7, overlap = 19.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.21417e-05
PHY-3002 : Step(1617): len = 14266.6, overlap = 20.2813
PHY-3002 : Step(1618): len = 14266.6, overlap = 20.2813
PHY-3002 : Step(1619): len = 14284.9, overlap = 19.7813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.42833e-05
PHY-3002 : Step(1620): len = 14677.4, overlap = 17.3438
PHY-3002 : Step(1621): len = 14677.4, overlap = 17.3438
PHY-3002 : Step(1622): len = 14610.2, overlap = 15.0625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 42.44 peak overflow 2.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 20152, over cnt = 25(0%), over = 41, worst = 2
PHY-1002 : len = 20272, over cnt = 15(0%), over = 22, worst = 2
PHY-1002 : len = 20520, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 20544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038863s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (160.8%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 2.50, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.105517s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (133.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1889, tnet num: 560, tinst num: 436, tnode num: 2106, tedge num: 2918.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.235514s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.366811s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (110.8%)

OPT-1001 : End physical optimization;  0.373086s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (108.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 162 LUT to BLE ...
SYN-4008 : Packed 162 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 106 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 162/382 primitive instances ...
PHY-3001 : End packing;  0.023335s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 310 instances
RUN-1001 : 136 mslices, 112 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 507 nets
RUN-1001 : 366 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 308 instances, 248 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 14556.2, Over = 17
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.58571e-05
PHY-3002 : Step(1623): len = 14232.4, overlap = 19.5
PHY-3002 : Step(1624): len = 14218.7, overlap = 19.5
PHY-3002 : Step(1625): len = 14173.5, overlap = 21
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.17143e-05
PHY-3002 : Step(1626): len = 14415.4, overlap = 15.5
PHY-3002 : Step(1627): len = 14415.4, overlap = 15.5
PHY-3002 : Step(1628): len = 14468.5, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000139883
PHY-3002 : Step(1629): len = 14757.2, overlap = 16
PHY-3002 : Step(1630): len = 14848.9, overlap = 16
PHY-3002 : Step(1631): len = 14929.6, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041854s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (149.3%)

PHY-3001 : Trial Legalized: Len = 17780.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1632): len = 15850.6, overlap = 5
PHY-3002 : Step(1633): len = 15664, overlap = 6.75
PHY-3002 : Step(1634): len = 15581.6, overlap = 7
PHY-3002 : Step(1635): len = 15349.2, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.6444e-05
PHY-3002 : Step(1636): len = 15332.3, overlap = 6.5
PHY-3002 : Step(1637): len = 15332.3, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.28879e-05
PHY-3002 : Step(1638): len = 15346.1, overlap = 7
PHY-3002 : Step(1639): len = 15346.1, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006015s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (259.8%)

PHY-3001 : Legalized: Len = 16954.2, Over = 0
PHY-3001 : End spreading;  0.002596s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 16954.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26824, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 26824, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 26840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030863s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (253.1%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 3.29, top10 = 1.88, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.105949s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (147.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1728, tnet num: 505, tinst num: 308, tnode num: 1894, tedge num: 2729.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.244413s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.380819s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (114.9%)

OPT-1001 : End physical optimization;  0.386968s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (113.1%)

RUN-1003 : finish command "place" in  3.060269s wall, 4.109375s user + 1.515625s system = 5.625000s CPU (183.8%)

RUN-1004 : used memory is 614 MB, reserved memory is 610 MB, peak memory is 952 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       478
  #lut only               414   out of    478   86.61%
  #reg only                 0   out of    478    0.00%
  #lut&reg                 64   out of    478   13.39%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |478   |320    |158    |64     |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 310 instances
RUN-1001 : 136 mslices, 112 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 507 nets
RUN-1001 : 366 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26824, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 26824, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 26840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030840s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (101.3%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 3.29, top10 = 1.88, top15 = 0.00.
PHY-1001 : End global routing;  0.108116s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (101.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.136677s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 44432, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.396002s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (130.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 44432, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 44432
PHY-1001 : End DR Iter 1; 0.005091s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.673347s wall, 1.718750s user + 0.062500s system = 1.781250s CPU (106.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.882044s wall, 1.937500s user + 0.078125s system = 2.015625s CPU (107.1%)

RUN-1004 : used memory is 624 MB, reserved memory is 620 MB, peak memory is 952 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       478
  #lut only               414   out of    478   86.61%
  #reg only                 0   out of    478    0.00%
  #lut&reg                 64   out of    478   13.39%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |478   |320    |158    |64     |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       316   
    #2         2        34   
    #3         3        15   
    #4         4        24   
    #5        5-10      51   
    #6       11-50      11   
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:011101110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 310
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 507, pip num: 3513
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 679 valid insts, and 12594 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:011101110000000000000000" in  1.804769s wall, 8.875000s user + 0.062500s system = 8.937500s CPU (495.2%)

RUN-1004 : used memory is 624 MB, reserved memory is 620 MB, peak memory is 952 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.337845s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (99.3%)

RUN-1004 : used memory is 659 MB, reserved memory is 654 MB, peak memory is 952 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.369494s wall, 0.578125s user + 0.406250s system = 0.984375s CPU (13.4%)

RUN-1004 : used memory is 667 MB, reserved memory is 663 MB, peak memory is 952 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.070728s wall, 2.046875s user + 0.406250s system = 2.453125s CPU (27.0%)

RUN-1004 : used memory is 621 MB, reserved memory is 617 MB, peak memory is 952 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1001 : Bypass 1 mux instances
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 936/210 useful/useless nets, 517/67 useful/useless insts
SYN-1015 : Optimize round 1, 205 better
SYN-1014 : Optimize round 2
SYN-1032 : 935/1 useful/useless nets, 516/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 481/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 241/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 649/1 useful/useless nets, 338/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |45     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 693/7 useful/useless nets, 389/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 693/1 useful/useless nets, 389/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 693/1 useful/useless nets, 389/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 314/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1053/2 useful/useless nets, 798/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8970.30 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8970.37 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 8970.43 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               520
  #lut4                   123
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      520   out of  19600    2.65%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |174    |346    |64     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 436 instances
RUN-1001 : 162 luts, 56 seqs, 136 mslices, 22 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 552 nets
RUN-1001 : 411 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 434 instances, 162 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 127642
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 434.
PHY-3001 : End clustering;  0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1640): len = 94178.7, overlap = 4.5
PHY-3002 : Step(1641): len = 79694.4, overlap = 4.5
PHY-3002 : Step(1642): len = 58936.3, overlap = 6.75
PHY-3002 : Step(1643): len = 56922.2, overlap = 6.75
PHY-3002 : Step(1644): len = 38294.5, overlap = 4.5
PHY-3002 : Step(1645): len = 35186.9, overlap = 6.75
PHY-3002 : Step(1646): len = 32918.3, overlap = 4.5
PHY-3002 : Step(1647): len = 28236.4, overlap = 6.75
PHY-3002 : Step(1648): len = 25684.2, overlap = 4.5
PHY-3002 : Step(1649): len = 21605.2, overlap = 4.5
PHY-3002 : Step(1650): len = 21424.6, overlap = 6.875
PHY-3002 : Step(1651): len = 19568.4, overlap = 8.6875
PHY-3002 : Step(1652): len = 19445.6, overlap = 6.5
PHY-3002 : Step(1653): len = 18432.5, overlap = 7.75
PHY-3002 : Step(1654): len = 17968.8, overlap = 9.625
PHY-3002 : Step(1655): len = 17276.5, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.90386e-05
PHY-3002 : Step(1656): len = 17887.5, overlap = 10.5
PHY-3002 : Step(1657): len = 17900, overlap = 10.625
PHY-3002 : Step(1658): len = 17551.3, overlap = 8.25
PHY-3002 : Step(1659): len = 17089.9, overlap = 10.75
PHY-3002 : Step(1660): len = 16428, overlap = 15.125
PHY-3002 : Step(1661): len = 16462.4, overlap = 15.125
PHY-3002 : Step(1662): len = 16470.2, overlap = 15.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000178077
PHY-3002 : Step(1663): len = 16400.2, overlap = 13.8438
PHY-3002 : Step(1664): len = 16385.7, overlap = 14.1563
PHY-3002 : Step(1665): len = 16252.1, overlap = 14.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000356154
PHY-3002 : Step(1666): len = 16292.6, overlap = 14.3125
PHY-3002 : Step(1667): len = 16283.2, overlap = 14.3125
PHY-3002 : Step(1668): len = 16269.9, overlap = 14.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009305s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (167.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.63489e-06
PHY-3002 : Step(1669): len = 16506.9, overlap = 23.2813
PHY-3002 : Step(1670): len = 16597, overlap = 23.2813
PHY-3002 : Step(1671): len = 16519.6, overlap = 23.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.12698e-05
PHY-3002 : Step(1672): len = 16374.6, overlap = 20.1875
PHY-3002 : Step(1673): len = 16438.9, overlap = 20.1563
PHY-3002 : Step(1674): len = 16564.8, overlap = 20.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.25396e-05
PHY-3002 : Step(1675): len = 16561, overlap = 20.3438
PHY-3002 : Step(1676): len = 16626.5, overlap = 20.2813
PHY-3002 : Step(1677): len = 16838.9, overlap = 15.0938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.66421e-05
PHY-3002 : Step(1678): len = 17868.4, overlap = 35
PHY-3002 : Step(1679): len = 18013.3, overlap = 34.9063
PHY-3002 : Step(1680): len = 17946.9, overlap = 19.7813
PHY-3002 : Step(1681): len = 18104.2, overlap = 19.8438
PHY-3002 : Step(1682): len = 18157.7, overlap = 16.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.32842e-05
PHY-3002 : Step(1683): len = 17888.5, overlap = 13
PHY-3002 : Step(1684): len = 17953, overlap = 13.2813
PHY-3002 : Step(1685): len = 18134, overlap = 14.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106568
PHY-3002 : Step(1686): len = 17926, overlap = 13.2813
PHY-3002 : Step(1687): len = 17957.4, overlap = 12.6875
PHY-3002 : Step(1688): len = 18039.2, overlap = 13.0313
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 33.72 peak overflow 3.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 25472, over cnt = 41(0%), over = 58, worst = 2
PHY-1002 : len = 25768, over cnt = 24(0%), over = 28, worst = 2
PHY-1002 : len = 25984, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 25952, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 25952, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.042797s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.5%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 2.50, top10 = 1.88, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.111253s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (140.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1855, tnet num: 550, tinst num: 434, tnode num: 2066, tedge num: 2862.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.278901s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (100.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.418268s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (112.1%)

OPT-1001 : End physical optimization;  0.425258s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (110.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 162 LUT to BLE ...
SYN-4008 : Packed 162 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 107 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 163/381 primitive instances ...
PHY-3001 : End packing;  0.025700s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (182.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 307 instances
RUN-1001 : 136 mslices, 111 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 497 nets
RUN-1001 : 356 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 305 instances, 247 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 18035.2, Over = 15
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.72663e-05
PHY-3002 : Step(1689): len = 17369, overlap = 15
PHY-3002 : Step(1690): len = 17341.6, overlap = 14.25
PHY-3002 : Step(1691): len = 17300.6, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.45326e-05
PHY-3002 : Step(1692): len = 17622.1, overlap = 15
PHY-3002 : Step(1693): len = 17622.1, overlap = 15
PHY-3002 : Step(1694): len = 17529, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000149065
PHY-3002 : Step(1695): len = 17764.7, overlap = 14.25
PHY-3002 : Step(1696): len = 17764.7, overlap = 14.25
PHY-3002 : Step(1697): len = 17837.4, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040326s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (155.0%)

PHY-3001 : Trial Legalized: Len = 20954.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1698): len = 18570.6, overlap = 6.5
PHY-3002 : Step(1699): len = 18370.8, overlap = 6.25
PHY-3002 : Step(1700): len = 18136.1, overlap = 7.5
PHY-3002 : Step(1701): len = 18098.6, overlap = 7
PHY-3002 : Step(1702): len = 18104.5, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.25613e-05
PHY-3002 : Step(1703): len = 18053.9, overlap = 6.25
PHY-3002 : Step(1704): len = 18122.4, overlap = 6
PHY-3002 : Step(1705): len = 18122.4, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000125123
PHY-3002 : Step(1706): len = 18212.1, overlap = 4.75
PHY-3002 : Step(1707): len = 18212.1, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005912s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19866.2, Over = 0
PHY-3001 : End spreading;  0.002842s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (1099.7%)

PHY-3001 : Final: Len = 19866.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 31816, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 31792, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 31776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 31776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 31776, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.037522s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.9%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 3.13, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.113836s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (109.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1692, tnet num: 495, tinst num: 305, tnode num: 1850, tedge num: 2670.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.246999s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (101.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.390674s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (104.0%)

OPT-1001 : End physical optimization;  0.397188s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (102.3%)

RUN-1003 : finish command "place" in  2.567888s wall, 3.640625s user + 0.796875s system = 4.437500s CPU (172.8%)

RUN-1004 : used memory is 624 MB, reserved memory is 619 MB, peak memory is 952 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 307 instances
RUN-1001 : 136 mslices, 111 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 497 nets
RUN-1001 : 356 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 31816, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 31792, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 31776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 31776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 31776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038679s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (161.6%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 3.13, top10 = 1.25, top15 = 1.32.
PHY-1001 : End global routing;  0.112021s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (139.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.137446s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 62% nets.
PHY-1002 : len = 42608, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.449320s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (149.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 42624, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 42624
PHY-1001 : End DR Iter 1; 0.006289s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (248.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.660938s wall, 1.781250s user + 0.093750s system = 1.875000s CPU (112.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.875294s wall, 2.031250s user + 0.109375s system = 2.140625s CPU (114.1%)

RUN-1004 : used memory is 627 MB, reserved memory is 621 MB, peak memory is 956 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       306   
    #2         2        34   
    #3         3        16   
    #4         4        24   
    #5        5-10      50   
    #6       11-50      11   
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 307
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 497, pip num: 3422
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 679 valid insts, and 12330 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  1.845952s wall, 8.921875s user + 0.015625s system = 8.937500s CPU (484.2%)

RUN-1004 : used memory is 627 MB, reserved memory is 621 MB, peak memory is 956 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.367287s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (99.4%)

RUN-1004 : used memory is 661 MB, reserved memory is 654 MB, peak memory is 956 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.342679s wall, 0.781250s user + 0.140625s system = 0.921875s CPU (12.6%)

RUN-1004 : used memory is 669 MB, reserved memory is 663 MB, peak memory is 956 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.069131s wall, 2.250000s user + 0.203125s system = 2.453125s CPU (27.0%)

RUN-1004 : used memory is 627 MB, reserved memory is 621 MB, peak memory is 956 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1001 : Bypass 1 mux instances
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 936/252 useful/useless nets, 517/95 useful/useless insts
SYN-1015 : Optimize round 1, 275 better
SYN-1014 : Optimize round 2
SYN-1032 : 930/1 useful/useless nets, 516/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 481/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 241/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 644/1 useful/useless nets, 338/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |45     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 688/1 useful/useless nets, 383/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 688/1 useful/useless nets, 383/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 688/1 useful/useless nets, 383/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 314/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1048/2 useful/useless nets, 792/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 9726.86 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 9726.92 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 9726.98 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               520
  #lut4                   123
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      520   out of  19600    2.65%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |174    |346    |64     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 430 instances
RUN-1001 : 162 luts, 56 seqs, 136 mslices, 22 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 546 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 428 instances, 162 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 121028
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 428.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1708): len = 88409.6, overlap = 4.5
PHY-3002 : Step(1709): len = 74626.3, overlap = 4.5
PHY-3002 : Step(1710): len = 54564.3, overlap = 6.75
PHY-3002 : Step(1711): len = 52370.2, overlap = 6.75
PHY-3002 : Step(1712): len = 33590.9, overlap = 4.5
PHY-3002 : Step(1713): len = 30788.1, overlap = 6.75
PHY-3002 : Step(1714): len = 28310.7, overlap = 6.75
PHY-3002 : Step(1715): len = 25029.1, overlap = 6.75
PHY-3002 : Step(1716): len = 22735.2, overlap = 4.5
PHY-3002 : Step(1717): len = 20925.8, overlap = 4.5
PHY-3002 : Step(1718): len = 20877.9, overlap = 6.75
PHY-3002 : Step(1719): len = 20719, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000237222
PHY-3002 : Step(1720): len = 20539.8, overlap = 4.5
PHY-3002 : Step(1721): len = 20865, overlap = 7.25
PHY-3002 : Step(1722): len = 20851.8, overlap = 7.25
PHY-3002 : Step(1723): len = 20015.5, overlap = 5.25
PHY-3002 : Step(1724): len = 19928.4, overlap = 5.25
PHY-3002 : Step(1725): len = 19643, overlap = 5.5
PHY-3002 : Step(1726): len = 19300.1, overlap = 3.5
PHY-3002 : Step(1727): len = 18740.5, overlap = 8.5
PHY-3002 : Step(1728): len = 18711.8, overlap = 8.5
PHY-3002 : Step(1729): len = 18596.8, overlap = 8.5
PHY-3002 : Step(1730): len = 18515.7, overlap = 8.75
PHY-3002 : Step(1731): len = 18103.5, overlap = 4.5
PHY-3002 : Step(1732): len = 17769.5, overlap = 7
PHY-3002 : Step(1733): len = 17759.9, overlap = 7
PHY-3002 : Step(1734): len = 17494.1, overlap = 9.25
PHY-3002 : Step(1735): len = 17494.1, overlap = 9.25
PHY-3002 : Step(1736): len = 17482.5, overlap = 9.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000474445
PHY-3002 : Step(1737): len = 17424.6, overlap = 7.75
PHY-3002 : Step(1738): len = 17424.6, overlap = 7.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00094889
PHY-3002 : Step(1739): len = 17407.3, overlap = 10
PHY-3002 : Step(1740): len = 17407.3, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007681s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.67071e-05
PHY-3002 : Step(1741): len = 17363.5, overlap = 10.7188
PHY-3002 : Step(1742): len = 17395.1, overlap = 10.625
PHY-3002 : Step(1743): len = 16930.3, overlap = 10.5938
PHY-3002 : Step(1744): len = 16976, overlap = 10.5938
PHY-3002 : Step(1745): len = 16666.2, overlap = 9.59375
PHY-3002 : Step(1746): len = 16720.5, overlap = 9.59375
PHY-3002 : Step(1747): len = 16501.2, overlap = 9.3125
PHY-3002 : Step(1748): len = 16606.5, overlap = 10.6563
PHY-3002 : Step(1749): len = 16040.5, overlap = 11.7813
PHY-3002 : Step(1750): len = 16214.7, overlap = 13.4375
PHY-3002 : Step(1751): len = 15923.5, overlap = 15.5938
PHY-3002 : Step(1752): len = 15692.3, overlap = 15.8125
PHY-3002 : Step(1753): len = 15206, overlap = 15.5625
PHY-3002 : Step(1754): len = 15168.7, overlap = 17.4375
PHY-3002 : Step(1755): len = 15128.8, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.34142e-05
PHY-3002 : Step(1756): len = 14785.6, overlap = 17.6875
PHY-3002 : Step(1757): len = 14785.6, overlap = 17.6875
PHY-3002 : Step(1758): len = 14713.2, overlap = 17.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000146828
PHY-3002 : Step(1759): len = 14748.3, overlap = 17.5625
PHY-3002 : Step(1760): len = 14748.3, overlap = 17.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.45761e-05
PHY-3002 : Step(1761): len = 15275.9, overlap = 32.5
PHY-3002 : Step(1762): len = 15275.9, overlap = 32.5
PHY-3002 : Step(1763): len = 15272.6, overlap = 30.375
PHY-3002 : Step(1764): len = 15272.6, overlap = 30.375
PHY-3002 : Step(1765): len = 15285.8, overlap = 29.5313
PHY-3002 : Step(1766): len = 15285.8, overlap = 29.5313
PHY-3002 : Step(1767): len = 15316, overlap = 29.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.91522e-05
PHY-3002 : Step(1768): len = 15607.1, overlap = 25.125
PHY-3002 : Step(1769): len = 15607.1, overlap = 25.125
PHY-3002 : Step(1770): len = 15578.9, overlap = 24
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.83043e-05
PHY-3002 : Step(1771): len = 15807.6, overlap = 22.6875
PHY-3002 : Step(1772): len = 15807.6, overlap = 22.6875
PHY-3002 : Step(1773): len = 15792.8, overlap = 23.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000196609
PHY-3002 : Step(1774): len = 15994.6, overlap = 18.1875
PHY-3002 : Step(1775): len = 15994.6, overlap = 18.1875
PHY-3002 : Step(1776): len = 15976.8, overlap = 19.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000393217
PHY-3002 : Step(1777): len = 16111.7, overlap = 17.1875
PHY-3002 : Step(1778): len = 16124.3, overlap = 17.1875
PHY-3002 : Step(1779): len = 16201.6, overlap = 16.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000786435
PHY-3002 : Step(1780): len = 16207.4, overlap = 18.5938
PHY-3002 : Step(1781): len = 16207.4, overlap = 18.5938
PHY-3002 : Step(1782): len = 16278.4, overlap = 17.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00138994
PHY-3002 : Step(1783): len = 16307.1, overlap = 16.4063
PHY-3002 : Step(1784): len = 16311.6, overlap = 16.4063
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00224892
PHY-3002 : Step(1785): len = 16362.4, overlap = 16.0313
PHY-3002 : Step(1786): len = 16385, overlap = 16.0313
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00363876
PHY-3002 : Step(1787): len = 16403.3, overlap = 16.0313
PHY-3002 : Step(1788): len = 16414, overlap = 15.875
PHY-3002 : Step(1789): len = 16657.6, overlap = 12.3438
PHY-3002 : Step(1790): len = 16685.3, overlap = 12.3438
PHY-3002 : Step(1791): len = 16696.9, overlap = 11.9063
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 43.28 peak overflow 3.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 22952, over cnt = 31(0%), over = 51, worst = 2
PHY-1002 : len = 23488, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 23512, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 23472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036886s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (423.6%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.105204s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (207.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1843, tnet num: 544, tinst num: 428, tnode num: 2054, tedge num: 2856.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.208190s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.337769s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (129.5%)

OPT-1001 : End physical optimization;  0.345003s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (135.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 162 LUT to BLE ...
SYN-4008 : Packed 162 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 107 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 163/375 primitive instances ...
PHY-3001 : End packing;  0.022980s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 299 instances
RUN-1001 : 136 mslices, 109 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 491 nets
RUN-1001 : 350 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 297 instances, 245 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 16698.2, Over = 13.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.36774e-05
PHY-3002 : Step(1792): len = 16162.5, overlap = 14
PHY-3002 : Step(1793): len = 16151.8, overlap = 13.5
PHY-3002 : Step(1794): len = 16151.8, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000127355
PHY-3002 : Step(1795): len = 16353.6, overlap = 13.25
PHY-3002 : Step(1796): len = 16275.5, overlap = 14.5
PHY-3002 : Step(1797): len = 16275.5, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00025471
PHY-3002 : Step(1798): len = 16496.2, overlap = 14.5
PHY-3002 : Step(1799): len = 16562.5, overlap = 14.5
PHY-3002 : Step(1800): len = 16562.5, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040830s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (114.8%)

PHY-3001 : Trial Legalized: Len = 20324.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1801): len = 17547, overlap = 4.5
PHY-3002 : Step(1802): len = 17196.2, overlap = 6.5
PHY-3002 : Step(1803): len = 16748.2, overlap = 7.75
PHY-3002 : Step(1804): len = 16740, overlap = 8
PHY-3002 : Step(1805): len = 16737.2, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.7991e-05
PHY-3002 : Step(1806): len = 16685.3, overlap = 5.5
PHY-3002 : Step(1807): len = 16685.3, overlap = 5.5
PHY-3002 : Step(1808): len = 16711.6, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000129893
PHY-3002 : Step(1809): len = 16911.7, overlap = 5
PHY-3002 : Step(1810): len = 16911.7, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006281s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (248.8%)

PHY-3001 : Legalized: Len = 18564.2, Over = 0
PHY-3001 : End spreading;  0.002813s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 18564.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26824, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 26896, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 26976, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 26976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035520s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (483.9%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 3.75, top10 = 1.97, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.113491s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (206.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1680, tnet num: 489, tinst num: 297, tnode num: 1838, tedge num: 2664.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.232030s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.377080s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (132.6%)

OPT-1001 : End physical optimization;  0.384044s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (134.3%)

RUN-1003 : finish command "place" in  3.344998s wall, 4.640625s user + 1.453125s system = 6.093750s CPU (182.2%)

RUN-1004 : used memory is 631 MB, reserved memory is 625 MB, peak memory is 956 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 299 instances
RUN-1001 : 136 mslices, 109 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 491 nets
RUN-1001 : 350 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26824, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 26896, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 26976, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 26976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032985s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (142.1%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 3.75, top10 = 1.97, top15 = 0.00.
PHY-1001 : End global routing;  0.108696s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (115.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.134666s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 42872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.429236s wall, 0.656250s user + 0.046875s system = 0.703125s CPU (163.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 42872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 42872
PHY-1001 : End DR Iter 1; 0.005116s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.632769s wall, 1.796875s user + 0.140625s system = 1.937500s CPU (118.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.841592s wall, 2.015625s user + 0.156250s system = 2.171875s CPU (117.9%)

RUN-1004 : used memory is 636 MB, reserved memory is 629 MB, peak memory is 967 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       306   
    #2         2        34   
    #3         3        16   
    #4         4        24   
    #5        5-10      50   
    #6       11-50      11   
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 299
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 491, pip num: 3402
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 640 valid insts, and 12289 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  1.686707s wall, 8.843750s user + 0.031250s system = 8.875000s CPU (526.2%)

RUN-1004 : used memory is 636 MB, reserved memory is 629 MB, peak memory is 967 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.361655s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.8%)

RUN-1004 : used memory is 668 MB, reserved memory is 663 MB, peak memory is 967 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.379993s wall, 0.796875s user + 0.390625s system = 1.187500s CPU (16.1%)

RUN-1004 : used memory is 676 MB, reserved memory is 672 MB, peak memory is 967 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.110447s wall, 2.312500s user + 0.406250s system = 2.718750s CPU (29.8%)

RUN-1004 : used memory is 634 MB, reserved memory is 630 MB, peak memory is 967 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1001 : Bypass 1 mux instances
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 936/252 useful/useless nets, 517/95 useful/useless insts
SYN-1015 : Optimize round 1, 275 better
SYN-1014 : Optimize round 2
SYN-1032 : 930/1 useful/useless nets, 516/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 481/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 241/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 644/1 useful/useless nets, 338/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |45     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 688/1 useful/useless nets, 383/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 688/1 useful/useless nets, 383/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 688/1 useful/useless nets, 383/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 314/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1048/2 useful/useless nets, 792/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 9819.54 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 9819.60 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 9819.65 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               520
  #lut4                   123
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      520   out of  19600    2.65%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |174    |346    |64     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 430 instances
RUN-1001 : 162 luts, 56 seqs, 136 mslices, 22 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 546 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 428 instances, 162 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 121028
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 428.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1811): len = 88409.6, overlap = 4.5
PHY-3002 : Step(1812): len = 74626.3, overlap = 4.5
PHY-3002 : Step(1813): len = 54564.3, overlap = 6.75
PHY-3002 : Step(1814): len = 52370.2, overlap = 6.75
PHY-3002 : Step(1815): len = 33590.9, overlap = 4.5
PHY-3002 : Step(1816): len = 30788.1, overlap = 6.75
PHY-3002 : Step(1817): len = 28310.7, overlap = 6.75
PHY-3002 : Step(1818): len = 25029.1, overlap = 6.75
PHY-3002 : Step(1819): len = 22735.2, overlap = 4.5
PHY-3002 : Step(1820): len = 20925.8, overlap = 4.5
PHY-3002 : Step(1821): len = 20877.9, overlap = 6.75
PHY-3002 : Step(1822): len = 20719, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000237222
PHY-3002 : Step(1823): len = 20539.8, overlap = 4.5
PHY-3002 : Step(1824): len = 20865, overlap = 7.25
PHY-3002 : Step(1825): len = 20851.8, overlap = 7.25
PHY-3002 : Step(1826): len = 20015.5, overlap = 5.25
PHY-3002 : Step(1827): len = 19928.4, overlap = 5.25
PHY-3002 : Step(1828): len = 19643, overlap = 5.5
PHY-3002 : Step(1829): len = 19300.1, overlap = 3.5
PHY-3002 : Step(1830): len = 18740.5, overlap = 8.5
PHY-3002 : Step(1831): len = 18711.8, overlap = 8.5
PHY-3002 : Step(1832): len = 18596.8, overlap = 8.5
PHY-3002 : Step(1833): len = 18515.7, overlap = 8.75
PHY-3002 : Step(1834): len = 18103.5, overlap = 4.5
PHY-3002 : Step(1835): len = 17769.5, overlap = 7
PHY-3002 : Step(1836): len = 17759.9, overlap = 7
PHY-3002 : Step(1837): len = 17494.1, overlap = 9.25
PHY-3002 : Step(1838): len = 17494.1, overlap = 9.25
PHY-3002 : Step(1839): len = 17482.5, overlap = 9.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000474445
PHY-3002 : Step(1840): len = 17424.6, overlap = 7.75
PHY-3002 : Step(1841): len = 17424.6, overlap = 7.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00094889
PHY-3002 : Step(1842): len = 17407.3, overlap = 10
PHY-3002 : Step(1843): len = 17407.3, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008060s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (387.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.67071e-05
PHY-3002 : Step(1844): len = 17363.5, overlap = 10.7188
PHY-3002 : Step(1845): len = 17395.1, overlap = 10.625
PHY-3002 : Step(1846): len = 16930.3, overlap = 10.5938
PHY-3002 : Step(1847): len = 16976, overlap = 10.5938
PHY-3002 : Step(1848): len = 16666.2, overlap = 9.59375
PHY-3002 : Step(1849): len = 16720.5, overlap = 9.59375
PHY-3002 : Step(1850): len = 16501.2, overlap = 9.3125
PHY-3002 : Step(1851): len = 16606.5, overlap = 10.6563
PHY-3002 : Step(1852): len = 16040.5, overlap = 11.7813
PHY-3002 : Step(1853): len = 16214.7, overlap = 13.4375
PHY-3002 : Step(1854): len = 15923.5, overlap = 15.5938
PHY-3002 : Step(1855): len = 15692.3, overlap = 15.8125
PHY-3002 : Step(1856): len = 15206, overlap = 15.5625
PHY-3002 : Step(1857): len = 15168.7, overlap = 17.4375
PHY-3002 : Step(1858): len = 15128.8, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.34142e-05
PHY-3002 : Step(1859): len = 14785.6, overlap = 17.6875
PHY-3002 : Step(1860): len = 14785.6, overlap = 17.6875
PHY-3002 : Step(1861): len = 14713.2, overlap = 17.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000146828
PHY-3002 : Step(1862): len = 14748.3, overlap = 17.5625
PHY-3002 : Step(1863): len = 14748.3, overlap = 17.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.45761e-05
PHY-3002 : Step(1864): len = 15275.9, overlap = 32.5
PHY-3002 : Step(1865): len = 15275.9, overlap = 32.5
PHY-3002 : Step(1866): len = 15272.6, overlap = 30.375
PHY-3002 : Step(1867): len = 15272.6, overlap = 30.375
PHY-3002 : Step(1868): len = 15285.8, overlap = 29.5313
PHY-3002 : Step(1869): len = 15285.8, overlap = 29.5313
PHY-3002 : Step(1870): len = 15316, overlap = 29.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.91522e-05
PHY-3002 : Step(1871): len = 15607.1, overlap = 25.125
PHY-3002 : Step(1872): len = 15607.1, overlap = 25.125
PHY-3002 : Step(1873): len = 15578.9, overlap = 24
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.83043e-05
PHY-3002 : Step(1874): len = 15807.6, overlap = 22.6875
PHY-3002 : Step(1875): len = 15807.6, overlap = 22.6875
PHY-3002 : Step(1876): len = 15792.8, overlap = 23.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000196609
PHY-3002 : Step(1877): len = 15994.6, overlap = 18.1875
PHY-3002 : Step(1878): len = 15994.6, overlap = 18.1875
PHY-3002 : Step(1879): len = 15976.8, overlap = 19.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000393217
PHY-3002 : Step(1880): len = 16111.7, overlap = 17.1875
PHY-3002 : Step(1881): len = 16124.3, overlap = 17.1875
PHY-3002 : Step(1882): len = 16201.6, overlap = 16.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000786435
PHY-3002 : Step(1883): len = 16207.4, overlap = 18.5938
PHY-3002 : Step(1884): len = 16207.4, overlap = 18.5938
PHY-3002 : Step(1885): len = 16278.4, overlap = 17.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00138994
PHY-3002 : Step(1886): len = 16307.1, overlap = 16.4063
PHY-3002 : Step(1887): len = 16311.6, overlap = 16.4063
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00224892
PHY-3002 : Step(1888): len = 16362.4, overlap = 16.0313
PHY-3002 : Step(1889): len = 16385, overlap = 16.0313
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00363876
PHY-3002 : Step(1890): len = 16403.3, overlap = 16.0313
PHY-3002 : Step(1891): len = 16414, overlap = 15.875
PHY-3002 : Step(1892): len = 16657.6, overlap = 12.3438
PHY-3002 : Step(1893): len = 16685.3, overlap = 12.3438
PHY-3002 : Step(1894): len = 16696.9, overlap = 11.9063
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 43.28 peak overflow 3.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 22952, over cnt = 31(0%), over = 51, worst = 2
PHY-1002 : len = 23488, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 23512, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 23472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036806s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.9%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.103961s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (105.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1843, tnet num: 544, tinst num: 428, tnode num: 2054, tedge num: 2856.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.209111s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (104.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.337618s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.8%)

OPT-1001 : End physical optimization;  0.344734s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (126.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 162 LUT to BLE ...
SYN-4008 : Packed 162 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 107 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 163/375 primitive instances ...
PHY-3001 : End packing;  0.023540s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (199.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 299 instances
RUN-1001 : 136 mslices, 109 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 491 nets
RUN-1001 : 350 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 297 instances, 245 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 16698.2, Over = 13.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.36774e-05
PHY-3002 : Step(1895): len = 16162.5, overlap = 14
PHY-3002 : Step(1896): len = 16151.8, overlap = 13.5
PHY-3002 : Step(1897): len = 16151.8, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000127355
PHY-3002 : Step(1898): len = 16353.6, overlap = 13.25
PHY-3002 : Step(1899): len = 16275.5, overlap = 14.5
PHY-3002 : Step(1900): len = 16275.5, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00025471
PHY-3002 : Step(1901): len = 16496.2, overlap = 14.5
PHY-3002 : Step(1902): len = 16562.5, overlap = 14.5
PHY-3002 : Step(1903): len = 16562.5, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039838s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (156.9%)

PHY-3001 : Trial Legalized: Len = 20324.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1904): len = 17547, overlap = 4.5
PHY-3002 : Step(1905): len = 17196.2, overlap = 6.5
PHY-3002 : Step(1906): len = 16748.2, overlap = 7.75
PHY-3002 : Step(1907): len = 16740, overlap = 8
PHY-3002 : Step(1908): len = 16737.2, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.7991e-05
PHY-3002 : Step(1909): len = 16685.3, overlap = 5.5
PHY-3002 : Step(1910): len = 16685.3, overlap = 5.5
PHY-3002 : Step(1911): len = 16711.6, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000129893
PHY-3002 : Step(1912): len = 16911.7, overlap = 5
PHY-3002 : Step(1913): len = 16911.7, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005906s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 18564.2, Over = 0
PHY-3001 : End spreading;  0.003387s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 18564.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26824, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 26896, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 26976, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 26976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032094s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (194.7%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 3.75, top10 = 1.97, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.108146s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (130.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1680, tnet num: 489, tinst num: 297, tnode num: 1838, tedge num: 2664.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.219289s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.357322s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (109.3%)

OPT-1001 : End physical optimization;  0.363557s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (107.4%)

RUN-1003 : finish command "place" in  3.323096s wall, 4.812500s user + 1.312500s system = 6.125000s CPU (184.3%)

RUN-1004 : used memory is 633 MB, reserved memory is 629 MB, peak memory is 967 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 299 instances
RUN-1001 : 136 mslices, 109 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 491 nets
RUN-1001 : 350 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26824, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 26896, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 26976, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 26976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032304s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (193.5%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 3.75, top10 = 1.97, top15 = 0.00.
PHY-1001 : End global routing;  0.106555s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (146.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.135466s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 42872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.429462s wall, 0.656250s user + 0.031250s system = 0.687500s CPU (160.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 42872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 42872
PHY-1001 : End DR Iter 1; 0.005435s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.663381s wall, 1.859375s user + 0.125000s system = 1.984375s CPU (119.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.871107s wall, 2.046875s user + 0.171875s system = 2.218750s CPU (118.6%)

RUN-1004 : used memory is 638 MB, reserved memory is 634 MB, peak memory is 974 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       306   
    #2         2        34   
    #3         3        16   
    #4         4        24   
    #5        5-10      50   
    #6       11-50      11   
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 299
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 491, pip num: 3402
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 640 valid insts, and 12289 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  1.803973s wall, 8.875000s user + 0.015625s system = 8.890625s CPU (492.8%)

RUN-1004 : used memory is 639 MB, reserved memory is 634 MB, peak memory is 974 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.337368s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (99.3%)

RUN-1004 : used memory is 675 MB, reserved memory is 670 MB, peak memory is 974 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.058716s wall, 0.484375s user + 0.156250s system = 0.640625s CPU (9.1%)

RUN-1004 : used memory is 682 MB, reserved memory is 678 MB, peak memory is 974 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.747972s wall, 1.953125s user + 0.203125s system = 2.156250s CPU (24.6%)

RUN-1004 : used memory is 640 MB, reserved memory is 636 MB, peak memory is 974 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file save_xywave.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xef'' in save_xywave.v(7)
HDL-1007 : Verilog file 'save_xywave.v' ignored due to errors
HDL-1007 : analyze verilog file save_xywave.v
HDL-8007 ERROR: syntax error near ';' in save_xywave.v(2)
HDL-1007 : Verilog file 'save_xywave.v' ignored due to errors
HDL-1007 : analyze verilog file save_xywave.v
HDL-8007 ERROR: syntax error near ';' in save_xywave.v(2)
HDL-1007 : Verilog file 'save_xywave.v' ignored due to errors
HDL-1007 : analyze verilog file save_xywave.v
HDL-8007 ERROR: syntax error near '[' in save_xywave.v(14)
HDL-5007 WARNING: port 'x' must not be declared to be an array in save_xywave.v(2)
HDL-5007 WARNING: port 'xy' must not be declared to be an array in save_xywave.v(4)
HDL-8007 ERROR: part-select of memory 'x' is not allowed in save_xywave.v(9)
HDL-8007 ERROR: ignore module module due to previous errors in save_xywave.v(1)
HDL-1007 : Verilog file 'save_xywave.v' ignored due to errors
HDL-1007 : analyze verilog file save_xywave.v
HDL-8007 ERROR: syntax error near '[' in save_xywave.v(14)
HDL-5007 WARNING: port 'x' must not be declared to be an array in save_xywave.v(2)
HDL-5007 WARNING: port 'xy' must not be declared to be an array in save_xywave.v(4)
HDL-8007 ERROR: part-select of memory 'x' is not allowed in save_xywave.v(9)
HDL-8007 ERROR: ignore module module due to previous errors in save_xywave.v(1)
HDL-1007 : Verilog file 'save_xywave.v' ignored due to errors
HDL-1007 : analyze verilog file save_xywave.v
HDL-5007 WARNING: port 'x' must not be declared to be an array in save_xywave.v(2)
HDL-5007 WARNING: port 'xy' must not be declared to be an array in save_xywave.v(4)
HDL-8007 ERROR: part-select of memory 'x' is not allowed in save_xywave.v(9)
HDL-8007 ERROR: part-select of memory 'xy' is not allowed in save_xywave.v(14)
HDL-8007 ERROR: part-select of memory 'x' is not allowed in save_xywave.v(14)
HDL-8007 ERROR: illegal concatenation of unpacked value in save_xywave.v(14)
HDL-8007 ERROR: ignore module module due to previous errors in save_xywave.v(1)
HDL-1007 : Verilog file 'save_xywave.v' ignored due to errors
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near ',' in lcd_display.v(61)
HDL-8007 ERROR: extra comma in port association list is not allowed in lcd_display.v(61)
HDL-8007 ERROR: syntax error near '.' in lcd_display.v(62)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near ',' in lcd_display.v(61)
HDL-8007 ERROR: extra comma in port association list is not allowed in lcd_display.v(61)
HDL-8007 ERROR: syntax error near '.' in lcd_display.v(62)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file E:/TD/vga_wave/al_ip/y_rom.v
RUN-8001 ERROR: E:/TD/vga_wave/al_ip/y_rom.v: this file doesn't exist.
HDL-1007 : analyze verilog file top.v
RUN-8001 ERROR: E:/TD/vga_wave/al_ip/y_rom.v: this file doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-8007 ERROR: port 'di' is already connected in top.v(131)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-8007 ERROR: port 'di' is already connected in top.v(131)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-8007 ERROR: concurrent assignment to a non-net 'xy' is not permitted in lcd_display.v(63)
HDL-1007 : module 'top' remains a black box due to errors in its contents in top.v(2)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module save_xywave in save_xywave.v(1)
HDL-1007 : elaborate module y_rom in al_ip/y_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/xy.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-5007 WARNING: net 'rsta' does not have a driver in save_xywave.v(11)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "save_xywave"
SYN-1012 : SanityCheck: Model "y_rom"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1001 : Bypass 1 mux instances
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model save_xywave
SYN-1011 : Flatten model y_rom
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 947/252 useful/useless nets, 518/95 useful/useless insts
SYN-1015 : Optimize round 1, 275 better
SYN-1014 : Optimize round 2
SYN-1032 : 941/1 useful/useless nets, 517/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-5013 WARNING: Undriven net: model "lcd_display" / net "u_save_xywave/rsta" in save_xywave.v(11)
SYN-5014 WARNING: the net's pin: pin "rsta" in al_ip/y_rom.v(38)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 516/0 useful/useless nets, 294/1 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 269/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 137/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 654/1 useful/useless nets, 339/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 698/1 useful/useless nets, 384/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 698/1 useful/useless nets, 384/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 698/1 useful/useless nets, 384/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_save_xywave/u_y_rom/inst"
SYN-2541 : Reading BRAM "u_save_xywave/u_y_rom/inst" init file "E:/mif_coe\xy.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 14 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 342/58 useful/useless nets, 279/0 useful/useless insts
SYN-1032 : 1076/2 useful/useless nets, 812/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 13294.73 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 13294.79 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 59 (3.42), #lev = 4 (2.27)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 57 (3.49), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 13294.84 sec
SYN-3001 : Mapper mapped 137 instances into 57 LUTs, name keeping = 73%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               526
  #lut4                   129
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      526   out of  19600    2.68%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |180    |346    |64     |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |57     |134    |4      |2      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 438 instances
RUN-1001 : 168 luts, 56 seqs, 136 mslices, 22 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 562 nets
RUN-1001 : 421 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 436 instances, 168 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 133117
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 436.
PHY-3001 : End clustering;  0.000032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1914): len = 92058.3, overlap = 11.25
PHY-3002 : Step(1915): len = 86560.8, overlap = 6.75
PHY-3002 : Step(1916): len = 57255.5, overlap = 4.5
PHY-3002 : Step(1917): len = 50638.5, overlap = 6.75
PHY-3002 : Step(1918): len = 41534.6, overlap = 9
PHY-3002 : Step(1919): len = 34946.9, overlap = 11.25
PHY-3002 : Step(1920): len = 29422.1, overlap = 11.25
PHY-3002 : Step(1921): len = 26510.1, overlap = 11.25
PHY-3002 : Step(1922): len = 25042.7, overlap = 9
PHY-3002 : Step(1923): len = 22766.6, overlap = 6.75
PHY-3002 : Step(1924): len = 21599.6, overlap = 9
PHY-3002 : Step(1925): len = 20606.9, overlap = 11.25
PHY-3002 : Step(1926): len = 19727, overlap = 9
PHY-3002 : Step(1927): len = 19490.5, overlap = 9
PHY-3002 : Step(1928): len = 18471.9, overlap = 11.5
PHY-3002 : Step(1929): len = 17771.6, overlap = 12.75
PHY-3002 : Step(1930): len = 17675.4, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.66933e-05
PHY-3002 : Step(1931): len = 17650, overlap = 6.5
PHY-3002 : Step(1932): len = 17803.2, overlap = 6.75
PHY-3002 : Step(1933): len = 17272.5, overlap = 11.25
PHY-3002 : Step(1934): len = 17134.2, overlap = 13.5
PHY-3002 : Step(1935): len = 17097.5, overlap = 13.75
PHY-3002 : Step(1936): len = 17022.2, overlap = 13.75
PHY-3002 : Step(1937): len = 17039.8, overlap = 9.5
PHY-3002 : Step(1938): len = 16975.3, overlap = 9.5
PHY-3002 : Step(1939): len = 16733.1, overlap = 11.75
PHY-3002 : Step(1940): len = 16353.8, overlap = 13.4375
PHY-3002 : Step(1941): len = 16345.9, overlap = 13.75
PHY-3002 : Step(1942): len = 16115.1, overlap = 13
PHY-3002 : Step(1943): len = 16054.9, overlap = 13
PHY-3002 : Step(1944): len = 16014.4, overlap = 14.3125
PHY-3002 : Step(1945): len = 15933.2, overlap = 15.625
PHY-3002 : Step(1946): len = 15706, overlap = 18.125
PHY-3002 : Step(1947): len = 15626.1, overlap = 17.5
PHY-3002 : Step(1948): len = 15605.2, overlap = 18.9063
PHY-3002 : Step(1949): len = 14858, overlap = 21.6875
PHY-3002 : Step(1950): len = 14695.6, overlap = 21.7813
PHY-3002 : Step(1951): len = 14622.1, overlap = 21.0938
PHY-3002 : Step(1952): len = 14331.6, overlap = 16
PHY-3002 : Step(1953): len = 14365.5, overlap = 18.875
PHY-3002 : Step(1954): len = 14473.9, overlap = 17.4375
PHY-3002 : Step(1955): len = 14595.3, overlap = 18.6563
PHY-3002 : Step(1956): len = 14067.7, overlap = 18.4063
PHY-3002 : Step(1957): len = 14003.7, overlap = 18.0938
PHY-3002 : Step(1958): len = 13899.5, overlap = 16.375
PHY-3002 : Step(1959): len = 13365.2, overlap = 20.8438
PHY-3002 : Step(1960): len = 13223.2, overlap = 20.75
PHY-3002 : Step(1961): len = 13107.8, overlap = 20.75
PHY-3002 : Step(1962): len = 13161.4, overlap = 20.75
PHY-3002 : Step(1963): len = 13208.6, overlap = 16.0313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.33866e-05
PHY-3002 : Step(1964): len = 13108.6, overlap = 15.7813
PHY-3002 : Step(1965): len = 13107.3, overlap = 15.7813
PHY-3002 : Step(1966): len = 13043.1, overlap = 17.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000106773
PHY-3002 : Step(1967): len = 13089.5, overlap = 14.8125
PHY-3002 : Step(1968): len = 13089.5, overlap = 14.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009332s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.41325e-06
PHY-3002 : Step(1969): len = 14308.9, overlap = 24.1563
PHY-3002 : Step(1970): len = 14308.9, overlap = 24.1563
PHY-3002 : Step(1971): len = 14220.8, overlap = 24.5938
PHY-3002 : Step(1972): len = 14220.8, overlap = 24.5938
PHY-3002 : Step(1973): len = 14205.3, overlap = 24.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.82649e-06
PHY-3002 : Step(1974): len = 14408, overlap = 15.6563
PHY-3002 : Step(1975): len = 14408, overlap = 15.6563
PHY-3002 : Step(1976): len = 14314.3, overlap = 15.4063
PHY-3002 : Step(1977): len = 14345.7, overlap = 15.4063
PHY-3002 : Step(1978): len = 14345.7, overlap = 15.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7653e-05
PHY-3002 : Step(1979): len = 14781.8, overlap = 12.5625
PHY-3002 : Step(1980): len = 14837.6, overlap = 12.5
PHY-3002 : Step(1981): len = 15103.7, overlap = 13.4063
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.53079e-05
PHY-3002 : Step(1982): len = 15391, overlap = 34.125
PHY-3002 : Step(1983): len = 15480.5, overlap = 34.2188
PHY-3002 : Step(1984): len = 15718.5, overlap = 30.6563
PHY-3002 : Step(1985): len = 15678.1, overlap = 30.6563
PHY-3002 : Step(1986): len = 15686.8, overlap = 30.25
PHY-3002 : Step(1987): len = 15722.5, overlap = 31.5313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.06157e-05
PHY-3002 : Step(1988): len = 15439.1, overlap = 24.5
PHY-3002 : Step(1989): len = 15439.1, overlap = 24.5
PHY-3002 : Step(1990): len = 15325.4, overlap = 26.8438
PHY-3002 : Step(1991): len = 15325.4, overlap = 26.8438
PHY-3002 : Step(1992): len = 15149.8, overlap = 26.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000101231
PHY-3002 : Step(1993): len = 15342.7, overlap = 23.5313
PHY-3002 : Step(1994): len = 15342.7, overlap = 23.5313
PHY-3002 : Step(1995): len = 15260.6, overlap = 21.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000202463
PHY-3002 : Step(1996): len = 15386.9, overlap = 20.3438
PHY-3002 : Step(1997): len = 15402.8, overlap = 20.0938
PHY-3002 : Step(1998): len = 15492.5, overlap = 20
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000404926
PHY-3002 : Step(1999): len = 15509.3, overlap = 19.5625
PHY-3002 : Step(2000): len = 15509.3, overlap = 19.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000809852
PHY-3002 : Step(2001): len = 15585.4, overlap = 19.4688
PHY-3002 : Step(2002): len = 15606.3, overlap = 19.0938
PHY-3002 : Step(2003): len = 15625.1, overlap = 18.9063
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0016197
PHY-3002 : Step(2004): len = 15634.7, overlap = 18.9688
PHY-3002 : Step(2005): len = 15645.2, overlap = 19.3438
PHY-3002 : Step(2006): len = 15645.2, overlap = 19.3438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00323941
PHY-3002 : Step(2007): len = 15674.2, overlap = 18.9688
PHY-3002 : Step(2008): len = 15675.4, overlap = 18.7188
PHY-3002 : Step(2009): len = 15675.4, overlap = 18.7188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00575205
PHY-3002 : Step(2010): len = 15701.8, overlap = 18.8125
PHY-3002 : Step(2011): len = 15715.9, overlap = 18.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00930681
PHY-3002 : Step(2012): len = 15719.4, overlap = 18.75
PHY-3002 : Step(2013): len = 15722.7, overlap = 18.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0150584
PHY-3002 : Step(2014): len = 15728.3, overlap = 18.6875
PHY-3002 : Step(2015): len = 15728.3, overlap = 18.6875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0243645
PHY-3002 : Step(2016): len = 15734.2, overlap = 18.6875
PHY-3002 : Step(2017): len = 15734.2, overlap = 18.6875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 37.06 peak overflow 2.28
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 22064, over cnt = 28(0%), over = 42, worst = 3
PHY-1002 : len = 22464, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 22496, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 22416, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 22424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048579s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (128.7%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 2.63, top10 = 1.32, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.116609s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (93.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1900, tnet num: 560, tinst num: 436, tnode num: 2115, tedge num: 2946.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.267652s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (116.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.409659s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (106.8%)

OPT-1001 : End physical optimization;  0.415605s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (105.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 168 LUT to BLE ...
SYN-4008 : Packed 168 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 112 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 168/382 primitive instances ...
PHY-3001 : End packing;  0.023522s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (132.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 305 instances
RUN-1001 : 136 mslices, 113 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 507 nets
RUN-1001 : 366 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 303 instances, 249 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 15656.4, Over = 19
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.57762e-05
PHY-3002 : Step(2018): len = 15206.3, overlap = 20.25
PHY-3002 : Step(2019): len = 15196.1, overlap = 20
PHY-3002 : Step(2020): len = 15033.5, overlap = 21.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000131552
PHY-3002 : Step(2021): len = 15263.9, overlap = 20.5
PHY-3002 : Step(2022): len = 15263.9, overlap = 20.5
PHY-3002 : Step(2023): len = 15209.9, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000263105
PHY-3002 : Step(2024): len = 15376.5, overlap = 19.75
PHY-3002 : Step(2025): len = 15434.4, overlap = 20.25
PHY-3002 : Step(2026): len = 15516.2, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039264s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (199.0%)

PHY-3001 : Trial Legalized: Len = 18931.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2027): len = 16590.7, overlap = 5
PHY-3002 : Step(2028): len = 16327.1, overlap = 5.75
PHY-3002 : Step(2029): len = 16248.9, overlap = 6
PHY-3002 : Step(2030): len = 16077.3, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.16958e-05
PHY-3002 : Step(2031): len = 16070.7, overlap = 6.5
PHY-3002 : Step(2032): len = 16070.7, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000143392
PHY-3002 : Step(2033): len = 16094.5, overlap = 6.25
PHY-3002 : Step(2034): len = 16094.5, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005937s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17465.4, Over = 0
PHY-3001 : End spreading;  0.002618s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 17465.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 27200, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 27200, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 27144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034312s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.1%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.110537s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1739, tnet num: 505, tinst num: 303, tnode num: 1903, tedge num: 2757.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.222540s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.364301s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (98.6%)

OPT-1001 : End physical optimization;  0.370208s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (97.1%)

RUN-1003 : finish command "place" in  3.816845s wall, 5.140625s user + 1.546875s system = 6.687500s CPU (175.2%)

RUN-1004 : used memory is 633 MB, reserved memory is 632 MB, peak memory is 974 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      484   out of  19600    2.47%
#reg                       64   out of  19600    0.33%
#le                       484
  #lut only               420   out of    484   86.78%
  #reg only                 0   out of    484    0.00%
  #lut&reg                 64   out of    484   13.22%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |484   |326    |158    |64     |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 305 instances
RUN-1001 : 136 mslices, 113 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 507 nets
RUN-1001 : 366 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 27200, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 27200, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 27144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033581s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (46.5%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End global routing;  0.109382s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (100.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.136566s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 64% nets.
PHY-1002 : len = 44152, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.428440s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (127.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 44152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 44152
PHY-1001 : End DR Iter 1; 0.005806s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (269.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.652236s wall, 1.671875s user + 0.125000s system = 1.796875s CPU (108.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.862631s wall, 1.859375s user + 0.140625s system = 2.000000s CPU (107.4%)

RUN-1004 : used memory is 647 MB, reserved memory is 642 MB, peak memory is 978 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      484   out of  19600    2.47%
#reg                       64   out of  19600    0.33%
#le                       484
  #lut only               420   out of    484   86.78%
  #reg only                 0   out of    484    0.00%
  #lut&reg                 64   out of    484   13.22%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |484   |326    |158    |64     |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       322   
    #2         2        31   
    #3         3        21   
    #4         4        23   
    #5        5-10      49   
    #6       11-50      11   
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111110100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 305
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 507, pip num: 3523
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 671 valid insts, and 12632 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111110100000000000000000" in  1.741834s wall, 8.828125s user + 0.031250s system = 8.859375s CPU (508.6%)

RUN-1004 : used memory is 645 MB, reserved memory is 640 MB, peak memory is 978 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module save_xywave in save_xywave.v(1)
HDL-1007 : elaborate module y_rom in al_ip/y_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/xy.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "save_xywave"
SYN-1012 : SanityCheck: Model "y_rom"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1001 : Bypass 1 mux instances
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model save_xywave
SYN-1011 : Flatten model y_rom
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 946/252 useful/useless nets, 518/95 useful/useless insts
SYN-1015 : Optimize round 1, 275 better
SYN-1014 : Optimize round 2
SYN-1032 : 940/1 useful/useless nets, 517/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 269/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 137/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 654/1 useful/useless nets, 339/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 698/1 useful/useless nets, 384/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 698/1 useful/useless nets, 384/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 698/1 useful/useless nets, 384/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_save_xywave/u_y_rom/inst"
SYN-2541 : Reading BRAM "u_save_xywave/u_y_rom/inst" init file "E:/mif_coe\xy.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 14 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 342/58 useful/useless nets, 279/0 useful/useless insts
SYN-1032 : 1076/2 useful/useless nets, 812/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 13363.82 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 13363.88 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 59 (3.42), #lev = 4 (2.27)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 57 (3.49), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 13363.94 sec
SYN-3001 : Mapper mapped 137 instances into 57 LUTs, name keeping = 73%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               526
  #lut4                   129
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      526   out of  19600    2.68%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |180    |346    |64     |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |57     |134    |4      |2      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 438 instances
RUN-1001 : 168 luts, 56 seqs, 136 mslices, 22 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 562 nets
RUN-1001 : 421 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 436 instances, 168 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 133117
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 436.
PHY-3001 : End clustering;  0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2035): len = 91956.6, overlap = 11.25
PHY-3002 : Step(2036): len = 86617.1, overlap = 6.75
PHY-3002 : Step(2037): len = 56905.7, overlap = 6.75
PHY-3002 : Step(2038): len = 50454, overlap = 6.75
PHY-3002 : Step(2039): len = 41426.3, overlap = 6.75
PHY-3002 : Step(2040): len = 34761.2, overlap = 11.25
PHY-3002 : Step(2041): len = 29396.9, overlap = 11.25
PHY-3002 : Step(2042): len = 26212.3, overlap = 11.25
PHY-3002 : Step(2043): len = 24774, overlap = 9
PHY-3002 : Step(2044): len = 22938.2, overlap = 6.75
PHY-3002 : Step(2045): len = 21739, overlap = 9
PHY-3002 : Step(2046): len = 20529.3, overlap = 11.25
PHY-3002 : Step(2047): len = 19561.5, overlap = 9
PHY-3002 : Step(2048): len = 19356.6, overlap = 9
PHY-3002 : Step(2049): len = 18491.4, overlap = 12
PHY-3002 : Step(2050): len = 17798.6, overlap = 13.25
PHY-3002 : Step(2051): len = 17703.8, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.6006e-05
PHY-3002 : Step(2052): len = 17651.6, overlap = 6.75
PHY-3002 : Step(2053): len = 17795.6, overlap = 6.75
PHY-3002 : Step(2054): len = 17205.4, overlap = 11.25
PHY-3002 : Step(2055): len = 17165.3, overlap = 11.25
PHY-3002 : Step(2056): len = 17142.8, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.2012e-05
PHY-3002 : Step(2057): len = 17231.9, overlap = 9.25
PHY-3002 : Step(2058): len = 17278.1, overlap = 7
PHY-3002 : Step(2059): len = 17291.9, overlap = 7
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000104024
PHY-3002 : Step(2060): len = 17116.3, overlap = 11.5
PHY-3002 : Step(2061): len = 17116.3, overlap = 11.5
PHY-3002 : Step(2062): len = 17299.3, overlap = 7
PHY-3002 : Step(2063): len = 17330, overlap = 7
PHY-3002 : Step(2064): len = 17279.6, overlap = 9.25
PHY-3002 : Step(2065): len = 17265.1, overlap = 9.25
PHY-3002 : Step(2066): len = 17080.7, overlap = 11.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000208048
PHY-3002 : Step(2067): len = 17189.7, overlap = 11.5
PHY-3002 : Step(2068): len = 17199.8, overlap = 11.5
PHY-3002 : Step(2069): len = 17202.9, overlap = 9.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000416096
PHY-3002 : Step(2070): len = 17202.6, overlap = 9.25
PHY-3002 : Step(2071): len = 17194.4, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009817s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (159.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.52684e-05
PHY-3002 : Step(2072): len = 18254.7, overlap = 10.2813
PHY-3002 : Step(2073): len = 18279.6, overlap = 10.1875
PHY-3002 : Step(2074): len = 17929.4, overlap = 10
PHY-3002 : Step(2075): len = 17942, overlap = 10
PHY-3002 : Step(2076): len = 17716.6, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.05368e-05
PHY-3002 : Step(2077): len = 17569.3, overlap = 9.0625
PHY-3002 : Step(2078): len = 17569.3, overlap = 9.0625
PHY-3002 : Step(2079): len = 17463.7, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000101074
PHY-3002 : Step(2080): len = 17507.2, overlap = 9.9375
PHY-3002 : Step(2081): len = 17507.2, overlap = 9.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.01033e-05
PHY-3002 : Step(2082): len = 17692.5, overlap = 36.6563
PHY-3002 : Step(2083): len = 17781.8, overlap = 36.9375
PHY-3002 : Step(2084): len = 18140.1, overlap = 31.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.02066e-05
PHY-3002 : Step(2085): len = 18317.1, overlap = 29.5938
PHY-3002 : Step(2086): len = 18429.4, overlap = 26.6563
PHY-3002 : Step(2087): len = 18862.4, overlap = 16.4375
PHY-3002 : Step(2088): len = 19062.1, overlap = 14.2188
PHY-3002 : Step(2089): len = 19018.9, overlap = 14.9688
PHY-3002 : Step(2090): len = 19018.7, overlap = 14.8125
PHY-3002 : Step(2091): len = 18961, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.04133e-05
PHY-3002 : Step(2092): len = 18894.9, overlap = 17.25
PHY-3002 : Step(2093): len = 18887.8, overlap = 17
PHY-3002 : Step(2094): len = 18828.9, overlap = 15.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000160827
PHY-3002 : Step(2095): len = 18923.6, overlap = 14.7813
PHY-3002 : Step(2096): len = 18946.5, overlap = 14.7813
PHY-3002 : Step(2097): len = 18987.2, overlap = 14.7188
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 39.03 peak overflow 3.22
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 28464, over cnt = 31(0%), over = 42, worst = 2
PHY-1002 : len = 28944, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 28896, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 28808, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 28808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042332s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.8%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.109786s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1902, tnet num: 560, tinst num: 436, tnode num: 2119, tedge num: 2950.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.210231s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (111.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.346193s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (103.8%)

OPT-1001 : End physical optimization;  0.353710s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (101.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 168 LUT to BLE ...
SYN-4008 : Packed 168 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 113 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 169/383 primitive instances ...
PHY-3001 : End packing;  0.024477s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (191.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 307 instances
RUN-1001 : 136 mslices, 115 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 507 nets
RUN-1001 : 366 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 305 instances, 251 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 18898.4, Over = 17.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.60785e-05
PHY-3002 : Step(2098): len = 18493.1, overlap = 17.75
PHY-3002 : Step(2099): len = 18493.1, overlap = 17.75
PHY-3002 : Step(2100): len = 18353.4, overlap = 17.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.2157e-05
PHY-3002 : Step(2101): len = 18697.5, overlap = 16.25
PHY-3002 : Step(2102): len = 18697.5, overlap = 16.25
PHY-3002 : Step(2103): len = 18593.2, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00016917
PHY-3002 : Step(2104): len = 18913.9, overlap = 14.75
PHY-3002 : Step(2105): len = 18913.9, overlap = 14.75
PHY-3002 : Step(2106): len = 18862.8, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042599s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (183.4%)

PHY-3001 : Trial Legalized: Len = 21933.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2107): len = 19377.7, overlap = 5.25
PHY-3002 : Step(2108): len = 19114.7, overlap = 5.25
PHY-3002 : Step(2109): len = 19020.4, overlap = 6.25
PHY-3002 : Step(2110): len = 18807.3, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.15437e-05
PHY-3002 : Step(2111): len = 18795.6, overlap = 4.5
PHY-3002 : Step(2112): len = 18795.6, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006001s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20515.4, Over = 0
PHY-3001 : End spreading;  0.002887s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 20515.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 34264, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 34280, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 34320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032780s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (47.7%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 3.13, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.110848s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (98.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1739, tnet num: 505, tinst num: 305, tnode num: 1903, tedge num: 2758.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.224088s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.366777s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (98.0%)

OPT-1001 : End physical optimization;  0.374175s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (125.3%)

RUN-1003 : finish command "place" in  2.698294s wall, 3.843750s user + 1.078125s system = 4.921875s CPU (182.4%)

RUN-1004 : used memory is 645 MB, reserved memory is 640 MB, peak memory is 978 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      484   out of  19600    2.47%
#reg                       64   out of  19600    0.33%
#le                       485
  #lut only               421   out of    485   86.80%
  #reg only                 1   out of    485    0.21%
  #lut&reg                 63   out of    485   12.99%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |485   |326    |158    |64     |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 307 instances
RUN-1001 : 136 mslices, 115 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 507 nets
RUN-1001 : 366 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 34264, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 34280, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 34320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032297s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (290.3%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 3.13, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.107783s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (174.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.139017s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (89.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 64% nets.
PHY-1002 : len = 46464, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.528713s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (156.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46464, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 46464
PHY-1001 : End DR Iter 1; 0.005691s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (823.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.780114s wall, 2.000000s user + 0.140625s system = 2.140625s CPU (120.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.993850s wall, 2.250000s user + 0.171875s system = 2.421875s CPU (121.5%)

RUN-1004 : used memory is 655 MB, reserved memory is 651 MB, peak memory is 979 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      484   out of  19600    2.47%
#reg                       64   out of  19600    0.33%
#le                       485
  #lut only               421   out of    485   86.80%
  #reg only                 1   out of    485    0.21%
  #lut&reg                 63   out of    485   12.99%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |485   |326    |158    |64     |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       322   
    #2         2        31   
    #3         3        21   
    #4         4        23   
    #5        5-10      49   
    #6       11-50      11   
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111110100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 307
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 507, pip num: 3612
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 720 valid insts, and 12794 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111110100000000000000000" in  2.148527s wall, 10.078125s user + 0.046875s system = 10.125000s CPU (471.3%)

RUN-1004 : used memory is 656 MB, reserved memory is 651 MB, peak memory is 979 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.374502s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (100.0%)

RUN-1004 : used memory is 707 MB, reserved memory is 702 MB, peak memory is 979 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.344344s wall, 0.718750s user + 0.250000s system = 0.968750s CPU (13.2%)

RUN-1004 : used memory is 714 MB, reserved memory is 710 MB, peak memory is 979 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.096169s wall, 2.218750s user + 0.296875s system = 2.515625s CPU (27.7%)

RUN-1004 : used memory is 672 MB, reserved memory is 668 MB, peak memory is 979 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module save_xywave in save_xywave.v(1)
HDL-1007 : elaborate module y_rom in al_ip/y_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/xy.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "save_xywave"
SYN-1012 : SanityCheck: Model "y_rom"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1001 : Bypass 1 mux instances
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model save_xywave
SYN-1011 : Flatten model y_rom
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 946/252 useful/useless nets, 518/95 useful/useless insts
SYN-1015 : Optimize round 1, 275 better
SYN-1014 : Optimize round 2
SYN-1032 : 940/1 useful/useless nets, 517/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 269/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 137/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 654/1 useful/useless nets, 339/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 698/1 useful/useless nets, 384/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 698/1 useful/useless nets, 384/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 698/1 useful/useless nets, 384/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_save_xywave/u_y_rom/inst"
SYN-2541 : Reading BRAM "u_save_xywave/u_y_rom/inst" init file "E:/mif_coe\xy.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 14 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 342/58 useful/useless nets, 279/0 useful/useless insts
SYN-1032 : 1076/2 useful/useless nets, 812/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 13446.71 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 13446.77 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 59 (3.42), #lev = 4 (2.27)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 57 (3.49), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 13446.83 sec
SYN-3001 : Mapper mapped 137 instances into 57 LUTs, name keeping = 73%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               526
  #lut4                   129
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      526   out of  19600    2.68%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |180    |346    |64     |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |57     |134    |4      |2      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 438 instances
RUN-1001 : 168 luts, 56 seqs, 136 mslices, 22 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 562 nets
RUN-1001 : 421 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 436 instances, 168 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 133117
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 436.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2113): len = 92058.3, overlap = 11.25
PHY-3002 : Step(2114): len = 86560.8, overlap = 6.75
PHY-3002 : Step(2115): len = 57255.5, overlap = 4.5
PHY-3002 : Step(2116): len = 50638.5, overlap = 6.75
PHY-3002 : Step(2117): len = 41534.6, overlap = 9
PHY-3002 : Step(2118): len = 34946.9, overlap = 11.25
PHY-3002 : Step(2119): len = 29422.1, overlap = 11.25
PHY-3002 : Step(2120): len = 26510.1, overlap = 11.25
PHY-3002 : Step(2121): len = 25042.7, overlap = 9
PHY-3002 : Step(2122): len = 22766.6, overlap = 6.75
PHY-3002 : Step(2123): len = 21599.6, overlap = 9
PHY-3002 : Step(2124): len = 20606.9, overlap = 11.25
PHY-3002 : Step(2125): len = 19727, overlap = 9
PHY-3002 : Step(2126): len = 19490.5, overlap = 9
PHY-3002 : Step(2127): len = 18471.9, overlap = 11.5
PHY-3002 : Step(2128): len = 17771.6, overlap = 12.75
PHY-3002 : Step(2129): len = 17675.4, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.66933e-05
PHY-3002 : Step(2130): len = 17650, overlap = 6.5
PHY-3002 : Step(2131): len = 17803.2, overlap = 6.75
PHY-3002 : Step(2132): len = 17272.5, overlap = 11.25
PHY-3002 : Step(2133): len = 17134.2, overlap = 13.5
PHY-3002 : Step(2134): len = 17097.5, overlap = 13.75
PHY-3002 : Step(2135): len = 17022.2, overlap = 13.75
PHY-3002 : Step(2136): len = 17039.8, overlap = 9.5
PHY-3002 : Step(2137): len = 16975.3, overlap = 9.5
PHY-3002 : Step(2138): len = 16733.1, overlap = 11.75
PHY-3002 : Step(2139): len = 16353.8, overlap = 13.4375
PHY-3002 : Step(2140): len = 16345.9, overlap = 13.75
PHY-3002 : Step(2141): len = 16115.1, overlap = 13
PHY-3002 : Step(2142): len = 16054.9, overlap = 13
PHY-3002 : Step(2143): len = 16014.4, overlap = 14.3125
PHY-3002 : Step(2144): len = 15933.2, overlap = 15.625
PHY-3002 : Step(2145): len = 15706, overlap = 18.125
PHY-3002 : Step(2146): len = 15626.1, overlap = 17.5
PHY-3002 : Step(2147): len = 15605.2, overlap = 18.9063
PHY-3002 : Step(2148): len = 14858, overlap = 21.6875
PHY-3002 : Step(2149): len = 14695.6, overlap = 21.7813
PHY-3002 : Step(2150): len = 14622.1, overlap = 21.0938
PHY-3002 : Step(2151): len = 14331.6, overlap = 16
PHY-3002 : Step(2152): len = 14365.5, overlap = 18.875
PHY-3002 : Step(2153): len = 14473.9, overlap = 17.4375
PHY-3002 : Step(2154): len = 14595.3, overlap = 18.6563
PHY-3002 : Step(2155): len = 14067.7, overlap = 18.4063
PHY-3002 : Step(2156): len = 14003.7, overlap = 18.0938
PHY-3002 : Step(2157): len = 13899.5, overlap = 16.375
PHY-3002 : Step(2158): len = 13365.2, overlap = 20.8438
PHY-3002 : Step(2159): len = 13223.2, overlap = 20.75
PHY-3002 : Step(2160): len = 13107.8, overlap = 20.75
PHY-3002 : Step(2161): len = 13161.4, overlap = 20.75
PHY-3002 : Step(2162): len = 13208.6, overlap = 16.0313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.33866e-05
PHY-3002 : Step(2163): len = 13108.6, overlap = 15.7813
PHY-3002 : Step(2164): len = 13107.3, overlap = 15.7813
PHY-3002 : Step(2165): len = 13043.1, overlap = 17.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000106773
PHY-3002 : Step(2166): len = 13089.5, overlap = 14.8125
PHY-3002 : Step(2167): len = 13089.5, overlap = 14.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009551s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (163.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.41325e-06
PHY-3002 : Step(2168): len = 14308.9, overlap = 24.1563
PHY-3002 : Step(2169): len = 14308.9, overlap = 24.1563
PHY-3002 : Step(2170): len = 14220.8, overlap = 24.5938
PHY-3002 : Step(2171): len = 14220.8, overlap = 24.5938
PHY-3002 : Step(2172): len = 14205.3, overlap = 24.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.82649e-06
PHY-3002 : Step(2173): len = 14408, overlap = 15.6563
PHY-3002 : Step(2174): len = 14408, overlap = 15.6563
PHY-3002 : Step(2175): len = 14314.3, overlap = 15.4063
PHY-3002 : Step(2176): len = 14345.7, overlap = 15.4063
PHY-3002 : Step(2177): len = 14345.7, overlap = 15.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7653e-05
PHY-3002 : Step(2178): len = 14781.8, overlap = 12.5625
PHY-3002 : Step(2179): len = 14837.6, overlap = 12.5
PHY-3002 : Step(2180): len = 15103.7, overlap = 13.4063
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.53079e-05
PHY-3002 : Step(2181): len = 15391, overlap = 34.125
PHY-3002 : Step(2182): len = 15480.5, overlap = 34.2188
PHY-3002 : Step(2183): len = 15718.5, overlap = 30.6563
PHY-3002 : Step(2184): len = 15678.1, overlap = 30.6563
PHY-3002 : Step(2185): len = 15686.8, overlap = 30.25
PHY-3002 : Step(2186): len = 15722.5, overlap = 31.5313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.06157e-05
PHY-3002 : Step(2187): len = 15439.1, overlap = 24.5
PHY-3002 : Step(2188): len = 15439.1, overlap = 24.5
PHY-3002 : Step(2189): len = 15325.4, overlap = 26.8438
PHY-3002 : Step(2190): len = 15325.4, overlap = 26.8438
PHY-3002 : Step(2191): len = 15149.8, overlap = 26.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000101231
PHY-3002 : Step(2192): len = 15342.7, overlap = 23.5313
PHY-3002 : Step(2193): len = 15342.7, overlap = 23.5313
PHY-3002 : Step(2194): len = 15260.6, overlap = 21.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000202463
PHY-3002 : Step(2195): len = 15386.9, overlap = 20.3438
PHY-3002 : Step(2196): len = 15402.8, overlap = 20.0938
PHY-3002 : Step(2197): len = 15492.5, overlap = 20
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000404926
PHY-3002 : Step(2198): len = 15509.3, overlap = 19.5625
PHY-3002 : Step(2199): len = 15509.3, overlap = 19.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000809852
PHY-3002 : Step(2200): len = 15585.4, overlap = 19.4688
PHY-3002 : Step(2201): len = 15606.3, overlap = 19.0938
PHY-3002 : Step(2202): len = 15625.1, overlap = 18.9063
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0016197
PHY-3002 : Step(2203): len = 15634.7, overlap = 18.9688
PHY-3002 : Step(2204): len = 15645.2, overlap = 19.3438
PHY-3002 : Step(2205): len = 15645.2, overlap = 19.3438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00323941
PHY-3002 : Step(2206): len = 15674.2, overlap = 18.9688
PHY-3002 : Step(2207): len = 15675.4, overlap = 18.7188
PHY-3002 : Step(2208): len = 15675.4, overlap = 18.7188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00575205
PHY-3002 : Step(2209): len = 15701.8, overlap = 18.8125
PHY-3002 : Step(2210): len = 15715.9, overlap = 18.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00930681
PHY-3002 : Step(2211): len = 15719.4, overlap = 18.75
PHY-3002 : Step(2212): len = 15722.7, overlap = 18.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0150584
PHY-3002 : Step(2213): len = 15728.3, overlap = 18.6875
PHY-3002 : Step(2214): len = 15728.3, overlap = 18.6875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0243645
PHY-3002 : Step(2215): len = 15734.2, overlap = 18.6875
PHY-3002 : Step(2216): len = 15734.2, overlap = 18.6875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 37.06 peak overflow 2.28
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 22064, over cnt = 28(0%), over = 42, worst = 3
PHY-1002 : len = 22464, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 22496, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 22416, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 22424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045801s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (170.6%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 2.63, top10 = 1.32, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.113844s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (123.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1900, tnet num: 560, tinst num: 436, tnode num: 2115, tedge num: 2946.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.208917s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (112.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.348176s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (112.2%)

OPT-1001 : End physical optimization;  0.355393s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (114.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 168 LUT to BLE ...
SYN-4008 : Packed 168 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 112 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 168/382 primitive instances ...
PHY-3001 : End packing;  0.023430s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 305 instances
RUN-1001 : 136 mslices, 113 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 507 nets
RUN-1001 : 366 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 303 instances, 249 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 15656.4, Over = 19
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.57762e-05
PHY-3002 : Step(2217): len = 15206.3, overlap = 20.25
PHY-3002 : Step(2218): len = 15196.1, overlap = 20
PHY-3002 : Step(2219): len = 15033.5, overlap = 21.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000131552
PHY-3002 : Step(2220): len = 15263.9, overlap = 20.5
PHY-3002 : Step(2221): len = 15263.9, overlap = 20.5
PHY-3002 : Step(2222): len = 15209.9, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000263105
PHY-3002 : Step(2223): len = 15376.5, overlap = 19.75
PHY-3002 : Step(2224): len = 15434.4, overlap = 20.25
PHY-3002 : Step(2225): len = 15516.2, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039483s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (158.3%)

PHY-3001 : Trial Legalized: Len = 18931.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2226): len = 16590.7, overlap = 5
PHY-3002 : Step(2227): len = 16327.1, overlap = 5.75
PHY-3002 : Step(2228): len = 16248.9, overlap = 6
PHY-3002 : Step(2229): len = 16077.3, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.16958e-05
PHY-3002 : Step(2230): len = 16070.7, overlap = 6.5
PHY-3002 : Step(2231): len = 16070.7, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000143392
PHY-3002 : Step(2232): len = 16094.5, overlap = 6.25
PHY-3002 : Step(2233): len = 16094.5, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006137s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17465.4, Over = 0
PHY-3001 : End spreading;  0.002791s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 17465.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 27200, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 27200, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 27144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038401s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (122.1%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.134962s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (104.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1739, tnet num: 505, tinst num: 303, tnode num: 1903, tedge num: 2757.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.229414s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (95.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.397319s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (98.3%)

OPT-1001 : End physical optimization;  0.404266s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (104.4%)

RUN-1003 : finish command "place" in  3.836666s wall, 5.312500s user + 2.125000s system = 7.437500s CPU (193.9%)

RUN-1004 : used memory is 655 MB, reserved memory is 651 MB, peak memory is 979 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      484   out of  19600    2.47%
#reg                       64   out of  19600    0.33%
#le                       484
  #lut only               420   out of    484   86.78%
  #reg only                 0   out of    484    0.00%
  #lut&reg                 64   out of    484   13.22%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |484   |326    |158    |64     |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 305 instances
RUN-1001 : 136 mslices, 113 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 507 nets
RUN-1001 : 366 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 27200, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 27200, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 27144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035868s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (174.2%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End global routing;  0.111738s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (125.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.137452s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (90.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 64% nets.
PHY-1002 : len = 44152, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.437329s wall, 0.656250s user + 0.031250s system = 0.687500s CPU (157.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 44152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 44152
PHY-1001 : End DR Iter 1; 0.005913s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (264.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.664698s wall, 1.812500s user + 0.125000s system = 1.937500s CPU (116.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.883475s wall, 2.078125s user + 0.125000s system = 2.203125s CPU (117.0%)

RUN-1004 : used memory is 663 MB, reserved memory is 658 MB, peak memory is 985 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      484   out of  19600    2.47%
#reg                       64   out of  19600    0.33%
#le                       484
  #lut only               420   out of    484   86.78%
  #reg only                 0   out of    484    0.00%
  #lut&reg                 64   out of    484   13.22%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |484   |326    |158    |64     |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       322   
    #2         2        31   
    #3         3        21   
    #4         4        23   
    #5        5-10      49   
    #6       11-50      11   
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111110100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 305
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 507, pip num: 3523
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 671 valid insts, and 12632 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111110100000000000000000" in  1.795216s wall, 8.953125s user + 0.031250s system = 8.984375s CPU (500.5%)

RUN-1004 : used memory is 663 MB, reserved memory is 658 MB, peak memory is 985 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.477635s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (100.5%)

RUN-1004 : used memory is 712 MB, reserved memory is 709 MB, peak memory is 985 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.313587s wall, 0.453125s user + 0.203125s system = 0.656250s CPU (9.0%)

RUN-1004 : used memory is 720 MB, reserved memory is 717 MB, peak memory is 985 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.163157s wall, 2.031250s user + 0.234375s system = 2.265625s CPU (24.7%)

RUN-1004 : used memory is 678 MB, reserved memory is 675 MB, peak memory is 985 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module save_xywave in save_xywave.v(1)
HDL-1007 : elaborate module y_rom in al_ip/y_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/xy.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "save_xywave"
SYN-1012 : SanityCheck: Model "y_rom"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1001 : Bypass 1 mux instances
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model save_xywave
SYN-1011 : Flatten model y_rom
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 946/252 useful/useless nets, 518/95 useful/useless insts
SYN-1015 : Optimize round 1, 275 better
SYN-1014 : Optimize round 2
SYN-1032 : 940/1 useful/useless nets, 517/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 64 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 269/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 137/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 654/1 useful/useless nets, 339/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 698/1 useful/useless nets, 384/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 698/1 useful/useless nets, 384/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 698/1 useful/useless nets, 384/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_save_xywave/u_y_rom/inst"
SYN-2541 : Reading BRAM "u_save_xywave/u_y_rom/inst" init file "E:/mif_coe\xy.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 14 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 326/58 useful/useless nets, 263/0 useful/useless insts
SYN-1032 : 1060/2 useful/useless nets, 796/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 13542.17 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 13542.23 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.49), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 54 (3.48), #lev = 4 (2.29)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 13542.29 sec
SYN-3001 : Mapper mapped 121 instances into 54 LUTs, name keeping = 75%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               523
  #lut4                   128
  #lut5                    49
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      523   out of  19600    2.67%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |177    |346    |64     |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |54     |134    |4      |2      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 435 instances
RUN-1001 : 165 luts, 56 seqs, 136 mslices, 22 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 559 nets
RUN-1001 : 415 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 433 instances, 165 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 130213
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 433.
PHY-3001 : End clustering;  0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2234): len = 93000.9, overlap = 11.25
PHY-3002 : Step(2235): len = 86340.2, overlap = 9
PHY-3002 : Step(2236): len = 56345.2, overlap = 6.75
PHY-3002 : Step(2237): len = 47266.3, overlap = 6.75
PHY-3002 : Step(2238): len = 39778.5, overlap = 9
PHY-3002 : Step(2239): len = 36095.4, overlap = 11.25
PHY-3002 : Step(2240): len = 30550.2, overlap = 9
PHY-3002 : Step(2241): len = 26228.4, overlap = 11.75
PHY-3002 : Step(2242): len = 24632.5, overlap = 10.25
PHY-3002 : Step(2243): len = 22703.1, overlap = 10
PHY-3002 : Step(2244): len = 21741.7, overlap = 7.25
PHY-3002 : Step(2245): len = 21343.1, overlap = 6.75
PHY-3002 : Step(2246): len = 19931.6, overlap = 6.75
PHY-3002 : Step(2247): len = 19605.6, overlap = 6.75
PHY-3002 : Step(2248): len = 18707.9, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.10892e-05
PHY-3002 : Step(2249): len = 18554.5, overlap = 9
PHY-3002 : Step(2250): len = 18432.1, overlap = 6.75
PHY-3002 : Step(2251): len = 18056.7, overlap = 6.75
PHY-3002 : Step(2252): len = 17866.7, overlap = 6.75
PHY-3002 : Step(2253): len = 17767.9, overlap = 9
PHY-3002 : Step(2254): len = 17526.9, overlap = 6.75
PHY-3002 : Step(2255): len = 17683.5, overlap = 12.1875
PHY-3002 : Step(2256): len = 17889.8, overlap = 16.9375
PHY-3002 : Step(2257): len = 17401.7, overlap = 12.75
PHY-3002 : Step(2258): len = 17229.1, overlap = 13.3125
PHY-3002 : Step(2259): len = 16837.2, overlap = 15.5
PHY-3002 : Step(2260): len = 16656.6, overlap = 15.5
PHY-3002 : Step(2261): len = 16444.5, overlap = 17.6875
PHY-3002 : Step(2262): len = 16370.2, overlap = 15.0625
PHY-3002 : Step(2263): len = 16208.2, overlap = 14.5625
PHY-3002 : Step(2264): len = 16267.9, overlap = 12.3125
PHY-3002 : Step(2265): len = 16337.4, overlap = 12.3125
PHY-3002 : Step(2266): len = 16391.6, overlap = 13.8125
PHY-3002 : Step(2267): len = 16255, overlap = 11.5
PHY-3002 : Step(2268): len = 16221, overlap = 16
PHY-3002 : Step(2269): len = 16093, overlap = 13
PHY-3002 : Step(2270): len = 15705.6, overlap = 7.125
PHY-3002 : Step(2271): len = 15296.4, overlap = 10.25
PHY-3002 : Step(2272): len = 14876.4, overlap = 13.8125
PHY-3002 : Step(2273): len = 14647.9, overlap = 10.3438
PHY-3002 : Step(2274): len = 14556.7, overlap = 14.6875
PHY-3002 : Step(2275): len = 14620.6, overlap = 9.9375
PHY-3002 : Step(2276): len = 14174.9, overlap = 14.75
PHY-3002 : Step(2277): len = 13464, overlap = 14.125
PHY-3002 : Step(2278): len = 13363.7, overlap = 14.0625
PHY-3002 : Step(2279): len = 13115.3, overlap = 11.4375
PHY-3002 : Step(2280): len = 12834.8, overlap = 8.75
PHY-3002 : Step(2281): len = 12785.5, overlap = 10.625
PHY-3002 : Step(2282): len = 12673.1, overlap = 10.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000102178
PHY-3002 : Step(2283): len = 12612.3, overlap = 10.0625
PHY-3002 : Step(2284): len = 12593.2, overlap = 7.8125
PHY-3002 : Step(2285): len = 12547.1, overlap = 7.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000204357
PHY-3002 : Step(2286): len = 12598.9, overlap = 9.4375
PHY-3002 : Step(2287): len = 12599.9, overlap = 9.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009781s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (159.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.54996e-06
PHY-3002 : Step(2288): len = 13068.3, overlap = 24
PHY-3002 : Step(2289): len = 13068.3, overlap = 24
PHY-3002 : Step(2290): len = 12839.8, overlap = 24.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.09993e-06
PHY-3002 : Step(2291): len = 13232.3, overlap = 24.0625
PHY-3002 : Step(2292): len = 13232.3, overlap = 24.0625
PHY-3002 : Step(2293): len = 12986.1, overlap = 24
PHY-3002 : Step(2294): len = 13206.8, overlap = 23.9688
PHY-3002 : Step(2295): len = 13304.3, overlap = 23.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.41999e-05
PHY-3002 : Step(2296): len = 13268.2, overlap = 23.9688
PHY-3002 : Step(2297): len = 13268.2, overlap = 23.9688
PHY-3002 : Step(2298): len = 13361.1, overlap = 19.0625
PHY-3002 : Step(2299): len = 13361.1, overlap = 19.0625
PHY-3002 : Step(2300): len = 13291.5, overlap = 19.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.28369e-05
PHY-3002 : Step(2301): len = 13912.4, overlap = 28.125
PHY-3002 : Step(2302): len = 13912.4, overlap = 28.125
PHY-3002 : Step(2303): len = 13632.7, overlap = 28.4063
PHY-3002 : Step(2304): len = 13632.7, overlap = 28.4063
PHY-3002 : Step(2305): len = 13538.4, overlap = 27.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.56739e-05
PHY-3002 : Step(2306): len = 14138.8, overlap = 26.5938
PHY-3002 : Step(2307): len = 14138.8, overlap = 26.5938
PHY-3002 : Step(2308): len = 13992.6, overlap = 24.1875
PHY-3002 : Step(2309): len = 13992.6, overlap = 24.1875
PHY-3002 : Step(2310): len = 14030.6, overlap = 24.625
PHY-3002 : Step(2311): len = 14030.6, overlap = 24.625
PHY-3002 : Step(2312): len = 13964.3, overlap = 21.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.13477e-05
PHY-3002 : Step(2313): len = 14368.1, overlap = 19.875
PHY-3002 : Step(2314): len = 14368.1, overlap = 19.875
PHY-3002 : Step(2315): len = 14181.9, overlap = 17.7188
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 34.72 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 19432, over cnt = 31(0%), over = 45, worst = 2
PHY-1002 : len = 19720, over cnt = 14(0%), over = 18, worst = 2
PHY-1002 : len = 19816, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 19792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043242s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (180.7%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 2.50, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.112220s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (125.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1886, tnet num: 557, tinst num: 433, tnode num: 2101, tedge num: 2924.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.213067s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (110.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.350799s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (111.4%)

OPT-1001 : End physical optimization;  0.357914s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (144.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 165 LUT to BLE ...
SYN-4008 : Packed 165 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 109 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 165/379 primitive instances ...
PHY-3001 : End packing;  0.023234s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (134.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 303 instances
RUN-1001 : 136 mslices, 111 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 504 nets
RUN-1001 : 360 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 301 instances, 247 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 14192.8, Over = 18.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.18594e-05
PHY-3002 : Step(2316): len = 13971.9, overlap = 19.5
PHY-3002 : Step(2317): len = 13971.9, overlap = 19.5
PHY-3002 : Step(2318): len = 13890.7, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.37188e-05
PHY-3002 : Step(2319): len = 14224.1, overlap = 19.25
PHY-3002 : Step(2320): len = 14224.1, overlap = 19.25
PHY-3002 : Step(2321): len = 14139.5, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000127438
PHY-3002 : Step(2322): len = 14497.7, overlap = 19
PHY-3002 : Step(2323): len = 14571.7, overlap = 19
PHY-3002 : Step(2324): len = 14676.8, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043943s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (213.3%)

PHY-3001 : Trial Legalized: Len = 18130.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2325): len = 15521.1, overlap = 5
PHY-3002 : Step(2326): len = 15188, overlap = 7
PHY-3002 : Step(2327): len = 15082.1, overlap = 6.5
PHY-3002 : Step(2328): len = 15091.8, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000133773
PHY-3002 : Step(2329): len = 15147.2, overlap = 4.75
PHY-3002 : Step(2330): len = 15147.2, overlap = 4.75
PHY-3002 : Step(2331): len = 15079.7, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000267546
PHY-3002 : Step(2332): len = 15192.6, overlap = 4.75
PHY-3002 : Step(2333): len = 15192.6, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006402s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16662.8, Over = 0
PHY-3001 : End spreading;  0.002736s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 16662.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26376, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 26408, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 26424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034066s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.7%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 3.29, top10 = 1.88, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.112323s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1725, tnet num: 502, tinst num: 301, tnode num: 1889, tedge num: 2735.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.219801s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (106.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.363567s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (107.4%)

OPT-1001 : End physical optimization;  0.372461s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (113.3%)

RUN-1003 : finish command "place" in  3.124164s wall, 4.250000s user + 1.421875s system = 5.671875s CPU (181.5%)

RUN-1004 : used memory is 660 MB, reserved memory is 657 MB, peak memory is 985 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      481   out of  19600    2.45%
#reg                       64   out of  19600    0.33%
#le                       481
  #lut only               417   out of    481   86.69%
  #reg only                 0   out of    481    0.00%
  #lut&reg                 64   out of    481   13.31%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |481   |323    |158    |64     |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 303 instances
RUN-1001 : 136 mslices, 111 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 504 nets
RUN-1001 : 360 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26376, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 26408, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 26424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033019s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (142.0%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 3.29, top10 = 1.88, top15 = 0.00.
PHY-1001 : End global routing;  0.109331s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (114.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.136688s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 64% nets.
PHY-1002 : len = 42432, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.387888s wall, 0.593750s user + 0.046875s system = 0.640625s CPU (165.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 42432, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 42432
PHY-1001 : End DR Iter 1; 0.005639s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.603731s wall, 1.796875s user + 0.093750s system = 1.890625s CPU (117.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.814434s wall, 2.015625s user + 0.109375s system = 2.125000s CPU (117.1%)

RUN-1004 : used memory is 663 MB, reserved memory is 659 MB, peak memory is 994 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      481   out of  19600    2.45%
#reg                       64   out of  19600    0.33%
#le                       481
  #lut only               417   out of    481   86.69%
  #reg only                 0   out of    481    0.00%
  #lut&reg                 64   out of    481   13.31%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |481   |323    |158    |64     |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       316   
    #2         2        36   
    #3         3        17   
    #4         4        22   
    #5        5-10      52   
    #6       11-50      11   
  Average     2.48           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111110100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 303
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 504, pip num: 3436
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 632 valid insts, and 12455 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111110100000000000000000" in  1.702871s wall, 8.062500s user + 0.031250s system = 8.093750s CPU (475.3%)

RUN-1004 : used memory is 663 MB, reserved memory is 659 MB, peak memory is 994 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.330274s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (102.2%)

RUN-1004 : used memory is 713 MB, reserved memory is 710 MB, peak memory is 994 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.344143s wall, 0.437500s user + 0.156250s system = 0.593750s CPU (8.1%)

RUN-1004 : used memory is 720 MB, reserved memory is 718 MB, peak memory is 994 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.049785s wall, 1.921875s user + 0.187500s system = 2.109375s CPU (23.3%)

RUN-1004 : used memory is 677 MB, reserved memory is 675 MB, peak memory is 994 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.385250s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (101.5%)

RUN-1004 : used memory is 710 MB, reserved memory is 708 MB, peak memory is 994 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.027373s wall, 0.781250s user + 0.218750s system = 1.000000s CPU (14.2%)

RUN-1004 : used memory is 720 MB, reserved memory is 718 MB, peak memory is 994 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.775365s wall, 2.312500s user + 0.281250s system = 2.593750s CPU (29.6%)

RUN-1004 : used memory is 678 MB, reserved memory is 676 MB, peak memory is 994 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module save_xywave in save_xywave.v(1)
HDL-1007 : elaborate module y_rom in al_ip/y_rom.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/xy.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "save_xywave"
SYN-1012 : SanityCheck: Model "y_rom"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1001 : Bypass 1 mux instances
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model save_xywave
SYN-1011 : Flatten model y_rom
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 946/252 useful/useless nets, 518/95 useful/useless insts
SYN-1015 : Optimize round 1, 275 better
SYN-1014 : Optimize round 2
SYN-1032 : 940/1 useful/useless nets, 517/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 64 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 269/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 137/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 654/1 useful/useless nets, 339/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 698/1 useful/useless nets, 384/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 698/1 useful/useless nets, 384/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 698/1 useful/useless nets, 384/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_save_xywave/u_y_rom/inst"
SYN-2541 : Reading BRAM "u_save_xywave/u_y_rom/inst" init file "E:/mif_coe\xy.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 14 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 326/58 useful/useless nets, 263/0 useful/useless insts
SYN-1032 : 1060/2 useful/useless nets, 796/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 13604.72 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 13604.77 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.49), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 54 (3.48), #lev = 4 (2.29)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 13604.83 sec
SYN-3001 : Mapper mapped 121 instances into 54 LUTs, name keeping = 75%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               523
  #lut4                   128
  #lut5                    49
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      523   out of  19600    2.67%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |177    |346    |64     |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |54     |134    |4      |2      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 435 instances
RUN-1001 : 165 luts, 56 seqs, 136 mslices, 22 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 559 nets
RUN-1001 : 415 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 433 instances, 165 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 130213
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 433.
PHY-3001 : End clustering;  0.000032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2334): len = 93000.9, overlap = 11.25
PHY-3002 : Step(2335): len = 86340.2, overlap = 9
PHY-3002 : Step(2336): len = 56345.2, overlap = 6.75
PHY-3002 : Step(2337): len = 47266.3, overlap = 6.75
PHY-3002 : Step(2338): len = 39778.5, overlap = 9
PHY-3002 : Step(2339): len = 36095.4, overlap = 11.25
PHY-3002 : Step(2340): len = 30550.2, overlap = 9
PHY-3002 : Step(2341): len = 26228.4, overlap = 11.75
PHY-3002 : Step(2342): len = 24632.5, overlap = 10.25
PHY-3002 : Step(2343): len = 22703.1, overlap = 10
PHY-3002 : Step(2344): len = 21741.7, overlap = 7.25
PHY-3002 : Step(2345): len = 21343.1, overlap = 6.75
PHY-3002 : Step(2346): len = 19931.6, overlap = 6.75
PHY-3002 : Step(2347): len = 19605.6, overlap = 6.75
PHY-3002 : Step(2348): len = 18707.9, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.10892e-05
PHY-3002 : Step(2349): len = 18554.5, overlap = 9
PHY-3002 : Step(2350): len = 18432.1, overlap = 6.75
PHY-3002 : Step(2351): len = 18056.7, overlap = 6.75
PHY-3002 : Step(2352): len = 17866.7, overlap = 6.75
PHY-3002 : Step(2353): len = 17767.9, overlap = 9
PHY-3002 : Step(2354): len = 17526.9, overlap = 6.75
PHY-3002 : Step(2355): len = 17683.5, overlap = 12.1875
PHY-3002 : Step(2356): len = 17889.8, overlap = 16.9375
PHY-3002 : Step(2357): len = 17401.7, overlap = 12.75
PHY-3002 : Step(2358): len = 17229.1, overlap = 13.3125
PHY-3002 : Step(2359): len = 16837.2, overlap = 15.5
PHY-3002 : Step(2360): len = 16656.6, overlap = 15.5
PHY-3002 : Step(2361): len = 16444.5, overlap = 17.6875
PHY-3002 : Step(2362): len = 16370.2, overlap = 15.0625
PHY-3002 : Step(2363): len = 16208.2, overlap = 14.5625
PHY-3002 : Step(2364): len = 16267.9, overlap = 12.3125
PHY-3002 : Step(2365): len = 16337.4, overlap = 12.3125
PHY-3002 : Step(2366): len = 16391.6, overlap = 13.8125
PHY-3002 : Step(2367): len = 16255, overlap = 11.5
PHY-3002 : Step(2368): len = 16221, overlap = 16
PHY-3002 : Step(2369): len = 16093, overlap = 13
PHY-3002 : Step(2370): len = 15705.6, overlap = 7.125
PHY-3002 : Step(2371): len = 15296.4, overlap = 10.25
PHY-3002 : Step(2372): len = 14876.4, overlap = 13.8125
PHY-3002 : Step(2373): len = 14647.9, overlap = 10.3438
PHY-3002 : Step(2374): len = 14556.7, overlap = 14.6875
PHY-3002 : Step(2375): len = 14620.6, overlap = 9.9375
PHY-3002 : Step(2376): len = 14174.9, overlap = 14.75
PHY-3002 : Step(2377): len = 13464, overlap = 14.125
PHY-3002 : Step(2378): len = 13363.7, overlap = 14.0625
PHY-3002 : Step(2379): len = 13115.3, overlap = 11.4375
PHY-3002 : Step(2380): len = 12834.8, overlap = 8.75
PHY-3002 : Step(2381): len = 12785.5, overlap = 10.625
PHY-3002 : Step(2382): len = 12673.1, overlap = 10.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000102178
PHY-3002 : Step(2383): len = 12612.3, overlap = 10.0625
PHY-3002 : Step(2384): len = 12593.2, overlap = 7.8125
PHY-3002 : Step(2385): len = 12547.1, overlap = 7.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000204357
PHY-3002 : Step(2386): len = 12598.9, overlap = 9.4375
PHY-3002 : Step(2387): len = 12599.9, overlap = 9.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009257s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.54996e-06
PHY-3002 : Step(2388): len = 13068.3, overlap = 24
PHY-3002 : Step(2389): len = 13068.3, overlap = 24
PHY-3002 : Step(2390): len = 12839.8, overlap = 24.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.09993e-06
PHY-3002 : Step(2391): len = 13232.3, overlap = 24.0625
PHY-3002 : Step(2392): len = 13232.3, overlap = 24.0625
PHY-3002 : Step(2393): len = 12986.1, overlap = 24
PHY-3002 : Step(2394): len = 13206.8, overlap = 23.9688
PHY-3002 : Step(2395): len = 13304.3, overlap = 23.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.41999e-05
PHY-3002 : Step(2396): len = 13268.2, overlap = 23.9688
PHY-3002 : Step(2397): len = 13268.2, overlap = 23.9688
PHY-3002 : Step(2398): len = 13361.1, overlap = 19.0625
PHY-3002 : Step(2399): len = 13361.1, overlap = 19.0625
PHY-3002 : Step(2400): len = 13291.5, overlap = 19.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.28369e-05
PHY-3002 : Step(2401): len = 13912.4, overlap = 28.125
PHY-3002 : Step(2402): len = 13912.4, overlap = 28.125
PHY-3002 : Step(2403): len = 13632.7, overlap = 28.4063
PHY-3002 : Step(2404): len = 13632.7, overlap = 28.4063
PHY-3002 : Step(2405): len = 13538.4, overlap = 27.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.56739e-05
PHY-3002 : Step(2406): len = 14138.8, overlap = 26.5938
PHY-3002 : Step(2407): len = 14138.8, overlap = 26.5938
PHY-3002 : Step(2408): len = 13992.6, overlap = 24.1875
PHY-3002 : Step(2409): len = 13992.6, overlap = 24.1875
PHY-3002 : Step(2410): len = 14030.6, overlap = 24.625
PHY-3002 : Step(2411): len = 14030.6, overlap = 24.625
PHY-3002 : Step(2412): len = 13964.3, overlap = 21.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.13477e-05
PHY-3002 : Step(2413): len = 14368.1, overlap = 19.875
PHY-3002 : Step(2414): len = 14368.1, overlap = 19.875
PHY-3002 : Step(2415): len = 14181.9, overlap = 17.7188
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 34.72 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 19432, over cnt = 31(0%), over = 45, worst = 2
PHY-1002 : len = 19720, over cnt = 14(0%), over = 18, worst = 2
PHY-1002 : len = 19816, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 19792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042269s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (110.9%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 2.50, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.110842s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (98.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1886, tnet num: 557, tinst num: 433, tnode num: 2101, tedge num: 2924.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.210505s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (111.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.347382s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (103.5%)

OPT-1001 : End physical optimization;  0.355309s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (105.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 165 LUT to BLE ...
SYN-4008 : Packed 165 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 109 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 165/379 primitive instances ...
PHY-3001 : End packing;  0.026385s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 303 instances
RUN-1001 : 136 mslices, 111 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 504 nets
RUN-1001 : 360 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 301 instances, 247 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 14192.8, Over = 18.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.18594e-05
PHY-3002 : Step(2416): len = 13971.9, overlap = 19.5
PHY-3002 : Step(2417): len = 13971.9, overlap = 19.5
PHY-3002 : Step(2418): len = 13890.7, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.37188e-05
PHY-3002 : Step(2419): len = 14224.1, overlap = 19.25
PHY-3002 : Step(2420): len = 14224.1, overlap = 19.25
PHY-3002 : Step(2421): len = 14139.5, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000127438
PHY-3002 : Step(2422): len = 14497.7, overlap = 19
PHY-3002 : Step(2423): len = 14571.7, overlap = 19
PHY-3002 : Step(2424): len = 14676.8, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044194s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (141.4%)

PHY-3001 : Trial Legalized: Len = 18130.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2425): len = 15521.1, overlap = 5
PHY-3002 : Step(2426): len = 15188, overlap = 7
PHY-3002 : Step(2427): len = 15082.1, overlap = 6.5
PHY-3002 : Step(2428): len = 15091.8, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000133773
PHY-3002 : Step(2429): len = 15147.2, overlap = 4.75
PHY-3002 : Step(2430): len = 15147.2, overlap = 4.75
PHY-3002 : Step(2431): len = 15079.7, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000267546
PHY-3002 : Step(2432): len = 15192.6, overlap = 4.75
PHY-3002 : Step(2433): len = 15192.6, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006327s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (493.9%)

PHY-3001 : Legalized: Len = 16662.8, Over = 0
PHY-3001 : End spreading;  0.002764s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 16662.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26376, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 26408, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 26424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033734s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.6%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 3.29, top10 = 1.88, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.112386s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1725, tnet num: 502, tinst num: 301, tnode num: 1889, tedge num: 2735.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.221298s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.364733s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (98.5%)

OPT-1001 : End physical optimization;  0.371690s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (130.3%)

RUN-1003 : finish command "place" in  3.120315s wall, 4.468750s user + 1.500000s system = 5.968750s CPU (191.3%)

RUN-1004 : used memory is 679 MB, reserved memory is 676 MB, peak memory is 994 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      481   out of  19600    2.45%
#reg                       64   out of  19600    0.33%
#le                       481
  #lut only               417   out of    481   86.69%
  #reg only                 0   out of    481    0.00%
  #lut&reg                 64   out of    481   13.31%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |481   |323    |158    |64     |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 303 instances
RUN-1001 : 136 mslices, 111 lslices, 44 pads, 5 brams, 0 dsps
RUN-1001 : There are total 504 nets
RUN-1001 : 360 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26376, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 26408, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 26424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032380s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (337.8%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 3.29, top10 = 1.88, top15 = 0.00.
PHY-1001 : End global routing;  0.108504s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (158.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.138569s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 64% nets.
PHY-1002 : len = 42432, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.382607s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (163.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 42432, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 42432
PHY-1001 : End DR Iter 1; 0.005534s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (282.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.607073s wall, 1.812500s user + 0.093750s system = 1.906250s CPU (118.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.817249s wall, 2.093750s user + 0.109375s system = 2.203125s CPU (121.2%)

RUN-1004 : used memory is 684 MB, reserved memory is 681 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      481   out of  19600    2.45%
#reg                       64   out of  19600    0.33%
#le                       481
  #lut only               417   out of    481   86.69%
  #reg only                 0   out of    481    0.00%
  #lut&reg                 64   out of    481   13.31%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |481   |323    |158    |64     |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       316   
    #2         2        36   
    #3         3        17   
    #4         4        22   
    #5        5-10      52   
    #6       11-50      11   
  Average     2.48           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111110100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 303
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 504, pip num: 3436
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 632 valid insts, and 12457 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111110100000000000000000" in  1.789965s wall, 8.500000s user + 0.015625s system = 8.515625s CPU (475.7%)

RUN-1004 : used memory is 684 MB, reserved memory is 681 MB, peak memory is 1014 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.335706s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.6%)

RUN-1004 : used memory is 717 MB, reserved memory is 714 MB, peak memory is 1014 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.292053s wall, 0.343750s user + 0.125000s system = 0.468750s CPU (6.4%)

RUN-1004 : used memory is 724 MB, reserved memory is 723 MB, peak memory is 1014 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.000630s wall, 1.828125s user + 0.156250s system = 1.984375s CPU (22.0%)

RUN-1004 : used memory is 681 MB, reserved memory is 679 MB, peak memory is 1014 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: 'pixel_y' is not declared in lcd_display.v(50)
HDL-8007 ERROR: 'pixel_x' is not declared in lcd_display.v(50)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 10 for port 'waddr' in top.v(112)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1001 : Bypass 1 mux instances
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1085/115 useful/useless nets, 599/15 useful/useless insts
SYN-1015 : Optimize round 1, 101 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 501/12 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 261/120 useful/useless nets, 138/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              223
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    105
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                133

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |118    |105    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |105    |4      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1049/0 useful/useless nets, 571/4 useful/useless insts
SYN-1016 : Merged 45 instances.
SYN-2501 : Optimize round 1, 111 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1019 : Optimized 150 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1032 : 962/150 useful/useless nets, 589/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 14 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 351/58 useful/useless nets, 278/0 useful/useless insts
SYN-1032 : 1338/3 useful/useless nets, 1014/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 42 (3.24), #lev = 4 (3.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 42 (3.24), #lev = 3 (2.67)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 78 instances into 44 LUTs, name keeping = 77%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 14320.28 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 14320.34 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 58 (3.50), #lev = 4 (2.27)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 62 (3.56), #lev = 4 (2.02)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 14320.40 sec
SYN-3001 : Mapper mapped 137 instances into 62 LUTs, name keeping = 64%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               650
  #lut4                   173
  #lut5                    55
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             422

Utilization Statistics
#lut                      650   out of  19600    3.32%
#reg                      105   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                       3
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |228    |422    |105    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |62     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 41 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 3 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.167515s wall, 1.218750s user + 0.062500s system = 1.281250s CPU (109.7%)

RUN-1004 : used memory is 636 MB, reserved memory is 633 MB, peak memory is 1014 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 11 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 570 instances
RUN-1001 : 216 luts, 97 seqs, 159 mslices, 37 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 764 nets
RUN-1001 : 556 nets have 2 pins
RUN-1001 : 137 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 568 instances, 216 luts, 97 seqs, 196 slices, 33 macros(196 instances: 159 mslices 37 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 189027
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 568.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2434): len = 121457, overlap = 6.75
PHY-3002 : Step(2435): len = 101150, overlap = 4.5
PHY-3002 : Step(2436): len = 68340.1, overlap = 4.5
PHY-3002 : Step(2437): len = 62199.6, overlap = 6.75
PHY-3002 : Step(2438): len = 44250.9, overlap = 2.25
PHY-3002 : Step(2439): len = 40853.7, overlap = 2.25
PHY-3002 : Step(2440): len = 36137.1, overlap = 4.5
PHY-3002 : Step(2441): len = 32425, overlap = 4.5
PHY-3002 : Step(2442): len = 28818.2, overlap = 2.25
PHY-3002 : Step(2443): len = 27350.1, overlap = 4.5
PHY-3002 : Step(2444): len = 26059, overlap = 6.75
PHY-3002 : Step(2445): len = 23267.6, overlap = 5.375
PHY-3002 : Step(2446): len = 22174.2, overlap = 2.25
PHY-3002 : Step(2447): len = 20947, overlap = 6.65625
PHY-3002 : Step(2448): len = 20099.7, overlap = 10.9688
PHY-3002 : Step(2449): len = 18279.5, overlap = 14.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.31366e-05
PHY-3002 : Step(2450): len = 18204.9, overlap = 14.5938
PHY-3002 : Step(2451): len = 18175.6, overlap = 10
PHY-3002 : Step(2452): len = 17896.4, overlap = 9.125
PHY-3002 : Step(2453): len = 17823.5, overlap = 11.1875
PHY-3002 : Step(2454): len = 17019.9, overlap = 12.9688
PHY-3002 : Step(2455): len = 17004, overlap = 12.5938
PHY-3002 : Step(2456): len = 17006.5, overlap = 12.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000146273
PHY-3002 : Step(2457): len = 16964.2, overlap = 12.3438
PHY-3002 : Step(2458): len = 16924.8, overlap = 10.0938
PHY-3002 : Step(2459): len = 16875.4, overlap = 10.0313
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009038s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (172.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.12471e-06
PHY-3002 : Step(2460): len = 16753.9, overlap = 25.875
PHY-3002 : Step(2461): len = 16753.9, overlap = 25.875
PHY-3002 : Step(2462): len = 16464.1, overlap = 26.5313
PHY-3002 : Step(2463): len = 16518.2, overlap = 26.5313
PHY-3002 : Step(2464): len = 16717.7, overlap = 26.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.02494e-05
PHY-3002 : Step(2465): len = 16426.6, overlap = 25.9063
PHY-3002 : Step(2466): len = 16426.6, overlap = 25.9063
PHY-3002 : Step(2467): len = 16559, overlap = 26.5313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.04988e-05
PHY-3002 : Step(2468): len = 16808.7, overlap = 25.7813
PHY-3002 : Step(2469): len = 16808.7, overlap = 25.7813
PHY-3002 : Step(2470): len = 16692.4, overlap = 25.5313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.09977e-05
PHY-3002 : Step(2471): len = 16974.7, overlap = 19.625
PHY-3002 : Step(2472): len = 16974.7, overlap = 19.625
PHY-3002 : Step(2473): len = 16927.8, overlap = 18.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.95743e-06
PHY-3002 : Step(2474): len = 17778.5, overlap = 43.2813
PHY-3002 : Step(2475): len = 17778.5, overlap = 43.2813
PHY-3002 : Step(2476): len = 17532.8, overlap = 46.5938
PHY-3002 : Step(2477): len = 17532.8, overlap = 46.5938
PHY-3002 : Step(2478): len = 17263.7, overlap = 45.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.99149e-05
PHY-3002 : Step(2479): len = 17889.9, overlap = 32.1563
PHY-3002 : Step(2480): len = 17889.9, overlap = 32.1563
PHY-3002 : Step(2481): len = 17671.5, overlap = 32.0938
PHY-3002 : Step(2482): len = 17671.5, overlap = 32.0938
PHY-3002 : Step(2483): len = 17727, overlap = 32.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.98297e-05
PHY-3002 : Step(2484): len = 18103.5, overlap = 32
PHY-3002 : Step(2485): len = 18103.5, overlap = 32
PHY-3002 : Step(2486): len = 18201.7, overlap = 28.9375
PHY-3002 : Step(2487): len = 18201.7, overlap = 28.9375
PHY-3002 : Step(2488): len = 17888.8, overlap = 27.0313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.96594e-05
PHY-3002 : Step(2489): len = 18125.1, overlap = 24.1875
PHY-3002 : Step(2490): len = 18125.1, overlap = 24.1875
PHY-3002 : Step(2491): len = 18002.4, overlap = 26.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000143847
PHY-3002 : Step(2492): len = 18184.1, overlap = 24.9063
PHY-3002 : Step(2493): len = 18219, overlap = 24.75
PHY-3002 : Step(2494): len = 18219, overlap = 24.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000267484
PHY-3002 : Step(2495): len = 18436.4, overlap = 21.4063
PHY-3002 : Step(2496): len = 18556.2, overlap = 21.0313
PHY-3002 : Step(2497): len = 18716.7, overlap = 21.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000534968
PHY-3002 : Step(2498): len = 18763.9, overlap = 18.3438
PHY-3002 : Step(2499): len = 18776, overlap = 18.3438
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 47.69 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 27144, over cnt = 40(0%), over = 65, worst = 2
PHY-1002 : len = 27864, over cnt = 14(0%), over = 20, worst = 2
PHY-1002 : len = 28024, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 27920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039058s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (160.0%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 3.29, top10 = 1.25, top15 = 0.66.
PHY-1001 : End incremental global routing;  0.110551s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (127.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2503, tnet num: 729, tinst num: 568, tnode num: 2849, tedge num: 3937.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.248010s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.395733s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (106.6%)

OPT-1001 : End physical optimization;  0.403896s wall, 0.468750s user + 0.046875s system = 0.515625s CPU (127.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 216 LUT to BLE ...
SYN-4008 : Packed 216 LUT and 88 SEQ to BLE.
SYN-4003 : Packing 9 remaining SEQ's ...
SYN-4005 : Packed 9 SEQ with LUT/SLICE
SYN-4006 : 121 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 216/473 primitive instances ...
PHY-3001 : End packing;  0.031462s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 372 instances
RUN-1001 : 159 mslices, 152 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 676 nets
RUN-1001 : 468 nets have 2 pins
RUN-1001 : 137 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 370 instances, 311 slices, 33 macros(196 instances: 159 mslices 37 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 18708.2, Over = 22
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.65785e-05
PHY-3002 : Step(2500): len = 18130.1, overlap = 25
PHY-3002 : Step(2501): len = 18130.1, overlap = 25
PHY-3002 : Step(2502): len = 17878.6, overlap = 26
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.31571e-05
PHY-3002 : Step(2503): len = 18118.5, overlap = 25.25
PHY-3002 : Step(2504): len = 18118.5, overlap = 25.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106314
PHY-3002 : Step(2505): len = 18672.1, overlap = 21.5
PHY-3002 : Step(2506): len = 18672.1, overlap = 21.5
PHY-3002 : Step(2507): len = 18603, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039913s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (195.7%)

PHY-3001 : Trial Legalized: Len = 23238.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00304449
PHY-3002 : Step(2508): len = 22369.7, overlap = 0.75
PHY-3002 : Step(2509): len = 21697.2, overlap = 3
PHY-3002 : Step(2510): len = 21673.9, overlap = 3.75
PHY-3002 : Step(2511): len = 21641.7, overlap = 4.5
PHY-3002 : Step(2512): len = 21408.1, overlap = 5.5
PHY-3002 : Step(2513): len = 21119.1, overlap = 6
PHY-3002 : Step(2514): len = 20953.1, overlap = 6.75
PHY-3002 : Step(2515): len = 20686, overlap = 6.5
PHY-3002 : Step(2516): len = 20642, overlap = 6.5
PHY-3002 : Step(2517): len = 20419.3, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006273s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22056.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.003094s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 22048.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 37352, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 37384, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 37384, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 37352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036202s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (345.3%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 5.00, top10 = 1.88, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.114939s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (176.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2241, tnet num: 641, tinst num: 370, tnode num: 2501, tedge num: 3629.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.261685s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (95.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.417252s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (119.8%)

OPT-1001 : End physical optimization;  0.424932s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (117.7%)

RUN-1003 : finish command "place" in  2.953915s wall, 3.859375s user + 1.093750s system = 4.953125s CPU (167.7%)

RUN-1004 : used memory is 636 MB, reserved memory is 633 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      608   out of  19600    3.10%
#reg                      105   out of  19600    0.54%
#le                       608
  #lut only               503   out of    608   82.73%
  #reg only                 0   out of    608    0.00%
  #lut&reg                105   out of    608   17.27%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |608   |421    |187    |105    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 372 instances
RUN-1001 : 159 mslices, 152 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 676 nets
RUN-1001 : 468 nets have 2 pins
RUN-1001 : 137 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 37352, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 37384, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 37352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032504s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (336.5%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 5.00, top10 = 1.88, top15 = 1.25.
PHY-1001 : End global routing;  0.114247s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (164.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.218224s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (93.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 59768, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.512137s wall, 0.796875s user + 0.031250s system = 0.828125s CPU (161.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 59776, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 59776
PHY-1001 : End DR Iter 1; 0.007526s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.837553s wall, 2.078125s user + 0.078125s system = 2.156250s CPU (117.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.057379s wall, 2.359375s user + 0.078125s system = 2.437500s CPU (118.5%)

RUN-1004 : used memory is 638 MB, reserved memory is 634 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      608   out of  19600    3.10%
#reg                      105   out of  19600    0.54%
#le                       608
  #lut only               503   out of    608   82.73%
  #reg only                 0   out of    608    0.00%
  #lut&reg                105   out of    608   17.27%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |608   |421    |187    |105    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       418   
    #2         2        56   
    #3         3        55   
    #4         4        25   
    #5        5-10      48   
    #6       11-50      16   
    #7       51-100     1    
  Average     2.47           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 372
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 676, pip num: 4664
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 789 valid insts, and 16239 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.143868s wall, 11.312500s user + 0.015625s system = 11.328125s CPU (528.4%)

RUN-1004 : used memory is 639 MB, reserved memory is 634 MB, peak memory is 1014 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-5007 WARNING: actual bit length 10 differs from formal bit length 8 for port 'waddr' in top.v(133)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1100/107 useful/useless nets, 612/14 useful/useless insts
SYN-1015 : Optimize round 1, 102 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 502/12 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 262/120 useful/useless nets, 138/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              225
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   9
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |118    |107    |52     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |105    |4      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1083/0 useful/useless nets, 601/4 useful/useless insts
SYN-1016 : Merged 45 instances.
SYN-2501 : Optimize round 1, 121 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1019 : Optimized 150 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1032 : 998/150 useful/useless nets, 621/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 354/58 useful/useless nets, 280/0 useful/useless insts
SYN-1032 : 1376/3 useful/useless nets, 1048/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.05), #lev = 4 (3.43)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 55 (3.05), #lev = 3 (2.74)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 106 instances into 57 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 14360.32 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 14360.38 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 59 (3.47), #lev = 4 (2.24)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 57 (3.47), #lev = 4 (2.07)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 14360.44 sec
SYN-3001 : Mapper mapped 139 instances into 57 LUTs, name keeping = 71%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               660
  #lut4                   188
  #lut5                    48
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      660   out of  19600    3.37%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                       3
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |236    |424    |107    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |57     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 3 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.184418s wall, 1.281250s user + 0.093750s system = 1.375000s CPU (116.1%)

RUN-1004 : used memory is 639 MB, reserved memory is 634 MB, peak memory is 1014 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 13 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 580 instances
RUN-1001 : 224 luts, 99 seqs, 159 mslices, 37 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 776 nets
RUN-1001 : 568 nets have 2 pins
RUN-1001 : 137 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 578 instances, 224 luts, 99 seqs, 196 slices, 33 macros(196 instances: 159 mslices 37 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 166772
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 578.
PHY-3001 : End clustering;  0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2518): len = 112895, overlap = 6.75
PHY-3002 : Step(2519): len = 87576.2, overlap = 4.5
PHY-3002 : Step(2520): len = 58005.6, overlap = 6.75
PHY-3002 : Step(2521): len = 51682.6, overlap = 4.5
PHY-3002 : Step(2522): len = 37664.9, overlap = 4.5
PHY-3002 : Step(2523): len = 34357.9, overlap = 2.25
PHY-3002 : Step(2524): len = 28484.7, overlap = 6.75
PHY-3002 : Step(2525): len = 27035.9, overlap = 6.75
PHY-3002 : Step(2526): len = 23688.4, overlap = 3.25
PHY-3002 : Step(2527): len = 22823.3, overlap = 8.75
PHY-3002 : Step(2528): len = 22596.6, overlap = 9.125
PHY-3002 : Step(2529): len = 21246.7, overlap = 15.125
PHY-3002 : Step(2530): len = 20911.4, overlap = 14.5625
PHY-3002 : Step(2531): len = 20525.8, overlap = 10.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000173879
PHY-3002 : Step(2532): len = 20095, overlap = 6.125
PHY-3002 : Step(2533): len = 20039.9, overlap = 4.75
PHY-3002 : Step(2534): len = 19964.4, overlap = 7.25
PHY-3002 : Step(2535): len = 19269.8, overlap = 8.5625
PHY-3002 : Step(2536): len = 19208.8, overlap = 12.1875
PHY-3002 : Step(2537): len = 19069, overlap = 9.9375
PHY-3002 : Step(2538): len = 19032.3, overlap = 10.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000347758
PHY-3002 : Step(2539): len = 18932.3, overlap = 7.9375
PHY-3002 : Step(2540): len = 18764.7, overlap = 7.9375
PHY-3002 : Step(2541): len = 18333.8, overlap = 7.875
PHY-3002 : Step(2542): len = 18343.1, overlap = 10.3125
PHY-3002 : Step(2543): len = 17953.1, overlap = 11.5
PHY-3002 : Step(2544): len = 17953.1, overlap = 11.5
PHY-3002 : Step(2545): len = 17481, overlap = 7.0625
PHY-3002 : Step(2546): len = 17481, overlap = 7.0625
PHY-3002 : Step(2547): len = 17175.2, overlap = 11.6875
PHY-3002 : Step(2548): len = 17151.3, overlap = 11.8125
PHY-3002 : Step(2549): len = 17151.3, overlap = 11.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000695517
PHY-3002 : Step(2550): len = 17144.5, overlap = 7.5625
PHY-3002 : Step(2551): len = 17144.5, overlap = 7.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009070s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.96504e-06
PHY-3002 : Step(2552): len = 17294.9, overlap = 19.75
PHY-3002 : Step(2553): len = 17338.7, overlap = 19.75
PHY-3002 : Step(2554): len = 16658.6, overlap = 19.7188
PHY-3002 : Step(2555): len = 16746.6, overlap = 19.7188
PHY-3002 : Step(2556): len = 16835.6, overlap = 19.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.93008e-06
PHY-3002 : Step(2557): len = 16207.3, overlap = 19.4063
PHY-3002 : Step(2558): len = 16288.3, overlap = 19.4063
PHY-3002 : Step(2559): len = 16288.3, overlap = 19.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.58602e-05
PHY-3002 : Step(2560): len = 16563.7, overlap = 18
PHY-3002 : Step(2561): len = 16670.5, overlap = 17.5625
PHY-3002 : Step(2562): len = 16870, overlap = 17.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.76311e-05
PHY-3002 : Step(2563): len = 17842.9, overlap = 35.5
PHY-3002 : Step(2564): len = 17974.1, overlap = 35.25
PHY-3002 : Step(2565): len = 17778.5, overlap = 31.9063
PHY-3002 : Step(2566): len = 17996, overlap = 29.6875
PHY-3002 : Step(2567): len = 18099.7, overlap = 30.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.52621e-05
PHY-3002 : Step(2568): len = 17681.5, overlap = 32.2188
PHY-3002 : Step(2569): len = 17708.1, overlap = 29.3438
PHY-3002 : Step(2570): len = 17735, overlap = 28.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.05242e-05
PHY-3002 : Step(2571): len = 17660.5, overlap = 29.5
PHY-3002 : Step(2572): len = 17660.5, overlap = 29.5
PHY-3002 : Step(2573): len = 17663.3, overlap = 28.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000141048
PHY-3002 : Step(2574): len = 18104.7, overlap = 23.7813
PHY-3002 : Step(2575): len = 18104.7, overlap = 23.7813
PHY-3002 : Step(2576): len = 18082.1, overlap = 23.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000282097
PHY-3002 : Step(2577): len = 18599.8, overlap = 19.3438
PHY-3002 : Step(2578): len = 18853.9, overlap = 17.9688
PHY-3002 : Step(2579): len = 18913.9, overlap = 16.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 45.97 peak overflow 1.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 27904, over cnt = 58(0%), over = 91, worst = 2
PHY-1002 : len = 28616, over cnt = 31(0%), over = 44, worst = 2
PHY-1002 : len = 28880, over cnt = 11(0%), over = 16, worst = 2
PHY-1002 : len = 28960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.046443s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (201.9%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 5.00, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.114649s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (136.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2532, tnet num: 741, tinst num: 578, tnode num: 2884, tedge num: 3977.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.242513s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (96.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.390908s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (111.9%)

OPT-1001 : End physical optimization;  0.399400s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (113.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 224 LUT to BLE ...
SYN-4008 : Packed 224 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 126 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 225/482 primitive instances ...
PHY-3001 : End packing;  0.038169s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 376 instances
RUN-1001 : 159 mslices, 156 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 678 nets
RUN-1001 : 470 nets have 2 pins
RUN-1001 : 137 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 374 instances, 315 slices, 33 macros(196 instances: 159 mslices 37 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 18712.6, Over = 20.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.57616e-05
PHY-3002 : Step(2580): len = 17984.8, overlap = 23.5
PHY-3002 : Step(2581): len = 17984.8, overlap = 23.5
PHY-3002 : Step(2582): len = 17506.2, overlap = 25.5
PHY-3002 : Step(2583): len = 17506.2, overlap = 25.5
PHY-3002 : Step(2584): len = 17241.2, overlap = 24.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.15231e-05
PHY-3002 : Step(2585): len = 17628.3, overlap = 26.75
PHY-3002 : Step(2586): len = 17628.3, overlap = 26.75
PHY-3002 : Step(2587): len = 17556.5, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000102071
PHY-3002 : Step(2588): len = 18191.4, overlap = 27
PHY-3002 : Step(2589): len = 18191.4, overlap = 27
PHY-3002 : Step(2590): len = 18054.1, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047582s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (197.0%)

PHY-3001 : Trial Legalized: Len = 23574.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00307166
PHY-3002 : Step(2591): len = 22987.2, overlap = 0.25
PHY-3002 : Step(2592): len = 22755.4, overlap = 1.75
PHY-3002 : Step(2593): len = 22415.2, overlap = 2.5
PHY-3002 : Step(2594): len = 21748.2, overlap = 4.5
PHY-3002 : Step(2595): len = 21300.1, overlap = 4
PHY-3002 : Step(2596): len = 21135.1, overlap = 5.25
PHY-3002 : Step(2597): len = 20736.5, overlap = 6
PHY-3002 : Step(2598): len = 20692.6, overlap = 6.5
PHY-3002 : Step(2599): len = 20348.5, overlap = 5.5
PHY-3002 : Step(2600): len = 20246.5, overlap = 5
PHY-3002 : Step(2601): len = 20106.9, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006387s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22217.4, Over = 0
PHY-3001 : End spreading;  0.002913s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 22217.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 33816, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 33856, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 33872, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 33888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036879s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (169.5%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 5.00, top10 = 1.25, top15 = 0.66.
PHY-1001 : End incremental global routing;  0.117126s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (120.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2244, tnet num: 643, tinst num: 374, tnode num: 2504, tedge num: 3640.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.254094s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (104.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.412142s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (106.2%)

OPT-1001 : End physical optimization;  0.419534s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (108.0%)

RUN-1003 : finish command "place" in  2.953420s wall, 3.968750s user + 1.203125s system = 5.171875s CPU (175.1%)

RUN-1004 : used memory is 639 MB, reserved memory is 634 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      616   out of  19600    3.14%
#reg                      107   out of  19600    0.55%
#le                       617
  #lut only               510   out of    617   82.66%
  #reg only                 1   out of    617    0.16%
  #lut&reg                106   out of    617   17.18%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |617   |429    |187    |107    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 376 instances
RUN-1001 : 159 mslices, 156 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 678 nets
RUN-1001 : 470 nets have 2 pins
RUN-1001 : 137 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 33816, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 33856, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 33888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033648s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.9%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 5.00, top10 = 1.25, top15 = 0.66.
PHY-1001 : End global routing;  0.132438s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (94.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.187180s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 59552, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.478633s wall, 0.656250s user + 0.062500s system = 0.718750s CPU (150.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 59552, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.006355s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 59568, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 59568
PHY-1001 : End DR Iter 2; 0.005807s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (269.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.779758s wall, 1.906250s user + 0.140625s system = 2.046875s CPU (115.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.022054s wall, 2.156250s user + 0.156250s system = 2.312500s CPU (114.4%)

RUN-1004 : used memory is 638 MB, reserved memory is 634 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      616   out of  19600    3.14%
#reg                      107   out of  19600    0.55%
#le                       617
  #lut only               510   out of    617   82.66%
  #reg only                 1   out of    617    0.16%
  #lut&reg                106   out of    617   17.18%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |617   |429    |187    |107    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       420   
    #2         2        53   
    #3         3        61   
    #4         4        22   
    #5        5-10      48   
    #6       11-50      16   
    #7       51-100     1    
  Average     2.46           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 376
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 678, pip num: 4621
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 741 valid insts, and 16151 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  1.966673s wall, 10.562500s user + 0.046875s system = 10.609375s CPU (539.5%)

RUN-1004 : used memory is 638 MB, reserved memory is 634 MB, peak memory is 1014 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1100/107 useful/useless nets, 612/14 useful/useless insts
SYN-1015 : Optimize round 1, 102 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 502/12 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 262/120 useful/useless nets, 138/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              225
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   9
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |118    |107    |52     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |105    |4      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1083/0 useful/useless nets, 601/4 useful/useless insts
SYN-1016 : Merged 45 instances.
SYN-2501 : Optimize round 1, 121 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1019 : Optimized 150 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1032 : 998/150 useful/useless nets, 621/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 354/58 useful/useless nets, 280/0 useful/useless insts
SYN-1032 : 1376/3 useful/useless nets, 1048/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.05), #lev = 4 (3.43)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 55 (3.05), #lev = 3 (2.74)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 106 instances into 57 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 14474.83 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 14474.89 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 59 (3.47), #lev = 4 (2.24)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 57 (3.47), #lev = 4 (2.07)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 14474.95 sec
SYN-3001 : Mapper mapped 139 instances into 57 LUTs, name keeping = 71%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               660
  #lut4                   188
  #lut5                    48
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      660   out of  19600    3.37%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                       3
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |236    |424    |107    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |57     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 3 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.242146s wall, 1.328125s user + 0.109375s system = 1.437500s CPU (115.7%)

RUN-1004 : used memory is 638 MB, reserved memory is 633 MB, peak memory is 1014 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 13 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 580 instances
RUN-1001 : 224 luts, 99 seqs, 159 mslices, 37 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 776 nets
RUN-1001 : 568 nets have 2 pins
RUN-1001 : 137 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 578 instances, 224 luts, 99 seqs, 196 slices, 33 macros(196 instances: 159 mslices 37 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 166772
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 578.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2602): len = 112895, overlap = 6.75
PHY-3002 : Step(2603): len = 87576.2, overlap = 4.5
PHY-3002 : Step(2604): len = 58005.6, overlap = 6.75
PHY-3002 : Step(2605): len = 51682.6, overlap = 4.5
PHY-3002 : Step(2606): len = 37664.9, overlap = 4.5
PHY-3002 : Step(2607): len = 34357.9, overlap = 2.25
PHY-3002 : Step(2608): len = 28484.7, overlap = 6.75
PHY-3002 : Step(2609): len = 27035.9, overlap = 6.75
PHY-3002 : Step(2610): len = 23688.4, overlap = 3.25
PHY-3002 : Step(2611): len = 22823.3, overlap = 8.75
PHY-3002 : Step(2612): len = 22596.6, overlap = 9.125
PHY-3002 : Step(2613): len = 21246.7, overlap = 15.125
PHY-3002 : Step(2614): len = 20911.4, overlap = 14.5625
PHY-3002 : Step(2615): len = 20525.8, overlap = 10.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000173879
PHY-3002 : Step(2616): len = 20095, overlap = 6.125
PHY-3002 : Step(2617): len = 20039.9, overlap = 4.75
PHY-3002 : Step(2618): len = 19964.4, overlap = 7.25
PHY-3002 : Step(2619): len = 19269.8, overlap = 8.5625
PHY-3002 : Step(2620): len = 19208.8, overlap = 12.1875
PHY-3002 : Step(2621): len = 19069, overlap = 9.9375
PHY-3002 : Step(2622): len = 19032.3, overlap = 10.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000347758
PHY-3002 : Step(2623): len = 18932.3, overlap = 7.9375
PHY-3002 : Step(2624): len = 18764.7, overlap = 7.9375
PHY-3002 : Step(2625): len = 18333.8, overlap = 7.875
PHY-3002 : Step(2626): len = 18343.1, overlap = 10.3125
PHY-3002 : Step(2627): len = 17953.1, overlap = 11.5
PHY-3002 : Step(2628): len = 17953.1, overlap = 11.5
PHY-3002 : Step(2629): len = 17481, overlap = 7.0625
PHY-3002 : Step(2630): len = 17481, overlap = 7.0625
PHY-3002 : Step(2631): len = 17175.2, overlap = 11.6875
PHY-3002 : Step(2632): len = 17151.3, overlap = 11.8125
PHY-3002 : Step(2633): len = 17151.3, overlap = 11.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000695517
PHY-3002 : Step(2634): len = 17144.5, overlap = 7.5625
PHY-3002 : Step(2635): len = 17144.5, overlap = 7.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009185s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (170.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.96504e-06
PHY-3002 : Step(2636): len = 17294.9, overlap = 19.75
PHY-3002 : Step(2637): len = 17338.7, overlap = 19.75
PHY-3002 : Step(2638): len = 16658.6, overlap = 19.7188
PHY-3002 : Step(2639): len = 16746.6, overlap = 19.7188
PHY-3002 : Step(2640): len = 16835.6, overlap = 19.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.93008e-06
PHY-3002 : Step(2641): len = 16207.3, overlap = 19.4063
PHY-3002 : Step(2642): len = 16288.3, overlap = 19.4063
PHY-3002 : Step(2643): len = 16288.3, overlap = 19.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.58602e-05
PHY-3002 : Step(2644): len = 16563.7, overlap = 18
PHY-3002 : Step(2645): len = 16670.5, overlap = 17.5625
PHY-3002 : Step(2646): len = 16870, overlap = 17.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.76311e-05
PHY-3002 : Step(2647): len = 17842.9, overlap = 35.5
PHY-3002 : Step(2648): len = 17974.1, overlap = 35.25
PHY-3002 : Step(2649): len = 17778.5, overlap = 31.9063
PHY-3002 : Step(2650): len = 17996, overlap = 29.6875
PHY-3002 : Step(2651): len = 18099.7, overlap = 30.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.52621e-05
PHY-3002 : Step(2652): len = 17681.5, overlap = 32.2188
PHY-3002 : Step(2653): len = 17708.1, overlap = 29.3438
PHY-3002 : Step(2654): len = 17735, overlap = 28.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.05242e-05
PHY-3002 : Step(2655): len = 17660.5, overlap = 29.5
PHY-3002 : Step(2656): len = 17660.5, overlap = 29.5
PHY-3002 : Step(2657): len = 17663.3, overlap = 28.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000141048
PHY-3002 : Step(2658): len = 18104.7, overlap = 23.7813
PHY-3002 : Step(2659): len = 18104.7, overlap = 23.7813
PHY-3002 : Step(2660): len = 18082.1, overlap = 23.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000282097
PHY-3002 : Step(2661): len = 18599.8, overlap = 19.3438
PHY-3002 : Step(2662): len = 18853.9, overlap = 17.9688
PHY-3002 : Step(2663): len = 18913.9, overlap = 16.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 45.97 peak overflow 1.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 27904, over cnt = 58(0%), over = 91, worst = 2
PHY-1002 : len = 28616, over cnt = 31(0%), over = 44, worst = 2
PHY-1002 : len = 28880, over cnt = 11(0%), over = 16, worst = 2
PHY-1002 : len = 28960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043454s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (251.7%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 5.00, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.115690s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (148.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2532, tnet num: 741, tinst num: 578, tnode num: 2884, tedge num: 3977.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.244532s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.394213s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (114.9%)

OPT-1001 : End physical optimization;  0.402207s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (143.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 224 LUT to BLE ...
SYN-4008 : Packed 224 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 126 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 225/482 primitive instances ...
PHY-3001 : End packing;  0.037147s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 376 instances
RUN-1001 : 159 mslices, 156 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 678 nets
RUN-1001 : 470 nets have 2 pins
RUN-1001 : 137 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 374 instances, 315 slices, 33 macros(196 instances: 159 mslices 37 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 18712.6, Over = 20.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.57616e-05
PHY-3002 : Step(2664): len = 17984.8, overlap = 23.5
PHY-3002 : Step(2665): len = 17984.8, overlap = 23.5
PHY-3002 : Step(2666): len = 17506.2, overlap = 25.5
PHY-3002 : Step(2667): len = 17506.2, overlap = 25.5
PHY-3002 : Step(2668): len = 17241.2, overlap = 24.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.15231e-05
PHY-3002 : Step(2669): len = 17628.3, overlap = 26.75
PHY-3002 : Step(2670): len = 17628.3, overlap = 26.75
PHY-3002 : Step(2671): len = 17556.5, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000102071
PHY-3002 : Step(2672): len = 18191.4, overlap = 27
PHY-3002 : Step(2673): len = 18191.4, overlap = 27
PHY-3002 : Step(2674): len = 18054.1, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047047s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (199.3%)

PHY-3001 : Trial Legalized: Len = 23574.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00307166
PHY-3002 : Step(2675): len = 22987.2, overlap = 0.25
PHY-3002 : Step(2676): len = 22755.4, overlap = 1.75
PHY-3002 : Step(2677): len = 22415.2, overlap = 2.5
PHY-3002 : Step(2678): len = 21748.2, overlap = 4.5
PHY-3002 : Step(2679): len = 21300.1, overlap = 4
PHY-3002 : Step(2680): len = 21135.1, overlap = 5.25
PHY-3002 : Step(2681): len = 20736.5, overlap = 6
PHY-3002 : Step(2682): len = 20692.6, overlap = 6.5
PHY-3002 : Step(2683): len = 20348.5, overlap = 5.5
PHY-3002 : Step(2684): len = 20246.5, overlap = 5
PHY-3002 : Step(2685): len = 20106.9, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006147s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (254.2%)

PHY-3001 : Legalized: Len = 22217.4, Over = 0
PHY-3001 : End spreading;  0.003037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 22217.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 33816, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 33856, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 33872, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 33888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036549s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.5%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 5.00, top10 = 1.25, top15 = 0.66.
PHY-1001 : End incremental global routing;  0.114897s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2244, tnet num: 643, tinst num: 374, tnode num: 2504, tedge num: 3640.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.254734s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.410070s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.1%)

OPT-1001 : End physical optimization;  0.417005s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (104.9%)

RUN-1003 : finish command "place" in  2.937756s wall, 3.921875s user + 1.203125s system = 5.125000s CPU (174.5%)

RUN-1004 : used memory is 638 MB, reserved memory is 633 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      616   out of  19600    3.14%
#reg                      107   out of  19600    0.55%
#le                       617
  #lut only               510   out of    617   82.66%
  #reg only                 1   out of    617    0.16%
  #lut&reg                106   out of    617   17.18%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |617   |429    |187    |107    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 376 instances
RUN-1001 : 159 mslices, 156 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 678 nets
RUN-1001 : 470 nets have 2 pins
RUN-1001 : 137 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 33816, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 33856, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 33888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034159s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (137.2%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 5.00, top10 = 1.25, top15 = 0.66.
PHY-1001 : End global routing;  0.128718s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (133.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.185757s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 59552, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.469368s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (149.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 59552, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.006117s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (255.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 59568, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 59568
PHY-1001 : End DR Iter 2; 0.005934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.791921s wall, 1.906250s user + 0.109375s system = 2.015625s CPU (112.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.027756s wall, 2.156250s user + 0.125000s system = 2.281250s CPU (112.5%)

RUN-1004 : used memory is 638 MB, reserved memory is 633 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      616   out of  19600    3.14%
#reg                      107   out of  19600    0.55%
#le                       617
  #lut only               510   out of    617   82.66%
  #reg only                 1   out of    617    0.16%
  #lut&reg                106   out of    617   17.18%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |617   |429    |187    |107    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       420   
    #2         2        53   
    #3         3        61   
    #4         4        22   
    #5        5-10      48   
    #6       11-50      16   
    #7       51-100     1    
  Average     2.46           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 376
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 678, pip num: 4621
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 741 valid insts, and 16151 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  1.880703s wall, 10.453125s user + 0.015625s system = 10.468750s CPU (556.6%)

RUN-1004 : used memory is 638 MB, reserved memory is 633 MB, peak memory is 1014 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1322/110 useful/useless nets, 744/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 1, 109 better
SYN-1014 : Optimize round 2
SYN-1032 : 1317/2 useful/useless nets, 739/0 useful/useless insts
SYN-1019 : Optimized 20 mux instances.
SYN-1015 : Optimize round 2, 21 better
SYN-1014 : Optimize round 3
SYN-1032 : 1277/20 useful/useless nets, 717/2 useful/useless insts
SYN-1015 : Optimize round 3, 2 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 502/12 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 262/120 useful/useless nets, 138/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              314
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     24
  #bufif1                   0
  #MX21                   176
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 55
#MACRO_EQ                   9
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |207    |107    |69     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |105    |4      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1225/0 useful/useless nets, 707/4 useful/useless insts
SYN-1016 : Merged 45 instances.
SYN-2501 : Optimize round 1, 121 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 186 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 1243/190 useful/useless nets, 830/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 354/58 useful/useless nets, 280/0 useful/useless insts
SYN-1032 : 1621/3 useful/useless nets, 1257/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 101 (2.92), #lev = 5 (3.04)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (2.87), #lev = 5 (3.03)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 173 instances into 108 LUTs, name keeping = 87%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 14539.54 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 14539.61 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 59 (3.47), #lev = 4 (2.24)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 57 (3.47), #lev = 4 (2.07)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 14539.67 sec
SYN-3001 : Mapper mapped 139 instances into 57 LUTs, name keeping = 71%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               853
  #lut4                   230
  #lut5                    57
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             566

Utilization Statistics
#lut                      853   out of  19600    4.35%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                       3
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |287    |566    |107    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |57     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 149 adder to BLE ...
SYN-4008 : Packed 149 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 3 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.265521s wall, 1.343750s user + 0.062500s system = 1.406250s CPU (111.1%)

RUN-1004 : used memory is 638 MB, reserved memory is 633 MB, peak memory is 1014 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 13 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 697 instances
RUN-1001 : 275 luts, 99 seqs, 217 mslices, 45 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 919 nets
RUN-1001 : 660 nets have 2 pins
RUN-1001 : 177 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 695 instances, 275 luts, 99 seqs, 262 slices, 46 macros(262 instances: 217 mslices 45 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 220891
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 695.
PHY-3001 : End clustering;  0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2686): len = 134484, overlap = 6.75
PHY-3002 : Step(2687): len = 119427, overlap = 6.75
PHY-3002 : Step(2688): len = 75201.8, overlap = 4.5
PHY-3002 : Step(2689): len = 69186.6, overlap = 6.75
PHY-3002 : Step(2690): len = 51405.5, overlap = 4.5
PHY-3002 : Step(2691): len = 47922.9, overlap = 4.5
PHY-3002 : Step(2692): len = 39519.5, overlap = 6.75
PHY-3002 : Step(2693): len = 38785, overlap = 7.75
PHY-3002 : Step(2694): len = 29365.6, overlap = 7.5
PHY-3002 : Step(2695): len = 27639.4, overlap = 5.5
PHY-3002 : Step(2696): len = 27491.5, overlap = 10.0625
PHY-3002 : Step(2697): len = 24104.8, overlap = 15.7813
PHY-3002 : Step(2698): len = 23893.9, overlap = 16.2188
PHY-3002 : Step(2699): len = 23453.8, overlap = 10.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000115051
PHY-3002 : Step(2700): len = 23549, overlap = 10.9375
PHY-3002 : Step(2701): len = 23332.9, overlap = 10.6875
PHY-3002 : Step(2702): len = 23314.7, overlap = 10.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000230102
PHY-3002 : Step(2703): len = 23097.2, overlap = 8.5
PHY-3002 : Step(2704): len = 23014.1, overlap = 8.5
PHY-3002 : Step(2705): len = 22853.4, overlap = 10.6875
PHY-3002 : Step(2706): len = 22813.3, overlap = 10.6875
PHY-3002 : Step(2707): len = 21104, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009605s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.5931e-05
PHY-3002 : Step(2708): len = 23138.5, overlap = 19.5
PHY-3002 : Step(2709): len = 23287.1, overlap = 18.625
PHY-3002 : Step(2710): len = 22737.5, overlap = 14.75
PHY-3002 : Step(2711): len = 23047.5, overlap = 15.0625
PHY-3002 : Step(2712): len = 22516.9, overlap = 15.9063
PHY-3002 : Step(2713): len = 22684.8, overlap = 17.1563
PHY-3002 : Step(2714): len = 21454.2, overlap = 20.4063
PHY-3002 : Step(2715): len = 21519.6, overlap = 19.375
PHY-3002 : Step(2716): len = 21554.2, overlap = 17.2813
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.65217e-05
PHY-3002 : Step(2717): len = 21827.7, overlap = 33.875
PHY-3002 : Step(2718): len = 22039.2, overlap = 29.7813
PHY-3002 : Step(2719): len = 22265.3, overlap = 24.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.30435e-05
PHY-3002 : Step(2720): len = 21806.3, overlap = 24.3125
PHY-3002 : Step(2721): len = 21819.1, overlap = 24.4063
PHY-3002 : Step(2722): len = 21884.7, overlap = 25.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000146087
PHY-3002 : Step(2723): len = 21922.4, overlap = 21.9063
PHY-3002 : Step(2724): len = 21936.5, overlap = 21.4063
PHY-3002 : Step(2725): len = 21811.1, overlap = 20.1563
PHY-3002 : Step(2726): len = 21804, overlap = 19.6563
PHY-3002 : Step(2727): len = 21760.6, overlap = 20.4688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 59.97 peak overflow 3.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35496, over cnt = 35(0%), over = 52, worst = 2
PHY-1002 : len = 35920, over cnt = 16(0%), over = 24, worst = 2
PHY-1002 : len = 36080, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 36096, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 36104, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.044078s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.3%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 5.63, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.113690s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (123.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2977, tnet num: 884, tinst num: 695, tnode num: 3329, tedge num: 4643.
TMR-2508 : Levelizing timing graph completed, there are 115 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.254410s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (110.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.408707s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (110.9%)

OPT-1001 : End physical optimization;  0.417843s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (108.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 275 LUT to BLE ...
SYN-4008 : Packed 275 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 177 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 276/599 primitive instances ...
PHY-3001 : End packing;  0.035547s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (131.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 470 instances
RUN-1001 : 217 mslices, 192 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 821 nets
RUN-1001 : 562 nets have 2 pins
RUN-1001 : 177 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 468 instances, 409 slices, 46 macros(262 instances: 217 mslices 45 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 21693.2, Over = 26
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.40331e-05
PHY-3002 : Step(2728): len = 21086, overlap = 29
PHY-3002 : Step(2729): len = 21089.3, overlap = 29.25
PHY-3002 : Step(2730): len = 20775.7, overlap = 31.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.80661e-05
PHY-3002 : Step(2731): len = 21185, overlap = 29.75
PHY-3002 : Step(2732): len = 21226.6, overlap = 29
PHY-3002 : Step(2733): len = 21322.5, overlap = 29
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000136132
PHY-3002 : Step(2734): len = 21678.4, overlap = 26
PHY-3002 : Step(2735): len = 21746.8, overlap = 25.75
PHY-3002 : Step(2736): len = 21746.8, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049645s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (157.4%)

PHY-3001 : Trial Legalized: Len = 27365.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2737): len = 23058.8, overlap = 10.25
PHY-3002 : Step(2738): len = 22494.1, overlap = 12.75
PHY-3002 : Step(2739): len = 22175.5, overlap = 15.5
PHY-3002 : Step(2740): len = 21795.9, overlap = 14
PHY-3002 : Step(2741): len = 21795.9, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.93892e-05
PHY-3002 : Step(2742): len = 21847.1, overlap = 14.25
PHY-3002 : Step(2743): len = 21847.1, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.87784e-05
PHY-3002 : Step(2744): len = 21907.7, overlap = 14.25
PHY-3002 : Step(2745): len = 21907.7, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006555s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 25108, Over = 0
PHY-3001 : End spreading;  0.003078s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 25108, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 46592, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 46608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031401s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (149.3%)

PHY-1001 : Congestion index: top1 = 17.50, top5 = 8.75, top10 = 2.50, top15 = 1.32.
PHY-1001 : End incremental global routing;  0.113398s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (124.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2689, tnet num: 786, tinst num: 468, tnode num: 2949, tedge num: 4306.
TMR-2508 : Levelizing timing graph completed, there are 113 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.268885s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (104.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.431097s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (108.7%)

OPT-1001 : End physical optimization;  0.439421s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (106.7%)

RUN-1003 : finish command "place" in  2.492857s wall, 3.640625s user + 0.703125s system = 4.343750s CPU (174.2%)

RUN-1004 : used memory is 638 MB, reserved memory is 633 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      799   out of  19600    4.08%
#reg                      107   out of  19600    0.55%
#le                       800
  #lut only               693   out of    800   86.63%
  #reg only                 1   out of    800    0.13%
  #lut&reg                106   out of    800   13.25%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |800   |546    |253    |107    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 470 instances
RUN-1001 : 217 mslices, 192 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 821 nets
RUN-1001 : 562 nets have 2 pins
RUN-1001 : 177 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 46592, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 46608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031443s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (198.8%)

PHY-1001 : Congestion index: top1 = 17.50, top5 = 8.75, top10 = 2.50, top15 = 1.32.
PHY-1001 : End global routing;  0.114654s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (122.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.224920s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 66680, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.559759s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (147.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 66680, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007524s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (207.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 66696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 66696
PHY-1001 : End DR Iter 2; 0.006803s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.958501s wall, 2.156250s user + 0.140625s system = 2.296875s CPU (117.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.187044s wall, 2.421875s user + 0.140625s system = 2.562500s CPU (117.2%)

RUN-1004 : used memory is 637 MB, reserved memory is 632 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      799   out of  19600    4.08%
#reg                      107   out of  19600    0.55%
#le                       800
  #lut only               693   out of    800   86.63%
  #reg only                 1   out of    800    0.13%
  #lut&reg                106   out of    800   13.25%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |800   |546    |253    |107    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       512   
    #2         2        69   
    #3         3        76   
    #4         4        31   
    #5        5-10      51   
    #6       11-50      24   
    #7       51-100     1    
  Average     2.40           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 470
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 821, pip num: 5414
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 870 valid insts, and 19735 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.326880s wall, 12.312500s user + 0.093750s system = 12.406250s CPU (533.2%)

RUN-1004 : used memory is 637 MB, reserved memory is 632 MB, peak memory is 1014 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.329246s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (99.9%)

RUN-1004 : used memory is 689 MB, reserved memory is 684 MB, peak memory is 1014 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.445932s wall, 0.640625s user + 0.281250s system = 0.921875s CPU (12.4%)

RUN-1004 : used memory is 696 MB, reserved memory is 692 MB, peak memory is 1014 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.144446s wall, 2.062500s user + 0.312500s system = 2.375000s CPU (26.0%)

RUN-1004 : used memory is 653 MB, reserved memory is 649 MB, peak memory is 1014 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1310/120 useful/useless nets, 742/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 1, 119 better
SYN-1014 : Optimize round 2
SYN-1032 : 1305/2 useful/useless nets, 737/0 useful/useless insts
SYN-1019 : Optimized 20 mux instances.
SYN-1015 : Optimize round 2, 21 better
SYN-1014 : Optimize round 3
SYN-1032 : 1265/20 useful/useless nets, 715/2 useful/useless insts
SYN-1015 : Optimize round 3, 2 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              313
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     24
  #bufif1                   0
  #MX21                   176
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 55
#MACRO_EQ                   8
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |206    |107    |68     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1213/0 useful/useless nets, 705/4 useful/useless insts
SYN-1016 : Merged 45 instances.
SYN-2501 : Optimize round 1, 121 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 186 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 1231/190 useful/useless nets, 828/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1591/2 useful/useless nets, 1237/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 101 (2.92), #lev = 5 (3.04)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 102 (2.87), #lev = 5 (3.03)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 173 instances into 108 LUTs, name keeping = 87%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 14730.60 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 14730.66 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 14730.72 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               847
  #lut4                   221
  #lut5                    60
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             566

Utilization Statistics
#lut                      847   out of  19600    4.32%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                       3
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |281    |566    |107    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 149 adder to BLE ...
SYN-4008 : Packed 149 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 3 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.260908s wall, 1.328125s user + 0.031250s system = 1.359375s CPU (107.8%)

RUN-1004 : used memory is 640 MB, reserved memory is 635 MB, peak memory is 1014 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 13 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 691 instances
RUN-1001 : 269 luts, 99 seqs, 217 mslices, 45 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 913 nets
RUN-1001 : 654 nets have 2 pins
RUN-1001 : 174 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 689 instances, 269 luts, 99 seqs, 262 slices, 46 macros(262 instances: 217 mslices 45 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 215482
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 689.
PHY-3001 : End clustering;  0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2746): len = 131136, overlap = 6.75
PHY-3002 : Step(2747): len = 115249, overlap = 6.75
PHY-3002 : Step(2748): len = 74005.7, overlap = 4.5
PHY-3002 : Step(2749): len = 64970.4, overlap = 4.5
PHY-3002 : Step(2750): len = 51524.2, overlap = 2.25
PHY-3002 : Step(2751): len = 48431.1, overlap = 4.5
PHY-3002 : Step(2752): len = 38169.6, overlap = 6.75
PHY-3002 : Step(2753): len = 36161.9, overlap = 6.75
PHY-3002 : Step(2754): len = 33842, overlap = 7.5
PHY-3002 : Step(2755): len = 28429.6, overlap = 6.25
PHY-3002 : Step(2756): len = 27290.3, overlap = 9
PHY-3002 : Step(2757): len = 26307.6, overlap = 7.75
PHY-3002 : Step(2758): len = 23751.7, overlap = 7.5
PHY-3002 : Step(2759): len = 23480.4, overlap = 8
PHY-3002 : Step(2760): len = 21774.1, overlap = 6.75
PHY-3002 : Step(2761): len = 21627.3, overlap = 8.625
PHY-3002 : Step(2762): len = 21558.2, overlap = 9.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000105972
PHY-3002 : Step(2763): len = 21457.6, overlap = 8.8125
PHY-3002 : Step(2764): len = 21424.9, overlap = 8.875
PHY-3002 : Step(2765): len = 21049, overlap = 10.75
PHY-3002 : Step(2766): len = 20978.6, overlap = 10.75
PHY-3002 : Step(2767): len = 20469.8, overlap = 13
PHY-3002 : Step(2768): len = 20359.7, overlap = 12.625
PHY-3002 : Step(2769): len = 20243.5, overlap = 10.3125
PHY-3002 : Step(2770): len = 20237.8, overlap = 10.6875
PHY-3002 : Step(2771): len = 20147.7, overlap = 8.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000211943
PHY-3002 : Step(2772): len = 20110.8, overlap = 8.375
PHY-3002 : Step(2773): len = 20083.5, overlap = 8.375
PHY-3002 : Step(2774): len = 19923, overlap = 11
PHY-3002 : Step(2775): len = 19841.2, overlap = 11.375
PHY-3002 : Step(2776): len = 19827.7, overlap = 11.375
PHY-3002 : Step(2777): len = 19805.2, overlap = 11.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000423887
PHY-3002 : Step(2778): len = 19826.4, overlap = 11.375
PHY-3002 : Step(2779): len = 19826.6, overlap = 11.375
PHY-3002 : Step(2780): len = 19820.3, overlap = 11.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009433s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (165.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17708e-05
PHY-3002 : Step(2781): len = 20467.8, overlap = 20.7188
PHY-3002 : Step(2782): len = 20579.9, overlap = 19.625
PHY-3002 : Step(2783): len = 20703.9, overlap = 12.6563
PHY-3002 : Step(2784): len = 20920.7, overlap = 12.0313
PHY-3002 : Step(2785): len = 20036.7, overlap = 15.375
PHY-3002 : Step(2786): len = 20182, overlap = 17
PHY-3002 : Step(2787): len = 20035.9, overlap = 15.8125
PHY-3002 : Step(2788): len = 19604.6, overlap = 13.3438
PHY-3002 : Step(2789): len = 19813.8, overlap = 14.4375
PHY-3002 : Step(2790): len = 19678.2, overlap = 16.0625
PHY-3002 : Step(2791): len = 19012.1, overlap = 19.125
PHY-3002 : Step(2792): len = 18339.8, overlap = 20
PHY-3002 : Step(2793): len = 18390.2, overlap = 20.375
PHY-3002 : Step(2794): len = 18433.5, overlap = 20.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.35415e-05
PHY-3002 : Step(2795): len = 18140.1, overlap = 17.625
PHY-3002 : Step(2796): len = 18140.1, overlap = 17.625
PHY-3002 : Step(2797): len = 18160.4, overlap = 17.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.70831e-05
PHY-3002 : Step(2798): len = 18301.6, overlap = 13.3438
PHY-3002 : Step(2799): len = 18301.6, overlap = 13.3438
PHY-3002 : Step(2800): len = 18113.5, overlap = 13.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.53291e-05
PHY-3002 : Step(2801): len = 18778.1, overlap = 44.8125
PHY-3002 : Step(2802): len = 18778.1, overlap = 44.8125
PHY-3002 : Step(2803): len = 18896.2, overlap = 45.0625
PHY-3002 : Step(2804): len = 18896.2, overlap = 45.0625
PHY-3002 : Step(2805): len = 18697.7, overlap = 42.2813
PHY-3002 : Step(2806): len = 18815.5, overlap = 42.4375
PHY-3002 : Step(2807): len = 18815.5, overlap = 42.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.06581e-05
PHY-3002 : Step(2808): len = 19324.4, overlap = 36.6875
PHY-3002 : Step(2809): len = 19489.9, overlap = 34.0313
PHY-3002 : Step(2810): len = 19732.6, overlap = 33.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.13163e-05
PHY-3002 : Step(2811): len = 19594, overlap = 32.0625
PHY-3002 : Step(2812): len = 19647.6, overlap = 32.0625
PHY-3002 : Step(2813): len = 19791.2, overlap = 28.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000122633
PHY-3002 : Step(2814): len = 19700.3, overlap = 28.6563
PHY-3002 : Step(2815): len = 19680.2, overlap = 29.6563
PHY-3002 : Step(2816): len = 19735.1, overlap = 27.4063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000245265
PHY-3002 : Step(2817): len = 19767.8, overlap = 27.2813
PHY-3002 : Step(2818): len = 19794.4, overlap = 24.9063
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 60.81 peak overflow 2.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 31992, over cnt = 34(0%), over = 57, worst = 2
PHY-1002 : len = 32352, over cnt = 13(0%), over = 22, worst = 2
PHY-1002 : len = 32496, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 32480, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 32480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043612s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.5%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.113880s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2953, tnet num: 878, tinst num: 689, tnode num: 3305, tedge num: 4607.
TMR-2508 : Levelizing timing graph completed, there are 115 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.266278s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.426106s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.0%)

OPT-1001 : End physical optimization;  0.434586s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (97.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 269 LUT to BLE ...
SYN-4008 : Packed 269 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 171 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 270/593 primitive instances ...
PHY-3001 : End packing;  0.034900s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (134.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 469 instances
RUN-1001 : 217 mslices, 191 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 556 nets have 2 pins
RUN-1001 : 174 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 467 instances, 408 slices, 46 macros(262 instances: 217 mslices 45 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 19843, Over = 30.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.20565e-05
PHY-3002 : Step(2819): len = 19219.8, overlap = 34.75
PHY-3002 : Step(2820): len = 19219.8, overlap = 34.75
PHY-3002 : Step(2821): len = 19077.5, overlap = 33.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.4113e-05
PHY-3002 : Step(2822): len = 19567, overlap = 27.5
PHY-3002 : Step(2823): len = 19567, overlap = 27.5
PHY-3002 : Step(2824): len = 19334.1, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000128226
PHY-3002 : Step(2825): len = 19821, overlap = 25.5
PHY-3002 : Step(2826): len = 19821, overlap = 25.5
PHY-3002 : Step(2827): len = 19605.1, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.060927s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (153.9%)

PHY-3001 : Trial Legalized: Len = 26536.3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0854995
PHY-3002 : Step(2828): len = 25166.7, overlap = 1
PHY-3002 : Step(2829): len = 25089.1, overlap = 2
PHY-3002 : Step(2830): len = 24905.4, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006713s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (232.8%)

PHY-3001 : Legalized: Len = 26139.4, Over = 0
PHY-3001 : End spreading;  0.003008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 26139.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 48624, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 48624, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 48640, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 48640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040260s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.4%)

PHY-1001 : Congestion index: top1 = 17.50, top5 = 7.50, top10 = 3.75, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.121344s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2668, tnet num: 780, tinst num: 467, tnode num: 2931, tedge num: 4275.
TMR-2508 : Levelizing timing graph completed, there are 113 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.278058s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.447593s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (101.2%)

OPT-1001 : End physical optimization;  0.455269s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (103.0%)

RUN-1003 : finish command "place" in  3.061339s wall, 4.140625s user + 1.125000s system = 5.265625s CPU (172.0%)

RUN-1004 : used memory is 640 MB, reserved memory is 635 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      793   out of  19600    4.05%
#reg                      107   out of  19600    0.55%
#le                       794
  #lut only               687   out of    794   86.52%
  #reg only                 1   out of    794    0.13%
  #lut&reg                106   out of    794   13.35%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |794   |540    |253    |107    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 469 instances
RUN-1001 : 217 mslices, 191 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 556 nets have 2 pins
RUN-1001 : 174 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 48624, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 48624, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 48640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038042s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (123.2%)

PHY-1001 : Congestion index: top1 = 17.50, top5 = 7.50, top10 = 3.75, top15 = 1.25.
PHY-1001 : End global routing;  0.134941s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (115.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.226653s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (103.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 67368, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.484867s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (154.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 67392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 67392
PHY-1001 : End DR Iter 1; 0.007848s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.861460s wall, 2.062500s user + 0.062500s system = 2.125000s CPU (114.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.109917s wall, 2.343750s user + 0.062500s system = 2.406250s CPU (114.0%)

RUN-1004 : used memory is 640 MB, reserved memory is 634 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      793   out of  19600    4.05%
#reg                      107   out of  19600    0.55%
#le                       794
  #lut only               687   out of    794   86.52%
  #reg only                 1   out of    794    0.13%
  #lut&reg                106   out of    794   13.35%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |794   |540    |253    |107    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       506   
    #2         2        77   
    #3         3        63   
    #4         4        33   
    #5        5-10      54   
    #6       11-50      24   
    #7       51-100     1    
  Average     2.40           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 469
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 815, pip num: 5514
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 864 valid insts, and 19912 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.272817s wall, 13.078125s user + 0.093750s system = 13.171875s CPU (579.5%)

RUN-1004 : used memory is 640 MB, reserved memory is 634 MB, peak memory is 1014 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.340503s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (101.4%)

RUN-1004 : used memory is 692 MB, reserved memory is 686 MB, peak memory is 1014 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.468070s wall, 0.718750s user + 0.281250s system = 1.000000s CPU (13.4%)

RUN-1004 : used memory is 700 MB, reserved memory is 694 MB, peak memory is 1014 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.170065s wall, 2.171875s user + 0.312500s system = 2.484375s CPU (27.1%)

RUN-1004 : used memory is 657 MB, reserved memory is 651 MB, peak memory is 1014 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1310/120 useful/useless nets, 742/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 1, 119 better
SYN-1014 : Optimize round 2
SYN-1032 : 1305/2 useful/useless nets, 737/0 useful/useless insts
SYN-1019 : Optimized 20 mux instances.
SYN-1015 : Optimize round 2, 21 better
SYN-1014 : Optimize round 3
SYN-1032 : 1265/20 useful/useless nets, 715/2 useful/useless insts
SYN-1015 : Optimize round 3, 2 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              313
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     24
  #bufif1                   0
  #MX21                   176
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 55
#MACRO_EQ                   8
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |206    |107    |68     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 36 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 1559/40 useful/useless nets, 1051/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1919/2 useful/useless nets, 1460/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 216 (3.50), #lev = 5 (2.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 217 (3.47), #lev = 5 (2.84)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 351 instances into 223 LUTs, name keeping = 67%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 15013.61 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 15013.70 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 15013.75 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               962
  #lut4                   336
  #lut5                    60
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             566

Utilization Statistics
#lut                      962   out of  19600    4.91%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |396    |566    |107    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 149 adder to BLE ...
SYN-4008 : Packed 149 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.404174s wall, 1.515625s user + 0.093750s system = 1.609375s CPU (114.6%)

RUN-1004 : used memory is 656 MB, reserved memory is 650 MB, peak memory is 1014 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 941 instances
RUN-1001 : 384 luts, 99 seqs, 307 mslices, 90 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1673 nets
RUN-1001 : 1077 nets have 2 pins
RUN-1001 : 499 nets have [3 - 5] pins
RUN-1001 : 44 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 939 instances, 384 luts, 99 seqs, 397 slices, 91 macros(397 instances: 307 mslices 90 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 290682
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 939.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2831): len = 177601, overlap = 4.5
PHY-3002 : Step(2832): len = 151543, overlap = 4.5
PHY-3002 : Step(2833): len = 99401.9, overlap = 4.5
PHY-3002 : Step(2834): len = 89711.1, overlap = 6.75
PHY-3002 : Step(2835): len = 60282.4, overlap = 2.25
PHY-3002 : Step(2836): len = 55440.1, overlap = 12.4063
PHY-3002 : Step(2837): len = 46360.7, overlap = 30.875
PHY-3002 : Step(2838): len = 38633.5, overlap = 40.1563
PHY-3002 : Step(2839): len = 35549.9, overlap = 50.2188
PHY-3002 : Step(2840): len = 29517.4, overlap = 60.3438
PHY-3002 : Step(2841): len = 29281.7, overlap = 64.3125
PHY-3002 : Step(2842): len = 26198.2, overlap = 70.7188
PHY-3002 : Step(2843): len = 25648.8, overlap = 72.9063
PHY-3002 : Step(2844): len = 23973.7, overlap = 75.7813
PHY-3002 : Step(2845): len = 24011.4, overlap = 75.9063
PHY-3002 : Step(2846): len = 23230.6, overlap = 80.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.86249e-05
PHY-3002 : Step(2847): len = 23457.4, overlap = 72.9688
PHY-3002 : Step(2848): len = 23732.7, overlap = 77.625
PHY-3002 : Step(2849): len = 24270.5, overlap = 77.5938
PHY-3002 : Step(2850): len = 25048.8, overlap = 75.3125
PHY-3002 : Step(2851): len = 24031.1, overlap = 70.3438
PHY-3002 : Step(2852): len = 24010.1, overlap = 70.3438
PHY-3002 : Step(2853): len = 23961.8, overlap = 70.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00011725
PHY-3002 : Step(2854): len = 23825.2, overlap = 69.9063
PHY-3002 : Step(2855): len = 23867, overlap = 67.75
PHY-3002 : Step(2856): len = 23841.1, overlap = 69.0313
PHY-3002 : Step(2857): len = 23857, overlap = 68.5938
PHY-3002 : Step(2858): len = 23620, overlap = 67.7188
PHY-3002 : Step(2859): len = 23619.5, overlap = 65.4688
PHY-3002 : Step(2860): len = 23317, overlap = 63.4688
PHY-3002 : Step(2861): len = 23270.9, overlap = 63.0313
PHY-3002 : Step(2862): len = 22996.3, overlap = 62.5313
PHY-3002 : Step(2863): len = 22944.7, overlap = 62.4375
PHY-3002 : Step(2864): len = 22631.1, overlap = 61.9063
PHY-3002 : Step(2865): len = 22631.1, overlap = 61.9063
PHY-3002 : Step(2866): len = 22505.7, overlap = 63.9063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0002345
PHY-3002 : Step(2867): len = 22439, overlap = 63.6875
PHY-3002 : Step(2868): len = 22439, overlap = 63.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000468999
PHY-3002 : Step(2869): len = 22473.2, overlap = 63.25
PHY-3002 : Step(2870): len = 22473.2, overlap = 63.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00089533
PHY-3002 : Step(2871): len = 23076.6, overlap = 57.6563
PHY-3002 : Step(2872): len = 23104.5, overlap = 56.5625
PHY-3002 : Step(2873): len = 22986.8, overlap = 57.5938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00179066
PHY-3002 : Step(2874): len = 22976, overlap = 57.5938
PHY-3002 : Step(2875): len = 22970.8, overlap = 57.5938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007514s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (415.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.66835e-06
PHY-3002 : Step(2876): len = 21906.8, overlap = 86.5625
PHY-3002 : Step(2877): len = 21960.7, overlap = 86.7188
PHY-3002 : Step(2878): len = 21168.4, overlap = 92.875
PHY-3002 : Step(2879): len = 21178.1, overlap = 98.875
PHY-3002 : Step(2880): len = 20881.9, overlap = 94.0625
PHY-3002 : Step(2881): len = 20594.6, overlap = 93.4063
PHY-3002 : Step(2882): len = 20267.5, overlap = 84.7188
PHY-3002 : Step(2883): len = 20150.4, overlap = 80.2813
PHY-3002 : Step(2884): len = 19442.9, overlap = 84.6563
PHY-3002 : Step(2885): len = 19408.5, overlap = 90.875
PHY-3002 : Step(2886): len = 19098.9, overlap = 98.8438
PHY-3002 : Step(2887): len = 18450.6, overlap = 101.219
PHY-3002 : Step(2888): len = 18461.4, overlap = 103.75
PHY-3002 : Step(2889): len = 18439.6, overlap = 102.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.3367e-06
PHY-3002 : Step(2890): len = 18273.2, overlap = 104.781
PHY-3002 : Step(2891): len = 18273.2, overlap = 104.781
PHY-3002 : Step(2892): len = 18191.6, overlap = 107.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.06734e-05
PHY-3002 : Step(2893): len = 19427, overlap = 105.656
PHY-3002 : Step(2894): len = 19580.9, overlap = 105.656
PHY-3002 : Step(2895): len = 20370.8, overlap = 104.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.13468e-05
PHY-3002 : Step(2896): len = 20001.6, overlap = 100.563
PHY-3002 : Step(2897): len = 20089.5, overlap = 99.7188
PHY-3002 : Step(2898): len = 20893.9, overlap = 83.625
PHY-3002 : Step(2899): len = 21080.6, overlap = 85.9063
PHY-3002 : Step(2900): len = 20471.1, overlap = 76.875
PHY-3002 : Step(2901): len = 20531.3, overlap = 76.7813
PHY-3002 : Step(2902): len = 20676.2, overlap = 76.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.26936e-05
PHY-3002 : Step(2903): len = 21131.9, overlap = 71.8438
PHY-3002 : Step(2904): len = 21267.8, overlap = 68.7188
PHY-3002 : Step(2905): len = 21733.5, overlap = 61.2813
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.08341e-05
PHY-3002 : Step(2906): len = 22654.5, overlap = 89.5
PHY-3002 : Step(2907): len = 22801.2, overlap = 90.25
PHY-3002 : Step(2908): len = 23118.8, overlap = 80.9063
PHY-3002 : Step(2909): len = 22483.2, overlap = 89.5
PHY-3002 : Step(2910): len = 22483.2, overlap = 89.5
PHY-3002 : Step(2911): len = 22294.9, overlap = 80.4063
PHY-3002 : Step(2912): len = 22294.9, overlap = 80.4063
PHY-3002 : Step(2913): len = 22008.2, overlap = 85.9063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.16683e-05
PHY-3002 : Step(2914): len = 22756.8, overlap = 72.6875
PHY-3002 : Step(2915): len = 22898, overlap = 71.25
PHY-3002 : Step(2916): len = 23087.5, overlap = 70.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.33365e-05
PHY-3002 : Step(2917): len = 23515.9, overlap = 65
PHY-3002 : Step(2918): len = 23515.9, overlap = 65
PHY-3002 : Step(2919): len = 23017.7, overlap = 63.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.64441e-05
PHY-3002 : Step(2920): len = 23714, overlap = 58.9688
PHY-3002 : Step(2921): len = 23780, overlap = 61.125
PHY-3002 : Step(2922): len = 24047.4, overlap = 55.5313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000172888
PHY-3002 : Step(2923): len = 24200.7, overlap = 52.0938
PHY-3002 : Step(2924): len = 24200.7, overlap = 52.0938
PHY-3002 : Step(2925): len = 24247.7, overlap = 49.6875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000345776
PHY-3002 : Step(2926): len = 24639.4, overlap = 46.6563
PHY-3002 : Step(2927): len = 24881.8, overlap = 44.2188
PHY-3002 : Step(2928): len = 25105.1, overlap = 42.7188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000691553
PHY-3002 : Step(2929): len = 25223.2, overlap = 44.9063
PHY-3002 : Step(2930): len = 25252.5, overlap = 44.8125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00111893
PHY-3002 : Step(2931): len = 25391.8, overlap = 45.3125
PHY-3002 : Step(2932): len = 25547.6, overlap = 45.7188
PHY-3002 : Step(2933): len = 25621.1, overlap = 45.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00223786
PHY-3002 : Step(2934): len = 25664.4, overlap = 45.6563
PHY-3002 : Step(2935): len = 25682.3, overlap = 45.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00423935
PHY-3002 : Step(2936): len = 25756.9, overlap = 45.2188
PHY-3002 : Step(2937): len = 25756.9, overlap = 45.2188
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00685927
PHY-3002 : Step(2938): len = 25787.5, overlap = 45.625
PHY-3002 : Step(2939): len = 25832.7, overlap = 45.7188
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0110983
PHY-3002 : Step(2940): len = 25856.3, overlap = 46.4688
PHY-3002 : Step(2941): len = 25859.6, overlap = 46.1875
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.017957
PHY-3002 : Step(2942): len = 25856.7, overlap = 43.7813
PHY-3002 : Step(2943): len = 25856.7, overlap = 43.7813
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0290545
PHY-3002 : Step(2944): len = 25860.6, overlap = 43.9688
PHY-3002 : Step(2945): len = 25870.2, overlap = 44.1875
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.056897
PHY-3002 : Step(2946): len = 25863.6, overlap = 44.1875
PHY-3002 : Step(2947): len = 25863.6, overlap = 44.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 100.34 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 56160, over cnt = 93(0%), over = 166, worst = 4
PHY-1002 : len = 57656, over cnt = 38(0%), over = 61, worst = 4
PHY-1002 : len = 58504, over cnt = 12(0%), over = 17, worst = 2
PHY-1002 : len = 58376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.062857s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (149.1%)

PHY-1001 : Congestion index: top1 = 23.75, top5 = 11.25, top10 = 4.38, top15 = 1.88.
PHY-1001 : End incremental global routing;  0.139256s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (123.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4761, tnet num: 1143, tinst num: 939, tnode num: 5341, tedge num: 7528.
TMR-2508 : Levelizing timing graph completed, there are 123 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.276455s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (96.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.490809s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (105.1%)

OPT-1001 : End physical optimization;  0.502984s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (108.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 384 LUT to BLE ...
SYN-4008 : Packed 384 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 285 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 384/842 primitive instances ...
PHY-3001 : End packing;  0.045879s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (68.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 656 instances
RUN-1001 : 307 mslices, 288 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1575 nets
RUN-1001 : 979 nets have 2 pins
RUN-1001 : 499 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 654 instances, 595 slices, 91 macros(397 instances: 307 mslices 90 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : After packing: Len = 25835, Over = 44.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.03204e-05
PHY-3002 : Step(2948): len = 24068.3, overlap = 47.25
PHY-3002 : Step(2949): len = 24049.7, overlap = 46.75
PHY-3002 : Step(2950): len = 23475.3, overlap = 49.5
PHY-3002 : Step(2951): len = 23342.1, overlap = 51.5
PHY-3002 : Step(2952): len = 23312.1, overlap = 51.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.66932e-05
PHY-3002 : Step(2953): len = 24048.5, overlap = 47.5
PHY-3002 : Step(2954): len = 24124.3, overlap = 46.5
PHY-3002 : Step(2955): len = 24245, overlap = 43.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000153386
PHY-3002 : Step(2956): len = 24877.4, overlap = 38.5
PHY-3002 : Step(2957): len = 25076.2, overlap = 39.5
PHY-3002 : Step(2958): len = 25076.2, overlap = 39.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.077854s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (180.6%)

PHY-3001 : Trial Legalized: Len = 34248.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0031658
PHY-3002 : Step(2959): len = 31152, overlap = 2
PHY-3002 : Step(2960): len = 30346.6, overlap = 4
PHY-3002 : Step(2961): len = 30447, overlap = 3.5
PHY-3002 : Step(2962): len = 29612.2, overlap = 4.5
PHY-3002 : Step(2963): len = 29481, overlap = 4.25
PHY-3002 : Step(2964): len = 29350.4, overlap = 4.25
PHY-3002 : Step(2965): len = 29116.5, overlap = 4.25
PHY-3002 : Step(2966): len = 28546.8, overlap = 5.75
PHY-3002 : Step(2967): len = 28483.2, overlap = 5.5
PHY-3002 : Step(2968): len = 28372.7, overlap = 6.75
PHY-3002 : Step(2969): len = 28286.4, overlap = 7.25
PHY-3002 : Step(2970): len = 28133.7, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007602s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 30335.3, Over = 0
PHY-3001 : End spreading;  0.003856s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 30335.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 75360, over cnt = 14(0%), over = 19, worst = 2
PHY-1002 : len = 75472, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 75408, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 75416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.053855s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (290.1%)

PHY-1001 : Congestion index: top1 = 21.88, top5 = 14.38, top10 = 6.88, top15 = 2.50.
PHY-1001 : End incremental global routing;  0.146952s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (180.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4476, tnet num: 1045, tinst num: 654, tnode num: 4967, tedge num: 7196.
TMR-2508 : Levelizing timing graph completed, there are 121 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.299157s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (104.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.536806s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (125.2%)

OPT-1001 : End physical optimization;  0.547924s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (122.6%)

RUN-1003 : finish command "place" in  4.741153s wall, 7.078125s user + 2.171875s system = 9.250000s CPU (195.1%)

RUN-1004 : used memory is 656 MB, reserved memory is 650 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1178   out of  19600    6.01%
#reg                      107   out of  19600    0.55%
#le                      1178
  #lut only              1071   out of   1178   90.92%
  #reg only                 0   out of   1178    0.00%
  #lut&reg                107   out of   1178    9.08%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1178  |925    |253    |107    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 656 instances
RUN-1001 : 307 mslices, 288 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1575 nets
RUN-1001 : 979 nets have 2 pins
RUN-1001 : 499 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 75360, over cnt = 14(0%), over = 19, worst = 2
PHY-1002 : len = 75472, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 75496, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 75416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051659s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (151.2%)

PHY-1001 : Congestion index: top1 = 21.88, top5 = 14.38, top10 = 6.88, top15 = 2.50.
PHY-1001 : End global routing;  0.153248s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (132.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.227963s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 49% nets.
PHY-1002 : len = 134920, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 134920
PHY-1001 : End Routed; 0.721888s wall, 1.187500s user + 0.031250s system = 1.218750s CPU (168.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.246965s wall, 2.687500s user + 0.078125s system = 2.765625s CPU (123.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.531202s wall, 3.031250s user + 0.093750s system = 3.125000s CPU (123.5%)

RUN-1004 : used memory is 660 MB, reserved memory is 653 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1178   out of  19600    6.01%
#reg                      107   out of  19600    0.55%
#le                      1178
  #lut only              1071   out of   1178   90.92%
  #reg only                 0   out of   1178    0.00%
  #lut&reg                107   out of   1178    9.08%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1178  |925    |253    |107    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       929   
    #2          2       388   
    #3          3        78   
    #4          4        32   
    #5        5-10       48   
    #6        11-50      37   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.72            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 656
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1575, pip num: 9215
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1007 valid insts, and 28948 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.667892s wall, 15.250000s user + 0.031250s system = 15.281250s CPU (572.8%)

RUN-1004 : used memory is 660 MB, reserved memory is 654 MB, peak memory is 1014 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.393891s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (102.0%)

RUN-1004 : used memory is 692 MB, reserved memory is 688 MB, peak memory is 1014 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.325406s wall, 0.687500s user + 0.265625s system = 0.953125s CPU (13.0%)

RUN-1004 : used memory is 710 MB, reserved memory is 709 MB, peak memory is 1014 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.068116s wall, 2.234375s user + 0.328125s system = 2.562500s CPU (28.3%)

RUN-1004 : used memory is 665 MB, reserved memory is 663 MB, peak memory is 1014 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: 'raddr' is not declared in lcd_display.v(50)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: 'raddr' is not declared in lcd_display.v(50)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1363/110 useful/useless nets, 776/14 useful/useless insts
SYN-1015 : Optimize round 1, 132 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 24 instances.
SYN-1015 : Optimize round 1, 82 better
SYN-1014 : Optimize round 2
SYN-1032 : 700/14 useful/useless nets, 387/0 useful/useless insts
SYN-1019 : Optimized 130 mux instances.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 138 better
SYN-1014 : Optimize round 3
SYN-1032 : 440/130 useful/useless nets, 244/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              324
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     24
  #bufif1                   0
  #MX21                   176
  #FADD                     0
  #DFF                    117
  #LATCH                    0
#MACRO_ADD                 56
#MACRO_EQ                  10
#MACRO_MUX                153

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |207    |117    |71     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |194    |4      |41     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 58 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1016 : Merged 3 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 37 macro adder
SYN-1019 : Optimized 86 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1032 : 592/98 useful/useless nets, 485/0 useful/useless insts
SYN-1032 : 2000/3 useful/useless nets, 1525/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.61), #lev = 4 (2.59)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 183 (3.66), #lev = 4 (2.59)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 312 instances into 185 LUTs, name keeping = 55%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 15893.26 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 15893.34 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 127 (3.46), #lev = 5 (2.64)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 128 (3.48), #lev = 5 (2.62)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 15893.40 sec
SYN-3001 : Mapper mapped 202 instances into 128 LUTs, name keeping = 67%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts              1012
  #lut4                   355
  #lut5                    80
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             577

Utilization Statistics
#lut                     1012   out of  19600    5.16%
#reg                      117   out of  19600    0.60%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |435    |577    |117    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |128    |276    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 53 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 45 adder to BLE ...
SYN-4008 : Packed 45 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 249 adder to BLE ...
SYN-4008 : Packed 249 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.448408s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (103.6%)

RUN-1004 : used memory is 663 MB, reserved memory is 662 MB, peak memory is 1014 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 996 instances
RUN-1001 : 423 luts, 109 seqs, 313 mslices, 90 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1737 nets
RUN-1001 : 1120 nets have 2 pins
RUN-1001 : 514 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 994 instances, 423 luts, 109 seqs, 403 slices, 92 macros(403 instances: 313 mslices 90 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 290349
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 994.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2971): len = 193551, overlap = 4.5
PHY-3002 : Step(2972): len = 156671, overlap = 6.75
PHY-3002 : Step(2973): len = 100048, overlap = 6.75
PHY-3002 : Step(2974): len = 85937.3, overlap = 7
PHY-3002 : Step(2975): len = 57332.4, overlap = 5.5625
PHY-3002 : Step(2976): len = 51898.2, overlap = 5.625
PHY-3002 : Step(2977): len = 41586.6, overlap = 16.1563
PHY-3002 : Step(2978): len = 40383.5, overlap = 21.75
PHY-3002 : Step(2979): len = 33923.2, overlap = 28.8438
PHY-3002 : Step(2980): len = 33549, overlap = 35.9375
PHY-3002 : Step(2981): len = 30399.2, overlap = 41.2813
PHY-3002 : Step(2982): len = 30528.7, overlap = 43.0625
PHY-3002 : Step(2983): len = 30068.8, overlap = 52.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000165081
PHY-3002 : Step(2984): len = 30318.8, overlap = 49.9063
PHY-3002 : Step(2985): len = 30974.1, overlap = 49.125
PHY-3002 : Step(2986): len = 29882.6, overlap = 46
PHY-3002 : Step(2987): len = 29654.4, overlap = 44.375
PHY-3002 : Step(2988): len = 27967.1, overlap = 47.3438
PHY-3002 : Step(2989): len = 27862.1, overlap = 49.9375
PHY-3002 : Step(2990): len = 27419.4, overlap = 49.625
PHY-3002 : Step(2991): len = 27116.5, overlap = 50.9063
PHY-3002 : Step(2992): len = 26685.7, overlap = 50.0625
PHY-3002 : Step(2993): len = 26564, overlap = 51.0313
PHY-3002 : Step(2994): len = 26046.4, overlap = 50.75
PHY-3002 : Step(2995): len = 25555.5, overlap = 53.1563
PHY-3002 : Step(2996): len = 25084.3, overlap = 57.75
PHY-3002 : Step(2997): len = 25000.6, overlap = 55.4375
PHY-3002 : Step(2998): len = 24698.6, overlap = 57.7813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000330161
PHY-3002 : Step(2999): len = 24579.6, overlap = 55.9688
PHY-3002 : Step(3000): len = 24500.2, overlap = 53.7188
PHY-3002 : Step(3001): len = 24227.3, overlap = 58.4063
PHY-3002 : Step(3002): len = 24188.2, overlap = 58.8438
PHY-3002 : Step(3003): len = 24148.1, overlap = 58.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000660322
PHY-3002 : Step(3004): len = 24133.5, overlap = 56.1563
PHY-3002 : Step(3005): len = 23932.7, overlap = 52.4688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00132064
PHY-3002 : Step(3006): len = 23656.7, overlap = 54.1875
PHY-3002 : Step(3007): len = 23636.6, overlap = 54.1875
PHY-3002 : Step(3008): len = 23621.3, overlap = 54.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00264129
PHY-3002 : Step(3009): len = 23613.4, overlap = 54.1875
PHY-3002 : Step(3010): len = 23261.5, overlap = 53.3125
PHY-3002 : Step(3011): len = 23261.5, overlap = 53.3125
PHY-3002 : Step(3012): len = 23234.3, overlap = 53.3125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00528258
PHY-3002 : Step(3013): len = 23221, overlap = 53.3125
PHY-3002 : Step(3014): len = 23215.1, overlap = 53.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009137s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.28887e-06
PHY-3002 : Step(3015): len = 23272.3, overlap = 82.4063
PHY-3002 : Step(3016): len = 23419.1, overlap = 83.5
PHY-3002 : Step(3017): len = 23171.1, overlap = 63.25
PHY-3002 : Step(3018): len = 23504.7, overlap = 61.4688
PHY-3002 : Step(3019): len = 22381.8, overlap = 70.2188
PHY-3002 : Step(3020): len = 22500.2, overlap = 69.5625
PHY-3002 : Step(3021): len = 21884.1, overlap = 66.75
PHY-3002 : Step(3022): len = 21149.1, overlap = 70.9063
PHY-3002 : Step(3023): len = 21369.8, overlap = 77.1875
PHY-3002 : Step(3024): len = 20954.6, overlap = 86.8125
PHY-3002 : Step(3025): len = 20301, overlap = 87.9688
PHY-3002 : Step(3026): len = 19369.3, overlap = 87.125
PHY-3002 : Step(3027): len = 19465.5, overlap = 87.4375
PHY-3002 : Step(3028): len = 19564, overlap = 84.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.57775e-06
PHY-3002 : Step(3029): len = 19051.2, overlap = 85.0938
PHY-3002 : Step(3030): len = 19130.1, overlap = 84.2188
PHY-3002 : Step(3031): len = 19320, overlap = 83.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.15549e-06
PHY-3002 : Step(3032): len = 19881.2, overlap = 82.375
PHY-3002 : Step(3033): len = 19881.2, overlap = 82.375
PHY-3002 : Step(3034): len = 19859.3, overlap = 80.7813
PHY-3002 : Step(3035): len = 19859.3, overlap = 80.7813
PHY-3002 : Step(3036): len = 19783.8, overlap = 79.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.8311e-05
PHY-3002 : Step(3037): len = 22002.7, overlap = 76.9375
PHY-3002 : Step(3038): len = 22214.6, overlap = 72.8125
PHY-3002 : Step(3039): len = 22007, overlap = 60.9688
PHY-3002 : Step(3040): len = 22429.6, overlap = 55.2813
PHY-3002 : Step(3041): len = 22247, overlap = 48.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.02409e-06
PHY-3002 : Step(3042): len = 22863.3, overlap = 95.5313
PHY-3002 : Step(3043): len = 22863.3, overlap = 95.5313
PHY-3002 : Step(3044): len = 22303, overlap = 93.2188
PHY-3002 : Step(3045): len = 22303, overlap = 93.2188
PHY-3002 : Step(3046): len = 22497.7, overlap = 81.875
PHY-3002 : Step(3047): len = 22497.7, overlap = 81.875
PHY-3002 : Step(3048): len = 22220.4, overlap = 82.7188
PHY-3002 : Step(3049): len = 22376.3, overlap = 82.75
PHY-3002 : Step(3050): len = 22832.3, overlap = 79.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.80482e-05
PHY-3002 : Step(3051): len = 23430, overlap = 64.25
PHY-3002 : Step(3052): len = 23892.9, overlap = 61.0313
PHY-3002 : Step(3053): len = 24239.5, overlap = 59.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.60964e-05
PHY-3002 : Step(3054): len = 25024.8, overlap = 56.5938
PHY-3002 : Step(3055): len = 25196.7, overlap = 55.6563
PHY-3002 : Step(3056): len = 24668.4, overlap = 55.4063
PHY-3002 : Step(3057): len = 24720.7, overlap = 50.6563
PHY-3002 : Step(3058): len = 24726.3, overlap = 51.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.21927e-05
PHY-3002 : Step(3059): len = 24922.9, overlap = 48.8438
PHY-3002 : Step(3060): len = 24997.6, overlap = 48.6563
PHY-3002 : Step(3061): len = 25045.6, overlap = 48.6563
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000144385
PHY-3002 : Step(3062): len = 25435.5, overlap = 46.5938
PHY-3002 : Step(3063): len = 25435.5, overlap = 46.5938
PHY-3002 : Step(3064): len = 25490.7, overlap = 46.5313
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 112.47 peak overflow 4.13
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 53480, over cnt = 96(0%), over = 155, worst = 5
PHY-1002 : len = 54872, over cnt = 50(0%), over = 75, worst = 5
PHY-1002 : len = 55704, over cnt = 15(0%), over = 23, worst = 3
PHY-1002 : len = 55984, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 56032, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  0.065954s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (236.9%)

PHY-1001 : Congestion index: top1 = 24.38, top5 = 11.25, top10 = 3.75, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.141834s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (154.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 5049, tnet num: 1207, tinst num: 994, tnode num: 5659, tedge num: 7997.
TMR-2508 : Levelizing timing graph completed, there are 113 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.277682s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (106.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.499981s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (118.8%)

OPT-1001 : End physical optimization;  0.511213s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (119.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 423 LUT to BLE ...
SYN-4008 : Packed 423 LUT and 108 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 314 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 423/887 primitive instances ...
PHY-3001 : End packing;  0.052863s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 685 instances
RUN-1001 : 313 mslices, 311 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1629 nets
RUN-1001 : 1012 nets have 2 pins
RUN-1001 : 514 nets have [3 - 5] pins
RUN-1001 : 44 nets have [6 - 10] pins
RUN-1001 : 36 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 683 instances, 624 slices, 92 macros(403 instances: 313 mslices 90 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : After packing: Len = 25429.8, Over = 47.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.64627e-05
PHY-3002 : Step(3065): len = 24102, overlap = 51.75
PHY-3002 : Step(3066): len = 24126.8, overlap = 51.25
PHY-3002 : Step(3067): len = 23771.3, overlap = 50
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.29255e-05
PHY-3002 : Step(3068): len = 23907.4, overlap = 50.25
PHY-3002 : Step(3069): len = 24077.2, overlap = 49.5
PHY-3002 : Step(3070): len = 24158.6, overlap = 49
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.58509e-05
PHY-3002 : Step(3071): len = 25260.9, overlap = 47.25
PHY-3002 : Step(3072): len = 25260.9, overlap = 47.25
PHY-3002 : Step(3073): len = 24930.4, overlap = 47.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.066124s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (165.4%)

PHY-3001 : Trial Legalized: Len = 34979.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000230178
PHY-3002 : Step(3074): len = 30535.5, overlap = 10.25
PHY-3002 : Step(3075): len = 29494.3, overlap = 12.75
PHY-3002 : Step(3076): len = 28605.4, overlap = 11.25
PHY-3002 : Step(3077): len = 28340.8, overlap = 11.25
PHY-3002 : Step(3078): len = 27991, overlap = 11.5
PHY-3002 : Step(3079): len = 27886.4, overlap = 12.75
PHY-3002 : Step(3080): len = 27761.7, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000460356
PHY-3002 : Step(3081): len = 27992.4, overlap = 12.5
PHY-3002 : Step(3082): len = 27992.4, overlap = 12.5
PHY-3002 : Step(3083): len = 27857.8, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006678s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 31438.3, Over = 0
PHY-3001 : End spreading;  0.003554s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (439.6%)

PHY-3001 : Final: Len = 31438.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 76696, over cnt = 14(0%), over = 17, worst = 2
PHY-1002 : len = 76792, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 76808, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 76736, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 75504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.061419s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (127.2%)

PHY-1001 : Congestion index: top1 = 23.75, top5 = 14.38, top10 = 6.25, top15 = 2.50.
PHY-1001 : End incremental global routing;  0.151071s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (113.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4735, tnet num: 1099, tinst num: 683, tnode num: 5247, tedge num: 7631.
TMR-2508 : Levelizing timing graph completed, there are 111 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.354953s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (96.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.616064s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (101.5%)

OPT-1001 : End physical optimization;  0.626517s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (102.3%)

RUN-1003 : finish command "place" in  4.181652s wall, 5.953125s user + 1.671875s system = 7.625000s CPU (182.3%)

RUN-1004 : used memory is 664 MB, reserved memory is 662 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1229   out of  19600    6.27%
#reg                      117   out of  19600    0.60%
#le                      1229
  #lut only              1112   out of   1229   90.48%
  #reg only                 0   out of   1229    0.00%
  #lut&reg                117   out of   1229    9.52%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1229  |970    |259    |117    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 685 instances
RUN-1001 : 313 mslices, 311 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1629 nets
RUN-1001 : 1012 nets have 2 pins
RUN-1001 : 514 nets have [3 - 5] pins
RUN-1001 : 44 nets have [6 - 10] pins
RUN-1001 : 36 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 76696, over cnt = 14(0%), over = 17, worst = 2
PHY-1002 : len = 76792, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 76736, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 75504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.059380s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (105.3%)

PHY-1001 : Congestion index: top1 = 23.75, top5 = 14.38, top10 = 6.25, top15 = 2.50.
PHY-1001 : End global routing;  0.167716s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (111.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.204350s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1002 : len = 132152, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.749020s wall, 1.203125s user + 0.046875s system = 1.250000s CPU (166.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 132152, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.011851s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 132120, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 132120
PHY-1001 : End DR Iter 2; 0.013886s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.352797s wall, 2.734375s user + 0.109375s system = 2.843750s CPU (120.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.660346s wall, 3.078125s user + 0.140625s system = 3.218750s CPU (121.0%)

RUN-1004 : used memory is 672 MB, reserved memory is 668 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1229   out of  19600    6.27%
#reg                      117   out of  19600    0.60%
#le                      1229
  #lut only              1112   out of   1229   90.48%
  #reg only                 0   out of   1229    0.00%
  #lut&reg                117   out of   1229    9.52%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1229  |970    |259    |117    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       962   
    #2          2       394   
    #3          3        86   
    #4          4        33   
    #5        5-10       53   
    #6        11-50      37   
    #7       51-100      3    
    #8       101-500     4    
  Average     2.75            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 685
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1629, pip num: 9710
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 977 valid insts, and 30472 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.577183s wall, 16.046875s user + 0.109375s system = 16.156250s CPU (626.9%)

RUN-1004 : used memory is 672 MB, reserved memory is 669 MB, peak memory is 1014 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.364072s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.7%)

RUN-1004 : used memory is 706 MB, reserved memory is 702 MB, peak memory is 1014 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.239190s wall, 0.453125s user + 0.234375s system = 0.687500s CPU (9.5%)

RUN-1004 : used memory is 713 MB, reserved memory is 710 MB, peak memory is 1014 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.965245s wall, 1.937500s user + 0.234375s system = 2.171875s CPU (24.2%)

RUN-1004 : used memory is 670 MB, reserved memory is 667 MB, peak memory is 1014 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1141/107 useful/useless nets, 644/14 useful/useless insts
SYN-1015 : Optimize round 1, 132 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 502/12 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 262/120 useful/useless nets, 138/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              235
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    117
  #LATCH                    0
#MACRO_ADD                 39
#MACRO_EQ                  10
#MACRO_MUX                153

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |118    |117    |54     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |105    |4      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 58 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1016 : Merged 3 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 354/58 useful/useless nets, 280/0 useful/useless insts
SYN-1032 : 1762/3 useful/useless nets, 1320/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.61), #lev = 4 (2.59)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 183 (3.66), #lev = 4 (2.59)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 312 instances into 185 LUTs, name keeping = 55%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 16093.49 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 16093.58 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 59 (3.47), #lev = 4 (2.24)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 57 (3.47), #lev = 4 (2.07)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 16093.66 sec
SYN-3001 : Mapper mapped 139 instances into 57 LUTs, name keeping = 71%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               799
  #lut4                   296
  #lut5                    68
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             435

Utilization Statistics
#lut                      799   out of  19600    4.08%
#reg                      117   out of  19600    0.60%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |364    |435    |117    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |57     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 53 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 45 adder to BLE ...
SYN-4008 : Packed 45 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.393131s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (107.7%)

RUN-1004 : used memory is 672 MB, reserved memory is 668 MB, peak memory is 1014 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 859 instances
RUN-1001 : 352 luts, 109 seqs, 255 mslices, 82 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1574 nets
RUN-1001 : 1018 nets have 2 pins
RUN-1001 : 466 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 857 instances, 352 luts, 109 seqs, 337 slices, 79 macros(337 instances: 255 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 263324
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 857.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3084): len = 169105, overlap = 6.75
PHY-3002 : Step(3085): len = 144846, overlap = 6.75
PHY-3002 : Step(3086): len = 92311.8, overlap = 4.5
PHY-3002 : Step(3087): len = 86234.9, overlap = 6.75
PHY-3002 : Step(3088): len = 57685.4, overlap = 6.5
PHY-3002 : Step(3089): len = 55109.5, overlap = 10.5625
PHY-3002 : Step(3090): len = 44608.1, overlap = 13.0625
PHY-3002 : Step(3091): len = 39098.6, overlap = 23.125
PHY-3002 : Step(3092): len = 32628.4, overlap = 22.4063
PHY-3002 : Step(3093): len = 30095, overlap = 32.125
PHY-3002 : Step(3094): len = 30931.3, overlap = 35.4688
PHY-3002 : Step(3095): len = 27039.9, overlap = 43.4063
PHY-3002 : Step(3096): len = 25702.4, overlap = 44.9375
PHY-3002 : Step(3097): len = 24548.4, overlap = 52.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.56487e-05
PHY-3002 : Step(3098): len = 24937.8, overlap = 52.625
PHY-3002 : Step(3099): len = 24900.7, overlap = 52.625
PHY-3002 : Step(3100): len = 24754, overlap = 51.1875
PHY-3002 : Step(3101): len = 24280.5, overlap = 49.3125
PHY-3002 : Step(3102): len = 21975.9, overlap = 55.4688
PHY-3002 : Step(3103): len = 22017.9, overlap = 55.4688
PHY-3002 : Step(3104): len = 21736.4, overlap = 53.2188
PHY-3002 : Step(3105): len = 21717.3, overlap = 53.2813
PHY-3002 : Step(3106): len = 21505, overlap = 54.8438
PHY-3002 : Step(3107): len = 21455.9, overlap = 54.8438
PHY-3002 : Step(3108): len = 21578, overlap = 53.1875
PHY-3002 : Step(3109): len = 21872.5, overlap = 54.1875
PHY-3002 : Step(3110): len = 20890.8, overlap = 53.5938
PHY-3002 : Step(3111): len = 20688.8, overlap = 53.4375
PHY-3002 : Step(3112): len = 20566.8, overlap = 54.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000171297
PHY-3002 : Step(3113): len = 20577.9, overlap = 54.1563
PHY-3002 : Step(3114): len = 20570.2, overlap = 54.1563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000342595
PHY-3002 : Step(3115): len = 20546.5, overlap = 54.4063
PHY-3002 : Step(3116): len = 20546.5, overlap = 54.4063
PHY-3002 : Step(3117): len = 20568.3, overlap = 54.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00068519
PHY-3002 : Step(3118): len = 20553.6, overlap = 52.8438
PHY-3002 : Step(3119): len = 20558.9, overlap = 53.1563
PHY-3002 : Step(3120): len = 20531.4, overlap = 53.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00137038
PHY-3002 : Step(3121): len = 20531.6, overlap = 53.4688
PHY-3002 : Step(3122): len = 20525.1, overlap = 51.7813
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00274076
PHY-3002 : Step(3123): len = 20516.3, overlap = 51.7813
PHY-3002 : Step(3124): len = 20519.6, overlap = 51.7188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00548152
PHY-3002 : Step(3125): len = 20525.9, overlap = 51.7188
PHY-3002 : Step(3126): len = 20525.9, overlap = 51.7188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.010963
PHY-3002 : Step(3127): len = 20560.8, overlap = 51.7188
PHY-3002 : Step(3128): len = 20570.2, overlap = 51.7188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0219261
PHY-3002 : Step(3129): len = 20566.9, overlap = 51.6563
PHY-3002 : Step(3130): len = 20555.4, overlap = 51.6563
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0438521
PHY-3002 : Step(3131): len = 20527.6, overlap = 52.7188
PHY-3002 : Step(3132): len = 20515.3, overlap = 52.7188
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0709528
PHY-3002 : Step(3133): len = 20527.2, overlap = 52.7188
PHY-3002 : Step(3134): len = 20527.2, overlap = 52.7188
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.141906
PHY-3002 : Step(3135): len = 20527.2, overlap = 52.7188
PHY-3002 : Step(3136): len = 20527.2, overlap = 52.7188
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.283811
PHY-3002 : Step(3137): len = 20527.2, overlap = 52.7188
PHY-3002 : Step(3138): len = 20527.2, overlap = 52.7188
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.459206
PHY-3002 : Step(3139): len = 20527.2, overlap = 52.7188
PHY-3002 : Step(3140): len = 20527.2, overlap = 52.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010620s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (147.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.25137e-06
PHY-3002 : Step(3141): len = 20900.6, overlap = 78.7188
PHY-3002 : Step(3142): len = 21011.5, overlap = 79.0938
PHY-3002 : Step(3143): len = 20254.1, overlap = 78.25
PHY-3002 : Step(3144): len = 20316.2, overlap = 77.75
PHY-3002 : Step(3145): len = 19544.7, overlap = 77.1563
PHY-3002 : Step(3146): len = 19685.9, overlap = 76.2188
PHY-3002 : Step(3147): len = 19189.4, overlap = 74.2188
PHY-3002 : Step(3148): len = 19228.3, overlap = 73.8438
PHY-3002 : Step(3149): len = 18858.7, overlap = 73.5
PHY-3002 : Step(3150): len = 18958.8, overlap = 74.4688
PHY-3002 : Step(3151): len = 18509.1, overlap = 76.625
PHY-3002 : Step(3152): len = 18578.4, overlap = 77.3438
PHY-3002 : Step(3153): len = 18300.5, overlap = 80.5
PHY-3002 : Step(3154): len = 18267.9, overlap = 81.6875
PHY-3002 : Step(3155): len = 18005.4, overlap = 82.625
PHY-3002 : Step(3156): len = 18027.1, overlap = 80.375
PHY-3002 : Step(3157): len = 17694.1, overlap = 67.7188
PHY-3002 : Step(3158): len = 17532.7, overlap = 63.9375
PHY-3002 : Step(3159): len = 17103.4, overlap = 60.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.50274e-06
PHY-3002 : Step(3160): len = 17120.5, overlap = 58.9063
PHY-3002 : Step(3161): len = 17256.5, overlap = 60.2813
PHY-3002 : Step(3162): len = 17256.5, overlap = 60.2813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.30055e-05
PHY-3002 : Step(3163): len = 18155.2, overlap = 54.6563
PHY-3002 : Step(3164): len = 18308.3, overlap = 54.7188
PHY-3002 : Step(3165): len = 19113.1, overlap = 54.5313
PHY-3002 : Step(3166): len = 19247.2, overlap = 55.5625
PHY-3002 : Step(3167): len = 18012.3, overlap = 54.75
PHY-3002 : Step(3168): len = 17689.7, overlap = 55.2188
PHY-3002 : Step(3169): len = 17472.2, overlap = 55.2813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.6011e-05
PHY-3002 : Step(3170): len = 18763.3, overlap = 55.5313
PHY-3002 : Step(3171): len = 18763.3, overlap = 55.5313
PHY-3002 : Step(3172): len = 18378.9, overlap = 56.125
PHY-3002 : Step(3173): len = 18422.6, overlap = 56.9688
PHY-3002 : Step(3174): len = 18422.6, overlap = 56.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.20219e-05
PHY-3002 : Step(3175): len = 19373, overlap = 50.2813
PHY-3002 : Step(3176): len = 19373, overlap = 50.2813
PHY-3002 : Step(3177): len = 19078.3, overlap = 52
PHY-3002 : Step(3178): len = 19078.3, overlap = 52
PHY-3002 : Step(3179): len = 18894.7, overlap = 48.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000104044
PHY-3002 : Step(3180): len = 19430.7, overlap = 39.4688
PHY-3002 : Step(3181): len = 19430.7, overlap = 39.4688
PHY-3002 : Step(3182): len = 18984.3, overlap = 39.3438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000208088
PHY-3002 : Step(3183): len = 19252.6, overlap = 35.4688
PHY-3002 : Step(3184): len = 19252.6, overlap = 35.4688
PHY-3002 : Step(3185): len = 19177.5, overlap = 38.5313
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000416175
PHY-3002 : Step(3186): len = 19267, overlap = 35.0938
PHY-3002 : Step(3187): len = 19222.8, overlap = 35.0313
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.30723e-06
PHY-3002 : Step(3188): len = 19816.8, overlap = 75.4688
PHY-3002 : Step(3189): len = 19816.8, overlap = 75.4688
PHY-3002 : Step(3190): len = 18990.2, overlap = 77.8125
PHY-3002 : Step(3191): len = 19001, overlap = 74.875
PHY-3002 : Step(3192): len = 19035.7, overlap = 74.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.66145e-05
PHY-3002 : Step(3193): len = 19501.1, overlap = 77
PHY-3002 : Step(3194): len = 19626, overlap = 71
PHY-3002 : Step(3195): len = 19731, overlap = 70.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.32289e-05
PHY-3002 : Step(3196): len = 20673.2, overlap = 61.9688
PHY-3002 : Step(3197): len = 20673.2, overlap = 61.9688
PHY-3002 : Step(3198): len = 20382.4, overlap = 64.9063
PHY-3002 : Step(3199): len = 20382.4, overlap = 64.9063
PHY-3002 : Step(3200): len = 20335.6, overlap = 59.2813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.64578e-05
PHY-3002 : Step(3201): len = 20971.4, overlap = 53.3438
PHY-3002 : Step(3202): len = 20971.4, overlap = 53.3438
PHY-3002 : Step(3203): len = 20918.3, overlap = 52.0938
PHY-3002 : Step(3204): len = 20918.3, overlap = 52.0938
PHY-3002 : Step(3205): len = 21003.8, overlap = 49.5313
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 107.31 peak overflow 5.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 43920, over cnt = 114(0%), over = 208, worst = 8
PHY-1002 : len = 45416, over cnt = 65(0%), over = 103, worst = 5
PHY-1002 : len = 46944, over cnt = 27(0%), over = 37, worst = 2
PHY-1002 : len = 47680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 47696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.067509s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (324.0%)

PHY-1001 : Congestion index: top1 = 27.50, top5 = 8.13, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.145383s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (193.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4465, tnet num: 1044, tinst num: 857, tnode num: 5075, tedge num: 7093.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.273697s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (108.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.491040s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (130.5%)

OPT-1001 : End physical optimization;  0.504358s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (130.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 352 LUT to BLE ...
SYN-4008 : Packed 352 LUT and 108 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 244 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 353/751 primitive instances ...
PHY-3001 : End packing;  0.044964s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 583 instances
RUN-1001 : 261 mslices, 261 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1466 nets
RUN-1001 : 910 nets have 2 pins
RUN-1001 : 466 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 581 instances, 522 slices, 79 macros(337 instances: 255 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 21026.2, Over = 45.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.68526e-05
PHY-3002 : Step(3206): len = 20150.8, overlap = 47.75
PHY-3002 : Step(3207): len = 20167.9, overlap = 48.5
PHY-3002 : Step(3208): len = 19943.5, overlap = 51.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.37052e-05
PHY-3002 : Step(3209): len = 20185.9, overlap = 47.25
PHY-3002 : Step(3210): len = 20317.1, overlap = 46.5
PHY-3002 : Step(3211): len = 20317.1, overlap = 46.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.74105e-05
PHY-3002 : Step(3212): len = 21224.7, overlap = 45
PHY-3002 : Step(3213): len = 21224.7, overlap = 45
PHY-3002 : Step(3214): len = 21069.7, overlap = 45
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.064499s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (169.6%)

PHY-3001 : Trial Legalized: Len = 30408
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00042761
PHY-3002 : Step(3215): len = 27023.7, overlap = 5.25
PHY-3002 : Step(3216): len = 26234.2, overlap = 10.5
PHY-3002 : Step(3217): len = 25774.9, overlap = 7
PHY-3002 : Step(3218): len = 25658, overlap = 6
PHY-3002 : Step(3219): len = 24962.4, overlap = 8.25
PHY-3002 : Step(3220): len = 24882.1, overlap = 8
PHY-3002 : Step(3221): len = 24624.6, overlap = 9.5
PHY-3002 : Step(3222): len = 24567.7, overlap = 10
PHY-3002 : Step(3223): len = 24522.2, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006753s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 27416.4, Over = 0
PHY-3001 : End spreading;  0.003818s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 27416.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 69592, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 69640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040899s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (114.6%)

PHY-1001 : Congestion index: top1 = 22.50, top5 = 13.13, top10 = 3.13, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.131685s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (106.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4147, tnet num: 936, tinst num: 581, tnode num: 4655, tedge num: 6721.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.349793s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (107.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.578254s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (105.4%)

OPT-1001 : End physical optimization;  0.589815s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (103.3%)

RUN-1003 : finish command "place" in  4.670741s wall, 7.031250s user + 1.843750s system = 8.875000s CPU (190.0%)

RUN-1004 : used memory is 672 MB, reserved memory is 668 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1026   out of  19600    5.23%
#reg                      117   out of  19600    0.60%
#le                      1027
  #lut only               910   out of   1027   88.61%
  #reg only                 1   out of   1027    0.10%
  #lut&reg                116   out of   1027   11.30%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1027  |833    |193    |117    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 583 instances
RUN-1001 : 261 mslices, 261 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1466 nets
RUN-1001 : 910 nets have 2 pins
RUN-1001 : 466 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 69592, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 69640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038919s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (401.5%)

PHY-1001 : Congestion index: top1 = 22.50, top5 = 13.13, top10 = 3.13, top15 = 1.25.
PHY-1001 : End global routing;  0.142617s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (175.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.224999s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 49% nets.
PHY-1002 : len = 127088, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.679833s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (124.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 127088, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 127088
PHY-1001 : End DR Iter 1; 0.009536s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.231888s wall, 2.312500s user + 0.093750s system = 2.406250s CPU (107.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.498374s wall, 2.687500s user + 0.109375s system = 2.796875s CPU (111.9%)

RUN-1004 : used memory is 677 MB, reserved memory is 673 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1026   out of  19600    5.23%
#reg                      117   out of  19600    0.60%
#le                      1027
  #lut only               910   out of   1027   88.61%
  #reg only                 1   out of   1027    0.10%
  #lut&reg                116   out of   1027   11.30%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1027  |833    |193    |117    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       860   
    #2          2       370   
    #3          3        72   
    #4          4        23   
    #5        5-10       49   
    #6        11-50      28   
    #7       51-100      3    
    #8       101-500     4    
  Average     2.77            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 583
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1466, pip num: 8613
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 25887 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.346371s wall, 14.078125s user + 0.062500s system = 14.140625s CPU (602.7%)

RUN-1004 : used memory is 678 MB, reserved memory is 673 MB, peak memory is 1014 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.377836s wall, 1.343750s user + 0.046875s system = 1.390625s CPU (100.9%)

RUN-1004 : used memory is 710 MB, reserved memory is 706 MB, peak memory is 1014 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.436865s wall, 0.562500s user + 0.281250s system = 0.843750s CPU (11.3%)

RUN-1004 : used memory is 718 MB, reserved memory is 714 MB, peak memory is 1014 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.185286s wall, 2.046875s user + 0.343750s system = 2.390625s CPU (26.0%)

RUN-1004 : used memory is 676 MB, reserved memory is 672 MB, peak memory is 1014 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xef'' in lcd_display.v(46)
HDL-5007 WARNING: redeclaration of ansi port 'pixel_ypos' is not allowed in lcd_display.v(47)
HDL-5007 WARNING: literal value 'd400300 truncated to fit in 18 bits in lcd_display.v(52)
HDL-8007 ERROR: 'xy' is an unknown type in lcd_display.v(46)
HDL-8007 ERROR: 'xy' is not declared in lcd_display.v(52)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xef'' in lcd_display.v(46)
HDL-5007 WARNING: redeclaration of ansi port 'pixel_ypos' is not allowed in lcd_display.v(47)
HDL-5007 WARNING: literal value 'd400300 truncated to fit in 18 bits in lcd_display.v(52)
HDL-8007 ERROR: 'xy' is an unknown type in lcd_display.v(46)
HDL-8007 ERROR: 'xy' is not declared in lcd_display.v(52)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xef'' in lcd_display.v(46)
HDL-5007 WARNING: redeclaration of ansi port 'pixel_ypos' is not allowed in lcd_display.v(47)
HDL-5007 WARNING: literal value 'd400300 truncated to fit in 18 bits in lcd_display.v(52)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xef'' in lcd_display.v(46)
HDL-5007 WARNING: redeclaration of ansi port 'pixel_ypos' is not allowed in lcd_display.v(47)
HDL-5007 WARNING: literal value 'd400300 truncated to fit in 18 bits in lcd_display.v(52)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-5007 WARNING: literal value 'd400300 truncated to fit in 18 bits in lcd_display.v(50)
HDL-8007 ERROR: 'xy' is not declared in lcd_display.v(50)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 938/310 useful/useless nets, 519/139 useful/useless insts
SYN-1015 : Optimize round 1, 385 better
SYN-1014 : Optimize round 2
SYN-1032 : 932/1 useful/useless nets, 518/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 483/12 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 243/120 useful/useless nets, 138/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 646/1 useful/useless nets, 340/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              181
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   7
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |105    |4      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 690/1 useful/useless nets, 385/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 690/1 useful/useless nets, 385/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 690/1 useful/useless nets, 385/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 35 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 319/58 useful/useless nets, 264/0 useful/useless insts
SYN-1032 : 1026/29 useful/useless nets, 770/29 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 16872.88 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 16872.94 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 45 (3.56), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (3.38), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 16873.00 sec
SYN-3001 : Mapper mapped 97 instances into 48 LUTs, name keeping = 79%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               517
  #lut4                   122
  #lut5                    49
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      517   out of  19600    2.64%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |171    |346    |64     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |48     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (27 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 425 instances
RUN-1001 : 158 luts, 55 seqs, 136 mslices, 22 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 541 nets
RUN-1001 : 406 nets have 2 pins
RUN-1001 : 63 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 423 instances, 158 luts, 55 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 121479
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 423.
PHY-3001 : End clustering;  0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3224): len = 88821.7, overlap = 4.5
PHY-3002 : Step(3225): len = 76333.5, overlap = 4.5
PHY-3002 : Step(3226): len = 54754.7, overlap = 6.75
PHY-3002 : Step(3227): len = 52402.7, overlap = 6.75
PHY-3002 : Step(3228): len = 33570.3, overlap = 4.5
PHY-3002 : Step(3229): len = 30773.5, overlap = 4.5
PHY-3002 : Step(3230): len = 29770.1, overlap = 4.5
PHY-3002 : Step(3231): len = 25068.5, overlap = 7
PHY-3002 : Step(3232): len = 23574.4, overlap = 9
PHY-3002 : Step(3233): len = 20431.5, overlap = 6.5
PHY-3002 : Step(3234): len = 20255.3, overlap = 6.25
PHY-3002 : Step(3235): len = 19179.4, overlap = 8.25
PHY-3002 : Step(3236): len = 19081.2, overlap = 8.25
PHY-3002 : Step(3237): len = 18222.6, overlap = 8.5
PHY-3002 : Step(3238): len = 18414.6, overlap = 6.75
PHY-3002 : Step(3239): len = 17182.4, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.81218e-05
PHY-3002 : Step(3240): len = 17191.7, overlap = 8.25
PHY-3002 : Step(3241): len = 17112, overlap = 8.5
PHY-3002 : Step(3242): len = 16714.9, overlap = 8.75
PHY-3002 : Step(3243): len = 16636.5, overlap = 8.75
PHY-3002 : Step(3244): len = 16290, overlap = 11
PHY-3002 : Step(3245): len = 16290, overlap = 11
PHY-3002 : Step(3246): len = 16053.8, overlap = 10.75
PHY-3002 : Step(3247): len = 16053.8, overlap = 10.75
PHY-3002 : Step(3248): len = 16000.8, overlap = 10.5
PHY-3002 : Step(3249): len = 16000.8, overlap = 10.5
PHY-3002 : Step(3250): len = 15939.6, overlap = 10.5
PHY-3002 : Step(3251): len = 15936.9, overlap = 10.5
PHY-3002 : Step(3252): len = 15936, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000116244
PHY-3002 : Step(3253): len = 15906.6, overlap = 10.5
PHY-3002 : Step(3254): len = 15911.1, overlap = 10.5
PHY-3002 : Step(3255): len = 15911.1, overlap = 10.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000232487
PHY-3002 : Step(3256): len = 15908.3, overlap = 10.5
PHY-3002 : Step(3257): len = 15905.1, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008933s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (174.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.3188e-05
PHY-3002 : Step(3258): len = 16469.2, overlap = 14.6875
PHY-3002 : Step(3259): len = 16500.5, overlap = 15.125
PHY-3002 : Step(3260): len = 16175, overlap = 16.3438
PHY-3002 : Step(3261): len = 16210.2, overlap = 16.25
PHY-3002 : Step(3262): len = 16032.3, overlap = 18.0313
PHY-3002 : Step(3263): len = 15886.8, overlap = 21.9688
PHY-3002 : Step(3264): len = 15747.8, overlap = 26.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.63759e-05
PHY-3002 : Step(3265): len = 15810.7, overlap = 25.9063
PHY-3002 : Step(3266): len = 15810.7, overlap = 25.9063
PHY-3002 : Step(3267): len = 15586.5, overlap = 25.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.27519e-05
PHY-3002 : Step(3268): len = 15692.7, overlap = 23.625
PHY-3002 : Step(3269): len = 15692.7, overlap = 23.625
PHY-3002 : Step(3270): len = 15523, overlap = 23.9688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.99021e-05
PHY-3002 : Step(3271): len = 16285.8, overlap = 37.9375
PHY-3002 : Step(3272): len = 16285.8, overlap = 37.9375
PHY-3002 : Step(3273): len = 16300.7, overlap = 36.875
PHY-3002 : Step(3274): len = 16300.7, overlap = 36.875
PHY-3002 : Step(3275): len = 16314.1, overlap = 36.7813
PHY-3002 : Step(3276): len = 16314.1, overlap = 36.7813
PHY-3002 : Step(3277): len = 16328.6, overlap = 33.9688
PHY-3002 : Step(3278): len = 16328.6, overlap = 33.9688
PHY-3002 : Step(3279): len = 16344.2, overlap = 31.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.98042e-05
PHY-3002 : Step(3280): len = 16746.3, overlap = 21.25
PHY-3002 : Step(3281): len = 16909, overlap = 18.4688
PHY-3002 : Step(3282): len = 17024.5, overlap = 16.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.96084e-05
PHY-3002 : Step(3283): len = 16994.4, overlap = 18.1875
PHY-3002 : Step(3284): len = 17032.4, overlap = 18.25
PHY-3002 : Step(3285): len = 17178.8, overlap = 18.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000159217
PHY-3002 : Step(3286): len = 17293.7, overlap = 18.0625
PHY-3002 : Step(3287): len = 17293.7, overlap = 18.0625
PHY-3002 : Step(3288): len = 17304.5, overlap = 18.0625
PHY-3002 : Step(3289): len = 17304.5, overlap = 18.0625
PHY-3002 : Step(3290): len = 17323.6, overlap = 17.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000318433
PHY-3002 : Step(3291): len = 17440.6, overlap = 17.5
PHY-3002 : Step(3292): len = 17440.6, overlap = 17.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000636867
PHY-3002 : Step(3293): len = 17496.1, overlap = 17.5313
PHY-3002 : Step(3294): len = 17496.1, overlap = 17.5313
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00127373
PHY-3002 : Step(3295): len = 17556.5, overlap = 17.125
PHY-3002 : Step(3296): len = 17585.8, overlap = 17.125
PHY-3002 : Step(3297): len = 17696.8, overlap = 16.4063
PHY-3002 : Step(3298): len = 17718.2, overlap = 16.5938
PHY-3002 : Step(3299): len = 17718.2, overlap = 16.5938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00254747
PHY-3002 : Step(3300): len = 17699.8, overlap = 16.2188
PHY-3002 : Step(3301): len = 17688.9, overlap = 16.2188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00509493
PHY-3002 : Step(3302): len = 17710.1, overlap = 16.6563
PHY-3002 : Step(3303): len = 17710.1, overlap = 16.6563
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0101899
PHY-3002 : Step(3304): len = 17707.3, overlap = 16.7188
PHY-3002 : Step(3305): len = 17707.3, overlap = 16.7188
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0203797
PHY-3002 : Step(3306): len = 17707.2, overlap = 17.125
PHY-3002 : Step(3307): len = 17707.2, overlap = 17.125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0407595
PHY-3002 : Step(3308): len = 17715.7, overlap = 17.125
PHY-3002 : Step(3309): len = 17722.6, overlap = 17.1875
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.081519
PHY-3002 : Step(3310): len = 17719.3, overlap = 17.1875
PHY-3002 : Step(3311): len = 17719.3, overlap = 17.1875
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.131898
PHY-3002 : Step(3312): len = 17720.4, overlap = 17.125
PHY-3002 : Step(3313): len = 17720.4, overlap = 17.125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 33.09 peak overflow 2.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 25392, over cnt = 22(0%), over = 31, worst = 2
PHY-1002 : len = 25648, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 25728, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 25728, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 25768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.037255s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (83.9%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 2.50, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.104753s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (104.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1813, tnet num: 539, tinst num: 423, tnode num: 2021, tedge num: 2806.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.211732s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (95.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.340595s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (100.9%)

OPT-1001 : End physical optimization;  0.346377s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (99.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 158 LUT to BLE ...
SYN-4008 : Packed 158 LUT and 54 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 104 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 159/371 primitive instances ...
PHY-3001 : End packing;  0.022105s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 297 instances
RUN-1001 : 136 mslices, 107 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 488 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 295 instances, 243 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 17614.6, Over = 20
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.33244e-05
PHY-3002 : Step(3314): len = 17025.6, overlap = 21.75
PHY-3002 : Step(3315): len = 16985.9, overlap = 22
PHY-3002 : Step(3316): len = 16803.3, overlap = 22.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000166649
PHY-3002 : Step(3317): len = 17021.2, overlap = 22
PHY-3002 : Step(3318): len = 17021.2, overlap = 22
PHY-3002 : Step(3319): len = 16972.4, overlap = 22
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000333298
PHY-3002 : Step(3320): len = 17147.5, overlap = 21.75
PHY-3002 : Step(3321): len = 17260.1, overlap = 21.5
PHY-3002 : Step(3322): len = 17260.1, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032014s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (146.4%)

PHY-3001 : Trial Legalized: Len = 20283.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3323): len = 17814.8, overlap = 7.75
PHY-3002 : Step(3324): len = 17584.5, overlap = 9
PHY-3002 : Step(3325): len = 17468.3, overlap = 9.75
PHY-3002 : Step(3326): len = 17382.4, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.98593e-05
PHY-3002 : Step(3327): len = 17368.4, overlap = 9.25
PHY-3002 : Step(3328): len = 17368.4, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.97186e-05
PHY-3002 : Step(3329): len = 17351.9, overlap = 9.25
PHY-3002 : Step(3330): len = 17364.5, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005947s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19037.6, Over = 0
PHY-3001 : End spreading;  0.002668s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (585.7%)

PHY-3001 : Final: Len = 19037.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 29600, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 29616, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 29632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029029s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.7%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.32, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.106521s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1657, tnet num: 486, tinst num: 295, tnode num: 1816, tedge num: 2626.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.218971s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.354862s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (101.3%)

OPT-1001 : End physical optimization;  0.361623s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.4%)

RUN-1003 : finish command "place" in  3.432651s wall, 4.484375s user + 1.375000s system = 5.859375s CPU (170.7%)

RUN-1004 : used memory is 677 MB, reserved memory is 673 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      474   out of  19600    2.42%
#reg                       63   out of  19600    0.32%
#le                       475
  #lut only               412   out of    475   86.74%
  #reg only                 1   out of    475    0.21%
  #lut&reg                 62   out of    475   13.05%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |475   |316    |158    |63     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 297 instances
RUN-1001 : 136 mslices, 107 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 488 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 29600, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 29616, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 29632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029356s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.5%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.32, top15 = 0.00.
PHY-1001 : End global routing;  0.103241s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (121.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.135159s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 43224, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.437548s wall, 0.656250s user + 0.031250s system = 0.687500s CPU (157.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 43224, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 43224
PHY-1001 : End DR Iter 1; 0.005006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.661450s wall, 1.843750s user + 0.078125s system = 1.921875s CPU (115.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.864925s wall, 2.093750s user + 0.078125s system = 2.171875s CPU (116.5%)

RUN-1004 : used memory is 680 MB, reserved memory is 675 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      474   out of  19600    2.42%
#reg                       63   out of  19600    0.32%
#le                       475
  #lut only               412   out of    475   86.74%
  #reg only                 1   out of    475    0.21%
  #lut&reg                 62   out of    475   13.05%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |475   |316    |158    |63     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       310   
    #2         2        35   
    #3         3        11   
    #4         4        15   
    #5        5-10      56   
    #6       11-50      11   
  Average     2.46           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 297
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 488, pip num: 3396
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 661 valid insts, and 12274 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  1.800810s wall, 9.250000s user + 0.031250s system = 9.281250s CPU (515.4%)

RUN-1004 : used memory is 680 MB, reserved memory is 675 MB, peak memory is 1014 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.342710s wall, 1.343750s user + 0.031250s system = 1.375000s CPU (102.4%)

RUN-1004 : used memory is 713 MB, reserved memory is 709 MB, peak memory is 1014 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.434348s wall, 0.875000s user + 0.250000s system = 1.125000s CPU (15.1%)

RUN-1004 : used memory is 721 MB, reserved memory is 718 MB, peak memory is 1014 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.152705s wall, 2.343750s user + 0.328125s system = 2.671875s CPU (29.2%)

RUN-1004 : used memory is 678 MB, reserved memory is 674 MB, peak memory is 1014 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 938/310 useful/useless nets, 519/139 useful/useless insts
SYN-1015 : Optimize round 1, 385 better
SYN-1014 : Optimize round 2
SYN-1032 : 932/1 useful/useless nets, 518/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 483/12 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 243/120 useful/useless nets, 138/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 646/1 useful/useless nets, 340/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              181
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   7
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |105    |4      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 690/1 useful/useless nets, 385/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 690/1 useful/useless nets, 385/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 690/1 useful/useless nets, 385/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 35 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 319/58 useful/useless nets, 264/0 useful/useless insts
SYN-1032 : 1026/29 useful/useless nets, 770/29 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 16984.41 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 16984.47 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 45 (3.56), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (3.38), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 16984.53 sec
SYN-3001 : Mapper mapped 97 instances into 48 LUTs, name keeping = 79%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               517
  #lut4                   122
  #lut5                    49
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      517   out of  19600    2.64%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |171    |346    |64     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |48     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (27 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 425 instances
RUN-1001 : 158 luts, 55 seqs, 136 mslices, 22 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 541 nets
RUN-1001 : 406 nets have 2 pins
RUN-1001 : 63 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 423 instances, 158 luts, 55 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 121479
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 423.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3331): len = 88821.7, overlap = 4.5
PHY-3002 : Step(3332): len = 76333.5, overlap = 4.5
PHY-3002 : Step(3333): len = 54754.7, overlap = 6.75
PHY-3002 : Step(3334): len = 52402.7, overlap = 6.75
PHY-3002 : Step(3335): len = 33570.3, overlap = 4.5
PHY-3002 : Step(3336): len = 30773.5, overlap = 4.5
PHY-3002 : Step(3337): len = 29770.1, overlap = 4.5
PHY-3002 : Step(3338): len = 25068.5, overlap = 7
PHY-3002 : Step(3339): len = 23574.4, overlap = 9
PHY-3002 : Step(3340): len = 20431.5, overlap = 6.5
PHY-3002 : Step(3341): len = 20255.3, overlap = 6.25
PHY-3002 : Step(3342): len = 19179.4, overlap = 8.25
PHY-3002 : Step(3343): len = 19081.2, overlap = 8.25
PHY-3002 : Step(3344): len = 18222.6, overlap = 8.5
PHY-3002 : Step(3345): len = 18414.6, overlap = 6.75
PHY-3002 : Step(3346): len = 17182.4, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.81218e-05
PHY-3002 : Step(3347): len = 17191.7, overlap = 8.25
PHY-3002 : Step(3348): len = 17112, overlap = 8.5
PHY-3002 : Step(3349): len = 16714.9, overlap = 8.75
PHY-3002 : Step(3350): len = 16636.5, overlap = 8.75
PHY-3002 : Step(3351): len = 16290, overlap = 11
PHY-3002 : Step(3352): len = 16290, overlap = 11
PHY-3002 : Step(3353): len = 16053.8, overlap = 10.75
PHY-3002 : Step(3354): len = 16053.8, overlap = 10.75
PHY-3002 : Step(3355): len = 16000.8, overlap = 10.5
PHY-3002 : Step(3356): len = 16000.8, overlap = 10.5
PHY-3002 : Step(3357): len = 15939.6, overlap = 10.5
PHY-3002 : Step(3358): len = 15936.9, overlap = 10.5
PHY-3002 : Step(3359): len = 15936, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000116244
PHY-3002 : Step(3360): len = 15906.6, overlap = 10.5
PHY-3002 : Step(3361): len = 15911.1, overlap = 10.5
PHY-3002 : Step(3362): len = 15911.1, overlap = 10.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000232487
PHY-3002 : Step(3363): len = 15908.3, overlap = 10.5
PHY-3002 : Step(3364): len = 15905.1, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009395s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.3188e-05
PHY-3002 : Step(3365): len = 16469.2, overlap = 14.6875
PHY-3002 : Step(3366): len = 16500.5, overlap = 15.125
PHY-3002 : Step(3367): len = 16175, overlap = 16.3438
PHY-3002 : Step(3368): len = 16210.2, overlap = 16.25
PHY-3002 : Step(3369): len = 16032.3, overlap = 18.0313
PHY-3002 : Step(3370): len = 15886.8, overlap = 21.9688
PHY-3002 : Step(3371): len = 15747.8, overlap = 26.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.63759e-05
PHY-3002 : Step(3372): len = 15810.7, overlap = 25.9063
PHY-3002 : Step(3373): len = 15810.7, overlap = 25.9063
PHY-3002 : Step(3374): len = 15586.5, overlap = 25.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.27519e-05
PHY-3002 : Step(3375): len = 15692.7, overlap = 23.625
PHY-3002 : Step(3376): len = 15692.7, overlap = 23.625
PHY-3002 : Step(3377): len = 15523, overlap = 23.9688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.99021e-05
PHY-3002 : Step(3378): len = 16285.8, overlap = 37.9375
PHY-3002 : Step(3379): len = 16285.8, overlap = 37.9375
PHY-3002 : Step(3380): len = 16300.7, overlap = 36.875
PHY-3002 : Step(3381): len = 16300.7, overlap = 36.875
PHY-3002 : Step(3382): len = 16314.1, overlap = 36.7813
PHY-3002 : Step(3383): len = 16314.1, overlap = 36.7813
PHY-3002 : Step(3384): len = 16328.6, overlap = 33.9688
PHY-3002 : Step(3385): len = 16328.6, overlap = 33.9688
PHY-3002 : Step(3386): len = 16344.2, overlap = 31.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.98042e-05
PHY-3002 : Step(3387): len = 16746.3, overlap = 21.25
PHY-3002 : Step(3388): len = 16909, overlap = 18.4688
PHY-3002 : Step(3389): len = 17024.5, overlap = 16.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.96084e-05
PHY-3002 : Step(3390): len = 16994.4, overlap = 18.1875
PHY-3002 : Step(3391): len = 17032.4, overlap = 18.25
PHY-3002 : Step(3392): len = 17178.8, overlap = 18.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000159217
PHY-3002 : Step(3393): len = 17293.7, overlap = 18.0625
PHY-3002 : Step(3394): len = 17293.7, overlap = 18.0625
PHY-3002 : Step(3395): len = 17304.5, overlap = 18.0625
PHY-3002 : Step(3396): len = 17304.5, overlap = 18.0625
PHY-3002 : Step(3397): len = 17323.6, overlap = 17.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000318433
PHY-3002 : Step(3398): len = 17440.6, overlap = 17.5
PHY-3002 : Step(3399): len = 17440.6, overlap = 17.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000636867
PHY-3002 : Step(3400): len = 17496.1, overlap = 17.5313
PHY-3002 : Step(3401): len = 17496.1, overlap = 17.5313
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00127373
PHY-3002 : Step(3402): len = 17556.5, overlap = 17.125
PHY-3002 : Step(3403): len = 17585.8, overlap = 17.125
PHY-3002 : Step(3404): len = 17696.8, overlap = 16.4063
PHY-3002 : Step(3405): len = 17718.2, overlap = 16.5938
PHY-3002 : Step(3406): len = 17718.2, overlap = 16.5938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00254747
PHY-3002 : Step(3407): len = 17699.8, overlap = 16.2188
PHY-3002 : Step(3408): len = 17688.9, overlap = 16.2188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00509493
PHY-3002 : Step(3409): len = 17710.1, overlap = 16.6563
PHY-3002 : Step(3410): len = 17710.1, overlap = 16.6563
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0101899
PHY-3002 : Step(3411): len = 17707.3, overlap = 16.7188
PHY-3002 : Step(3412): len = 17707.3, overlap = 16.7188
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0203797
PHY-3002 : Step(3413): len = 17707.2, overlap = 17.125
PHY-3002 : Step(3414): len = 17707.2, overlap = 17.125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0407595
PHY-3002 : Step(3415): len = 17715.7, overlap = 17.125
PHY-3002 : Step(3416): len = 17722.6, overlap = 17.1875
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.081519
PHY-3002 : Step(3417): len = 17719.3, overlap = 17.1875
PHY-3002 : Step(3418): len = 17719.3, overlap = 17.1875
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.131898
PHY-3002 : Step(3419): len = 17720.4, overlap = 17.125
PHY-3002 : Step(3420): len = 17720.4, overlap = 17.125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 33.09 peak overflow 2.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 25392, over cnt = 22(0%), over = 31, worst = 2
PHY-1002 : len = 25648, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 25728, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 25728, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 25768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038666s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (161.6%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 2.50, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.108794s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (114.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1813, tnet num: 539, tinst num: 423, tnode num: 2021, tedge num: 2806.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.209524s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (96.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.342313s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (105.0%)

OPT-1001 : End physical optimization;  0.349593s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (102.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 158 LUT to BLE ...
SYN-4008 : Packed 158 LUT and 54 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 104 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 159/371 primitive instances ...
PHY-3001 : End packing;  0.022443s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 297 instances
RUN-1001 : 136 mslices, 107 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 488 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 295 instances, 243 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 17614.6, Over = 20
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.33244e-05
PHY-3002 : Step(3421): len = 17025.6, overlap = 21.75
PHY-3002 : Step(3422): len = 16985.9, overlap = 22
PHY-3002 : Step(3423): len = 16803.3, overlap = 22.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000166649
PHY-3002 : Step(3424): len = 17021.2, overlap = 22
PHY-3002 : Step(3425): len = 17021.2, overlap = 22
PHY-3002 : Step(3426): len = 16972.4, overlap = 22
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000333298
PHY-3002 : Step(3427): len = 17147.5, overlap = 21.75
PHY-3002 : Step(3428): len = 17260.1, overlap = 21.5
PHY-3002 : Step(3429): len = 17260.1, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031801s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (98.3%)

PHY-3001 : Trial Legalized: Len = 20283.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3430): len = 17814.8, overlap = 7.75
PHY-3002 : Step(3431): len = 17584.5, overlap = 9
PHY-3002 : Step(3432): len = 17468.3, overlap = 9.75
PHY-3002 : Step(3433): len = 17382.4, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.98593e-05
PHY-3002 : Step(3434): len = 17368.4, overlap = 9.25
PHY-3002 : Step(3435): len = 17368.4, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.97186e-05
PHY-3002 : Step(3436): len = 17351.9, overlap = 9.25
PHY-3002 : Step(3437): len = 17364.5, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005962s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (262.1%)

PHY-3001 : Legalized: Len = 19037.6, Over = 0
PHY-3001 : End spreading;  0.002714s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 19037.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 29600, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 29616, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 29632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029421s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (371.8%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.32, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.109393s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (171.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1657, tnet num: 486, tinst num: 295, tnode num: 1816, tedge num: 2626.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.238344s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (111.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.377478s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (128.3%)

OPT-1001 : End physical optimization;  0.385032s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (125.8%)

RUN-1003 : finish command "place" in  3.471810s wall, 4.765625s user + 1.609375s system = 6.375000s CPU (183.6%)

RUN-1004 : used memory is 678 MB, reserved memory is 674 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      474   out of  19600    2.42%
#reg                       63   out of  19600    0.32%
#le                       475
  #lut only               412   out of    475   86.74%
  #reg only                 1   out of    475    0.21%
  #lut&reg                 62   out of    475   13.05%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |475   |316    |158    |63     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 297 instances
RUN-1001 : 136 mslices, 107 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 488 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 29600, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 29616, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 29632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030616s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (102.1%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.32, top15 = 0.00.
PHY-1001 : End global routing;  0.107242s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (102.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.136298s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 43224, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.439042s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (160.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 43224, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 43224
PHY-1001 : End DR Iter 1; 0.005351s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.667110s wall, 1.781250s user + 0.156250s system = 1.937500s CPU (116.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.877005s wall, 1.984375s user + 0.171875s system = 2.156250s CPU (114.9%)

RUN-1004 : used memory is 680 MB, reserved memory is 675 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      474   out of  19600    2.42%
#reg                       63   out of  19600    0.32%
#le                       475
  #lut only               412   out of    475   86.74%
  #reg only                 1   out of    475    0.21%
  #lut&reg                 62   out of    475   13.05%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |475   |316    |158    |63     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       310   
    #2         2        35   
    #3         3        11   
    #4         4        15   
    #5        5-10      56   
    #6       11-50      11   
  Average     2.46           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 297
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 488, pip num: 3396
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 661 valid insts, and 12274 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  1.797231s wall, 9.421875s user + 0.015625s system = 9.437500s CPU (525.1%)

RUN-1004 : used memory is 680 MB, reserved memory is 675 MB, peak memory is 1014 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.391257s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (98.8%)

RUN-1004 : used memory is 713 MB, reserved memory is 710 MB, peak memory is 1014 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.078135s wall, 0.421875s user + 0.156250s system = 0.578125s CPU (8.2%)

RUN-1004 : used memory is 720 MB, reserved memory is 718 MB, peak memory is 1014 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.836861s wall, 1.953125s user + 0.187500s system = 2.140625s CPU (24.2%)

RUN-1004 : used memory is 678 MB, reserved memory is 676 MB, peak memory is 1014 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 938/310 useful/useless nets, 519/139 useful/useless insts
SYN-1015 : Optimize round 1, 385 better
SYN-1014 : Optimize round 2
SYN-1032 : 932/1 useful/useless nets, 518/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 483/12 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 243/120 useful/useless nets, 138/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 646/1 useful/useless nets, 340/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              181
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   7
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |105    |4      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 690/1 useful/useless nets, 385/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 690/1 useful/useless nets, 385/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 690/1 useful/useless nets, 385/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 5 instances.
SYN-2501 : Optimize round 1, 37 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 265/0 useful/useless insts
SYN-1032 : 1026/30 useful/useless nets, 770/30 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 17051.71 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 17051.77 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 45 (3.56), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (3.38), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 17051.84 sec
SYN-3001 : Mapper mapped 97 instances into 48 LUTs, name keeping = 79%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               517
  #lut4                   122
  #lut5                    49
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      517   out of  19600    2.64%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |171    |346    |64     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |48     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (27 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 425 instances
RUN-1001 : 158 luts, 55 seqs, 136 mslices, 22 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 541 nets
RUN-1001 : 406 nets have 2 pins
RUN-1001 : 63 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 423 instances, 158 luts, 55 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 121441
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 423.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3438): len = 88591.8, overlap = 4.5
PHY-3002 : Step(3439): len = 76081.7, overlap = 4.5
PHY-3002 : Step(3440): len = 54697.5, overlap = 6.75
PHY-3002 : Step(3441): len = 52550.2, overlap = 6.75
PHY-3002 : Step(3442): len = 33678.4, overlap = 4.5
PHY-3002 : Step(3443): len = 30857.9, overlap = 4.5
PHY-3002 : Step(3444): len = 29972.4, overlap = 4.5
PHY-3002 : Step(3445): len = 24942.2, overlap = 6.75
PHY-3002 : Step(3446): len = 24467.6, overlap = 8
PHY-3002 : Step(3447): len = 21587.7, overlap = 6
PHY-3002 : Step(3448): len = 20550.6, overlap = 8.5
PHY-3002 : Step(3449): len = 20167.1, overlap = 6
PHY-3002 : Step(3450): len = 18803.5, overlap = 8.25
PHY-3002 : Step(3451): len = 18626.8, overlap = 8.25
PHY-3002 : Step(3452): len = 18301.1, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.55656e-05
PHY-3002 : Step(3453): len = 18057.6, overlap = 8.75
PHY-3002 : Step(3454): len = 17951.5, overlap = 6.5
PHY-3002 : Step(3455): len = 17924.2, overlap = 4.25
PHY-3002 : Step(3456): len = 17994.7, overlap = 6.5
PHY-3002 : Step(3457): len = 17568.7, overlap = 6.5
PHY-3002 : Step(3458): len = 17443, overlap = 6.5
PHY-3002 : Step(3459): len = 17275.1, overlap = 8.75
PHY-3002 : Step(3460): len = 17255.1, overlap = 8.75
PHY-3002 : Step(3461): len = 16990.6, overlap = 9.25
PHY-3002 : Step(3462): len = 16655.6, overlap = 5
PHY-3002 : Step(3463): len = 16410.4, overlap = 9
PHY-3002 : Step(3464): len = 16154.6, overlap = 11.125
PHY-3002 : Step(3465): len = 15873.1, overlap = 5.75
PHY-3002 : Step(3466): len = 15546.3, overlap = 7.75
PHY-3002 : Step(3467): len = 15506.4, overlap = 7.75
PHY-3002 : Step(3468): len = 15428.5, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000111131
PHY-3002 : Step(3469): len = 15498.1, overlap = 8.5625
PHY-3002 : Step(3470): len = 15489.4, overlap = 8.5625
PHY-3002 : Step(3471): len = 15402.3, overlap = 8.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000222262
PHY-3002 : Step(3472): len = 15405.3, overlap = 8.5
PHY-3002 : Step(3473): len = 15396.7, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009362s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (166.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.62208e-06
PHY-3002 : Step(3474): len = 15627.1, overlap = 16.1875
PHY-3002 : Step(3475): len = 15654.7, overlap = 16.0313
PHY-3002 : Step(3476): len = 15464.9, overlap = 16.1563
PHY-3002 : Step(3477): len = 15464.9, overlap = 16.1563
PHY-3002 : Step(3478): len = 15181.3, overlap = 13.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.24417e-06
PHY-3002 : Step(3479): len = 15336.4, overlap = 13.75
PHY-3002 : Step(3480): len = 15336.4, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.84883e-05
PHY-3002 : Step(3481): len = 15714.4, overlap = 18.125
PHY-3002 : Step(3482): len = 15714.4, overlap = 18.125
PHY-3002 : Step(3483): len = 15611.3, overlap = 20.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.18039e-05
PHY-3002 : Step(3484): len = 15863.1, overlap = 40.8438
PHY-3002 : Step(3485): len = 15901.3, overlap = 40.7188
PHY-3002 : Step(3486): len = 16083.4, overlap = 41.7188
PHY-3002 : Step(3487): len = 16191.4, overlap = 34.3125
PHY-3002 : Step(3488): len = 16311.5, overlap = 28.8438
PHY-3002 : Step(3489): len = 16375.6, overlap = 28.6563
PHY-3002 : Step(3490): len = 16443.9, overlap = 26
PHY-3002 : Step(3491): len = 16512, overlap = 27.2188
PHY-3002 : Step(3492): len = 16302.3, overlap = 25.9063
PHY-3002 : Step(3493): len = 16319, overlap = 24.375
PHY-3002 : Step(3494): len = 15892.6, overlap = 27
PHY-3002 : Step(3495): len = 15903.1, overlap = 25.6875
PHY-3002 : Step(3496): len = 15927.7, overlap = 30.2813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.36078e-05
PHY-3002 : Step(3497): len = 16102.6, overlap = 31.25
PHY-3002 : Step(3498): len = 16102.6, overlap = 31.25
PHY-3002 : Step(3499): len = 15912.2, overlap = 31.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.72155e-05
PHY-3002 : Step(3500): len = 16155.7, overlap = 30.125
PHY-3002 : Step(3501): len = 16155.7, overlap = 30.125
PHY-3002 : Step(3502): len = 16115.4, overlap = 29.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.44311e-05
PHY-3002 : Step(3503): len = 16329.8, overlap = 29.5625
PHY-3002 : Step(3504): len = 16329.8, overlap = 29.5625
PHY-3002 : Step(3505): len = 16319.3, overlap = 29.4063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000188862
PHY-3002 : Step(3506): len = 16519.4, overlap = 29.0938
PHY-3002 : Step(3507): len = 16544.1, overlap = 28.8438
PHY-3002 : Step(3508): len = 16805.8, overlap = 23.6563
PHY-3002 : Step(3509): len = 16906.3, overlap = 23.5938
PHY-3002 : Step(3510): len = 16776.7, overlap = 22.3125
PHY-3002 : Step(3511): len = 16761, overlap = 21.8438
PHY-3002 : Step(3512): len = 16728.4, overlap = 22.3438
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 49.06 peak overflow 3.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 24912, over cnt = 27(0%), over = 40, worst = 2
PHY-1002 : len = 25184, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 25224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034269s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (136.8%)

PHY-1001 : Congestion index: top1 = 11.25, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.120140s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (117.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1813, tnet num: 539, tinst num: 423, tnode num: 2021, tedge num: 2806.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.233853s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (100.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.389405s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (104.3%)

OPT-1001 : End physical optimization;  0.398927s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (105.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 158 LUT to BLE ...
SYN-4008 : Packed 158 LUT and 54 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 104 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 159/371 primitive instances ...
PHY-3001 : End packing;  0.029630s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 297 instances
RUN-1001 : 136 mslices, 107 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 488 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 295 instances, 243 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 16752.6, Over = 21
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.70376e-05
PHY-3002 : Step(3513): len = 16396.5, overlap = 20.5
PHY-3002 : Step(3514): len = 16396.5, overlap = 20.5
PHY-3002 : Step(3515): len = 16272.6, overlap = 22.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.40753e-05
PHY-3002 : Step(3516): len = 16506.1, overlap = 17.5
PHY-3002 : Step(3517): len = 16506.1, overlap = 17.5
PHY-3002 : Step(3518): len = 16464, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000188151
PHY-3002 : Step(3519): len = 16670.3, overlap = 15.5
PHY-3002 : Step(3520): len = 16740.1, overlap = 15.25
PHY-3002 : Step(3521): len = 16740.1, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046641s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (167.5%)

PHY-3001 : Trial Legalized: Len = 20003.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3522): len = 17920.4, overlap = 5.75
PHY-3002 : Step(3523): len = 17743.6, overlap = 6.75
PHY-3002 : Step(3524): len = 17376, overlap = 8.75
PHY-3002 : Step(3525): len = 17321.1, overlap = 8
PHY-3002 : Step(3526): len = 17310.5, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.61442e-05
PHY-3002 : Step(3527): len = 17302.5, overlap = 7.5
PHY-3002 : Step(3528): len = 17302.5, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000132288
PHY-3002 : Step(3529): len = 17422.1, overlap = 7
PHY-3002 : Step(3530): len = 17422.1, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006157s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (253.8%)

PHY-3001 : Legalized: Len = 18987.6, Over = 0
PHY-3001 : End spreading;  0.002736s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 18987.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 31160, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 31200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029040s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 3.75, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.114705s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (81.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1655, tnet num: 486, tinst num: 295, tnode num: 1812, tedge num: 2623.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.299357s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.457979s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (95.5%)

OPT-1001 : End physical optimization;  0.465363s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (100.7%)

RUN-1003 : finish command "place" in  3.411706s wall, 5.015625s user + 1.640625s system = 6.656250s CPU (195.1%)

RUN-1004 : used memory is 678 MB, reserved memory is 676 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      474   out of  19600    2.42%
#reg                       63   out of  19600    0.32%
#le                       475
  #lut only               412   out of    475   86.74%
  #reg only                 1   out of    475    0.21%
  #lut&reg                 62   out of    475   13.05%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |475   |316    |158    |63     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 297 instances
RUN-1001 : 136 mslices, 107 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 488 nets
RUN-1001 : 354 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 31160, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 31200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030825s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.4%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 3.75, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.111816s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.160661s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 43800, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.594819s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (144.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 43816, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 43816
PHY-1001 : End DR Iter 1; 0.006827s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.088151s wall, 2.234375s user + 0.156250s system = 2.390625s CPU (114.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.329210s wall, 2.468750s user + 0.156250s system = 2.625000s CPU (112.7%)

RUN-1004 : used memory is 684 MB, reserved memory is 681 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      474   out of  19600    2.42%
#reg                       63   out of  19600    0.32%
#le                       475
  #lut only               412   out of    475   86.74%
  #reg only                 1   out of    475    0.21%
  #lut&reg                 62   out of    475   13.05%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |475   |316    |158    |63     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       310   
    #2         2        35   
    #3         3        11   
    #4         4        15   
    #5        5-10      56   
    #6       11-50      11   
  Average     2.46           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 297
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 488, pip num: 3416
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 682 valid insts, and 12315 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  1.915709s wall, 9.875000s user + 0.062500s system = 9.937500s CPU (518.7%)

RUN-1004 : used memory is 685 MB, reserved memory is 681 MB, peak memory is 1014 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.688363s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (101.8%)

RUN-1004 : used memory is 717 MB, reserved memory is 715 MB, peak memory is 1014 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.446116s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (6.1%)

RUN-1004 : used memory is 725 MB, reserved memory is 723 MB, peak memory is 1014 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.509273s wall, 2.250000s user + 0.031250s system = 2.281250s CPU (26.8%)

RUN-1004 : used memory is 680 MB, reserved memory is 679 MB, peak memory is 1014 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 938/310 useful/useless nets, 519/139 useful/useless insts
SYN-1015 : Optimize round 1, 385 better
SYN-1014 : Optimize round 2
SYN-1032 : 932/1 useful/useless nets, 518/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 483/12 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 243/120 useful/useless nets, 138/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 646/1 useful/useless nets, 340/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              181
  #and                      5
  #nand                     0
  #or                       2
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   7
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |105    |4      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 690/1 useful/useless nets, 385/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 690/1 useful/useless nets, 385/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 690/1 useful/useless nets, 385/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 5 instances.
SYN-2501 : Optimize round 1, 37 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 265/0 useful/useless insts
SYN-1032 : 1053/3 useful/useless nets, 797/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 17114.51 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 17114.57 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 48 (3.50), #lev = 4 (2.05)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 48 (3.52), #lev = 3 (1.85)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 17114.65 sec
SYN-3001 : Mapper mapped 124 instances into 48 LUTs, name keeping = 83%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               517
  #lut4                   121
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      517   out of  19600    2.64%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |171    |346    |64     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |48     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.002449s wall, 1.062500s user + 0.062500s system = 1.125000s CPU (112.2%)

RUN-1004 : used memory is 681 MB, reserved memory is 679 MB, peak memory is 1014 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 427 instances
RUN-1001 : 159 luts, 56 seqs, 136 mslices, 22 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 543 nets
RUN-1001 : 403 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 425 instances, 159 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 118386
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 425.
PHY-3001 : End clustering;  0.000037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3531): len = 84947.7, overlap = 6.75
PHY-3002 : Step(3532): len = 71978.6, overlap = 4.5
PHY-3002 : Step(3533): len = 52952.8, overlap = 6.75
PHY-3002 : Step(3534): len = 51516.8, overlap = 6.75
PHY-3002 : Step(3535): len = 33063.5, overlap = 4.5
PHY-3002 : Step(3536): len = 30435.3, overlap = 4.5
PHY-3002 : Step(3537): len = 29159.8, overlap = 6.75
PHY-3002 : Step(3538): len = 23877.4, overlap = 6.75
PHY-3002 : Step(3539): len = 22869.6, overlap = 6.75
PHY-3002 : Step(3540): len = 20528.4, overlap = 4.5
PHY-3002 : Step(3541): len = 20140.1, overlap = 6.75
PHY-3002 : Step(3542): len = 19955.4, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00011899
PHY-3002 : Step(3543): len = 19648.6, overlap = 7
PHY-3002 : Step(3544): len = 19334.2, overlap = 4.75
PHY-3002 : Step(3545): len = 19551.8, overlap = 4.75
PHY-3002 : Step(3546): len = 19566.6, overlap = 4.75
PHY-3002 : Step(3547): len = 18773.3, overlap = 4.5
PHY-3002 : Step(3548): len = 18784.5, overlap = 4.5
PHY-3002 : Step(3549): len = 17622.9, overlap = 9
PHY-3002 : Step(3550): len = 17608.2, overlap = 9
PHY-3002 : Step(3551): len = 17598.5, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00023798
PHY-3002 : Step(3552): len = 17579.3, overlap = 9
PHY-3002 : Step(3553): len = 17563.7, overlap = 9
PHY-3002 : Step(3554): len = 17542.4, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009553s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (327.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00011097
PHY-3002 : Step(3555): len = 17979, overlap = 8.09375
PHY-3002 : Step(3556): len = 18107, overlap = 7.40625
PHY-3002 : Step(3557): len = 17921.7, overlap = 5.125
PHY-3002 : Step(3558): len = 17734.1, overlap = 6.6875
PHY-3002 : Step(3559): len = 17351.6, overlap = 7.5625
PHY-3002 : Step(3560): len = 17364.3, overlap = 9.5
PHY-3002 : Step(3561): len = 17143.3, overlap = 9.8125
PHY-3002 : Step(3562): len = 17222, overlap = 9.4375
PHY-3002 : Step(3563): len = 17310.2, overlap = 9.03125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.4701e-05
PHY-3002 : Step(3564): len = 18207.2, overlap = 21.8125
PHY-3002 : Step(3565): len = 18366.8, overlap = 19.8125
PHY-3002 : Step(3566): len = 18515.2, overlap = 16.5625
PHY-3002 : Step(3567): len = 18231.1, overlap = 14.5313
PHY-3002 : Step(3568): len = 18247.9, overlap = 14.4688
PHY-3002 : Step(3569): len = 18040.2, overlap = 14.0625
PHY-3002 : Step(3570): len = 17921.9, overlap = 15.7813
PHY-3002 : Step(3571): len = 17943, overlap = 14.5313
PHY-3002 : Step(3572): len = 17973.2, overlap = 12.2813
PHY-3002 : Step(3573): len = 17767.5, overlap = 16.3125
PHY-3002 : Step(3574): len = 17802, overlap = 16.7188
PHY-3002 : Step(3575): len = 17895.8, overlap = 13.9063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000189402
PHY-3002 : Step(3576): len = 17611.8, overlap = 14.5
PHY-3002 : Step(3577): len = 17493, overlap = 12.6875
PHY-3002 : Step(3578): len = 17489.7, overlap = 12.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000378804
PHY-3002 : Step(3579): len = 17522.8, overlap = 14.8125
PHY-3002 : Step(3580): len = 17522.8, overlap = 14.8125
PHY-3002 : Step(3581): len = 17481.7, overlap = 11.4063
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 38.94 peak overflow 2.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 23904, over cnt = 29(0%), over = 48, worst = 3
PHY-1002 : len = 24384, over cnt = 11(0%), over = 15, worst = 3
PHY-1002 : len = 24504, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 24536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039737s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (511.2%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 3.75, top10 = 1.88, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.114311s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (232.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1829, tnet num: 541, tinst num: 425, tnode num: 2040, tedge num: 2834.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.264941s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (106.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.416794s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (138.7%)

OPT-1001 : End physical optimization;  0.424577s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (158.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 159 LUT to BLE ...
SYN-4008 : Packed 159 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 103 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 159/371 primitive instances ...
PHY-3001 : End packing;  0.024492s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 297 instances
RUN-1001 : 136 mslices, 107 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 489 nets
RUN-1001 : 349 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 295 instances, 243 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 17446.8, Over = 14.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.01416e-05
PHY-3002 : Step(3582): len = 17208.1, overlap = 16
PHY-3002 : Step(3583): len = 17211.4, overlap = 16.25
PHY-3002 : Step(3584): len = 17214.3, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000180283
PHY-3002 : Step(3585): len = 17347.4, overlap = 14
PHY-3002 : Step(3586): len = 17322.6, overlap = 14.25
PHY-3002 : Step(3587): len = 17309.7, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000360566
PHY-3002 : Step(3588): len = 17534.1, overlap = 13.75
PHY-3002 : Step(3589): len = 17603.4, overlap = 13.75
PHY-3002 : Step(3590): len = 17595, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031111s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (251.1%)

PHY-3001 : Trial Legalized: Len = 21091.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3591): len = 18808.3, overlap = 3.25
PHY-3002 : Step(3592): len = 18601.7, overlap = 3.75
PHY-3002 : Step(3593): len = 18465, overlap = 4.75
PHY-3002 : Step(3594): len = 18186.2, overlap = 5
PHY-3002 : Step(3595): len = 18186.2, overlap = 5
PHY-3002 : Step(3596): len = 18118.5, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006126s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19819.8, Over = 0
PHY-3001 : End spreading;  0.003021s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (517.1%)

PHY-3001 : Final: Len = 19819.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 30776, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 30712, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 30728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033999s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.9%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 3.13, top10 = 1.32, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.118497s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1667, tnet num: 487, tinst num: 295, tnode num: 1825, tedge num: 2647.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.272165s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.441758s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (102.6%)

OPT-1001 : End physical optimization;  0.447904s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (101.2%)

RUN-1003 : finish command "place" in  2.714343s wall, 3.453125s user + 1.093750s system = 4.546875s CPU (167.5%)

RUN-1004 : used memory is 681 MB, reserved memory is 679 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      475   out of  19600    2.42%
#reg                       64   out of  19600    0.33%
#le                       475
  #lut only               411   out of    475   86.53%
  #reg only                 0   out of    475    0.00%
  #lut&reg                 64   out of    475   13.47%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |475   |317    |158    |64     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 297 instances
RUN-1001 : 136 mslices, 107 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 489 nets
RUN-1001 : 349 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 30776, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 30712, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 30728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033849s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (184.6%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 3.13, top10 = 1.32, top15 = 1.25.
PHY-1001 : End global routing;  0.125635s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (124.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.162067s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 43840, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 43840
PHY-1001 : End Routed; 0.542835s wall, 0.687500s user + 0.062500s system = 0.750000s CPU (138.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.957860s wall, 2.046875s user + 0.109375s system = 2.156250s CPU (110.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.199372s wall, 2.328125s user + 0.125000s system = 2.453125s CPU (111.5%)

RUN-1004 : used memory is 686 MB, reserved memory is 683 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      475   out of  19600    2.42%
#reg                       64   out of  19600    0.33%
#le                       475
  #lut only               411   out of    475   86.53%
  #reg only                 0   out of    475    0.00%
  #lut&reg                 64   out of    475   13.47%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |475   |317    |158    |64     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       305   
    #2         2        36   
    #3         3        15   
    #4         4        21   
    #5        5-10      51   
    #6       11-50      11   
  Average     2.48           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 297
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 489, pip num: 3396
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 686 valid insts, and 12231 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.317227s wall, 10.343750s user + 0.046875s system = 10.390625s CPU (448.4%)

RUN-1004 : used memory is 686 MB, reserved memory is 683 MB, peak memory is 1014 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.629440s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (101.6%)

RUN-1004 : used memory is 719 MB, reserved memory is 717 MB, peak memory is 1014 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.495648s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (3.8%)

RUN-1004 : used memory is 726 MB, reserved memory is 725 MB, peak memory is 1014 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.482793s wall, 2.000000s user + 0.046875s system = 2.046875s CPU (24.1%)

RUN-1004 : used memory is 684 MB, reserved memory is 683 MB, peak memory is 1014 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 938/310 useful/useless nets, 519/139 useful/useless insts
SYN-1015 : Optimize round 1, 385 better
SYN-1014 : Optimize round 2
SYN-1032 : 932/1 useful/useless nets, 518/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 483/12 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 243/120 useful/useless nets, 138/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 646/1 useful/useless nets, 340/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              181
  #and                      5
  #nand                     0
  #or                       2
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   7
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |105    |4      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 690/1 useful/useless nets, 385/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 690/1 useful/useless nets, 385/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 690/1 useful/useless nets, 385/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 32 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 325/58 useful/useless nets, 270/0 useful/useless insts
SYN-1032 : 1058/3 useful/useless nets, 802/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 17174.33 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 17174.40 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 54 (3.56), #lev = 4 (2.17)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.46), #lev = 4 (1.95)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 17174.48 sec
SYN-3001 : Mapper mapped 129 instances into 52 LUTs, name keeping = 80%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               521
  #lut4                   124
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      521   out of  19600    2.66%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |175    |346    |64     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |52     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.034398s wall, 1.078125s user + 0.031250s system = 1.109375s CPU (107.2%)

RUN-1004 : used memory is 685 MB, reserved memory is 683 MB, peak memory is 1014 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 431 instances
RUN-1001 : 163 luts, 56 seqs, 136 mslices, 22 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 547 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 429 instances, 163 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 121784
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 429.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3597): len = 88415, overlap = 6.75
PHY-3002 : Step(3598): len = 80109.1, overlap = 4.5
PHY-3002 : Step(3599): len = 53875.3, overlap = 4.5
PHY-3002 : Step(3600): len = 51017, overlap = 6.75
PHY-3002 : Step(3601): len = 34013.7, overlap = 4.5
PHY-3002 : Step(3602): len = 30587.3, overlap = 6.75
PHY-3002 : Step(3603): len = 28333, overlap = 4.75
PHY-3002 : Step(3604): len = 23266.5, overlap = 7.75
PHY-3002 : Step(3605): len = 22573.4, overlap = 7.75
PHY-3002 : Step(3606): len = 20409.3, overlap = 5.75
PHY-3002 : Step(3607): len = 20327.9, overlap = 6
PHY-3002 : Step(3608): len = 19880.4, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000142385
PHY-3002 : Step(3609): len = 20029.1, overlap = 8.25
PHY-3002 : Step(3610): len = 20103.4, overlap = 6
PHY-3002 : Step(3611): len = 19577.4, overlap = 6.25
PHY-3002 : Step(3612): len = 19494.8, overlap = 4
PHY-3002 : Step(3613): len = 19270.7, overlap = 4
PHY-3002 : Step(3614): len = 19112.9, overlap = 6.25
PHY-3002 : Step(3615): len = 19007.4, overlap = 8.5
PHY-3002 : Step(3616): len = 18948, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00028477
PHY-3002 : Step(3617): len = 18707, overlap = 6.5
PHY-3002 : Step(3618): len = 18701.2, overlap = 6.5
PHY-3002 : Step(3619): len = 18575.4, overlap = 6.75
PHY-3002 : Step(3620): len = 18575.4, overlap = 6.75
PHY-3002 : Step(3621): len = 18544.4, overlap = 6.75
PHY-3002 : Step(3622): len = 18521, overlap = 6.75
PHY-3002 : Step(3623): len = 18506.1, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008257s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (189.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000137356
PHY-3002 : Step(3624): len = 18366.3, overlap = 6.5625
PHY-3002 : Step(3625): len = 18403, overlap = 6.1875
PHY-3002 : Step(3626): len = 18198.6, overlap = 7.8125
PHY-3002 : Step(3627): len = 18283.3, overlap = 8.0625
PHY-3002 : Step(3628): len = 18310.7, overlap = 11.125
PHY-3002 : Step(3629): len = 18295.7, overlap = 12.1875
PHY-3002 : Step(3630): len = 17807.2, overlap = 11.2813
PHY-3002 : Step(3631): len = 17834.7, overlap = 13.0313
PHY-3002 : Step(3632): len = 17219.7, overlap = 13.25
PHY-3002 : Step(3633): len = 17199.6, overlap = 13.4375
PHY-3002 : Step(3634): len = 17040.1, overlap = 12.0938
PHY-3002 : Step(3635): len = 17046.4, overlap = 13.1875
PHY-3002 : Step(3636): len = 16995.4, overlap = 14.3125
PHY-3002 : Step(3637): len = 16997.8, overlap = 13.9063
PHY-3002 : Step(3638): len = 16437.1, overlap = 17.8125
PHY-3002 : Step(3639): len = 16289.7, overlap = 18.125
PHY-3002 : Step(3640): len = 16326.5, overlap = 18.125
PHY-3002 : Step(3641): len = 15908.5, overlap = 19.9688
PHY-3002 : Step(3642): len = 15908.5, overlap = 19.9688
PHY-3002 : Step(3643): len = 15746.4, overlap = 19.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000274712
PHY-3002 : Step(3644): len = 15680.4, overlap = 19.7188
PHY-3002 : Step(3645): len = 15680.4, overlap = 19.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000549423
PHY-3002 : Step(3646): len = 15712.7, overlap = 19.7188
PHY-3002 : Step(3647): len = 15701.1, overlap = 19.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.91734e-06
PHY-3002 : Step(3648): len = 15996.4, overlap = 43.9688
PHY-3002 : Step(3649): len = 15996.4, overlap = 43.9688
PHY-3002 : Step(3650): len = 15964.2, overlap = 43.8125
PHY-3002 : Step(3651): len = 15964.2, overlap = 43.8125
PHY-3002 : Step(3652): len = 15962.5, overlap = 43.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.98347e-05
PHY-3002 : Step(3653): len = 16392, overlap = 40.2188
PHY-3002 : Step(3654): len = 16392, overlap = 40.2188
PHY-3002 : Step(3655): len = 16366.9, overlap = 39.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.96694e-05
PHY-3002 : Step(3656): len = 16923.6, overlap = 34.875
PHY-3002 : Step(3657): len = 16923.6, overlap = 34.875
PHY-3002 : Step(3658): len = 16844.6, overlap = 26.6563
PHY-3002 : Step(3659): len = 16844.6, overlap = 26.6563
PHY-3002 : Step(3660): len = 16846.1, overlap = 26.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.93387e-05
PHY-3002 : Step(3661): len = 17170.9, overlap = 16.4063
PHY-3002 : Step(3662): len = 17170.9, overlap = 16.4063
PHY-3002 : Step(3663): len = 17061.3, overlap = 17.125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 43.47 peak overflow 2.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 23768, over cnt = 34(0%), over = 55, worst = 2
PHY-1002 : len = 24280, over cnt = 8(0%), over = 14, worst = 2
PHY-1002 : len = 24368, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 24400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041412s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (188.7%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 2.50, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.120345s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (142.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1844, tnet num: 545, tinst num: 429, tnode num: 2055, tedge num: 2856.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.252738s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.398573s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (113.7%)

OPT-1001 : End physical optimization;  0.405594s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (111.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 163 LUT to BLE ...
SYN-4008 : Packed 163 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 108 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 164/376 primitive instances ...
PHY-3001 : End packing;  0.029310s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (159.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 300 instances
RUN-1001 : 136 mslices, 110 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 492 nets
RUN-1001 : 350 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 298 instances, 246 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 17076.4, Over = 20.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.95616e-05
PHY-3002 : Step(3664): len = 16718.2, overlap = 25
PHY-3002 : Step(3665): len = 16718.2, overlap = 25
PHY-3002 : Step(3666): len = 16588.8, overlap = 25.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.91232e-05
PHY-3002 : Step(3667): len = 16891, overlap = 23.5
PHY-3002 : Step(3668): len = 16959, overlap = 23
PHY-3002 : Step(3669): len = 16959, overlap = 23
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000118246
PHY-3002 : Step(3670): len = 17325.1, overlap = 17.75
PHY-3002 : Step(3671): len = 17325.1, overlap = 17.75
PHY-3002 : Step(3672): len = 17201.3, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038164s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (122.8%)

PHY-3001 : Trial Legalized: Len = 21898.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3673): len = 18896.5, overlap = 7
PHY-3002 : Step(3674): len = 18399.4, overlap = 8.25
PHY-3002 : Step(3675): len = 17964, overlap = 8.5
PHY-3002 : Step(3676): len = 17964, overlap = 8.5
PHY-3002 : Step(3677): len = 17861.7, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.87135e-05
PHY-3002 : Step(3678): len = 17890.4, overlap = 9
PHY-3002 : Step(3679): len = 17890.4, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.7427e-05
PHY-3002 : Step(3680): len = 17972.1, overlap = 9.25
PHY-3002 : Step(3681): len = 17972.1, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006511s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19978.4, Over = 0
PHY-3001 : End spreading;  0.002780s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 19978.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 31104, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 31128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034803s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.8%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 3.75, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.124862s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1685, tnet num: 490, tinst num: 298, tnode num: 1847, tedge num: 2670.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.283397s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (93.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.446613s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (94.5%)

OPT-1001 : End physical optimization;  0.454944s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.6%)

RUN-1003 : finish command "place" in  3.130787s wall, 4.218750s user + 1.250000s system = 5.468750s CPU (174.7%)

RUN-1004 : used memory is 685 MB, reserved memory is 683 MB, peak memory is 1014 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      479   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       480
  #lut only               416   out of    480   86.67%
  #reg only                 1   out of    480    0.21%
  #lut&reg                 63   out of    480   13.13%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |480   |321    |158    |64     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 300 instances
RUN-1001 : 136 mslices, 110 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 492 nets
RUN-1001 : 350 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 31104, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 31128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033101s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (236.0%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 3.75, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.127904s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (134.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.153970s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (91.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 44312, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.585029s wall, 0.765625s user + 0.062500s system = 0.828125s CPU (141.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 44312, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 44312
PHY-1001 : End DR Iter 1; 0.005810s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.070608s wall, 2.218750s user + 0.140625s system = 2.359375s CPU (113.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.323531s wall, 2.484375s user + 0.187500s system = 2.671875s CPU (115.0%)

RUN-1004 : used memory is 689 MB, reserved memory is 685 MB, peak memory is 1017 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      479   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       480
  #lut only               416   out of    480   86.67%
  #reg only                 1   out of    480    0.21%
  #lut&reg                 63   out of    480   13.13%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |480   |321    |158    |64     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       306   
    #2         2        35   
    #3         3        16   
    #4         4        24   
    #5        5-10      50   
    #6       11-50      11   
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 300
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 492, pip num: 3442
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 675 valid insts, and 12357 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.067133s wall, 9.937500s user + 0.093750s system = 10.031250s CPU (485.3%)

RUN-1004 : used memory is 689 MB, reserved memory is 686 MB, peak memory is 1017 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.536184s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (100.7%)

RUN-1004 : used memory is 722 MB, reserved memory is 720 MB, peak memory is 1017 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.586160s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (6.6%)

RUN-1004 : used memory is 730 MB, reserved memory is 728 MB, peak memory is 1017 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.473491s wall, 2.078125s user + 0.078125s system = 2.156250s CPU (25.4%)

RUN-1004 : used memory is 687 MB, reserved memory is 685 MB, peak memory is 1017 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 938/310 useful/useless nets, 519/139 useful/useless insts
SYN-1015 : Optimize round 1, 385 better
SYN-1014 : Optimize round 2
SYN-1032 : 932/1 useful/useless nets, 518/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 483/12 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 243/120 useful/useless nets, 138/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 646/1 useful/useless nets, 340/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              181
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   7
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |105    |4      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 690/1 useful/useless nets, 385/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 690/1 useful/useless nets, 385/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 690/1 useful/useless nets, 385/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 32 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 325/58 useful/useless nets, 270/0 useful/useless insts
SYN-1032 : 1057/4 useful/useless nets, 801/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 17253.62 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 17253.68 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 56 (3.57), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.44), #lev = 4 (1.98)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 17253.74 sec
SYN-3001 : Mapper mapped 128 instances into 52 LUTs, name keeping = 76%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               521
  #lut4                   125
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      521   out of  19600    2.66%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |175    |346    |64     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |52     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 431 instances
RUN-1001 : 163 luts, 56 seqs, 136 mslices, 22 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 547 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 429 instances, 163 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 121758
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 429.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3682): len = 88388.9, overlap = 4.5
PHY-3002 : Step(3683): len = 73936.5, overlap = 4.5
PHY-3002 : Step(3684): len = 53299.8, overlap = 6.75
PHY-3002 : Step(3685): len = 50852.2, overlap = 6.75
PHY-3002 : Step(3686): len = 32770.5, overlap = 4.5
PHY-3002 : Step(3687): len = 29621.7, overlap = 6.75
PHY-3002 : Step(3688): len = 28081.7, overlap = 5
PHY-3002 : Step(3689): len = 23559.3, overlap = 8.25
PHY-3002 : Step(3690): len = 22761.8, overlap = 8.25
PHY-3002 : Step(3691): len = 20663.2, overlap = 6.75
PHY-3002 : Step(3692): len = 20356.5, overlap = 6.75
PHY-3002 : Step(3693): len = 19966.4, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000135231
PHY-3002 : Step(3694): len = 19740.3, overlap = 8
PHY-3002 : Step(3695): len = 19875.6, overlap = 8.25
PHY-3002 : Step(3696): len = 19628.7, overlap = 5.75
PHY-3002 : Step(3697): len = 19589.6, overlap = 5.75
PHY-3002 : Step(3698): len = 18625.7, overlap = 10.5
PHY-3002 : Step(3699): len = 18603, overlap = 10.25
PHY-3002 : Step(3700): len = 18594.9, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000270463
PHY-3002 : Step(3701): len = 18570.1, overlap = 10.25
PHY-3002 : Step(3702): len = 18521, overlap = 5.75
PHY-3002 : Step(3703): len = 18559.7, overlap = 5.75
PHY-3002 : Step(3704): len = 18253.1, overlap = 7.75
PHY-3002 : Step(3705): len = 18253.1, overlap = 7.75
PHY-3002 : Step(3706): len = 18196.2, overlap = 7.75
PHY-3002 : Step(3707): len = 18196.2, overlap = 7.75
PHY-3002 : Step(3708): len = 18052.2, overlap = 7.5
PHY-3002 : Step(3709): len = 18039, overlap = 7.5
PHY-3002 : Step(3710): len = 17967.6, overlap = 9.5
PHY-3002 : Step(3711): len = 17982.9, overlap = 9.25
PHY-3002 : Step(3712): len = 17973.2, overlap = 9.25
PHY-3002 : Step(3713): len = 17950.6, overlap = 9.25
PHY-3002 : Step(3714): len = 17911.9, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009388s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (332.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.95591e-05
PHY-3002 : Step(3715): len = 17851.1, overlap = 10.0625
PHY-3002 : Step(3716): len = 17907.8, overlap = 10.25
PHY-3002 : Step(3717): len = 17774.3, overlap = 10.5625
PHY-3002 : Step(3718): len = 17890.5, overlap = 10.6875
PHY-3002 : Step(3719): len = 17716.7, overlap = 14.8438
PHY-3002 : Step(3720): len = 17619, overlap = 13.0625
PHY-3002 : Step(3721): len = 17289.4, overlap = 14.2188
PHY-3002 : Step(3722): len = 17349.6, overlap = 15.2813
PHY-3002 : Step(3723): len = 16737.2, overlap = 15.375
PHY-3002 : Step(3724): len = 16716.9, overlap = 15.2813
PHY-3002 : Step(3725): len = 16366.4, overlap = 16.2813
PHY-3002 : Step(3726): len = 16369, overlap = 14
PHY-3002 : Step(3727): len = 16271.1, overlap = 15.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000179118
PHY-3002 : Step(3728): len = 15945.1, overlap = 16.6875
PHY-3002 : Step(3729): len = 15945.1, overlap = 16.6875
PHY-3002 : Step(3730): len = 15718.1, overlap = 16.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000358236
PHY-3002 : Step(3731): len = 15757.1, overlap = 16.3438
PHY-3002 : Step(3732): len = 15774.9, overlap = 16.9688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.27378e-05
PHY-3002 : Step(3733): len = 16053.1, overlap = 42.5313
PHY-3002 : Step(3734): len = 16095.7, overlap = 42.5625
PHY-3002 : Step(3735): len = 16177.3, overlap = 38.9063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.54757e-05
PHY-3002 : Step(3736): len = 16387.1, overlap = 38.2188
PHY-3002 : Step(3737): len = 16507.2, overlap = 32.875
PHY-3002 : Step(3738): len = 16783.7, overlap = 27.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.09514e-05
PHY-3002 : Step(3739): len = 17075.6, overlap = 18.5
PHY-3002 : Step(3740): len = 17118.7, overlap = 18.5
PHY-3002 : Step(3741): len = 17257.3, overlap = 18.5938
PHY-3002 : Step(3742): len = 17274.7, overlap = 18.8125
PHY-3002 : Step(3743): len = 16939.5, overlap = 18.8125
PHY-3002 : Step(3744): len = 16853.6, overlap = 19.1875
PHY-3002 : Step(3745): len = 16792.7, overlap = 20.4688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 41.44 peak overflow 3.28
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 22504, over cnt = 28(0%), over = 43, worst = 3
PHY-1002 : len = 22840, over cnt = 7(0%), over = 10, worst = 3
PHY-1002 : len = 22856, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 22888, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 22880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039512s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.1%)

PHY-1001 : Congestion index: top1 = 11.25, top5 = 2.50, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.107052s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1843, tnet num: 545, tinst num: 429, tnode num: 2054, tedge num: 2854.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.208553s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.340154s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.1%)

OPT-1001 : End physical optimization;  0.347453s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (98.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 163 LUT to BLE ...
SYN-4008 : Packed 163 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 108 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 164/376 primitive instances ...
PHY-3001 : End packing;  0.022937s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 300 instances
RUN-1001 : 136 mslices, 110 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 492 nets
RUN-1001 : 350 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 298 instances, 246 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 16836.4, Over = 21.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.74383e-05
PHY-3002 : Step(3746): len = 16628.8, overlap = 23
PHY-3002 : Step(3747): len = 16637.1, overlap = 23
PHY-3002 : Step(3748): len = 16645.3, overlap = 23
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.48765e-05
PHY-3002 : Step(3749): len = 16959.2, overlap = 21
PHY-3002 : Step(3750): len = 16959.2, overlap = 21
PHY-3002 : Step(3751): len = 16952.3, overlap = 21.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000149753
PHY-3002 : Step(3752): len = 17348.5, overlap = 17.75
PHY-3002 : Step(3753): len = 17420.2, overlap = 17.5
PHY-3002 : Step(3754): len = 17450.9, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034656s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (180.3%)

PHY-3001 : Trial Legalized: Len = 20420.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3755): len = 18238.8, overlap = 6
PHY-3002 : Step(3756): len = 18139.4, overlap = 6.25
PHY-3002 : Step(3757): len = 17887.6, overlap = 7.25
PHY-3002 : Step(3758): len = 17619.2, overlap = 7.5
PHY-3002 : Step(3759): len = 17614.1, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.27143e-05
PHY-3002 : Step(3760): len = 17582.6, overlap = 7.75
PHY-3002 : Step(3761): len = 17582.6, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000105429
PHY-3002 : Step(3762): len = 17644.8, overlap = 7.5
PHY-3002 : Step(3763): len = 17644.8, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006175s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19368.4, Over = 0
PHY-3001 : End spreading;  0.002816s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (1109.5%)

PHY-3001 : Final: Len = 19368.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 29576, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 29608, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 29640, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 29664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033443s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (233.6%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.25, top15 = 1.32.
PHY-1001 : End incremental global routing;  0.113943s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (137.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1682, tnet num: 490, tinst num: 298, tnode num: 1842, tedge num: 2665.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.225095s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (118.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.369922s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (122.5%)

OPT-1001 : End physical optimization;  0.377097s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (120.2%)

RUN-1003 : finish command "place" in  2.739983s wall, 3.968750s user + 1.265625s system = 5.234375s CPU (191.0%)

RUN-1004 : used memory is 687 MB, reserved memory is 685 MB, peak memory is 1017 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      479   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       480
  #lut only               416   out of    480   86.67%
  #reg only                 1   out of    480    0.21%
  #lut&reg                 63   out of    480   13.13%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |480   |321    |158    |64     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 300 instances
RUN-1001 : 136 mslices, 110 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 492 nets
RUN-1001 : 350 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 29576, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 29608, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 29664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029146s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.2%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.25, top15 = 1.32.
PHY-1001 : End global routing;  0.105611s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.136666s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 43128, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.480190s wall, 0.859375s user + 0.046875s system = 0.906250s CPU (188.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 43128, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 43128
PHY-1001 : End DR Iter 1; 0.006234s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (501.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.693408s wall, 2.031250s user + 0.093750s system = 2.125000s CPU (125.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.901761s wall, 2.281250s user + 0.109375s system = 2.390625s CPU (125.7%)

RUN-1004 : used memory is 691 MB, reserved memory is 688 MB, peak memory is 1017 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      479   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       480
  #lut only               416   out of    480   86.67%
  #reg only                 1   out of    480    0.21%
  #lut&reg                 63   out of    480   13.13%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |480   |321    |158    |64     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       306   
    #2         2        36   
    #3         3        14   
    #4         4        26   
    #5        5-10      49   
    #6       11-50      11   
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 300
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 492, pip num: 3409
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 674 valid insts, and 12293 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  1.916446s wall, 9.515625s user + 0.015625s system = 9.531250s CPU (497.3%)

RUN-1004 : used memory is 691 MB, reserved memory is 688 MB, peak memory is 1017 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.478986s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (100.4%)

RUN-1004 : used memory is 724 MB, reserved memory is 722 MB, peak memory is 1017 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.424798s wall, 0.687500s user + 0.234375s system = 0.921875s CPU (12.4%)

RUN-1004 : used memory is 731 MB, reserved memory is 730 MB, peak memory is 1017 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.256955s wall, 2.296875s user + 0.281250s system = 2.578125s CPU (27.9%)

RUN-1004 : used memory is 687 MB, reserved memory is 686 MB, peak memory is 1017 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: 'x' is not declared in lcd_display.v(50)
HDL-8007 ERROR: 'y' is not declared in lcd_display.v(50)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(51)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(51)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(51)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(51)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(51)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(51)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(51)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(51)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(51)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(51)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(51)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(51)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(51)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(51)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(51)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(51)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(51)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(51)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(51)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(51)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: assignment under multiple single edges is not supported for synthesis in lcd_display.v(50)
HDL-8007 ERROR: if-condition does not match any sensitivity list edge in lcd_display.v(52)
HDL-1007 : module 'lcd_display' remains a black box due to errors in its contents in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: assignment under multiple single edges is not supported for synthesis in lcd_display.v(50)
HDL-8007 ERROR: if-condition does not match any sensitivity list edge in lcd_display.v(52)
HDL-1007 : module 'lcd_display' remains a black box due to errors in its contents in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: assignment under multiple single edges is not supported for synthesis in lcd_display.v(50)
HDL-8007 ERROR: if-condition does not match any sensitivity list edge in lcd_display.v(52)
HDL-1007 : module 'lcd_display' remains a black box due to errors in its contents in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(51)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(51)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(51)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(51)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(51)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(51)
HDL-8007 ERROR: syntax error near 'end' in lcd_display.v(55)
HDL-8007 ERROR: Verilog 2000 keyword end used in incorrect context in lcd_display.v(55)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(51)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(51)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(51)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(51)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(51)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(51)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(51)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(51)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(58)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(58)
HDL-8007 ERROR: syntax error near 'endmodule' in lcd_display.v(86)
HDL-8007 ERROR: Verilog 2000 keyword endmodule used in incorrect context in lcd_display.v(86)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'end' in lcd_display.v(56)
HDL-8007 ERROR: Verilog 2000 keyword end used in incorrect context in lcd_display.v(56)
HDL-8007 ERROR: syntax error near 'endmodule' in lcd_display.v(86)
HDL-8007 ERROR: Verilog 2000 keyword endmodule used in incorrect context in lcd_display.v(86)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(50)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(50)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(50)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(50)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near ';' in lcd_display.v(49)
HDL-8007 ERROR: syntax error near '}' in lcd_display.v(49)
HDL-5007 WARNING: empty statement in sequential block in lcd_display.v(47)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near ';' in lcd_display.v(49)
HDL-8007 ERROR: syntax error near '}' in lcd_display.v(49)
HDL-5007 WARNING: empty statement in sequential block in lcd_display.v(47)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near ';' in lcd_display.v(49)
HDL-8007 ERROR: syntax error near '}' in lcd_display.v(49)
HDL-5007 WARNING: empty statement in sequential block in lcd_display.v(47)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near ';' in lcd_display.v(49)
HDL-8007 ERROR: syntax error near '}' in lcd_display.v(49)
HDL-5007 WARNING: empty statement in sequential block in lcd_display.v(47)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near ';' in lcd_display.v(49)
HDL-8007 ERROR: syntax error near '}' in lcd_display.v(49)
HDL-5007 WARNING: empty statement in sequential block in lcd_display.v(47)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near ';' in lcd_display.v(49)
HDL-8007 ERROR: syntax error near '}' in lcd_display.v(49)
HDL-5007 WARNING: empty statement in sequential block in lcd_display.v(47)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near ';' in lcd_display.v(49)
HDL-8007 ERROR: syntax error near '}' in lcd_display.v(49)
HDL-5007 WARNING: empty statement in sequential block in lcd_display.v(47)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near ';' in lcd_display.v(49)
HDL-8007 ERROR: syntax error near 's0' in lcd_display.v(49)
HDL-5007 WARNING: empty statement in sequential block in lcd_display.v(47)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near ';' in lcd_display.v(49)
HDL-5007 WARNING: empty statement in sequential block in lcd_display.v(47)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near ',' in lcd_display.v(49)
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(50)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(50)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near ',' in lcd_display.v(49)
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(50)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(50)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(50)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(50)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 993/310 useful/useless nets, 559/139 useful/useless insts
SYN-1015 : Optimize round 1, 385 better
SYN-1014 : Optimize round 2
SYN-1032 : 987/1 useful/useless nets, 558/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 83 better
SYN-1014 : Optimize round 2
SYN-1032 : 537/12 useful/useless nets, 309/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b0
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 129 better
SYN-1014 : Optimize round 3
SYN-1032 : 296/120 useful/useless nets, 176/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 699/1 useful/useless nets, 378/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              198
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     81
  #LATCH                    0
#MACRO_ADD                 37
#MACRO_EQ                   9
#MACRO_MUX                118

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |81     |50     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |105    |21     |28     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 743/1 useful/useless nets, 423/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 743/1 useful/useless nets, 423/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 743/1 useful/useless nets, 423/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 32 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 424/58 useful/useless nets, 354/0 useful/useless insts
SYN-1032 : 1157/3 useful/useless nets, 886/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 18852.10 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 18852.16 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 80 (3.15), #lev = 4 (2.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 78 (3.24), #lev = 4 (2.31)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 18852.22 sec
SYN-3001 : Mapper mapped 177 instances into 78 LUTs, name keeping = 76%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               566
  #lut4                   149
  #lut5                    52
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             365

Utilization Statistics
#lut                      566   out of  19600    2.89%
#reg                       81   out of  19600    0.41%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |201    |365    |81     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |78     |153    |21     |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 21 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (45 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 479 instances
RUN-1001 : 189 luts, 73 seqs, 136 mslices, 27 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 610 nets
RUN-1001 : 449 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 477 instances, 189 luts, 73 seqs, 163 slices, 29 macros(163 instances: 136 mslices 27 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 133207
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 477.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3764): len = 93917.2, overlap = 4.5
PHY-3002 : Step(3765): len = 79684.2, overlap = 6.75
PHY-3002 : Step(3766): len = 59099.6, overlap = 6.75
PHY-3002 : Step(3767): len = 57395.4, overlap = 6.75
PHY-3002 : Step(3768): len = 39267.9, overlap = 4.5
PHY-3002 : Step(3769): len = 37473.1, overlap = 4.5
PHY-3002 : Step(3770): len = 34671.6, overlap = 6.75
PHY-3002 : Step(3771): len = 29941.7, overlap = 6.75
PHY-3002 : Step(3772): len = 27693.4, overlap = 8.5
PHY-3002 : Step(3773): len = 24429.7, overlap = 8
PHY-3002 : Step(3774): len = 24152.8, overlap = 7.5
PHY-3002 : Step(3775): len = 23035.5, overlap = 6.75
PHY-3002 : Step(3776): len = 22425.4, overlap = 6.75
PHY-3002 : Step(3777): len = 21864.7, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000102024
PHY-3002 : Step(3778): len = 22092, overlap = 4.75
PHY-3002 : Step(3779): len = 22145.5, overlap = 4.5
PHY-3002 : Step(3780): len = 20692.3, overlap = 4.5
PHY-3002 : Step(3781): len = 20522.5, overlap = 4.5
PHY-3002 : Step(3782): len = 20113.2, overlap = 2.25
PHY-3002 : Step(3783): len = 20028.9, overlap = 2.25
PHY-3002 : Step(3784): len = 19936.7, overlap = 2.25
PHY-3002 : Step(3785): len = 19516.2, overlap = 4.5
PHY-3002 : Step(3786): len = 19180, overlap = 5
PHY-3002 : Step(3787): len = 19047.3, overlap = 5
PHY-3002 : Step(3788): len = 18584, overlap = 7.75
PHY-3002 : Step(3789): len = 18499.2, overlap = 5
PHY-3002 : Step(3790): len = 18538.4, overlap = 5
PHY-3002 : Step(3791): len = 18534.7, overlap = 3
PHY-3002 : Step(3792): len = 18458.4, overlap = 3.25
PHY-3002 : Step(3793): len = 18437.9, overlap = 5.75
PHY-3002 : Step(3794): len = 18391.8, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000204048
PHY-3002 : Step(3795): len = 18434, overlap = 6.25
PHY-3002 : Step(3796): len = 18429.7, overlap = 6.25
PHY-3002 : Step(3797): len = 18423.9, overlap = 6.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000408095
PHY-3002 : Step(3798): len = 18413.3, overlap = 6.25
PHY-3002 : Step(3799): len = 18413.3, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009225s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (338.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.27592e-05
PHY-3002 : Step(3800): len = 18608.4, overlap = 10.2188
PHY-3002 : Step(3801): len = 18671.5, overlap = 9.53125
PHY-3002 : Step(3802): len = 18410.5, overlap = 7.0625
PHY-3002 : Step(3803): len = 18411.9, overlap = 6.5625
PHY-3002 : Step(3804): len = 17996.8, overlap = 14.1563
PHY-3002 : Step(3805): len = 18068.9, overlap = 15.7813
PHY-3002 : Step(3806): len = 17409.2, overlap = 13.3438
PHY-3002 : Step(3807): len = 17451.8, overlap = 14.5
PHY-3002 : Step(3808): len = 17392.8, overlap = 16.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.55185e-05
PHY-3002 : Step(3809): len = 17034.7, overlap = 12.625
PHY-3002 : Step(3810): len = 17034.7, overlap = 12.625
PHY-3002 : Step(3811): len = 16975.2, overlap = 12.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.10369e-05
PHY-3002 : Step(3812): len = 17026.4, overlap = 12.25
PHY-3002 : Step(3813): len = 17026.4, overlap = 12.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.16648e-06
PHY-3002 : Step(3814): len = 17532.5, overlap = 35.8438
PHY-3002 : Step(3815): len = 17532.5, overlap = 35.8438
PHY-3002 : Step(3816): len = 17315.8, overlap = 36.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.6333e-05
PHY-3002 : Step(3817): len = 17814.5, overlap = 24.0313
PHY-3002 : Step(3818): len = 17814.5, overlap = 24.0313
PHY-3002 : Step(3819): len = 17656.6, overlap = 27.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.26659e-05
PHY-3002 : Step(3820): len = 18217, overlap = 24.7188
PHY-3002 : Step(3821): len = 18217, overlap = 24.7188
PHY-3002 : Step(3822): len = 18122.8, overlap = 20.5625
PHY-3002 : Step(3823): len = 18122.8, overlap = 20.5625
PHY-3002 : Step(3824): len = 18170.5, overlap = 16.5
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 43.59 peak overflow 2.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 25568, over cnt = 28(0%), over = 43, worst = 4
PHY-1002 : len = 25848, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 25832, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 25864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036487s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (171.3%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 2.63, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.108375s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (129.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2051, tnet num: 608, tinst num: 477, tnode num: 2313, tedge num: 3191.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.210171s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (104.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.345467s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (108.5%)

OPT-1001 : End physical optimization;  0.351665s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (106.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 72 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 116 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 189/406 primitive instances ...
PHY-3001 : End packing;  0.026903s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (174.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 318 instances
RUN-1001 : 136 mslices, 128 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 538 nets
RUN-1001 : 377 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 316 instances, 264 slices, 29 macros(163 instances: 136 mslices 27 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 18235.6, Over = 19.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.7451e-06
PHY-3002 : Step(3825): len = 17789.7, overlap = 17.75
PHY-3002 : Step(3826): len = 17797.5, overlap = 18
PHY-3002 : Step(3827): len = 17766.3, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.94902e-05
PHY-3002 : Step(3828): len = 17652.7, overlap = 19.5
PHY-3002 : Step(3829): len = 17652.7, overlap = 19.5
PHY-3002 : Step(3830): len = 17654.3, overlap = 19.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.89804e-05
PHY-3002 : Step(3831): len = 18052, overlap = 20.25
PHY-3002 : Step(3832): len = 18052, overlap = 20.25
PHY-3002 : Step(3833): len = 18056.7, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043504s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (179.6%)

PHY-3001 : Trial Legalized: Len = 22425.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000336555
PHY-3002 : Step(3834): len = 20471.2, overlap = 3.75
PHY-3002 : Step(3835): len = 20118.5, overlap = 5.75
PHY-3002 : Step(3836): len = 19931.4, overlap = 6
PHY-3002 : Step(3837): len = 19882.2, overlap = 6
PHY-3002 : Step(3838): len = 19466, overlap = 6
PHY-3002 : Step(3839): len = 19406.3, overlap = 6
PHY-3002 : Step(3840): len = 19314.2, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006105s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (255.9%)

PHY-3001 : Legalized: Len = 21093.6, Over = 0
PHY-3001 : End spreading;  0.002938s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 21093.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35376, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 35448, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 35480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033684s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (278.3%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 3.13, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.113613s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (151.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1840, tnet num: 536, tinst num: 316, tnode num: 2035, tedge num: 2944.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.249941s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (106.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.398512s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (117.6%)

OPT-1001 : End physical optimization;  0.404242s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (116.0%)

RUN-1003 : finish command "place" in  2.658286s wall, 3.750000s user + 0.937500s system = 4.687500s CPU (176.3%)

RUN-1004 : used memory is 687 MB, reserved memory is 685 MB, peak memory is 1017 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      515   out of  19600    2.63%
#reg                       81   out of  19600    0.41%
#le                       515
  #lut only               434   out of    515   84.27%
  #reg only                 0   out of    515    0.00%
  #lut&reg                 81   out of    515   15.73%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |515   |352    |163    |81     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 318 instances
RUN-1001 : 136 mslices, 128 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 538 nets
RUN-1001 : 377 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35376, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 35448, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 35480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041878s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.9%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 3.13, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.126761s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.136195s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 47832, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.553890s wall, 0.703125s user + 0.062500s system = 0.765625s CPU (138.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47864, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47864
PHY-1001 : End DR Iter 1; 0.006244s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (250.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.859599s wall, 1.968750s user + 0.093750s system = 2.062500s CPU (110.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.093206s wall, 2.218750s user + 0.109375s system = 2.328125s CPU (111.2%)

RUN-1004 : used memory is 690 MB, reserved memory is 687 MB, peak memory is 1017 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      515   out of  19600    2.63%
#reg                       81   out of  19600    0.41%
#le                       515
  #lut only               434   out of    515   84.27%
  #reg only                 0   out of    515    0.00%
  #lut&reg                 81   out of    515   15.73%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |515   |352    |163    |81     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       333   
    #2         2        32   
    #3         3        39   
    #4         4        23   
    #5        5-10      50   
    #6       11-50      11   
  Average     2.46           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 318
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 538, pip num: 3773
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 695 valid insts, and 13437 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  1.956628s wall, 10.031250s user + 0.062500s system = 10.093750s CPU (515.9%)

RUN-1004 : used memory is 690 MB, reserved memory is 687 MB, peak memory is 1017 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.340709s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (100.2%)

RUN-1004 : used memory is 725 MB, reserved memory is 720 MB, peak memory is 1017 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.374506s wall, 0.609375s user + 0.281250s system = 0.890625s CPU (12.1%)

RUN-1004 : used memory is 732 MB, reserved memory is 729 MB, peak memory is 1017 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.099990s wall, 2.078125s user + 0.343750s system = 2.421875s CPU (26.6%)

RUN-1004 : used memory is 688 MB, reserved memory is 684 MB, peak memory is 1017 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1000/310 useful/useless nets, 563/139 useful/useless insts
SYN-1015 : Optimize round 1, 385 better
SYN-1014 : Optimize round 2
SYN-1032 : 994/1 useful/useless nets, 562/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 83 better
SYN-1014 : Optimize round 2
SYN-1032 : 545/12 useful/useless nets, 314/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 305/120 useful/useless nets, 182/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 708/1 useful/useless nets, 384/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              201
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     84
  #LATCH                    0
#MACRO_ADD                 37
#MACRO_EQ                   9
#MACRO_MUX                121

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |84     |50     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |105    |24     |28     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 752/1 useful/useless nets, 429/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 752/1 useful/useless nets, 429/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 752/1 useful/useless nets, 429/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 32 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 442/58 useful/useless nets, 369/0 useful/useless insts
SYN-1032 : 1175/3 useful/useless nets, 901/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 18918.85 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 18918.90 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 85 (3.20), #lev = 4 (2.44)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 83 (3.18), #lev = 4 (2.38)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 18918.96 sec
SYN-3001 : Mapper mapped 186 instances into 83 LUTs, name keeping = 75%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               574
  #lut4                   156
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             368

Utilization Statistics
#lut                      574   out of  19600    2.93%
#reg                       84   out of  19600    0.43%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |206    |368    |84     |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |83     |156    |24     |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (48 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 488 instances
RUN-1001 : 194 luts, 76 seqs, 136 mslices, 28 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 622 nets
RUN-1001 : 459 nets have 2 pins
RUN-1001 : 98 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 486 instances, 194 luts, 76 seqs, 164 slices, 29 macros(164 instances: 136 mslices 28 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 136209
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 486.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3841): len = 97552.3, overlap = 4.5
PHY-3002 : Step(3842): len = 81993.3, overlap = 6.75
PHY-3002 : Step(3843): len = 59228.7, overlap = 6.75
PHY-3002 : Step(3844): len = 51856.7, overlap = 4.5
PHY-3002 : Step(3845): len = 41962.9, overlap = 6.75
PHY-3002 : Step(3846): len = 40661.4, overlap = 4.5
PHY-3002 : Step(3847): len = 34757.5, overlap = 6.75
PHY-3002 : Step(3848): len = 31256.9, overlap = 6.75
PHY-3002 : Step(3849): len = 27348.9, overlap = 4.5
PHY-3002 : Step(3850): len = 26025.8, overlap = 4.75
PHY-3002 : Step(3851): len = 25819.3, overlap = 6.75
PHY-3002 : Step(3852): len = 22728.2, overlap = 6.75
PHY-3002 : Step(3853): len = 22749.5, overlap = 8.25
PHY-3002 : Step(3854): len = 21235.3, overlap = 5
PHY-3002 : Step(3855): len = 20337.4, overlap = 8.75
PHY-3002 : Step(3856): len = 19646.1, overlap = 10.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000107935
PHY-3002 : Step(3857): len = 19618.8, overlap = 10.75
PHY-3002 : Step(3858): len = 19675.6, overlap = 6.125
PHY-3002 : Step(3859): len = 18891, overlap = 10.8125
PHY-3002 : Step(3860): len = 18858.9, overlap = 10.875
PHY-3002 : Step(3861): len = 18818.9, overlap = 11.375
PHY-3002 : Step(3862): len = 18739.6, overlap = 10.9375
PHY-3002 : Step(3863): len = 18756.7, overlap = 8.6875
PHY-3002 : Step(3864): len = 18674.9, overlap = 9.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000215869
PHY-3002 : Step(3865): len = 18117.2, overlap = 11.25
PHY-3002 : Step(3866): len = 18108.4, overlap = 11.25
PHY-3002 : Step(3867): len = 18095, overlap = 11.25
PHY-3002 : Step(3868): len = 18078.2, overlap = 11.25
PHY-3002 : Step(3869): len = 17955.9, overlap = 11.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000431738
PHY-3002 : Step(3870): len = 18056.8, overlap = 11.625
PHY-3002 : Step(3871): len = 18078.7, overlap = 11.625
PHY-3002 : Step(3872): len = 17976, overlap = 11.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009675s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (484.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.94285e-05
PHY-3002 : Step(3873): len = 18487.9, overlap = 8.375
PHY-3002 : Step(3874): len = 18508.6, overlap = 9
PHY-3002 : Step(3875): len = 17854.9, overlap = 11.6563
PHY-3002 : Step(3876): len = 17865.8, overlap = 11.7188
PHY-3002 : Step(3877): len = 17645.1, overlap = 13.4688
PHY-3002 : Step(3878): len = 17486.5, overlap = 13.625
PHY-3002 : Step(3879): len = 17166.3, overlap = 14.6875
PHY-3002 : Step(3880): len = 17213.2, overlap = 15.5625
PHY-3002 : Step(3881): len = 17255.1, overlap = 16.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.88569e-05
PHY-3002 : Step(3882): len = 16710.9, overlap = 17.125
PHY-3002 : Step(3883): len = 16740.2, overlap = 17.125
PHY-3002 : Step(3884): len = 16740.2, overlap = 17.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.77138e-05
PHY-3002 : Step(3885): len = 16767.1, overlap = 17.5
PHY-3002 : Step(3886): len = 16826.7, overlap = 17.5
PHY-3002 : Step(3887): len = 16826.7, overlap = 17.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.08653e-05
PHY-3002 : Step(3888): len = 17322.6, overlap = 32.7813
PHY-3002 : Step(3889): len = 17441.5, overlap = 33.7813
PHY-3002 : Step(3890): len = 17812.9, overlap = 30.0938
PHY-3002 : Step(3891): len = 17987.8, overlap = 26.9375
PHY-3002 : Step(3892): len = 18012.6, overlap = 22.75
PHY-3002 : Step(3893): len = 18039.5, overlap = 22.3438
PHY-3002 : Step(3894): len = 18117, overlap = 22.4063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.17307e-05
PHY-3002 : Step(3895): len = 17950.5, overlap = 21.8125
PHY-3002 : Step(3896): len = 17950.5, overlap = 21.8125
PHY-3002 : Step(3897): len = 17959, overlap = 22.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.34613e-05
PHY-3002 : Step(3898): len = 18080.9, overlap = 22.7813
PHY-3002 : Step(3899): len = 18080.9, overlap = 22.7813
PHY-3002 : Step(3900): len = 18138.4, overlap = 22.2813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000166923
PHY-3002 : Step(3901): len = 18291.2, overlap = 21.1563
PHY-3002 : Step(3902): len = 18291.2, overlap = 21.1563
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000333845
PHY-3002 : Step(3903): len = 18411.7, overlap = 20.8438
PHY-3002 : Step(3904): len = 18438.5, overlap = 21.6563
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000667691
PHY-3002 : Step(3905): len = 18497.4, overlap = 21.75
PHY-3002 : Step(3906): len = 18507, overlap = 21.75
PHY-3002 : Step(3907): len = 18552.1, overlap = 16.9688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 48.13 peak overflow 2.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 28096, over cnt = 32(0%), over = 46, worst = 2
PHY-1002 : len = 28528, over cnt = 17(0%), over = 21, worst = 2
PHY-1002 : len = 28584, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 28600, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 28600, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.041081s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.1%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 3.75, top10 = 1.25, top15 = 1.32.
PHY-1001 : End incremental global routing;  0.110524s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2087, tnet num: 620, tinst num: 486, tnode num: 2358, tedge num: 3250.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.224359s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (125.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.378813s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (115.5%)

OPT-1001 : End physical optimization;  0.387864s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (120.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 194 LUT to BLE ...
SYN-4008 : Packed 194 LUT and 75 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 194/412 primitive instances ...
PHY-3001 : End packing;  0.033119s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (188.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 320 instances
RUN-1001 : 136 mslices, 130 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 547 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 98 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 318 instances, 266 slices, 29 macros(164 instances: 136 mslices 28 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 18523.4, Over = 20.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.19018e-05
PHY-3002 : Step(3908): len = 17788.3, overlap = 24.75
PHY-3002 : Step(3909): len = 17788.3, overlap = 24.75
PHY-3002 : Step(3910): len = 17477.1, overlap = 26.25
PHY-3002 : Step(3911): len = 17477.1, overlap = 26.25
PHY-3002 : Step(3912): len = 17293.1, overlap = 26.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.38035e-05
PHY-3002 : Step(3913): len = 17572.3, overlap = 25.25
PHY-3002 : Step(3914): len = 17572.3, overlap = 25.25
PHY-3002 : Step(3915): len = 17492.3, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.76071e-05
PHY-3002 : Step(3916): len = 17920.2, overlap = 23.75
PHY-3002 : Step(3917): len = 17990.9, overlap = 23.75
PHY-3002 : Step(3918): len = 17990.9, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044659s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (209.9%)

PHY-3001 : Trial Legalized: Len = 22024.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0192335
PHY-3002 : Step(3919): len = 21346.6, overlap = 0.75
PHY-3002 : Step(3920): len = 21148, overlap = 2
PHY-3002 : Step(3921): len = 21046.9, overlap = 2.25
PHY-3002 : Step(3922): len = 19807.8, overlap = 4.75
PHY-3002 : Step(3923): len = 19771.1, overlap = 5
PHY-3002 : Step(3924): len = 19771.1, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006700s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 21022.4, Over = 0
PHY-3001 : End spreading;  0.003289s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 21022.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 36112, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 36088, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 36128, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 36128, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 36128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.042998s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (145.4%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 5.63, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.124594s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (112.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1866, tnet num: 545, tinst num: 318, tnode num: 2066, tedge num: 2991.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.222936s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.381433s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (102.4%)

OPT-1001 : End physical optimization;  0.387997s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (100.7%)

RUN-1003 : finish command "place" in  2.965723s wall, 4.640625s user + 1.171875s system = 5.812500s CPU (196.0%)

RUN-1004 : used memory is 687 MB, reserved memory is 683 MB, peak memory is 1017 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      522   out of  19600    2.66%
#reg                       84   out of  19600    0.43%
#le                       522
  #lut only               438   out of    522   83.91%
  #reg only                 0   out of    522    0.00%
  #lut&reg                 84   out of    522   16.09%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |522   |358    |164    |84     |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 320 instances
RUN-1001 : 136 mslices, 130 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 547 nets
RUN-1001 : 384 nets have 2 pins
RUN-1001 : 98 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 36112, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 36088, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 36128, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 36128, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 36128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049193s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (158.8%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.136487s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (137.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.144395s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 49128, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.582633s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (110.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 49128, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.006542s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (238.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 49160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 49160
PHY-1001 : End DR Iter 2; 0.006437s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.914449s wall, 1.890625s user + 0.109375s system = 2.000000s CPU (104.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.159144s wall, 2.187500s user + 0.125000s system = 2.312500s CPU (107.1%)

RUN-1004 : used memory is 690 MB, reserved memory is 684 MB, peak memory is 1017 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      522   out of  19600    2.66%
#reg                       84   out of  19600    0.43%
#le                       522
  #lut only               438   out of    522   83.91%
  #reg only                 0   out of    522    0.00%
  #lut&reg                 84   out of    522   16.09%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |522   |358    |164    |84     |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       340   
    #2         2        32   
    #3         3        42   
    #4         4        23   
    #5        5-10      49   
    #6       11-50      11   
  Average     2.45           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 320
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 547, pip num: 3865
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 700 valid insts, and 13715 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  1.946054s wall, 9.953125s user + 0.046875s system = 10.000000s CPU (513.9%)

RUN-1004 : used memory is 690 MB, reserved memory is 684 MB, peak memory is 1017 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.443114s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (99.6%)

RUN-1004 : used memory is 723 MB, reserved memory is 717 MB, peak memory is 1017 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.427364s wall, 1.046875s user + 0.187500s system = 1.234375s CPU (16.6%)

RUN-1004 : used memory is 730 MB, reserved memory is 726 MB, peak memory is 1017 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.224304s wall, 2.593750s user + 0.218750s system = 2.812500s CPU (30.5%)

RUN-1004 : used memory is 687 MB, reserved memory is 683 MB, peak memory is 1017 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1052/310 useful/useless nets, 600/139 useful/useless insts
SYN-1015 : Optimize round 1, 385 better
SYN-1014 : Optimize round 2
SYN-1032 : 1046/1 useful/useless nets, 599/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 102 better
SYN-1014 : Optimize round 2
SYN-1032 : 596/12 useful/useless nets, 350/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 356/120 useful/useless nets, 218/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 759/1 useful/useless nets, 420/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              218
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    101
  #LATCH                    0
#MACRO_ADD                 39
#MACRO_EQ                  10
#MACRO_MUX                137

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |101    |53     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |105    |41     |31     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 803/1 useful/useless nets, 465/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 803/1 useful/useless nets, 465/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 803/1 useful/useless nets, 465/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 546/58 useful/useless nets, 458/0 useful/useless insts
SYN-1032 : 1279/3 useful/useless nets, 990/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 19339.74 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 19339.80 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 106 (3.00), #lev = 4 (2.62)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 104 (3.00), #lev = 4 (2.52)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 19339.86 sec
SYN-3001 : Mapper mapped 223 instances into 104 LUTs, name keeping = 76%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               630
  #lut4                   179
  #lut5                    48
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             403

Utilization Statistics
#lut                      630   out of  19600    3.21%
#reg                      101   out of  19600    0.52%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |227    |403    |101    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |104    |191    |41     |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 41 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 152 adder to BLE ...
SYN-4008 : Packed 152 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.066597s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (112.8%)

RUN-1004 : used memory is 687 MB, reserved memory is 682 MB, peak memory is 1017 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (38 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "u_lcd_display/clk_c" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net u_lcd_display/clk_c as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_lcd_display/clk_c to drive 27 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 540 instances
RUN-1001 : 215 luts, 92 seqs, 145 mslices, 33 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 689 nets
RUN-1001 : 509 nets have 2 pins
RUN-1001 : 113 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 538 instances, 215 luts, 92 seqs, 178 slices, 31 macros(178 instances: 145 mslices 33 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 158160
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 538.
PHY-3001 : End clustering;  0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3925): len = 110835, overlap = 4.5
PHY-3002 : Step(3926): len = 88510.3, overlap = 6.75
PHY-3002 : Step(3927): len = 61425.6, overlap = 6.75
PHY-3002 : Step(3928): len = 58473.9, overlap = 6.75
PHY-3002 : Step(3929): len = 40899.6, overlap = 5.5
PHY-3002 : Step(3930): len = 39316.8, overlap = 8.25
PHY-3002 : Step(3931): len = 33804.2, overlap = 6.75
PHY-3002 : Step(3932): len = 30456.2, overlap = 6.75
PHY-3002 : Step(3933): len = 27754.7, overlap = 6.25
PHY-3002 : Step(3934): len = 24072.9, overlap = 5.75
PHY-3002 : Step(3935): len = 24264.3, overlap = 5.5
PHY-3002 : Step(3936): len = 22369, overlap = 6.75
PHY-3002 : Step(3937): len = 22225.5, overlap = 6.75
PHY-3002 : Step(3938): len = 20687.8, overlap = 4.5
PHY-3002 : Step(3939): len = 20970.9, overlap = 4.5
PHY-3002 : Step(3940): len = 20556.4, overlap = 10.5
PHY-3002 : Step(3941): len = 20677.5, overlap = 11.6875
PHY-3002 : Step(3942): len = 19958.8, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.99969e-05
PHY-3002 : Step(3943): len = 20124.5, overlap = 7.25
PHY-3002 : Step(3944): len = 20071.5, overlap = 9.5
PHY-3002 : Step(3945): len = 19957.8, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000119994
PHY-3002 : Step(3946): len = 18943, overlap = 8.5
PHY-3002 : Step(3947): len = 18940.9, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009353s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (167.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.11654e-05
PHY-3002 : Step(3948): len = 18467.5, overlap = 21.125
PHY-3002 : Step(3949): len = 18679.7, overlap = 21.2188
PHY-3002 : Step(3950): len = 18159.7, overlap = 19.1563
PHY-3002 : Step(3951): len = 17674.4, overlap = 17.3125
PHY-3002 : Step(3952): len = 17077.3, overlap = 18.2188
PHY-3002 : Step(3953): len = 17075.4, overlap = 18.4063
PHY-3002 : Step(3954): len = 16970, overlap = 17.4688
PHY-3002 : Step(3955): len = 16970, overlap = 17.4688
PHY-3002 : Step(3956): len = 16539.1, overlap = 17.9063
PHY-3002 : Step(3957): len = 16493.6, overlap = 19.9688
PHY-3002 : Step(3958): len = 16551.3, overlap = 20.4063
PHY-3002 : Step(3959): len = 16611.7, overlap = 22.9688
PHY-3002 : Step(3960): len = 16665.6, overlap = 22.9688
PHY-3002 : Step(3961): len = 16654.8, overlap = 23.4375
PHY-3002 : Step(3962): len = 16689.3, overlap = 23.7188
PHY-3002 : Step(3963): len = 15974.1, overlap = 28.125
PHY-3002 : Step(3964): len = 15985.7, overlap = 28.0313
PHY-3002 : Step(3965): len = 16143.4, overlap = 29.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000102331
PHY-3002 : Step(3966): len = 15938.9, overlap = 28.6875
PHY-3002 : Step(3967): len = 15874.7, overlap = 28.6875
PHY-3002 : Step(3968): len = 15744.7, overlap = 29.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000204662
PHY-3002 : Step(3969): len = 15797.1, overlap = 28.6875
PHY-3002 : Step(3970): len = 15797.1, overlap = 28.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.59329e-06
PHY-3002 : Step(3971): len = 16320.3, overlap = 40.3125
PHY-3002 : Step(3972): len = 16320.3, overlap = 40.3125
PHY-3002 : Step(3973): len = 16232.3, overlap = 40.0938
PHY-3002 : Step(3974): len = 16232.3, overlap = 40.0938
PHY-3002 : Step(3975): len = 16216.7, overlap = 40.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91866e-05
PHY-3002 : Step(3976): len = 16728, overlap = 38.2188
PHY-3002 : Step(3977): len = 16728, overlap = 38.2188
PHY-3002 : Step(3978): len = 16537.9, overlap = 38.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.83732e-05
PHY-3002 : Step(3979): len = 17257.2, overlap = 28.9688
PHY-3002 : Step(3980): len = 17257.2, overlap = 28.9688
PHY-3002 : Step(3981): len = 16907.3, overlap = 24.2188
PHY-3002 : Step(3982): len = 16941.2, overlap = 24.2188
PHY-3002 : Step(3983): len = 17101.3, overlap = 22.9063
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 47.88 peak overflow 3.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 25104, over cnt = 28(0%), over = 44, worst = 2
PHY-1002 : len = 25496, over cnt = 10(0%), over = 16, worst = 2
PHY-1002 : len = 25576, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 25632, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 25632, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.042987s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (145.4%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.113230s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (110.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2297, tnet num: 687, tinst num: 538, tnode num: 2619, tedge num: 3590.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.235149s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.380278s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (102.7%)

OPT-1001 : End physical optimization;  0.388700s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (100.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 215 LUT to BLE ...
SYN-4008 : Packed 215 LUT and 91 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 123 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 215/448 primitive instances ...
PHY-3001 : End packing;  0.033601s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (186.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 348 instances
RUN-1001 : 147 mslices, 146 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 598 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 113 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 346 instances, 293 slices, 31 macros(178 instances: 145 mslices 33 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 17016.4, Over = 26.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.30545e-05
PHY-3002 : Step(3984): len = 16561.1, overlap = 27.75
PHY-3002 : Step(3985): len = 16599.8, overlap = 27.75
PHY-3002 : Step(3986): len = 16656.6, overlap = 28.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.6109e-05
PHY-3002 : Step(3987): len = 16309.8, overlap = 29.25
PHY-3002 : Step(3988): len = 16360.3, overlap = 28.5
PHY-3002 : Step(3989): len = 16360.3, overlap = 28.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.2218e-05
PHY-3002 : Step(3990): len = 16648.9, overlap = 27.75
PHY-3002 : Step(3991): len = 16715.5, overlap = 27.5
PHY-3002 : Step(3992): len = 16819.3, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038028s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (123.3%)

PHY-3001 : Trial Legalized: Len = 22759.1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000558683
PHY-3002 : Step(3993): len = 20211.9, overlap = 5.75
PHY-3002 : Step(3994): len = 19783.3, overlap = 8.25
PHY-3002 : Step(3995): len = 19158.9, overlap = 9.25
PHY-3002 : Step(3996): len = 18714.5, overlap = 10.25
PHY-3002 : Step(3997): len = 18683.2, overlap = 8.25
PHY-3002 : Step(3998): len = 18409.8, overlap = 10.5
PHY-3002 : Step(3999): len = 18409.8, overlap = 10.5
PHY-3002 : Step(4000): len = 18204.7, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00111737
PHY-3002 : Step(4001): len = 18275.4, overlap = 11.25
PHY-3002 : Step(4002): len = 18275.4, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00223473
PHY-3002 : Step(4003): len = 18297.8, overlap = 11.25
PHY-3002 : Step(4004): len = 18297.8, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007106s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20590.4, Over = 0
PHY-3001 : End spreading;  0.003045s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (513.2%)

PHY-3001 : Final: Len = 20590.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 34688, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 34736, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 34744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039823s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (274.7%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 5.00, top10 = 1.25, top15 = 1.97.
PHY-1001 : End incremental global routing;  0.123174s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (152.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2034, tnet num: 596, tinst num: 346, tnode num: 2275, tedge num: 3284.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.270663s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.431860s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (115.8%)

OPT-1001 : End physical optimization;  0.439941s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (113.7%)

RUN-1003 : finish command "place" in  2.777372s wall, 3.718750s user + 1.140625s system = 4.859375s CPU (175.0%)

RUN-1004 : used memory is 687 MB, reserved memory is 682 MB, peak memory is 1017 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      571   out of  19600    2.91%
#reg                      101   out of  19600    0.52%
#le                       571
  #lut only               470   out of    571   82.31%
  #reg only                 0   out of    571    0.00%
  #lut&reg                101   out of    571   17.69%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |571   |393    |178    |101    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 348 instances
RUN-1001 : 147 mslices, 146 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 598 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 113 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 34688, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 34736, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 34744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038842s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (120.7%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 5.00, top10 = 1.25, top15 = 1.97.
PHY-1001 : End global routing;  0.122742s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (114.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : clock net u_lcd_display/clk_c_gclk_net will be merged with clock u_lcd_display/clk_c
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.212826s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (110.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 67% nets.
PHY-1002 : len = 52696, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.432430s wall, 0.640625s user + 0.078125s system = 0.718750s CPU (166.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52696, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.006271s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 52696
PHY-1001 : End DR Iter 2; 0.005872s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : clock net u_lcd_display/clk_c_gclk_net will be merged with clock u_lcd_display/clk_c
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.770663s wall, 1.984375s user + 0.171875s system = 2.156250s CPU (121.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.000063s wall, 2.218750s user + 0.203125s system = 2.421875s CPU (121.1%)

RUN-1004 : used memory is 689 MB, reserved memory is 684 MB, peak memory is 1020 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      571   out of  19600    2.91%
#reg                      101   out of  19600    0.52%
#le                       571
  #lut only               470   out of    571   82.31%
  #reg only                 0   out of    571    0.00%
  #lut&reg                101   out of    571   17.69%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |571   |393    |178    |101    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       374   
    #2         2        32   
    #3         3        58   
    #4         4        22   
    #5        5-10      49   
    #6       11-50      11   
    #7       51-100     1    
  Average     2.42           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 348
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 598, pip num: 4094
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 686 valid insts, and 14660 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  1.807834s wall, 9.734375s user + 0.093750s system = 9.828125s CPU (543.6%)

RUN-1004 : used memory is 690 MB, reserved memory is 685 MB, peak memory is 1020 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.327994s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (100.0%)

RUN-1004 : used memory is 724 MB, reserved memory is 719 MB, peak memory is 1020 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.430883s wall, 0.906250s user + 0.265625s system = 1.171875s CPU (15.8%)

RUN-1004 : used memory is 732 MB, reserved memory is 727 MB, peak memory is 1020 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.119564s wall, 2.343750s user + 0.296875s system = 2.640625s CPU (29.0%)

RUN-1004 : used memory is 690 MB, reserved memory is 685 MB, peak memory is 1020 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1052/310 useful/useless nets, 600/139 useful/useless insts
SYN-1015 : Optimize round 1, 385 better
SYN-1014 : Optimize round 2
SYN-1032 : 1046/1 useful/useless nets, 599/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 102 better
SYN-1014 : Optimize round 2
SYN-1032 : 596/12 useful/useless nets, 350/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 356/120 useful/useless nets, 218/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 759/1 useful/useless nets, 420/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              218
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    101
  #LATCH                    0
#MACRO_ADD                 39
#MACRO_EQ                  10
#MACRO_MUX                137

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |101    |53     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |105    |41     |31     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 803/1 useful/useless nets, 465/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 803/1 useful/useless nets, 465/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 803/1 useful/useless nets, 465/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 546/58 useful/useless nets, 458/0 useful/useless insts
SYN-1032 : 1279/3 useful/useless nets, 990/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 19431.95 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 19432.01 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 106 (3.00), #lev = 4 (2.62)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 104 (3.00), #lev = 4 (2.52)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 19432.07 sec
SYN-3001 : Mapper mapped 223 instances into 104 LUTs, name keeping = 76%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               630
  #lut4                   179
  #lut5                    48
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             403

Utilization Statistics
#lut                      630   out of  19600    3.21%
#reg                      101   out of  19600    0.52%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |227    |403    |101    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |104    |191    |41     |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 41 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 152 adder to BLE ...
SYN-4008 : Packed 152 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.069821s wall, 1.125000s user + 0.093750s system = 1.218750s CPU (113.9%)

RUN-1004 : used memory is 690 MB, reserved memory is 685 MB, peak memory is 1020 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (45 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "u_lcd_display/clk_c" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net u_lcd_display/clk_c as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_lcd_display/clk_c to drive 20 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 540 instances
RUN-1001 : 215 luts, 92 seqs, 145 mslices, 33 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 689 nets
RUN-1001 : 509 nets have 2 pins
RUN-1001 : 113 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 538 instances, 215 luts, 92 seqs, 178 slices, 31 macros(178 instances: 145 mslices 33 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 158160
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 538.
PHY-3001 : End clustering;  0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4005): len = 110835, overlap = 4.5
PHY-3002 : Step(4006): len = 88510.3, overlap = 6.75
PHY-3002 : Step(4007): len = 61425.6, overlap = 6.75
PHY-3002 : Step(4008): len = 58473.9, overlap = 6.75
PHY-3002 : Step(4009): len = 40899.6, overlap = 5.5
PHY-3002 : Step(4010): len = 39316.8, overlap = 8.25
PHY-3002 : Step(4011): len = 33804.2, overlap = 6.75
PHY-3002 : Step(4012): len = 30456.2, overlap = 6.75
PHY-3002 : Step(4013): len = 27754.7, overlap = 6.25
PHY-3002 : Step(4014): len = 24072.9, overlap = 5.75
PHY-3002 : Step(4015): len = 24264.3, overlap = 5.5
PHY-3002 : Step(4016): len = 22369, overlap = 6.75
PHY-3002 : Step(4017): len = 22225.5, overlap = 6.75
PHY-3002 : Step(4018): len = 20687.8, overlap = 4.5
PHY-3002 : Step(4019): len = 20970.9, overlap = 4.5
PHY-3002 : Step(4020): len = 20556.4, overlap = 10.5
PHY-3002 : Step(4021): len = 20677.5, overlap = 11.6875
PHY-3002 : Step(4022): len = 19958.8, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.99969e-05
PHY-3002 : Step(4023): len = 20124.5, overlap = 7.25
PHY-3002 : Step(4024): len = 20071.5, overlap = 9.5
PHY-3002 : Step(4025): len = 19957.8, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000119994
PHY-3002 : Step(4026): len = 18943, overlap = 8.5
PHY-3002 : Step(4027): len = 18940.9, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009529s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.11654e-05
PHY-3002 : Step(4028): len = 18467.5, overlap = 21.125
PHY-3002 : Step(4029): len = 18679.7, overlap = 21.2188
PHY-3002 : Step(4030): len = 18159.7, overlap = 19.1563
PHY-3002 : Step(4031): len = 17674.4, overlap = 17.3125
PHY-3002 : Step(4032): len = 17077.3, overlap = 18.2188
PHY-3002 : Step(4033): len = 17075.4, overlap = 18.4063
PHY-3002 : Step(4034): len = 16970, overlap = 17.4688
PHY-3002 : Step(4035): len = 16970, overlap = 17.4688
PHY-3002 : Step(4036): len = 16539.1, overlap = 17.9063
PHY-3002 : Step(4037): len = 16493.6, overlap = 19.9688
PHY-3002 : Step(4038): len = 16551.3, overlap = 20.4063
PHY-3002 : Step(4039): len = 16611.7, overlap = 22.9688
PHY-3002 : Step(4040): len = 16665.6, overlap = 22.9688
PHY-3002 : Step(4041): len = 16654.8, overlap = 23.4375
PHY-3002 : Step(4042): len = 16689.3, overlap = 23.7188
PHY-3002 : Step(4043): len = 15974.1, overlap = 28.125
PHY-3002 : Step(4044): len = 15985.7, overlap = 28.0313
PHY-3002 : Step(4045): len = 16143.4, overlap = 29.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000102331
PHY-3002 : Step(4046): len = 15938.9, overlap = 28.6875
PHY-3002 : Step(4047): len = 15874.7, overlap = 28.6875
PHY-3002 : Step(4048): len = 15744.7, overlap = 29.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000204662
PHY-3002 : Step(4049): len = 15797.1, overlap = 28.6875
PHY-3002 : Step(4050): len = 15797.1, overlap = 28.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.59329e-06
PHY-3002 : Step(4051): len = 16320.3, overlap = 40.3125
PHY-3002 : Step(4052): len = 16320.3, overlap = 40.3125
PHY-3002 : Step(4053): len = 16232.3, overlap = 40.0938
PHY-3002 : Step(4054): len = 16232.3, overlap = 40.0938
PHY-3002 : Step(4055): len = 16216.7, overlap = 40.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91866e-05
PHY-3002 : Step(4056): len = 16728, overlap = 38.2188
PHY-3002 : Step(4057): len = 16728, overlap = 38.2188
PHY-3002 : Step(4058): len = 16537.9, overlap = 38.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.83732e-05
PHY-3002 : Step(4059): len = 17257.2, overlap = 28.9688
PHY-3002 : Step(4060): len = 17257.2, overlap = 28.9688
PHY-3002 : Step(4061): len = 16907.3, overlap = 24.2188
PHY-3002 : Step(4062): len = 16941.2, overlap = 24.2188
PHY-3002 : Step(4063): len = 17101.3, overlap = 22.9063
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 47.88 peak overflow 3.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 25104, over cnt = 28(0%), over = 44, worst = 2
PHY-1002 : len = 25496, over cnt = 10(0%), over = 16, worst = 2
PHY-1002 : len = 25576, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 25632, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 25632, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.042460s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (73.6%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.113609s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (110.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2297, tnet num: 687, tinst num: 538, tnode num: 2619, tedge num: 3590.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.236522s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.380976s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (106.6%)

OPT-1001 : End physical optimization;  0.389518s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (112.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 215 LUT to BLE ...
SYN-4008 : Packed 215 LUT and 91 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 123 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 215/448 primitive instances ...
PHY-3001 : End packing;  0.031363s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 348 instances
RUN-1001 : 147 mslices, 146 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 598 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 113 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 346 instances, 293 slices, 31 macros(178 instances: 145 mslices 33 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 17016.4, Over = 26.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.30545e-05
PHY-3002 : Step(4064): len = 16561.1, overlap = 27.75
PHY-3002 : Step(4065): len = 16599.8, overlap = 27.75
PHY-3002 : Step(4066): len = 16656.6, overlap = 28.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.6109e-05
PHY-3002 : Step(4067): len = 16309.8, overlap = 29.25
PHY-3002 : Step(4068): len = 16360.3, overlap = 28.5
PHY-3002 : Step(4069): len = 16360.3, overlap = 28.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.2218e-05
PHY-3002 : Step(4070): len = 16648.9, overlap = 27.75
PHY-3002 : Step(4071): len = 16715.5, overlap = 27.5
PHY-3002 : Step(4072): len = 16819.3, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038242s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (122.6%)

PHY-3001 : Trial Legalized: Len = 22743.1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000555814
PHY-3002 : Step(4073): len = 20228.4, overlap = 5.5
PHY-3002 : Step(4074): len = 19782.1, overlap = 8.25
PHY-3002 : Step(4075): len = 19091.2, overlap = 9.25
PHY-3002 : Step(4076): len = 18744.5, overlap = 10.25
PHY-3002 : Step(4077): len = 18698.1, overlap = 7.25
PHY-3002 : Step(4078): len = 18418.1, overlap = 11
PHY-3002 : Step(4079): len = 18395.4, overlap = 11.25
PHY-3002 : Step(4080): len = 18223.7, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00111163
PHY-3002 : Step(4081): len = 18282.6, overlap = 12.25
PHY-3002 : Step(4082): len = 18282.6, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00222325
PHY-3002 : Step(4083): len = 18299.3, overlap = 12.25
PHY-3002 : Step(4084): len = 18299.3, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006222s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (251.1%)

PHY-3001 : Legalized: Len = 20656.3, Over = 0
PHY-3001 : End spreading;  0.003554s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 20656.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 34152, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 34216, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 34256, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 34216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042235s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.0%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.121817s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2034, tnet num: 596, tinst num: 346, tnode num: 2275, tedge num: 3284.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.227311s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (96.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.388608s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (100.5%)

OPT-1001 : End physical optimization;  0.396810s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (114.2%)

RUN-1003 : finish command "place" in  2.725697s wall, 3.500000s user + 1.015625s system = 4.515625s CPU (165.7%)

RUN-1004 : used memory is 690 MB, reserved memory is 685 MB, peak memory is 1020 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      571   out of  19600    2.91%
#reg                      101   out of  19600    0.52%
#le                       571
  #lut only               470   out of    571   82.31%
  #reg only                 0   out of    571    0.00%
  #lut&reg                101   out of    571   17.69%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |571   |393    |178    |101    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 348 instances
RUN-1001 : 147 mslices, 146 lslices, 44 pads, 3 brams, 0 dsps
RUN-1001 : There are total 598 nets
RUN-1001 : 418 nets have 2 pins
RUN-1001 : 113 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 34152, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 34216, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 34216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038400s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.4%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.116125s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (134.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : clock net u_lcd_display/clk_c_gclk_net will be merged with clock u_lcd_display/clk_c
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.214607s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (94.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 67% nets.
PHY-1002 : len = 53192, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.439539s wall, 0.687500s user + 0.046875s system = 0.734375s CPU (167.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 53192, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 53192
PHY-1001 : End DR Iter 1; 0.007364s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : clock net u_lcd_display/clk_c_gclk_net will be merged with clock u_lcd_display/clk_c
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.753218s wall, 1.937500s user + 0.140625s system = 2.078125s CPU (118.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.974936s wall, 2.234375s user + 0.156250s system = 2.390625s CPU (121.0%)

RUN-1004 : used memory is 692 MB, reserved memory is 687 MB, peak memory is 1020 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      571   out of  19600    2.91%
#reg                      101   out of  19600    0.52%
#le                       571
  #lut only               470   out of    571   82.31%
  #reg only                 0   out of    571    0.00%
  #lut&reg                101   out of    571   17.69%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |571   |393    |178    |101    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       374   
    #2         2        32   
    #3         3        58   
    #4         4        22   
    #5        5-10      49   
    #6       11-50      11   
    #7       51-100     1    
  Average     2.42           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 348
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 598, pip num: 4140
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 677 valid insts, and 14755 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  1.822068s wall, 9.421875s user + 0.000000s system = 9.421875s CPU (517.1%)

RUN-1004 : used memory is 692 MB, reserved memory is 687 MB, peak memory is 1020 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.455969s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (99.8%)

RUN-1004 : used memory is 725 MB, reserved memory is 721 MB, peak memory is 1020 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.787693s wall, 0.437500s user + 0.171875s system = 0.609375s CPU (9.0%)

RUN-1004 : used memory is 733 MB, reserved memory is 731 MB, peak memory is 1020 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.612211s wall, 2.000000s user + 0.218750s system = 2.218750s CPU (25.8%)

RUN-1004 : used memory is 691 MB, reserved memory is 689 MB, peak memory is 1020 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: 'wadrr' is not declared in lcd_display.v(80)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1141/107 useful/useless nets, 644/14 useful/useless insts
SYN-1015 : Optimize round 1, 132 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 502/12 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 262/120 useful/useless nets, 138/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              235
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    117
  #LATCH                    0
#MACRO_ADD                 39
#MACRO_EQ                  10
#MACRO_MUX                153

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |118    |117    |54     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |105    |4      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 58 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1016 : Merged 3 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 354/58 useful/useless nets, 280/0 useful/useless insts
SYN-1032 : 1762/3 useful/useless nets, 1320/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.61), #lev = 4 (2.59)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 183 (3.66), #lev = 4 (2.59)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 312 instances into 185 LUTs, name keeping = 55%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 19658.62 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 19658.70 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 59 (3.47), #lev = 4 (2.24)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 57 (3.47), #lev = 4 (2.07)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 19658.76 sec
SYN-3001 : Mapper mapped 139 instances into 57 LUTs, name keeping = 71%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               799
  #lut4                   296
  #lut5                    68
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             435

Utilization Statistics
#lut                      799   out of  19600    4.08%
#reg                      117   out of  19600    0.60%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |364    |435    |117    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |57     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 53 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 45 adder to BLE ...
SYN-4008 : Packed 45 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.318384s wall, 1.359375s user + 0.062500s system = 1.421875s CPU (107.8%)

RUN-1004 : used memory is 690 MB, reserved memory is 689 MB, peak memory is 1020 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 859 instances
RUN-1001 : 352 luts, 109 seqs, 255 mslices, 82 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1574 nets
RUN-1001 : 1018 nets have 2 pins
RUN-1001 : 466 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 857 instances, 352 luts, 109 seqs, 337 slices, 79 macros(337 instances: 255 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 264796
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 857.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4085): len = 169774, overlap = 6.75
PHY-3002 : Step(4086): len = 146330, overlap = 6.75
PHY-3002 : Step(4087): len = 93368.7, overlap = 4.5
PHY-3002 : Step(4088): len = 86856.9, overlap = 6.75
PHY-3002 : Step(4089): len = 58998.3, overlap = 3.8125
PHY-3002 : Step(4090): len = 55432.1, overlap = 11.2188
PHY-3002 : Step(4091): len = 45939.5, overlap = 14.125
PHY-3002 : Step(4092): len = 39838.4, overlap = 21.875
PHY-3002 : Step(4093): len = 32968.8, overlap = 22.0625
PHY-3002 : Step(4094): len = 30325.9, overlap = 29.375
PHY-3002 : Step(4095): len = 30180.3, overlap = 35.6875
PHY-3002 : Step(4096): len = 26349.1, overlap = 45.1563
PHY-3002 : Step(4097): len = 25837, overlap = 46.4688
PHY-3002 : Step(4098): len = 23263.2, overlap = 49.0938
PHY-3002 : Step(4099): len = 23008.1, overlap = 51.6563
PHY-3002 : Step(4100): len = 23245.5, overlap = 54.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.73883e-05
PHY-3002 : Step(4101): len = 23008.6, overlap = 50.3125
PHY-3002 : Step(4102): len = 22810, overlap = 50.375
PHY-3002 : Step(4103): len = 22372.2, overlap = 53.4375
PHY-3002 : Step(4104): len = 21888.6, overlap = 53.9375
PHY-3002 : Step(4105): len = 21463.5, overlap = 53.875
PHY-3002 : Step(4106): len = 21007.5, overlap = 55.5313
PHY-3002 : Step(4107): len = 20990.6, overlap = 56.0313
PHY-3002 : Step(4108): len = 20988.3, overlap = 55.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000154777
PHY-3002 : Step(4109): len = 20940.7, overlap = 53.4688
PHY-3002 : Step(4110): len = 20921.6, overlap = 53.4688
PHY-3002 : Step(4111): len = 20902.6, overlap = 53.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000309553
PHY-3002 : Step(4112): len = 20878.5, overlap = 53.625
PHY-3002 : Step(4113): len = 20861, overlap = 53.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000619106
PHY-3002 : Step(4114): len = 20872, overlap = 54.4063
PHY-3002 : Step(4115): len = 20875, overlap = 54.4063
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00121551
PHY-3002 : Step(4116): len = 20889.6, overlap = 54.4063
PHY-3002 : Step(4117): len = 20904.3, overlap = 56.5938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00196669
PHY-3002 : Step(4118): len = 20964.7, overlap = 53.9688
PHY-3002 : Step(4119): len = 20975.1, overlap = 53.9375
PHY-3002 : Step(4120): len = 21032.3, overlap = 54.8125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00393339
PHY-3002 : Step(4121): len = 21044.4, overlap = 54.7813
PHY-3002 : Step(4122): len = 21049.5, overlap = 54.7813
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00786677
PHY-3002 : Step(4123): len = 21021.3, overlap = 55.75
PHY-3002 : Step(4124): len = 21027, overlap = 56.3438
PHY-3002 : Step(4125): len = 21027.6, overlap = 56.2813
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0157335
PHY-3002 : Step(4126): len = 20990.5, overlap = 56.5625
PHY-3002 : Step(4127): len = 20990.5, overlap = 56.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0285881
PHY-3002 : Step(4128): len = 20991.3, overlap = 56.5625
PHY-3002 : Step(4129): len = 20993.2, overlap = 56.5625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0571762
PHY-3002 : Step(4130): len = 20991.2, overlap = 56.4688
PHY-3002 : Step(4131): len = 20974.1, overlap = 56.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009478s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (329.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.61715e-06
PHY-3002 : Step(4132): len = 21493.7, overlap = 79.0938
PHY-3002 : Step(4133): len = 21563.2, overlap = 79
PHY-3002 : Step(4134): len = 20748, overlap = 77.9688
PHY-3002 : Step(4135): len = 20858.2, overlap = 78.2188
PHY-3002 : Step(4136): len = 20866, overlap = 75.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.23429e-06
PHY-3002 : Step(4137): len = 20254.5, overlap = 75
PHY-3002 : Step(4138): len = 20333.9, overlap = 75
PHY-3002 : Step(4139): len = 20451.2, overlap = 71.2813
PHY-3002 : Step(4140): len = 20451.2, overlap = 71.2813
PHY-3002 : Step(4141): len = 19798.5, overlap = 71.4688
PHY-3002 : Step(4142): len = 19835.5, overlap = 71.1563
PHY-3002 : Step(4143): len = 19900, overlap = 71.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.44686e-05
PHY-3002 : Step(4144): len = 20427.9, overlap = 68.9688
PHY-3002 : Step(4145): len = 20427.9, overlap = 68.9688
PHY-3002 : Step(4146): len = 20269.4, overlap = 68.0938
PHY-3002 : Step(4147): len = 20370.9, overlap = 67.7188
PHY-3002 : Step(4148): len = 21340.2, overlap = 67
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.89372e-05
PHY-3002 : Step(4149): len = 21439.2, overlap = 61.25
PHY-3002 : Step(4150): len = 21439.2, overlap = 61.25
PHY-3002 : Step(4151): len = 21490.1, overlap = 55.625
PHY-3002 : Step(4152): len = 21701.3, overlap = 52.9375
PHY-3002 : Step(4153): len = 21796.1, overlap = 38.0625
PHY-3002 : Step(4154): len = 21594.6, overlap = 38.625
PHY-3002 : Step(4155): len = 21073.2, overlap = 41.1875
PHY-3002 : Step(4156): len = 21103.5, overlap = 40.9375
PHY-3002 : Step(4157): len = 20909, overlap = 42.6563
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.78743e-05
PHY-3002 : Step(4158): len = 20803.6, overlap = 33.0938
PHY-3002 : Step(4159): len = 20803.6, overlap = 33.0938
PHY-3002 : Step(4160): len = 20652.4, overlap = 37.5938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000115749
PHY-3002 : Step(4161): len = 20891.2, overlap = 30.9375
PHY-3002 : Step(4162): len = 21054.1, overlap = 29.5938
PHY-3002 : Step(4163): len = 21054.1, overlap = 29.5938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.06024e-05
PHY-3002 : Step(4164): len = 21782.3, overlap = 81.1563
PHY-3002 : Step(4165): len = 21782.3, overlap = 81.1563
PHY-3002 : Step(4166): len = 21141.2, overlap = 77.9375
PHY-3002 : Step(4167): len = 21253.2, overlap = 77.4375
PHY-3002 : Step(4168): len = 21502.3, overlap = 76.5313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.12048e-05
PHY-3002 : Step(4169): len = 21778.6, overlap = 74.2813
PHY-3002 : Step(4170): len = 21942.7, overlap = 73.125
PHY-3002 : Step(4171): len = 22390.6, overlap = 71.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.24097e-05
PHY-3002 : Step(4172): len = 22614, overlap = 52.375
PHY-3002 : Step(4173): len = 22859.1, overlap = 51.125
PHY-3002 : Step(4174): len = 23038.8, overlap = 50.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.48194e-05
PHY-3002 : Step(4175): len = 23064.6, overlap = 50.5313
PHY-3002 : Step(4176): len = 23126.3, overlap = 48.9688
PHY-3002 : Step(4177): len = 23258.4, overlap = 45.1563
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000169639
PHY-3002 : Step(4178): len = 23352.7, overlap = 45.7813
PHY-3002 : Step(4179): len = 23371.5, overlap = 46.6563
PHY-3002 : Step(4180): len = 23406.1, overlap = 45.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000288917
PHY-3002 : Step(4181): len = 23481.7, overlap = 42.9375
PHY-3002 : Step(4182): len = 23518.7, overlap = 42.4063
PHY-3002 : Step(4183): len = 23575, overlap = 40.5938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000475742
PHY-3002 : Step(4184): len = 23686.5, overlap = 40.3438
PHY-3002 : Step(4185): len = 23731.2, overlap = 38.5
PHY-3002 : Step(4186): len = 23813.6, overlap = 38.6563
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000784402
PHY-3002 : Step(4187): len = 23873.9, overlap = 42.4688
PHY-3002 : Step(4188): len = 23901, overlap = 37.7813
PHY-3002 : Step(4189): len = 23922.6, overlap = 37.3438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00137772
PHY-3002 : Step(4190): len = 23988.9, overlap = 36.4375
PHY-3002 : Step(4191): len = 24030.1, overlap = 36.375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00222915
PHY-3002 : Step(4192): len = 24063.1, overlap = 35.9688
PHY-3002 : Step(4193): len = 24063.1, overlap = 35.9688
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00360676
PHY-3002 : Step(4194): len = 24115, overlap = 35.9063
PHY-3002 : Step(4195): len = 24115, overlap = 35.9063
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00583573
PHY-3002 : Step(4196): len = 24157.8, overlap = 35.8125
PHY-3002 : Step(4197): len = 24157.8, overlap = 35.8125
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00944222
PHY-3002 : Step(4198): len = 24198.1, overlap = 35.8125
PHY-3002 : Step(4199): len = 24206.8, overlap = 35.8125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 106.34 peak overflow 4.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 54528, over cnt = 105(0%), over = 184, worst = 5
PHY-1002 : len = 56416, over cnt = 59(0%), over = 89, worst = 4
PHY-1002 : len = 57480, over cnt = 30(0%), over = 43, worst = 4
PHY-1002 : len = 56256, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 56312, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.075777s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (226.8%)

PHY-1001 : Congestion index: top1 = 26.88, top5 = 10.00, top10 = 3.75, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.152693s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (174.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4465, tnet num: 1044, tinst num: 857, tnode num: 5075, tedge num: 7093.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.270699s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.494508s wall, 0.562500s user + 0.046875s system = 0.609375s CPU (123.2%)

OPT-1001 : End physical optimization;  0.507378s wall, 0.578125s user + 0.046875s system = 0.625000s CPU (123.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 352 LUT to BLE ...
SYN-4008 : Packed 352 LUT and 108 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 244 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 353/751 primitive instances ...
PHY-3001 : End packing;  0.044881s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 586 instances
RUN-1001 : 263 mslices, 262 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1466 nets
RUN-1001 : 910 nets have 2 pins
RUN-1001 : 466 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 584 instances, 525 slices, 79 macros(337 instances: 255 mslices 82 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : After packing: Len = 24056.2, Over = 37.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.46367e-05
PHY-3002 : Step(4200): len = 22751.1, overlap = 43.5
PHY-3002 : Step(4201): len = 22823.1, overlap = 43.25
PHY-3002 : Step(4202): len = 22744.9, overlap = 44.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.92734e-05
PHY-3002 : Step(4203): len = 22727.3, overlap = 43.5
PHY-3002 : Step(4204): len = 22779.9, overlap = 41.75
PHY-3002 : Step(4205): len = 22848.3, overlap = 41
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000138547
PHY-3002 : Step(4206): len = 23286, overlap = 38.5
PHY-3002 : Step(4207): len = 23286, overlap = 38.5
PHY-3002 : Step(4208): len = 23278.7, overlap = 38.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.080629s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (193.8%)

PHY-3001 : Trial Legalized: Len = 31702.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00177519
PHY-3002 : Step(4209): len = 29463.2, overlap = 2.75
PHY-3002 : Step(4210): len = 28554.3, overlap = 7.75
PHY-3002 : Step(4211): len = 28345.3, overlap = 7
PHY-3002 : Step(4212): len = 27574.3, overlap = 8
PHY-3002 : Step(4213): len = 27377.7, overlap = 8.5
PHY-3002 : Step(4214): len = 27170.8, overlap = 9.25
PHY-3002 : Step(4215): len = 26966.5, overlap = 9.75
PHY-3002 : Step(4216): len = 26444.3, overlap = 10.5
PHY-3002 : Step(4217): len = 26316.2, overlap = 11
PHY-3002 : Step(4218): len = 26164.1, overlap = 12
PHY-3002 : Step(4219): len = 26121.8, overlap = 12
PHY-3002 : Step(4220): len = 26109.9, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00355037
PHY-3002 : Step(4221): len = 26094.7, overlap = 12.25
PHY-3002 : Step(4222): len = 26041.3, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00710074
PHY-3002 : Step(4223): len = 26035.3, overlap = 12.25
PHY-3002 : Step(4224): len = 26031, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007115s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (219.6%)

PHY-3001 : Legalized: Len = 28932.8, Over = 0
PHY-3001 : End spreading;  0.003621s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 28932.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 74520, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 74552, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 74568, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 74504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048807s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (256.1%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 12.50, top10 = 5.63, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.141012s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (144.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4148, tnet num: 936, tinst num: 584, tnode num: 4657, tedge num: 6723.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.300161s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (104.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.524930s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (113.1%)

OPT-1001 : End physical optimization;  0.536293s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (136.9%)

RUN-1003 : finish command "place" in  4.733794s wall, 7.312500s user + 2.421875s system = 9.734375s CPU (205.6%)

RUN-1004 : used memory is 691 MB, reserved memory is 689 MB, peak memory is 1020 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1026   out of  19600    5.23%
#reg                      117   out of  19600    0.60%
#le                      1027
  #lut only               910   out of   1027   88.61%
  #reg only                 1   out of   1027    0.10%
  #lut&reg                116   out of   1027   11.30%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1027  |833    |193    |117    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 586 instances
RUN-1001 : 263 mslices, 262 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1466 nets
RUN-1001 : 910 nets have 2 pins
RUN-1001 : 466 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 74520, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 74552, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 74504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043916s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.7%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 12.50, top10 = 5.63, top15 = 1.25.
PHY-1001 : End global routing;  0.140347s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.222692s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (105.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 49% nets.
PHY-1002 : len = 131360, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.796434s wall, 1.125000s user + 0.062500s system = 1.187500s CPU (149.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 131344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.010363s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (150.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 131360, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 131360
PHY-1001 : End DR Iter 2; 0.009742s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (160.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.315358s wall, 2.562500s user + 0.140625s system = 2.703125s CPU (116.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.581807s wall, 2.843750s user + 0.140625s system = 2.984375s CPU (115.6%)

RUN-1004 : used memory is 700 MB, reserved memory is 697 MB, peak memory is 1039 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1026   out of  19600    5.23%
#reg                      117   out of  19600    0.60%
#le                      1027
  #lut only               910   out of   1027   88.61%
  #reg only                 1   out of   1027    0.10%
  #lut&reg                116   out of   1027   11.30%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1027  |833    |193    |117    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       860   
    #2          2       370   
    #3          3        72   
    #4          4        23   
    #5        5-10       49   
    #6        11-50      24   
    #7       51-100      7    
    #8       101-500     4    
  Average     2.77            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 586
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1466, pip num: 8698
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1034 valid insts, and 26035 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.588742s wall, 15.656250s user + 0.078125s system = 15.734375s CPU (607.8%)

RUN-1004 : used memory is 700 MB, reserved memory is 697 MB, peak memory is 1039 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.342402s wall, 1.312500s user + 0.046875s system = 1.359375s CPU (101.3%)

RUN-1004 : used memory is 733 MB, reserved memory is 731 MB, peak memory is 1039 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.300390s wall, 0.593750s user + 0.125000s system = 0.718750s CPU (9.8%)

RUN-1004 : used memory is 740 MB, reserved memory is 740 MB, peak memory is 1039 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.013494s wall, 2.078125s user + 0.187500s system = 2.265625s CPU (25.1%)

RUN-1004 : used memory is 695 MB, reserved memory is 695 MB, peak memory is 1039 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1129/117 useful/useless nets, 642/14 useful/useless insts
SYN-1015 : Optimize round 1, 142 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              234
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    117
  #LATCH                    0
#MACRO_ADD                 39
#MACRO_EQ                   9
#MACRO_MUX                153

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |117    |53     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 58 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1016 : Merged 3 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1732/2 useful/useless nets, 1300/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.61), #lev = 4 (2.59)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 183 (3.66), #lev = 4 (2.59)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 312 instances into 185 LUTs, name keeping = 55%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 19858.23 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 19858.31 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 19858.37 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               793
  #lut4                   287
  #lut5                    71
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             435

Utilization Statistics
#lut                      793   out of  19600    4.05%
#reg                      117   out of  19600    0.60%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |358    |435    |117    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 53 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 45 adder to BLE ...
SYN-4008 : Packed 45 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.291512s wall, 1.390625s user + 0.093750s system = 1.484375s CPU (114.9%)

RUN-1004 : used memory is 696 MB, reserved memory is 694 MB, peak memory is 1039 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 853 instances
RUN-1001 : 346 luts, 109 seqs, 255 mslices, 82 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1568 nets
RUN-1001 : 1012 nets have 2 pins
RUN-1001 : 463 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 851 instances, 346 luts, 109 seqs, 337 slices, 79 macros(337 instances: 255 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 265247
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 851.
PHY-3001 : End clustering;  0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4225): len = 167656, overlap = 6.75
PHY-3002 : Step(4226): len = 143292, overlap = 6.75
PHY-3002 : Step(4227): len = 91456.2, overlap = 4.5
PHY-3002 : Step(4228): len = 84625, overlap = 6.75
PHY-3002 : Step(4229): len = 56836.3, overlap = 6.25
PHY-3002 : Step(4230): len = 52775.6, overlap = 11.5313
PHY-3002 : Step(4231): len = 43173.1, overlap = 14.75
PHY-3002 : Step(4232): len = 38829.9, overlap = 20.125
PHY-3002 : Step(4233): len = 32351.9, overlap = 26.5
PHY-3002 : Step(4234): len = 29349.8, overlap = 37.75
PHY-3002 : Step(4235): len = 29960.8, overlap = 44.3125
PHY-3002 : Step(4236): len = 25344.7, overlap = 44.1563
PHY-3002 : Step(4237): len = 24458.2, overlap = 44.5938
PHY-3002 : Step(4238): len = 23386.5, overlap = 45.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00010378
PHY-3002 : Step(4239): len = 23769.8, overlap = 43.5
PHY-3002 : Step(4240): len = 23117.7, overlap = 45.875
PHY-3002 : Step(4241): len = 23015, overlap = 46.875
PHY-3002 : Step(4242): len = 20995, overlap = 47.875
PHY-3002 : Step(4243): len = 21040.2, overlap = 47.8125
PHY-3002 : Step(4244): len = 20724, overlap = 47.875
PHY-3002 : Step(4245): len = 20686.2, overlap = 45.625
PHY-3002 : Step(4246): len = 20572.2, overlap = 46
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00020756
PHY-3002 : Step(4247): len = 20592.5, overlap = 46.0625
PHY-3002 : Step(4248): len = 20578.4, overlap = 45.9375
PHY-3002 : Step(4249): len = 20360, overlap = 48.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00041512
PHY-3002 : Step(4250): len = 21228.8, overlap = 55.9063
PHY-3002 : Step(4251): len = 21241.6, overlap = 55.9063
PHY-3002 : Step(4252): len = 21186.2, overlap = 56
PHY-3002 : Step(4253): len = 20961.7, overlap = 51.5
PHY-3002 : Step(4254): len = 20472.3, overlap = 53.75
PHY-3002 : Step(4255): len = 20392.6, overlap = 53.75
PHY-3002 : Step(4256): len = 20297.1, overlap = 53.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000830239
PHY-3002 : Step(4257): len = 20236.4, overlap = 51.375
PHY-3002 : Step(4258): len = 20194.9, overlap = 51.0938
PHY-3002 : Step(4259): len = 20028.9, overlap = 53.0938
PHY-3002 : Step(4260): len = 19997.1, overlap = 54.7188
PHY-3002 : Step(4261): len = 19875, overlap = 54.7188
PHY-3002 : Step(4262): len = 19826.7, overlap = 54.9063
PHY-3002 : Step(4263): len = 19715, overlap = 59.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00166048
PHY-3002 : Step(4264): len = 19687.2, overlap = 59.0938
PHY-3002 : Step(4265): len = 19659.6, overlap = 59.2813
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00332096
PHY-3002 : Step(4266): len = 19601, overlap = 60
PHY-3002 : Step(4267): len = 19572.6, overlap = 62.4688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00664191
PHY-3002 : Step(4268): len = 19567.6, overlap = 62.6875
PHY-3002 : Step(4269): len = 19555.9, overlap = 62.6563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009247s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (338.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.32922e-06
PHY-3002 : Step(4270): len = 20044.6, overlap = 88.9063
PHY-3002 : Step(4271): len = 20088.8, overlap = 88.7813
PHY-3002 : Step(4272): len = 19745.4, overlap = 85.2188
PHY-3002 : Step(4273): len = 19756.3, overlap = 85.2188
PHY-3002 : Step(4274): len = 19066, overlap = 77.9063
PHY-3002 : Step(4275): len = 19146.3, overlap = 77.0938
PHY-3002 : Step(4276): len = 18844.6, overlap = 78.2813
PHY-3002 : Step(4277): len = 18871.7, overlap = 79.3438
PHY-3002 : Step(4278): len = 18424.8, overlap = 80.1563
PHY-3002 : Step(4279): len = 18480.6, overlap = 80.75
PHY-3002 : Step(4280): len = 18372.5, overlap = 83.4063
PHY-3002 : Step(4281): len = 18453.9, overlap = 83.6563
PHY-3002 : Step(4282): len = 18279.5, overlap = 84.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.65844e-06
PHY-3002 : Step(4283): len = 18237, overlap = 84.6563
PHY-3002 : Step(4284): len = 18237, overlap = 84.6563
PHY-3002 : Step(4285): len = 17943.9, overlap = 84.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.33169e-05
PHY-3002 : Step(4286): len = 19006.9, overlap = 83.4063
PHY-3002 : Step(4287): len = 19006.9, overlap = 83.4063
PHY-3002 : Step(4288): len = 18658.8, overlap = 83.0313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.66338e-05
PHY-3002 : Step(4289): len = 20723.8, overlap = 70.0313
PHY-3002 : Step(4290): len = 20723.8, overlap = 70.0313
PHY-3002 : Step(4291): len = 19866.1, overlap = 70.1875
PHY-3002 : Step(4292): len = 19917.1, overlap = 67.6875
PHY-3002 : Step(4293): len = 20018.2, overlap = 67.1563
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.32675e-05
PHY-3002 : Step(4294): len = 20849.3, overlap = 58.9688
PHY-3002 : Step(4295): len = 21193.6, overlap = 56.7188
PHY-3002 : Step(4296): len = 21783.8, overlap = 53.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000106535
PHY-3002 : Step(4297): len = 21499.4, overlap = 50.1563
PHY-3002 : Step(4298): len = 21656, overlap = 49.375
PHY-3002 : Step(4299): len = 21605.3, overlap = 49.1563
PHY-3002 : Step(4300): len = 21106.4, overlap = 47.1563
PHY-3002 : Step(4301): len = 20386.1, overlap = 52.1563
PHY-3002 : Step(4302): len = 20386.1, overlap = 52.1563
PHY-3002 : Step(4303): len = 20496.2, overlap = 47.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.44852e-06
PHY-3002 : Step(4304): len = 21720.9, overlap = 84.0938
PHY-3002 : Step(4305): len = 21720.9, overlap = 84.0938
PHY-3002 : Step(4306): len = 20983.5, overlap = 81.9688
PHY-3002 : Step(4307): len = 20983.5, overlap = 81.9688
PHY-3002 : Step(4308): len = 21256.6, overlap = 79.25
PHY-3002 : Step(4309): len = 21256.6, overlap = 79.25
PHY-3002 : Step(4310): len = 20883.2, overlap = 79.5313
PHY-3002 : Step(4311): len = 20883.2, overlap = 79.5313
PHY-3002 : Step(4312): len = 21023.6, overlap = 76.7813
PHY-3002 : Step(4313): len = 21023.6, overlap = 76.7813
PHY-3002 : Step(4314): len = 20658.7, overlap = 78.4063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.8897e-05
PHY-3002 : Step(4315): len = 21278, overlap = 71
PHY-3002 : Step(4316): len = 21278, overlap = 71
PHY-3002 : Step(4317): len = 20998.3, overlap = 73.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.77941e-05
PHY-3002 : Step(4318): len = 21580.8, overlap = 71.5313
PHY-3002 : Step(4319): len = 21580.8, overlap = 71.5313
PHY-3002 : Step(4320): len = 21434.4, overlap = 66.0625
PHY-3002 : Step(4321): len = 21434.4, overlap = 66.0625
PHY-3002 : Step(4322): len = 21624.5, overlap = 59.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.55881e-05
PHY-3002 : Step(4323): len = 22353.1, overlap = 47.875
PHY-3002 : Step(4324): len = 22353.1, overlap = 47.875
PHY-3002 : Step(4325): len = 22025.4, overlap = 48.9063
PHY-3002 : Step(4326): len = 22025.4, overlap = 48.9063
PHY-3002 : Step(4327): len = 22204.3, overlap = 46.6563
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000151176
PHY-3002 : Step(4328): len = 22623.2, overlap = 41.9063
PHY-3002 : Step(4329): len = 22774.8, overlap = 42.1563
PHY-3002 : Step(4330): len = 22774.8, overlap = 42.1563
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000302352
PHY-3002 : Step(4331): len = 22944.8, overlap = 37.6563
PHY-3002 : Step(4332): len = 22966.2, overlap = 37.7813
PHY-3002 : Step(4333): len = 23080, overlap = 33.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000604705
PHY-3002 : Step(4334): len = 23134.1, overlap = 34.25
PHY-3002 : Step(4335): len = 23134.1, overlap = 34.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00120941
PHY-3002 : Step(4336): len = 23263.5, overlap = 34.4375
PHY-3002 : Step(4337): len = 23301.8, overlap = 34.4375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00195683
PHY-3002 : Step(4338): len = 23325.5, overlap = 34.4375
PHY-3002 : Step(4339): len = 23354.8, overlap = 34.875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00316614
PHY-3002 : Step(4340): len = 23406.7, overlap = 34.1563
PHY-3002 : Step(4341): len = 23425.8, overlap = 34.1563
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00512282
PHY-3002 : Step(4342): len = 23434.8, overlap = 31.3438
PHY-3002 : Step(4343): len = 23453.9, overlap = 30.8438
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 99.03 peak overflow 4.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 46704, over cnt = 92(0%), over = 165, worst = 6
PHY-1002 : len = 48536, over cnt = 44(0%), over = 66, worst = 3
PHY-1002 : len = 49056, over cnt = 19(0%), over = 24, worst = 2
PHY-1002 : len = 49224, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 49160, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.066391s wall, 0.203125s user + 0.078125s system = 0.281250s CPU (423.6%)

PHY-1001 : Congestion index: top1 = 24.38, top5 = 8.75, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.145952s wall, 0.281250s user + 0.078125s system = 0.359375s CPU (246.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4441, tnet num: 1038, tinst num: 851, tnode num: 5051, tedge num: 7057.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.271782s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (92.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.490431s wall, 0.609375s user + 0.078125s system = 0.687500s CPU (140.2%)

OPT-1001 : End physical optimization;  0.502012s wall, 0.609375s user + 0.078125s system = 0.687500s CPU (136.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 346 LUT to BLE ...
SYN-4008 : Packed 346 LUT and 108 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 237 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 346/744 primitive instances ...
PHY-3001 : End packing;  0.043652s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 581 instances
RUN-1001 : 260 mslices, 260 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1460 nets
RUN-1001 : 904 nets have 2 pins
RUN-1001 : 463 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 579 instances, 520 slices, 79 macros(337 instances: 255 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23352, Over = 34.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.09639e-05
PHY-3002 : Step(4344): len = 22242.3, overlap = 37.75
PHY-3002 : Step(4345): len = 22242.3, overlap = 37.75
PHY-3002 : Step(4346): len = 21795.6, overlap = 36.25
PHY-3002 : Step(4347): len = 21795.6, overlap = 36.25
PHY-3002 : Step(4348): len = 21630.3, overlap = 38.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.19278e-05
PHY-3002 : Step(4349): len = 22388.8, overlap = 36.25
PHY-3002 : Step(4350): len = 22388.8, overlap = 36.25
PHY-3002 : Step(4351): len = 22202.5, overlap = 37.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00012164
PHY-3002 : Step(4352): len = 23066.9, overlap = 32
PHY-3002 : Step(4353): len = 23116, overlap = 33.5
PHY-3002 : Step(4354): len = 23250.9, overlap = 31.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.094152s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (99.6%)

PHY-3001 : Trial Legalized: Len = 31780.1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00125396
PHY-3002 : Step(4355): len = 29400.7, overlap = 1.5
PHY-3002 : Step(4356): len = 28161.7, overlap = 4.5
PHY-3002 : Step(4357): len = 26907, overlap = 8.25
PHY-3002 : Step(4358): len = 26591.3, overlap = 9
PHY-3002 : Step(4359): len = 26145.1, overlap = 8.75
PHY-3002 : Step(4360): len = 26050.2, overlap = 8.25
PHY-3002 : Step(4361): len = 25798.3, overlap = 9.25
PHY-3002 : Step(4362): len = 25671, overlap = 9
PHY-3002 : Step(4363): len = 25443.2, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006523s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 28094.1, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.003946s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (792.0%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 28134.1, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 72896, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 72936, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 72984, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 73000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.046966s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (133.1%)

PHY-1001 : Congestion index: top1 = 22.50, top5 = 12.50, top10 = 3.75, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.140927s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (122.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4126, tnet num: 930, tinst num: 579, tnode num: 4637, tedge num: 6690.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.289309s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (102.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.514165s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (106.4%)

OPT-1001 : End physical optimization;  0.524408s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (107.3%)

RUN-1003 : finish command "place" in  4.650512s wall, 7.031250s user + 2.093750s system = 9.125000s CPU (196.2%)

RUN-1004 : used memory is 696 MB, reserved memory is 694 MB, peak memory is 1039 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1020   out of  19600    5.20%
#reg                      117   out of  19600    0.60%
#le                      1020
  #lut only               903   out of   1020   88.53%
  #reg only                 0   out of   1020    0.00%
  #lut&reg                117   out of   1020   11.47%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1020  |827    |193    |117    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 581 instances
RUN-1001 : 260 mslices, 260 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1460 nets
RUN-1001 : 904 nets have 2 pins
RUN-1001 : 463 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 72896, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 72936, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 73000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044630s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (280.1%)

PHY-1001 : Congestion index: top1 = 22.50, top5 = 12.50, top10 = 3.75, top15 = 1.25.
PHY-1001 : End global routing;  0.144775s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (151.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.209314s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (104.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 48% nets.
PHY-1002 : len = 125800, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.809760s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (140.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 125816, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 125816
PHY-1001 : End DR Iter 1; 0.009777s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.336720s wall, 2.546875s user + 0.156250s system = 2.703125s CPU (115.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.605635s wall, 2.875000s user + 0.171875s system = 3.046875s CPU (116.9%)

RUN-1004 : used memory is 698 MB, reserved memory is 694 MB, peak memory is 1039 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1020   out of  19600    5.20%
#reg                      117   out of  19600    0.60%
#le                      1020
  #lut only               903   out of   1020   88.53%
  #reg only                 0   out of   1020    0.00%
  #lut&reg                117   out of   1020   11.47%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1020  |827    |193    |117    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       854   
    #2          2       375   
    #3          3        63   
    #4          4        24   
    #5        5-10       52   
    #6        11-50      28   
    #7       51-100      3    
    #8       101-500     4    
  Average     2.77            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 581
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1460, pip num: 8635
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1029 valid insts, and 25916 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.635186s wall, 15.750000s user + 0.125000s system = 15.875000s CPU (602.4%)

RUN-1004 : used memory is 698 MB, reserved memory is 694 MB, peak memory is 1039 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.362163s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (99.8%)

RUN-1004 : used memory is 730 MB, reserved memory is 728 MB, peak memory is 1039 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.409083s wall, 0.546875s user + 0.187500s system = 0.734375s CPU (9.9%)

RUN-1004 : used memory is 740 MB, reserved memory is 739 MB, peak memory is 1039 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.132818s wall, 2.031250s user + 0.218750s system = 2.250000s CPU (24.6%)

RUN-1004 : used memory is 626 MB, reserved memory is 628 MB, peak memory is 1039 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1220/117 useful/useless nets, 702/14 useful/useless insts
SYN-1015 : Optimize round 1, 157 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              268
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     16
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    150
  #LATCH                    0
#MACRO_ADD                 41
#MACRO_EQ                  10
#MACRO_MUX                185

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |118    |150    |56     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 90 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 6 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1935/2 useful/useless nets, 1472/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 225 (3.54), #lev = 4 (2.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 225 (3.58), #lev = 4 (2.68)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 384 instances into 228 LUTs, name keeping = 59%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 20445.38 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 20445.47 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 20445.52 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               903
  #lut4                   330
  #lut5                    71
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             502

Utilization Statistics
#lut                      903   out of  19600    4.61%
#reg                      150   out of  19600    0.77%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |401    |502    |150    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 86 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.529477s wall, 1.625000s user + 0.078125s system = 1.703125s CPU (111.4%)

RUN-1004 : used memory is 611 MB, reserved memory is 615 MB, peak memory is 1039 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4024 : Net "clk_read[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_read[0] as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_read[0] to drive 10 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 953 instances
RUN-1001 : 389 luts, 142 seqs, 266 mslices, 94 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1699 nets
RUN-1001 : 1108 nets have 2 pins
RUN-1001 : 495 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 951 instances, 389 luts, 142 seqs, 360 slices, 81 macros(360 instances: 266 mslices 94 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 302978
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 951.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4364): len = 183480, overlap = 4.5
PHY-3002 : Step(4365): len = 155558, overlap = 4.5
PHY-3002 : Step(4366): len = 97106, overlap = 6.75
PHY-3002 : Step(4367): len = 86846.4, overlap = 7.5
PHY-3002 : Step(4368): len = 60430.6, overlap = 6.75
PHY-3002 : Step(4369): len = 56333.8, overlap = 4.5
PHY-3002 : Step(4370): len = 44239.5, overlap = 9.71875
PHY-3002 : Step(4371): len = 40454.9, overlap = 15.75
PHY-3002 : Step(4372): len = 33720, overlap = 30.25
PHY-3002 : Step(4373): len = 31010.4, overlap = 37.7813
PHY-3002 : Step(4374): len = 31452.5, overlap = 38.2813
PHY-3002 : Step(4375): len = 26919.3, overlap = 42.5938
PHY-3002 : Step(4376): len = 26628.8, overlap = 43.7188
PHY-3002 : Step(4377): len = 26300, overlap = 46.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.39735e-05
PHY-3002 : Step(4378): len = 25430.8, overlap = 41.2813
PHY-3002 : Step(4379): len = 25125.6, overlap = 38.5938
PHY-3002 : Step(4380): len = 24787.6, overlap = 35.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000127947
PHY-3002 : Step(4381): len = 24162.4, overlap = 39.1563
PHY-3002 : Step(4382): len = 24142.4, overlap = 39.1563
PHY-3002 : Step(4383): len = 24100.9, overlap = 38.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000255894
PHY-3002 : Step(4384): len = 24178.5, overlap = 30.5
PHY-3002 : Step(4385): len = 24294.9, overlap = 29.5938
PHY-3002 : Step(4386): len = 24591.9, overlap = 28.6875
PHY-3002 : Step(4387): len = 24636.6, overlap = 28.4375
PHY-3002 : Step(4388): len = 24227.4, overlap = 28.4375
PHY-3002 : Step(4389): len = 23342.2, overlap = 30.625
PHY-3002 : Step(4390): len = 23261, overlap = 30.625
PHY-3002 : Step(4391): len = 21759.3, overlap = 28.375
PHY-3002 : Step(4392): len = 22163.2, overlap = 30.4063
PHY-3002 : Step(4393): len = 21434.9, overlap = 27.4063
PHY-3002 : Step(4394): len = 21230.1, overlap = 29.6563
PHY-3002 : Step(4395): len = 21183.1, overlap = 29.9063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000511788
PHY-3002 : Step(4396): len = 20876.8, overlap = 30.6563
PHY-3002 : Step(4397): len = 20859.3, overlap = 30.6563
PHY-3002 : Step(4398): len = 20752.9, overlap = 30.4063
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00102358
PHY-3002 : Step(4399): len = 20734.5, overlap = 30.4063
PHY-3002 : Step(4400): len = 20697.4, overlap = 28.1563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009563s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (326.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.13323e-06
PHY-3002 : Step(4401): len = 19923.8, overlap = 72.25
PHY-3002 : Step(4402): len = 19923.8, overlap = 72.25
PHY-3002 : Step(4403): len = 19086.3, overlap = 71.4375
PHY-3002 : Step(4404): len = 19086.3, overlap = 71.4375
PHY-3002 : Step(4405): len = 18679.5, overlap = 69.25
PHY-3002 : Step(4406): len = 18748.7, overlap = 68.8125
PHY-3002 : Step(4407): len = 18859.5, overlap = 69.7813
PHY-3002 : Step(4408): len = 19003.7, overlap = 68.5938
PHY-3002 : Step(4409): len = 18079.8, overlap = 66
PHY-3002 : Step(4410): len = 17980.9, overlap = 66.3125
PHY-3002 : Step(4411): len = 17514.6, overlap = 64.6563
PHY-3002 : Step(4412): len = 17748.2, overlap = 65.875
PHY-3002 : Step(4413): len = 16995.4, overlap = 69.0938
PHY-3002 : Step(4414): len = 17076, overlap = 70.125
PHY-3002 : Step(4415): len = 16689.3, overlap = 73.5313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.26647e-06
PHY-3002 : Step(4416): len = 16573.9, overlap = 73.6875
PHY-3002 : Step(4417): len = 16650.1, overlap = 73.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.25329e-05
PHY-3002 : Step(4418): len = 17108.4, overlap = 71
PHY-3002 : Step(4419): len = 17108.4, overlap = 71
PHY-3002 : Step(4420): len = 17000.4, overlap = 71.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.50659e-05
PHY-3002 : Step(4421): len = 18739.2, overlap = 55.1563
PHY-3002 : Step(4422): len = 19001.2, overlap = 47.8125
PHY-3002 : Step(4423): len = 18842.1, overlap = 34.9375
PHY-3002 : Step(4424): len = 18510.1, overlap = 31.375
PHY-3002 : Step(4425): len = 18522.5, overlap = 30.3438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.02925e-05
PHY-3002 : Step(4426): len = 19751.1, overlap = 75.3438
PHY-3002 : Step(4427): len = 19751.1, overlap = 75.3438
PHY-3002 : Step(4428): len = 19508.1, overlap = 76.75
PHY-3002 : Step(4429): len = 19584.3, overlap = 72.6875
PHY-3002 : Step(4430): len = 19974, overlap = 69.7188
PHY-3002 : Step(4431): len = 20172.5, overlap = 63.8125
PHY-3002 : Step(4432): len = 19653.6, overlap = 60.75
PHY-3002 : Step(4433): len = 19783.5, overlap = 58.0938
PHY-3002 : Step(4434): len = 19956.8, overlap = 60.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.05851e-05
PHY-3002 : Step(4435): len = 19785.9, overlap = 62.1875
PHY-3002 : Step(4436): len = 19785.9, overlap = 62.1875
PHY-3002 : Step(4437): len = 19677.3, overlap = 62.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.11702e-05
PHY-3002 : Step(4438): len = 20265, overlap = 59.2188
PHY-3002 : Step(4439): len = 20265, overlap = 59.2188
PHY-3002 : Step(4440): len = 19886.6, overlap = 56.7813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.9763e-05
PHY-3002 : Step(4441): len = 20468.7, overlap = 55.375
PHY-3002 : Step(4442): len = 20468.7, overlap = 55.375
PHY-3002 : Step(4443): len = 20411.3, overlap = 55.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000145365
PHY-3002 : Step(4444): len = 20898.8, overlap = 52.3125
PHY-3002 : Step(4445): len = 20898.8, overlap = 52.3125
PHY-3002 : Step(4446): len = 20934, overlap = 50.2813
PHY-3002 : Step(4447): len = 20934, overlap = 50.2813
PHY-3002 : Step(4448): len = 20993.2, overlap = 48.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000270756
PHY-3002 : Step(4449): len = 21288.6, overlap = 48.375
PHY-3002 : Step(4450): len = 21288.6, overlap = 48.375
PHY-3002 : Step(4451): len = 21343.8, overlap = 48.2188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000438083
PHY-3002 : Step(4452): len = 21614.7, overlap = 49.3125
PHY-3002 : Step(4453): len = 21725.2, overlap = 48.8125
PHY-3002 : Step(4454): len = 21921.4, overlap = 46.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000876166
PHY-3002 : Step(4455): len = 22044, overlap = 45.6875
PHY-3002 : Step(4456): len = 22167.3, overlap = 41.8125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00141764
PHY-3002 : Step(4457): len = 22217.5, overlap = 41.5938
PHY-3002 : Step(4458): len = 22411.9, overlap = 40.4375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00229374
PHY-3002 : Step(4459): len = 22492.2, overlap = 40.5625
PHY-3002 : Step(4460): len = 22543.2, overlap = 40.0625
PHY-3002 : Step(4461): len = 22819.3, overlap = 40.1875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00458747
PHY-3002 : Step(4462): len = 22831.1, overlap = 40.3125
PHY-3002 : Step(4463): len = 22831.1, overlap = 40.3125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00742253
PHY-3002 : Step(4464): len = 22876.3, overlap = 40.2813
PHY-3002 : Step(4465): len = 22910.4, overlap = 39.5938
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0120097
PHY-3002 : Step(4466): len = 22922.5, overlap = 39.4375
PHY-3002 : Step(4467): len = 22922.5, overlap = 39.4375
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0194316
PHY-3002 : Step(4468): len = 22935.7, overlap = 39.4063
PHY-3002 : Step(4469): len = 22953.8, overlap = 39.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 100.81 peak overflow 4.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 48288, over cnt = 86(0%), over = 143, worst = 3
PHY-1002 : len = 49280, over cnt = 49(0%), over = 80, worst = 2
PHY-1002 : len = 49840, over cnt = 16(0%), over = 23, worst = 2
PHY-1002 : len = 50096, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 50176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.061041s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (307.2%)

PHY-1001 : Congestion index: top1 = 23.75, top5 = 10.00, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.138811s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (202.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4894, tnet num: 1169, tinst num: 951, tnode num: 5603, tedge num: 7828.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.273578s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (97.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.489357s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (127.7%)

OPT-1001 : End physical optimization;  0.501687s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (127.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 389 LUT to BLE ...
SYN-4008 : Packed 389 LUT and 141 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 248 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 390/812 primitive instances ...
PHY-3001 : End packing;  0.048471s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 627 instances
RUN-1001 : 282 mslices, 283 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1558 nets
RUN-1001 : 967 nets have 2 pins
RUN-1001 : 495 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 625 instances, 565 slices, 81 macros(360 instances: 266 mslices 94 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : After packing: Len = 22605.4, Over = 40.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.71214e-05
PHY-3002 : Step(4470): len = 21197.9, overlap = 44.75
PHY-3002 : Step(4471): len = 21221.9, overlap = 45
PHY-3002 : Step(4472): len = 20203, overlap = 51.25
PHY-3002 : Step(4473): len = 20096, overlap = 50.75
PHY-3002 : Step(4474): len = 19750.2, overlap = 52.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.07743e-05
PHY-3002 : Step(4475): len = 20805.2, overlap = 47.25
PHY-3002 : Step(4476): len = 20981.4, overlap = 48
PHY-3002 : Step(4477): len = 21094.8, overlap = 45.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000101549
PHY-3002 : Step(4478): len = 21791.4, overlap = 46.75
PHY-3002 : Step(4479): len = 21791.4, overlap = 46.75
PHY-3002 : Step(4480): len = 21693.4, overlap = 43.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.087966s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (106.6%)

PHY-3001 : Trial Legalized: Len = 32721.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000509022
PHY-3002 : Step(4481): len = 29043.9, overlap = 2.25
PHY-3002 : Step(4482): len = 26950, overlap = 11
PHY-3002 : Step(4483): len = 26402.8, overlap = 8.25
PHY-3002 : Step(4484): len = 25728, overlap = 10.75
PHY-3002 : Step(4485): len = 25174.9, overlap = 11.25
PHY-3002 : Step(4486): len = 24920, overlap = 11.75
PHY-3002 : Step(4487): len = 24744.5, overlap = 13
PHY-3002 : Step(4488): len = 24618, overlap = 13.5
PHY-3002 : Step(4489): len = 24574, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00101804
PHY-3002 : Step(4490): len = 24694.1, overlap = 14
PHY-3002 : Step(4491): len = 24694.1, overlap = 14
PHY-3002 : Step(4492): len = 24590.7, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00203609
PHY-3002 : Step(4493): len = 24721.6, overlap = 13.25
PHY-3002 : Step(4494): len = 24743.2, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006973s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (224.1%)

PHY-3001 : Legalized: Len = 28618.6, Over = 0
PHY-3001 : End spreading;  0.003838s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 28618.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 78128, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 78168, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 78168, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 78168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051972s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (481.0%)

PHY-1001 : Congestion index: top1 = 24.38, top5 = 13.13, top10 = 5.00, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.144053s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (238.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4485, tnet num: 1028, tinst num: 625, tnode num: 5067, tedge num: 7353.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.295611s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.531008s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (138.3%)

OPT-1001 : End physical optimization;  0.541709s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (135.6%)

RUN-1003 : finish command "place" in  4.461550s wall, 7.125000s user + 1.937500s system = 9.062500s CPU (203.1%)

RUN-1004 : used memory is 619 MB, reserved memory is 623 MB, peak memory is 1039 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1109   out of  19600    5.66%
#reg                      150   out of  19600    0.77%
#le                      1110
  #lut only               960   out of   1110   86.49%
  #reg only                 1   out of   1110    0.09%
  #lut&reg                149   out of   1110   13.42%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1110  |893    |216    |150    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 627 instances
RUN-1001 : 282 mslices, 283 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1558 nets
RUN-1001 : 967 nets have 2 pins
RUN-1001 : 495 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 78128, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 78168, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 78168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048630s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (321.3%)

PHY-1001 : Congestion index: top1 = 24.38, top5 = 13.13, top10 = 5.00, top15 = 1.25.
PHY-1001 : End global routing;  0.146943s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (170.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net clk_read[0]_gclk_net will be merged with clock clk_read[0]
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.339552s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 50% nets.
PHY-1002 : len = 136368, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 0.728944s wall, 1.078125s user + 0.062500s system = 1.140625s CPU (156.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 135528, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 135528
PHY-1001 : End DR Iter 1; 0.036809s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (169.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net clk_read[0]_gclk_net will be merged with clock clk_read[0]
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.471624s wall, 2.734375s user + 0.218750s system = 2.953125s CPU (119.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.745314s wall, 3.109375s user + 0.218750s system = 3.328125s CPU (121.2%)

RUN-1004 : used memory is 658 MB, reserved memory is 661 MB, peak memory is 1039 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1109   out of  19600    5.66%
#reg                      150   out of  19600    0.77%
#le                      1110
  #lut only               960   out of   1110   86.49%
  #reg only                 1   out of   1110    0.09%
  #lut&reg                149   out of   1110   13.42%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1110  |893    |216    |150    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       917   
    #2          2       375   
    #3          3        95   
    #4          4        24   
    #5        5-10       52   
    #6        11-50      30   
    #7       51-100      3    
    #8       101-500     4    
  Average     2.75            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 627
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1558, pip num: 9469
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 981 valid insts, and 28651 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.522283s wall, 15.703125s user + 0.031250s system = 15.734375s CPU (623.8%)

RUN-1004 : used memory is 660 MB, reserved memory is 662 MB, peak memory is 1039 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.393127s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (100.9%)

RUN-1004 : used memory is 725 MB, reserved memory is 728 MB, peak memory is 1039 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.400944s wall, 0.906250s user + 0.296875s system = 1.203125s CPU (16.3%)

RUN-1004 : used memory is 736 MB, reserved memory is 737 MB, peak memory is 1039 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.149832s wall, 2.406250s user + 0.312500s system = 2.718750s CPU (29.7%)

RUN-1004 : used memory is 692 MB, reserved memory is 693 MB, peak memory is 1039 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256) in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1220/117 useful/useless nets, 702/14 useful/useless insts
SYN-1015 : Optimize round 1, 157 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              268
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     16
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    150
  #LATCH                    0
#MACRO_ADD                 41
#MACRO_EQ                  10
#MACRO_MUX                185

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |118    |150    |56     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : DRAM dram/dram has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 90 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 6 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1931/2 useful/useless nets, 1468/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 225 (3.54), #lev = 4 (2.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 225 (3.58), #lev = 4 (2.68)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 380 instances into 228 LUTs, name keeping = 59%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 20632.37 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 20632.46 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 20632.52 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               903
  #lut4                   330
  #lut5                    71
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             502

Utilization Statistics
#lut                      903   out of  19600    4.61%
#reg                      150   out of  19600    0.77%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |401    |502    |150    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 86 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.587489s wall, 1.656250s user + 0.046875s system = 1.703125s CPU (107.3%)

RUN-1004 : used memory is 693 MB, reserved memory is 693 MB, peak memory is 1039 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4024 : Net "clk_read[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_read[0] as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_read[0] to drive 10 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 953 instances
RUN-1001 : 389 luts, 142 seqs, 266 mslices, 94 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1699 nets
RUN-1001 : 1108 nets have 2 pins
RUN-1001 : 495 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 951 instances, 389 luts, 142 seqs, 360 slices, 81 macros(360 instances: 266 mslices 94 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 302978
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 951.
PHY-3001 : End clustering;  0.000033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4495): len = 183480, overlap = 4.5
PHY-3002 : Step(4496): len = 155558, overlap = 4.5
PHY-3002 : Step(4497): len = 97106, overlap = 6.75
PHY-3002 : Step(4498): len = 86846.4, overlap = 7.5
PHY-3002 : Step(4499): len = 60430.6, overlap = 6.75
PHY-3002 : Step(4500): len = 56333.8, overlap = 4.5
PHY-3002 : Step(4501): len = 44239.5, overlap = 9.71875
PHY-3002 : Step(4502): len = 40454.9, overlap = 15.75
PHY-3002 : Step(4503): len = 33720, overlap = 30.25
PHY-3002 : Step(4504): len = 31010.4, overlap = 37.7813
PHY-3002 : Step(4505): len = 31452.5, overlap = 38.2813
PHY-3002 : Step(4506): len = 26919.3, overlap = 42.5938
PHY-3002 : Step(4507): len = 26628.8, overlap = 43.7188
PHY-3002 : Step(4508): len = 26300, overlap = 46.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.39735e-05
PHY-3002 : Step(4509): len = 25430.8, overlap = 41.2813
PHY-3002 : Step(4510): len = 25125.6, overlap = 38.5938
PHY-3002 : Step(4511): len = 24787.6, overlap = 35.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000127947
PHY-3002 : Step(4512): len = 24162.4, overlap = 39.1563
PHY-3002 : Step(4513): len = 24142.4, overlap = 39.1563
PHY-3002 : Step(4514): len = 24100.9, overlap = 38.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000255894
PHY-3002 : Step(4515): len = 24178.5, overlap = 30.5
PHY-3002 : Step(4516): len = 24294.9, overlap = 29.5938
PHY-3002 : Step(4517): len = 24591.9, overlap = 28.6875
PHY-3002 : Step(4518): len = 24636.6, overlap = 28.4375
PHY-3002 : Step(4519): len = 24227.4, overlap = 28.4375
PHY-3002 : Step(4520): len = 23342.2, overlap = 30.625
PHY-3002 : Step(4521): len = 23261, overlap = 30.625
PHY-3002 : Step(4522): len = 21759.3, overlap = 28.375
PHY-3002 : Step(4523): len = 22163.2, overlap = 30.4063
PHY-3002 : Step(4524): len = 21434.9, overlap = 27.4063
PHY-3002 : Step(4525): len = 21230.1, overlap = 29.6563
PHY-3002 : Step(4526): len = 21183.1, overlap = 29.9063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000511788
PHY-3002 : Step(4527): len = 20876.8, overlap = 30.6563
PHY-3002 : Step(4528): len = 20859.3, overlap = 30.6563
PHY-3002 : Step(4529): len = 20752.9, overlap = 30.4063
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00102358
PHY-3002 : Step(4530): len = 20734.5, overlap = 30.4063
PHY-3002 : Step(4531): len = 20697.4, overlap = 28.1563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009650s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (323.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.13323e-06
PHY-3002 : Step(4532): len = 19923.8, overlap = 72.25
PHY-3002 : Step(4533): len = 19923.8, overlap = 72.25
PHY-3002 : Step(4534): len = 19086.3, overlap = 71.4375
PHY-3002 : Step(4535): len = 19086.3, overlap = 71.4375
PHY-3002 : Step(4536): len = 18679.5, overlap = 69.25
PHY-3002 : Step(4537): len = 18748.7, overlap = 68.8125
PHY-3002 : Step(4538): len = 18859.5, overlap = 69.7813
PHY-3002 : Step(4539): len = 19003.7, overlap = 68.5938
PHY-3002 : Step(4540): len = 18079.8, overlap = 66
PHY-3002 : Step(4541): len = 17980.9, overlap = 66.3125
PHY-3002 : Step(4542): len = 17514.6, overlap = 64.6563
PHY-3002 : Step(4543): len = 17748.2, overlap = 65.875
PHY-3002 : Step(4544): len = 16995.4, overlap = 69.0938
PHY-3002 : Step(4545): len = 17076, overlap = 70.125
PHY-3002 : Step(4546): len = 16689.3, overlap = 73.5313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.26647e-06
PHY-3002 : Step(4547): len = 16573.9, overlap = 73.6875
PHY-3002 : Step(4548): len = 16650.1, overlap = 73.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.25329e-05
PHY-3002 : Step(4549): len = 17108.4, overlap = 71
PHY-3002 : Step(4550): len = 17108.4, overlap = 71
PHY-3002 : Step(4551): len = 17000.4, overlap = 71.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.50659e-05
PHY-3002 : Step(4552): len = 18739.2, overlap = 55.1563
PHY-3002 : Step(4553): len = 19001.2, overlap = 47.8125
PHY-3002 : Step(4554): len = 18842.1, overlap = 34.9375
PHY-3002 : Step(4555): len = 18510.1, overlap = 31.375
PHY-3002 : Step(4556): len = 18522.5, overlap = 30.3438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.02925e-05
PHY-3002 : Step(4557): len = 19751.1, overlap = 75.3438
PHY-3002 : Step(4558): len = 19751.1, overlap = 75.3438
PHY-3002 : Step(4559): len = 19508.1, overlap = 76.75
PHY-3002 : Step(4560): len = 19584.3, overlap = 72.6875
PHY-3002 : Step(4561): len = 19974, overlap = 69.7188
PHY-3002 : Step(4562): len = 20172.5, overlap = 63.8125
PHY-3002 : Step(4563): len = 19653.6, overlap = 60.75
PHY-3002 : Step(4564): len = 19783.5, overlap = 58.0938
PHY-3002 : Step(4565): len = 19956.8, overlap = 60.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.05851e-05
PHY-3002 : Step(4566): len = 19785.9, overlap = 62.1875
PHY-3002 : Step(4567): len = 19785.9, overlap = 62.1875
PHY-3002 : Step(4568): len = 19677.3, overlap = 62.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.11702e-05
PHY-3002 : Step(4569): len = 20265, overlap = 59.2188
PHY-3002 : Step(4570): len = 20265, overlap = 59.2188
PHY-3002 : Step(4571): len = 19886.6, overlap = 56.7813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.9763e-05
PHY-3002 : Step(4572): len = 20468.7, overlap = 55.375
PHY-3002 : Step(4573): len = 20468.7, overlap = 55.375
PHY-3002 : Step(4574): len = 20411.3, overlap = 55.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000145365
PHY-3002 : Step(4575): len = 20898.8, overlap = 52.3125
PHY-3002 : Step(4576): len = 20898.8, overlap = 52.3125
PHY-3002 : Step(4577): len = 20934, overlap = 50.2813
PHY-3002 : Step(4578): len = 20934, overlap = 50.2813
PHY-3002 : Step(4579): len = 20993.2, overlap = 48.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000270756
PHY-3002 : Step(4580): len = 21288.6, overlap = 48.375
PHY-3002 : Step(4581): len = 21288.6, overlap = 48.375
PHY-3002 : Step(4582): len = 21343.8, overlap = 48.2188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000438083
PHY-3002 : Step(4583): len = 21614.7, overlap = 49.3125
PHY-3002 : Step(4584): len = 21725.2, overlap = 48.8125
PHY-3002 : Step(4585): len = 21921.4, overlap = 46.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000876166
PHY-3002 : Step(4586): len = 22044, overlap = 45.6875
PHY-3002 : Step(4587): len = 22167.3, overlap = 41.8125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00141764
PHY-3002 : Step(4588): len = 22217.5, overlap = 41.5938
PHY-3002 : Step(4589): len = 22411.9, overlap = 40.4375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00229374
PHY-3002 : Step(4590): len = 22492.2, overlap = 40.5625
PHY-3002 : Step(4591): len = 22543.2, overlap = 40.0625
PHY-3002 : Step(4592): len = 22819.3, overlap = 40.1875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00458747
PHY-3002 : Step(4593): len = 22831.1, overlap = 40.3125
PHY-3002 : Step(4594): len = 22831.1, overlap = 40.3125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00742253
PHY-3002 : Step(4595): len = 22876.3, overlap = 40.2813
PHY-3002 : Step(4596): len = 22910.4, overlap = 39.5938
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0120097
PHY-3002 : Step(4597): len = 22922.5, overlap = 39.4375
PHY-3002 : Step(4598): len = 22922.5, overlap = 39.4375
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0194316
PHY-3002 : Step(4599): len = 22935.7, overlap = 39.4063
PHY-3002 : Step(4600): len = 22953.8, overlap = 39.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 100.81 peak overflow 4.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 48288, over cnt = 86(0%), over = 143, worst = 3
PHY-1002 : len = 49280, over cnt = 49(0%), over = 80, worst = 2
PHY-1002 : len = 49840, over cnt = 16(0%), over = 23, worst = 2
PHY-1002 : len = 50096, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 50176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.061833s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (227.4%)

PHY-1001 : Congestion index: top1 = 23.75, top5 = 10.00, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.139529s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (156.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4894, tnet num: 1169, tinst num: 951, tnode num: 5603, tedge num: 7828.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.278320s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.495369s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (116.7%)

OPT-1001 : End physical optimization;  0.507387s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (113.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 389 LUT to BLE ...
SYN-4008 : Packed 389 LUT and 141 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 248 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 390/812 primitive instances ...
PHY-3001 : End packing;  0.049640s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 627 instances
RUN-1001 : 282 mslices, 283 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1558 nets
RUN-1001 : 967 nets have 2 pins
RUN-1001 : 495 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 625 instances, 565 slices, 81 macros(360 instances: 266 mslices 94 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : After packing: Len = 22605.4, Over = 40.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.71214e-05
PHY-3002 : Step(4601): len = 21197.9, overlap = 44.75
PHY-3002 : Step(4602): len = 21221.9, overlap = 45
PHY-3002 : Step(4603): len = 20203, overlap = 51.25
PHY-3002 : Step(4604): len = 20096, overlap = 50.75
PHY-3002 : Step(4605): len = 19750.2, overlap = 52.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.07743e-05
PHY-3002 : Step(4606): len = 20805.2, overlap = 47.25
PHY-3002 : Step(4607): len = 20981.4, overlap = 48
PHY-3002 : Step(4608): len = 21094.8, overlap = 45.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000101549
PHY-3002 : Step(4609): len = 21791.4, overlap = 46.75
PHY-3002 : Step(4610): len = 21791.4, overlap = 46.75
PHY-3002 : Step(4611): len = 21693.4, overlap = 43.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.088937s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (140.5%)

PHY-3001 : Trial Legalized: Len = 32721.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000509022
PHY-3002 : Step(4612): len = 29043.9, overlap = 2.25
PHY-3002 : Step(4613): len = 26950, overlap = 11
PHY-3002 : Step(4614): len = 26402.8, overlap = 8.25
PHY-3002 : Step(4615): len = 25728, overlap = 10.75
PHY-3002 : Step(4616): len = 25174.9, overlap = 11.25
PHY-3002 : Step(4617): len = 24920, overlap = 11.75
PHY-3002 : Step(4618): len = 24744.5, overlap = 13
PHY-3002 : Step(4619): len = 24618, overlap = 13.5
PHY-3002 : Step(4620): len = 24574, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00101804
PHY-3002 : Step(4621): len = 24694.1, overlap = 14
PHY-3002 : Step(4622): len = 24694.1, overlap = 14
PHY-3002 : Step(4623): len = 24590.7, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00203609
PHY-3002 : Step(4624): len = 24721.6, overlap = 13.25
PHY-3002 : Step(4625): len = 24743.2, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007225s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 28618.6, Over = 0
PHY-3001 : End spreading;  0.004385s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (712.6%)

PHY-3001 : Final: Len = 28618.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 78128, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 78168, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 78168, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 78168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.054763s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (199.7%)

PHY-1001 : Congestion index: top1 = 24.38, top5 = 13.13, top10 = 5.00, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.147888s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (137.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4485, tnet num: 1028, tinst num: 625, tnode num: 5067, tedge num: 7353.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.301903s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (98.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.544367s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (109.1%)

OPT-1001 : End physical optimization;  0.556125s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (109.6%)

RUN-1003 : finish command "place" in  4.605066s wall, 7.125000s user + 2.015625s system = 9.140625s CPU (198.5%)

RUN-1004 : used memory is 693 MB, reserved memory is 693 MB, peak memory is 1039 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1109   out of  19600    5.66%
#reg                      150   out of  19600    0.77%
#le                      1110
  #lut only               960   out of   1110   86.49%
  #reg only                 1   out of   1110    0.09%
  #lut&reg                149   out of   1110   13.42%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1110  |893    |216    |150    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 627 instances
RUN-1001 : 282 mslices, 283 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1558 nets
RUN-1001 : 967 nets have 2 pins
RUN-1001 : 495 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 78128, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 78168, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 78168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049295s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (190.2%)

PHY-1001 : Congestion index: top1 = 24.38, top5 = 13.13, top10 = 5.00, top15 = 1.25.
PHY-1001 : End global routing;  0.148806s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (147.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net clk_read[0]_gclk_net will be merged with clock clk_read[0]
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.335775s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (97.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 50% nets.
PHY-1002 : len = 136368, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 0.728127s wall, 1.125000s user + 0.062500s system = 1.187500s CPU (163.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 135528, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 135528
PHY-1001 : End DR Iter 1; 0.038014s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net clk_read[0]_gclk_net will be merged with clock clk_read[0]
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.418629s wall, 2.750000s user + 0.171875s system = 2.921875s CPU (120.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.699840s wall, 3.078125s user + 0.203125s system = 3.281250s CPU (121.5%)

RUN-1004 : used memory is 695 MB, reserved memory is 694 MB, peak memory is 1039 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1109   out of  19600    5.66%
#reg                      150   out of  19600    0.77%
#le                      1110
  #lut only               960   out of   1110   86.49%
  #reg only                 1   out of   1110    0.09%
  #lut&reg                149   out of   1110   13.42%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1110  |893    |216    |150    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       917   
    #2          2       375   
    #3          3        95   
    #4          4        24   
    #5        5-10       52   
    #6        11-50      30   
    #7       51-100      3    
    #8       101-500     4    
  Average     2.75            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 627
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1558, pip num: 9473
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 981 valid insts, and 28659 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.438876s wall, 15.093750s user + 0.046875s system = 15.140625s CPU (620.8%)

RUN-1004 : used memory is 695 MB, reserved memory is 694 MB, peak memory is 1039 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.329638s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (99.9%)

RUN-1004 : used memory is 728 MB, reserved memory is 728 MB, peak memory is 1039 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.432374s wall, 0.937500s user + 0.250000s system = 1.187500s CPU (16.0%)

RUN-1004 : used memory is 735 MB, reserved memory is 736 MB, peak memory is 1039 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.135272s wall, 2.375000s user + 0.296875s system = 2.671875s CPU (29.2%)

RUN-1004 : used memory is 693 MB, reserved memory is 694 MB, peak memory is 1039 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1220/117 useful/useless nets, 702/14 useful/useless insts
SYN-1015 : Optimize round 1, 157 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              268
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     16
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    150
  #LATCH                    0
#MACRO_ADD                 41
#MACRO_EQ                  10
#MACRO_MUX                185

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |118    |150    |56     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 90 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 6 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1930/2 useful/useless nets, 1467/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 225 (3.54), #lev = 4 (2.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 225 (3.58), #lev = 4 (2.68)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 379 instances into 228 LUTs, name keeping = 59%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 21460.91 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 21460.99 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 21461.05 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               903
  #lut4                   330
  #lut5                    71
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             502

Utilization Statistics
#lut                      903   out of  19600    4.61%
#reg                      150   out of  19600    0.77%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |401    |502    |150    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 86 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.477523s wall, 1.531250s user + 0.093750s system = 1.625000s CPU (110.0%)

RUN-1004 : used memory is 676 MB, reserved memory is 676 MB, peak memory is 1039 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4024 : Net "clk_read[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_read[0] as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_read[0] to drive 10 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 953 instances
RUN-1001 : 389 luts, 142 seqs, 266 mslices, 94 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1699 nets
RUN-1001 : 1108 nets have 2 pins
RUN-1001 : 495 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 951 instances, 389 luts, 142 seqs, 360 slices, 81 macros(360 instances: 266 mslices 94 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 302978
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 951.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4626): len = 183480, overlap = 4.5
PHY-3002 : Step(4627): len = 155558, overlap = 4.5
PHY-3002 : Step(4628): len = 97106, overlap = 6.75
PHY-3002 : Step(4629): len = 86846.4, overlap = 7.5
PHY-3002 : Step(4630): len = 60430.6, overlap = 6.75
PHY-3002 : Step(4631): len = 56333.8, overlap = 4.5
PHY-3002 : Step(4632): len = 44239.5, overlap = 9.71875
PHY-3002 : Step(4633): len = 40454.9, overlap = 15.75
PHY-3002 : Step(4634): len = 33720, overlap = 30.25
PHY-3002 : Step(4635): len = 31010.4, overlap = 37.7813
PHY-3002 : Step(4636): len = 31452.5, overlap = 38.2813
PHY-3002 : Step(4637): len = 26919.3, overlap = 42.5938
PHY-3002 : Step(4638): len = 26628.8, overlap = 43.7188
PHY-3002 : Step(4639): len = 26300, overlap = 46.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.39735e-05
PHY-3002 : Step(4640): len = 25430.8, overlap = 41.2813
PHY-3002 : Step(4641): len = 25125.6, overlap = 38.5938
PHY-3002 : Step(4642): len = 24787.6, overlap = 35.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000127947
PHY-3002 : Step(4643): len = 24162.4, overlap = 39.1563
PHY-3002 : Step(4644): len = 24142.4, overlap = 39.1563
PHY-3002 : Step(4645): len = 24100.9, overlap = 38.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000255894
PHY-3002 : Step(4646): len = 24178.5, overlap = 30.5
PHY-3002 : Step(4647): len = 24294.9, overlap = 29.5938
PHY-3002 : Step(4648): len = 24591.9, overlap = 28.6875
PHY-3002 : Step(4649): len = 24636.6, overlap = 28.4375
PHY-3002 : Step(4650): len = 24227.4, overlap = 28.4375
PHY-3002 : Step(4651): len = 23342.2, overlap = 30.625
PHY-3002 : Step(4652): len = 23261, overlap = 30.625
PHY-3002 : Step(4653): len = 21759.3, overlap = 28.375
PHY-3002 : Step(4654): len = 22163.2, overlap = 30.4063
PHY-3002 : Step(4655): len = 21434.9, overlap = 27.4063
PHY-3002 : Step(4656): len = 21230.1, overlap = 29.6563
PHY-3002 : Step(4657): len = 21183.1, overlap = 29.9063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000511788
PHY-3002 : Step(4658): len = 20876.8, overlap = 30.6563
PHY-3002 : Step(4659): len = 20859.3, overlap = 30.6563
PHY-3002 : Step(4660): len = 20752.9, overlap = 30.4063
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00102358
PHY-3002 : Step(4661): len = 20734.5, overlap = 30.4063
PHY-3002 : Step(4662): len = 20697.4, overlap = 28.1563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009431s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (331.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.13323e-06
PHY-3002 : Step(4663): len = 19923.8, overlap = 72.25
PHY-3002 : Step(4664): len = 19923.8, overlap = 72.25
PHY-3002 : Step(4665): len = 19086.3, overlap = 71.4375
PHY-3002 : Step(4666): len = 19086.3, overlap = 71.4375
PHY-3002 : Step(4667): len = 18679.5, overlap = 69.25
PHY-3002 : Step(4668): len = 18748.7, overlap = 68.8125
PHY-3002 : Step(4669): len = 18859.5, overlap = 69.7813
PHY-3002 : Step(4670): len = 19003.7, overlap = 68.5938
PHY-3002 : Step(4671): len = 18079.8, overlap = 66
PHY-3002 : Step(4672): len = 17980.9, overlap = 66.3125
PHY-3002 : Step(4673): len = 17514.6, overlap = 64.6563
PHY-3002 : Step(4674): len = 17748.2, overlap = 65.875
PHY-3002 : Step(4675): len = 16995.4, overlap = 69.0938
PHY-3002 : Step(4676): len = 17076, overlap = 70.125
PHY-3002 : Step(4677): len = 16689.3, overlap = 73.5313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.26647e-06
PHY-3002 : Step(4678): len = 16573.9, overlap = 73.6875
PHY-3002 : Step(4679): len = 16650.1, overlap = 73.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.25329e-05
PHY-3002 : Step(4680): len = 17108.4, overlap = 71
PHY-3002 : Step(4681): len = 17108.4, overlap = 71
PHY-3002 : Step(4682): len = 17000.4, overlap = 71.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.50659e-05
PHY-3002 : Step(4683): len = 18739.2, overlap = 55.1563
PHY-3002 : Step(4684): len = 19001.2, overlap = 47.8125
PHY-3002 : Step(4685): len = 18842.1, overlap = 34.9375
PHY-3002 : Step(4686): len = 18510.1, overlap = 31.375
PHY-3002 : Step(4687): len = 18522.5, overlap = 30.3438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.02925e-05
PHY-3002 : Step(4688): len = 19751.1, overlap = 75.3438
PHY-3002 : Step(4689): len = 19751.1, overlap = 75.3438
PHY-3002 : Step(4690): len = 19508.1, overlap = 76.75
PHY-3002 : Step(4691): len = 19584.3, overlap = 72.6875
PHY-3002 : Step(4692): len = 19974, overlap = 69.7188
PHY-3002 : Step(4693): len = 20172.5, overlap = 63.8125
PHY-3002 : Step(4694): len = 19653.6, overlap = 60.75
PHY-3002 : Step(4695): len = 19783.5, overlap = 58.0938
PHY-3002 : Step(4696): len = 19956.8, overlap = 60.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.05851e-05
PHY-3002 : Step(4697): len = 19785.9, overlap = 62.1875
PHY-3002 : Step(4698): len = 19785.9, overlap = 62.1875
PHY-3002 : Step(4699): len = 19677.3, overlap = 62.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.11702e-05
PHY-3002 : Step(4700): len = 20265, overlap = 59.2188
PHY-3002 : Step(4701): len = 20265, overlap = 59.2188
PHY-3002 : Step(4702): len = 19886.6, overlap = 56.7813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.9763e-05
PHY-3002 : Step(4703): len = 20468.7, overlap = 55.375
PHY-3002 : Step(4704): len = 20468.7, overlap = 55.375
PHY-3002 : Step(4705): len = 20411.3, overlap = 55.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000145365
PHY-3002 : Step(4706): len = 20898.8, overlap = 52.3125
PHY-3002 : Step(4707): len = 20898.8, overlap = 52.3125
PHY-3002 : Step(4708): len = 20934, overlap = 50.2813
PHY-3002 : Step(4709): len = 20934, overlap = 50.2813
PHY-3002 : Step(4710): len = 20993.2, overlap = 48.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000270756
PHY-3002 : Step(4711): len = 21288.6, overlap = 48.375
PHY-3002 : Step(4712): len = 21288.6, overlap = 48.375
PHY-3002 : Step(4713): len = 21343.8, overlap = 48.2188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000438083
PHY-3002 : Step(4714): len = 21614.7, overlap = 49.3125
PHY-3002 : Step(4715): len = 21725.2, overlap = 48.8125
PHY-3002 : Step(4716): len = 21921.4, overlap = 46.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000876166
PHY-3002 : Step(4717): len = 22044, overlap = 45.6875
PHY-3002 : Step(4718): len = 22167.3, overlap = 41.8125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00141764
PHY-3002 : Step(4719): len = 22217.5, overlap = 41.5938
PHY-3002 : Step(4720): len = 22411.9, overlap = 40.4375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00229374
PHY-3002 : Step(4721): len = 22492.2, overlap = 40.5625
PHY-3002 : Step(4722): len = 22543.2, overlap = 40.0625
PHY-3002 : Step(4723): len = 22819.3, overlap = 40.1875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00458747
PHY-3002 : Step(4724): len = 22831.1, overlap = 40.3125
PHY-3002 : Step(4725): len = 22831.1, overlap = 40.3125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00742253
PHY-3002 : Step(4726): len = 22876.3, overlap = 40.2813
PHY-3002 : Step(4727): len = 22910.4, overlap = 39.5938
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0120097
PHY-3002 : Step(4728): len = 22922.5, overlap = 39.4375
PHY-3002 : Step(4729): len = 22922.5, overlap = 39.4375
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0194316
PHY-3002 : Step(4730): len = 22935.7, overlap = 39.4063
PHY-3002 : Step(4731): len = 22953.8, overlap = 39.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 100.81 peak overflow 4.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 48288, over cnt = 86(0%), over = 143, worst = 3
PHY-1002 : len = 49280, over cnt = 49(0%), over = 80, worst = 2
PHY-1002 : len = 49840, over cnt = 16(0%), over = 23, worst = 2
PHY-1002 : len = 50096, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 50176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.065885s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (166.0%)

PHY-1001 : Congestion index: top1 = 23.75, top5 = 10.00, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.158742s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (128.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4894, tnet num: 1169, tinst num: 951, tnode num: 5603, tedge num: 7828.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.295219s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.534102s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (108.2%)

OPT-1001 : End physical optimization;  0.547989s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (128.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 389 LUT to BLE ...
SYN-4008 : Packed 389 LUT and 141 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 248 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 390/812 primitive instances ...
PHY-3001 : End packing;  0.055797s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (112.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 627 instances
RUN-1001 : 282 mslices, 283 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1558 nets
RUN-1001 : 967 nets have 2 pins
RUN-1001 : 495 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 625 instances, 565 slices, 81 macros(360 instances: 266 mslices 94 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : After packing: Len = 22605.4, Over = 40.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.71214e-05
PHY-3002 : Step(4732): len = 21197.9, overlap = 44.75
PHY-3002 : Step(4733): len = 21221.9, overlap = 45
PHY-3002 : Step(4734): len = 20203, overlap = 51.25
PHY-3002 : Step(4735): len = 20096, overlap = 50.75
PHY-3002 : Step(4736): len = 19750.2, overlap = 52.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.07743e-05
PHY-3002 : Step(4737): len = 20805.2, overlap = 47.25
PHY-3002 : Step(4738): len = 20981.4, overlap = 48
PHY-3002 : Step(4739): len = 21094.8, overlap = 45.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000101549
PHY-3002 : Step(4740): len = 21791.4, overlap = 46.75
PHY-3002 : Step(4741): len = 21791.4, overlap = 46.75
PHY-3002 : Step(4742): len = 21693.4, overlap = 43.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.089594s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (139.5%)

PHY-3001 : Trial Legalized: Len = 32721.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000509022
PHY-3002 : Step(4743): len = 29043.9, overlap = 2.25
PHY-3002 : Step(4744): len = 26950, overlap = 11
PHY-3002 : Step(4745): len = 26402.8, overlap = 8.25
PHY-3002 : Step(4746): len = 25728, overlap = 10.75
PHY-3002 : Step(4747): len = 25174.9, overlap = 11.25
PHY-3002 : Step(4748): len = 24920, overlap = 11.75
PHY-3002 : Step(4749): len = 24744.5, overlap = 13
PHY-3002 : Step(4750): len = 24618, overlap = 13.5
PHY-3002 : Step(4751): len = 24574, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00101804
PHY-3002 : Step(4752): len = 24694.1, overlap = 14
PHY-3002 : Step(4753): len = 24694.1, overlap = 14
PHY-3002 : Step(4754): len = 24590.7, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00203609
PHY-3002 : Step(4755): len = 24721.6, overlap = 13.25
PHY-3002 : Step(4756): len = 24743.2, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007088s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 28618.6, Over = 0
PHY-3001 : End spreading;  0.004595s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 28618.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 78128, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 78168, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 78168, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 78168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.053372s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (146.4%)

PHY-1001 : Congestion index: top1 = 24.38, top5 = 13.13, top10 = 5.00, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.143103s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (152.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4485, tnet num: 1028, tinst num: 625, tnode num: 5067, tedge num: 7353.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.318872s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.551677s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (113.3%)

OPT-1001 : End physical optimization;  0.563691s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (110.9%)

RUN-1003 : finish command "place" in  4.635122s wall, 7.312500s user + 2.015625s system = 9.328125s CPU (201.2%)

RUN-1004 : used memory is 677 MB, reserved memory is 676 MB, peak memory is 1039 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1109   out of  19600    5.66%
#reg                      150   out of  19600    0.77%
#le                      1110
  #lut only               960   out of   1110   86.49%
  #reg only                 1   out of   1110    0.09%
  #lut&reg                149   out of   1110   13.42%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1110  |893    |216    |150    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 627 instances
RUN-1001 : 282 mslices, 283 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1558 nets
RUN-1001 : 967 nets have 2 pins
RUN-1001 : 495 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 78128, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 78168, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 78168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049423s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (189.7%)

PHY-1001 : Congestion index: top1 = 24.38, top5 = 13.13, top10 = 5.00, top15 = 1.25.
PHY-1001 : End global routing;  0.145094s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (129.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net clk_read[0]_gclk_net will be merged with clock clk_read[0]
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.335496s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (102.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 50% nets.
PHY-1002 : len = 136368, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 0.726178s wall, 1.203125s user + 0.046875s system = 1.250000s CPU (172.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 135528, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 135528
PHY-1001 : End DR Iter 1; 0.037499s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net clk_read[0]_gclk_net will be merged with clock clk_read[0]
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.417051s wall, 2.812500s user + 0.156250s system = 2.968750s CPU (122.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.696264s wall, 3.125000s user + 0.156250s system = 3.281250s CPU (121.7%)

RUN-1004 : used memory is 680 MB, reserved memory is 679 MB, peak memory is 1039 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1109   out of  19600    5.66%
#reg                      150   out of  19600    0.77%
#le                      1110
  #lut only               960   out of   1110   86.49%
  #reg only                 1   out of   1110    0.09%
  #lut&reg                149   out of   1110   13.42%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1110  |893    |216    |150    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       917   
    #2          2       375   
    #3          3        95   
    #4          4        24   
    #5        5-10       52   
    #6        11-50      30   
    #7       51-100      3    
    #8       101-500     4    
  Average     2.75            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 627
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1558, pip num: 9474
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 981 valid insts, and 29926 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.519796s wall, 15.531250s user + 0.093750s system = 15.625000s CPU (620.1%)

RUN-1004 : used memory is 680 MB, reserved memory is 679 MB, peak memory is 1039 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.364283s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (100.8%)

RUN-1004 : used memory is 732 MB, reserved memory is 731 MB, peak memory is 1039 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.068371s wall, 0.500000s user + 0.218750s system = 0.718750s CPU (10.2%)

RUN-1004 : used memory is 740 MB, reserved memory is 739 MB, peak memory is 1039 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.794769s wall, 2.000000s user + 0.218750s system = 2.218750s CPU (25.2%)

RUN-1004 : used memory is 695 MB, reserved memory is 694 MB, peak memory is 1039 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1220/117 useful/useless nets, 702/14 useful/useless insts
SYN-1015 : Optimize round 1, 157 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              268
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     16
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    150
  #LATCH                    0
#MACRO_ADD                 41
#MACRO_EQ                  10
#MACRO_MUX                185

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |118    |150    |56     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 90 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 6 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1930/2 useful/useless nets, 1467/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 225 (3.54), #lev = 4 (2.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 225 (3.58), #lev = 4 (2.68)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 379 instances into 228 LUTs, name keeping = 59%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 21526.60 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 21526.68 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 21526.74 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               903
  #lut4                   330
  #lut5                    71
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             502

Utilization Statistics
#lut                      903   out of  19600    4.61%
#reg                      150   out of  19600    0.77%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |401    |502    |150    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 86 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.438393s wall, 1.484375s user + 0.093750s system = 1.578125s CPU (109.7%)

RUN-1004 : used memory is 695 MB, reserved memory is 694 MB, peak memory is 1039 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4024 : Net "clk_read[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_read[0] as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_read[0] to drive 10 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 953 instances
RUN-1001 : 389 luts, 142 seqs, 266 mslices, 94 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1699 nets
RUN-1001 : 1108 nets have 2 pins
RUN-1001 : 495 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 951 instances, 389 luts, 142 seqs, 360 slices, 81 macros(360 instances: 266 mslices 94 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 302978
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 951.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4757): len = 183480, overlap = 4.5
PHY-3002 : Step(4758): len = 155558, overlap = 4.5
PHY-3002 : Step(4759): len = 97106, overlap = 6.75
PHY-3002 : Step(4760): len = 86846.4, overlap = 7.5
PHY-3002 : Step(4761): len = 60430.6, overlap = 6.75
PHY-3002 : Step(4762): len = 56333.8, overlap = 4.5
PHY-3002 : Step(4763): len = 44239.5, overlap = 9.71875
PHY-3002 : Step(4764): len = 40454.9, overlap = 15.75
PHY-3002 : Step(4765): len = 33720, overlap = 30.25
PHY-3002 : Step(4766): len = 31010.4, overlap = 37.7813
PHY-3002 : Step(4767): len = 31452.5, overlap = 38.2813
PHY-3002 : Step(4768): len = 26919.3, overlap = 42.5938
PHY-3002 : Step(4769): len = 26628.8, overlap = 43.7188
PHY-3002 : Step(4770): len = 26300, overlap = 46.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.39735e-05
PHY-3002 : Step(4771): len = 25430.8, overlap = 41.2813
PHY-3002 : Step(4772): len = 25125.6, overlap = 38.5938
PHY-3002 : Step(4773): len = 24787.6, overlap = 35.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000127947
PHY-3002 : Step(4774): len = 24162.4, overlap = 39.1563
PHY-3002 : Step(4775): len = 24142.4, overlap = 39.1563
PHY-3002 : Step(4776): len = 24100.9, overlap = 38.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000255894
PHY-3002 : Step(4777): len = 24178.5, overlap = 30.5
PHY-3002 : Step(4778): len = 24294.9, overlap = 29.5938
PHY-3002 : Step(4779): len = 24591.9, overlap = 28.6875
PHY-3002 : Step(4780): len = 24636.6, overlap = 28.4375
PHY-3002 : Step(4781): len = 24227.4, overlap = 28.4375
PHY-3002 : Step(4782): len = 23342.2, overlap = 30.625
PHY-3002 : Step(4783): len = 23261, overlap = 30.625
PHY-3002 : Step(4784): len = 21759.3, overlap = 28.375
PHY-3002 : Step(4785): len = 22163.2, overlap = 30.4063
PHY-3002 : Step(4786): len = 21434.9, overlap = 27.4063
PHY-3002 : Step(4787): len = 21230.1, overlap = 29.6563
PHY-3002 : Step(4788): len = 21183.1, overlap = 29.9063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000511788
PHY-3002 : Step(4789): len = 20876.8, overlap = 30.6563
PHY-3002 : Step(4790): len = 20859.3, overlap = 30.6563
PHY-3002 : Step(4791): len = 20752.9, overlap = 30.4063
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00102358
PHY-3002 : Step(4792): len = 20734.5, overlap = 30.4063
PHY-3002 : Step(4793): len = 20697.4, overlap = 28.1563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010049s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (311.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.13323e-06
PHY-3002 : Step(4794): len = 19923.8, overlap = 72.25
PHY-3002 : Step(4795): len = 19923.8, overlap = 72.25
PHY-3002 : Step(4796): len = 19086.3, overlap = 71.4375
PHY-3002 : Step(4797): len = 19086.3, overlap = 71.4375
PHY-3002 : Step(4798): len = 18679.5, overlap = 69.25
PHY-3002 : Step(4799): len = 18748.7, overlap = 68.8125
PHY-3002 : Step(4800): len = 18859.5, overlap = 69.7813
PHY-3002 : Step(4801): len = 19003.7, overlap = 68.5938
PHY-3002 : Step(4802): len = 18079.8, overlap = 66
PHY-3002 : Step(4803): len = 17980.9, overlap = 66.3125
PHY-3002 : Step(4804): len = 17514.6, overlap = 64.6563
PHY-3002 : Step(4805): len = 17748.2, overlap = 65.875
PHY-3002 : Step(4806): len = 16995.4, overlap = 69.0938
PHY-3002 : Step(4807): len = 17076, overlap = 70.125
PHY-3002 : Step(4808): len = 16689.3, overlap = 73.5313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.26647e-06
PHY-3002 : Step(4809): len = 16573.9, overlap = 73.6875
PHY-3002 : Step(4810): len = 16650.1, overlap = 73.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.25329e-05
PHY-3002 : Step(4811): len = 17108.4, overlap = 71
PHY-3002 : Step(4812): len = 17108.4, overlap = 71
PHY-3002 : Step(4813): len = 17000.4, overlap = 71.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.50659e-05
PHY-3002 : Step(4814): len = 18739.2, overlap = 55.1563
PHY-3002 : Step(4815): len = 19001.2, overlap = 47.8125
PHY-3002 : Step(4816): len = 18842.1, overlap = 34.9375
PHY-3002 : Step(4817): len = 18510.1, overlap = 31.375
PHY-3002 : Step(4818): len = 18522.5, overlap = 30.3438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.02925e-05
PHY-3002 : Step(4819): len = 19751.1, overlap = 75.3438
PHY-3002 : Step(4820): len = 19751.1, overlap = 75.3438
PHY-3002 : Step(4821): len = 19508.1, overlap = 76.75
PHY-3002 : Step(4822): len = 19584.3, overlap = 72.6875
PHY-3002 : Step(4823): len = 19974, overlap = 69.7188
PHY-3002 : Step(4824): len = 20172.5, overlap = 63.8125
PHY-3002 : Step(4825): len = 19653.6, overlap = 60.75
PHY-3002 : Step(4826): len = 19783.5, overlap = 58.0938
PHY-3002 : Step(4827): len = 19956.8, overlap = 60.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.05851e-05
PHY-3002 : Step(4828): len = 19785.9, overlap = 62.1875
PHY-3002 : Step(4829): len = 19785.9, overlap = 62.1875
PHY-3002 : Step(4830): len = 19677.3, overlap = 62.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.11702e-05
PHY-3002 : Step(4831): len = 20265, overlap = 59.2188
PHY-3002 : Step(4832): len = 20265, overlap = 59.2188
PHY-3002 : Step(4833): len = 19886.6, overlap = 56.7813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.9763e-05
PHY-3002 : Step(4834): len = 20468.7, overlap = 55.375
PHY-3002 : Step(4835): len = 20468.7, overlap = 55.375
PHY-3002 : Step(4836): len = 20411.3, overlap = 55.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000145365
PHY-3002 : Step(4837): len = 20898.8, overlap = 52.3125
PHY-3002 : Step(4838): len = 20898.8, overlap = 52.3125
PHY-3002 : Step(4839): len = 20934, overlap = 50.2813
PHY-3002 : Step(4840): len = 20934, overlap = 50.2813
PHY-3002 : Step(4841): len = 20993.2, overlap = 48.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000270756
PHY-3002 : Step(4842): len = 21288.6, overlap = 48.375
PHY-3002 : Step(4843): len = 21288.6, overlap = 48.375
PHY-3002 : Step(4844): len = 21343.8, overlap = 48.2188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000438083
PHY-3002 : Step(4845): len = 21614.7, overlap = 49.3125
PHY-3002 : Step(4846): len = 21725.2, overlap = 48.8125
PHY-3002 : Step(4847): len = 21921.4, overlap = 46.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000876166
PHY-3002 : Step(4848): len = 22044, overlap = 45.6875
PHY-3002 : Step(4849): len = 22167.3, overlap = 41.8125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00141764
PHY-3002 : Step(4850): len = 22217.5, overlap = 41.5938
PHY-3002 : Step(4851): len = 22411.9, overlap = 40.4375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00229374
PHY-3002 : Step(4852): len = 22492.2, overlap = 40.5625
PHY-3002 : Step(4853): len = 22543.2, overlap = 40.0625
PHY-3002 : Step(4854): len = 22819.3, overlap = 40.1875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00458747
PHY-3002 : Step(4855): len = 22831.1, overlap = 40.3125
PHY-3002 : Step(4856): len = 22831.1, overlap = 40.3125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00742253
PHY-3002 : Step(4857): len = 22876.3, overlap = 40.2813
PHY-3002 : Step(4858): len = 22910.4, overlap = 39.5938
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0120097
PHY-3002 : Step(4859): len = 22922.5, overlap = 39.4375
PHY-3002 : Step(4860): len = 22922.5, overlap = 39.4375
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0194316
PHY-3002 : Step(4861): len = 22935.7, overlap = 39.4063
PHY-3002 : Step(4862): len = 22953.8, overlap = 39.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 100.81 peak overflow 4.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 48288, over cnt = 86(0%), over = 143, worst = 3
PHY-1002 : len = 49280, over cnt = 49(0%), over = 80, worst = 2
PHY-1002 : len = 49840, over cnt = 16(0%), over = 23, worst = 2
PHY-1002 : len = 50096, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 50176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.064912s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (264.8%)

PHY-1001 : Congestion index: top1 = 23.75, top5 = 10.00, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.142631s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (186.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4894, tnet num: 1169, tinst num: 951, tnode num: 5603, tedge num: 7828.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.279310s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (95.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.499063s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (122.1%)

OPT-1001 : End physical optimization;  0.511512s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (122.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 389 LUT to BLE ...
SYN-4008 : Packed 389 LUT and 141 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 248 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 390/812 primitive instances ...
PHY-3001 : End packing;  0.049561s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 627 instances
RUN-1001 : 282 mslices, 283 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1558 nets
RUN-1001 : 967 nets have 2 pins
RUN-1001 : 495 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 625 instances, 565 slices, 81 macros(360 instances: 266 mslices 94 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : After packing: Len = 22605.4, Over = 40.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.71214e-05
PHY-3002 : Step(4863): len = 21197.9, overlap = 44.75
PHY-3002 : Step(4864): len = 21221.9, overlap = 45
PHY-3002 : Step(4865): len = 20203, overlap = 51.25
PHY-3002 : Step(4866): len = 20096, overlap = 50.75
PHY-3002 : Step(4867): len = 19750.2, overlap = 52.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.07743e-05
PHY-3002 : Step(4868): len = 20805.2, overlap = 47.25
PHY-3002 : Step(4869): len = 20981.4, overlap = 48
PHY-3002 : Step(4870): len = 21094.8, overlap = 45.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000101549
PHY-3002 : Step(4871): len = 21791.4, overlap = 46.75
PHY-3002 : Step(4872): len = 21791.4, overlap = 46.75
PHY-3002 : Step(4873): len = 21693.4, overlap = 43.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.091803s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (204.2%)

PHY-3001 : Trial Legalized: Len = 32721.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000509022
PHY-3002 : Step(4874): len = 29043.9, overlap = 2.25
PHY-3002 : Step(4875): len = 26950, overlap = 11
PHY-3002 : Step(4876): len = 26402.8, overlap = 8.25
PHY-3002 : Step(4877): len = 25728, overlap = 10.75
PHY-3002 : Step(4878): len = 25174.9, overlap = 11.25
PHY-3002 : Step(4879): len = 24920, overlap = 11.75
PHY-3002 : Step(4880): len = 24744.5, overlap = 13
PHY-3002 : Step(4881): len = 24618, overlap = 13.5
PHY-3002 : Step(4882): len = 24574, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00101804
PHY-3002 : Step(4883): len = 24694.1, overlap = 14
PHY-3002 : Step(4884): len = 24694.1, overlap = 14
PHY-3002 : Step(4885): len = 24590.7, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00203609
PHY-3002 : Step(4886): len = 24721.6, overlap = 13.25
PHY-3002 : Step(4887): len = 24743.2, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007051s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (221.6%)

PHY-3001 : Legalized: Len = 28618.6, Over = 0
PHY-3001 : End spreading;  0.003915s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 28618.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 78128, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 78168, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 78168, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 78168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.053571s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (291.7%)

PHY-1001 : Congestion index: top1 = 24.38, top5 = 13.13, top10 = 5.00, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.144817s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (161.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4485, tnet num: 1028, tinst num: 625, tnode num: 5067, tedge num: 7353.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.309038s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (106.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.545644s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (117.4%)

OPT-1001 : End physical optimization;  0.557403s wall, 0.656250s user + 0.031250s system = 0.687500s CPU (123.3%)

RUN-1003 : finish command "place" in  4.507208s wall, 6.531250s user + 1.968750s system = 8.500000s CPU (188.6%)

RUN-1004 : used memory is 695 MB, reserved memory is 694 MB, peak memory is 1039 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1109   out of  19600    5.66%
#reg                      150   out of  19600    0.77%
#le                      1110
  #lut only               960   out of   1110   86.49%
  #reg only                 1   out of   1110    0.09%
  #lut&reg                149   out of   1110   13.42%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1110  |893    |216    |150    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 627 instances
RUN-1001 : 282 mslices, 283 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1558 nets
RUN-1001 : 967 nets have 2 pins
RUN-1001 : 495 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 78128, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 78168, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 78168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049508s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (189.4%)

PHY-1001 : Congestion index: top1 = 24.38, top5 = 13.13, top10 = 5.00, top15 = 1.25.
PHY-1001 : End global routing;  0.147677s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (148.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net clk_read[0]_gclk_net will be merged with clock clk_read[0]
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.341039s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (96.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 50% nets.
PHY-1002 : len = 136368, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 0.761544s wall, 1.359375s user + 0.062500s system = 1.421875s CPU (186.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 135528, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 135528
PHY-1001 : End DR Iter 1; 0.037946s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net clk_read[0]_gclk_net will be merged with clock clk_read[0]
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.498918s wall, 3.015625s user + 0.171875s system = 3.187500s CPU (127.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.779040s wall, 3.375000s user + 0.187500s system = 3.562500s CPU (128.2%)

RUN-1004 : used memory is 699 MB, reserved memory is 696 MB, peak memory is 1039 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1109   out of  19600    5.66%
#reg                      150   out of  19600    0.77%
#le                      1110
  #lut only               960   out of   1110   86.49%
  #reg only                 1   out of   1110    0.09%
  #lut&reg                149   out of   1110   13.42%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1110  |893    |216    |150    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       917   
    #2          2       375   
    #3          3        95   
    #4          4        24   
    #5        5-10       52   
    #6        11-50      30   
    #7       51-100      3    
    #8       101-500     4    
  Average     2.75            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 627
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1558, pip num: 9474
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 981 valid insts, and 29926 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.571289s wall, 15.562500s user + 0.031250s system = 15.593750s CPU (606.5%)

RUN-1004 : used memory is 699 MB, reserved memory is 696 MB, peak memory is 1039 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.384085s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (101.6%)

RUN-1004 : used memory is 734 MB, reserved memory is 730 MB, peak memory is 1039 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.400288s wall, 0.578125s user + 0.156250s system = 0.734375s CPU (9.9%)

RUN-1004 : used memory is 741 MB, reserved memory is 738 MB, peak memory is 1039 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.171284s wall, 2.109375s user + 0.171875s system = 2.281250s CPU (24.9%)

RUN-1004 : used memory is 699 MB, reserved memory is 696 MB, peak memory is 1039 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 92 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1088/117 useful/useless nets, 610/14 useful/useless insts
SYN-1015 : Optimize round 1, 112 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              224
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |107    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1670/2 useful/useless nets, 1247/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 175 (3.62), #lev = 4 (2.72)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 175 (3.57), #lev = 4 (2.89)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 280 instances into 177 LUTs, name keeping = 55%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 21630.88 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 21630.96 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 21631.02 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               774
  #lut4                   282
  #lut5                    68
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      774   out of  19600    3.95%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |350    |424    |107    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.296664s wall, 1.375000s user + 0.093750s system = 1.468750s CPU (113.3%)

RUN-1004 : used memory is 699 MB, reserved memory is 695 MB, peak memory is 1039 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 829 instances
RUN-1001 : 338 luts, 99 seqs, 249 mslices, 82 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1535 nets
RUN-1001 : 984 nets have 2 pins
RUN-1001 : 463 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 827 instances, 338 luts, 99 seqs, 331 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 269916
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 827.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(4888): len = 171140, overlap = 6.75
PHY-3002 : Step(4889): len = 145329, overlap = 6.75
PHY-3002 : Step(4890): len = 94253.5, overlap = 4.5
PHY-3002 : Step(4891): len = 87892.9, overlap = 6.75
PHY-3002 : Step(4892): len = 59804.4, overlap = 7
PHY-3002 : Step(4893): len = 55305.8, overlap = 5.0625
PHY-3002 : Step(4894): len = 43685.8, overlap = 9.125
PHY-3002 : Step(4895): len = 37794.4, overlap = 21.5625
PHY-3002 : Step(4896): len = 28944.8, overlap = 22.0625
PHY-3002 : Step(4897): len = 26243.4, overlap = 31.4063
PHY-3002 : Step(4898): len = 25356.5, overlap = 44.1563
PHY-3002 : Step(4899): len = 22595.5, overlap = 50.5625
PHY-3002 : Step(4900): len = 22385.8, overlap = 50.4688
PHY-3002 : Step(4901): len = 20473.8, overlap = 51.1875
PHY-3002 : Step(4902): len = 20140.9, overlap = 51.8125
PHY-3002 : Step(4903): len = 19734.6, overlap = 54.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.01159e-05
PHY-3002 : Step(4904): len = 19129.9, overlap = 52.4063
PHY-3002 : Step(4905): len = 19125.1, overlap = 52.4063
PHY-3002 : Step(4906): len = 19052.5, overlap = 52.5313
PHY-3002 : Step(4907): len = 19175.6, overlap = 51.6875
PHY-3002 : Step(4908): len = 18931.6, overlap = 48.9688
PHY-3002 : Step(4909): len = 18883.1, overlap = 48.7188
PHY-3002 : Step(4910): len = 18852.9, overlap = 47.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.02318e-05
PHY-3002 : Step(4911): len = 18881.6, overlap = 47.75
PHY-3002 : Step(4912): len = 18855.1, overlap = 47.25
PHY-3002 : Step(4913): len = 18810.2, overlap = 46.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000120464
PHY-3002 : Step(4914): len = 18745.8, overlap = 46.5938
PHY-3002 : Step(4915): len = 18731.3, overlap = 46.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000240927
PHY-3002 : Step(4916): len = 18830.4, overlap = 45.9688
PHY-3002 : Step(4917): len = 18876.3, overlap = 45.625
PHY-3002 : Step(4918): len = 18881.3, overlap = 45.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000481854
PHY-3002 : Step(4919): len = 18906.7, overlap = 44.6563
PHY-3002 : Step(4920): len = 18892.7, overlap = 44.5938
PHY-3002 : Step(4921): len = 19094.7, overlap = 44.125
PHY-3002 : Step(4922): len = 19155.4, overlap = 41.875
PHY-3002 : Step(4923): len = 19145.8, overlap = 44.125
PHY-3002 : Step(4924): len = 19136.7, overlap = 44.125
PHY-3002 : Step(4925): len = 18982.2, overlap = 44.5625
PHY-3002 : Step(4926): len = 18946.4, overlap = 44.5625
PHY-3002 : Step(4927): len = 18921.7, overlap = 44.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000963709
PHY-3002 : Step(4928): len = 18981, overlap = 44.9375
PHY-3002 : Step(4929): len = 18981, overlap = 44.9375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009328s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (335.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.30357e-06
PHY-3002 : Step(4930): len = 18824.3, overlap = 70.5625
PHY-3002 : Step(4931): len = 18959.7, overlap = 70.0625
PHY-3002 : Step(4932): len = 18813.2, overlap = 72.625
PHY-3002 : Step(4933): len = 18555.9, overlap = 74.9688
PHY-3002 : Step(4934): len = 17814.6, overlap = 80.5313
PHY-3002 : Step(4935): len = 17983.8, overlap = 80.6563
PHY-3002 : Step(4936): len = 17723.8, overlap = 80.8125
PHY-3002 : Step(4937): len = 17327, overlap = 80.7188
PHY-3002 : Step(4938): len = 17310.6, overlap = 80.375
PHY-3002 : Step(4939): len = 17066, overlap = 83.8125
PHY-3002 : Step(4940): len = 17017.9, overlap = 83.7188
PHY-3002 : Step(4941): len = 16971.8, overlap = 84.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.60715e-06
PHY-3002 : Step(4942): len = 16722.1, overlap = 85.1563
PHY-3002 : Step(4943): len = 16790.4, overlap = 85.1563
PHY-3002 : Step(4944): len = 16883.1, overlap = 85.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.21429e-06
PHY-3002 : Step(4945): len = 16779.5, overlap = 84.0313
PHY-3002 : Step(4946): len = 16779.5, overlap = 84.0313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.04286e-05
PHY-3002 : Step(4947): len = 17815.4, overlap = 81.7813
PHY-3002 : Step(4948): len = 17815.4, overlap = 81.7813
PHY-3002 : Step(4949): len = 17407.3, overlap = 82.2813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.08572e-05
PHY-3002 : Step(4950): len = 19783.4, overlap = 70.75
PHY-3002 : Step(4951): len = 20044.1, overlap = 70.4688
PHY-3002 : Step(4952): len = 20075.2, overlap = 66.5313
PHY-3002 : Step(4953): len = 20249.6, overlap = 65.6563
PHY-3002 : Step(4954): len = 19426.5, overlap = 58.5938
PHY-3002 : Step(4955): len = 19464.1, overlap = 57.0313
PHY-3002 : Step(4956): len = 19143.1, overlap = 52.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.17143e-05
PHY-3002 : Step(4957): len = 19248.8, overlap = 43.5
PHY-3002 : Step(4958): len = 19364, overlap = 41.6875
PHY-3002 : Step(4959): len = 19696.9, overlap = 39.3438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.34287e-05
PHY-3002 : Step(4960): len = 19717.7, overlap = 31.4688
PHY-3002 : Step(4961): len = 19717.7, overlap = 31.4688
PHY-3002 : Step(4962): len = 19380.5, overlap = 23.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.96778e-06
PHY-3002 : Step(4963): len = 20462.6, overlap = 82.3438
PHY-3002 : Step(4964): len = 20462.6, overlap = 82.3438
PHY-3002 : Step(4965): len = 19923.2, overlap = 82.625
PHY-3002 : Step(4966): len = 20011.2, overlap = 83.8125
PHY-3002 : Step(4967): len = 20274.3, overlap = 82.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.39356e-05
PHY-3002 : Step(4968): len = 20647.9, overlap = 71.3125
PHY-3002 : Step(4969): len = 20647.9, overlap = 71.3125
PHY-3002 : Step(4970): len = 20543.3, overlap = 61.1563
PHY-3002 : Step(4971): len = 20669.4, overlap = 60.8438
PHY-3002 : Step(4972): len = 20822.2, overlap = 58.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.78711e-05
PHY-3002 : Step(4973): len = 21186.3, overlap = 45.2813
PHY-3002 : Step(4974): len = 21333.5, overlap = 45.0938
PHY-3002 : Step(4975): len = 21529.1, overlap = 42
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.57422e-05
PHY-3002 : Step(4976): len = 22025.9, overlap = 40.9063
PHY-3002 : Step(4977): len = 22254.3, overlap = 39.5313
PHY-3002 : Step(4978): len = 22514.2, overlap = 36.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000111484
PHY-3002 : Step(4979): len = 22457.8, overlap = 34.7813
PHY-3002 : Step(4980): len = 22480.5, overlap = 35.25
PHY-3002 : Step(4981): len = 22599.6, overlap = 31.7813
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 78.09 peak overflow 4.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 47080, over cnt = 89(0%), over = 160, worst = 4
PHY-1002 : len = 49096, over cnt = 31(0%), over = 48, worst = 4
PHY-1002 : len = 49512, over cnt = 18(0%), over = 28, worst = 4
PHY-1002 : len = 49880, over cnt = 7(0%), over = 11, worst = 2
PHY-1002 : len = 49992, over cnt = 1(0%), over = 2, worst = 2
PHY-1001 : End global iterations;  0.064834s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (120.5%)

PHY-1001 : Congestion index: top1 = 26.88, top5 = 10.00, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.140763s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (111.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4318, tnet num: 1005, tinst num: 827, tnode num: 4898, tedge num: 6856.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.311175s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (100.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.532928s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (102.6%)

OPT-1001 : End physical optimization;  0.544758s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (109.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 338 LUT to BLE ...
SYN-4008 : Packed 338 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 240 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 339/731 primitive instances ...
PHY-3001 : End packing;  0.047613s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (131.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 575 instances
RUN-1001 : 257 mslices, 257 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1437 nets
RUN-1001 : 886 nets have 2 pins
RUN-1001 : 463 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 573 instances, 514 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 22540.4, Over = 35.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.70532e-05
PHY-3002 : Step(4982): len = 21366.8, overlap = 40
PHY-3002 : Step(4983): len = 21326, overlap = 39.75
PHY-3002 : Step(4984): len = 21166.3, overlap = 41
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.41064e-05
PHY-3002 : Step(4985): len = 21210.9, overlap = 40
PHY-3002 : Step(4986): len = 21210.9, overlap = 40
PHY-3002 : Step(4987): len = 21220.7, overlap = 38
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.82129e-05
PHY-3002 : Step(4988): len = 21901.3, overlap = 36.25
PHY-3002 : Step(4989): len = 22071.3, overlap = 36.5
PHY-3002 : Step(4990): len = 22071.3, overlap = 36.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.076195s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (184.6%)

PHY-3001 : Trial Legalized: Len = 29698.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00553743
PHY-3002 : Step(4991): len = 28746.2, overlap = 1.25
PHY-3002 : Step(4992): len = 28240.3, overlap = 1.5
PHY-3002 : Step(4993): len = 27781, overlap = 2
PHY-3002 : Step(4994): len = 27427.9, overlap = 3.5
PHY-3002 : Step(4995): len = 27128.5, overlap = 3.5
PHY-3002 : Step(4996): len = 26777.6, overlap = 4.5
PHY-3002 : Step(4997): len = 26289.3, overlap = 6.25
PHY-3002 : Step(4998): len = 25998.8, overlap = 6
PHY-3002 : Step(4999): len = 25784.2, overlap = 7.5
PHY-3002 : Step(5000): len = 25619.7, overlap = 8.25
PHY-3002 : Step(5001): len = 25404.7, overlap = 8.5
PHY-3002 : Step(5002): len = 25379.6, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007271s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (214.9%)

PHY-3001 : Legalized: Len = 27447.1, Over = 0
PHY-3001 : End spreading;  0.003627s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 27447.1, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 62312, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 62392, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 62392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040217s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (388.5%)

PHY-1001 : Congestion index: top1 = 20.00, top5 = 11.88, top10 = 3.95, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.131736s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (189.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4029, tnet num: 907, tinst num: 573, tnode num: 4516, tedge num: 6518.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.289103s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (108.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.503377s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (127.3%)

OPT-1001 : End physical optimization;  0.514205s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (127.6%)

RUN-1003 : finish command "place" in  3.992377s wall, 6.765625s user + 1.421875s system = 8.187500s CPU (205.1%)

RUN-1004 : used memory is 699 MB, reserved memory is 695 MB, peak memory is 1039 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1000   out of  19600    5.10%
#reg                      107   out of  19600    0.55%
#le                      1001
  #lut only               894   out of   1001   89.31%
  #reg only                 1   out of   1001    0.10%
  #lut&reg                106   out of   1001   10.59%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1001  |813    |187    |107    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 575 instances
RUN-1001 : 257 mslices, 257 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1437 nets
RUN-1001 : 886 nets have 2 pins
RUN-1001 : 463 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 62312, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 62392, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 62392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040114s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (272.7%)

PHY-1001 : Congestion index: top1 = 20.00, top5 = 11.88, top10 = 3.95, top15 = 1.25.
PHY-1001 : End global routing;  0.131201s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (142.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.222480s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 48% nets.
PHY-1002 : len = 124616, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End Routed; 0.751464s wall, 1.250000s user + 0.109375s system = 1.359375s CPU (180.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 124016, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.042856s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 124160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 124160
PHY-1001 : End DR Iter 2; 0.031428s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.357697s wall, 2.859375s user + 0.140625s system = 3.000000s CPU (127.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.613229s wall, 3.125000s user + 0.187500s system = 3.312500s CPU (126.8%)

RUN-1004 : used memory is 707 MB, reserved memory is 703 MB, peak memory is 1039 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1000   out of  19600    5.10%
#reg                      107   out of  19600    0.55%
#le                      1001
  #lut only               894   out of   1001   89.31%
  #reg only                 1   out of   1001    0.10%
  #lut&reg                106   out of   1001   10.59%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1001  |813    |187    |107    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       836   
    #2          2       373   
    #3          3        59   
    #4          4        30   
    #5        5-10       54   
    #6        11-50      21   
    #7       51-100      3    
    #8       101-500     4    
  Average     2.77            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 575
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1437, pip num: 8496
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1061 valid insts, and 26793 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.798894s wall, 15.218750s user + 0.031250s system = 15.250000s CPU (544.9%)

RUN-1004 : used memory is 707 MB, reserved memory is 703 MB, peak memory is 1039 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.328971s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (99.9%)

RUN-1004 : used memory is 741 MB, reserved memory is 737 MB, peak memory is 1039 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.201051s wall, 0.640625s user + 0.390625s system = 1.031250s CPU (14.3%)

RUN-1004 : used memory is 749 MB, reserved memory is 745 MB, peak memory is 1039 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.890644s wall, 2.093750s user + 0.421875s system = 2.515625s CPU (28.3%)

RUN-1004 : used memory is 707 MB, reserved memory is 703 MB, peak memory is 1039 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 92 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1088/117 useful/useless nets, 610/14 useful/useless insts
SYN-1015 : Optimize round 1, 112 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              224
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |107    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1674/2 useful/useless nets, 1251/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 175 (3.62), #lev = 4 (2.72)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 175 (3.57), #lev = 4 (2.89)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 284 instances into 177 LUTs, name keeping = 55%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 21977.97 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 21978.05 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 21978.11 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               774
  #lut4                   282
  #lut5                    68
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      774   out of  19600    3.95%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |350    |424    |107    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.289566s wall, 1.328125s user + 0.046875s system = 1.375000s CPU (106.6%)

RUN-1004 : used memory is 710 MB, reserved memory is 706 MB, peak memory is 1039 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 829 instances
RUN-1001 : 338 luts, 99 seqs, 249 mslices, 82 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1535 nets
RUN-1001 : 984 nets have 2 pins
RUN-1001 : 463 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 827 instances, 338 luts, 99 seqs, 331 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 269916
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 827.
PHY-3001 : End clustering;  0.000032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(5003): len = 171140, overlap = 6.75
PHY-3002 : Step(5004): len = 145329, overlap = 6.75
PHY-3002 : Step(5005): len = 94253.5, overlap = 4.5
PHY-3002 : Step(5006): len = 87892.9, overlap = 6.75
PHY-3002 : Step(5007): len = 59804.4, overlap = 7
PHY-3002 : Step(5008): len = 55305.8, overlap = 5.0625
PHY-3002 : Step(5009): len = 43685.8, overlap = 9.125
PHY-3002 : Step(5010): len = 37794.4, overlap = 21.5625
PHY-3002 : Step(5011): len = 28944.8, overlap = 22.0625
PHY-3002 : Step(5012): len = 26243.4, overlap = 31.4063
PHY-3002 : Step(5013): len = 25356.5, overlap = 44.1563
PHY-3002 : Step(5014): len = 22595.5, overlap = 50.5625
PHY-3002 : Step(5015): len = 22385.8, overlap = 50.4688
PHY-3002 : Step(5016): len = 20473.8, overlap = 51.1875
PHY-3002 : Step(5017): len = 20140.9, overlap = 51.8125
PHY-3002 : Step(5018): len = 19734.6, overlap = 54.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.01159e-05
PHY-3002 : Step(5019): len = 19129.9, overlap = 52.4063
PHY-3002 : Step(5020): len = 19125.1, overlap = 52.4063
PHY-3002 : Step(5021): len = 19052.5, overlap = 52.5313
PHY-3002 : Step(5022): len = 19175.6, overlap = 51.6875
PHY-3002 : Step(5023): len = 18931.6, overlap = 48.9688
PHY-3002 : Step(5024): len = 18883.1, overlap = 48.7188
PHY-3002 : Step(5025): len = 18852.9, overlap = 47.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.02318e-05
PHY-3002 : Step(5026): len = 18881.6, overlap = 47.75
PHY-3002 : Step(5027): len = 18855.1, overlap = 47.25
PHY-3002 : Step(5028): len = 18810.2, overlap = 46.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000120464
PHY-3002 : Step(5029): len = 18745.8, overlap = 46.5938
PHY-3002 : Step(5030): len = 18731.3, overlap = 46.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000240927
PHY-3002 : Step(5031): len = 18830.4, overlap = 45.9688
PHY-3002 : Step(5032): len = 18876.3, overlap = 45.625
PHY-3002 : Step(5033): len = 18881.3, overlap = 45.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000481854
PHY-3002 : Step(5034): len = 18906.7, overlap = 44.6563
PHY-3002 : Step(5035): len = 18892.7, overlap = 44.5938
PHY-3002 : Step(5036): len = 19094.7, overlap = 44.125
PHY-3002 : Step(5037): len = 19155.4, overlap = 41.875
PHY-3002 : Step(5038): len = 19145.8, overlap = 44.125
PHY-3002 : Step(5039): len = 19136.7, overlap = 44.125
PHY-3002 : Step(5040): len = 18982.2, overlap = 44.5625
PHY-3002 : Step(5041): len = 18946.4, overlap = 44.5625
PHY-3002 : Step(5042): len = 18921.7, overlap = 44.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000963709
PHY-3002 : Step(5043): len = 18981, overlap = 44.9375
PHY-3002 : Step(5044): len = 18981, overlap = 44.9375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009354s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (334.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.30357e-06
PHY-3002 : Step(5045): len = 18824.3, overlap = 70.5625
PHY-3002 : Step(5046): len = 18959.7, overlap = 70.0625
PHY-3002 : Step(5047): len = 18813.2, overlap = 72.625
PHY-3002 : Step(5048): len = 18555.9, overlap = 74.9688
PHY-3002 : Step(5049): len = 17814.6, overlap = 80.5313
PHY-3002 : Step(5050): len = 17983.8, overlap = 80.6563
PHY-3002 : Step(5051): len = 17723.8, overlap = 80.8125
PHY-3002 : Step(5052): len = 17327, overlap = 80.7188
PHY-3002 : Step(5053): len = 17310.6, overlap = 80.375
PHY-3002 : Step(5054): len = 17066, overlap = 83.8125
PHY-3002 : Step(5055): len = 17017.9, overlap = 83.7188
PHY-3002 : Step(5056): len = 16971.8, overlap = 84.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.60715e-06
PHY-3002 : Step(5057): len = 16722.1, overlap = 85.1563
PHY-3002 : Step(5058): len = 16790.4, overlap = 85.1563
PHY-3002 : Step(5059): len = 16883.1, overlap = 85.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.21429e-06
PHY-3002 : Step(5060): len = 16779.5, overlap = 84.0313
PHY-3002 : Step(5061): len = 16779.5, overlap = 84.0313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.04286e-05
PHY-3002 : Step(5062): len = 17815.4, overlap = 81.7813
PHY-3002 : Step(5063): len = 17815.4, overlap = 81.7813
PHY-3002 : Step(5064): len = 17407.3, overlap = 82.2813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.08572e-05
PHY-3002 : Step(5065): len = 19783.4, overlap = 70.75
PHY-3002 : Step(5066): len = 20044.1, overlap = 70.4688
PHY-3002 : Step(5067): len = 20075.2, overlap = 66.5313
PHY-3002 : Step(5068): len = 20249.6, overlap = 65.6563
PHY-3002 : Step(5069): len = 19426.5, overlap = 58.5938
PHY-3002 : Step(5070): len = 19464.1, overlap = 57.0313
PHY-3002 : Step(5071): len = 19143.1, overlap = 52.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.17143e-05
PHY-3002 : Step(5072): len = 19248.8, overlap = 43.5
PHY-3002 : Step(5073): len = 19364, overlap = 41.6875
PHY-3002 : Step(5074): len = 19696.9, overlap = 39.3438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.34287e-05
PHY-3002 : Step(5075): len = 19717.7, overlap = 31.4688
PHY-3002 : Step(5076): len = 19717.7, overlap = 31.4688
PHY-3002 : Step(5077): len = 19380.5, overlap = 23.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.96778e-06
PHY-3002 : Step(5078): len = 20462.6, overlap = 82.3438
PHY-3002 : Step(5079): len = 20462.6, overlap = 82.3438
PHY-3002 : Step(5080): len = 19923.2, overlap = 82.625
PHY-3002 : Step(5081): len = 20011.2, overlap = 83.8125
PHY-3002 : Step(5082): len = 20274.3, overlap = 82.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.39356e-05
PHY-3002 : Step(5083): len = 20647.9, overlap = 71.3125
PHY-3002 : Step(5084): len = 20647.9, overlap = 71.3125
PHY-3002 : Step(5085): len = 20543.3, overlap = 61.1563
PHY-3002 : Step(5086): len = 20669.4, overlap = 60.8438
PHY-3002 : Step(5087): len = 20822.2, overlap = 58.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.78711e-05
PHY-3002 : Step(5088): len = 21186.3, overlap = 45.2813
PHY-3002 : Step(5089): len = 21333.5, overlap = 45.0938
PHY-3002 : Step(5090): len = 21529.1, overlap = 42
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.57422e-05
PHY-3002 : Step(5091): len = 22025.9, overlap = 40.9063
PHY-3002 : Step(5092): len = 22254.3, overlap = 39.5313
PHY-3002 : Step(5093): len = 22514.2, overlap = 36.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000111484
PHY-3002 : Step(5094): len = 22457.8, overlap = 34.7813
PHY-3002 : Step(5095): len = 22480.5, overlap = 35.25
PHY-3002 : Step(5096): len = 22599.6, overlap = 31.7813
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 78.09 peak overflow 4.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 47080, over cnt = 89(0%), over = 160, worst = 4
PHY-1002 : len = 49096, over cnt = 31(0%), over = 48, worst = 4
PHY-1002 : len = 49512, over cnt = 18(0%), over = 28, worst = 4
PHY-1002 : len = 49880, over cnt = 7(0%), over = 11, worst = 2
PHY-1002 : len = 49992, over cnt = 1(0%), over = 2, worst = 2
PHY-1001 : End global iterations;  0.063748s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (220.6%)

PHY-1001 : Congestion index: top1 = 26.88, top5 = 10.00, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.141881s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (165.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4318, tnet num: 1005, tinst num: 827, tnode num: 4898, tedge num: 6856.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.275265s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (107.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.489682s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (121.3%)

OPT-1001 : End physical optimization;  0.501645s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (121.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 338 LUT to BLE ...
SYN-4008 : Packed 338 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 240 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 339/731 primitive instances ...
PHY-3001 : End packing;  0.045032s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 575 instances
RUN-1001 : 257 mslices, 257 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1437 nets
RUN-1001 : 886 nets have 2 pins
RUN-1001 : 463 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 573 instances, 514 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 22540.4, Over = 35.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.70532e-05
PHY-3002 : Step(5097): len = 21366.8, overlap = 40
PHY-3002 : Step(5098): len = 21326, overlap = 39.75
PHY-3002 : Step(5099): len = 21166.3, overlap = 41
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.41064e-05
PHY-3002 : Step(5100): len = 21210.9, overlap = 40
PHY-3002 : Step(5101): len = 21210.9, overlap = 40
PHY-3002 : Step(5102): len = 21220.7, overlap = 38
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.82129e-05
PHY-3002 : Step(5103): len = 21901.3, overlap = 36.25
PHY-3002 : Step(5104): len = 22071.3, overlap = 36.5
PHY-3002 : Step(5105): len = 22071.3, overlap = 36.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.075871s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (123.6%)

PHY-3001 : Trial Legalized: Len = 29698.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00553743
PHY-3002 : Step(5106): len = 28746.2, overlap = 1.25
PHY-3002 : Step(5107): len = 28240.3, overlap = 1.5
PHY-3002 : Step(5108): len = 27781, overlap = 2
PHY-3002 : Step(5109): len = 27427.9, overlap = 3.5
PHY-3002 : Step(5110): len = 27128.5, overlap = 3.5
PHY-3002 : Step(5111): len = 26777.6, overlap = 4.5
PHY-3002 : Step(5112): len = 26289.3, overlap = 6.25
PHY-3002 : Step(5113): len = 25998.8, overlap = 6
PHY-3002 : Step(5114): len = 25784.2, overlap = 7.5
PHY-3002 : Step(5115): len = 25619.7, overlap = 8.25
PHY-3002 : Step(5116): len = 25404.7, overlap = 8.5
PHY-3002 : Step(5117): len = 25379.6, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006777s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 27447.1, Over = 0
PHY-3001 : End spreading;  0.003622s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (431.4%)

PHY-3001 : Final: Len = 27447.1, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 62312, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 62392, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 62392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040109s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.9%)

PHY-1001 : Congestion index: top1 = 20.00, top5 = 11.88, top10 = 3.95, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.130313s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (95.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4029, tnet num: 907, tinst num: 573, tnode num: 4516, tedge num: 6518.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.318992s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (107.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.543206s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (103.6%)

OPT-1001 : End physical optimization;  0.553635s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (101.6%)

RUN-1003 : finish command "place" in  3.966761s wall, 5.296875s user + 1.437500s system = 6.734375s CPU (169.8%)

RUN-1004 : used memory is 710 MB, reserved memory is 706 MB, peak memory is 1039 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1000   out of  19600    5.10%
#reg                      107   out of  19600    0.55%
#le                      1001
  #lut only               894   out of   1001   89.31%
  #reg only                 1   out of   1001    0.10%
  #lut&reg                106   out of   1001   10.59%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1001  |813    |187    |107    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 575 instances
RUN-1001 : 257 mslices, 257 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1437 nets
RUN-1001 : 886 nets have 2 pins
RUN-1001 : 463 nets have [3 - 5] pins
RUN-1001 : 52 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 62312, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 62392, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 62392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041621s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (337.9%)

PHY-1001 : Congestion index: top1 = 20.00, top5 = 11.88, top10 = 3.95, top15 = 1.25.
PHY-1001 : End global routing;  0.132727s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (164.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.224823s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (104.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 48% nets.
PHY-1002 : len = 124616, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End Routed; 0.746095s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (148.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 124016, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.043123s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 124160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 124160
PHY-1001 : End DR Iter 2; 0.031313s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.316267s wall, 2.609375s user + 0.140625s system = 2.750000s CPU (118.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.577427s wall, 2.953125s user + 0.140625s system = 3.093750s CPU (120.0%)

RUN-1004 : used memory is 711 MB, reserved memory is 707 MB, peak memory is 1039 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1000   out of  19600    5.10%
#reg                      107   out of  19600    0.55%
#le                      1001
  #lut only               894   out of   1001   89.31%
  #reg only                 1   out of   1001    0.10%
  #lut&reg                106   out of   1001   10.59%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1001  |813    |187    |107    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       836   
    #2          2       373   
    #3          3        59   
    #4          4        30   
    #5        5-10       54   
    #6        11-50      21   
    #7       51-100      3    
    #8       101-500     4    
  Average     2.77            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 575
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1437, pip num: 8492
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1061 valid insts, and 26785 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.897850s wall, 15.468750s user + 0.031250s system = 15.500000s CPU (534.9%)

RUN-1004 : used memory is 712 MB, reserved memory is 707 MB, peak memory is 1039 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.337349s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.5%)

RUN-1004 : used memory is 743 MB, reserved memory is 741 MB, peak memory is 1039 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.389693s wall, 0.578125s user + 0.312500s system = 0.890625s CPU (12.1%)

RUN-1004 : used memory is 751 MB, reserved memory is 750 MB, peak memory is 1039 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.077872s wall, 2.062500s user + 0.312500s system = 2.375000s CPU (26.2%)

RUN-1004 : used memory is 709 MB, reserved memory is 707 MB, peak memory is 1039 MB
GUI-1001 : Download success!
