<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>system_apb_reg_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rstn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rstn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RSTN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RSTN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rstn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">4e+07</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">system_processing_system7_0_1_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_apb</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_paddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_pprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSEL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_psel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PENABLE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_penable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWRITE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_pwrite</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_pwdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_pstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_pready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PRDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_prdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSLVERR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_pslverr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>apb_reg</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Aug 01 05:30:18 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9608c7d4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>system_apb_reg_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Aug 01 05:30:18 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9608c7d4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>apb_reg</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Aug 01 05:30:18 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7b0db9f1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>system_apb_reg_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Aug 01 05:30:18 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7b0db9f1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rstn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_paddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.addr_width&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_penable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_pprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_prdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_width&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_pready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_psel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_pslverr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_pstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_pwdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_width&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_pwrite</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tile_width</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tile_height</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>en_or_de</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>encode_done</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>byte_len</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>data_width</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.data_width">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>addr_width</spirit:name>
        <spirit:displayName>Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.addr_width">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>base_addr</spirit:name>
        <spirit:displayName>Base Addr</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.base_addr" spirit:bitStringLength="32">0x43C00000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/f5ed/apb_reg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/system_apb_reg_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/f5ed/apb_reg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/system_apb_reg_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>apb_reg_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>data_width</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.data_width">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>addr_width</spirit:name>
      <spirit:displayName>Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.addr_width">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>base_addr</spirit:name>
      <spirit:displayName>Base Addr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.base_addr" spirit:bitStringLength="32">0x43C00000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">system_apb_reg_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>apb_reg_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@429713a6_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390e48c9_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e331d3_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251d5df3_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbc1e6_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7da465_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0eebb7_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f841137_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31122295_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741312ad_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0a9dca_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b6ea85b_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4453bec1_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d83053_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251d8793_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569401dc_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fcfe991_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b07b5a_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@175c4836_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6184f197_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e56b782_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56405a96_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3beaedfa_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6622f90_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72054aa7_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289a4be4_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64202ccb_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d1b606_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271b2a3f_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a85b24_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13829916_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7ac694_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f2a251_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f9596da_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea5fe25_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409da0e5_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b05e40c_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b54732_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af9f7e3_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7820f20a_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13cf8e8d_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b923a43_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9072fb4_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b60a2fd_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc9fa63_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad9c75c_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@83a3a0c_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7182cb83_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa3545e_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c705943_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d9f5e6_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b29e28_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5553659f_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb9d960_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d56af15_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3169d929_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6378c246_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb752f2_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2521c010_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2743c4_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc2897_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99c15a2_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@295f529f_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68442234_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f1ba7d_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b4fb3c_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf28aa6_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1092adf2_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ade814_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29432661_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf5b48a_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751d6654_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a03d975_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eb1dea4_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533e966f_ARCHIVE_LOCATION">c:/Users/password_is_447/Desktop/image_compress/system/ip_repo/apb_reg/src</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="8d678a4a"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="dde28902"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="cd0328af"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="17dedfed"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c0d6034b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
