git clone --depth 1 --no-tags https://github.com/ericlee310quark/Spring_2023_NYCU_ICLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680438560
git clone --depth 1 --no-tags https://github.com/vinay012002/AHB_to_APB_Bridge_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680812722
git clone --depth 1 --no-tags https://github.com/nourhussin/Logic_Circuits_Design_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682165758
git clone --depth 1 --no-tags https://github.com/bommalimanoj110298/AsynchronousFIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682193327
git clone --depth 1 --no-tags https://github.com/AshokumarT/Data_Stream_Multiplexing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682431216
git clone --depth 1 --no-tags https://github.com/tarunaturkane/Tic-Tac-Toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683299158
git clone --depth 1 --no-tags https://github.com/YanChengHuang/IC_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684384890
git clone --depth 1 --no-tags https://github.com/aysim319/verilog_webapp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684189671
git clone --depth 1 --no-tags https://github.com/suvadeep3/4x4Array_multiplier_using_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683698240
git clone --depth 1 --no-tags https://github.com/walker99999/-E902.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683641181
git clone --depth 1 --no-tags https://github.com/vaibhavmustilwar/Sequence_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683667148
git clone --depth 1 --no-tags https://github.com/lakshmangreat/32_bits_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683468898
git clone --depth 1 --no-tags https://github.com/yosri227/LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683478373
git clone --depth 1 --no-tags https://github.com/Yazan-Habash114/FIFO_Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683350352
git clone --depth 1 --no-tags https://github.com/bongbui321/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683561114
git clone --depth 1 --no-tags https://github.com/ahmed-nader-ahmed/verilog_blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684537167
git clone --depth 1 --no-tags https://github.com/danielmergy/OrbitalTracking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681687139
git clone --depth 1 --no-tags https://github.com/alymmak/FitBit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681801830
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-LeNet5-Fixed8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679489144
git clone --depth 1 --no-tags https://github.com/kareefardi/test_cup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684120026
git clone --depth 1 --no-tags https://github.com/Udaykumarchoudhary/Tic-Tac-Toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683172589
git clone --depth 1 --no-tags https://github.com/Karthik7090ps/Bluetooth-communication-RTL-synthesis-using-yosys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683170125
git clone --depth 1 --no-tags https://github.com/Kamleshk22/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683110006
git clone --depth 1 --no-tags https://github.com/yojansharma/8_bit_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683119478
git clone --depth 1 --no-tags https://github.com/Darshit-Singh22/TIC_TAC_TOE_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683193499
git clone --depth 1 --no-tags https://github.com/shourovrm/skywater-picorv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683194952
git clone --depth 1 --no-tags https://github.com/sagarb0919/Verilog_project_Backend_unit-for-mixed-IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682771120
git clone --depth 1 --no-tags https://github.com/shivamverma060/Backend_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682634438
git clone --depth 1 --no-tags https://github.com/ArunSaiJaligama/I2C-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682652303
git clone --depth 1 --no-tags https://github.com/imanand816/ASIC-design-of-8-bit-synchronous-up-counter-using-Cadence-tool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683013964
git clone --depth 1 --no-tags https://github.com/rohitwhogar/16-bit-ALU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682695988
git clone --depth 1 --no-tags https://github.com/vamshi-vm/Design-of-Multiplier-using-datapath-and-controlpath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683967888
git clone --depth 1 --no-tags https://github.com/thistle-witch/openFPGA-GBA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684681365
git clone --depth 1 --no-tags https://github.com/BitterDer/MarioVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679009430
git clone --depth 1 --no-tags https://github.com/ATWeatherly/vortex-dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679391371
git clone --depth 1 --no-tags https://github.com/AbdelrahmanKhaled826/traffic_light_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682963463
git clone --depth 1 --no-tags https://github.com/AbdelrahmanKhaled826/debouncing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681919419
git clone --depth 1 --no-tags https://github.com/deepanshi919/Advanced-Encryption-Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683761419
git clone --depth 1 --no-tags https://github.com/Pavanpm199/Hamming_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684705520
git clone --depth 1 --no-tags https://github.com/ahmedheikal173/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684391644
git clone --depth 1 --no-tags https://github.com/aadeesh06/Verilog_beginner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683942581
git clone --depth 1 --no-tags https://github.com/BassantAhmedElbakry/CRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684312530
git clone --depth 1 --no-tags https://github.com/puneets143/Vending_Machine_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683074402
git clone --depth 1 --no-tags https://github.com/VarshaIITG/RAM-and-ROM-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683140019
git clone --depth 1 --no-tags https://github.com/VipulNeharwal/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683147988
git clone --depth 1 --no-tags https://github.com/yazmrt/shift-and-add-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683187500
git clone --depth 1 --no-tags https://github.com/Aditikushwah/UART-Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683197932
git clone --depth 1 --no-tags https://github.com/coolbeans404/caravel-harness-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679757470
git clone --depth 1 --no-tags https://github.com/b21217/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679824541
git clone --depth 1 --no-tags https://github.com/preetam575/32-bit-pipelined-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679421837
git clone --depth 1 --no-tags https://github.com/Vivek-Surwase/VerilogSTACK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678484838
git clone --depth 1 --no-tags https://github.com/Vivek-Surwase/FP_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678483663
git clone --depth 1 --no-tags https://github.com/saideepu5692/16bitrisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678192934
git clone --depth 1 --no-tags https://github.com/RohanS-14/Clock_divide_by_24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678735955
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-28.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681932161
git clone --depth 1 --no-tags https://github.com/vijaya-93/TCL_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682486715
git clone --depth 1 --no-tags https://github.com/khelanvaishnav38/DSD-ASSIGNMENTS3880.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682654471
git clone --depth 1 --no-tags https://github.com/shalan/MS_SPI_XIP_CACHE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682694220
git clone --depth 1 --no-tags https://github.com/Gowthami0412/Apex_Challenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682201625
git clone --depth 1 --no-tags https://github.com/EstebanJGC/ProjectUIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681217469
git clone --depth 1 --no-tags https://github.com/amitpadey/Backend_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681920714
git clone --depth 1 --no-tags https://github.com/EzzAddinKukhun/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681295027
git clone --depth 1 --no-tags https://github.com/krishnaps22/Project_placement_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681170397
git clone --depth 1 --no-tags https://github.com/noobsharannya/MiniRISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682866394
git clone --depth 1 --no-tags https://github.com/adarsh9975/IITB_SelfProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678051364
git clone --depth 1 --no-tags https://github.com/chetan1107/12-Hour-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680070509
git clone --depth 1 --no-tags https://github.com/YASH-malve/Smart_home_automation_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680046064
git clone --depth 1 --no-tags https://github.com/monish-nath/exponential_function_course_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680865490
git clone --depth 1 --no-tags https://github.com/HayatoKimura22/caravel_degital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678231570
git clone --depth 1 --no-tags https://github.com/DasMayur/Risc-V-micromips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677924990
git clone --depth 1 --no-tags https://github.com/axyrai/sequence_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680001607
git clone --depth 1 --no-tags https://github.com/adityakakeri/Asynchronous-FIFO-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680164334
git clone --depth 1 --no-tags https://github.com/sasi-kiran123/AES-128-Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679278789
git clone --depth 1 --no-tags https://github.com/RGD2/srdydrdy_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679029416
git clone --depth 1 --no-tags https://github.com/lichye/sec_resource_partitioning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678602880
git clone --depth 1 --no-tags https://github.com/souhardyadey2001/bidirectional_buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678507228
git clone --depth 1 --no-tags https://github.com/MohamedKhaleeed/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678444859
git clone --depth 1 --no-tags https://github.com/IvanLuT29/ansiblek8s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680107039
git clone --depth 1 --no-tags https://github.com/AliAhmed0000/SPI-Slave-with-Single-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680798186
git clone --depth 1 --no-tags https://github.com/GauthamMulay/pes_asics_class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680787670
git clone --depth 1 --no-tags https://github.com/MichaelBell/pico-ice-nanoV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680766045
git clone --depth 1 --no-tags https://github.com/MohamedDawod29/n-bit-counter-with-parallel-load.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683530356
git clone --depth 1 --no-tags https://github.com/KUMARNUNAVATH/100-Days-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683687288
git clone --depth 1 --no-tags https://github.com/BassantAhmedElbakry/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683783698
git clone --depth 1 --no-tags https://github.com/dip-0011/binary_multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683445862
git clone --depth 1 --no-tags https://github.com/DecoZin/Cademics_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679451503
git clone --depth 1 --no-tags https://github.com/phuhavan/litex_reference_designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680042882
git clone --depth 1 --no-tags https://github.com/devchadha-jmi/JAMIA-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683773084
git clone --depth 1 --no-tags https://github.com/NkVaishnav/Vaishnav_Physical_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679580589
git clone --depth 1 --no-tags https://github.com/Vivek-Surwase/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678473932
git clone --depth 1 --no-tags https://github.com/hekurani/CPU_with_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678061776
git clone --depth 1 --no-tags https://github.com/aaronghosh/pes_asic_class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678839119
git clone --depth 1 --no-tags https://github.com/somil00/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678835986
git clone --depth 1 --no-tags https://github.com/ziadmali59/Advanced_Encryption_Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678909632
git clone --depth 1 --no-tags https://github.com/Mohammed-Mairajuddin-Musharraf/Serial_Parallel_Communication_protocols.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678992599
git clone --depth 1 --no-tags https://github.com/xicongye/my_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680148865
