Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov 21 18:01:18 2022
| Host         : DESKTOP-FRUK6JR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_wrapper_timing_summary_routed.rpt -pb top_level_wrapper_timing_summary_routed.pb -rpx top_level_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.146        0.000                      0                 9093        0.018        0.000                      0                 9093        4.020        0.000                       0                  3725  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.146        0.000                      0                 9093        0.018        0.000                      0                 9093        4.020        0.000                       0                  3725  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.624ns  (logic 4.895ns (50.860%)  route 4.729ns (49.140%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.794     3.088    top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.542 f  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=3, routed)           1.399     6.942    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3[32]
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.066 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_act_reg[0][8]_i_2/O
                         net (fo=4, routed)           0.978     8.044    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3_40_sn_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.168 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.168    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.700 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0/CO[3]
                         net (fo=16, routed)          0.925     9.624    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11
    SLICE_X24Y45         LUT3 (Prop_lut3_I1_O)        0.150     9.774 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4/O
                         net (fo=5, routed)           0.793    10.567    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4_n_0
    SLICE_X24Y46         LUT4 (Prop_lut4_I1_O)        0.326    10.893 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.893    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_7_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.443 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.443    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.557 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.557    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/p_1_in
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.779 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1/O[0]
                         net (fo=16, routed)          0.635    12.414    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1_n_7
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.299    12.713 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[7]_i_1/O
                         net (fo=1, routed)           0.000    12.713    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_temp[7]
    SLICE_X27Y47         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.573    12.752    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/clk
    SLICE_X27Y47         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[7]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X27Y47         FDRE (Setup_fdre_C_D)        0.031    12.859    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[7]
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                         -12.713    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.584ns  (logic 4.895ns (51.073%)  route 4.689ns (48.927%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.794     3.088    top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.542 f  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=3, routed)           1.399     6.942    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3[32]
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.066 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_act_reg[0][8]_i_2/O
                         net (fo=4, routed)           0.978     8.044    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3_40_sn_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.168 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.168    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.700 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0/CO[3]
                         net (fo=16, routed)          0.925     9.624    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11
    SLICE_X24Y45         LUT3 (Prop_lut3_I1_O)        0.150     9.774 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4/O
                         net (fo=5, routed)           0.793    10.567    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4_n_0
    SLICE_X24Y46         LUT4 (Prop_lut4_I1_O)        0.326    10.893 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.893    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_7_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.443 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.443    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.557 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.557    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/p_1_in
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.779 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1/O[0]
                         net (fo=16, routed)          0.595    12.374    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1_n_7
    SLICE_X25Y47         LUT6 (Prop_lut6_I0_O)        0.299    12.673 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[8]_i_1/O
                         net (fo=1, routed)           0.000    12.673    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_temp[8]
    SLICE_X25Y47         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.573    12.752    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/clk
    SLICE_X25Y47         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[8]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X25Y47         FDRE (Setup_fdre_C_D)        0.032    12.860    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[8]
  -------------------------------------------------------------------
                         required time                         12.860    
                         arrival time                         -12.673    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.579ns  (logic 4.895ns (51.100%)  route 4.684ns (48.900%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.794     3.088    top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.542 f  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=3, routed)           1.399     6.942    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3[32]
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.066 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_act_reg[0][8]_i_2/O
                         net (fo=4, routed)           0.978     8.044    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3_40_sn_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.168 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.168    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.700 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0/CO[3]
                         net (fo=16, routed)          0.925     9.624    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11
    SLICE_X24Y45         LUT3 (Prop_lut3_I1_O)        0.150     9.774 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4/O
                         net (fo=5, routed)           0.793    10.567    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4_n_0
    SLICE_X24Y46         LUT4 (Prop_lut4_I1_O)        0.326    10.893 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.893    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_7_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.443 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.443    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.557 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.557    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/p_1_in
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.779 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1/O[0]
                         net (fo=16, routed)          0.590    12.369    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1_n_7
    SLICE_X25Y47         LUT6 (Prop_lut6_I0_O)        0.299    12.668 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[6]_i_1/O
                         net (fo=1, routed)           0.000    12.668    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_temp[6]
    SLICE_X25Y47         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.573    12.752    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/clk
    SLICE_X25Y47         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[6]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X25Y47         FDRE (Setup_fdre_C_D)        0.031    12.859    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[6]
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                         -12.668    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.562ns  (logic 4.895ns (51.192%)  route 4.667ns (48.808%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.794     3.088    top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.542 f  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=3, routed)           1.399     6.942    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3[32]
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.066 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_act_reg[0][8]_i_2/O
                         net (fo=4, routed)           0.978     8.044    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3_40_sn_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.168 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.168    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.700 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0/CO[3]
                         net (fo=16, routed)          0.925     9.624    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11
    SLICE_X24Y45         LUT3 (Prop_lut3_I1_O)        0.150     9.774 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4/O
                         net (fo=5, routed)           0.793    10.567    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4_n_0
    SLICE_X24Y46         LUT4 (Prop_lut4_I1_O)        0.326    10.893 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.893    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_7_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.443 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.443    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.557 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.557    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/p_1_in
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.779 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1/O[0]
                         net (fo=16, routed)          0.573    12.351    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1_n_7
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.299    12.650 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[10]_i_1/O
                         net (fo=1, routed)           0.000    12.650    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_temp[10]
    SLICE_X27Y47         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.573    12.752    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/clk
    SLICE_X27Y47         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[10]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X27Y47         FDRE (Setup_fdre_C_D)        0.032    12.860    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[10]
  -------------------------------------------------------------------
                         required time                         12.860    
                         arrival time                         -12.650    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.585ns  (logic 4.484ns (46.782%)  route 5.101ns (53.218%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.794     3.088    top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.542 f  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=3, routed)           1.399     6.942    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3[32]
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.066 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_act_reg[0][8]_i_2/O
                         net (fo=4, routed)           0.978     8.044    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3_40_sn_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.168 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.168    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.700 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0/CO[3]
                         net (fo=16, routed)          0.925     9.624    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11
    SLICE_X24Y45         LUT3 (Prop_lut3_I1_O)        0.150     9.774 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4/O
                         net (fo=5, routed)           0.618    10.392    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4_n_0
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.326    10.718 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_i_7/O
                         net (fo=1, routed)           0.000    10.718    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_i_7_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.251 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.251    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.368 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry__0/CO[3]
                         net (fo=16, routed)          1.181    12.549    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry__0_n_0
    SLICE_X26Y49         LUT6 (Prop_lut6_I4_O)        0.124    12.673 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[9]_i_1/O
                         net (fo=1, routed)           0.000    12.673    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_temp[9]
    SLICE_X26Y49         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.573    12.752    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/clk
    SLICE_X26Y49         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[9]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X26Y49         FDRE (Setup_fdre_C_D)        0.079    12.907    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[9]
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                         -12.673    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 4.895ns (51.335%)  route 4.640ns (48.665%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.794     3.088    top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.542 f  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=3, routed)           1.399     6.942    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3[32]
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.066 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_act_reg[0][8]_i_2/O
                         net (fo=4, routed)           0.978     8.044    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3_40_sn_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.168 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.168    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.700 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0/CO[3]
                         net (fo=16, routed)          0.925     9.624    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11
    SLICE_X24Y45         LUT3 (Prop_lut3_I1_O)        0.150     9.774 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4/O
                         net (fo=5, routed)           0.793    10.567    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4_n_0
    SLICE_X24Y46         LUT4 (Prop_lut4_I1_O)        0.326    10.893 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.893    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_7_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.443 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.443    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.557 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.557    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/p_1_in
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.779 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1/O[0]
                         net (fo=16, routed)          0.546    12.325    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1_n_7
    SLICE_X25Y48         LUT6 (Prop_lut6_I0_O)        0.299    12.624 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[11]_i_1/O
                         net (fo=1, routed)           0.000    12.624    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_temp[11]
    SLICE_X25Y48         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.573    12.752    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/clk
    SLICE_X25Y48         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[11]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X25Y48         FDRE (Setup_fdre_C_D)        0.031    12.859    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[11]
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.534ns  (logic 4.895ns (51.340%)  route 4.639ns (48.660%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.794     3.088    top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.542 f  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=3, routed)           1.399     6.942    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3[32]
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.066 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_act_reg[0][8]_i_2/O
                         net (fo=4, routed)           0.978     8.044    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3_40_sn_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.168 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.168    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.700 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0/CO[3]
                         net (fo=16, routed)          0.925     9.624    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11
    SLICE_X24Y45         LUT3 (Prop_lut3_I1_O)        0.150     9.774 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4/O
                         net (fo=5, routed)           0.793    10.567    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4_n_0
    SLICE_X24Y46         LUT4 (Prop_lut4_I1_O)        0.326    10.893 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.893    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_7_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.443 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.443    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.557 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.557    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/p_1_in
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.779 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1/O[0]
                         net (fo=16, routed)          0.545    12.324    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1_n_7
    SLICE_X25Y48         LUT6 (Prop_lut6_I0_O)        0.299    12.623 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[1]_i_1/O
                         net (fo=1, routed)           0.000    12.623    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_temp[1]
    SLICE_X25Y48         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.573    12.752    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/clk
    SLICE_X25Y48         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[1]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X25Y48         FDRE (Setup_fdre_C_D)        0.032    12.860    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[1]
  -------------------------------------------------------------------
                         required time                         12.860    
                         arrival time                         -12.623    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.516ns  (logic 4.484ns (47.122%)  route 5.032ns (52.878%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.794     3.088    top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.542 f  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=3, routed)           1.399     6.942    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3[32]
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.066 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_act_reg[0][8]_i_2/O
                         net (fo=4, routed)           0.978     8.044    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3_40_sn_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.168 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.168    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.700 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0/CO[3]
                         net (fo=16, routed)          0.925     9.624    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11
    SLICE_X24Y45         LUT3 (Prop_lut3_I1_O)        0.150     9.774 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4/O
                         net (fo=5, routed)           0.618    10.392    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4_n_0
    SLICE_X26Y46         LUT4 (Prop_lut4_I0_O)        0.326    10.718 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_i_7/O
                         net (fo=1, routed)           0.000    10.718    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_i_7_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.251 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry/CO[3]
                         net (fo=1, routed)           0.000    11.251    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.368 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry__0/CO[3]
                         net (fo=16, routed)          1.112    12.480    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_carry__0_n_0
    SLICE_X25Y49         LUT6 (Prop_lut6_I4_O)        0.124    12.604 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[0]_i_1/O
                         net (fo=1, routed)           0.000    12.604    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_temp[0]
    SLICE_X25Y49         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.573    12.752    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/clk
    SLICE_X25Y49         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[0]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X25Y49         FDRE (Setup_fdre_C_D)        0.032    12.860    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[0]
  -------------------------------------------------------------------
                         required time                         12.860    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.553ns  (logic 4.895ns (51.240%)  route 4.658ns (48.760%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.794     3.088    top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.542 f  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=3, routed)           1.399     6.942    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3[32]
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.066 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_act_reg[0][8]_i_2/O
                         net (fo=4, routed)           0.978     8.044    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3_40_sn_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.168 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.168    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.700 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0/CO[3]
                         net (fo=16, routed)          0.925     9.624    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11
    SLICE_X24Y45         LUT3 (Prop_lut3_I1_O)        0.150     9.774 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4/O
                         net (fo=5, routed)           0.793    10.567    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4_n_0
    SLICE_X24Y46         LUT4 (Prop_lut4_I1_O)        0.326    10.893 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.893    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_7_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.443 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.443    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.557 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.557    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/p_1_in
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.779 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1/O[0]
                         net (fo=16, routed)          0.564    12.342    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1_n_7
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.299    12.641 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[4]_i_1/O
                         net (fo=1, routed)           0.000    12.641    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_temp[4]
    SLICE_X26Y48         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.573    12.752    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/clk
    SLICE_X26Y48         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[4]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X26Y48         FDRE (Setup_fdre_C_D)        0.077    12.905    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[4]
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                         -12.641    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.550ns  (logic 4.895ns (51.257%)  route 4.655ns (48.743%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.794     3.088    top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.542 f  top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=3, routed)           1.399     6.942    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3[32]
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.066 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_act_reg[0][8]_i_2/O
                         net (fo=4, routed)           0.978     8.044    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/D_road3_40_sn_1
    SLICE_X25Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.168 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.168    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0_i_8_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.700 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11_carry__0/CO[3]
                         net (fo=16, routed)          0.925     9.624    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/temp11
    SLICE_X24Y45         LUT3 (Prop_lut3_I1_O)        0.150     9.774 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4/O
                         net (fo=5, routed)           0.793    10.567    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_4_n_0
    SLICE_X24Y46         LUT4 (Prop_lut4_I1_O)        0.326    10.893 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.893    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/i__carry_i_7_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.443 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.443    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.557 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.557    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/p_1_in
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.779 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1/O[0]
                         net (fo=16, routed)          0.561    12.339    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/_inferred__0/i__carry__1_n_7
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.299    12.638 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/QA_max0/Q_max[3]_i_1/O
                         net (fo=1, routed)           0.000    12.638    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_temp[3]
    SLICE_X26Y48         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.573    12.752    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/clk
    SLICE_X26Y48         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[3]/C
                         clock pessimism              0.230    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X26Y48         FDRE (Setup_fdre_C_D)        0.081    12.909    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/AGENT_0/Q_max_reg[3]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                         -12.638    
  -------------------------------------------------------------------
                         slack                                  0.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[2][60]_inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[3][60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.246ns (58.409%)  route 0.175ns (41.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.577     0.913    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/clk
    SLICE_X30Y50         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[2][60]_inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.148     1.061 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[2][60]_inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_1/Q
                         net (fo=1, routed)           0.175     1.236    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[2][60]_inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_1_n_0
    SLICE_X30Y49         LUT2 (Prop_lut2_I0_O)        0.098     1.334 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg_gate__2/O
                         net (fo=1, routed)           0.000     1.334    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg_gate__2_n_0
    SLICE_X30Y49         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[3][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.859     1.225    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/clk
    SLICE_X30Y49         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[3][60]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.121     1.316    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[3][60]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.128ns (46.546%)  route 0.147ns (53.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.639     0.975    top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X43Y101        FDRE                                         r  top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.147     1.250    top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X42Y99         SRLC32E                                      r  top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.825     1.191    top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X42Y99         SRLC32E                                      r  top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     1.220    top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.487%)  route 0.132ns (41.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.639     0.975    top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X39Y101        FDRE                                         r  top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]/Q
                         net (fo=3, routed)           0.132     1.248    top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_valid_i_reg_2[0]
    SLICE_X39Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.293 r  top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_valid_i_i_1__1/O
                         net (fo=1, routed)           0.000     1.293    top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_valid_i0
    SLICE_X39Y99         FDRE                                         r  top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.825     1.191    top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X39Y99         FDRE                                         r  top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.227ns (57.145%)  route 0.170ns (42.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.556     0.892    top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X49Y97         FDRE                                         r  top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[6]/Q
                         net (fo=5, routed)           0.170     1.190    top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[6]
    SLICE_X51Y96         LUT4 (Prop_lut4_I1_O)        0.099     1.289 r  top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.289    top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[6]
    SLICE_X51Y96         FDRE                                         r  top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.820     1.186    top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X51Y96         FDRE                                         r  top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.092     1.243    top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.226ns (52.531%)  route 0.204ns (47.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.555     0.891    top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X48Y96         FDRE                                         r  top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.204     1.223    top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[8]
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.098     1.321 r  top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1_i_1__0/O
                         net (fo=1, routed)           0.000     1.321    top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0_n_26
    SLICE_X50Y96         FDRE                                         r  top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.820     1.186    top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/aclk
    SLICE_X50Y96         FDRE                                         r  top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.121     1.272    top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.140%)  route 0.255ns (57.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.552     0.888    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y93         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/axi_araddr_reg[6]/Q
                         net (fo=32, routed)          0.255     1.284    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/sel0[4]
    SLICE_X46Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.329 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.329    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/axi_rdata[26]_i_1_n_0
    SLICE_X46Y91         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.823     1.189    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y91         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y91         FDRE (Hold_fdre_C_D)         0.120     1.274    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.185%)  route 0.226ns (54.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.555     0.891    top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X49Y94         FDRE                                         r  top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/Q
                         net (fo=6, routed)           0.226     1.257    top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][1]
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.302 r  top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[1]_i_1/O
                         net (fo=1, routed)           0.000     1.302    top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_2[1]
    SLICE_X52Y95         FDRE                                         r  top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.820     1.186    top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X52Y95         FDRE                                         r  top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.092     1.243    top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[3][40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.744%)  route 0.120ns (42.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.563     0.899    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/clk
    SLICE_X32Y41         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[3][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[3][40]/Q
                         net (fo=4, routed)           0.120     1.183    top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X2Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.872     1.238    top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.280     0.958    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     1.113    top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.634     0.970    top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X34Y117        FDRE                                         r  top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.250    top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X34Y116        SRL16E                                       r  top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.904     1.270    top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y116        SRL16E                                       r  top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.285     0.985    
    SLICE_X34Y116        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.168    top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[3][49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.333%)  route 0.121ns (48.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.563     0.899    top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/clk
    SLICE_X33Y42         FDRE                                         r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[3][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[3][49]/Q
                         net (fo=4, routed)           0.121     1.148    top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[17]
    RAMB36_X2Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.872     1.238    top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.280     0.958    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.101     1.059    top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11  top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11  top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8   top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8   top_level_i/Q_Matrix_0/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10  top_level_i/Q_Matrix_0/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10  top_level_i/Q_Matrix_0/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9   top_level_i/Q_Matrix_0/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9   top_level_i/Q_Matrix_0/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7   top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7   top_level_i/Q_Matrix_0/action_ram_3/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y45  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][0]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y45  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][0]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y50  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][10]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y50  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][10]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y50  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][11]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y50  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][11]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y51  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][12]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y51  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][12]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y51  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][13]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y51  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][13]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y45  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][0]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y45  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][0]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y50  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][10]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y50  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][10]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y50  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][11]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y50  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][11]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y51  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][12]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y51  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][12]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y51  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][13]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y51  top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/MII_0/D_reg_reg[1][13]_srl2___inst_Intellight_Accelerator_v1_0_S00_AXI_inst_accelerator_0_MII_0_S_reg_reg_r_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.528ns  (logic 0.124ns (4.905%)  route 2.404ns (95.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.404     2.404    top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X52Y110        LUT1 (Prop_lut1_I0_O)        0.124     2.528 r  top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.528    top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X52Y110        FDRE                                         r  top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        1.638     2.817    top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X52Y110        FDRE                                         r  top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.045ns (4.439%)  route 0.969ns (95.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.969     0.969    top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X52Y110        LUT1 (Prop_lut1_I0_O)        0.045     1.014 r  top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.014    top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X52Y110        FDRE                                         r  top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3725, routed)        0.904     1.270    top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X52Y110        FDRE                                         r  top_level_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





