IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.76        Core1: 31.35        
Core2: 26.85        Core3: 26.83        
Core4: 28.84        Core5: 25.11        
Core6: 28.00        Core7: 25.79        
Core8: 27.00        Core9: 23.37        
Core10: 29.61        Core11: 27.67        
Core12: 25.13        Core13: 25.40        
Core14: 25.74        Core15: 26.27        
Core16: 26.75        Core17: 26.28        
Core18: 26.69        Core19: 25.76        
Core20: 25.67        Core21: 31.16        
Core22: 26.84        Core23: 27.22        
Core24: 28.08        Core25: 26.02        
Core26: 28.59        Core27: 26.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.27
Socket1: 26.46
DDR read Latency(ns)
Socket0: 102325.43
Socket1: 424.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.32        Core1: 31.30        
Core2: 25.61        Core3: 28.79        
Core4: 28.32        Core5: 24.75        
Core6: 25.89        Core7: 27.58        
Core8: 27.45        Core9: 23.46        
Core10: 30.47        Core11: 25.82        
Core12: 26.39        Core13: 25.27        
Core14: 26.45        Core15: 25.92        
Core16: 26.73        Core17: 24.99        
Core18: 27.20        Core19: 25.97        
Core20: 26.96        Core21: 31.33        
Core22: 27.45        Core23: 25.79        
Core24: 28.08        Core25: 24.73        
Core26: 28.18        Core27: 27.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.23
Socket1: 26.29
DDR read Latency(ns)
Socket0: 103227.77
Socket1: 426.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.70        Core1: 31.78        
Core2: 21.73        Core3: 29.00        
Core4: 27.90        Core5: 26.10        
Core6: 21.82        Core7: 26.52        
Core8: 27.13        Core9: 23.68        
Core10: 27.00        Core11: 25.98        
Core12: 19.09        Core13: 25.82        
Core14: 26.13        Core15: 25.72        
Core16: 26.75        Core17: 27.70        
Core18: 26.54        Core19: 25.68        
Core20: 27.20        Core21: 29.98        
Core22: 26.85        Core23: 26.34        
Core24: 30.10        Core25: 25.76        
Core26: 26.78        Core27: 26.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.23
Socket1: 26.72
DDR read Latency(ns)
Socket0: 96245.34
Socket1: 424.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.95        Core1: 31.01        
Core2: 27.67        Core3: 28.47        
Core4: 28.56        Core5: 24.52        
Core6: 26.97        Core7: 25.87        
Core8: 28.22        Core9: 23.52        
Core10: 30.22        Core11: 24.70        
Core12: 26.42        Core13: 24.90        
Core14: 25.33        Core15: 25.81        
Core16: 27.89        Core17: 27.54        
Core18: 29.51        Core19: 25.24        
Core20: 25.65        Core21: 31.18        
Core22: 30.42        Core23: 26.32        
Core24: 29.22        Core25: 26.62        
Core26: 28.69        Core27: 25.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.85
Socket1: 26.21
DDR read Latency(ns)
Socket0: 103426.15
Socket1: 432.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.87        Core1: 30.92        
Core2: 26.85        Core3: 28.57        
Core4: 26.77        Core5: 24.50        
Core6: 26.74        Core7: 26.30        
Core8: 30.50        Core9: 23.53        
Core10: 25.22        Core11: 25.45        
Core12: 26.07        Core13: 25.41        
Core14: 27.05        Core15: 25.24        
Core16: 26.95        Core17: 28.37        
Core18: 27.47        Core19: 25.56        
Core20: 28.72        Core21: 31.06        
Core22: 27.64        Core23: 25.89        
Core24: 30.02        Core25: 27.38        
Core26: 27.80        Core27: 25.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.00
Socket1: 26.40
DDR read Latency(ns)
Socket0: 109896.18
Socket1: 429.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.33        Core1: 31.07        
Core2: 26.35        Core3: 28.56        
Core4: 28.89        Core5: 24.26        
Core6: 29.85        Core7: 26.70        
Core8: 28.00        Core9: 23.42        
Core10: 27.33        Core11: 24.25        
Core12: 28.03        Core13: 24.69        
Core14: 27.98        Core15: 26.74        
Core16: 26.12        Core17: 28.41        
Core18: 28.17        Core19: 25.52        
Core20: 26.94        Core21: 31.09        
Core22: 26.71        Core23: 25.22        
Core24: 29.17        Core25: 26.93        
Core26: 27.84        Core27: 25.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.29
Socket1: 26.23
DDR read Latency(ns)
Socket0: 103782.74
Socket1: 432.27
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.99        Core1: 29.65        
Core2: 28.74        Core3: 27.60        
Core4: 28.42        Core5: 29.70        
Core6: 27.07        Core7: 24.59        
Core8: 28.17        Core9: 24.24        
Core10: 26.42        Core11: 27.61        
Core12: 25.67        Core13: 24.97        
Core14: 27.24        Core15: 28.58        
Core16: 27.40        Core17: 28.61        
Core18: 27.63        Core19: 28.27        
Core20: 31.08        Core21: 27.85        
Core22: 27.22        Core23: 28.84        
Core24: 28.15        Core25: 28.66        
Core26: 27.88        Core27: 27.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.13
Socket1: 27.73
DDR read Latency(ns)
Socket0: 84632.63
Socket1: 401.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.84        Core1: 30.14        
Core2: 25.87        Core3: 28.21        
Core4: 29.03        Core5: 29.91        
Core6: 26.26        Core7: 25.38        
Core8: 29.38        Core9: 23.04        
Core10: 28.80        Core11: 27.76        
Core12: 28.08        Core13: 25.20        
Core14: 26.90        Core15: 28.80        
Core16: 29.11        Core17: 29.39        
Core18: 28.91        Core19: 29.70        
Core20: 32.19        Core21: 28.54        
Core22: 28.08        Core23: 29.33        
Core24: 28.10        Core25: 28.16        
Core26: 28.63        Core27: 28.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.29
Socket1: 28.19
DDR read Latency(ns)
Socket0: 83206.24
Socket1: 400.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.23        Core1: 29.97        
Core2: 26.36        Core3: 27.62        
Core4: 27.62        Core5: 29.26        
Core6: 28.15        Core7: 25.85        
Core8: 28.15        Core9: 23.04        
Core10: 30.56        Core11: 27.67        
Core12: 28.78        Core13: 25.64        
Core14: 27.59        Core15: 28.57        
Core16: 28.62        Core17: 29.42        
Core18: 22.11        Core19: 28.80        
Core20: 28.00        Core21: 27.67        
Core22: 28.01        Core23: 29.01        
Core24: 21.89        Core25: 28.61        
Core26: 23.11        Core27: 28.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.42
Socket1: 28.09
DDR read Latency(ns)
Socket0: 76509.63
Socket1: 400.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.77        Core1: 29.46        
Core2: 28.15        Core3: 28.65        
Core4: 27.32        Core5: 28.46        
Core6: 30.03        Core7: 24.69        
Core8: 28.84        Core9: 22.89        
Core10: 26.19        Core11: 26.89        
Core12: 30.18        Core13: 25.63        
Core14: 29.38        Core15: 28.36        
Core16: 29.14        Core17: 28.39        
Core18: 27.38        Core19: 27.93        
Core20: 28.25        Core21: 27.44        
Core22: 29.36        Core23: 31.66        
Core24: 27.39        Core25: 27.42        
Core26: 30.66        Core27: 26.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.07
Socket1: 27.54
DDR read Latency(ns)
Socket0: 84628.69
Socket1: 406.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.70        Core1: 29.33        
Core2: 29.51        Core3: 29.08        
Core4: 29.05        Core5: 29.11        
Core6: 27.05        Core7: 25.35        
Core8: 28.66        Core9: 22.95        
Core10: 28.19        Core11: 26.33        
Core12: 27.70        Core13: 24.26        
Core14: 27.01        Core15: 27.14        
Core16: 28.26        Core17: 28.08        
Core18: 29.42        Core19: 27.43        
Core20: 29.94        Core21: 26.97        
Core22: 28.21        Core23: 31.31        
Core24: 30.37        Core25: 27.44        
Core26: 29.06        Core27: 26.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.98
Socket1: 27.26
DDR read Latency(ns)
Socket0: 84907.67
Socket1: 411.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.53        Core1: 28.70        
Core2: 28.43        Core3: 29.29        
Core4: 28.64        Core5: 28.99        
Core6: 28.45        Core7: 23.76        
Core8: 29.21        Core9: 22.88        
Core10: 27.15        Core11: 25.55        
Core12: 28.16        Core13: 24.00        
Core14: 26.96        Core15: 26.35        
Core16: 26.18        Core17: 26.36        
Core18: 26.54        Core19: 29.21        
Core20: 26.91        Core21: 25.73        
Core22: 28.12        Core23: 31.20        
Core24: 28.75        Core25: 26.26        
Core26: 29.28        Core27: 25.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.41
Socket1: 26.52
DDR read Latency(ns)
Socket0: 85261.61
Socket1: 423.34
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.21        Core1: 29.44        
Core2: 27.93        Core3: 27.40        
Core4: 27.79        Core5: 24.60        
Core6: 31.08        Core7: 26.27        
Core8: 27.95        Core9: 21.97        
Core10: 28.88        Core11: 27.34        
Core12: 26.13        Core13: 26.99        
Core14: 25.06        Core15: 26.30        
Core16: 27.36        Core17: 25.88        
Core18: 26.56        Core19: 27.47        
Core20: 27.12        Core21: 31.04        
Core22: 27.53        Core23: 25.82        
Core24: 28.59        Core25: 26.29        
Core26: 29.05        Core27: 29.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.99
Socket1: 26.74
DDR read Latency(ns)
Socket0: 86194.08
Socket1: 420.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.66        Core1: 29.96        
Core2: 28.13        Core3: 27.78        
Core4: 29.52        Core5: 24.66        
Core6: 30.79        Core7: 25.65        
Core8: 31.14        Core9: 21.76        
Core10: 28.53        Core11: 30.35        
Core12: 28.43        Core13: 26.75        
Core14: 27.80        Core15: 25.21        
Core16: 29.44        Core17: 26.91        
Core18: 30.93        Core19: 28.15        
Core20: 29.04        Core21: 31.16        
Core22: 29.65        Core23: 26.33        
Core24: 28.93        Core25: 27.06        
Core26: 29.40        Core27: 25.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.20
Socket1: 26.69
DDR read Latency(ns)
Socket0: 87460.19
Socket1: 423.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.05        Core1: 30.81        
Core2: 21.58        Core3: 27.90        
Core4: 20.92        Core5: 24.95        
Core6: 28.56        Core7: 26.33        
Core8: 34.22        Core9: 22.04        
Core10: 32.65        Core11: 28.89        
Core12: 25.03        Core13: 27.14        
Core14: 27.77        Core15: 26.13        
Core16: 28.69        Core17: 26.74        
Core18: 32.16        Core19: 27.19        
Core20: 29.55        Core21: 30.57        
Core22: 29.22        Core23: 26.72        
Core24: 28.57        Core25: 26.98        
Core26: 22.41        Core27: 26.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.00
Socket1: 26.92
DDR read Latency(ns)
Socket0: 81979.78
Socket1: 419.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.56        Core1: 30.42        
Core2: 27.77        Core3: 28.06        
Core4: 31.16        Core5: 25.79        
Core6: 27.69        Core7: 26.14        
Core8: 31.34        Core9: 23.07        
Core10: 30.11        Core11: 27.52        
Core12: 31.14        Core13: 27.55        
Core14: 29.08        Core15: 26.07        
Core16: 27.39        Core17: 26.99        
Core18: 31.96        Core19: 25.33        
Core20: 27.26        Core21: 30.55        
Core22: 28.37        Core23: 27.06        
Core24: 29.12        Core25: 28.48        
Core26: 32.12        Core27: 26.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.30
Socket1: 27.00
DDR read Latency(ns)
Socket0: 87979.54
Socket1: 416.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.69        Core1: 29.68        
Core2: 27.21        Core3: 27.47        
Core4: 27.64        Core5: 25.36        
Core6: 26.40        Core7: 23.82        
Core8: 26.56        Core9: 22.92        
Core10: 27.46        Core11: 26.92        
Core12: 28.35        Core13: 27.39        
Core14: 25.90        Core15: 24.22        
Core16: 28.43        Core17: 25.16        
Core18: 26.71        Core19: 26.39        
Core20: 28.52        Core21: 29.24        
Core22: 26.45        Core23: 26.02        
Core24: 26.30        Core25: 27.49        
Core26: 27.85        Core27: 27.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.39
Socket1: 26.25
DDR read Latency(ns)
Socket0: 89133.57
Socket1: 430.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.10        Core1: 30.32        
Core2: 29.32        Core3: 27.87        
Core4: 29.25        Core5: 26.07        
Core6: 27.76        Core7: 26.26        
Core8: 30.09        Core9: 22.71        
Core10: 28.48        Core11: 28.09        
Core12: 29.57        Core13: 27.17        
Core14: 25.57        Core15: 25.81        
Core16: 28.77        Core17: 26.53        
Core18: 30.24        Core19: 26.18        
Core20: 29.61        Core21: 31.13        
Core22: 29.24        Core23: 26.58        
Core24: 27.72        Core25: 28.69        
Core26: 28.38        Core27: 26.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.65
Socket1: 27.00
DDR read Latency(ns)
Socket0: 86968.45
Socket1: 419.38
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.12        Core1: 27.75        
Core2: 26.14        Core3: 27.38        
Core4: 28.98        Core5: 27.87        
Core6: 25.79        Core7: 22.98        
Core8: 24.29        Core9: 20.83        
Core10: 25.89        Core11: 23.73        
Core12: 24.94        Core13: 28.69        
Core14: 27.87        Core15: 23.44        
Core16: 27.53        Core17: 25.48        
Core18: 25.49        Core19: 27.96        
Core20: 30.52        Core21: 31.27        
Core22: 21.90        Core23: 27.58        
Core24: 26.51        Core25: 26.04        
Core26: 30.48        Core27: 25.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.61
Socket1: 26.11
DDR read Latency(ns)
Socket0: 89909.57
Socket1: 425.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.13        Core1: 29.38        
Core2: 31.01        Core3: 28.91        
Core4: 31.00        Core5: 29.19        
Core6: 26.63        Core7: 24.72        
Core8: 25.70        Core9: 21.19        
Core10: 24.32        Core11: 25.76        
Core12: 24.94        Core13: 26.05        
Core14: 25.68        Core15: 25.83        
Core16: 28.85        Core17: 27.70        
Core18: 27.40        Core19: 25.22        
Core20: 29.49        Core21: 27.45        
Core22: 28.99        Core23: 30.34        
Core24: 29.04        Core25: 28.16        
Core26: 27.89        Core27: 26.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.76
Socket1: 26.96
DDR read Latency(ns)
Socket0: 87902.62
Socket1: 415.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.33        Core1: 28.99        
Core2: 28.10        Core3: 28.40        
Core4: 27.76        Core5: 29.20        
Core6: 26.91        Core7: 25.89        
Core8: 26.29        Core9: 21.34        
Core10: 25.36        Core11: 26.74        
Core12: 25.03        Core13: 25.86        
Core14: 25.42        Core15: 27.53        
Core16: 22.90        Core17: 26.18        
Core18: 21.16        Core19: 26.12        
Core20: 21.02        Core21: 25.73        
Core22: 27.52        Core23: 30.59        
Core24: 32.98        Core25: 26.90        
Core26: 28.15        Core27: 27.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.78
Socket1: 27.11
DDR read Latency(ns)
Socket0: 84490.22
Socket1: 412.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.39        Core1: 28.72        
Core2: 26.56        Core3: 29.14        
Core4: 30.19        Core5: 27.93        
Core6: 27.46        Core7: 23.53        
Core8: 26.51        Core9: 21.03        
Core10: 25.53        Core11: 26.41        
Core12: 26.02        Core13: 26.65        
Core14: 25.52        Core15: 25.41        
Core16: 28.23        Core17: 24.63        
Core18: 27.70        Core19: 26.75        
Core20: 29.16        Core21: 25.33        
Core22: 29.12        Core23: 30.89        
Core24: 29.86        Core25: 27.35        
Core26: 29.14        Core27: 25.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.41
Socket1: 26.40
DDR read Latency(ns)
Socket0: 91205.71
Socket1: 423.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.28        Core1: 29.34        
Core2: 27.01        Core3: 29.75        
Core4: 32.41        Core5: 29.58        
Core6: 26.59        Core7: 24.73        
Core8: 27.87        Core9: 21.56        
Core10: 26.34        Core11: 26.22        
Core12: 26.31        Core13: 26.30        
Core14: 24.91        Core15: 26.30        
Core16: 25.61        Core17: 25.30        
Core18: 25.60        Core19: 27.31        
Core20: 28.72        Core21: 26.71        
Core22: 27.96        Core23: 31.85        
Core24: 28.23        Core25: 26.41        
Core26: 27.08        Core27: 28.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.58
Socket1: 27.08
DDR read Latency(ns)
Socket0: 100823.92
Socket1: 416.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.63        Core1: 28.94        
Core2: 27.89        Core3: 29.42        
Core4: 27.69        Core5: 29.18        
Core6: 27.71        Core7: 24.94        
Core8: 26.54        Core9: 21.60        
Core10: 26.38        Core11: 27.84        
Core12: 26.90        Core13: 26.01        
Core14: 25.79        Core15: 26.10        
Core16: 26.53        Core17: 25.32        
Core18: 26.62        Core19: 27.86        
Core20: 26.77        Core21: 26.22        
Core22: 29.66        Core23: 32.19        
Core24: 27.53        Core25: 26.62        
Core26: 28.06        Core27: 26.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.21
Socket1: 27.05
DDR read Latency(ns)
Socket0: 97100.98
Socket1: 417.59
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.70        Core1: 29.03        
Core2: 28.66        Core3: 29.11        
Core4: 29.79        Core5: 28.01        
Core6: 29.49        Core7: 27.87        
Core8: 26.92        Core9: 24.06        
Core10: 26.19        Core11: 25.49        
Core12: 26.38        Core13: 27.16        
Core14: 25.91        Core15: 28.34        
Core16: 25.81        Core17: 27.09        
Core18: 25.50        Core19: 28.15        
Core20: 27.80        Core21: 29.47        
Core22: 28.50        Core23: 27.11        
Core24: 26.33        Core25: 28.30        
Core26: 27.39        Core27: 27.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.17
Socket1: 27.85
DDR read Latency(ns)
Socket0: 89968.15
Socket1: 406.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.94        Core1: 28.47        
Core2: 24.56        Core3: 29.75        
Core4: 26.30        Core5: 29.05        
Core6: 28.07        Core7: 27.68        
Core8: 28.18        Core9: 23.54        
Core10: 31.30        Core11: 24.13        
Core12: 26.21        Core13: 27.72        
Core14: 27.52        Core15: 27.64        
Core16: 26.80        Core17: 26.34        
Core18: 27.18        Core19: 27.86        
Core20: 28.79        Core21: 27.65        
Core22: 27.05        Core23: 27.02        
Core24: 27.21        Core25: 29.44        
Core26: 25.45        Core27: 27.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.43
Socket1: 27.51
DDR read Latency(ns)
Socket0: 94436.33
Socket1: 412.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.32        Core1: 28.25        
Core2: 25.85        Core3: 28.90        
Core4: 27.93        Core5: 28.39        
Core6: 21.34        Core7: 26.76        
Core8: 29.62        Core9: 22.93        
Core10: 22.59        Core11: 23.75        
Core12: 27.30        Core13: 29.69        
Core14: 28.42        Core15: 27.46        
Core16: 27.59        Core17: 27.25        
Core18: 28.24        Core19: 27.46        
Core20: 29.96        Core21: 27.22        
Core22: 26.74        Core23: 26.30        
Core24: 21.49        Core25: 29.29        
Core26: 25.79        Core27: 26.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.24
Socket1: 27.23
DDR read Latency(ns)
Socket0: 86896.75
Socket1: 416.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.45        Core1: 28.54        
Core2: 25.83        Core3: 26.79        
Core4: 28.82        Core5: 28.06        
Core6: 29.25        Core7: 26.34        
Core8: 30.96        Core9: 23.24        
Core10: 29.00        Core11: 23.93        
Core12: 28.06        Core13: 29.07        
Core14: 25.68        Core15: 26.50        
Core16: 25.44        Core17: 24.70        
Core18: 26.70        Core19: 26.26        
Core20: 28.38        Core21: 28.27        
Core22: 29.60        Core23: 25.11        
Core24: 28.62        Core25: 28.42        
Core26: 26.79        Core27: 25.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.41
Socket1: 26.49
DDR read Latency(ns)
Socket0: 94730.47
Socket1: 427.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.55        Core1: 28.91        
Core2: 26.45        Core3: 26.17        
Core4: 26.25        Core5: 29.23        
Core6: 26.45        Core7: 26.34        
Core8: 26.76        Core9: 23.89        
Core10: 27.52        Core11: 24.32        
Core12: 26.51        Core13: 26.84        
Core14: 28.34        Core15: 26.75        
Core16: 26.81        Core17: 24.03        
Core18: 27.34        Core19: 26.62        
Core20: 29.81        Core21: 27.61        
Core22: 31.68        Core23: 25.24        
Core24: 26.51        Core25: 28.58        
Core26: 26.02        Core27: 25.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.37
Socket1: 26.33
DDR read Latency(ns)
Socket0: 90908.06
Socket1: 439.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.53        Core1: 28.70        
Core2: 26.44        Core3: 26.22        
Core4: 27.21        Core5: 29.56        
Core6: 27.78        Core7: 26.50        
Core8: 28.02        Core9: 23.02        
Core10: 28.03        Core11: 23.78        
Core12: 27.31        Core13: 26.27        
Core14: 29.17        Core15: 27.49        
Core16: 27.25        Core17: 25.36        
Core18: 25.56        Core19: 26.44        
Core20: 24.01        Core21: 27.61        
Core22: 26.78        Core23: 27.73        
Core24: 26.46        Core25: 29.22        
Core26: 27.99        Core27: 26.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.77
Socket1: 26.74
DDR read Latency(ns)
Socket0: 91046.50
Socket1: 426.32
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.29        Core1: 27.39        
Core2: 28.46        Core3: 26.16        
Core4: 27.36        Core5: 30.40        
Core6: 26.91        Core7: 29.71        
Core8: 28.58        Core9: 21.51        
Core10: 27.34        Core11: 25.65        
Core12: 24.65        Core13: 23.53        
Core14: 25.98        Core15: 24.49        
Core16: 26.17        Core17: 23.56        
Core18: 26.45        Core19: 24.51        
Core20: 26.66        Core21: 24.09        
Core22: 26.82        Core23: 26.11        
Core24: 27.42        Core25: 30.94        
Core26: 29.16        Core27: 23.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.07
Socket1: 25.40
DDR read Latency(ns)
Socket0: 84473.98
Socket1: 439.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.56        Core1: 28.49        
Core2: 26.63        Core3: 26.43        
Core4: 28.51        Core5: 29.87        
Core6: 30.41        Core7: 28.43        
Core8: 31.13        Core9: 22.02        
Core10: 24.36        Core11: 25.76        
Core12: 24.53        Core13: 24.43        
Core14: 25.23        Core15: 24.68        
Core16: 26.26        Core17: 22.87        
Core18: 27.42        Core19: 24.26        
Core20: 26.82        Core21: 27.17        
Core22: 27.85        Core23: 26.58        
Core24: 28.22        Core25: 28.82        
Core26: 28.09        Core27: 23.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.22
Socket1: 25.77
DDR read Latency(ns)
Socket0: 85162.74
Socket1: 437.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.38        Core1: 28.82        
Core2: 22.42        Core3: 26.08        
Core4: 23.96        Core5: 28.56        
Core6: 18.33        Core7: 25.29        
Core8: 28.60        Core9: 21.60        
Core10: 27.69        Core11: 28.11        
Core12: 26.45        Core13: 25.06        
Core14: 28.09        Core15: 26.63        
Core16: 21.40        Core17: 25.46        
Core18: 28.56        Core19: 26.98        
Core20: 21.40        Core21: 27.77        
Core22: 28.43        Core23: 27.39        
Core24: 29.40        Core25: 28.61        
Core26: 28.36        Core27: 24.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.17
Socket1: 26.61
DDR read Latency(ns)
Socket0: 78307.77
Socket1: 418.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.81        Core1: 29.20        
Core2: 26.87        Core3: 26.68        
Core4: 30.21        Core5: 28.01        
Core6: 27.64        Core7: 25.30        
Core8: 29.62        Core9: 21.44        
Core10: 28.94        Core11: 28.29        
Core12: 26.24        Core13: 25.28        
Core14: 27.12        Core15: 26.29        
Core16: 29.23        Core17: 26.36        
Core18: 29.71        Core19: 27.72        
Core20: 26.56        Core21: 27.69        
Core22: 25.25        Core23: 28.55        
Core24: 24.28        Core25: 27.37        
Core26: 26.91        Core27: 24.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.44
Socket1: 26.81
DDR read Latency(ns)
Socket0: 86435.85
Socket1: 413.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.25        Core1: 29.17        
Core2: 27.90        Core3: 27.44        
Core4: 27.56        Core5: 28.19        
Core6: 30.23        Core7: 25.54        
Core8: 29.90        Core9: 22.93        
Core10: 29.57        Core11: 26.77        
Core12: 24.92        Core13: 25.67        
Core14: 25.36        Core15: 26.73        
Core16: 26.85        Core17: 25.33        
Core18: 26.45        Core19: 26.07        
Core20: 29.49        Core21: 27.43        
Core22: 27.94        Core23: 29.64        
Core24: 25.94        Core25: 27.05        
Core26: 28.77        Core27: 24.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.83
Socket1: 26.70
DDR read Latency(ns)
Socket0: 86349.57
Socket1: 417.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.81        Core1: 30.03        
Core2: 27.82        Core3: 26.63        
Core4: 27.84        Core5: 27.90        
Core6: 28.11        Core7: 25.66        
Core8: 29.26        Core9: 22.03        
Core10: 30.85        Core11: 27.31        
Core12: 26.59        Core13: 25.51        
Core14: 26.06        Core15: 26.57        
Core16: 28.38        Core17: 25.89        
Core18: 29.22        Core19: 26.09        
Core20: 27.02        Core21: 30.52        
Core22: 27.84        Core23: 27.90        
Core24: 27.79        Core25: 27.91        
Core26: 27.89        Core27: 24.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.71
Socket1: 26.75
DDR read Latency(ns)
Socket0: 86530.05
Socket1: 413.67
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.36        Core1: 30.45        
Core2: 31.32        Core3: 27.50        
Core4: 26.46        Core5: 27.64        
Core6: 25.17        Core7: 22.77        
Core8: 27.45        Core9: 23.19        
Core10: 28.87        Core11: 23.99        
Core12: 27.20        Core13: 29.69        
Core14: 26.57        Core15: 22.68        
Core16: 25.96        Core17: 24.34        
Core18: 29.58        Core19: 24.61        
Core20: 27.45        Core21: 30.44        
Core22: 24.98        Core23: 24.04        
Core24: 26.39        Core25: 27.00        
Core26: 29.44        Core27: 23.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.11
Socket1: 25.31
DDR read Latency(ns)
Socket0: 83411.50
Socket1: 447.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.63        Core1: 30.57        
Core2: 26.75        Core3: 26.91        
Core4: 26.40        Core5: 26.22        
Core6: 27.53        Core7: 26.63        
Core8: 28.72        Core9: 21.41        
Core10: 27.57        Core11: 28.01        
Core12: 26.88        Core13: 29.11        
Core14: 26.12        Core15: 21.73        
Core16: 26.82        Core17: 23.37        
Core18: 25.17        Core19: 21.71        
Core20: 29.22        Core21: 30.67        
Core22: 25.71        Core23: 24.09        
Core24: 26.16        Core25: 23.62        
Core26: 27.48        Core27: 27.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.80
Socket1: 25.17
DDR read Latency(ns)
Socket0: 84707.86
Socket1: 446.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.77        Core1: 30.30        
Core2: 26.67        Core3: 27.63        
Core4: 25.44        Core5: 26.30        
Core6: 20.34        Core7: 27.65        
Core8: 27.47        Core9: 21.20        
Core10: 21.00        Core11: 23.11        
Core12: 27.15        Core13: 29.05        
Core14: 29.21        Core15: 21.19        
Core16: 25.45        Core17: 22.89        
Core18: 24.79        Core19: 21.03        
Core20: 28.79        Core21: 29.91        
Core22: 24.01        Core23: 28.50        
Core24: 22.15        Core25: 22.47        
Core26: 26.71        Core27: 27.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.05
Socket1: 24.92
DDR read Latency(ns)
Socket0: 81492.73
Socket1: 456.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.61        Core1: 31.06        
Core2: 28.85        Core3: 28.60        
Core4: 27.05        Core5: 27.21        
Core6: 25.29        Core7: 23.71        
Core8: 30.40        Core9: 22.26        
Core10: 28.03        Core11: 25.67        
Core12: 27.60        Core13: 29.59        
Core14: 28.51        Core15: 25.08        
Core16: 26.67        Core17: 26.91        
Core18: 28.00        Core19: 24.21        
Core20: 30.96        Core21: 30.47        
Core22: 27.23        Core23: 26.82        
Core24: 27.55        Core25: 26.64        
Core26: 24.59        Core27: 25.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.11
Socket1: 26.40
DDR read Latency(ns)
Socket0: 83357.94
Socket1: 421.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.08        Core1: 30.43        
Core2: 26.63        Core3: 26.82        
Core4: 26.18        Core5: 26.29        
Core6: 26.75        Core7: 24.33        
Core8: 30.33        Core9: 21.65        
Core10: 29.63        Core11: 23.77        
Core12: 26.98        Core13: 28.88        
Core14: 28.08        Core15: 20.71        
Core16: 28.58        Core17: 22.33        
Core18: 25.15        Core19: 23.81        
Core20: 27.67        Core21: 30.68        
Core22: 26.39        Core23: 27.58        
Core24: 27.21        Core25: 23.24        
Core26: 27.31        Core27: 26.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.70
Socket1: 24.95
DDR read Latency(ns)
Socket0: 88947.29
Socket1: 458.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.40        Core1: 30.49        
Core2: 28.31        Core3: 24.24        
Core4: 26.81        Core5: 26.51        
Core6: 24.66        Core7: 27.92        
Core8: 31.13        Core9: 21.90        
Core10: 26.57        Core11: 25.46        
Core12: 27.14        Core13: 28.04        
Core14: 28.53        Core15: 22.04        
Core16: 26.56        Core17: 23.61        
Core18: 28.00        Core19: 26.88        
Core20: 26.87        Core21: 30.26        
Core22: 25.71        Core23: 23.91        
Core24: 25.67        Core25: 23.60        
Core26: 26.54        Core27: 27.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.06
Socket1: 25.38
DDR read Latency(ns)
Socket0: 82389.13
Socket1: 445.03
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.83        Core1: 28.54        
Core2: 28.56        Core3: 27.72        
Core4: 29.60        Core5: 30.28        
Core6: 27.98        Core7: 24.02        
Core8: 28.90        Core9: 22.49        
Core10: 28.29        Core11: 27.33        
Core12: 28.88        Core13: 22.84        
Core14: 28.36        Core15: 26.15        
Core16: 26.55        Core17: 24.71        
Core18: 29.60        Core19: 24.60        
Core20: 29.14        Core21: 24.50        
Core22: 27.89        Core23: 24.37        
Core24: 26.80        Core25: 28.20        
Core26: 29.29        Core27: 25.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.97
Socket1: 25.62
DDR read Latency(ns)
Socket0: 92704.22
Socket1: 443.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.24        Core1: 27.46        
Core2: 30.05        Core3: 27.63        
Core4: 29.43        Core5: 30.34        
Core6: 30.30        Core7: 24.50        
Core8: 29.47        Core9: 22.12        
Core10: 31.22        Core11: 27.51        
Core12: 29.13        Core13: 23.23        
Core14: 28.38        Core15: 27.72        
Core16: 27.93        Core17: 24.91        
Core18: 29.56        Core19: 24.19        
Core20: 29.64        Core21: 21.09        
Core22: 29.70        Core23: 24.79        
Core24: 28.72        Core25: 28.28        
Core26: 30.10        Core27: 24.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.67
Socket1: 25.13
DDR read Latency(ns)
Socket0: 97196.88
Socket1: 446.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.59        Core1: 28.29        
Core2: 30.81        Core3: 29.06        
Core4: 28.12        Core5: 28.73        
Core6: 30.16        Core7: 24.11        
Core8: 28.08        Core9: 21.87        
Core10: 29.68        Core11: 24.16        
Core12: 29.46        Core13: 23.92        
Core14: 28.08        Core15: 28.51        
Core16: 21.65        Core17: 24.78        
Core18: 19.99        Core19: 23.57        
Core20: 23.45        Core21: 22.46        
Core22: 20.91        Core23: 27.14        
Core24: 29.18        Core25: 28.15        
Core26: 28.23        Core27: 24.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.61
Socket1: 25.41
DDR read Latency(ns)
Socket0: 89799.00
Socket1: 439.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.22        Core1: 28.61        
Core2: 29.88        Core3: 28.54        
Core4: 30.71        Core5: 30.23        
Core6: 29.39        Core7: 26.85        
Core8: 30.97        Core9: 22.50        
Core10: 28.66        Core11: 24.49        
Core12: 26.45        Core13: 25.13        
Core14: 31.01        Core15: 30.18        
Core16: 30.06        Core17: 26.98        
Core18: 28.42        Core19: 25.08        
Core20: 31.18        Core21: 23.20        
Core22: 30.15        Core23: 26.88        
Core24: 30.48        Core25: 28.91        
Core26: 30.24        Core27: 25.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.09
Socket1: 26.47
DDR read Latency(ns)
Socket0: 98684.45
Socket1: 422.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.11        Core1: 28.99        
Core2: 27.70        Core3: 28.66        
Core4: 29.77        Core5: 29.95        
Core6: 29.14        Core7: 26.73        
Core8: 27.61        Core9: 22.64        
Core10: 29.26        Core11: 25.06        
Core12: 30.35        Core13: 25.20        
Core14: 27.88        Core15: 29.04        
Core16: 29.37        Core17: 27.07        
Core18: 31.55        Core19: 25.30        
Core20: 28.87        Core21: 24.21        
Core22: 28.53        Core23: 26.75        
Core24: 30.46        Core25: 28.87        
Core26: 30.06        Core27: 25.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.86
Socket1: 26.64
DDR read Latency(ns)
Socket0: 97761.00
Socket1: 421.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.65        Core1: 28.69        
Core2: 29.91        Core3: 28.84        
Core4: 29.30        Core5: 30.29        
Core6: 30.40        Core7: 26.10        
Core8: 28.93        Core9: 22.63        
Core10: 29.08        Core11: 24.86        
Core12: 29.14        Core13: 25.23        
Core14: 25.71        Core15: 30.05        
Core16: 28.28        Core17: 27.00        
Core18: 29.65        Core19: 25.04        
Core20: 27.40        Core21: 23.52        
Core22: 27.16        Core23: 26.45        
Core24: 29.59        Core25: 28.87        
Core26: 29.70        Core27: 25.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.97
Socket1: 26.45
DDR read Latency(ns)
Socket0: 98069.14
Socket1: 425.52
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.26        Core1: 28.79        
Core2: 27.98        Core3: 26.53        
Core4: 27.93        Core5: 28.55        
Core6: 27.53        Core7: 24.27        
Core8: 26.96        Core9: 23.96        
Core10: 27.13        Core11: 25.13        
Core12: 27.35        Core13: 25.58        
Core14: 29.31        Core15: 25.83        
Core16: 26.90        Core17: 22.42        
Core18: 29.17        Core19: 28.78        
Core20: 28.43        Core21: 30.73        
Core22: 28.90        Core23: 24.47        
Core24: 28.53        Core25: 26.19        
Core26: 29.88        Core27: 24.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.05
Socket1: 25.93
DDR read Latency(ns)
Socket0: 83549.05
Socket1: 426.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.68        Core1: 28.59        
Core2: 29.68        Core3: 26.42        
Core4: 31.83        Core5: 28.46        
Core6: 30.72        Core7: 25.50        
Core8: 29.16        Core9: 23.90        
Core10: 30.38        Core11: 26.61        
Core12: 27.84        Core13: 24.95        
Core14: 29.13        Core15: 27.31        
Core16: 30.57        Core17: 22.59        
Core18: 28.84        Core19: 29.16        
Core20: 30.43        Core21: 30.20        
Core22: 29.15        Core23: 25.47        
Core24: 29.14        Core25: 25.69        
Core26: 28.85        Core27: 24.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.96
Socket1: 26.25
DDR read Latency(ns)
Socket0: 84782.81
Socket1: 423.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.02        Core1: 28.25        
Core2: 25.67        Core3: 26.98        
Core4: 28.46        Core5: 28.93        
Core6: 27.78        Core7: 23.59        
Core8: 27.13        Core9: 24.19        
Core10: 27.35        Core11: 27.73        
Core12: 27.82        Core13: 25.56        
Core14: 28.07        Core15: 25.86        
Core16: 21.51        Core17: 23.64        
Core18: 22.45        Core19: 30.12        
Core20: 24.14        Core21: 28.69        
Core22: 19.96        Core23: 27.32        
Core24: 21.06        Core25: 26.42        
Core26: 27.30        Core27: 24.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.10
Socket1: 26.43
DDR read Latency(ns)
Socket0: 86442.45
Socket1: 420.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.81        Core1: 28.51        
Core2: 27.26        Core3: 26.98        
Core4: 27.66        Core5: 28.83        
Core6: 31.64        Core7: 25.28        
Core8: 27.29        Core9: 23.30        
Core10: 28.96        Core11: 23.46        
Core12: 27.86        Core13: 24.51        
Core14: 28.32        Core15: 25.50        
Core16: 28.58        Core17: 23.98        
Core18: 28.23        Core19: 24.77        
Core20: 27.64        Core21: 27.58        
Core22: 27.54        Core23: 27.78        
Core24: 31.03        Core25: 31.17        
Core26: 27.33        Core27: 25.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.99
Socket1: 25.97
DDR read Latency(ns)
Socket0: 84666.96
Socket1: 427.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.82        Core1: 30.63        
Core2: 28.52        Core3: 25.68        
Core4: 30.01        Core5: 28.61        
Core6: 30.27        Core7: 23.02        
Core8: 29.91        Core9: 24.99        
Core10: 28.05        Core11: 23.51        
Core12: 28.32        Core13: 25.29        
Core14: 27.44        Core15: 25.56        
Core16: 29.20        Core17: 23.44        
Core18: 29.68        Core19: 25.98        
Core20: 29.96        Core21: 29.86        
Core22: 30.49        Core23: 24.64        
Core24: 29.17        Core25: 31.33        
Core26: 27.39        Core27: 25.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.18
Socket1: 25.63
DDR read Latency(ns)
Socket0: 83407.84
Socket1: 428.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.54        Core1: 28.37        
Core2: 26.82        Core3: 26.11        
Core4: 30.35        Core5: 28.84        
Core6: 29.91        Core7: 25.83        
Core8: 32.04        Core9: 23.90        
Core10: 27.54        Core11: 23.35        
Core12: 27.56        Core13: 24.54        
Core14: 27.64        Core15: 27.14        
Core16: 25.80        Core17: 22.87        
Core18: 26.62        Core19: 24.94        
Core20: 28.78        Core21: 26.81        
Core22: 27.05        Core23: 24.85        
Core24: 27.84        Core25: 31.59        
Core26: 29.95        Core27: 24.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.68
Socket1: 25.69
DDR read Latency(ns)
Socket0: 80336.38
Socket1: 429.00
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.32        Core1: 30.07        
Core2: 30.40        Core3: 28.12        
Core4: 27.54        Core5: 26.96        
Core6: 27.97        Core7: 24.18        
Core8: 26.73        Core9: 22.09        
Core10: 27.37        Core11: 29.42        
Core12: 27.36        Core13: 24.28        
Core14: 27.75        Core15: 26.22        
Core16: 27.36        Core17: 23.61        
Core18: 28.22        Core19: 25.62        
Core20: 28.17        Core21: 28.71        
Core22: 25.94        Core23: 24.35        
Core24: 28.64        Core25: 26.56        
Core26: 28.60        Core27: 24.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.31
Socket1: 25.89
DDR read Latency(ns)
Socket0: 87526.12
Socket1: 431.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.71        Core1: 30.05        
Core2: 27.49        Core3: 28.38        
Core4: 28.29        Core5: 27.52        
Core6: 29.21        Core7: 24.36        
Core8: 27.55        Core9: 22.38        
Core10: 26.78        Core11: 29.53        
Core12: 28.11        Core13: 24.78        
Core14: 27.10        Core15: 26.18        
Core16: 30.19        Core17: 24.38        
Core18: 26.16        Core19: 25.56        
Core20: 29.29        Core21: 27.75        
Core22: 28.86        Core23: 24.50        
Core24: 28.26        Core25: 27.86        
Core26: 29.29        Core27: 24.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.84
Socket1: 26.14
DDR read Latency(ns)
Socket0: 90059.94
Socket1: 426.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.34        Core1: 30.54        
Core2: 30.01        Core3: 28.83        
Core4: 28.09        Core5: 27.29        
Core6: 29.38        Core7: 24.38        
Core8: 27.69        Core9: 22.65        
Core10: 29.98        Core11: 30.05        
Core12: 30.15        Core13: 25.73        
Core14: 28.04        Core15: 26.60        
Core16: 21.36        Core17: 24.63        
Core18: 29.28        Core19: 26.35        
Core20: 21.18        Core21: 28.39        
Core22: 26.41        Core23: 25.77        
Core24: 31.91        Core25: 27.62        
Core26: 27.23        Core27: 24.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.82
Socket1: 26.50
DDR read Latency(ns)
Socket0: 81801.46
Socket1: 422.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.29        Core1: 28.61        
Core2: 29.39        Core3: 28.89        
Core4: 27.95        Core5: 28.35        
Core6: 27.04        Core7: 24.62        
Core8: 28.09        Core9: 23.24        
Core10: 27.03        Core11: 27.28        
Core12: 28.33        Core13: 26.24        
Core14: 29.82        Core15: 28.25        
Core16: 29.13        Core17: 25.94        
Core18: 28.79        Core19: 26.29        
Core20: 29.33        Core21: 26.53        
Core22: 29.80        Core23: 26.90        
Core24: 27.55        Core25: 30.64        
Core26: 28.81        Core27: 24.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.03
Socket1: 26.87
DDR read Latency(ns)
Socket0: 91466.82
Socket1: 413.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.81        Core1: 28.86        
Core2: 24.15        Core3: 27.05        
Core4: 25.93        Core5: 29.05        
Core6: 28.60        Core7: 26.23        
Core8: 26.80        Core9: 21.42        
Core10: 26.74        Core11: 29.21        
Core12: 27.31        Core13: 22.05        
Core14: 28.06        Core15: 26.46        
Core16: 27.73        Core17: 21.23        
Core18: 27.60        Core19: 22.83        
Core20: 26.52        Core21: 24.85        
Core22: 29.48        Core23: 24.64        
Core24: 27.20        Core25: 30.45        
Core26: 29.14        Core27: 22.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.06
Socket1: 24.98
DDR read Latency(ns)
Socket0: 86196.89
Socket1: 457.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.23        Core1: 29.22        
Core2: 28.70        Core3: 27.48        
Core4: 24.42        Core5: 28.88        
Core6: 27.72        Core7: 26.91        
Core8: 28.53        Core9: 22.00        
Core10: 27.59        Core11: 29.45        
Core12: 25.57        Core13: 23.44        
Core14: 27.69        Core15: 24.92        
Core16: 31.20        Core17: 22.21        
Core18: 27.80        Core19: 24.69        
Core20: 26.89        Core21: 26.15        
Core22: 27.14        Core23: 22.63        
Core24: 27.50        Core25: 29.04        
Core26: 30.06        Core27: 23.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.00
Socket1: 25.39
DDR read Latency(ns)
Socket0: 86627.90
Socket1: 447.48
