#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jan 13 02:03:38 2021
# Process ID: 40628
# Current directory: E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/system_krnl_vadd_1_0_synth_1
# Command line: vivado.exe -log system_krnl_vadd_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_krnl_vadd_1_0.tcl
# Log file: E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/system_krnl_vadd_1_0_synth_1/system_krnl_vadd_1_0.vds
# Journal file: E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/system_krnl_vadd_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_krnl_vadd_1_0.tcl -notrace
INFO: Dispatch client connection id - 54117
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/KV260/package/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_krnl_vadd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Vitis/Vitis/2021.1/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/KV260/package/binary_container_1.build/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Vitis/Vitis/2021.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vitis/Vivado/2021.1/data/ip'.
Command: synth_design -top system_krnl_vadd_1_0 -part xck26-sfvc784-2LV-c -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33776
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1583.547 ; gain = 125.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_krnl_vadd_1_0' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_krnl_vadd_1_0/synth/system_krnl_vadd_1_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd.v:12]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_v1_buffer' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_v1_buffer.v:6]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_v1_buffer' (1#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_v1_buffer.v:6]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_krnl_vadd_Pipeline_read1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_krnl_vadd_Pipeline_read1.v:10]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_flow_control_loop_pipe_sequential_init' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_flow_control_loop_pipe_sequential_init' (2#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_krnl_vadd_Pipeline_read1' (3#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_krnl_vadd_Pipeline_read1.v:10]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_krnl_vadd_Pipeline_vadd_writeC' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_krnl_vadd_Pipeline_vadd_writeC.v:10]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_krnl_vadd_Pipeline_vadd_writeC' (4#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_krnl_vadd_Pipeline_vadd_writeC.v:10]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_control_s_axi' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_control_s_axi.v:230]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_control_s_axi' (5#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_gmem_m_axi' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_gmem_m_axi_write' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:1653]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_gmem_m_axi_fifo' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_gmem_m_axi_fifo' (6#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_gmem_m_axi_reg_slice' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_gmem_m_axi_reg_slice' (7#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_gmem_m_axi_fifo__parameterized0' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_gmem_m_axi_fifo__parameterized0' (7#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_gmem_m_axi_buffer' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:529]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:581]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_gmem_m_axi_buffer' (8#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_gmem_m_axi_fifo__parameterized1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_gmem_m_axi_fifo__parameterized1' (8#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_gmem_m_axi_fifo__parameterized2' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_gmem_m_axi_fifo__parameterized2' (8#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_gmem_m_axi_write' (9#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:1653]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_gmem_m_axi_read' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:931]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_gmem_m_axi_buffer__parameterized0' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:529]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:581]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_gmem_m_axi_buffer__parameterized0' (9#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_gmem_m_axi_reg_slice__parameterized0' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_gmem_m_axi_reg_slice__parameterized0' (9#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_gmem_m_axi_read' (10#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:931]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_gmem_m_axi_throttle' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_gmem_m_axi_reg_slice__parameterized1' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_gmem_m_axi_reg_slice__parameterized1' (10#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_gmem_m_axi_fifo__parameterized3' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_gmem_m_axi_fifo__parameterized3' (10#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'krnl_vadd_gmem_m_axi_fifo__parameterized4' [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_gmem_m_axi_fifo__parameterized4' (10#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_gmem_m_axi_throttle' (11#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:709]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd_gmem_m_axi' (12#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd_gmem_m_axi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vadd' (13#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ipshared/6eb3/hdl/verilog/krnl_vadd.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_krnl_vadd_1_0' (14#1) [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_krnl_vadd_1_0/synth/system_krnl_vadd_1_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1678.453 ; gain = 220.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1696.383 ; gain = 238.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1696.383 ; gain = 238.695
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.390 . Memory (MB): peak = 1696.383 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_krnl_vadd_1_0/constraints/krnl_vadd_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/system/ip/system_krnl_vadd_1_0/constraints/krnl_vadd_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/system_krnl_vadd_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/system_krnl_vadd_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1885.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.531 . Memory (MB): peak = 1895.062 ; gain = 10.055
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1895.062 ; gain = 437.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1895.062 ; gain = 437.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/system_krnl_vadd_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1895.062 ; gain = 437.375
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'krnl_vadd_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'krnl_vadd_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vadd_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vadd_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vadd_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'krnl_vadd_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'krnl_vadd_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vadd_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vadd_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vadd_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1895.062 ; gain = 437.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 7     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              214 Bit    Registers := 1     
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 10    
	               62 Bit    Registers := 3     
	               52 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 19    
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 94    
+---RAMs : 
	               9K Bit	(256 X 36 bit)          RAMs := 1     
	               8K Bit	(256 X 32 bit)          RAMs := 1     
	               8K Bit	(256 X 35 bit)          RAMs := 1     
+---Muxes : 
	   3 Input  214 Bit        Muxes := 1     
	   2 Input  214 Bit        Muxes := 1     
	 215 Input  214 Bit        Muxes := 1     
	   2 Input  147 Bit        Muxes := 1     
	   2 Input  145 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   76 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 12    
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 11    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 14    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 62    
	   3 Input    2 Bit        Muxes := 12    
	   5 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 90    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
RAM ("inst/v1_buffer_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 1895.062 ; gain = 437.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name       | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst              | v1_buffer_U/ram_reg          | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst/gmem_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/gmem_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 2316.977 ; gain = 859.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 2359.926 ; gain = 902.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name       | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst              | v1_buffer_U/ram_reg          | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst/gmem_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/gmem_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/v1_buffer_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/v1_buffer_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 2372.758 ; gain = 915.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 2385.973 ; gain = 928.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 2385.973 ; gain = 928.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 2385.973 ; gain = 928.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 2385.973 ; gain = 928.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 2385.973 ; gain = 928.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 2385.973 ; gain = 928.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[68] | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__1     | mem_reg[68] | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[68] | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__4     | mem_reg[15] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[15] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |   126|
|2     |LUT1     |   126|
|3     |LUT2     |   328|
|4     |LUT3     |   756|
|5     |LUT4     |   479|
|6     |LUT5     |   174|
|7     |LUT6     |   477|
|8     |MUXF7    |   192|
|9     |RAMB18E2 |     3|
|11    |SRL16E   |   105|
|12    |SRLC32E  |   576|
|13    |FDRE     |  3144|
|14    |FDSE     |     5|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 2385.973 ; gain = 928.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 2385.973 ; gain = 729.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 2385.973 ; gain = 928.285
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2398.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 318 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/v1_buffer_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6baa7755
INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 2412.910 ; gain = 1234.539
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/system_krnl_vadd_1_0_synth_1/system_krnl_vadd_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_krnl_vadd_1_0, cache-ID = 374b00587786831c
INFO: [Coretcl 2-1174] Renamed 25 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/KV260/package/binary_container_1.build/link/vivado/vpl/prj/prj.runs/system_krnl_vadd_1_0_synth_1/system_krnl_vadd_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_krnl_vadd_1_0_utilization_synth.rpt -pb system_krnl_vadd_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 13 02:05:08 2021...
