onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -divider Wishbone
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/rst
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/dispatch_dat_out
add wave -noupdate -radix hexadecimal /tb_cc_rcs_bcs_ac/i_readout_card1/dispatch_addr_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/dispatch_tga_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/dispatch_we_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/dispatch_stb_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/dispatch_cyc_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_clk_card/lvds_cmd
add wave -noupdate -divider {coadd dynamic manager}
add wave -noupdate -radix decimal /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/i_clamp_val_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/en_clamp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/current_coadd_dat_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/coadd_dat_frm_bank0_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/coadd_dat_frm_bank1_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/intgrl_dat_frm_bank0_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/intgrl_dat_frm_bank1_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/current_coadd_dat_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/current_integral_dat_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/integral_result_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/shifted_initialize_window
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/integral_result
add wave -noupdate -color purple -itemcolor PINk -label PREVIOUS_INTEGRAL /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/previous_intgral
add wave -noupdate -radix hexadecimal /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/previous_coadd
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/initialize_window_max_dly
add wave -noupdate -color gold -itemcolor gold -label {ARZ - restart_frame_aligned} /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/restart_frame_aligned_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/row_switch_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/current_diff_dat_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/diff_result
add wave -noupdate -divider adc_sample_coadd
add wave -noupdate -color Orchid -itemcolor Orchid /tb_cc_rcs_bcs_ac/i_readout_card1/i_frame_timing/adc_coadd_en_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/restart_frame_1row_prev_i
add wave -noupdate -color gold -itemcolor gold -label {ARZ restart_frame_aligned} /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/restart_frame_aligned_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/clk_n
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/initialize_window_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadded_addr_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadded_dat_o
add wave -noupdate -color gold -itemcolor gold -label COADD_DONE_O /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadd_done_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/current_coadd_dat_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/current_diff_dat_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/current_integral_dat_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/adc_offset_dat_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/adc_offset_adr_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadd_dat_porta_bank0
add wave -noupdate -radix decimal /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadd_dat_portb_bank0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadd_dat_porta_bank1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadd_dat_portb_bank1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/intgrl_dat_portb_bank0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/intgrl_dat_portb_bank1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/adc_coadd_en_5delay
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/adc_coadd_en_4delay
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/samples_coadd_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadd_write_addr
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/clr_samples_coadd_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/address_count_en
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/clr_address_count
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/wren_bank0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/wren_bank1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/wren_for_fsfb
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/current_bank
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/integral_result
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/adc_dat_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_clamp_val_i
add wave -noupdate -divider {Frame Timing}
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_frame_timing/row_len_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_frame_timing/num_rows_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_frame_timing/sample_delay
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_frame_timing/sample_num
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_frame_timing/ftc/row_count_int
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_wbs_frame_data/data_mode
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/samples_coadd_reg
add wave -noupdate -divider {servo paramters}
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/servo_mode_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_addr_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_dat_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/flux_quanta_addr_o
add wave -noupdate -radix decimal /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/flux_quanta_dat_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/num_flux_quanta_prev_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/num_flux_quanta_pres_rdy_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/adc_offset_dat_i
add wave -noupdate -radix decimal /tb_cc_rcs_bcs_ac/i_readout_card1/adc1_dat
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/adc_dat_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/clk_50_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/rst_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_clamp_val_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/adc_coadd_en_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/restart_frame_1row_prev_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/restart_frame_aligned_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/row_switch_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/initialize_window_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadded_addr_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadded_dat_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadd_done_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/current_coadd_dat_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/current_diff_dat_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/current_integral_dat_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/adc_offset_dat_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/adc_offset_adr_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadd_dat_porta_bank0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadd_dat_portb_bank0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadd_dat_porta_bank1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadd_dat_portb_bank1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/intgrl_dat_portb_bank0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/intgrl_dat_portb_bank1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/adc_coadd_en_5delay
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/adc_coadd_en_4delay
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/samples_coadd_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadd_write_addr
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/clr_samples_coadd_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/address_count_en
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/clr_address_count
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/wren_bank0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/wren_bank1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/wren_for_fsfb
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/current_bank
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/integral_result
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/adc_dat_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/clk_50_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/rst_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_clamp_val_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/adc_coadd_en_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/restart_frame_1row_prev_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/restart_frame_aligned_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/row_switch_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/initialize_window_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadded_addr_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadded_dat_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadd_done_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/current_coadd_dat_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/current_diff_dat_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/current_integral_dat_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/adc_offset_dat_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/adc_offset_adr_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadd_dat_porta_bank0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadd_dat_portb_bank0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadd_dat_porta_bank1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadd_dat_portb_bank1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/intgrl_dat_portb_bank0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/intgrl_dat_portb_bank1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/adc_coadd_en_5delay
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/adc_coadd_en_4delay
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/samples_coadd_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/coadd_write_addr
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/clr_samples_coadd_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/address_count_en
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/clr_address_count
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/wren_bank0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/wren_bank1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/wren_for_fsfb
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/current_bank
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/integral_result
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/clock
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/data
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/rdaddress_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/rdaddress_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/wraddress
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/wren
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/qa
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/qb
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/sub_wire0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/sub_wire1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/wren
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/data
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/wraddress
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/inclock
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/inclocken
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/rden_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/rden_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/rdaddress_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/rdaddress_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/outclock
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/outclocken
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/aclr
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/qa
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/qb
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/idata_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/idata_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/idata_hi
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/idata_lo
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/iqa_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/iqa_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/iqb_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/iqb_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/iwren_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/iwren_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/iwren_hi
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/iwren_lo
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/irdaddress_tmp_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/irdaddress_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/irdaddress_tmp_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/irdaddress_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/iwraddress_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/iwraddress_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/iwraddress_hi
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/iwraddress_lo
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/irden_tmp_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/irden_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/irden_tmp_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/irden_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/unused_port0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/unused_port1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/iqa_non_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/iqb_non_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/iqa_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/iqb_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/iinclock_non_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/ioutclock_non_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/write_at_low_clock
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/rden_low_output_0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/wren_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/rden_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/rden_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/data_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/address_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/address_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/clock0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/clock1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/clocken0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/clocken1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/clocken2
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/clocken3
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/aclr0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/aclr1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/addressstall_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/addressstall_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/byteena_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/byteena_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/q_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/q_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/eccstatus
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_data_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_data_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp2_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp_wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp2_wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp_wren_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp2_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_output_latch
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_current_written_data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_original_data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_original_data_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_a_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_b_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_a_x
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_b_x
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_address_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_address_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_wren_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_wren_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_rden_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_rden_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_read_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_read_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_reread_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_reread_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_reread_flag2_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_reread_flag2_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_write_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_write_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_nmram_write_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_nmram_write_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_indata_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_address_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_wrcontrol_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_indata_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_address_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_wrcontrol_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_outdata_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_outdata_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_rdcontrol_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/good_to_go_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/good_to_go_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_b0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_b1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_inclocken0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_input_clocken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_outdata_clken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_outdata_clken_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_a_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_b_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/default_val
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_data_zero_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_data_zero_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_data_ones_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_data_ones_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/same_clock_pulse
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_a1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_b1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_signal_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_signal_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_good_to_write_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_good_to_write_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/wren_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/rden_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/rden_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/data_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/address_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/address_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/clock0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/clock1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/clocken0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/clocken1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/clocken2
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/clocken3
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/aclr0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/aclr1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/addressstall_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/addressstall_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/byteena_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/byteena_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/q_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/q_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/eccstatus
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_data_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_data_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp2_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp_wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp2_wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp_wren_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp2_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_output_latch
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_current_written_data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_original_data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_original_data_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_a_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_b_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_a_x
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_b_x
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_a_out_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_b_out_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_address_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_address_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_wren_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_wren_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_rden_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_rden_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_read_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_read_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_reread_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_reread_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_reread_flag2_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_reread_flag2_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_write_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_write_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_nmram_write_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_nmram_write_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_indata_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_address_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_wrcontrol_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_indata_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_address_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_wrcontrol_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_outdata_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_outdata_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_rdcontrol_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/good_to_go_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/good_to_go_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_b0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_b1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_inclocken0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_input_clocken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_outdata_clken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_outdata_clken_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_a_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_b_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/default_val
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_data_zero_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_data_zero_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_data_ones_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_data_ones_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/same_clock_pulse
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_a1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_b1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_signal_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_signal_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_good_to_write_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_good_to_write_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/clock
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/data
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/rdaddress_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/rdaddress_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/wraddress
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/wren
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/qa
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/qb
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/sub_wire0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/sub_wire1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/wren
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/data
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/wraddress
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/inclock
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/inclocken
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/rden_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/rden_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/rdaddress_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/rdaddress_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/outclock
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/outclocken
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/aclr
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/qa
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/qb
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/idata_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/idata_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/idata_hi
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/idata_lo
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/iqa_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/iqa_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/iqb_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/iqb_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/iwren_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/iwren_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/iwren_hi
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/iwren_lo
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/irdaddress_tmp_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/irdaddress_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/irdaddress_tmp_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/irdaddress_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/iwraddress_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/iwraddress_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/iwraddress_hi
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/iwraddress_lo
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/irden_tmp_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/irden_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/irden_tmp_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/irden_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/unused_port0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/unused_port1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/iqa_non_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/iqb_non_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/iqa_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/iqb_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/iinclock_non_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/ioutclock_non_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/write_at_low_clock
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/rden_low_output_0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/wren_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/rden_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/rden_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/data_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/address_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/address_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/clock0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/clock1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/clocken0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/clocken1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/clocken2
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/clocken3
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/aclr0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/aclr1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/addressstall_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/addressstall_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/byteena_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/byteena_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/q_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/q_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/eccstatus
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_data_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_data_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp2_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp_wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp2_wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp_wren_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp2_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_output_latch
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_current_written_data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_original_data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_original_data_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_a_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_b_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_a_x
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_b_x
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_address_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_address_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_wren_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_wren_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_rden_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_rden_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_read_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_read_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_reread_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_reread_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_reread_flag2_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_reread_flag2_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_write_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_write_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_nmram_write_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_nmram_write_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_indata_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_address_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_wrcontrol_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_indata_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_address_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_wrcontrol_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_outdata_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_outdata_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_rdcontrol_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/good_to_go_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/good_to_go_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_b0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_b1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_inclocken0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_input_clocken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_outdata_clken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_outdata_clken_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_a_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_b_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/default_val
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_data_zero_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_data_zero_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_data_ones_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_data_ones_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/same_clock_pulse
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_a1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_b1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_signal_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_signal_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_good_to_write_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_good_to_write_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/wren_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/rden_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/rden_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/data_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/address_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/address_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/clock0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/clock1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/clocken0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/clocken1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/clocken2
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/clocken3
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/aclr0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/aclr1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/addressstall_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/addressstall_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/byteena_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/byteena_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/q_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/q_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/eccstatus
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_data_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_data_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp2_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp_wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp2_wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp_wren_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp2_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_output_latch
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_current_written_data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_original_data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_original_data_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_a_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_b_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_a_x
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_b_x
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_a_out_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_b_out_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_address_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_address_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_wren_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_wren_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_rden_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_rden_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_read_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_read_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_reread_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_reread_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_reread_flag2_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_reread_flag2_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_write_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_write_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_nmram_write_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_nmram_write_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_indata_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_address_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_wrcontrol_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_indata_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_address_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_wrcontrol_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_outdata_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_outdata_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_rdcontrol_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/good_to_go_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/good_to_go_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_b0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_b1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_inclocken0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_input_clocken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_outdata_clken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_outdata_clken_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_a_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_b_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/default_val
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_data_zero_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_data_zero_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_data_ones_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_data_ones_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/same_clock_pulse
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_a1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_b1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_signal_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_signal_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_good_to_write_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_good_to_write_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/clock
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/data
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/rdaddress_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/rdaddress_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/wraddress
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/wren
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/qa
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/qb
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/sub_wire0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/sub_wire1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/wren
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/data
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/wraddress
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/inclock
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/inclocken
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/rden_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/rden_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/rdaddress_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/rdaddress_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/outclock
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/outclocken
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/aclr
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/qa
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/qb
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/idata_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/idata_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/idata_hi
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/idata_lo
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/iqa_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/iqa_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/iqb_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/iqb_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/iwren_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/iwren_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/iwren_hi
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/iwren_lo
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/irdaddress_tmp_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/irdaddress_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/irdaddress_tmp_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/irdaddress_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/iwraddress_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/iwraddress_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/iwraddress_hi
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/iwraddress_lo
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/irden_tmp_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/irden_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/irden_tmp_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/irden_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/unused_port0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/unused_port1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/iqa_non_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/iqb_non_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/iqa_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/iqb_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/iinclock_non_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/ioutclock_non_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/write_at_low_clock
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/rden_low_output_0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/wren_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/rden_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/rden_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/data_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/address_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/address_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/clock0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/clock1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/clocken0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/clocken1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/clocken2
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/clocken3
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/aclr0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/aclr1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/addressstall_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/addressstall_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/byteena_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/byteena_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/q_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/q_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/eccstatus
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_data_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_data_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp2_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp_wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp2_wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp_wren_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp2_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_q_output_latch
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_current_written_data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_original_data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_original_data_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_a_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_b_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_a_x
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_b_x
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_address_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_address_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_wren_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_wren_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_rden_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_rden_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_read_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_read_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_reread_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_reread_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_reread_flag2_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_reread_flag2_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_write_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_write_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_nmram_write_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_nmram_write_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_indata_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_address_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_wrcontrol_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_indata_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_address_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_wrcontrol_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_outdata_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_outdata_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_rdcontrol_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/good_to_go_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/good_to_go_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_b0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_b1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_inclocken0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_input_clocken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_outdata_clken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_outdata_clken_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_a_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_b_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/default_val
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_data_zero_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_data_zero_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_data_ones_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_data_ones_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/same_clock_pulse
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_a1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_b1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_signal_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_signal_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_good_to_write_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram0/u0/i_good_to_write_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/wren_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/rden_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/rden_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/data_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/address_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/address_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/clock0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/clock1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/clocken0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/clocken1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/clocken2
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/clocken3
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/aclr0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/aclr1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/addressstall_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/addressstall_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/byteena_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/byteena_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/q_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/q_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/eccstatus
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_data_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_data_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp2_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp_wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp2_wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp_wren_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp2_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_q_output_latch
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_current_written_data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_original_data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_original_data_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_a_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_b_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_a_x
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_b_x
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_a_out_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_b_out_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_address_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_address_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_wren_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_wren_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_rden_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_rden_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_read_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_read_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_reread_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_reread_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_reread_flag2_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_reread_flag2_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_write_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_write_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_nmram_write_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_nmram_write_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_indata_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_address_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_wrcontrol_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_indata_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_address_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_wrcontrol_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_outdata_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_outdata_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_rdcontrol_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/good_to_go_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/good_to_go_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_b0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_b1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_inclocken0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_input_clocken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_outdata_clken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_outdata_clken_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_a_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_b_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/default_val
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_data_zero_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_data_zero_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_data_ones_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_data_ones_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/same_clock_pulse
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_a1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_b1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_signal_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_signal_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_good_to_write_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank0/alt3pram_component/stratix_dualport_ram1/u1/i_good_to_write_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/clock
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/data
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/rdaddress_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/rdaddress_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/wraddress
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/wren
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/qa
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/qb
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/sub_wire0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/sub_wire1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/wren
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/data
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/wraddress
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/inclock
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/inclocken
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/rden_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/rden_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/rdaddress_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/rdaddress_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/outclock
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/outclocken
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/aclr
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/qa
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/qb
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/idata_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/idata_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/idata_hi
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/idata_lo
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/iqa_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/iqa_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/iqb_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/iqb_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/iwren_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/iwren_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/iwren_hi
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/iwren_lo
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/irdaddress_tmp_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/irdaddress_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/irdaddress_tmp_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/irdaddress_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/iwraddress_tmp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/iwraddress_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/iwraddress_hi
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/iwraddress_lo
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/irden_tmp_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/irden_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/irden_tmp_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/irden_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/unused_port0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/unused_port1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/iqa_non_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/iqb_non_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/iqa_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/iqb_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/iinclock_non_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/ioutclock_non_stratix
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/write_at_low_clock
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/rden_low_output_0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/wren_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/rden_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/rden_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/data_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/address_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/address_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/clock0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/clock1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/clocken0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/clocken1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/clocken2
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/clocken3
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/aclr0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/aclr1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/addressstall_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/addressstall_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/byteena_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/byteena_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/q_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/q_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/eccstatus
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_data_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_data_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp2_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp_wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp2_wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp_wren_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_tmp2_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_q_output_latch
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_current_written_data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_original_data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_original_data_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_a_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_b_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_a_x
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_b_x
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_a_out_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_mask_reg_b_out_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_address_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_address_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_wren_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_wren_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_rden_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_rden_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_read_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_read_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_reread_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_reread_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_reread_flag2_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_reread_flag2_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_write_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_write_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_nmram_write_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_nmram_write_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_indata_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_address_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_wrcontrol_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_indata_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_address_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_wrcontrol_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_outdata_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_outdata_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_rdcontrol_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_byteena_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/good_to_go_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/good_to_go_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_b0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_b1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_inclocken0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_input_clocken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_outdata_clken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_outdata_clken_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_a_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_core_clocken_b_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/default_val
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_data_zero_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_data_zero_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_data_ones_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_data_ones_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/same_clock_pulse
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_a1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_b1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_signal_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_force_reread_signal_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_good_to_write_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram0/u0/i_good_to_write_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/wren_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/rden_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/rden_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/data_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/address_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/address_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/clock0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/clock1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/clocken0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/clocken1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/clocken2
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/clocken3
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/aclr0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/aclr1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/addressstall_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/addressstall_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/byteena_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/byteena_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/q_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/q_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/eccstatus
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_data_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_data_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp2_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp_wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp2_wren_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp_wren_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_tmp2_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_q_output_latch
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_current_written_data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_original_data_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_original_data_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_a_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_b_out
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_a_x
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_b_x
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_a_out_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_mask_reg_b_out_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_address_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_address_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_wren_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_wren_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_rden_reg_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_rden_reg_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_read_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_read_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_reread_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_reread_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_reread_flag2_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_reread_flag2_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_write_flag_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_write_flag_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_nmram_write_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_nmram_write_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_indata_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_address_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_wrcontrol_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_indata_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_address_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_wrcontrol_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_outdata_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_outdata_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_rdcontrol_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_aclr_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_byteena_aclr_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/good_to_go_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/good_to_go_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_b0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_b1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_inclocken0
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_input_clocken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_outdata_clken_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_outdata_clken_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_a_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_core_clocken_b_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/default_val
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_data_zero_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_data_zero_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_data_ones_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_data_ones_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/same_clock_pulse
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_a1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_b1
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_signal_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_force_reread_signal_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_good_to_write_a
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_intgrl_dat_bank1/alt3pram_component/stratix_dualport_ram1/u1/i_good_to_write_b
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/rst_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/clk_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/adc_dat_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/adc_offset_dat_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/adc_offset_adr_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/adc_coadd_en_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/adc_coadd_en_5delay_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/adc_coadd_en_4delay_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/clr_samples_coadd_reg_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/samples_coadd_reg_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/address_count_en_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/clr_address_count_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/coadd_write_addr_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/adc_dat
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/shifted_adc_coadd_en
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/samples_coadd_reg
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/count
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/adc_coadd_en_4delay
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_manager_data_path/adc_coadd_en_5delay
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/rst_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/clk_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/restart_frame_1row_prev_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/restart_frame_aligned_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/row_switch_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/adc_coadd_en_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/adc_coadd_en_5delay_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/adc_coadd_en_4delay_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/clr_samples_coadd_reg_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/address_count_en_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/clr_address_count_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/wren_bank0_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/wren_bank1_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/wren_for_fsfb_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/coadd_done_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/current_bank_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/current_bank
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/wren
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/last_row
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/delayed_last_row
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/delay_row_switch
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/coadd_cycle
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/do_coadd_done
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/row_switch_max_dly
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_coadd_dynamic_manager_ctrl/last_row_5delay
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/rst_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/clk_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/i_clamp_val_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/initialize_window_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/current_coadd_dat_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/current_bank_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/wren_for_fsfb_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/coadd_dat_frm_bank0_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/coadd_dat_frm_bank1_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/intgrl_dat_frm_bank0_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/intgrl_dat_frm_bank1_i
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/current_coadd_dat_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/current_diff_dat_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/current_integral_dat_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/integral_result_o
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/shifted_initialize_window
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/integral_result
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/previous_intgral
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/diff_result
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/previous_coadd
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/en_clamp
add wave -noupdate /tb_cc_rcs_bcs_ac/i_readout_card1/i_flux_loop/i_flux_loop_ctrl_ch0/i_adc_sample_coadd/i_dynamic_manager_data_path/initialize_window_max_dly
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {939776448 ps} 0} {Trace {888499999 ps} 0}
configure wave -namecolwidth 409
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {888096287 ps} {889303711 ps}
