arch = "AArch64"
name = "R+dmb.stll+dmb.sylp"
hash = "a6b4ebe4780ec271a61dad212e4f9a1e"
cycle = "FrePL DMB.STdWWLL WseLL DMB.SYdWRLP"
relax = ""
safe = "DMB.STdWW DMB.SYdWR FrePL WseLL"
prefetch = "0:x=F,0:y=W,1:y=F,1:x=T"
com = "Ws Fr"
orig = "DMB.STdWWLL WseLL DMB.SYdWRLP FrePL"
symbolic = ["x", "y"]

[thread.0]
init = { X3 = "y", X1 = "x" }
code = """
	MOV W0,#1
	STLR W0,[X1]
	DMB ST
	MOV W2,#1
	STLR W2,[X3]
"""

[thread.1]
init = { X3 = "x", X1 = "y" }
code = """
	MOV W0,#2
	STLR W0,[X1]
	DMB SY
	LDR W2,[X3]
"""

[final]
expect = "sat"
assertion = "*y = 2 & 1:X2 = 0"
