#ifndef __H_CH32V203
#define __H_CH32V203

#define ESIG_FLACAP R32(0x1FFFF7E0)

#define ESIG_UNIID1 R32(0x1FFFF7E8)

#define ESIG_UNIID2 R32(0x1FFFF7EC)

#define ESIG_UNIID3 R32(0x1FFFF7F0)

#define TIM2_CTLR1 R32(0x40000000)

#define TIM2_CTLR2 R32(0x40000004)

#define TIM2_SMCFGR R32(0x40000008)

#define TIM2_DMAINTENR R32(0x4000000C)

#define TIM2_INTFR R32(0x40000010)

#define TIM2_SWEVGR R32(0x40000014)

#define TIM2_CHCTLR1 R32(0x40000018)

#define TIM2_CHCTLR2 R32(0x4000001C)

#define TIM2_CCER R32(0x40000020)

#define TIM2_CNT R32(0x40000024)

#define TIM2_PSC R32(0x40000028)

#define TIM2_ATRLR R32(0x4000002C)

#define TIM2_CH1CVR R32(0x40000034)

#define TIM2_CH2CVR R32(0x40000038)

#define TIM2_CH3CVR R32(0x4000003C)

#define TIM2_CH4CVR R32(0x40000040)

#define TIM2_DMACFGR R32(0x40000048)

#define TIM2_DMAADR R32(0x4000004C)

#define WWDG_CTLR R32(0x40002C00)

#define WWDG_CFGR R32(0x40002C04)

#define WWDG_STATR R32(0x40002C08)

#define IWDG_CTLR R32(0x40003000)

#define IWDG_PSCR R32(0x40003004)

#define IWDG_RLDR R32(0x40003008)

#define IWDG_STATR R32(0x4000300C)

#define I2C_CTLR1 R32(0x40005400)

#define I2C_CTLR2 R32(0x40005404)

#define I2C_OADDR1 R32(0x40005408)

#define I2C_OADDR2 R32(0x4000540C)

#define I2C_DATAR R32(0x40005410)

#define I2C_STAR1 R32(0x40005414)

#define I2C_STAR2 R32(0x40005418)

#define I2C_CKCFGR R32(0x4000541C)

#define PWR_CTLR R32(0x40007000)

#define PWR_CSR R32(0x40007004)

#define PWR_AWUCSR R32(0x40007008)

#define PWR_AWUWR R32(0x4000700C)

#define PWR_AWUPSC R32(0x40007010)

#define AFIO_PCFR1 R32(0x40010004)

#define AFIO_EXTICR R32(0x40010008)

#define EXTI_INTENR R32(0x40010400)

#define EXTI_EVENR R32(0x40010404)

#define EXTI_RTENR R32(0x40010408)

#define EXTI_FTENR R32(0x4001040C)

#define EXTI_SWIEVR R32(0x40010410)

#define EXTI_INTFR R32(0x40010414)

#define GPIOA_CFGLR R32(0x40010800)

#define GPIOA_INDR R32(0x40010808)

#define GPIOA_OUTDR R32(0x4001080C)

#define GPIOA_BSHR R32(0x40010810)

#define GPIOA_BCR R32(0x40010814)

#define GPIOA_LCKR R32(0x40010818)

#define GPIOC_CFGLR R32(0x40011000)

#define GPIOC_INDR R32(0x40011008)

#define GPIOC_OUTDR R32(0x4001100C)

#define GPIOC_BSHR R32(0x40011010)

#define GPIOC_BCR R32(0x40011014)

#define GPIOC_LCKR R32(0x40011018)

#define GPIOD_CFGLR R32(0x40011400)

#define GPIOD_INDR R32(0x40011408)

#define GPIOD_OUTDR R32(0x4001140C)

#define GPIOD_BSHR R32(0x40011410)

#define GPIOD_BCR R32(0x40011414)

#define GPIOD_LCKR R32(0x40011418)

#define ADC_STATR R32(0x40012400)

#define ADC_CTLR1 R32(0x40012404)

#define ADC_CTLR2 R32(0x40012408)

#define ADC_SAMPTR1 R32(0x4001240C)

#define ADC_SAMPTR2 R32(0x40012410)

#define ADC_IOFR1 R32(0x40012414)

#define ADC_IOFR2 R32(0x40012418)

#define ADC_IOFR3 R32(0x4001241C)

#define ADC_IOFR4 R32(0x40012420)

#define ADC_WDHTR R32(0x40012424)

#define ADC_WDLTR R32(0x40012428)

#define ADC_RSQR1 R32(0x4001242C)

#define ADC_RSQR2 R32(0x40012430)

#define ADC_RSQR3 R32(0x40012434)

#define ADC_ISQR R32(0x40012438)

#define ADC_IDATAR1 R32(0x4001243C)

#define ADC_IDATAR2 R32(0x40012440)

#define ADC_IDATAR3 R32(0x40012444)

#define ADC_IDATAR4 R32(0x40012448)

#define ADC_RDATAR R32(0x4001244C)

#define ADC_DLYR R32(0x40012450)

#define TIM1_CTLR1 R32(0x40012C00)

#define TIM1_CTLR2 R32(0x40012C04)

#define TIM1_SMCFGR R32(0x40012C08)

#define TIM1_DMAINTENR R32(0x40012C0C)

#define TIM1_INTFR R32(0x40012C10)

#define TIM1_SWEVGR R32(0x40012C14)

#define TIM1_CHCTLR1 R32(0x40012C18)

#define TIM1_CHCTLR2 R32(0x40012C1C)

#define TIM1_CCER R32(0x40012C20)

#define TIM1_CNT R32(0x40012C24)

#define TIM1_PSC R32(0x40012C28)

#define TIM1_ATRLR R32(0x40012C2C)

#define TIM1_RPTCR R32(0x40012C30)

#define TIM1_CH1CVR R32(0x40012C34)

#define TIM1_CH2CVR R32(0x40012C38)

#define TIM1_CH3CVR R32(0x40012C3C)

#define TIM1_CH4CVR R32(0x40012C40)

#define TIM1_BDTR R32(0x40012C44)

#define TIM1_DMACFGR R32(0x40012C48)

#define TIM1_DMAADR R32(0x40012C4C)

#define SPI_CTLR1 R32(0x40013000)

#define SPI_CTLR2 R32(0x40013004)

#define SPI_STATR R32(0x40013008)

#define SPI_DATAR R32(0x4001300C)

#define SPI_CRCR R32(0x40013010)

#define SPI_RCRCR R32(0x40013014)

#define SPI_TCRCR R32(0x40013018)

#define SPI_HSCR R32(0x40013024)

#define USART_STATR R32(0x40013800)

#define USART_DATAR R32(0x40013804)

#define USART_BRR R32(0x40013808)

#define USART_CTLR1 R32(0x4001380C)

#define USART_CTLR2 R32(0x40013810)

#define USART_CTLR3 R32(0x40013814)

#define USART_GPR R32(0x40013818)

#define DMA_INTFR R32(0x40020000)

#define DMA_INTFCR R32(0x40020004)

#define DMA_CFGR1 R32(0x40020008)

#define DMA_CNTR1 R32(0x4002000C)

#define DMA_PADDR1 R32(0x40020010)

#define DMA_MADDR1 R32(0x40020014)

#define DMA_CFGR2 R32(0x4002001C)

#define DMA_CNTR2 R32(0x40020020)

#define DMA_PADDR2 R32(0x40020024)

#define DMA_MADDR2 R32(0x40020028)

#define DMA_CFGR3 R32(0x40020030)

#define DMA_CNTR3 R32(0x40020034)

#define DMA_PADDR3 R32(0x40020038)

#define DMA_MADDR3 R32(0x4002003C)

#define DMA_CFGR4 R32(0x40020044)

#define DMA_CNTR4 R32(0x40020048)

#define DMA_PADDR4 R32(0x4002004C)

#define DMA_MADDR4 R32(0x40020050)

#define DMA_CFGR5 R32(0x40020058)

#define DMA_CNTR5 R32(0x4002005C)

#define DMA_PADDR5 R32(0x40020060)

#define DMA_MADDR5 R32(0x40020064)

#define DMA_CFGR6 R32(0x4002006C)

#define DMA_CNTR6 R32(0x40020070)

#define DMA_PADDR6 R32(0x40020074)

#define DMA_MADDR6 R32(0x40020078)

#define DMA_CFGR7 R32(0x40020080)

#define DMA_CNTR7 R32(0x40020084)

#define DMA_PADDR7 R32(0x40020088)

#define DMA_MADDR7 R32(0x4002008C)

#define RCC_CTLR R32(0x40021000)

#define RCC_CFGR0 R32(0x40021004)

#define RCC_INTR R32(0x40021008)

#define RCC_APB2PRSTR R32(0x4002100C)

#define RCC_APB1PRSTR R32(0x40021010)

#define RCC_AHBPCENR R32(0x40021014)

#define RCC_APB2PCENR R32(0x40021018)

#define RCC_APB1PCENR R32(0x4002101C)

#define RCC_RSTSCKR R32(0x40021024)

#define FLASH_ACTLR R32(0x40022000)

#define FLASH_KEYR R32(0x40022004)

#define FLASH_OBKEYR R32(0x40022008)

#define FLASH_STATR R32(0x4002200C)

#define FLASH_CTLR R32(0x40022010)

#define FLASH_ADDR R32(0x40022014)

#define FLASH_OBR R32(0x4002201C)

#define FLASH_WPR R32(0x40022020)

#define FLASH_MODEKEYR R32(0x40022024)

#define FLASH_BOOT_MODEKEYR R32(0x40022028)

#define EXTEN_CTR R32(0x40023800)

#define PFIC_ISR1 R32(0xE000E000)

#define PFIC_ISR2 R32(0xE000E004)

#define PFIC_IPR1 R32(0xE000E020)

#define PFIC_IPR2 R32(0xE000E024)

#define PFIC_ITHRESDR R32(0xE000E040)

#define PFIC_CFGR R32(0xE000E048)

#define PFIC_GISR R32(0xE000E04C)

#define PFIC_VTFIDR R32(0xE000E050)

#define PFIC_VTFADDRR0 R32(0xE000E060)

#define PFIC_VTFADDRR1 R32(0xE000E064)

#define PFIC_IENR1 R32(0xE000E100)

#define PFIC_IENR2 R32(0xE000E104)

#define PFIC_IRER1 R32(0xE000E180)

#define PFIC_IRER2 R32(0xE000E184)

#define PFIC_IPSR1 R32(0xE000E200)

#define PFIC_IPSR2 R32(0xE000E204)

#define PFIC_IPRR1 R32(0xE000E280)

#define PFIC_IPRR2 R32(0xE000E284)

#define PFIC_IACTR1 R32(0xE000E300)

#define PFIC_IACTR2 R32(0xE000E304)

#define PFIC_IPRIORx R32(0xE000E400)

#define PFIC_SCTLR R32(0xE000ED10)

#define STK_CTLR R32(0xE000F000)

#define STK_SR R32(0xE000F004)

#define STK_CNTL R32(0xE000F008)

#define STK_CMPLR R32(0xE000F010)
#endif // __H_CH32V203
