Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Sat Dec 12 16:33:38 2015
| Host             : 85TFG12 running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : spimemory_wrapper
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 29.447 (Junction temp exceeded!) |
| Dynamic (W)              | 28.697                           |
| Device Static (W)        | 0.749                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     8.609 |     1830 |       --- |             --- |
|   LUT as Logic           |     5.490 |      501 |     17600 |            2.85 |
|   LUT as Distributed RAM |     2.554 |      512 |      6000 |            8.53 |
|   F7/F8 Muxes            |     0.370 |      447 |     17600 |            2.54 |
|   CARRY4                 |     0.152 |       36 |      4400 |            0.82 |
|   Register               |     0.038 |      288 |     35200 |            0.82 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |        5 |       --- |             --- |
| Signals                  |    19.108 |      920 |       --- |             --- |
| I/O                      |     0.981 |        2 |       100 |            2.00 |
| Static Power             |     0.749 |          |           |                 |
| Total                    |    29.447 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    27.849 |      27.721 |      0.129 |
| Vccaux    |       1.800 |     0.076 |       0.036 |      0.040 |
| Vcco33    |       3.300 |     0.278 |       0.277 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.011 |       0.000 |      0.011 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------+-----------+
| Name                                     | Power (W) |
+------------------------------------------+-----------+
| spimemory_wrapper                        |    28.697 |
|   coopoo                                 |    27.655 |
|     CORES[0].core_instantiation          |     0.834 |
|       alu                                |     0.655 |
|     dm                                   |     3.991 |
|       WRITE[0].memory_reg_0_255_0_0      |     0.023 |
|       WRITE[0].memory_reg_0_255_10_10    |     0.030 |
|       WRITE[0].memory_reg_0_255_11_11    |     0.023 |
|       WRITE[0].memory_reg_0_255_12_12    |     0.025 |
|       WRITE[0].memory_reg_0_255_13_13    |     0.024 |
|       WRITE[0].memory_reg_0_255_14_14    |     0.024 |
|       WRITE[0].memory_reg_0_255_15_15    |     0.023 |
|       WRITE[0].memory_reg_0_255_16_16    |     0.026 |
|       WRITE[0].memory_reg_0_255_17_17    |     0.024 |
|       WRITE[0].memory_reg_0_255_18_18    |     0.026 |
|       WRITE[0].memory_reg_0_255_19_19    |     0.027 |
|       WRITE[0].memory_reg_0_255_1_1      |     0.030 |
|       WRITE[0].memory_reg_0_255_20_20    |     0.027 |
|       WRITE[0].memory_reg_0_255_21_21    |     0.025 |
|       WRITE[0].memory_reg_0_255_22_22    |     0.025 |
|       WRITE[0].memory_reg_0_255_23_23    |     0.027 |
|       WRITE[0].memory_reg_0_255_24_24    |     0.024 |
|       WRITE[0].memory_reg_0_255_25_25    |     0.026 |
|       WRITE[0].memory_reg_0_255_26_26    |     0.024 |
|       WRITE[0].memory_reg_0_255_27_27    |     0.025 |
|       WRITE[0].memory_reg_0_255_28_28    |     0.025 |
|       WRITE[0].memory_reg_0_255_29_29    |     0.024 |
|       WRITE[0].memory_reg_0_255_2_2      |     0.029 |
|       WRITE[0].memory_reg_0_255_30_30    |     0.026 |
|       WRITE[0].memory_reg_0_255_31_31    |     0.027 |
|       WRITE[0].memory_reg_0_255_3_3      |     0.031 |
|       WRITE[0].memory_reg_0_255_4_4      |     0.030 |
|       WRITE[0].memory_reg_0_255_5_5      |     0.029 |
|       WRITE[0].memory_reg_0_255_6_6      |     0.029 |
|       WRITE[0].memory_reg_0_255_7_7      |     0.024 |
|       WRITE[0].memory_reg_0_255_8_8      |     0.024 |
|       WRITE[0].memory_reg_0_255_9_9      |     0.024 |
|       WRITE[0].memory_reg_256_511_0_0    |     0.023 |
|       WRITE[0].memory_reg_256_511_10_10  |     0.029 |
|       WRITE[0].memory_reg_256_511_11_11  |     0.024 |
|       WRITE[0].memory_reg_256_511_12_12  |     0.024 |
|       WRITE[0].memory_reg_256_511_13_13  |     0.025 |
|       WRITE[0].memory_reg_256_511_14_14  |     0.025 |
|       WRITE[0].memory_reg_256_511_15_15  |     0.027 |
|       WRITE[0].memory_reg_256_511_16_16  |     0.025 |
|       WRITE[0].memory_reg_256_511_17_17  |     0.024 |
|       WRITE[0].memory_reg_256_511_18_18  |     0.025 |
|       WRITE[0].memory_reg_256_511_19_19  |     0.025 |
|       WRITE[0].memory_reg_256_511_1_1    |     0.028 |
|       WRITE[0].memory_reg_256_511_20_20  |     0.024 |
|       WRITE[0].memory_reg_256_511_21_21  |     0.024 |
|       WRITE[0].memory_reg_256_511_22_22  |     0.027 |
|       WRITE[0].memory_reg_256_511_23_23  |     0.028 |
|       WRITE[0].memory_reg_256_511_24_24  |     0.026 |
|       WRITE[0].memory_reg_256_511_25_25  |     0.027 |
|       WRITE[0].memory_reg_256_511_26_26  |     0.024 |
|       WRITE[0].memory_reg_256_511_27_27  |     0.025 |
|       WRITE[0].memory_reg_256_511_28_28  |     0.025 |
|       WRITE[0].memory_reg_256_511_29_29  |     0.023 |
|       WRITE[0].memory_reg_256_511_2_2    |     0.029 |
|       WRITE[0].memory_reg_256_511_30_30  |     0.026 |
|       WRITE[0].memory_reg_256_511_31_31  |     0.026 |
|       WRITE[0].memory_reg_256_511_3_3    |     0.030 |
|       WRITE[0].memory_reg_256_511_4_4    |     0.031 |
|       WRITE[0].memory_reg_256_511_5_5    |     0.031 |
|       WRITE[0].memory_reg_256_511_6_6    |     0.029 |
|       WRITE[0].memory_reg_256_511_7_7    |     0.025 |
|       WRITE[0].memory_reg_256_511_8_8    |     0.023 |
|       WRITE[0].memory_reg_256_511_9_9    |     0.024 |
|       WRITE[0].memory_reg_512_767_0_0    |     0.024 |
|       WRITE[0].memory_reg_512_767_10_10  |     0.029 |
|       WRITE[0].memory_reg_512_767_11_11  |     0.027 |
|       WRITE[0].memory_reg_512_767_12_12  |     0.027 |
|       WRITE[0].memory_reg_512_767_13_13  |     0.024 |
|       WRITE[0].memory_reg_512_767_14_14  |     0.023 |
|       WRITE[0].memory_reg_512_767_15_15  |     0.026 |
|       WRITE[0].memory_reg_512_767_16_16  |     0.023 |
|       WRITE[0].memory_reg_512_767_17_17  |     0.028 |
|       WRITE[0].memory_reg_512_767_18_18  |     0.024 |
|       WRITE[0].memory_reg_512_767_19_19  |     0.027 |
|       WRITE[0].memory_reg_512_767_1_1    |     0.029 |
|       WRITE[0].memory_reg_512_767_20_20  |     0.026 |
|       WRITE[0].memory_reg_512_767_21_21  |     0.024 |
|       WRITE[0].memory_reg_512_767_22_22  |     0.026 |
|       WRITE[0].memory_reg_512_767_23_23  |     0.028 |
|       WRITE[0].memory_reg_512_767_24_24  |     0.025 |
|       WRITE[0].memory_reg_512_767_25_25  |     0.026 |
|       WRITE[0].memory_reg_512_767_26_26  |     0.026 |
|       WRITE[0].memory_reg_512_767_27_27  |     0.025 |
|       WRITE[0].memory_reg_512_767_28_28  |     0.026 |
|       WRITE[0].memory_reg_512_767_29_29  |     0.024 |
|       WRITE[0].memory_reg_512_767_2_2    |     0.030 |
|       WRITE[0].memory_reg_512_767_30_30  |     0.024 |
|       WRITE[0].memory_reg_512_767_31_31  |     0.026 |
|       WRITE[0].memory_reg_512_767_3_3    |     0.028 |
|       WRITE[0].memory_reg_512_767_4_4    |     0.029 |
|       WRITE[0].memory_reg_512_767_5_5    |     0.030 |
|       WRITE[0].memory_reg_512_767_6_6    |     0.031 |
|       WRITE[0].memory_reg_512_767_7_7    |     0.024 |
|       WRITE[0].memory_reg_512_767_8_8    |     0.024 |
|       WRITE[0].memory_reg_512_767_9_9    |     0.026 |
|       WRITE[0].memory_reg_768_1023_0_0   |     0.024 |
|       WRITE[0].memory_reg_768_1023_10_10 |     0.028 |
|       WRITE[0].memory_reg_768_1023_11_11 |     0.027 |
|       WRITE[0].memory_reg_768_1023_12_12 |     0.025 |
|       WRITE[0].memory_reg_768_1023_13_13 |     0.025 |
|       WRITE[0].memory_reg_768_1023_14_14 |     0.026 |
|       WRITE[0].memory_reg_768_1023_15_15 |     0.027 |
|       WRITE[0].memory_reg_768_1023_16_16 |     0.026 |
|       WRITE[0].memory_reg_768_1023_17_17 |     0.028 |
|       WRITE[0].memory_reg_768_1023_18_18 |     0.025 |
|       WRITE[0].memory_reg_768_1023_19_19 |     0.024 |
|       WRITE[0].memory_reg_768_1023_1_1   |     0.030 |
|       WRITE[0].memory_reg_768_1023_20_20 |     0.024 |
|       WRITE[0].memory_reg_768_1023_21_21 |     0.025 |
|       WRITE[0].memory_reg_768_1023_22_22 |     0.027 |
|       WRITE[0].memory_reg_768_1023_23_23 |     0.024 |
|       WRITE[0].memory_reg_768_1023_24_24 |     0.025 |
|       WRITE[0].memory_reg_768_1023_25_25 |     0.026 |
|       WRITE[0].memory_reg_768_1023_26_26 |     0.024 |
|       WRITE[0].memory_reg_768_1023_27_27 |     0.025 |
|       WRITE[0].memory_reg_768_1023_28_28 |     0.027 |
|       WRITE[0].memory_reg_768_1023_29_29 |     0.026 |
|       WRITE[0].memory_reg_768_1023_2_2   |     0.031 |
|       WRITE[0].memory_reg_768_1023_30_30 |     0.024 |
|       WRITE[0].memory_reg_768_1023_31_31 |     0.027 |
|       WRITE[0].memory_reg_768_1023_3_3   |     0.031 |
|       WRITE[0].memory_reg_768_1023_4_4   |     0.031 |
|       WRITE[0].memory_reg_768_1023_5_5   |     0.030 |
|       WRITE[0].memory_reg_768_1023_6_6   |     0.031 |
|       WRITE[0].memory_reg_768_1023_7_7   |     0.023 |
|       WRITE[0].memory_reg_768_1023_8_8   |     0.024 |
|       WRITE[0].memory_reg_768_1023_9_9   |     0.025 |
|     pc                                   |    21.271 |
|     regfile                              |     1.559 |
+------------------------------------------+-----------+


