// Seed: 3112070488
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  input id_2;
  output id_1;
  assign id_6 = id_5;
  type_13(
      1, 1
  );
  logic id_7;
  logic id_8;
  logic id_9;
  logic id_10;
  logic id_11;
  rtran (
      .id_0(1),
      .id_1(1'b0),
      .id_2(id_8 != id_2),
      .id_3(1),
      .id_4(),
      .id_5(1 == id_7),
      .id_6(id_9),
      .id_7(id_7),
      .id_8(id_7)
  );
  always begin
    id_1 <= {1};
  end
endmodule : id_12
`define pp_7 0
