
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _295_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016836    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001871    0.000936    0.000936 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021077    0.036097    0.086014    0.086949 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036103    0.000788    0.087737 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017906    0.035070    0.103572    0.191310 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035070    0.000134    0.191443 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.002504    0.029922    0.256100    0.447543 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.029922    0.000093    0.447636 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.008637    0.085017    0.618253    1.065889 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.085017    0.000363    1.066252 v fanout70/A (sg13g2_buf_8)
     8    0.053180    0.055700    0.155404    1.221656 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.055788    0.001606    1.223262 v fanout69/A (sg13g2_buf_8)
     8    0.043294    0.049318    0.135029    1.358291 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.049618    0.002601    1.360892 v _140_/B (sg13g2_nor2_2)
     5    0.031489    0.220793    0.200768    1.561660 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.220887    0.003754    1.565415 ^ _144_/A (sg13g2_nand2_1)
     2    0.007221    0.115729    0.157380    1.722795 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.115729    0.000216    1.723011 v _212_/B (sg13g2_nor2_1)
     2    0.009079    0.149988    0.164029    1.887040 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.149995    0.000775    1.887815 ^ _213_/C (sg13g2_nand3_1)
     2    0.010009    0.173957    0.230787    2.118602 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.173957    0.000563    2.119165 v _214_/B (sg13g2_xnor2_1)
     1    0.002267    0.058238    0.184466    2.303630 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.058238    0.000169    2.303799 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001928    0.054420    0.596650    2.900449 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.054420    0.000136    2.900585 v _300_/D (sg13g2_dfrbpq_1)
                                              2.900585   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.016836    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001871    0.000936    5.000936 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021077    0.036097    0.086013    5.086949 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036100    0.000474    5.087423 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022875    0.038476    0.106398    5.193820 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038488    0.001222    5.195043 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.995043   clock uncertainty
                                  0.000000    4.995043   clock reconvergence pessimism
                                 -0.187912    4.807131   library setup time
                                              4.807131   data required time
---------------------------------------------------------------------------------------------
                                              4.807131   data required time
                                             -2.900585   data arrival time
---------------------------------------------------------------------------------------------
                                              1.906546   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 35 unconstrained endpoints.
  sign
  signB
  sine_out[0]
  sine_out[10]
  sine_out[11]
  sine_out[12]
  sine_out[13]
  sine_out[14]
  sine_out[15]
  sine_out[16]
  sine_out[17]
  sine_out[18]
  sine_out[19]
  sine_out[1]
  sine_out[20]
  sine_out[21]
  sine_out[22]
  sine_out[23]
  sine_out[24]
  sine_out[25]
  sine_out[26]
  sine_out[27]
  sine_out[28]
  sine_out[29]
  sine_out[2]
  sine_out[30]
  sine_out[31]
  sine_out[32]
  sine_out[3]
  sine_out[4]
  sine_out[5]
  sine_out[6]
  sine_out[7]
  sine_out[8]
  sine_out[9]
