<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ask1_1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CompareModule_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CompareModule_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CompareModule_1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CompareModule_2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CompareModule_2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CompareModule_2.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CompareModule_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Decoder5to32_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX_1bit_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RegisterFile.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RegisterFile.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegisterFile.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RegisterFile.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RegisterFile.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RegisterFile_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RegisterFile_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegisterFile_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RegisterFile_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="and_gate_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="and_gate_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1741620011" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1741620011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741620011" xil_pn:in_ck="-2361971546789787771" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1741620011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALU_tb.vhd"/>
      <outfile xil_pn:name="CompareModule_1.vhd"/>
      <outfile xil_pn:name="CompareModule_2.vhd"/>
      <outfile xil_pn:name="CompareModule_tb.vhd"/>
      <outfile xil_pn:name="Decoder5to32.vhd"/>
      <outfile xil_pn:name="Decoder5to32_tb.vhd"/>
      <outfile xil_pn:name="MUX.vhd"/>
      <outfile xil_pn:name="MUX_1bit.vhd"/>
      <outfile xil_pn:name="MUX_1bit_tb.vhd"/>
      <outfile xil_pn:name="MUX_tb.vhd"/>
      <outfile xil_pn:name="Register32.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="RegisterFile_tb.vhd"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="and_gate_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1741620011" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7149414019588660807" xil_pn:start_ts="1741620011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741620011" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6388717399228560667" xil_pn:start_ts="1741620011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741620011" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6502001827349145236" xil_pn:start_ts="1741620011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741620011" xil_pn:in_ck="-2361971546789787771" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1741620011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALU_tb.vhd"/>
      <outfile xil_pn:name="CompareModule_1.vhd"/>
      <outfile xil_pn:name="CompareModule_2.vhd"/>
      <outfile xil_pn:name="CompareModule_tb.vhd"/>
      <outfile xil_pn:name="Decoder5to32.vhd"/>
      <outfile xil_pn:name="Decoder5to32_tb.vhd"/>
      <outfile xil_pn:name="MUX.vhd"/>
      <outfile xil_pn:name="MUX_1bit.vhd"/>
      <outfile xil_pn:name="MUX_1bit_tb.vhd"/>
      <outfile xil_pn:name="MUX_tb.vhd"/>
      <outfile xil_pn:name="Register32.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="RegisterFile_tb.vhd"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="and_gate_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1741622806" xil_pn:in_ck="-2361971546789787771" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7497392648175779908" xil_pn:start_ts="1741622804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_TB_beh.prj"/>
      <outfile xil_pn:name="ALU_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1741622806" xil_pn:in_ck="3333299041948376300" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4930662758935999719" xil_pn:start_ts="1741622806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1740772485" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1740772485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1740772485" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1068593404767444020" xil_pn:start_ts="1740772485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1740772485" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6502001827349145236" xil_pn:start_ts="1740772485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1740772485" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1740772485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1740772485" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6970619807325608750" xil_pn:start_ts="1740772485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1740772485" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1740772485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1740772485" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-903726932525255842" xil_pn:start_ts="1740772485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1740772490" xil_pn:in_ck="-7119957670635510159" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="7198332965156165585" xil_pn:start_ts="1740772485">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
