/* Generated by Yosys 0.11+10 (git sha1 4871d8f19, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* \nmigen.hierarchy  = "Cfu" *)
(* top =  1  *)
(* generator = "nMigen" *)
module Cfu(cmd_ready, cmd_payload_function_id, cmd_payload_inputs_0, cmd_payload_inputs_1, rsp_valid, rsp_ready, rsp_payload_outputs_0, reset, clk, rst, cmd_valid);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:199" *)
  wire [32:0] \$27 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:199" *)
  wire [32:0] \$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:229" *)
  wire [31:0] \$signal ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:230" *)
  wire \$signal$30 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:231" *)
  reg \$signal$31 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:229" *)
  wire [31:0] \$signal$32 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:230" *)
  wire \$signal$33 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:231" *)
  reg \$signal$34 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:229" *)
  wire [31:0] \$signal$35 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:230" *)
  wire \$signal$36 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:231" *)
  reg \$signal$37 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:229" *)
  wire [31:0] \$signal$38 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:230" *)
  wire \$signal$39 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:231" *)
  reg \$signal$40 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:229" *)
  wire [31:0] \$signal$41 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:230" *)
  wire \$signal$42 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:231" *)
  reg \$signal$44 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:229" *)
  wire [31:0] \$signal$45 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:230" *)
  wire \$signal$46 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:231" *)
  reg \$signal$48 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:229" *)
  wire [31:0] \$signal$49 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:230" *)
  wire \$signal$50 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:231" *)
  reg \$signal$52 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:229" *)
  wire [31:0] \$signal$53 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:230" *)
  wire \$signal$54 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:231" *)
  reg \$signal$55 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire [31:0] add_one_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire add_one_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire add_one_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire [31:0] add_one_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire add_one_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire add_one_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:172" *)
  input [9:0] cmd_payload_function_id;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:174" *)
  input [31:0] cmd_payload_inputs_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:175" *)
  input [31:0] cmd_payload_inputs_1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:171" *)
  output cmd_ready;
  reg cmd_ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:170" *)
  input cmd_valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:225" *)
  reg current_function_done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:224" *)
  reg [2:0] current_function_id;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  wire fallback3_done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  wire [31:0] fallback3_in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  wire [31:0] fallback3_in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  wire [31:0] fallback3_output;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  wire fallback4_done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  wire [31:0] fallback4_in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  wire [31:0] fallback4_in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  wire [31:0] fallback4_output;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  wire fallback5_done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  wire [31:0] fallback5_in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  wire [31:0] fallback5_in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  wire [31:0] fallback5_output;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  wire fallback6_done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  wire [31:0] fallback6_in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  wire [31:0] fallback6_in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  wire [31:0] fallback6_output;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire [127:0] filter_flow_restrictor_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire filter_flow_restrictor_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire filter_flow_restrictor_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire [127:0] filter_flow_restrictor_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire filter_flow_restrictor_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire filter_flow_restrictor_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:53" *)
  wire [31:0] filter_flow_restrictor_release__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:53" *)
  wire filter_flow_restrictor_release__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:60" *)
  wire [31:0] filter_store_data_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:60" *)
  wire filter_store_data_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:60" *)
  wire filter_store_data_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:62" *)
  wire [127:0] filter_store_data_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:62" *)
  wire filter_store_data_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:62" *)
  wire filter_store_data_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:61" *)
  wire [31:0] filter_store_num_words_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:61" *)
  wire filter_store_num_words_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:61" *)
  wire filter_store_num_words_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:251" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:251" *)
  reg [1:0] \fsm_state$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:217" *)
  wire [2:0] funct3;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:218" *)
  wire [6:0] funct7;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  wire [6:0] \funct7$56 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  wire [6:0] \funct7$57 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  wire [6:0] \funct7$58 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  wire [6:0] \funct7$59 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  wire [6:0] \funct7$60 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  wire get_done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  wire [6:0] get_funct7;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  wire [31:0] get_in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  wire [31:0] get_in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  wire [31:0] get_output;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:121" *)
  wire [31:0] get_sink_30__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:121" *)
  wire get_sink_30__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:121" *)
  wire get_sink_30__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:121" *)
  wire [31:0] get_sink_44__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:121" *)
  wire get_sink_44__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:121" *)
  wire get_sink_44__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:121" *)
  wire [31:0] get_sink_70__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:121" *)
  wire get_sink_70__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:121" *)
  wire get_sink_70__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  wire get_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire [127:0] input_flow_restrictor_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire input_flow_restrictor_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire input_flow_restrictor_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire [127:0] input_flow_restrictor_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire input_flow_restrictor_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire input_flow_restrictor_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:53" *)
  wire [31:0] input_flow_restrictor_release__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:53" *)
  wire input_flow_restrictor_release__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:52" *)
  wire [31:0] input_store_data_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:52" *)
  wire input_store_data_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:52" *)
  wire input_store_data_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:54" *)
  wire [127:0] input_store_data_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:54" *)
  wire input_store_data_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:54" *)
  wire input_store_data_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:53" *)
  wire [31:0] input_store_num_words_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:53" *)
  wire input_store_num_words_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:53" *)
  wire input_store_num_words_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:56" *)
  wire macc_enable;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:57" *)
  wire [8:0] macc_offset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:58" *)
  wire [127:0] macc_operands__payload__filters;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:58" *)
  wire [127:0] macc_operands__payload__inputs;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:58" *)
  wire macc_operands__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:58" *)
  wire macc_operands__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:60" *)
  wire [31:0] macc_result__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:60" *)
  wire macc_result__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:60" *)
  wire macc_result__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:172" *)
  wire [15:0] op_store_read_data__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:172" *)
  wire [31:0] op_store_read_data__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:172" *)
  wire [3:0] op_store_read_data__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:171" *)
  wire op_store_read_enable;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:168" *)
  wire op_store_reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:170" *)
  wire [15:0] op_store_write_data__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:170" *)
  wire [31:0] op_store_write_data__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:170" *)
  wire [3:0] op_store_write_data__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:169" *)
  reg op_store_write_enable = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:169" *)
  reg \op_store_write_enable$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:123" *)
  wire [127:0] operands_buffer_output__payload__filters;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:123" *)
  wire [127:0] operands_buffer_output__payload__inputs;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:123" *)
  wire operands_buffer_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:123" *)
  wire operands_buffer_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:122" *)
  wire [127:0] operands_buffer_payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:122" *)
  wire [127:0] \operands_buffer_payload$25 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:122" *)
  wire operands_buffer_ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:122" *)
  wire \operands_buffer_ready$26 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:122" *)
  wire operands_buffer_valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:122" *)
  wire \operands_buffer_valid$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  wire [31:0] \output ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  wire ping_done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  wire [31:0] ping_in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  wire [31:0] ping_in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  wire [31:0] ping_output;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  wire ping_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:368" *)
  wire [7:0] pp_activation_max;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:367" *)
  wire [7:0] pp_activation_min;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  wire pp_done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  wire [6:0] pp_funct7;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  wire [31:0] pp_in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  wire [31:0] pp_in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:366" *)
  wire [8:0] pp_offset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  wire [31:0] pp_output;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:369" *)
  wire [15:0] pp_read_data__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:369" *)
  wire [31:0] pp_read_data__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:369" *)
  wire [3:0] pp_read_data__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:370" *)
  wire pp_read_enable;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:371" *)
  wire [31:0] pp_result__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:371" *)
  wire pp_result__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:371" *)
  wire pp_result__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  wire pp_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:179" *)
  input reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:83" *)
  wire [31:0] result_accumulator_accumulated__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:83" *)
  wire result_accumulator_accumulated__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:83" *)
  wire result_accumulator_accumulated__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:81" *)
  wire [31:0] result_accumulator_num_results__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:81" *)
  wire result_accumulator_num_results__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:82" *)
  wire [31:0] result_accumulator_results__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:82" *)
  wire result_accumulator_results__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:82" *)
  wire result_accumulator_results__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:178" *)
  output [31:0] rsp_payload_outputs_0;
  reg [31:0] rsp_payload_outputs_0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:177" *)
  input rsp_ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:176" *)
  output rsp_valid;
  reg rsp_valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  output rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  wire [31:0] \set_$signal ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  wire [31:0] \set_$signal$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  wire [31:0] \set_$signal$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  wire [31:0] \set_$signal$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:103" *)
  wire \set_$signal$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:103" *)
  wire \set_$signal$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  wire [31:0] \set_$signal$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  wire [31:0] \set_$signal$22 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  wire [31:0] \set_$signal$23 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  wire set_done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  wire [6:0] set_funct7;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  wire [31:0] set_in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  wire [31:0] set_in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire [31:0] set_payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire [31:0] \set_payload$11 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire [31:0] \set_payload$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire [31:0] \set_payload$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire [31:0] \set_payload$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire [31:0] \set_payload$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire set_ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \set_ready$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \set_ready$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \set_ready$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \set_ready$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \set_ready$9 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  wire set_start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire set_valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \set_valid$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \set_valid$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \set_valid$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \set_valid$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \set_valid$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  wire start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  wire \start$43 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  wire \start$47 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  wire \start$51 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:223" *)
  reg [2:0] stored_function_id = 3'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:223" *)
  reg [2:0] \stored_function_id$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:226" *)
  reg [31:0] stored_output = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:226" *)
  reg [31:0] \stored_output$next ;
  assign \$28  = - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:199" *) \set_$signal$18 ;
  always @(posedge clk)
    stored_output <= \stored_output$next ;
  always @(posedge clk)
    fsm_state <= \fsm_state$next ;
  always @(posedge clk)
    stored_function_id <= \stored_function_id$next ;
  always @(posedge clk)
    op_store_write_enable <= \op_store_write_enable$next ;
  add_one add_one (
    .input__payload(add_one_input__payload),
    .input__ready(add_one_input__ready),
    .input__valid(add_one_input__valid),
    .output__payload(add_one_output__payload),
    .output__ready(add_one_output__ready),
    .output__valid(add_one_output__valid)
  );
  fallback3 fallback3 (
    .done(fallback3_done),
    .in0(fallback3_in0),
    .in1(fallback3_in1),
    .\output (fallback3_output)
  );
  fallback4 fallback4 (
    .done(fallback4_done),
    .in0(fallback4_in0),
    .in1(fallback4_in1),
    .\output (fallback4_output)
  );
  fallback5 fallback5 (
    .done(fallback5_done),
    .in0(fallback5_in0),
    .in1(fallback5_in1),
    .\output (fallback5_output)
  );
  fallback6 fallback6 (
    .done(fallback6_done),
    .in0(fallback6_in0),
    .in1(fallback6_in1),
    .\output (fallback6_output)
  );
  filter_flow_restrictor filter_flow_restrictor (
    .clk(clk),
    .input__payload(filter_flow_restrictor_input__payload),
    .input__ready(filter_flow_restrictor_input__ready),
    .input__valid(filter_flow_restrictor_input__valid),
    .output__payload(filter_flow_restrictor_output__payload),
    .output__ready(filter_flow_restrictor_output__ready),
    .output__valid(filter_flow_restrictor_output__valid),
    .release__payload(filter_flow_restrictor_release__payload),
    .release__valid(filter_flow_restrictor_release__valid),
    .rst(rst)
  );
  filter_store filter_store (
    .clk(clk),
    .data_input__payload(filter_store_data_input__payload),
    .data_input__ready(filter_store_data_input__ready),
    .data_input__valid(filter_store_data_input__valid),
    .data_output__payload(filter_store_data_output__payload),
    .data_output__ready(filter_store_data_output__ready),
    .data_output__valid(filter_store_data_output__valid),
    .num_words_input__payload(filter_store_num_words_input__payload),
    .num_words_input__ready(filter_store_num_words_input__ready),
    .num_words_input__valid(filter_store_num_words_input__valid),
    .rst(rst)
  );
  get get (
    .clk(clk),
    .done(get_done),
    .funct7(get_funct7),
    .in0(get_in0),
    .in1(get_in1),
    .\output (get_output),
    .rst(rst),
    .sink_30__payload(get_sink_30__payload),
    .sink_30__ready(get_sink_30__ready),
    .sink_30__valid(get_sink_30__valid),
    .sink_44__payload(get_sink_44__payload),
    .sink_44__ready(get_sink_44__ready),
    .sink_44__valid(get_sink_44__valid),
    .sink_70__payload(get_sink_70__payload),
    .sink_70__ready(get_sink_70__ready),
    .sink_70__valid(get_sink_70__valid),
    .start(get_start)
  );
  input_flow_restrictor input_flow_restrictor (
    .clk(clk),
    .input__payload(input_flow_restrictor_input__payload),
    .input__ready(input_flow_restrictor_input__ready),
    .input__valid(input_flow_restrictor_input__valid),
    .output__payload(input_flow_restrictor_output__payload),
    .output__ready(input_flow_restrictor_output__ready),
    .output__valid(input_flow_restrictor_output__valid),
    .release__payload(input_flow_restrictor_release__payload),
    .release__valid(input_flow_restrictor_release__valid),
    .rst(rst)
  );
  input_store input_store (
    .clk(clk),
    .data_input__payload(input_store_data_input__payload),
    .data_input__ready(input_store_data_input__ready),
    .data_input__valid(input_store_data_input__valid),
    .data_output__payload(input_store_data_output__payload),
    .data_output__ready(input_store_data_output__ready),
    .data_output__valid(input_store_data_output__valid),
    .num_words_input__payload(input_store_num_words_input__payload),
    .num_words_input__ready(input_store_num_words_input__ready),
    .num_words_input__valid(input_store_num_words_input__valid),
    .rst(rst)
  );
  macc macc (
    .clk(clk),
    .enable(1'h1),
    .offset(macc_offset),
    .operands__payload__filters(macc_operands__payload__filters),
    .operands__payload__inputs(macc_operands__payload__inputs),
    .operands__ready(macc_operands__ready),
    .operands__valid(macc_operands__valid),
    .result__payload(macc_result__payload),
    .result__ready(macc_result__ready),
    .result__valid(macc_result__valid),
    .rst(rst)
  );
  op_store op_store (
    .clk(clk),
    .read_data__bias(op_store_read_data__bias),
    .read_data__multiplier(op_store_read_data__multiplier),
    .read_data__shift(op_store_read_data__shift),
    .read_enable(op_store_read_enable),
    .reset(op_store_reset),
    .rst(rst),
    .write_data__bias(op_store_write_data__bias),
    .write_data__multiplier(op_store_write_data__multiplier),
    .write_data__shift(op_store_write_data__shift),
    .write_enable(op_store_write_enable)
  );
  operands_buffer operands_buffer (
    .clk(clk),
    .output__payload__filters(operands_buffer_output__payload__filters),
    .output__payload__inputs(operands_buffer_output__payload__inputs),
    .output__ready(operands_buffer_output__ready),
    .output__valid(operands_buffer_output__valid),
    .payload(operands_buffer_payload),
    .\payload$2 (\operands_buffer_payload$25 ),
    .ready(operands_buffer_ready),
    .\ready$3 (\operands_buffer_ready$26 ),
    .rst(rst),
    .valid(operands_buffer_valid),
    .\valid$1 (\operands_buffer_valid$24 )
  );
  ping ping (
    .clk(clk),
    .done(ping_done),
    .in0(ping_in0),
    .in1(ping_in1),
    .\output (ping_output),
    .rst(rst),
    .start(ping_start)
  );
  pp pp (
    .activation_max(pp_activation_max),
    .activation_min(pp_activation_min),
    .clk(clk),
    .done(pp_done),
    .funct7(pp_funct7),
    .in0(pp_in0),
    .in1(pp_in1),
    .offset(pp_offset),
    .\output (pp_output),
    .read_data__bias(pp_read_data__bias),
    .read_data__multiplier(pp_read_data__multiplier),
    .read_data__shift(pp_read_data__shift),
    .read_enable(pp_read_enable),
    .result__payload(pp_result__payload),
    .result__ready(pp_result__ready),
    .result__valid(pp_result__valid),
    .rst(rst),
    .start(pp_start)
  );
  result_accumulator result_accumulator (
    .accumulated__payload(result_accumulator_accumulated__payload),
    .accumulated__ready(result_accumulator_accumulated__ready),
    .accumulated__valid(result_accumulator_accumulated__valid),
    .clk(clk),
    .num_results__payload(result_accumulator_num_results__payload),
    .num_results__valid(result_accumulator_num_results__valid),
    .results__payload(result_accumulator_results__payload),
    .results__ready(result_accumulator_results__ready),
    .results__valid(result_accumulator_results__valid),
    .rst(rst)
  );
  set set (
    .\$signal (\set_$signal ),
    .\$signal$16 (\set_$signal$16 ),
    .\$signal$17 (\set_$signal$17 ),
    .\$signal$18 (\set_$signal$18 ),
    .\$signal$19 (\set_$signal$19 ),
    .\$signal$20 (\set_$signal$20 ),
    .\$signal$21 (\set_$signal$21 ),
    .\$signal$22 (\set_$signal$22 ),
    .\$signal$23 (\set_$signal$23 ),
    .clk(clk),
    .done(set_done),
    .funct7(set_funct7),
    .in0(set_in0),
    .in1(set_in1),
    .payload(set_payload),
    .\payload$11 (\set_payload$11 ),
    .\payload$13 (\set_payload$13 ),
    .\payload$2 (\set_payload$2 ),
    .\payload$5 (\set_payload$5 ),
    .\payload$8 (\set_payload$8 ),
    .ready(set_ready),
    .\ready$12 (\set_ready$12 ),
    .\ready$15 (1'h1),
    .\ready$3 (\set_ready$3 ),
    .\ready$6 (\set_ready$6 ),
    .\ready$9 (\set_ready$9 ),
    .rst(rst),
    .start(set_start),
    .valid(set_valid),
    .\valid$1 (\set_valid$1 ),
    .\valid$10 (\set_valid$10 ),
    .\valid$14 (\set_valid$14 ),
    .\valid$4 (\set_valid$4 ),
    .\valid$7 (\set_valid$7 )
  );
  always @* begin
    if (\initial ) begin end
    rsp_valid = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:251" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_CMD/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:252" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:258" *)
          casez (cmd_valid)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:258" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:238" *)
                casez (current_function_done)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:238" */
                  1'h1:
                      rsp_valid = 1'h1;
                endcase
          endcase
      /* \nmigen.decoding  = "WAIT_INSTRUCTION/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:263" */
      2'h2:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:238" *)
          casez (current_function_done)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:238" */
            1'h1:
                rsp_valid = 1'h1;
          endcase
      /* \nmigen.decoding  = "WAIT_TRANSFER/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:270" */
      2'h1:
          rsp_valid = 1'h1;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    rsp_payload_outputs_0 = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:251" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_CMD/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:252" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:258" *)
          casez (cmd_valid)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:258" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:238" *)
                casez (current_function_done)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:238" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:241" *)
                      casez (current_function_id)
                        3'h0:
                            rsp_payload_outputs_0 = \$signal ;
                        3'h1:
                            rsp_payload_outputs_0 = \$signal$32 ;
                        3'h2:
                            rsp_payload_outputs_0 = \$signal$35 ;
                        3'h3:
                            rsp_payload_outputs_0 = \$signal$38 ;
                        3'h4:
                            rsp_payload_outputs_0 = \$signal$41 ;
                        3'h5:
                            rsp_payload_outputs_0 = \$signal$45 ;
                        3'h6:
                            rsp_payload_outputs_0 = \$signal$49 ;
                        3'h?:
                            rsp_payload_outputs_0 = \$signal$53 ;
                      endcase
                endcase
          endcase
      /* \nmigen.decoding  = "WAIT_INSTRUCTION/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:263" */
      2'h2:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:238" *)
          casez (current_function_done)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:238" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:241" *)
                casez (current_function_id)
                  3'h0:
                      rsp_payload_outputs_0 = \$signal ;
                  3'h1:
                      rsp_payload_outputs_0 = \$signal$32 ;
                  3'h2:
                      rsp_payload_outputs_0 = \$signal$35 ;
                  3'h3:
                      rsp_payload_outputs_0 = \$signal$38 ;
                  3'h4:
                      rsp_payload_outputs_0 = \$signal$41 ;
                  3'h5:
                      rsp_payload_outputs_0 = \$signal$45 ;
                  3'h6:
                      rsp_payload_outputs_0 = \$signal$49 ;
                  3'h?:
                      rsp_payload_outputs_0 = \$signal$53 ;
                endcase
          endcase
      /* \nmigen.decoding  = "WAIT_TRANSFER/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:270" */
      2'h1:
          rsp_payload_outputs_0 = stored_output;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \fsm_state$next  = fsm_state;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:251" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_CMD/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:252" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:258" *)
          casez (cmd_valid)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:258" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:238" *)
                casez (current_function_done)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:238" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:242" *)
                      casez (rsp_ready)
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:242" */
                        1'h1:
                            \fsm_state$next  = 2'h0;
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:244" */
                        default:
                            \fsm_state$next  = 2'h1;
                      endcase
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:248" */
                  default:
                      \fsm_state$next  = 2'h2;
                endcase
          endcase
      /* \nmigen.decoding  = "WAIT_INSTRUCTION/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:263" */
      2'h2:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:238" *)
          casez (current_function_done)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:238" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:242" *)
                casez (rsp_ready)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:242" */
                  1'h1:
                      \fsm_state$next  = 2'h0;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:244" */
                  default:
                      \fsm_state$next  = 2'h1;
                endcase
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:248" */
            default:
                \fsm_state$next  = 2'h2;
          endcase
      /* \nmigen.decoding  = "WAIT_TRANSFER/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:270" */
      2'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:275" *)
          casez (rsp_ready)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:275" */
            1'h1:
                \fsm_state$next  = 2'h0;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fsm_state$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \stored_output$next  = stored_output;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:251" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_CMD/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:252" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:258" *)
          casez (cmd_valid)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:258" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:238" *)
                casez (current_function_done)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:238" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:242" *)
                      casez (rsp_ready)
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:242" */
                        1'h1:
                            /* empty */;
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:244" */
                        default:
                            (* full_case = 32'd1 *)
                            (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:246" *)
                            casez (current_function_id)
                              3'h0:
                                  \stored_output$next  = \$signal ;
                              3'h1:
                                  \stored_output$next  = \$signal$32 ;
                              3'h2:
                                  \stored_output$next  = \$signal$35 ;
                              3'h3:
                                  \stored_output$next  = \$signal$38 ;
                              3'h4:
                                  \stored_output$next  = \$signal$41 ;
                              3'h5:
                                  \stored_output$next  = \$signal$45 ;
                              3'h6:
                                  \stored_output$next  = \$signal$49 ;
                              3'h?:
                                  \stored_output$next  = \$signal$53 ;
                            endcase
                      endcase
                endcase
          endcase
      /* \nmigen.decoding  = "WAIT_INSTRUCTION/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:263" */
      2'h2:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:238" *)
          casez (current_function_done)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:238" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:242" *)
                casez (rsp_ready)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:242" */
                  1'h1:
                      /* empty */;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:244" */
                  default:
                      (* full_case = 32'd1 *)
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:246" *)
                      casez (current_function_id)
                        3'h0:
                            \stored_output$next  = \$signal ;
                        3'h1:
                            \stored_output$next  = \$signal$32 ;
                        3'h2:
                            \stored_output$next  = \$signal$35 ;
                        3'h3:
                            \stored_output$next  = \$signal$38 ;
                        3'h4:
                            \stored_output$next  = \$signal$41 ;
                        3'h5:
                            \stored_output$next  = \$signal$45 ;
                        3'h6:
                            \stored_output$next  = \$signal$49 ;
                        3'h?:
                            \stored_output$next  = \$signal$53 ;
                      endcase
                endcase
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \stored_output$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \op_store_write_enable$next  = \set_$signal$19 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \op_store_write_enable$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    current_function_id = 3'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:251" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_CMD/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:252" */
      2'h0:
          current_function_id = funct3;
      /* \nmigen.decoding  = "WAIT_INSTRUCTION/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:263" */
      2'h2:
          current_function_id = stored_function_id;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    current_function_done = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:251" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_CMD/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:252" */
      2'h0:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:256" *)
          casez (current_function_id)
            3'h0:
                current_function_done = \$signal$30 ;
            3'h1:
                current_function_done = \$signal$33 ;
            3'h2:
                current_function_done = \$signal$36 ;
            3'h3:
                current_function_done = \$signal$39 ;
            3'h4:
                current_function_done = \$signal$42 ;
            3'h5:
                current_function_done = \$signal$46 ;
            3'h6:
                current_function_done = \$signal$50 ;
            3'h?:
                current_function_done = \$signal$54 ;
          endcase
      /* \nmigen.decoding  = "WAIT_INSTRUCTION/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:263" */
      2'h2:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:268" *)
          casez (current_function_id)
            3'h0:
                current_function_done = \$signal$30 ;
            3'h1:
                current_function_done = \$signal$33 ;
            3'h2:
                current_function_done = \$signal$36 ;
            3'h3:
                current_function_done = \$signal$39 ;
            3'h4:
                current_function_done = \$signal$42 ;
            3'h5:
                current_function_done = \$signal$46 ;
            3'h6:
                current_function_done = \$signal$50 ;
            3'h?:
                current_function_done = \$signal$54 ;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    cmd_ready = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:251" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_CMD/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:252" */
      2'h0:
          cmd_ready = 1'h1;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \stored_function_id$next  = stored_function_id;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:251" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_CMD/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:252" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:258" *)
          casez (cmd_valid)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:258" */
            1'h1:
                \stored_function_id$next  = cmd_payload_function_id[2:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \stored_function_id$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \$signal$31  = 1'h0;
    \$signal$34  = 1'h0;
    \$signal$37  = 1'h0;
    \$signal$40  = 1'h0;
    \$signal$44  = 1'h0;
    \$signal$48  = 1'h0;
    \$signal$52  = 1'h0;
    \$signal$55  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:251" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_CMD/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:252" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:258" *)
          casez (cmd_valid)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:258" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:261" *)
                casez (current_function_id)
                  3'h0:
                      \$signal$31  = 1'h1;
                  3'h1:
                      \$signal$34  = 1'h1;
                  3'h2:
                      \$signal$37  = 1'h1;
                  3'h3:
                      \$signal$40  = 1'h1;
                  3'h4:
                      \$signal$44  = 1'h1;
                  3'h5:
                      \$signal$48  = 1'h1;
                  3'h6:
                      \$signal$52  = 1'h1;
                  3'h?:
                      \$signal$55  = 1'h1;
                endcase
          endcase
    endcase
  end
  assign \$27  = \$28 ;
  assign \output  = 32'd0;
  assign rst = reset;
  assign \funct7$60  = funct7;
  assign ping_in1 = cmd_payload_inputs_1;
  assign ping_in0 = cmd_payload_inputs_0;
  assign \funct7$59  = funct7;
  assign fallback6_in1 = cmd_payload_inputs_1;
  assign fallback6_in0 = cmd_payload_inputs_0;
  assign \funct7$58  = funct7;
  assign fallback5_in1 = cmd_payload_inputs_1;
  assign fallback5_in0 = cmd_payload_inputs_0;
  assign \funct7$57  = funct7;
  assign fallback4_in1 = cmd_payload_inputs_1;
  assign fallback4_in0 = cmd_payload_inputs_0;
  assign \funct7$56  = funct7;
  assign fallback3_in1 = cmd_payload_inputs_1;
  assign fallback3_in0 = cmd_payload_inputs_0;
  assign pp_funct7 = funct7;
  assign pp_in1 = cmd_payload_inputs_1;
  assign pp_in0 = cmd_payload_inputs_0;
  assign get_funct7 = funct7;
  assign get_in1 = cmd_payload_inputs_1;
  assign get_in0 = cmd_payload_inputs_0;
  assign set_funct7 = funct7;
  assign set_in1 = cmd_payload_inputs_1;
  assign set_in0 = cmd_payload_inputs_0;
  assign ping_start = \$signal$55 ;
  assign \$signal$54  = ping_done;
  assign \$signal$53  = ping_output;
  assign \start$51  = \$signal$52 ;
  assign \$signal$50  = fallback6_done;
  assign \$signal$49  = fallback6_output;
  assign \start$47  = \$signal$48 ;
  assign \$signal$46  = fallback5_done;
  assign \$signal$45  = fallback5_output;
  assign \start$43  = \$signal$44 ;
  assign \$signal$42  = fallback4_done;
  assign \$signal$41  = fallback4_output;
  assign start = \$signal$40 ;
  assign \$signal$39  = fallback3_done;
  assign \$signal$38  = fallback3_output;
  assign pp_start = \$signal$37 ;
  assign \$signal$36  = pp_done;
  assign \$signal$35  = pp_output;
  assign get_start = \$signal$34 ;
  assign \$signal$33  = get_done;
  assign \$signal$32  = get_output;
  assign set_start = \$signal$31 ;
  assign \$signal$30  = set_done;
  assign \$signal  = 32'd0;
  assign pp_result__ready = get_sink_44__ready;
  assign get_sink_44__payload = pp_result__payload;
  assign get_sink_44__valid = pp_result__valid;
  assign op_store_read_enable = pp_read_enable;
  assign { pp_read_data__shift, pp_read_data__multiplier, pp_read_data__bias } = { op_store_read_data__shift, op_store_read_data__multiplier, op_store_read_data__bias };
  assign pp_activation_max = \set_$signal$23 [7:0];
  assign pp_activation_min = \set_$signal$22 [7:0];
  assign pp_offset = \set_$signal$21 [8:0];
  assign op_store_reset = \set_$signal$20 ;
  assign op_store_write_data__shift = \$28 [3:0];
  assign op_store_write_data__multiplier = \set_$signal$17 ;
  assign op_store_write_data__bias = \set_$signal$16 [15:0];
  assign result_accumulator_accumulated__ready = get_sink_30__ready;
  assign get_sink_30__payload = result_accumulator_accumulated__payload;
  assign get_sink_30__valid = result_accumulator_accumulated__valid;
  assign result_accumulator_num_results__valid = \set_valid$14 ;
  assign result_accumulator_num_results__payload = \set_payload$13 ;
  assign macc_result__ready = result_accumulator_results__ready;
  assign result_accumulator_results__payload = macc_result__payload;
  assign result_accumulator_results__valid = macc_result__valid;
  assign operands_buffer_output__ready = macc_operands__ready;
  assign { macc_operands__payload__filters, macc_operands__payload__inputs } = { operands_buffer_output__payload__filters, operands_buffer_output__payload__inputs };
  assign macc_operands__valid = operands_buffer_output__valid;
  assign filter_flow_restrictor_output__ready = \operands_buffer_ready$26 ;
  assign \operands_buffer_payload$25  = filter_flow_restrictor_output__payload;
  assign \operands_buffer_valid$24  = filter_flow_restrictor_output__valid;
  assign input_flow_restrictor_output__ready = operands_buffer_ready;
  assign operands_buffer_payload = input_flow_restrictor_output__payload;
  assign operands_buffer_valid = input_flow_restrictor_output__valid;
  assign filter_flow_restrictor_release__valid = \set_valid$14 ;
  assign filter_flow_restrictor_release__payload = \set_payload$13 ;
  assign filter_store_data_output__ready = filter_flow_restrictor_input__ready;
  assign filter_flow_restrictor_input__payload = filter_store_data_output__payload;
  assign filter_flow_restrictor_input__valid = filter_store_data_output__valid;
  assign \set_ready$15  = 1'h1;
  assign input_flow_restrictor_release__valid = \set_valid$14 ;
  assign input_flow_restrictor_release__payload = \set_payload$13 ;
  assign input_store_data_output__ready = input_flow_restrictor_input__ready;
  assign input_flow_restrictor_input__payload = input_store_data_output__payload;
  assign input_flow_restrictor_input__valid = input_store_data_output__valid;
  assign macc_offset = \set_$signal [8:0];
  assign macc_enable = 1'h1;
  assign \set_ready$12  = filter_store_data_input__ready;
  assign filter_store_data_input__payload = \set_payload$11 ;
  assign filter_store_data_input__valid = \set_valid$10 ;
  assign \set_ready$9  = filter_store_num_words_input__ready;
  assign filter_store_num_words_input__payload = \set_payload$8 ;
  assign filter_store_num_words_input__valid = \set_valid$7 ;
  assign \set_ready$6  = input_store_data_input__ready;
  assign input_store_data_input__payload = \set_payload$5 ;
  assign input_store_data_input__valid = \set_valid$4 ;
  assign \set_ready$3  = input_store_num_words_input__ready;
  assign input_store_num_words_input__payload = \set_payload$2 ;
  assign input_store_num_words_input__valid = \set_valid$1 ;
  assign add_one_output__ready = get_sink_70__ready;
  assign get_sink_70__payload = add_one_output__payload;
  assign get_sink_70__valid = add_one_output__valid;
  assign set_ready = add_one_input__ready;
  assign add_one_input__payload = set_payload;
  assign add_one_input__valid = set_valid;
  assign funct7 = cmd_payload_function_id[9:3];
  assign funct3 = cmd_payload_function_id[2:0];
endmodule

(* \nmigen.hierarchy  = "Cfu.add_one" *)
(* generator = "nMigen" *)
module add_one(input__payload, input__ready, output__valid, output__payload, output__ready, input__valid);
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:59" *)
  wire [32:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:59" *)
  wire [32:0] \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input [31:0] input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  output input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  output [31:0] output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  output output__valid;
  assign \$2  = input__payload + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:59" *) 1'h1;
  assign \$1  = \$2 ;
  assign output__payload = \$2 [31:0];
  assign output__valid = input__valid;
  assign input__ready = output__ready;
endmodule

(* \nmigen.hierarchy  = "Cfu.fallback3" *)
(* generator = "nMigen" *)
module fallback3(done, in0, in1, \output );
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  output done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  input [31:0] in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:54" *)
  wire [31:0] in0s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  input [31:0] in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:55" *)
  wire [31:0] in1s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  output [31:0] \output ;
  assign in1s = in1;
  assign in0s = in0;
  assign done = 1'h1;
  assign \output  = in0;
endmodule

(* \nmigen.hierarchy  = "Cfu.fallback4" *)
(* generator = "nMigen" *)
module fallback4(done, in0, in1, \output );
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  output done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  input [31:0] in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:54" *)
  wire [31:0] in0s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  input [31:0] in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:55" *)
  wire [31:0] in1s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  output [31:0] \output ;
  assign in1s = in1;
  assign in0s = in0;
  assign done = 1'h1;
  assign \output  = in0;
endmodule

(* \nmigen.hierarchy  = "Cfu.fallback5" *)
(* generator = "nMigen" *)
module fallback5(done, in0, in1, \output );
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  output done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  input [31:0] in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:54" *)
  wire [31:0] in0s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  input [31:0] in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:55" *)
  wire [31:0] in1s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  output [31:0] \output ;
  assign in1s = in1;
  assign in0s = in0;
  assign done = 1'h1;
  assign \output  = in0;
endmodule

(* \nmigen.hierarchy  = "Cfu.fallback6" *)
(* generator = "nMigen" *)
module fallback6(done, in0, in1, \output );
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  output done;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  input [31:0] in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:54" *)
  wire [31:0] in0s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  input [31:0] in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:55" *)
  wire [31:0] in1s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  output [31:0] \output ;
  assign in1s = in1;
  assign in0s = in0;
  assign done = 1'h1;
  assign \output  = in0;
endmodule

(* \nmigen.hierarchy  = "Cfu.pp.fifo" *)
(* generator = "nMigen" *)
module fifo(clk, input__valid, input__payload, input__ready, output__valid, output__payload, output__ready, rst);
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:49" *)
  input [31:0] input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:49" *)
  output input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:49" *)
  input input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:50" *)
  output [31:0] output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:50" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:50" *)
  output output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:83" *)
  wire [31:0] wrapped_r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:85" *)
  wire wrapped_r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:84" *)
  wire wrapped_r_rdy;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:78" *)
  wire [31:0] wrapped_w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:80" *)
  wire wrapped_w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:79" *)
  wire wrapped_w_rdy;
  wrapped wrapped (
    .clk(clk),
    .r_data(wrapped_r_data),
    .r_en(wrapped_r_en),
    .r_rdy(wrapped_r_rdy),
    .rst(rst),
    .w_data(wrapped_w_data),
    .w_en(wrapped_w_en),
    .w_rdy(wrapped_w_rdy)
  );
  assign wrapped_r_en = output__ready;
  assign output__payload = wrapped_r_data;
  assign output__valid = wrapped_r_rdy;
  assign input__ready = wrapped_w_rdy;
  assign wrapped_w_data = input__payload;
  assign wrapped_w_en = input__valid;
endmodule

(* \nmigen.hierarchy  = "Cfu.filter_flow_restrictor" *)
(* generator = "nMigen" *)
module filter_flow_restrictor(input__payload, input__ready, release__payload, release__valid, output__valid, output__payload, output__ready, rst, clk, input__valid);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:61" *)
  wire [32:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *)
  wire \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:61" *)
  wire [32:0] \$9 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input [127:0] input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  output input__ready;
  reg input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  output [127:0] output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  output output__valid;
  reg output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:53" *)
  input [31:0] release__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:53" *)
  reg release__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:53" *)
  input release__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:56" *)
  reg [31:0] release_counter = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:56" *)
  reg [31:0] \release_counter$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$10  = release_counter - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:61" *) 1'h1;
  assign \$12  = release__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) release__ready;
  assign \$14  = release_counter > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *) 1'h0;
  assign \$1  = release_counter > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *) 1'h0;
  assign \$3  = release_counter > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *) 1'h0;
  assign \$5  = release_counter > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *) 1'h0;
  assign \$7  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  always @(posedge clk)
    release_counter <= \release_counter$next ;
  always @* begin
    if (\initial ) begin end
    input__ready = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" */
      1'h1:
          input__ready = output__ready;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    output__valid = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *)
    casez (\$3 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" */
      1'h1:
          output__valid = input__valid;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \release_counter$next  = release_counter;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *)
    casez (\$5 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:60" *)
          casez (\$7 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:60" */
            1'h1:
                \release_counter$next  = \$10 [31:0];
          endcase
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:62" */
      default:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:64" *)
          casez (\$12 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:64" */
            1'h1:
                \release_counter$next  = release__payload;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \release_counter$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    release__ready = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *)
    casez (\$14 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" */
      1'h1:
          /* empty */;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:62" */
      default:
          release__ready = 1'h1;
    endcase
  end
  assign \$9  = \$10 ;
  assign output__payload = input__payload;
endmodule

(* \nmigen.hierarchy  = "Cfu.filter_store" *)
(* generator = "nMigen" *)
module filter_store(num_words_input__payload, num_words_input__ready, data_input__valid, data_input__payload, data_input__ready, data_output__valid, data_output__payload, data_output__ready, rst, clk, num_words_input__valid);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:77" *)
  wire \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:78" *)
  wire [12:0] \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:78" *)
  wire [12:0] \$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:93" *)
  wire \$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:93" *)
  wire \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:93" *)
  wire \$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:94" *)
  wire [11:0] \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:94" *)
  wire [11:0] \$22 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:94" *)
  wire [11:0] \$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:94" *)
  wire [12:0] \$25 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:94" *)
  wire \$27 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:88" *)
  wire \$30 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$32 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:88" *)
  wire \$34 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$36 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$38 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:77" *)
  wire [12:0] \$40 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:77" *)
  wire \$42 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:88" *)
  wire \$44 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$46 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:88" *)
  wire \$48 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:76" *)
  wire [11:0] \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:88" *)
  wire \$50 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$52 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:88" *)
  wire \$54 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:93" *)
  wire \$56 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:93" *)
  wire \$58 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:76" *)
  wire [11:0] \$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:93" *)
  wire \$60 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:77" *)
  wire [12:0] \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:60" *)
  input [31:0] data_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:60" *)
  output data_input__ready;
  reg data_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:60" *)
  input data_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:62" *)
  output [127:0] data_output__payload;
  reg [127:0] data_output__payload = 128'h00000000000000000000000000000000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:62" *)
  reg [127:0] \data_output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:62" *)
  input data_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:62" *)
  output data_output__valid;
  reg data_output__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:62" *)
  reg \data_output__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:115" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:115" *)
  reg [1:0] \fsm_state$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:109" *)
  reg [10:0] index = 11'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:109" *)
  reg [10:0] \index$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:54" *)
  reg [8:0] memory_read_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:55" *)
  wire [127:0] memory_read_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:51" *)
  reg [10:0] memory_write_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:52" *)
  reg [31:0] memory_write_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:53" *)
  reg memory_write_enable;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:108" *)
  reg [11:0] num_words = 12'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:108" *)
  reg [11:0] \num_words$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:61" *)
  input [31:0] num_words_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:61" *)
  output num_words_input__ready;
  reg num_words_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:61" *)
  input num_words_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:85" *)
  reg read_port_valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:85" *)
  reg \read_port_valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:86" *)
  reg read_started = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:86" *)
  reg \read_started$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:110" *)
  wire reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$10  = index == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:77" *) \$8 ;
  assign \$13  = num_words - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:78" *) 3'h4;
  assign \$15  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:93" *) read_port_valid;
  assign \$17  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:93" *) read_started;
  assign \$1  = num_words_input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) num_words_input__ready;
  assign \$19  = \$15  & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:93" *) \$17 ;
  assign \$22  = index + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:94" *) 3'h4;
  assign \$25  = num_words - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:94" *) 3'h4;
  assign \$27  = index == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:94" *) \$25 ;
  assign \$24  = \$27  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:94" *) 12'h000 : \$22 ;
  assign \$30  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:88" *) data_output__valid;
  assign \$32  = data_output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) data_output__ready;
  assign \$34  = \$30  | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:88" *) \$32 ;
  assign \$36  = num_words_input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) num_words_input__ready;
  assign \$38  = data_input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) data_input__ready;
  assign \$3  = data_input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) data_input__ready;
  assign \$40  = num_words - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:77" *) 1'h1;
  assign \$42  = index == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:77" *) \$40 ;
  assign \$44  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:88" *) data_output__valid;
  assign \$46  = data_output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) data_output__ready;
  assign \$48  = \$44  | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:88" *) \$46 ;
  assign \$50  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:88" *) data_output__valid;
  assign \$52  = data_output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) data_output__ready;
  assign \$54  = \$50  | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:88" *) \$52 ;
  assign \$56  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:93" *) read_port_valid;
  assign \$58  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:93" *) read_started;
  assign \$60  = \$56  & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:93" *) \$58 ;
  assign \$6  = index + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:76" *) 1'h1;
  assign \$8  = num_words - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:77" *) 1'h1;
  always @(posedge clk)
    read_started <= \read_started$next ;
  always @(posedge clk)
    read_port_valid <= \read_port_valid$next ;
  always @(posedge clk)
    data_output__payload <= \data_output__payload$next ;
  always @(posedge clk)
    fsm_state <= \fsm_state$next ;
  always @(posedge clk)
    data_output__valid <= \data_output__valid$next ;
  always @(posedge clk)
    index <= \index$next ;
  always @(posedge clk)
    num_words <= \num_words$next ;
  \memory$2  memory (
    .clk(clk),
    .read_addr(memory_read_addr),
    .read_data(memory_read_data),
    .write_addr(memory_write_addr),
    .write_data(memory_write_data),
    .write_enable(memory_write_enable)
  );
  always @* begin
    if (\initial ) begin end
    \num_words$next  = num_words;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:115" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:116" */
      2'h0:
          \num_words$next  = 12'h000;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:121" */
      2'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:123" *)
          casez (\$1 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:123" */
            1'h1:
                \num_words$next  = num_words_input__payload[11:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \num_words$next  = 12'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    memory_read_addr = 9'h000;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:115" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:116" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:121" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:126" */
      2'h2:
          /* empty */;
      /* \nmigen.decoding  = "READING/3" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:130" */
      2'h3:
          memory_read_addr = index[10:2];
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \data_output__payload$next  = data_output__payload;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:115" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:116" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:121" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:126" */
      2'h2:
          /* empty */;
      /* \nmigen.decoding  = "READING/3" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:130" */
      2'h3:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:88" *)
          casez (\$48 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:88" */
            1'h1:
                \data_output__payload$next  = memory_read_data;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \data_output__payload$next  = 128'h00000000000000000000000000000000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \read_port_valid$next  = read_port_valid;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:115" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:116" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:121" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:126" */
      2'h2:
          /* empty */;
      /* \nmigen.decoding  = "READING/3" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:130" */
      2'h3:
        begin
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:88" *)
          casez (\$54 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:88" */
            1'h1:
                \read_port_valid$next  = 1'h0;
          endcase
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:99" *)
          casez (read_started)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:99" */
            1'h1:
                \read_port_valid$next  = 1'h1;
          endcase
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:103" *)
          casez (reset)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:103" */
            1'h1:
                \read_port_valid$next  = 1'h0;
          endcase
        end
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \read_port_valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \read_started$next  = read_started;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:115" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:116" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:121" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:126" */
      2'h2:
          /* empty */;
      /* \nmigen.decoding  = "READING/3" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:130" */
      2'h3:
        begin
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:93" *)
          casez (\$60 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:93" */
            1'h1:
                \read_started$next  = 1'h1;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:96" */
            default:
                \read_started$next  = 1'h0;
          endcase
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:103" *)
          casez (reset)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:103" */
            1'h1:
                \read_started$next  = 1'h0;
          endcase
        end
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \read_started$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \index$next  = index;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:115" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:116" */
      2'h0:
          \index$next  = 11'h000;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:121" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:126" */
      2'h2:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:75" *)
          casez (\$3 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:75" */
            1'h1:
              begin
                \index$next  = \$6 [10:0];
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:77" *)
                casez (\$10 )
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:77" */
                  1'h1:
                      \index$next  = \$13 [10:0];
                endcase
              end
          endcase
      /* \nmigen.decoding  = "READING/3" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:130" */
      2'h3:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:93" *)
          casez (\$19 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:93" */
            1'h1:
                \index$next  = \$24 [10:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \index$next  = 11'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \data_output__valid$next  = data_output__valid;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:115" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:116" */
      2'h0:
          \data_output__valid$next  = 1'h0;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:121" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:126" */
      2'h2:
          /* empty */;
      /* \nmigen.decoding  = "READING/3" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:130" */
      2'h3:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:88" *)
          casez (\$34 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:88" */
            1'h1:
                \data_output__valid$next  = read_port_valid;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \data_output__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \fsm_state$next  = fsm_state;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:115" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:116" */
      2'h0:
          \fsm_state$next  = 2'h1;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:121" */
      2'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:123" *)
          casez (\$36 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:123" */
            1'h1:
                \fsm_state$next  = 2'h2;
          endcase
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:126" */
      2'h2:
        begin
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:75" *)
          casez (\$38 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:75" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:77" *)
                casez (\$42 )
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:77" */
                  1'h1:
                      \fsm_state$next  = 2'h3;
                endcase
          endcase
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:128" *)
          casez (reset)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:128" */
            1'h1:
                \fsm_state$next  = 2'h0;
          endcase
        end
      /* \nmigen.decoding  = "READING/3" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:130" */
      2'h3:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:132" *)
          casez (reset)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:132" */
            1'h1:
                \fsm_state$next  = 2'h0;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fsm_state$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    num_words_input__ready = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:115" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:116" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:121" */
      2'h1:
          num_words_input__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    memory_write_addr = 11'h000;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:115" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:116" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:121" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:126" */
      2'h2:
          memory_write_addr = index;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    memory_write_data = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:115" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:116" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:121" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:126" */
      2'h2:
          memory_write_data = data_input__payload;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    memory_write_enable = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:115" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:116" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:121" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:126" */
      2'h2:
          memory_write_enable = 1'h1;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    data_input__ready = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:115" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:116" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:121" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/filter_store.py:126" */
      2'h2:
          data_input__ready = 1'h1;
    endcase
  end
  assign \$5  = \$6 ;
  assign \$12  = \$13 ;
  assign \$21  = \$24 ;
  assign reset = num_words_input__valid;
endmodule

(* \nmigen.hierarchy  = "Cfu.pp.gearbox" *)
(* generator = "nMigen" *)
module gearbox(clk, input__valid, input__payload, input__ready, output__valid, output__payload, output__ready, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:64" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$9 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:47" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:47" *)
  reg [1:0] \fsm_state$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:37" *)
  input [7:0] input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:37" *)
  output input__ready;
  reg input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:37" *)
  input input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:38" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:38" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:38" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:38" *)
  output output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:43" *)
  reg [7:0] \register{i}  = 8'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:43" *)
  reg [7:0] \register{i}$11  = 8'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:43" *)
  reg [7:0] \register{i}$11$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:43" *)
  reg [7:0] \register{i}$12  = 8'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:43" *)
  reg [7:0] \register{i}$12$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:43" *)
  reg [7:0] \register{i}$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:44" *)
  reg waiting_to_send = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:44" *)
  reg \waiting_to_send$next ;
  assign \$9  = input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) input__ready;
  assign \$13  = input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) input__ready;
  assign \$15  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  assign \$17  = input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) input__ready;
  assign \$1  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:64" *) waiting_to_send;
  assign \$3  = input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) input__ready;
  assign \$5  = input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) input__ready;
  assign \$7  = input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) input__ready;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    waiting_to_send <= \waiting_to_send$next ;
  always @(posedge clk)
    \register{i}$12  <= \register{i}$12$next ;
  always @(posedge clk)
    \register{i}$11  <= \register{i}$11$next ;
  always @(posedge clk)
    fsm_state <= \fsm_state$next ;
  always @(posedge clk)
    \register{i}  <= \register{i}$next ;
  always @* begin
    if (\initial ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:47" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "BYTE_0/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:48" */
      2'h0:
          input__ready = 1'h1;
      /* \nmigen.decoding  = "BYTE_1/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:53" */
      2'h1:
          input__ready = 1'h1;
      /* \nmigen.decoding  = "BYTE_2/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:58" */
      2'h2:
          input__ready = 1'h1;
      /* \nmigen.decoding  = "BYTE_3/3" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:63" */
      2'h3:
          input__ready = \$1 ;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \register{i}$next  = \register{i} ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:47" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "BYTE_0/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:48" */
      2'h0:
          \register{i}$next  = input__payload;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \register{i}$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \fsm_state$next  = fsm_state;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:47" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "BYTE_0/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:48" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:51" *)
          casez (\$3 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:51" */
            1'h1:
                \fsm_state$next  = 2'h1;
          endcase
      /* \nmigen.decoding  = "BYTE_1/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:53" */
      2'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:56" *)
          casez (\$5 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:56" */
            1'h1:
                \fsm_state$next  = 2'h2;
          endcase
      /* \nmigen.decoding  = "BYTE_2/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:58" */
      2'h2:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:61" *)
          casez (\$7 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:61" */
            1'h1:
                \fsm_state$next  = 2'h3;
          endcase
      /* \nmigen.decoding  = "BYTE_3/3" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:63" */
      2'h3:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:65" *)
          casez (\$9 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:65" */
            1'h1:
                \fsm_state$next  = 2'h0;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fsm_state$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \register{i}$11$next  = \register{i}$11 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:47" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "BYTE_0/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:48" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "BYTE_1/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:53" */
      2'h1:
          \register{i}$11$next  = input__payload;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \register{i}$11$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \register{i}$12$next  = \register{i}$12 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:47" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "BYTE_0/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:48" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "BYTE_1/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:53" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "BYTE_2/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:58" */
      2'h2:
          \register{i}$12$next  = input__payload;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \register{i}$12$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \waiting_to_send$next  = waiting_to_send;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:47" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "BYTE_0/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:48" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "BYTE_1/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:53" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "BYTE_2/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:58" */
      2'h2:
          /* empty */;
      /* \nmigen.decoding  = "BYTE_3/3" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:63" */
      2'h3:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:65" *)
          casez (\$13 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:65" */
            1'h1:
                \waiting_to_send$next  = 1'h1;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:73" *)
    casez (\$15 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:73" */
      1'h1:
          \waiting_to_send$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \waiting_to_send$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \output__payload$next  = output__payload;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:47" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "BYTE_0/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:48" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "BYTE_1/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:53" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "BYTE_2/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:58" */
      2'h2:
          /* empty */;
      /* \nmigen.decoding  = "BYTE_3/3" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:63" */
      2'h3:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:65" *)
          casez (\$17 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:65" */
            1'h1:
                \output__payload$next  = { input__payload, \register{i}$12 , \register{i}$11 , \register{i}  };
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
  assign output__valid = waiting_to_send;
endmodule

(* \nmigen.hierarchy  = "Cfu.get" *)
(* generator = "nMigen" *)
module get(sink_70__payload, sink_70__ready, sink_30__valid, sink_30__payload, sink_30__ready, sink_44__valid, sink_44__payload, sink_44__ready, \output , done, start, in0, in1, funct7, rst, clk, sink_70__valid);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:154" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:154" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:122" *)
  wire clear_30;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:122" *)
  wire clear_44;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:122" *)
  wire clear_70;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  output done;
  reg done = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  reg \done$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:161" *)
  reg [6:0] f7_buf = 7'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:161" *)
  reg [6:0] \f7_buf$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:162" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:162" *)
  reg [1:0] \fsm_state$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  input [6:0] funct7;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  input [31:0] in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:54" *)
  wire [31:0] in0s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  input [31:0] in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:55" *)
  wire [31:0] in1s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  output [31:0] \output ;
  reg [31:0] \output  = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  reg [31:0] \output$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:123" *)
  reg read_strobe_30 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:123" *)
  reg \read_strobe_30$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:123" *)
  reg read_strobe_44 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:123" *)
  reg \read_strobe_44$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:123" *)
  reg read_strobe_70 = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:123" *)
  reg \read_strobe_70$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:63" *)
  wire [31:0] reg_30_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:63" *)
  wire reg_30_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:63" *)
  wire reg_30_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:64" *)
  wire reg_30_invalidate;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:65" *)
  wire reg_30_valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:66" *)
  wire [31:0] reg_30_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:63" *)
  wire [31:0] reg_44_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:63" *)
  wire reg_44_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:63" *)
  wire reg_44_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:64" *)
  wire reg_44_invalidate;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:65" *)
  wire reg_44_valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:66" *)
  wire [31:0] reg_44_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:63" *)
  wire [31:0] reg_70_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:63" *)
  wire reg_70_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:63" *)
  wire reg_70_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:64" *)
  wire reg_70_invalidate;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:65" *)
  wire reg_70_valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:66" *)
  wire [31:0] reg_70_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:121" *)
  input [31:0] sink_30__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:121" *)
  output sink_30__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:121" *)
  input sink_30__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:121" *)
  input [31:0] sink_44__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:121" *)
  output sink_44__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:121" *)
  input sink_44__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:121" *)
  input [31:0] sink_70__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:121" *)
  output sink_70__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:121" *)
  input sink_70__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  input start;
  always @(posedge clk)
    done <= \done$next ;
  always @(posedge clk)
    \output  <= \output$next ;
  always @(posedge clk)
    f7_buf <= \f7_buf$next ;
  always @(posedge clk)
    read_strobe_70 <= \read_strobe_70$next ;
  always @(posedge clk)
    read_strobe_44 <= \read_strobe_44$next ;
  always @(posedge clk)
    read_strobe_30 <= \read_strobe_30$next ;
  always @(posedge clk)
    fsm_state <= \fsm_state$next ;
  reg_30 reg_30 (
    .clk(clk),
    .input__payload(reg_30_input__payload),
    .input__ready(reg_30_input__ready),
    .input__valid(reg_30_input__valid),
    .invalidate(reg_30_invalidate),
    .rst(rst),
    .valid(reg_30_valid),
    .value(reg_30_value)
  );
  reg_44 reg_44 (
    .clk(clk),
    .input__payload(reg_44_input__payload),
    .input__ready(reg_44_input__ready),
    .input__valid(reg_44_input__valid),
    .invalidate(reg_44_invalidate),
    .rst(rst),
    .valid(reg_44_valid),
    .value(reg_44_value)
  );
  \reg_70$1  reg_70 (
    .clk(clk),
    .input__payload(reg_70_input__payload),
    .input__ready(reg_70_input__ready),
    .input__valid(reg_70_input__valid),
    .invalidate(1'h0),
    .rst(rst),
    .valid(reg_70_valid),
    .value(reg_70_value)
  );
  always @* begin
    if (\initial ) begin end
    \read_strobe_70$next  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:162" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_START/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:163" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:164" *)
          casez (start)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:164" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:127" *)
                casez (funct7)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
                  7'h30:
                      /* empty */;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
                  7'h44:
                      /* empty */;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
                  7'h70:
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                      casez (reg_70_valid)
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                        1'h1:
                            \read_strobe_70$next  = 1'h1;
                      endcase
                endcase
          endcase
      /* \nmigen.decoding  = "GETTING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:167" */
      2'h2:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:127" *)
          casez (f7_buf)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
            7'h30:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
            7'h44:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
            7'h70:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                casez (reg_70_valid)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                  1'h1:
                      \read_strobe_70$next  = 1'h1;
                endcase
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \read_strobe_70$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \f7_buf$next  = f7_buf;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:162" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_START/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:163" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:164" *)
          casez (start)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:164" */
            1'h1:
                \f7_buf$next  = funct7;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \f7_buf$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \output$next  = \output ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:162" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_START/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:163" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:164" *)
          casez (start)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:164" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:127" *)
                casez (funct7)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
                  7'h30:
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                      casez (reg_30_valid)
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                        1'h1:
                            \output$next  = reg_30_value;
                      endcase
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
                  7'h44:
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                      casez (reg_44_valid)
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                        1'h1:
                            \output$next  = reg_44_value;
                      endcase
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
                  7'h70:
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                      casez (reg_70_valid)
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                        1'h1:
                            \output$next  = reg_70_value;
                      endcase
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:138" */
                  default:
                      \output$next  = 32'd0;
                endcase
          endcase
      /* \nmigen.decoding  = "GETTING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:167" */
      2'h2:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:127" *)
          casez (f7_buf)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
            7'h30:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                casez (reg_30_valid)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                  1'h1:
                      \output$next  = reg_30_value;
                endcase
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
            7'h44:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                casez (reg_44_valid)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                  1'h1:
                      \output$next  = reg_44_value;
                endcase
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
            7'h70:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                casez (reg_70_valid)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                  1'h1:
                      \output$next  = reg_70_value;
                endcase
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:138" */
            default:
                \output$next  = 32'd0;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \done$next  = done;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:162" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_START/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:163" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:164" *)
          casez (start)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:164" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:127" *)
                casez (funct7)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
                  7'h30:
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                      casez (reg_30_valid)
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                        1'h1:
                            \done$next  = 1'h1;
                      endcase
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
                  7'h44:
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                      casez (reg_44_valid)
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                        1'h1:
                            \done$next  = 1'h1;
                      endcase
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
                  7'h70:
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                      casez (reg_70_valid)
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                        1'h1:
                            \done$next  = 1'h1;
                      endcase
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:138" */
                  default:
                      \done$next  = 1'h1;
                endcase
          endcase
      /* \nmigen.decoding  = "GETTING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:167" */
      2'h2:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:127" *)
          casez (f7_buf)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
            7'h30:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                casez (reg_30_valid)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                  1'h1:
                      \done$next  = 1'h1;
                endcase
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
            7'h44:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                casez (reg_44_valid)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                  1'h1:
                      \done$next  = 1'h1;
                endcase
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
            7'h70:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                casez (reg_70_valid)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                  1'h1:
                      \done$next  = 1'h1;
                endcase
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:138" */
            default:
                \done$next  = 1'h1;
          endcase
      /* \nmigen.decoding  = "DONE/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:169" */
      2'h1:
          \done$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \done$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \fsm_state$next  = fsm_state;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:162" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_START/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:163" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:164" *)
          casez (start)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:164" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:127" *)
                casez (funct7)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
                  7'h30:
                      (* full_case = 32'd1 *)
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                      casez (reg_30_valid)
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                        1'h1:
                            \fsm_state$next  = 2'h1;
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:136" */
                        default:
                            \fsm_state$next  = 2'h2;
                      endcase
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
                  7'h44:
                      (* full_case = 32'd1 *)
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                      casez (reg_44_valid)
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                        1'h1:
                            \fsm_state$next  = 2'h1;
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:136" */
                        default:
                            \fsm_state$next  = 2'h2;
                      endcase
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
                  7'h70:
                      (* full_case = 32'd1 *)
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                      casez (reg_70_valid)
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                        1'h1:
                            \fsm_state$next  = 2'h1;
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:136" */
                        default:
                            \fsm_state$next  = 2'h2;
                      endcase
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:138" */
                  default:
                      \fsm_state$next  = 2'h1;
                endcase
          endcase
      /* \nmigen.decoding  = "GETTING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:167" */
      2'h2:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:127" *)
          casez (f7_buf)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
            7'h30:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                casez (reg_30_valid)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                  1'h1:
                      \fsm_state$next  = 2'h1;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:136" */
                  default:
                      \fsm_state$next  = 2'h2;
                endcase
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
            7'h44:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                casez (reg_44_valid)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                  1'h1:
                      \fsm_state$next  = 2'h1;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:136" */
                  default:
                      \fsm_state$next  = 2'h2;
                endcase
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
            7'h70:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                casez (reg_70_valid)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                  1'h1:
                      \fsm_state$next  = 2'h1;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:136" */
                  default:
                      \fsm_state$next  = 2'h2;
                endcase
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:138" */
            default:
                \fsm_state$next  = 2'h1;
          endcase
      /* \nmigen.decoding  = "DONE/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:169" */
      2'h1:
          \fsm_state$next  = 2'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fsm_state$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \read_strobe_30$next  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:162" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_START/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:163" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:164" *)
          casez (start)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:164" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:127" *)
                casez (funct7)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
                  7'h30:
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                      casez (reg_30_valid)
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                        1'h1:
                            \read_strobe_30$next  = 1'h1;
                      endcase
                endcase
          endcase
      /* \nmigen.decoding  = "GETTING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:167" */
      2'h2:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:127" *)
          casez (f7_buf)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
            7'h30:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                casez (reg_30_valid)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                  1'h1:
                      \read_strobe_30$next  = 1'h1;
                endcase
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \read_strobe_30$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \read_strobe_44$next  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:162" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "WAIT_START/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:163" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:164" *)
          casez (start)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:164" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:127" *)
                casez (funct7)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
                  7'h30:
                      /* empty */;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
                  7'h44:
                      (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                      casez (reg_44_valid)
                        /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                        1'h1:
                            \read_strobe_44$next  = 1'h1;
                      endcase
                endcase
          endcase
      /* \nmigen.decoding  = "GETTING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:167" */
      2'h2:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:127" *)
          casez (f7_buf)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
            7'h30:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:129" */
            7'h44:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" *)
                casez (reg_44_valid)
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:130" */
                  1'h1:
                      \read_strobe_44$next  = 1'h1;
                endcase
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \read_strobe_44$next  = 1'h0;
    endcase
  end
  assign clear_30 = 1'h0;
  assign clear_44 = 1'h0;
  assign clear_70 = 1'h0;
  assign in1s = in1;
  assign in0s = in0;
  assign reg_70_invalidate = 1'h0;
  assign sink_70__ready = reg_70_input__ready;
  assign reg_70_input__payload = sink_70__payload;
  assign reg_70_input__valid = sink_70__valid;
  assign reg_44_invalidate = \$3 ;
  assign sink_44__ready = reg_44_input__ready;
  assign reg_44_input__payload = sink_44__payload;
  assign reg_44_input__valid = sink_44__valid;
  assign reg_30_invalidate = \$1 ;
  assign sink_30__ready = reg_30_input__ready;
  assign reg_30_input__payload = sink_30__payload;
  assign reg_30_input__valid = sink_30__valid;
  assign \$1  = read_strobe_30;
  assign \$3  = read_strobe_44;
endmodule

(* \nmigen.hierarchy  = "Cfu.input_flow_restrictor" *)
(* generator = "nMigen" *)
module input_flow_restrictor(input__payload, input__ready, release__payload, release__valid, output__valid, output__payload, output__ready, rst, clk, input__valid);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:61" *)
  wire [32:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *)
  wire \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:61" *)
  wire [32:0] \$9 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input [127:0] input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  output input__ready;
  reg input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  output [127:0] output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  output output__valid;
  reg output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:53" *)
  input [31:0] release__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:53" *)
  reg release__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:53" *)
  input release__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:56" *)
  reg [31:0] release_counter = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:56" *)
  reg [31:0] \release_counter$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$10  = release_counter - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:61" *) 1'h1;
  assign \$12  = release__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) release__ready;
  assign \$14  = release_counter > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *) 1'h0;
  assign \$1  = release_counter > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *) 1'h0;
  assign \$3  = release_counter > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *) 1'h0;
  assign \$5  = release_counter > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *) 1'h0;
  assign \$7  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  always @(posedge clk)
    release_counter <= \release_counter$next ;
  always @* begin
    if (\initial ) begin end
    input__ready = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" */
      1'h1:
          input__ready = output__ready;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    output__valid = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *)
    casez (\$3 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" */
      1'h1:
          output__valid = input__valid;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \release_counter$next  = release_counter;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *)
    casez (\$5 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:60" *)
          casez (\$7 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:60" */
            1'h1:
                \release_counter$next  = \$10 [31:0];
          endcase
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:62" */
      default:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:64" *)
          casez (\$12 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:64" */
            1'h1:
                \release_counter$next  = release__payload;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \release_counter$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    release__ready = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" *)
    casez (\$14 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:57" */
      1'h1:
          /* empty */;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/flow.py:62" */
      default:
          release__ready = 1'h1;
    endcase
  end
  assign \$9  = \$10 ;
  assign output__payload = input__payload;
endmodule

(* \nmigen.hierarchy  = "Cfu.input_store" *)
(* generator = "nMigen" *)
module input_store(num_words_input__payload, num_words_input__ready, data_input__valid, data_input__payload, data_input__ready, data_output__valid, data_output__payload, data_output__ready, rst, clk, num_words_input__valid);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:69" *)
  wire \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:70" *)
  wire [9:0] \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:70" *)
  wire [9:0] \$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:85" *)
  wire \$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:85" *)
  wire \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:85" *)
  wire \$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:86" *)
  wire [8:0] \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:86" *)
  wire [8:0] \$22 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:86" *)
  wire [8:0] \$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:86" *)
  wire [9:0] \$25 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:86" *)
  wire \$27 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:80" *)
  wire \$30 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$32 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:80" *)
  wire \$34 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$36 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$38 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:69" *)
  wire [9:0] \$40 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:69" *)
  wire \$42 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:80" *)
  wire \$44 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$46 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:80" *)
  wire \$48 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:68" *)
  wire [8:0] \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:80" *)
  wire \$50 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$52 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:80" *)
  wire \$54 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:85" *)
  wire \$56 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:85" *)
  wire \$58 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:68" *)
  wire [8:0] \$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:85" *)
  wire \$60 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:69" *)
  wire [9:0] \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:52" *)
  input [31:0] data_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:52" *)
  output data_input__ready;
  reg data_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:52" *)
  input data_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:54" *)
  output [127:0] data_output__payload;
  reg [127:0] data_output__payload = 128'h00000000000000000000000000000000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:54" *)
  reg [127:0] \data_output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:54" *)
  input data_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:54" *)
  output data_output__valid;
  reg data_output__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:54" *)
  reg \data_output__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:107" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:107" *)
  reg [1:0] \fsm_state$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:101" *)
  reg [7:0] index = 8'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:101" *)
  reg [7:0] \index$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:54" *)
  reg [5:0] memory_read_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:55" *)
  wire [127:0] memory_read_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:51" *)
  reg [7:0] memory_write_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:52" *)
  reg [31:0] memory_write_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:53" *)
  reg memory_write_enable;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:100" *)
  reg [8:0] num_words = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:100" *)
  reg [8:0] \num_words$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:53" *)
  input [31:0] num_words_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:53" *)
  output num_words_input__ready;
  reg num_words_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:53" *)
  input num_words_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:77" *)
  reg read_port_valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:77" *)
  reg \read_port_valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:78" *)
  reg read_started = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:78" *)
  reg \read_started$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:102" *)
  wire reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$10  = index == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:69" *) \$8 ;
  assign \$13  = num_words - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:70" *) 3'h4;
  assign \$15  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:85" *) read_port_valid;
  assign \$17  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:85" *) read_started;
  assign \$1  = num_words_input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) num_words_input__ready;
  assign \$19  = \$15  & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:85" *) \$17 ;
  assign \$22  = index + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:86" *) 3'h4;
  assign \$25  = num_words - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:86" *) 3'h4;
  assign \$27  = index == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:86" *) \$25 ;
  assign \$24  = \$27  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:86" *) 9'h000 : \$22 ;
  assign \$30  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:80" *) data_output__valid;
  assign \$32  = data_output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) data_output__ready;
  assign \$34  = \$30  | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:80" *) \$32 ;
  assign \$36  = num_words_input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) num_words_input__ready;
  assign \$38  = data_input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) data_input__ready;
  assign \$3  = data_input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) data_input__ready;
  assign \$40  = num_words - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:69" *) 1'h1;
  assign \$42  = index == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:69" *) \$40 ;
  assign \$44  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:80" *) data_output__valid;
  assign \$46  = data_output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) data_output__ready;
  assign \$48  = \$44  | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:80" *) \$46 ;
  assign \$50  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:80" *) data_output__valid;
  assign \$52  = data_output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) data_output__ready;
  assign \$54  = \$50  | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:80" *) \$52 ;
  assign \$56  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:85" *) read_port_valid;
  assign \$58  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:85" *) read_started;
  assign \$60  = \$56  & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:85" *) \$58 ;
  assign \$6  = index + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:68" *) 1'h1;
  assign \$8  = num_words - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:69" *) 1'h1;
  always @(posedge clk)
    read_started <= \read_started$next ;
  always @(posedge clk)
    read_port_valid <= \read_port_valid$next ;
  always @(posedge clk)
    data_output__payload <= \data_output__payload$next ;
  always @(posedge clk)
    fsm_state <= \fsm_state$next ;
  always @(posedge clk)
    data_output__valid <= \data_output__valid$next ;
  always @(posedge clk)
    index <= \index$next ;
  always @(posedge clk)
    num_words <= \num_words$next ;
  memory memory (
    .clk(clk),
    .read_addr(memory_read_addr),
    .read_data(memory_read_data),
    .write_addr(memory_write_addr),
    .write_data(memory_write_data),
    .write_enable(memory_write_enable)
  );
  always @* begin
    if (\initial ) begin end
    \num_words$next  = num_words;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:107" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:108" */
      2'h0:
          \num_words$next  = 9'h000;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:113" */
      2'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:115" *)
          casez (\$1 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:115" */
            1'h1:
                \num_words$next  = num_words_input__payload[8:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \num_words$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    memory_read_addr = 6'h00;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:107" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:108" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:113" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:118" */
      2'h2:
          /* empty */;
      /* \nmigen.decoding  = "READING/3" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:122" */
      2'h3:
          memory_read_addr = index[7:2];
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \data_output__payload$next  = data_output__payload;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:107" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:108" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:113" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:118" */
      2'h2:
          /* empty */;
      /* \nmigen.decoding  = "READING/3" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:122" */
      2'h3:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:80" *)
          casez (\$48 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:80" */
            1'h1:
                \data_output__payload$next  = memory_read_data;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \data_output__payload$next  = 128'h00000000000000000000000000000000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \read_port_valid$next  = read_port_valid;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:107" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:108" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:113" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:118" */
      2'h2:
          /* empty */;
      /* \nmigen.decoding  = "READING/3" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:122" */
      2'h3:
        begin
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:80" *)
          casez (\$54 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:80" */
            1'h1:
                \read_port_valid$next  = 1'h0;
          endcase
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:91" *)
          casez (read_started)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:91" */
            1'h1:
                \read_port_valid$next  = 1'h1;
          endcase
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:95" *)
          casez (reset)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:95" */
            1'h1:
                \read_port_valid$next  = 1'h0;
          endcase
        end
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \read_port_valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \read_started$next  = read_started;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:107" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:108" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:113" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:118" */
      2'h2:
          /* empty */;
      /* \nmigen.decoding  = "READING/3" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:122" */
      2'h3:
        begin
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:85" *)
          casez (\$60 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:85" */
            1'h1:
                \read_started$next  = 1'h1;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:88" */
            default:
                \read_started$next  = 1'h0;
          endcase
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:95" *)
          casez (reset)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:95" */
            1'h1:
                \read_started$next  = 1'h0;
          endcase
        end
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \read_started$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \index$next  = index;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:107" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:108" */
      2'h0:
          \index$next  = 8'h00;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:113" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:118" */
      2'h2:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:67" *)
          casez (\$3 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:67" */
            1'h1:
              begin
                \index$next  = \$6 [7:0];
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:69" *)
                casez (\$10 )
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:69" */
                  1'h1:
                      \index$next  = \$13 [7:0];
                endcase
              end
          endcase
      /* \nmigen.decoding  = "READING/3" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:122" */
      2'h3:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:85" *)
          casez (\$19 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:85" */
            1'h1:
                \index$next  = \$24 [7:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \index$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \data_output__valid$next  = data_output__valid;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:107" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:108" */
      2'h0:
          \data_output__valid$next  = 1'h0;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:113" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:118" */
      2'h2:
          /* empty */;
      /* \nmigen.decoding  = "READING/3" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:122" */
      2'h3:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:80" *)
          casez (\$34 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:80" */
            1'h1:
                \data_output__valid$next  = read_port_valid;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \data_output__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \fsm_state$next  = fsm_state;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:107" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:108" */
      2'h0:
          \fsm_state$next  = 2'h1;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:113" */
      2'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:115" *)
          casez (\$36 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:115" */
            1'h1:
                \fsm_state$next  = 2'h2;
          endcase
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:118" */
      2'h2:
        begin
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:67" *)
          casez (\$38 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:67" */
            1'h1:
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:69" *)
                casez (\$42 )
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:69" */
                  1'h1:
                      \fsm_state$next  = 2'h3;
                endcase
          endcase
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:120" *)
          casez (reset)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:120" */
            1'h1:
                \fsm_state$next  = 2'h0;
          endcase
        end
      /* \nmigen.decoding  = "READING/3" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:122" */
      2'h3:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:124" *)
          casez (reset)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:124" */
            1'h1:
                \fsm_state$next  = 2'h0;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fsm_state$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    num_words_input__ready = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:107" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:108" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:113" */
      2'h1:
          num_words_input__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    memory_write_addr = 8'h00;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:107" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:108" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:113" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:118" */
      2'h2:
          memory_write_addr = index;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    memory_write_data = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:107" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:108" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:113" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:118" */
      2'h2:
          memory_write_data = data_input__payload;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    memory_write_enable = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:107" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:108" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:113" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:118" */
      2'h2:
          memory_write_enable = 1'h1;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    data_input__ready = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:107" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "RESET/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:108" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "NUM_WORDS/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:113" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "WRITING/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/input_store.py:118" */
      2'h2:
          data_input__ready = 1'h1;
    endcase
  end
  assign \$5  = \$6 ;
  assign \$12  = \$13 ;
  assign \$21  = \$24 ;
  assign reset = num_words_input__valid;
endmodule

(* \nmigen.hierarchy  = "Cfu.macc" *)
(* generator = "nMigen" *)
module macc(offset, operands__valid, operands__payload__inputs, operands__payload__filters, operands__ready, result__valid, result__payload, result__ready, rst, clk, enable);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:76" *)
  wire \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *)
  wire [8:0] \$101 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$104 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$105 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$107 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$108 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *)
  wire [8:0] \$111 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$114 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$115 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$117 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$118 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *)
  wire [8:0] \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *)
  wire [8:0] \$121 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$124 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$125 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$127 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$128 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *)
  wire [8:0] \$131 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$134 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$135 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$137 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$138 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *)
  wire [8:0] \$141 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$144 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$145 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$147 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$148 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *)
  wire [8:0] \$151 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$154 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$155 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$157 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$158 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *)
  wire [8:0] \$161 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$164 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$165 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$167 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$168 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [31:0] \$170 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$171 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$173 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [18:0] \$175 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$177 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$179 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [18:0] \$181 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [19:0] \$183 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$185 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$187 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [18:0] \$189 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$191 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [17:0] \$193 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [18:0] \$195 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [19:0] \$197 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *)
  wire [20:0] \$199 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:73" *)
  wire \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *)
  wire [8:0] \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$25 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$27 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *)
  wire [8:0] \$31 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$34 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$35 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$37 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$38 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *)
  wire [8:0] \$41 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$44 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$45 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$47 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$48 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *)
  wire [8:0] \$51 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$54 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$55 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$57 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$58 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:77" *)
  wire \$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *)
  wire [8:0] \$61 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$64 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$65 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$67 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$68 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *)
  wire [8:0] \$71 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$74 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$75 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$77 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$78 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:77" *)
  wire \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *)
  wire [8:0] \$81 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$84 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$85 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$87 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$88 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *)
  wire [8:0] \$91 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$94 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *)
  wire [9:0] \$95 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$97 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *)
  wire [17:0] \$98 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:56" *)
  input enable;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] f_tmp = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$100  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$100$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$110  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$110$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$120  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$120$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$130  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$130$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$140  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$140$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$150  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$150$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$160  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$160$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$20  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$20$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$30  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$30$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$40  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$40$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$50  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$50$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$60  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$60$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$70  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$70$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$80  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$80$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$90  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$90$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:96" *)
  reg [8:0] \f_tmp$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] i_tmp = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$103  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$103$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$113  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$113$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$123  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$123$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$133  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$133$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$143  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$143$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$153  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$153$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$163  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$163$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$23  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$23$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$33  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$33$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$43  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$43$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$53  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$53$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$63  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$63$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$73  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$73$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$83  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$83$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$93  = 9'h000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$93$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:98" *)
  reg [8:0] \i_tmp$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:69" *)
  reg next_valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:69" *)
  reg \next_valid$1  = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:69" *)
  reg \next_valid$1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:69" *)
  reg \next_valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:57" *)
  input [8:0] offset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:58" *)
  input [127:0] operands__payload__filters;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:58" *)
  input [127:0] operands__payload__inputs;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:58" *)
  output operands__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:58" *)
  input operands__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:64" *)
  wire pipe_flowing;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:90" *)
  reg [16:0] product_00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:90" *)
  reg [16:0] product_01;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:90" *)
  reg [16:0] product_02;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:90" *)
  reg [16:0] product_03;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:90" *)
  reg [16:0] product_04;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:90" *)
  reg [16:0] product_05;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:90" *)
  reg [16:0] product_06;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:90" *)
  reg [16:0] product_07;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:90" *)
  reg [16:0] product_08;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:90" *)
  reg [16:0] product_09;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:90" *)
  reg [16:0] product_0a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:90" *)
  reg [16:0] product_0b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:90" *)
  reg [16:0] product_0c;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:90" *)
  reg [16:0] product_0d;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:90" *)
  reg [16:0] product_0e;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:90" *)
  reg [16:0] product_0f;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:60" *)
  output [31:0] result__payload;
  reg [31:0] result__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:60" *)
  reg [31:0] \result__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:60" *)
  input result__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:60" *)
  output result__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$101  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *) $signed(operands__payload__filters[79:72]);
  assign \$105  = $signed(operands__payload__inputs[79:72]) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *) $signed(offset);
  assign \$108  = $signed(\i_tmp$103 ) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *) $signed(\f_tmp$100 );
  assign \$10  = enable & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:76" *) \$8 ;
  assign \$111  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *) $signed(operands__payload__filters[87:80]);
  assign \$115  = $signed(operands__payload__inputs[87:80]) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *) $signed(offset);
  assign \$118  = $signed(\i_tmp$113 ) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *) $signed(\f_tmp$110 );
  assign \$121  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *) $signed(operands__payload__filters[95:88]);
  assign \$125  = $signed(operands__payload__inputs[95:88]) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *) $signed(offset);
  assign \$128  = $signed(\i_tmp$123 ) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *) $signed(\f_tmp$120 );
  assign \$12  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *) $signed(operands__payload__filters[7:0]);
  assign \$131  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *) $signed(operands__payload__filters[103:96]);
  assign \$135  = $signed(operands__payload__inputs[103:96]) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *) $signed(offset);
  assign \$138  = $signed(\i_tmp$133 ) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *) $signed(\f_tmp$130 );
  assign \$141  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *) $signed(operands__payload__filters[111:104]);
  assign \$145  = $signed(operands__payload__inputs[111:104]) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *) $signed(offset);
  assign \$148  = $signed(\i_tmp$143 ) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *) $signed(\f_tmp$140 );
  assign \$151  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *) $signed(operands__payload__filters[119:112]);
  assign \$155  = $signed(operands__payload__inputs[119:112]) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *) $signed(offset);
  assign \$158  = $signed(\i_tmp$153 ) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *) $signed(\f_tmp$150 );
  assign \$15  = $signed(operands__payload__inputs[7:0]) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *) $signed(offset);
  assign \$161  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *) $signed(operands__payload__filters[127:120]);
  assign \$165  = $signed(operands__payload__inputs[127:120]) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *) $signed(offset);
  assign \$168  = $signed(\i_tmp$163 ) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *) $signed(\f_tmp$160 );
  assign \$171  = $signed(product_00) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(product_01);
  assign \$173  = $signed(product_02) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(product_03);
  assign \$175  = $signed(\$171 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\$173 );
  assign \$177  = $signed(product_04) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(product_05);
  assign \$179  = $signed(product_06) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(product_07);
  assign \$181  = $signed(\$177 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\$179 );
  assign \$183  = $signed(\$175 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\$181 );
  assign \$185  = $signed(product_08) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(product_09);
  assign \$187  = $signed(product_0a) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(product_0b);
  assign \$18  = $signed(i_tmp) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *) $signed(f_tmp);
  assign \$189  = $signed(\$185 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\$187 );
  assign \$191  = $signed(product_0c) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(product_0d);
  assign \$193  = $signed(product_0e) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(product_0f);
  assign \$195  = $signed(\$191 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\$193 );
  assign \$197  = $signed(\$189 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\$195 );
  assign \$199  = $signed(\$183 ) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\$197 );
  assign \$170  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/util.py:44" *) $signed(\$199 );
  assign \$21  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *) $signed(operands__payload__filters[15:8]);
  assign \$25  = $signed(operands__payload__inputs[15:8]) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *) $signed(offset);
  assign \$28  = $signed(\i_tmp$23 ) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *) $signed(\f_tmp$20 );
  assign \$2  = enable & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:73" *) \next_valid$1 ;
  assign \$31  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *) $signed(operands__payload__filters[23:16]);
  assign \$35  = $signed(operands__payload__inputs[23:16]) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *) $signed(offset);
  assign \$38  = $signed(\i_tmp$33 ) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *) $signed(\f_tmp$30 );
  assign \$41  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *) $signed(operands__payload__filters[31:24]);
  assign \$45  = $signed(operands__payload__inputs[31:24]) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *) $signed(offset);
  assign \$48  = $signed(\i_tmp$43 ) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *) $signed(\f_tmp$40 );
  assign \$4  = result__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) result__ready;
  assign \$51  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *) $signed(operands__payload__filters[39:32]);
  assign \$55  = $signed(operands__payload__inputs[39:32]) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *) $signed(offset);
  assign \$58  = $signed(\i_tmp$53 ) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *) $signed(\f_tmp$50 );
  assign \$61  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *) $signed(operands__payload__filters[47:40]);
  assign \$65  = $signed(operands__payload__inputs[47:40]) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *) $signed(offset);
  assign \$68  = $signed(\i_tmp$63 ) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *) $signed(\f_tmp$60 );
  assign \$6  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:77" *) \next_valid$1 ;
  assign \$71  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *) $signed(operands__payload__filters[55:48]);
  assign \$75  = $signed(operands__payload__inputs[55:48]) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *) $signed(offset);
  assign \$78  = $signed(\i_tmp$73 ) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *) $signed(\f_tmp$70 );
  assign \$81  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *) $signed(operands__payload__filters[63:56]);
  assign \$85  = $signed(operands__payload__inputs[63:56]) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *) $signed(offset);
  assign \$88  = $signed(\i_tmp$83 ) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *) $signed(\f_tmp$80 );
  assign \$8  = \$4  | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:77" *) \$6 ;
  assign \$91  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:85" *) $signed(operands__payload__filters[71:64]);
  assign \$95  = $signed(operands__payload__inputs[71:64]) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:99" *) $signed(offset);
  assign \$98  = $signed(\i_tmp$93 ) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:101" *) $signed(\f_tmp$90 );
  always @(posedge clk)
    result__payload <= \result__payload$next ;
  always @(posedge clk)
    \i_tmp$163  <= \i_tmp$163$next ;
  always @(posedge clk)
    \f_tmp$160  <= \f_tmp$160$next ;
  always @(posedge clk)
    \i_tmp$153  <= \i_tmp$153$next ;
  always @(posedge clk)
    \f_tmp$150  <= \f_tmp$150$next ;
  always @(posedge clk)
    \i_tmp$143  <= \i_tmp$143$next ;
  always @(posedge clk)
    \f_tmp$140  <= \f_tmp$140$next ;
  always @(posedge clk)
    \i_tmp$133  <= \i_tmp$133$next ;
  always @(posedge clk)
    \f_tmp$130  <= \f_tmp$130$next ;
  always @(posedge clk)
    \i_tmp$123  <= \i_tmp$123$next ;
  always @(posedge clk)
    \f_tmp$120  <= \f_tmp$120$next ;
  always @(posedge clk)
    \i_tmp$113  <= \i_tmp$113$next ;
  always @(posedge clk)
    \f_tmp$110  <= \f_tmp$110$next ;
  always @(posedge clk)
    \i_tmp$103  <= \i_tmp$103$next ;
  always @(posedge clk)
    \f_tmp$100  <= \f_tmp$100$next ;
  always @(posedge clk)
    \i_tmp$93  <= \i_tmp$93$next ;
  always @(posedge clk)
    \f_tmp$90  <= \f_tmp$90$next ;
  always @(posedge clk)
    \i_tmp$83  <= \i_tmp$83$next ;
  always @(posedge clk)
    \f_tmp$80  <= \f_tmp$80$next ;
  always @(posedge clk)
    \i_tmp$73  <= \i_tmp$73$next ;
  always @(posedge clk)
    \f_tmp$70  <= \f_tmp$70$next ;
  always @(posedge clk)
    \i_tmp$63  <= \i_tmp$63$next ;
  always @(posedge clk)
    \f_tmp$60  <= \f_tmp$60$next ;
  always @(posedge clk)
    \i_tmp$53  <= \i_tmp$53$next ;
  always @(posedge clk)
    \f_tmp$50  <= \f_tmp$50$next ;
  always @(posedge clk)
    \i_tmp$43  <= \i_tmp$43$next ;
  always @(posedge clk)
    \f_tmp$40  <= \f_tmp$40$next ;
  always @(posedge clk)
    \i_tmp$33  <= \i_tmp$33$next ;
  always @(posedge clk)
    \f_tmp$30  <= \f_tmp$30$next ;
  always @(posedge clk)
    \i_tmp$23  <= \i_tmp$23$next ;
  always @(posedge clk)
    \f_tmp$20  <= \f_tmp$20$next ;
  always @(posedge clk)
    i_tmp <= \i_tmp$next ;
  always @(posedge clk)
    f_tmp <= \f_tmp$next ;
  always @(posedge clk)
    \next_valid$1  <= \next_valid$1$next ;
  always @(posedge clk)
    next_valid <= \next_valid$next ;
  always @* begin
    if (\initial ) begin end
    \next_valid$next  = next_valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:70" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:70" */
      1'h1:
          \next_valid$next  = operands__valid;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \next_valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \next_valid$1$next  = \next_valid$1 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:70" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:70" */
      1'h1:
          \next_valid$1$next  = next_valid;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \next_valid$1$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    product_01 = 17'h00000;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          product_01 = \$28 [16:0];
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \f_tmp$30$next  = \f_tmp$30 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \f_tmp$30$next  = \$31 ;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \f_tmp$30$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \i_tmp$33$next  = \i_tmp$33 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \i_tmp$33$next  = \$35 [8:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \i_tmp$33$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    product_02 = 17'h00000;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          product_02 = \$38 [16:0];
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \f_tmp$40$next  = \f_tmp$40 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \f_tmp$40$next  = \$41 ;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \f_tmp$40$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \i_tmp$43$next  = \i_tmp$43 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \i_tmp$43$next  = \$45 [8:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \i_tmp$43$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    product_03 = 17'h00000;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          product_03 = \$48 [16:0];
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \f_tmp$50$next  = \f_tmp$50 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \f_tmp$50$next  = \$51 ;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \f_tmp$50$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \i_tmp$53$next  = \i_tmp$53 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \i_tmp$53$next  = \$55 [8:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \i_tmp$53$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    product_04 = 17'h00000;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          product_04 = \$58 [16:0];
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \f_tmp$60$next  = \f_tmp$60 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \f_tmp$60$next  = \$61 ;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \f_tmp$60$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \i_tmp$63$next  = \i_tmp$63 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \i_tmp$63$next  = \$65 [8:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \i_tmp$63$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    product_05 = 17'h00000;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          product_05 = \$68 [16:0];
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \f_tmp$70$next  = \f_tmp$70 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \f_tmp$70$next  = \$71 ;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \f_tmp$70$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \i_tmp$73$next  = \i_tmp$73 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \i_tmp$73$next  = \$75 [8:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \i_tmp$73$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    product_06 = 17'h00000;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          product_06 = \$78 [16:0];
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \f_tmp$80$next  = \f_tmp$80 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \f_tmp$80$next  = \$81 ;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \f_tmp$80$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \i_tmp$83$next  = \i_tmp$83 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \i_tmp$83$next  = \$85 [8:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \i_tmp$83$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    product_07 = 17'h00000;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          product_07 = \$88 [16:0];
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \f_tmp$90$next  = \f_tmp$90 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \f_tmp$90$next  = \$91 ;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \f_tmp$90$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \i_tmp$93$next  = \i_tmp$93 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \i_tmp$93$next  = \$95 [8:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \i_tmp$93$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    product_08 = 17'h00000;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          product_08 = \$98 [16:0];
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \f_tmp$100$next  = \f_tmp$100 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \f_tmp$100$next  = \$101 ;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \f_tmp$100$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \i_tmp$103$next  = \i_tmp$103 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \i_tmp$103$next  = \$105 [8:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \i_tmp$103$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    product_09 = 17'h00000;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          product_09 = \$108 [16:0];
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \f_tmp$110$next  = \f_tmp$110 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \f_tmp$110$next  = \$111 ;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \f_tmp$110$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \i_tmp$113$next  = \i_tmp$113 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \i_tmp$113$next  = \$115 [8:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \i_tmp$113$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    product_0a = 17'h00000;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          product_0a = \$118 [16:0];
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \f_tmp$120$next  = \f_tmp$120 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \f_tmp$120$next  = \$121 ;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \f_tmp$120$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \i_tmp$123$next  = \i_tmp$123 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \i_tmp$123$next  = \$125 [8:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \i_tmp$123$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    product_0b = 17'h00000;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          product_0b = \$128 [16:0];
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \f_tmp$130$next  = \f_tmp$130 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \f_tmp$130$next  = \$131 ;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \f_tmp$130$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \i_tmp$133$next  = \i_tmp$133 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \i_tmp$133$next  = \$135 [8:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \i_tmp$133$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    product_0c = 17'h00000;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          product_0c = \$138 [16:0];
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \f_tmp$140$next  = \f_tmp$140 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \f_tmp$140$next  = \$141 ;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \f_tmp$140$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \i_tmp$143$next  = \i_tmp$143 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \i_tmp$143$next  = \$145 [8:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \i_tmp$143$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    product_0d = 17'h00000;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          product_0d = \$148 [16:0];
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \f_tmp$150$next  = \f_tmp$150 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \f_tmp$150$next  = \$151 ;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \f_tmp$150$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \i_tmp$153$next  = \i_tmp$153 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \i_tmp$153$next  = \$155 [8:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \i_tmp$153$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    product_0e = 17'h00000;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          product_0e = \$158 [16:0];
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \f_tmp$next  = f_tmp;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \f_tmp$next  = \$12 ;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \f_tmp$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \f_tmp$160$next  = \f_tmp$160 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \f_tmp$160$next  = \$161 ;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \f_tmp$160$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \i_tmp$163$next  = \i_tmp$163 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \i_tmp$163$next  = \$165 [8:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \i_tmp$163$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    product_0f = 17'h00000;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          product_0f = \$168 [16:0];
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \result__payload$next  = result__payload;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \result__payload$next  = \$170 ;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \result__payload$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \i_tmp$next  = i_tmp;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \i_tmp$next  = \$15 [8:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \i_tmp$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    product_00 = 17'h00000;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          product_00 = \$18 [16:0];
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \f_tmp$20$next  = \f_tmp$20 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \f_tmp$20$next  = \$21 ;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \f_tmp$20$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \i_tmp$23$next  = \i_tmp$23 ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" *)
    casez (pipe_flowing)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/macc.py:94" */
      1'h1:
          \i_tmp$23$next  = \$25 [8:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \i_tmp$23$next  = 9'h000;
    endcase
  end
  assign \$14  = \$15 ;
  assign \$17  = \$18 ;
  assign \$24  = \$25 ;
  assign \$27  = \$28 ;
  assign \$34  = \$35 ;
  assign \$37  = \$38 ;
  assign \$44  = \$45 ;
  assign \$47  = \$48 ;
  assign \$54  = \$55 ;
  assign \$57  = \$58 ;
  assign \$64  = \$65 ;
  assign \$67  = \$68 ;
  assign \$74  = \$75 ;
  assign \$77  = \$78 ;
  assign \$84  = \$85 ;
  assign \$87  = \$88 ;
  assign \$94  = \$95 ;
  assign \$97  = \$98 ;
  assign \$104  = \$105 ;
  assign \$107  = \$108 ;
  assign \$114  = \$115 ;
  assign \$117  = \$118 ;
  assign \$124  = \$125 ;
  assign \$127  = \$128 ;
  assign \$134  = \$135 ;
  assign \$137  = \$138 ;
  assign \$144  = \$145 ;
  assign \$147  = \$148 ;
  assign \$154  = \$155 ;
  assign \$157  = \$158 ;
  assign \$164  = \$165 ;
  assign \$167  = \$168 ;
  assign operands__ready = pipe_flowing;
  assign pipe_flowing = \$10 ;
  assign result__valid = \$2 ;
endmodule

(* \nmigen.hierarchy  = "Cfu.input_store.memory" *)
(* generator = "nMigen" *)
module memory(write_addr, write_data, write_enable, read_addr, read_data, clk);
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:65" *)
  wire \$26 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:72" *)
  wire \$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:71" *)
  wire \$30 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:65" *)
  wire \$32 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:72" *)
  wire \$34 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:71" *)
  wire \$36 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:65" *)
  wire \$38 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:72" *)
  wire \$40 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:71" *)
  wire \$42 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:65" *)
  wire \$44 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:72" *)
  wire \$46 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:71" *)
  wire \$48 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire [5:0] mem_r_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire [5:0] \mem_r_addr$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire [5:0] \mem_r_addr$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire [5:0] \mem_r_addr$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire [31:0] mem_r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire [31:0] \mem_r_data$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire [31:0] \mem_r_data$22 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire [31:0] \mem_r_data$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire mem_r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire \mem_r_en$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire \mem_r_en$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire \mem_r_en$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire [5:0] mem_w_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire [5:0] \mem_w_addr$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire [5:0] \mem_w_addr$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire [5:0] \mem_w_addr$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire [31:0] mem_w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire [31:0] \mem_w_data$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire [31:0] \mem_w_data$25 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire [31:0] \mem_w_data$9 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire mem_w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire \mem_w_en$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire \mem_w_en$23 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire \mem_w_en$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:54" *)
  input [5:0] read_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:55" *)
  output [127:0] read_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:51" *)
  input [7:0] write_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:52" *)
  input [31:0] write_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:53" *)
  input write_enable;
  reg [31:0] mem [63:0];
  initial begin
    mem[0] = 32'd0;
    mem[1] = 32'd0;
    mem[2] = 32'd0;
    mem[3] = 32'd0;
    mem[4] = 32'd0;
    mem[5] = 32'd0;
    mem[6] = 32'd0;
    mem[7] = 32'd0;
    mem[8] = 32'd0;
    mem[9] = 32'd0;
    mem[10] = 32'd0;
    mem[11] = 32'd0;
    mem[12] = 32'd0;
    mem[13] = 32'd0;
    mem[14] = 32'd0;
    mem[15] = 32'd0;
    mem[16] = 32'd0;
    mem[17] = 32'd0;
    mem[18] = 32'd0;
    mem[19] = 32'd0;
    mem[20] = 32'd0;
    mem[21] = 32'd0;
    mem[22] = 32'd0;
    mem[23] = 32'd0;
    mem[24] = 32'd0;
    mem[25] = 32'd0;
    mem[26] = 32'd0;
    mem[27] = 32'd0;
    mem[28] = 32'd0;
    mem[29] = 32'd0;
    mem[30] = 32'd0;
    mem[31] = 32'd0;
    mem[32] = 32'd0;
    mem[33] = 32'd0;
    mem[34] = 32'd0;
    mem[35] = 32'd0;
    mem[36] = 32'd0;
    mem[37] = 32'd0;
    mem[38] = 32'd0;
    mem[39] = 32'd0;
    mem[40] = 32'd0;
    mem[41] = 32'd0;
    mem[42] = 32'd0;
    mem[43] = 32'd0;
    mem[44] = 32'd0;
    mem[45] = 32'd0;
    mem[46] = 32'd0;
    mem[47] = 32'd0;
    mem[48] = 32'd0;
    mem[49] = 32'd0;
    mem[50] = 32'd0;
    mem[51] = 32'd0;
    mem[52] = 32'd0;
    mem[53] = 32'd0;
    mem[54] = 32'd0;
    mem[55] = 32'd0;
    mem[56] = 32'd0;
    mem[57] = 32'd0;
    mem[58] = 32'd0;
    mem[59] = 32'd0;
    mem[60] = 32'd0;
    mem[61] = 32'd0;
    mem[62] = 32'd0;
    mem[63] = 32'd0;
  end
  always @(posedge clk) begin
    if (mem_w_en)
      mem[mem_w_addr] <= mem_w_data;
  end
  reg [31:0] _0_;
  always @(posedge clk) begin
    if (mem_r_en) begin
      _0_ <= mem[mem_r_addr];
    end
  end
  assign mem_r_data = _0_;
  reg [31:0] \mem$10  [63:0];
  initial begin
    \mem$10 [0] = 32'd0;
    \mem$10 [1] = 32'd0;
    \mem$10 [2] = 32'd0;
    \mem$10 [3] = 32'd0;
    \mem$10 [4] = 32'd0;
    \mem$10 [5] = 32'd0;
    \mem$10 [6] = 32'd0;
    \mem$10 [7] = 32'd0;
    \mem$10 [8] = 32'd0;
    \mem$10 [9] = 32'd0;
    \mem$10 [10] = 32'd0;
    \mem$10 [11] = 32'd0;
    \mem$10 [12] = 32'd0;
    \mem$10 [13] = 32'd0;
    \mem$10 [14] = 32'd0;
    \mem$10 [15] = 32'd0;
    \mem$10 [16] = 32'd0;
    \mem$10 [17] = 32'd0;
    \mem$10 [18] = 32'd0;
    \mem$10 [19] = 32'd0;
    \mem$10 [20] = 32'd0;
    \mem$10 [21] = 32'd0;
    \mem$10 [22] = 32'd0;
    \mem$10 [23] = 32'd0;
    \mem$10 [24] = 32'd0;
    \mem$10 [25] = 32'd0;
    \mem$10 [26] = 32'd0;
    \mem$10 [27] = 32'd0;
    \mem$10 [28] = 32'd0;
    \mem$10 [29] = 32'd0;
    \mem$10 [30] = 32'd0;
    \mem$10 [31] = 32'd0;
    \mem$10 [32] = 32'd0;
    \mem$10 [33] = 32'd0;
    \mem$10 [34] = 32'd0;
    \mem$10 [35] = 32'd0;
    \mem$10 [36] = 32'd0;
    \mem$10 [37] = 32'd0;
    \mem$10 [38] = 32'd0;
    \mem$10 [39] = 32'd0;
    \mem$10 [40] = 32'd0;
    \mem$10 [41] = 32'd0;
    \mem$10 [42] = 32'd0;
    \mem$10 [43] = 32'd0;
    \mem$10 [44] = 32'd0;
    \mem$10 [45] = 32'd0;
    \mem$10 [46] = 32'd0;
    \mem$10 [47] = 32'd0;
    \mem$10 [48] = 32'd0;
    \mem$10 [49] = 32'd0;
    \mem$10 [50] = 32'd0;
    \mem$10 [51] = 32'd0;
    \mem$10 [52] = 32'd0;
    \mem$10 [53] = 32'd0;
    \mem$10 [54] = 32'd0;
    \mem$10 [55] = 32'd0;
    \mem$10 [56] = 32'd0;
    \mem$10 [57] = 32'd0;
    \mem$10 [58] = 32'd0;
    \mem$10 [59] = 32'd0;
    \mem$10 [60] = 32'd0;
    \mem$10 [61] = 32'd0;
    \mem$10 [62] = 32'd0;
    \mem$10 [63] = 32'd0;
  end
  always @(posedge clk) begin
    if (\mem_w_en$15 )
      \mem$10 [\mem_w_addr$16 ] <= \mem_w_data$17 ;
  end
  reg [31:0] _1_;
  always @(posedge clk) begin
    if (\mem_r_en$12 ) begin
      _1_ <= \mem$10 [\mem_r_addr$13 ];
    end
  end
  assign \mem_r_data$14  = _1_;
  reg [31:0] \mem$18  [63:0];
  initial begin
    \mem$18 [0] = 32'd0;
    \mem$18 [1] = 32'd0;
    \mem$18 [2] = 32'd0;
    \mem$18 [3] = 32'd0;
    \mem$18 [4] = 32'd0;
    \mem$18 [5] = 32'd0;
    \mem$18 [6] = 32'd0;
    \mem$18 [7] = 32'd0;
    \mem$18 [8] = 32'd0;
    \mem$18 [9] = 32'd0;
    \mem$18 [10] = 32'd0;
    \mem$18 [11] = 32'd0;
    \mem$18 [12] = 32'd0;
    \mem$18 [13] = 32'd0;
    \mem$18 [14] = 32'd0;
    \mem$18 [15] = 32'd0;
    \mem$18 [16] = 32'd0;
    \mem$18 [17] = 32'd0;
    \mem$18 [18] = 32'd0;
    \mem$18 [19] = 32'd0;
    \mem$18 [20] = 32'd0;
    \mem$18 [21] = 32'd0;
    \mem$18 [22] = 32'd0;
    \mem$18 [23] = 32'd0;
    \mem$18 [24] = 32'd0;
    \mem$18 [25] = 32'd0;
    \mem$18 [26] = 32'd0;
    \mem$18 [27] = 32'd0;
    \mem$18 [28] = 32'd0;
    \mem$18 [29] = 32'd0;
    \mem$18 [30] = 32'd0;
    \mem$18 [31] = 32'd0;
    \mem$18 [32] = 32'd0;
    \mem$18 [33] = 32'd0;
    \mem$18 [34] = 32'd0;
    \mem$18 [35] = 32'd0;
    \mem$18 [36] = 32'd0;
    \mem$18 [37] = 32'd0;
    \mem$18 [38] = 32'd0;
    \mem$18 [39] = 32'd0;
    \mem$18 [40] = 32'd0;
    \mem$18 [41] = 32'd0;
    \mem$18 [42] = 32'd0;
    \mem$18 [43] = 32'd0;
    \mem$18 [44] = 32'd0;
    \mem$18 [45] = 32'd0;
    \mem$18 [46] = 32'd0;
    \mem$18 [47] = 32'd0;
    \mem$18 [48] = 32'd0;
    \mem$18 [49] = 32'd0;
    \mem$18 [50] = 32'd0;
    \mem$18 [51] = 32'd0;
    \mem$18 [52] = 32'd0;
    \mem$18 [53] = 32'd0;
    \mem$18 [54] = 32'd0;
    \mem$18 [55] = 32'd0;
    \mem$18 [56] = 32'd0;
    \mem$18 [57] = 32'd0;
    \mem$18 [58] = 32'd0;
    \mem$18 [59] = 32'd0;
    \mem$18 [60] = 32'd0;
    \mem$18 [61] = 32'd0;
    \mem$18 [62] = 32'd0;
    \mem$18 [63] = 32'd0;
  end
  always @(posedge clk) begin
    if (\mem_w_en$23 )
      \mem$18 [\mem_w_addr$24 ] <= \mem_w_data$25 ;
  end
  reg [31:0] _2_;
  always @(posedge clk) begin
    if (\mem_r_en$20 ) begin
      _2_ <= \mem$18 [\mem_r_addr$21 ];
    end
  end
  assign \mem_r_data$22  = _2_;
  reg [31:0] \mem$2  [63:0];
  initial begin
    \mem$2 [0] = 32'd0;
    \mem$2 [1] = 32'd0;
    \mem$2 [2] = 32'd0;
    \mem$2 [3] = 32'd0;
    \mem$2 [4] = 32'd0;
    \mem$2 [5] = 32'd0;
    \mem$2 [6] = 32'd0;
    \mem$2 [7] = 32'd0;
    \mem$2 [8] = 32'd0;
    \mem$2 [9] = 32'd0;
    \mem$2 [10] = 32'd0;
    \mem$2 [11] = 32'd0;
    \mem$2 [12] = 32'd0;
    \mem$2 [13] = 32'd0;
    \mem$2 [14] = 32'd0;
    \mem$2 [15] = 32'd0;
    \mem$2 [16] = 32'd0;
    \mem$2 [17] = 32'd0;
    \mem$2 [18] = 32'd0;
    \mem$2 [19] = 32'd0;
    \mem$2 [20] = 32'd0;
    \mem$2 [21] = 32'd0;
    \mem$2 [22] = 32'd0;
    \mem$2 [23] = 32'd0;
    \mem$2 [24] = 32'd0;
    \mem$2 [25] = 32'd0;
    \mem$2 [26] = 32'd0;
    \mem$2 [27] = 32'd0;
    \mem$2 [28] = 32'd0;
    \mem$2 [29] = 32'd0;
    \mem$2 [30] = 32'd0;
    \mem$2 [31] = 32'd0;
    \mem$2 [32] = 32'd0;
    \mem$2 [33] = 32'd0;
    \mem$2 [34] = 32'd0;
    \mem$2 [35] = 32'd0;
    \mem$2 [36] = 32'd0;
    \mem$2 [37] = 32'd0;
    \mem$2 [38] = 32'd0;
    \mem$2 [39] = 32'd0;
    \mem$2 [40] = 32'd0;
    \mem$2 [41] = 32'd0;
    \mem$2 [42] = 32'd0;
    \mem$2 [43] = 32'd0;
    \mem$2 [44] = 32'd0;
    \mem$2 [45] = 32'd0;
    \mem$2 [46] = 32'd0;
    \mem$2 [47] = 32'd0;
    \mem$2 [48] = 32'd0;
    \mem$2 [49] = 32'd0;
    \mem$2 [50] = 32'd0;
    \mem$2 [51] = 32'd0;
    \mem$2 [52] = 32'd0;
    \mem$2 [53] = 32'd0;
    \mem$2 [54] = 32'd0;
    \mem$2 [55] = 32'd0;
    \mem$2 [56] = 32'd0;
    \mem$2 [57] = 32'd0;
    \mem$2 [58] = 32'd0;
    \mem$2 [59] = 32'd0;
    \mem$2 [60] = 32'd0;
    \mem$2 [61] = 32'd0;
    \mem$2 [62] = 32'd0;
    \mem$2 [63] = 32'd0;
  end
  always @(posedge clk) begin
    if (\mem_w_en$7 )
      \mem$2 [\mem_w_addr$8 ] <= \mem_w_data$9 ;
  end
  reg [31:0] _3_;
  always @(posedge clk) begin
    if (\mem_r_en$4 ) begin
      _3_ <= \mem$2 [\mem_r_addr$5 ];
    end
  end
  assign \mem_r_data$6  = _3_;
  assign \$26  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:65" *) write_enable;
  assign \$28  = ! (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:72" *) write_addr[1:0];
  assign \$30  = write_enable & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:71" *) \$28 ;
  assign \$32  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:65" *) write_enable;
  assign \$34  = write_addr[1:0] == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:72" *) 1'h1;
  assign \$36  = write_enable & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:71" *) \$34 ;
  assign \$38  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:65" *) write_enable;
  assign \$40  = write_addr[1:0] == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:72" *) 2'h2;
  assign \$42  = write_enable & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:71" *) \$40 ;
  assign \$44  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:65" *) write_enable;
  assign \$46  = write_addr[1:0] == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:72" *) 2'h3;
  assign \$48  = write_enable & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:71" *) \$46 ;
  assign read_data = { \mem_r_data$22 , \mem_r_data$14 , \mem_r_data$6 , mem_r_data };
  assign \mem_w_en$23  = \$48 ;
  assign \mem_w_data$25  = write_data;
  assign \mem_w_addr$24  = write_addr[7:2];
  assign \mem_r_en$20  = \$44 ;
  assign \mem_r_addr$21  = read_addr;
  assign \mem_w_en$15  = \$42 ;
  assign \mem_w_data$17  = write_data;
  assign \mem_w_addr$16  = write_addr[7:2];
  assign \mem_r_en$12  = \$38 ;
  assign \mem_r_addr$13  = read_addr;
  assign \mem_w_en$7  = \$36 ;
  assign \mem_w_data$9  = write_data;
  assign \mem_w_addr$8  = write_addr[7:2];
  assign \mem_r_en$4  = \$32 ;
  assign \mem_r_addr$5  = read_addr;
  assign mem_w_en = \$30 ;
  assign mem_w_data = write_data;
  assign mem_w_addr = write_addr[7:2];
  assign mem_r_en = \$26 ;
  assign mem_r_addr = read_addr;
endmodule

(* \nmigen.hierarchy  = "Cfu.filter_store.memory" *)
(* generator = "nMigen" *)
module \memory$2 (write_addr, write_data, write_enable, read_addr, read_data, clk);
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:65" *)
  wire \$26 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:72" *)
  wire \$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:71" *)
  wire \$30 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:65" *)
  wire \$32 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:72" *)
  wire \$34 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:71" *)
  wire \$36 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:65" *)
  wire \$38 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:72" *)
  wire \$40 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:71" *)
  wire \$42 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:65" *)
  wire \$44 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:72" *)
  wire \$46 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:71" *)
  wire \$48 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire [8:0] mem_r_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire [8:0] \mem_r_addr$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire [8:0] \mem_r_addr$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire [8:0] \mem_r_addr$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire [31:0] mem_r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire [31:0] \mem_r_data$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire [31:0] \mem_r_data$22 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire [31:0] \mem_r_data$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire mem_r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire \mem_r_en$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire \mem_r_en$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:62" *)
  wire \mem_r_en$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire [8:0] mem_w_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire [8:0] \mem_w_addr$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire [8:0] \mem_w_addr$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire [8:0] \mem_w_addr$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire [31:0] mem_w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire [31:0] \mem_w_data$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire [31:0] \mem_w_data$25 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire [31:0] \mem_w_data$9 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire mem_w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire \mem_w_en$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire \mem_w_en$23 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:68" *)
  wire \mem_w_en$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:54" *)
  input [8:0] read_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:55" *)
  output [127:0] read_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:51" *)
  input [10:0] write_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:52" *)
  input [31:0] write_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:53" *)
  input write_enable;
  reg [31:0] mem [511:0];
  initial begin
    mem[0] = 32'd0;
    mem[1] = 32'd0;
    mem[2] = 32'd0;
    mem[3] = 32'd0;
    mem[4] = 32'd0;
    mem[5] = 32'd0;
    mem[6] = 32'd0;
    mem[7] = 32'd0;
    mem[8] = 32'd0;
    mem[9] = 32'd0;
    mem[10] = 32'd0;
    mem[11] = 32'd0;
    mem[12] = 32'd0;
    mem[13] = 32'd0;
    mem[14] = 32'd0;
    mem[15] = 32'd0;
    mem[16] = 32'd0;
    mem[17] = 32'd0;
    mem[18] = 32'd0;
    mem[19] = 32'd0;
    mem[20] = 32'd0;
    mem[21] = 32'd0;
    mem[22] = 32'd0;
    mem[23] = 32'd0;
    mem[24] = 32'd0;
    mem[25] = 32'd0;
    mem[26] = 32'd0;
    mem[27] = 32'd0;
    mem[28] = 32'd0;
    mem[29] = 32'd0;
    mem[30] = 32'd0;
    mem[31] = 32'd0;
    mem[32] = 32'd0;
    mem[33] = 32'd0;
    mem[34] = 32'd0;
    mem[35] = 32'd0;
    mem[36] = 32'd0;
    mem[37] = 32'd0;
    mem[38] = 32'd0;
    mem[39] = 32'd0;
    mem[40] = 32'd0;
    mem[41] = 32'd0;
    mem[42] = 32'd0;
    mem[43] = 32'd0;
    mem[44] = 32'd0;
    mem[45] = 32'd0;
    mem[46] = 32'd0;
    mem[47] = 32'd0;
    mem[48] = 32'd0;
    mem[49] = 32'd0;
    mem[50] = 32'd0;
    mem[51] = 32'd0;
    mem[52] = 32'd0;
    mem[53] = 32'd0;
    mem[54] = 32'd0;
    mem[55] = 32'd0;
    mem[56] = 32'd0;
    mem[57] = 32'd0;
    mem[58] = 32'd0;
    mem[59] = 32'd0;
    mem[60] = 32'd0;
    mem[61] = 32'd0;
    mem[62] = 32'd0;
    mem[63] = 32'd0;
    mem[64] = 32'd0;
    mem[65] = 32'd0;
    mem[66] = 32'd0;
    mem[67] = 32'd0;
    mem[68] = 32'd0;
    mem[69] = 32'd0;
    mem[70] = 32'd0;
    mem[71] = 32'd0;
    mem[72] = 32'd0;
    mem[73] = 32'd0;
    mem[74] = 32'd0;
    mem[75] = 32'd0;
    mem[76] = 32'd0;
    mem[77] = 32'd0;
    mem[78] = 32'd0;
    mem[79] = 32'd0;
    mem[80] = 32'd0;
    mem[81] = 32'd0;
    mem[82] = 32'd0;
    mem[83] = 32'd0;
    mem[84] = 32'd0;
    mem[85] = 32'd0;
    mem[86] = 32'd0;
    mem[87] = 32'd0;
    mem[88] = 32'd0;
    mem[89] = 32'd0;
    mem[90] = 32'd0;
    mem[91] = 32'd0;
    mem[92] = 32'd0;
    mem[93] = 32'd0;
    mem[94] = 32'd0;
    mem[95] = 32'd0;
    mem[96] = 32'd0;
    mem[97] = 32'd0;
    mem[98] = 32'd0;
    mem[99] = 32'd0;
    mem[100] = 32'd0;
    mem[101] = 32'd0;
    mem[102] = 32'd0;
    mem[103] = 32'd0;
    mem[104] = 32'd0;
    mem[105] = 32'd0;
    mem[106] = 32'd0;
    mem[107] = 32'd0;
    mem[108] = 32'd0;
    mem[109] = 32'd0;
    mem[110] = 32'd0;
    mem[111] = 32'd0;
    mem[112] = 32'd0;
    mem[113] = 32'd0;
    mem[114] = 32'd0;
    mem[115] = 32'd0;
    mem[116] = 32'd0;
    mem[117] = 32'd0;
    mem[118] = 32'd0;
    mem[119] = 32'd0;
    mem[120] = 32'd0;
    mem[121] = 32'd0;
    mem[122] = 32'd0;
    mem[123] = 32'd0;
    mem[124] = 32'd0;
    mem[125] = 32'd0;
    mem[126] = 32'd0;
    mem[127] = 32'd0;
    mem[128] = 32'd0;
    mem[129] = 32'd0;
    mem[130] = 32'd0;
    mem[131] = 32'd0;
    mem[132] = 32'd0;
    mem[133] = 32'd0;
    mem[134] = 32'd0;
    mem[135] = 32'd0;
    mem[136] = 32'd0;
    mem[137] = 32'd0;
    mem[138] = 32'd0;
    mem[139] = 32'd0;
    mem[140] = 32'd0;
    mem[141] = 32'd0;
    mem[142] = 32'd0;
    mem[143] = 32'd0;
    mem[144] = 32'd0;
    mem[145] = 32'd0;
    mem[146] = 32'd0;
    mem[147] = 32'd0;
    mem[148] = 32'd0;
    mem[149] = 32'd0;
    mem[150] = 32'd0;
    mem[151] = 32'd0;
    mem[152] = 32'd0;
    mem[153] = 32'd0;
    mem[154] = 32'd0;
    mem[155] = 32'd0;
    mem[156] = 32'd0;
    mem[157] = 32'd0;
    mem[158] = 32'd0;
    mem[159] = 32'd0;
    mem[160] = 32'd0;
    mem[161] = 32'd0;
    mem[162] = 32'd0;
    mem[163] = 32'd0;
    mem[164] = 32'd0;
    mem[165] = 32'd0;
    mem[166] = 32'd0;
    mem[167] = 32'd0;
    mem[168] = 32'd0;
    mem[169] = 32'd0;
    mem[170] = 32'd0;
    mem[171] = 32'd0;
    mem[172] = 32'd0;
    mem[173] = 32'd0;
    mem[174] = 32'd0;
    mem[175] = 32'd0;
    mem[176] = 32'd0;
    mem[177] = 32'd0;
    mem[178] = 32'd0;
    mem[179] = 32'd0;
    mem[180] = 32'd0;
    mem[181] = 32'd0;
    mem[182] = 32'd0;
    mem[183] = 32'd0;
    mem[184] = 32'd0;
    mem[185] = 32'd0;
    mem[186] = 32'd0;
    mem[187] = 32'd0;
    mem[188] = 32'd0;
    mem[189] = 32'd0;
    mem[190] = 32'd0;
    mem[191] = 32'd0;
    mem[192] = 32'd0;
    mem[193] = 32'd0;
    mem[194] = 32'd0;
    mem[195] = 32'd0;
    mem[196] = 32'd0;
    mem[197] = 32'd0;
    mem[198] = 32'd0;
    mem[199] = 32'd0;
    mem[200] = 32'd0;
    mem[201] = 32'd0;
    mem[202] = 32'd0;
    mem[203] = 32'd0;
    mem[204] = 32'd0;
    mem[205] = 32'd0;
    mem[206] = 32'd0;
    mem[207] = 32'd0;
    mem[208] = 32'd0;
    mem[209] = 32'd0;
    mem[210] = 32'd0;
    mem[211] = 32'd0;
    mem[212] = 32'd0;
    mem[213] = 32'd0;
    mem[214] = 32'd0;
    mem[215] = 32'd0;
    mem[216] = 32'd0;
    mem[217] = 32'd0;
    mem[218] = 32'd0;
    mem[219] = 32'd0;
    mem[220] = 32'd0;
    mem[221] = 32'd0;
    mem[222] = 32'd0;
    mem[223] = 32'd0;
    mem[224] = 32'd0;
    mem[225] = 32'd0;
    mem[226] = 32'd0;
    mem[227] = 32'd0;
    mem[228] = 32'd0;
    mem[229] = 32'd0;
    mem[230] = 32'd0;
    mem[231] = 32'd0;
    mem[232] = 32'd0;
    mem[233] = 32'd0;
    mem[234] = 32'd0;
    mem[235] = 32'd0;
    mem[236] = 32'd0;
    mem[237] = 32'd0;
    mem[238] = 32'd0;
    mem[239] = 32'd0;
    mem[240] = 32'd0;
    mem[241] = 32'd0;
    mem[242] = 32'd0;
    mem[243] = 32'd0;
    mem[244] = 32'd0;
    mem[245] = 32'd0;
    mem[246] = 32'd0;
    mem[247] = 32'd0;
    mem[248] = 32'd0;
    mem[249] = 32'd0;
    mem[250] = 32'd0;
    mem[251] = 32'd0;
    mem[252] = 32'd0;
    mem[253] = 32'd0;
    mem[254] = 32'd0;
    mem[255] = 32'd0;
    mem[256] = 32'd0;
    mem[257] = 32'd0;
    mem[258] = 32'd0;
    mem[259] = 32'd0;
    mem[260] = 32'd0;
    mem[261] = 32'd0;
    mem[262] = 32'd0;
    mem[263] = 32'd0;
    mem[264] = 32'd0;
    mem[265] = 32'd0;
    mem[266] = 32'd0;
    mem[267] = 32'd0;
    mem[268] = 32'd0;
    mem[269] = 32'd0;
    mem[270] = 32'd0;
    mem[271] = 32'd0;
    mem[272] = 32'd0;
    mem[273] = 32'd0;
    mem[274] = 32'd0;
    mem[275] = 32'd0;
    mem[276] = 32'd0;
    mem[277] = 32'd0;
    mem[278] = 32'd0;
    mem[279] = 32'd0;
    mem[280] = 32'd0;
    mem[281] = 32'd0;
    mem[282] = 32'd0;
    mem[283] = 32'd0;
    mem[284] = 32'd0;
    mem[285] = 32'd0;
    mem[286] = 32'd0;
    mem[287] = 32'd0;
    mem[288] = 32'd0;
    mem[289] = 32'd0;
    mem[290] = 32'd0;
    mem[291] = 32'd0;
    mem[292] = 32'd0;
    mem[293] = 32'd0;
    mem[294] = 32'd0;
    mem[295] = 32'd0;
    mem[296] = 32'd0;
    mem[297] = 32'd0;
    mem[298] = 32'd0;
    mem[299] = 32'd0;
    mem[300] = 32'd0;
    mem[301] = 32'd0;
    mem[302] = 32'd0;
    mem[303] = 32'd0;
    mem[304] = 32'd0;
    mem[305] = 32'd0;
    mem[306] = 32'd0;
    mem[307] = 32'd0;
    mem[308] = 32'd0;
    mem[309] = 32'd0;
    mem[310] = 32'd0;
    mem[311] = 32'd0;
    mem[312] = 32'd0;
    mem[313] = 32'd0;
    mem[314] = 32'd0;
    mem[315] = 32'd0;
    mem[316] = 32'd0;
    mem[317] = 32'd0;
    mem[318] = 32'd0;
    mem[319] = 32'd0;
    mem[320] = 32'd0;
    mem[321] = 32'd0;
    mem[322] = 32'd0;
    mem[323] = 32'd0;
    mem[324] = 32'd0;
    mem[325] = 32'd0;
    mem[326] = 32'd0;
    mem[327] = 32'd0;
    mem[328] = 32'd0;
    mem[329] = 32'd0;
    mem[330] = 32'd0;
    mem[331] = 32'd0;
    mem[332] = 32'd0;
    mem[333] = 32'd0;
    mem[334] = 32'd0;
    mem[335] = 32'd0;
    mem[336] = 32'd0;
    mem[337] = 32'd0;
    mem[338] = 32'd0;
    mem[339] = 32'd0;
    mem[340] = 32'd0;
    mem[341] = 32'd0;
    mem[342] = 32'd0;
    mem[343] = 32'd0;
    mem[344] = 32'd0;
    mem[345] = 32'd0;
    mem[346] = 32'd0;
    mem[347] = 32'd0;
    mem[348] = 32'd0;
    mem[349] = 32'd0;
    mem[350] = 32'd0;
    mem[351] = 32'd0;
    mem[352] = 32'd0;
    mem[353] = 32'd0;
    mem[354] = 32'd0;
    mem[355] = 32'd0;
    mem[356] = 32'd0;
    mem[357] = 32'd0;
    mem[358] = 32'd0;
    mem[359] = 32'd0;
    mem[360] = 32'd0;
    mem[361] = 32'd0;
    mem[362] = 32'd0;
    mem[363] = 32'd0;
    mem[364] = 32'd0;
    mem[365] = 32'd0;
    mem[366] = 32'd0;
    mem[367] = 32'd0;
    mem[368] = 32'd0;
    mem[369] = 32'd0;
    mem[370] = 32'd0;
    mem[371] = 32'd0;
    mem[372] = 32'd0;
    mem[373] = 32'd0;
    mem[374] = 32'd0;
    mem[375] = 32'd0;
    mem[376] = 32'd0;
    mem[377] = 32'd0;
    mem[378] = 32'd0;
    mem[379] = 32'd0;
    mem[380] = 32'd0;
    mem[381] = 32'd0;
    mem[382] = 32'd0;
    mem[383] = 32'd0;
    mem[384] = 32'd0;
    mem[385] = 32'd0;
    mem[386] = 32'd0;
    mem[387] = 32'd0;
    mem[388] = 32'd0;
    mem[389] = 32'd0;
    mem[390] = 32'd0;
    mem[391] = 32'd0;
    mem[392] = 32'd0;
    mem[393] = 32'd0;
    mem[394] = 32'd0;
    mem[395] = 32'd0;
    mem[396] = 32'd0;
    mem[397] = 32'd0;
    mem[398] = 32'd0;
    mem[399] = 32'd0;
    mem[400] = 32'd0;
    mem[401] = 32'd0;
    mem[402] = 32'd0;
    mem[403] = 32'd0;
    mem[404] = 32'd0;
    mem[405] = 32'd0;
    mem[406] = 32'd0;
    mem[407] = 32'd0;
    mem[408] = 32'd0;
    mem[409] = 32'd0;
    mem[410] = 32'd0;
    mem[411] = 32'd0;
    mem[412] = 32'd0;
    mem[413] = 32'd0;
    mem[414] = 32'd0;
    mem[415] = 32'd0;
    mem[416] = 32'd0;
    mem[417] = 32'd0;
    mem[418] = 32'd0;
    mem[419] = 32'd0;
    mem[420] = 32'd0;
    mem[421] = 32'd0;
    mem[422] = 32'd0;
    mem[423] = 32'd0;
    mem[424] = 32'd0;
    mem[425] = 32'd0;
    mem[426] = 32'd0;
    mem[427] = 32'd0;
    mem[428] = 32'd0;
    mem[429] = 32'd0;
    mem[430] = 32'd0;
    mem[431] = 32'd0;
    mem[432] = 32'd0;
    mem[433] = 32'd0;
    mem[434] = 32'd0;
    mem[435] = 32'd0;
    mem[436] = 32'd0;
    mem[437] = 32'd0;
    mem[438] = 32'd0;
    mem[439] = 32'd0;
    mem[440] = 32'd0;
    mem[441] = 32'd0;
    mem[442] = 32'd0;
    mem[443] = 32'd0;
    mem[444] = 32'd0;
    mem[445] = 32'd0;
    mem[446] = 32'd0;
    mem[447] = 32'd0;
    mem[448] = 32'd0;
    mem[449] = 32'd0;
    mem[450] = 32'd0;
    mem[451] = 32'd0;
    mem[452] = 32'd0;
    mem[453] = 32'd0;
    mem[454] = 32'd0;
    mem[455] = 32'd0;
    mem[456] = 32'd0;
    mem[457] = 32'd0;
    mem[458] = 32'd0;
    mem[459] = 32'd0;
    mem[460] = 32'd0;
    mem[461] = 32'd0;
    mem[462] = 32'd0;
    mem[463] = 32'd0;
    mem[464] = 32'd0;
    mem[465] = 32'd0;
    mem[466] = 32'd0;
    mem[467] = 32'd0;
    mem[468] = 32'd0;
    mem[469] = 32'd0;
    mem[470] = 32'd0;
    mem[471] = 32'd0;
    mem[472] = 32'd0;
    mem[473] = 32'd0;
    mem[474] = 32'd0;
    mem[475] = 32'd0;
    mem[476] = 32'd0;
    mem[477] = 32'd0;
    mem[478] = 32'd0;
    mem[479] = 32'd0;
    mem[480] = 32'd0;
    mem[481] = 32'd0;
    mem[482] = 32'd0;
    mem[483] = 32'd0;
    mem[484] = 32'd0;
    mem[485] = 32'd0;
    mem[486] = 32'd0;
    mem[487] = 32'd0;
    mem[488] = 32'd0;
    mem[489] = 32'd0;
    mem[490] = 32'd0;
    mem[491] = 32'd0;
    mem[492] = 32'd0;
    mem[493] = 32'd0;
    mem[494] = 32'd0;
    mem[495] = 32'd0;
    mem[496] = 32'd0;
    mem[497] = 32'd0;
    mem[498] = 32'd0;
    mem[499] = 32'd0;
    mem[500] = 32'd0;
    mem[501] = 32'd0;
    mem[502] = 32'd0;
    mem[503] = 32'd0;
    mem[504] = 32'd0;
    mem[505] = 32'd0;
    mem[506] = 32'd0;
    mem[507] = 32'd0;
    mem[508] = 32'd0;
    mem[509] = 32'd0;
    mem[510] = 32'd0;
    mem[511] = 32'd0;
  end
  always @(posedge clk) begin
    if (mem_w_en)
      mem[mem_w_addr] <= mem_w_data;
  end
  reg [31:0] _0_;
  always @(posedge clk) begin
    if (mem_r_en) begin
      _0_ <= mem[mem_r_addr];
    end
  end
  assign mem_r_data = _0_;
  reg [31:0] \mem$10  [511:0];
  initial begin
    \mem$10 [0] = 32'd0;
    \mem$10 [1] = 32'd0;
    \mem$10 [2] = 32'd0;
    \mem$10 [3] = 32'd0;
    \mem$10 [4] = 32'd0;
    \mem$10 [5] = 32'd0;
    \mem$10 [6] = 32'd0;
    \mem$10 [7] = 32'd0;
    \mem$10 [8] = 32'd0;
    \mem$10 [9] = 32'd0;
    \mem$10 [10] = 32'd0;
    \mem$10 [11] = 32'd0;
    \mem$10 [12] = 32'd0;
    \mem$10 [13] = 32'd0;
    \mem$10 [14] = 32'd0;
    \mem$10 [15] = 32'd0;
    \mem$10 [16] = 32'd0;
    \mem$10 [17] = 32'd0;
    \mem$10 [18] = 32'd0;
    \mem$10 [19] = 32'd0;
    \mem$10 [20] = 32'd0;
    \mem$10 [21] = 32'd0;
    \mem$10 [22] = 32'd0;
    \mem$10 [23] = 32'd0;
    \mem$10 [24] = 32'd0;
    \mem$10 [25] = 32'd0;
    \mem$10 [26] = 32'd0;
    \mem$10 [27] = 32'd0;
    \mem$10 [28] = 32'd0;
    \mem$10 [29] = 32'd0;
    \mem$10 [30] = 32'd0;
    \mem$10 [31] = 32'd0;
    \mem$10 [32] = 32'd0;
    \mem$10 [33] = 32'd0;
    \mem$10 [34] = 32'd0;
    \mem$10 [35] = 32'd0;
    \mem$10 [36] = 32'd0;
    \mem$10 [37] = 32'd0;
    \mem$10 [38] = 32'd0;
    \mem$10 [39] = 32'd0;
    \mem$10 [40] = 32'd0;
    \mem$10 [41] = 32'd0;
    \mem$10 [42] = 32'd0;
    \mem$10 [43] = 32'd0;
    \mem$10 [44] = 32'd0;
    \mem$10 [45] = 32'd0;
    \mem$10 [46] = 32'd0;
    \mem$10 [47] = 32'd0;
    \mem$10 [48] = 32'd0;
    \mem$10 [49] = 32'd0;
    \mem$10 [50] = 32'd0;
    \mem$10 [51] = 32'd0;
    \mem$10 [52] = 32'd0;
    \mem$10 [53] = 32'd0;
    \mem$10 [54] = 32'd0;
    \mem$10 [55] = 32'd0;
    \mem$10 [56] = 32'd0;
    \mem$10 [57] = 32'd0;
    \mem$10 [58] = 32'd0;
    \mem$10 [59] = 32'd0;
    \mem$10 [60] = 32'd0;
    \mem$10 [61] = 32'd0;
    \mem$10 [62] = 32'd0;
    \mem$10 [63] = 32'd0;
    \mem$10 [64] = 32'd0;
    \mem$10 [65] = 32'd0;
    \mem$10 [66] = 32'd0;
    \mem$10 [67] = 32'd0;
    \mem$10 [68] = 32'd0;
    \mem$10 [69] = 32'd0;
    \mem$10 [70] = 32'd0;
    \mem$10 [71] = 32'd0;
    \mem$10 [72] = 32'd0;
    \mem$10 [73] = 32'd0;
    \mem$10 [74] = 32'd0;
    \mem$10 [75] = 32'd0;
    \mem$10 [76] = 32'd0;
    \mem$10 [77] = 32'd0;
    \mem$10 [78] = 32'd0;
    \mem$10 [79] = 32'd0;
    \mem$10 [80] = 32'd0;
    \mem$10 [81] = 32'd0;
    \mem$10 [82] = 32'd0;
    \mem$10 [83] = 32'd0;
    \mem$10 [84] = 32'd0;
    \mem$10 [85] = 32'd0;
    \mem$10 [86] = 32'd0;
    \mem$10 [87] = 32'd0;
    \mem$10 [88] = 32'd0;
    \mem$10 [89] = 32'd0;
    \mem$10 [90] = 32'd0;
    \mem$10 [91] = 32'd0;
    \mem$10 [92] = 32'd0;
    \mem$10 [93] = 32'd0;
    \mem$10 [94] = 32'd0;
    \mem$10 [95] = 32'd0;
    \mem$10 [96] = 32'd0;
    \mem$10 [97] = 32'd0;
    \mem$10 [98] = 32'd0;
    \mem$10 [99] = 32'd0;
    \mem$10 [100] = 32'd0;
    \mem$10 [101] = 32'd0;
    \mem$10 [102] = 32'd0;
    \mem$10 [103] = 32'd0;
    \mem$10 [104] = 32'd0;
    \mem$10 [105] = 32'd0;
    \mem$10 [106] = 32'd0;
    \mem$10 [107] = 32'd0;
    \mem$10 [108] = 32'd0;
    \mem$10 [109] = 32'd0;
    \mem$10 [110] = 32'd0;
    \mem$10 [111] = 32'd0;
    \mem$10 [112] = 32'd0;
    \mem$10 [113] = 32'd0;
    \mem$10 [114] = 32'd0;
    \mem$10 [115] = 32'd0;
    \mem$10 [116] = 32'd0;
    \mem$10 [117] = 32'd0;
    \mem$10 [118] = 32'd0;
    \mem$10 [119] = 32'd0;
    \mem$10 [120] = 32'd0;
    \mem$10 [121] = 32'd0;
    \mem$10 [122] = 32'd0;
    \mem$10 [123] = 32'd0;
    \mem$10 [124] = 32'd0;
    \mem$10 [125] = 32'd0;
    \mem$10 [126] = 32'd0;
    \mem$10 [127] = 32'd0;
    \mem$10 [128] = 32'd0;
    \mem$10 [129] = 32'd0;
    \mem$10 [130] = 32'd0;
    \mem$10 [131] = 32'd0;
    \mem$10 [132] = 32'd0;
    \mem$10 [133] = 32'd0;
    \mem$10 [134] = 32'd0;
    \mem$10 [135] = 32'd0;
    \mem$10 [136] = 32'd0;
    \mem$10 [137] = 32'd0;
    \mem$10 [138] = 32'd0;
    \mem$10 [139] = 32'd0;
    \mem$10 [140] = 32'd0;
    \mem$10 [141] = 32'd0;
    \mem$10 [142] = 32'd0;
    \mem$10 [143] = 32'd0;
    \mem$10 [144] = 32'd0;
    \mem$10 [145] = 32'd0;
    \mem$10 [146] = 32'd0;
    \mem$10 [147] = 32'd0;
    \mem$10 [148] = 32'd0;
    \mem$10 [149] = 32'd0;
    \mem$10 [150] = 32'd0;
    \mem$10 [151] = 32'd0;
    \mem$10 [152] = 32'd0;
    \mem$10 [153] = 32'd0;
    \mem$10 [154] = 32'd0;
    \mem$10 [155] = 32'd0;
    \mem$10 [156] = 32'd0;
    \mem$10 [157] = 32'd0;
    \mem$10 [158] = 32'd0;
    \mem$10 [159] = 32'd0;
    \mem$10 [160] = 32'd0;
    \mem$10 [161] = 32'd0;
    \mem$10 [162] = 32'd0;
    \mem$10 [163] = 32'd0;
    \mem$10 [164] = 32'd0;
    \mem$10 [165] = 32'd0;
    \mem$10 [166] = 32'd0;
    \mem$10 [167] = 32'd0;
    \mem$10 [168] = 32'd0;
    \mem$10 [169] = 32'd0;
    \mem$10 [170] = 32'd0;
    \mem$10 [171] = 32'd0;
    \mem$10 [172] = 32'd0;
    \mem$10 [173] = 32'd0;
    \mem$10 [174] = 32'd0;
    \mem$10 [175] = 32'd0;
    \mem$10 [176] = 32'd0;
    \mem$10 [177] = 32'd0;
    \mem$10 [178] = 32'd0;
    \mem$10 [179] = 32'd0;
    \mem$10 [180] = 32'd0;
    \mem$10 [181] = 32'd0;
    \mem$10 [182] = 32'd0;
    \mem$10 [183] = 32'd0;
    \mem$10 [184] = 32'd0;
    \mem$10 [185] = 32'd0;
    \mem$10 [186] = 32'd0;
    \mem$10 [187] = 32'd0;
    \mem$10 [188] = 32'd0;
    \mem$10 [189] = 32'd0;
    \mem$10 [190] = 32'd0;
    \mem$10 [191] = 32'd0;
    \mem$10 [192] = 32'd0;
    \mem$10 [193] = 32'd0;
    \mem$10 [194] = 32'd0;
    \mem$10 [195] = 32'd0;
    \mem$10 [196] = 32'd0;
    \mem$10 [197] = 32'd0;
    \mem$10 [198] = 32'd0;
    \mem$10 [199] = 32'd0;
    \mem$10 [200] = 32'd0;
    \mem$10 [201] = 32'd0;
    \mem$10 [202] = 32'd0;
    \mem$10 [203] = 32'd0;
    \mem$10 [204] = 32'd0;
    \mem$10 [205] = 32'd0;
    \mem$10 [206] = 32'd0;
    \mem$10 [207] = 32'd0;
    \mem$10 [208] = 32'd0;
    \mem$10 [209] = 32'd0;
    \mem$10 [210] = 32'd0;
    \mem$10 [211] = 32'd0;
    \mem$10 [212] = 32'd0;
    \mem$10 [213] = 32'd0;
    \mem$10 [214] = 32'd0;
    \mem$10 [215] = 32'd0;
    \mem$10 [216] = 32'd0;
    \mem$10 [217] = 32'd0;
    \mem$10 [218] = 32'd0;
    \mem$10 [219] = 32'd0;
    \mem$10 [220] = 32'd0;
    \mem$10 [221] = 32'd0;
    \mem$10 [222] = 32'd0;
    \mem$10 [223] = 32'd0;
    \mem$10 [224] = 32'd0;
    \mem$10 [225] = 32'd0;
    \mem$10 [226] = 32'd0;
    \mem$10 [227] = 32'd0;
    \mem$10 [228] = 32'd0;
    \mem$10 [229] = 32'd0;
    \mem$10 [230] = 32'd0;
    \mem$10 [231] = 32'd0;
    \mem$10 [232] = 32'd0;
    \mem$10 [233] = 32'd0;
    \mem$10 [234] = 32'd0;
    \mem$10 [235] = 32'd0;
    \mem$10 [236] = 32'd0;
    \mem$10 [237] = 32'd0;
    \mem$10 [238] = 32'd0;
    \mem$10 [239] = 32'd0;
    \mem$10 [240] = 32'd0;
    \mem$10 [241] = 32'd0;
    \mem$10 [242] = 32'd0;
    \mem$10 [243] = 32'd0;
    \mem$10 [244] = 32'd0;
    \mem$10 [245] = 32'd0;
    \mem$10 [246] = 32'd0;
    \mem$10 [247] = 32'd0;
    \mem$10 [248] = 32'd0;
    \mem$10 [249] = 32'd0;
    \mem$10 [250] = 32'd0;
    \mem$10 [251] = 32'd0;
    \mem$10 [252] = 32'd0;
    \mem$10 [253] = 32'd0;
    \mem$10 [254] = 32'd0;
    \mem$10 [255] = 32'd0;
    \mem$10 [256] = 32'd0;
    \mem$10 [257] = 32'd0;
    \mem$10 [258] = 32'd0;
    \mem$10 [259] = 32'd0;
    \mem$10 [260] = 32'd0;
    \mem$10 [261] = 32'd0;
    \mem$10 [262] = 32'd0;
    \mem$10 [263] = 32'd0;
    \mem$10 [264] = 32'd0;
    \mem$10 [265] = 32'd0;
    \mem$10 [266] = 32'd0;
    \mem$10 [267] = 32'd0;
    \mem$10 [268] = 32'd0;
    \mem$10 [269] = 32'd0;
    \mem$10 [270] = 32'd0;
    \mem$10 [271] = 32'd0;
    \mem$10 [272] = 32'd0;
    \mem$10 [273] = 32'd0;
    \mem$10 [274] = 32'd0;
    \mem$10 [275] = 32'd0;
    \mem$10 [276] = 32'd0;
    \mem$10 [277] = 32'd0;
    \mem$10 [278] = 32'd0;
    \mem$10 [279] = 32'd0;
    \mem$10 [280] = 32'd0;
    \mem$10 [281] = 32'd0;
    \mem$10 [282] = 32'd0;
    \mem$10 [283] = 32'd0;
    \mem$10 [284] = 32'd0;
    \mem$10 [285] = 32'd0;
    \mem$10 [286] = 32'd0;
    \mem$10 [287] = 32'd0;
    \mem$10 [288] = 32'd0;
    \mem$10 [289] = 32'd0;
    \mem$10 [290] = 32'd0;
    \mem$10 [291] = 32'd0;
    \mem$10 [292] = 32'd0;
    \mem$10 [293] = 32'd0;
    \mem$10 [294] = 32'd0;
    \mem$10 [295] = 32'd0;
    \mem$10 [296] = 32'd0;
    \mem$10 [297] = 32'd0;
    \mem$10 [298] = 32'd0;
    \mem$10 [299] = 32'd0;
    \mem$10 [300] = 32'd0;
    \mem$10 [301] = 32'd0;
    \mem$10 [302] = 32'd0;
    \mem$10 [303] = 32'd0;
    \mem$10 [304] = 32'd0;
    \mem$10 [305] = 32'd0;
    \mem$10 [306] = 32'd0;
    \mem$10 [307] = 32'd0;
    \mem$10 [308] = 32'd0;
    \mem$10 [309] = 32'd0;
    \mem$10 [310] = 32'd0;
    \mem$10 [311] = 32'd0;
    \mem$10 [312] = 32'd0;
    \mem$10 [313] = 32'd0;
    \mem$10 [314] = 32'd0;
    \mem$10 [315] = 32'd0;
    \mem$10 [316] = 32'd0;
    \mem$10 [317] = 32'd0;
    \mem$10 [318] = 32'd0;
    \mem$10 [319] = 32'd0;
    \mem$10 [320] = 32'd0;
    \mem$10 [321] = 32'd0;
    \mem$10 [322] = 32'd0;
    \mem$10 [323] = 32'd0;
    \mem$10 [324] = 32'd0;
    \mem$10 [325] = 32'd0;
    \mem$10 [326] = 32'd0;
    \mem$10 [327] = 32'd0;
    \mem$10 [328] = 32'd0;
    \mem$10 [329] = 32'd0;
    \mem$10 [330] = 32'd0;
    \mem$10 [331] = 32'd0;
    \mem$10 [332] = 32'd0;
    \mem$10 [333] = 32'd0;
    \mem$10 [334] = 32'd0;
    \mem$10 [335] = 32'd0;
    \mem$10 [336] = 32'd0;
    \mem$10 [337] = 32'd0;
    \mem$10 [338] = 32'd0;
    \mem$10 [339] = 32'd0;
    \mem$10 [340] = 32'd0;
    \mem$10 [341] = 32'd0;
    \mem$10 [342] = 32'd0;
    \mem$10 [343] = 32'd0;
    \mem$10 [344] = 32'd0;
    \mem$10 [345] = 32'd0;
    \mem$10 [346] = 32'd0;
    \mem$10 [347] = 32'd0;
    \mem$10 [348] = 32'd0;
    \mem$10 [349] = 32'd0;
    \mem$10 [350] = 32'd0;
    \mem$10 [351] = 32'd0;
    \mem$10 [352] = 32'd0;
    \mem$10 [353] = 32'd0;
    \mem$10 [354] = 32'd0;
    \mem$10 [355] = 32'd0;
    \mem$10 [356] = 32'd0;
    \mem$10 [357] = 32'd0;
    \mem$10 [358] = 32'd0;
    \mem$10 [359] = 32'd0;
    \mem$10 [360] = 32'd0;
    \mem$10 [361] = 32'd0;
    \mem$10 [362] = 32'd0;
    \mem$10 [363] = 32'd0;
    \mem$10 [364] = 32'd0;
    \mem$10 [365] = 32'd0;
    \mem$10 [366] = 32'd0;
    \mem$10 [367] = 32'd0;
    \mem$10 [368] = 32'd0;
    \mem$10 [369] = 32'd0;
    \mem$10 [370] = 32'd0;
    \mem$10 [371] = 32'd0;
    \mem$10 [372] = 32'd0;
    \mem$10 [373] = 32'd0;
    \mem$10 [374] = 32'd0;
    \mem$10 [375] = 32'd0;
    \mem$10 [376] = 32'd0;
    \mem$10 [377] = 32'd0;
    \mem$10 [378] = 32'd0;
    \mem$10 [379] = 32'd0;
    \mem$10 [380] = 32'd0;
    \mem$10 [381] = 32'd0;
    \mem$10 [382] = 32'd0;
    \mem$10 [383] = 32'd0;
    \mem$10 [384] = 32'd0;
    \mem$10 [385] = 32'd0;
    \mem$10 [386] = 32'd0;
    \mem$10 [387] = 32'd0;
    \mem$10 [388] = 32'd0;
    \mem$10 [389] = 32'd0;
    \mem$10 [390] = 32'd0;
    \mem$10 [391] = 32'd0;
    \mem$10 [392] = 32'd0;
    \mem$10 [393] = 32'd0;
    \mem$10 [394] = 32'd0;
    \mem$10 [395] = 32'd0;
    \mem$10 [396] = 32'd0;
    \mem$10 [397] = 32'd0;
    \mem$10 [398] = 32'd0;
    \mem$10 [399] = 32'd0;
    \mem$10 [400] = 32'd0;
    \mem$10 [401] = 32'd0;
    \mem$10 [402] = 32'd0;
    \mem$10 [403] = 32'd0;
    \mem$10 [404] = 32'd0;
    \mem$10 [405] = 32'd0;
    \mem$10 [406] = 32'd0;
    \mem$10 [407] = 32'd0;
    \mem$10 [408] = 32'd0;
    \mem$10 [409] = 32'd0;
    \mem$10 [410] = 32'd0;
    \mem$10 [411] = 32'd0;
    \mem$10 [412] = 32'd0;
    \mem$10 [413] = 32'd0;
    \mem$10 [414] = 32'd0;
    \mem$10 [415] = 32'd0;
    \mem$10 [416] = 32'd0;
    \mem$10 [417] = 32'd0;
    \mem$10 [418] = 32'd0;
    \mem$10 [419] = 32'd0;
    \mem$10 [420] = 32'd0;
    \mem$10 [421] = 32'd0;
    \mem$10 [422] = 32'd0;
    \mem$10 [423] = 32'd0;
    \mem$10 [424] = 32'd0;
    \mem$10 [425] = 32'd0;
    \mem$10 [426] = 32'd0;
    \mem$10 [427] = 32'd0;
    \mem$10 [428] = 32'd0;
    \mem$10 [429] = 32'd0;
    \mem$10 [430] = 32'd0;
    \mem$10 [431] = 32'd0;
    \mem$10 [432] = 32'd0;
    \mem$10 [433] = 32'd0;
    \mem$10 [434] = 32'd0;
    \mem$10 [435] = 32'd0;
    \mem$10 [436] = 32'd0;
    \mem$10 [437] = 32'd0;
    \mem$10 [438] = 32'd0;
    \mem$10 [439] = 32'd0;
    \mem$10 [440] = 32'd0;
    \mem$10 [441] = 32'd0;
    \mem$10 [442] = 32'd0;
    \mem$10 [443] = 32'd0;
    \mem$10 [444] = 32'd0;
    \mem$10 [445] = 32'd0;
    \mem$10 [446] = 32'd0;
    \mem$10 [447] = 32'd0;
    \mem$10 [448] = 32'd0;
    \mem$10 [449] = 32'd0;
    \mem$10 [450] = 32'd0;
    \mem$10 [451] = 32'd0;
    \mem$10 [452] = 32'd0;
    \mem$10 [453] = 32'd0;
    \mem$10 [454] = 32'd0;
    \mem$10 [455] = 32'd0;
    \mem$10 [456] = 32'd0;
    \mem$10 [457] = 32'd0;
    \mem$10 [458] = 32'd0;
    \mem$10 [459] = 32'd0;
    \mem$10 [460] = 32'd0;
    \mem$10 [461] = 32'd0;
    \mem$10 [462] = 32'd0;
    \mem$10 [463] = 32'd0;
    \mem$10 [464] = 32'd0;
    \mem$10 [465] = 32'd0;
    \mem$10 [466] = 32'd0;
    \mem$10 [467] = 32'd0;
    \mem$10 [468] = 32'd0;
    \mem$10 [469] = 32'd0;
    \mem$10 [470] = 32'd0;
    \mem$10 [471] = 32'd0;
    \mem$10 [472] = 32'd0;
    \mem$10 [473] = 32'd0;
    \mem$10 [474] = 32'd0;
    \mem$10 [475] = 32'd0;
    \mem$10 [476] = 32'd0;
    \mem$10 [477] = 32'd0;
    \mem$10 [478] = 32'd0;
    \mem$10 [479] = 32'd0;
    \mem$10 [480] = 32'd0;
    \mem$10 [481] = 32'd0;
    \mem$10 [482] = 32'd0;
    \mem$10 [483] = 32'd0;
    \mem$10 [484] = 32'd0;
    \mem$10 [485] = 32'd0;
    \mem$10 [486] = 32'd0;
    \mem$10 [487] = 32'd0;
    \mem$10 [488] = 32'd0;
    \mem$10 [489] = 32'd0;
    \mem$10 [490] = 32'd0;
    \mem$10 [491] = 32'd0;
    \mem$10 [492] = 32'd0;
    \mem$10 [493] = 32'd0;
    \mem$10 [494] = 32'd0;
    \mem$10 [495] = 32'd0;
    \mem$10 [496] = 32'd0;
    \mem$10 [497] = 32'd0;
    \mem$10 [498] = 32'd0;
    \mem$10 [499] = 32'd0;
    \mem$10 [500] = 32'd0;
    \mem$10 [501] = 32'd0;
    \mem$10 [502] = 32'd0;
    \mem$10 [503] = 32'd0;
    \mem$10 [504] = 32'd0;
    \mem$10 [505] = 32'd0;
    \mem$10 [506] = 32'd0;
    \mem$10 [507] = 32'd0;
    \mem$10 [508] = 32'd0;
    \mem$10 [509] = 32'd0;
    \mem$10 [510] = 32'd0;
    \mem$10 [511] = 32'd0;
  end
  always @(posedge clk) begin
    if (\mem_w_en$15 )
      \mem$10 [\mem_w_addr$16 ] <= \mem_w_data$17 ;
  end
  reg [31:0] _1_;
  always @(posedge clk) begin
    if (\mem_r_en$12 ) begin
      _1_ <= \mem$10 [\mem_r_addr$13 ];
    end
  end
  assign \mem_r_data$14  = _1_;
  reg [31:0] \mem$18  [511:0];
  initial begin
    \mem$18 [0] = 32'd0;
    \mem$18 [1] = 32'd0;
    \mem$18 [2] = 32'd0;
    \mem$18 [3] = 32'd0;
    \mem$18 [4] = 32'd0;
    \mem$18 [5] = 32'd0;
    \mem$18 [6] = 32'd0;
    \mem$18 [7] = 32'd0;
    \mem$18 [8] = 32'd0;
    \mem$18 [9] = 32'd0;
    \mem$18 [10] = 32'd0;
    \mem$18 [11] = 32'd0;
    \mem$18 [12] = 32'd0;
    \mem$18 [13] = 32'd0;
    \mem$18 [14] = 32'd0;
    \mem$18 [15] = 32'd0;
    \mem$18 [16] = 32'd0;
    \mem$18 [17] = 32'd0;
    \mem$18 [18] = 32'd0;
    \mem$18 [19] = 32'd0;
    \mem$18 [20] = 32'd0;
    \mem$18 [21] = 32'd0;
    \mem$18 [22] = 32'd0;
    \mem$18 [23] = 32'd0;
    \mem$18 [24] = 32'd0;
    \mem$18 [25] = 32'd0;
    \mem$18 [26] = 32'd0;
    \mem$18 [27] = 32'd0;
    \mem$18 [28] = 32'd0;
    \mem$18 [29] = 32'd0;
    \mem$18 [30] = 32'd0;
    \mem$18 [31] = 32'd0;
    \mem$18 [32] = 32'd0;
    \mem$18 [33] = 32'd0;
    \mem$18 [34] = 32'd0;
    \mem$18 [35] = 32'd0;
    \mem$18 [36] = 32'd0;
    \mem$18 [37] = 32'd0;
    \mem$18 [38] = 32'd0;
    \mem$18 [39] = 32'd0;
    \mem$18 [40] = 32'd0;
    \mem$18 [41] = 32'd0;
    \mem$18 [42] = 32'd0;
    \mem$18 [43] = 32'd0;
    \mem$18 [44] = 32'd0;
    \mem$18 [45] = 32'd0;
    \mem$18 [46] = 32'd0;
    \mem$18 [47] = 32'd0;
    \mem$18 [48] = 32'd0;
    \mem$18 [49] = 32'd0;
    \mem$18 [50] = 32'd0;
    \mem$18 [51] = 32'd0;
    \mem$18 [52] = 32'd0;
    \mem$18 [53] = 32'd0;
    \mem$18 [54] = 32'd0;
    \mem$18 [55] = 32'd0;
    \mem$18 [56] = 32'd0;
    \mem$18 [57] = 32'd0;
    \mem$18 [58] = 32'd0;
    \mem$18 [59] = 32'd0;
    \mem$18 [60] = 32'd0;
    \mem$18 [61] = 32'd0;
    \mem$18 [62] = 32'd0;
    \mem$18 [63] = 32'd0;
    \mem$18 [64] = 32'd0;
    \mem$18 [65] = 32'd0;
    \mem$18 [66] = 32'd0;
    \mem$18 [67] = 32'd0;
    \mem$18 [68] = 32'd0;
    \mem$18 [69] = 32'd0;
    \mem$18 [70] = 32'd0;
    \mem$18 [71] = 32'd0;
    \mem$18 [72] = 32'd0;
    \mem$18 [73] = 32'd0;
    \mem$18 [74] = 32'd0;
    \mem$18 [75] = 32'd0;
    \mem$18 [76] = 32'd0;
    \mem$18 [77] = 32'd0;
    \mem$18 [78] = 32'd0;
    \mem$18 [79] = 32'd0;
    \mem$18 [80] = 32'd0;
    \mem$18 [81] = 32'd0;
    \mem$18 [82] = 32'd0;
    \mem$18 [83] = 32'd0;
    \mem$18 [84] = 32'd0;
    \mem$18 [85] = 32'd0;
    \mem$18 [86] = 32'd0;
    \mem$18 [87] = 32'd0;
    \mem$18 [88] = 32'd0;
    \mem$18 [89] = 32'd0;
    \mem$18 [90] = 32'd0;
    \mem$18 [91] = 32'd0;
    \mem$18 [92] = 32'd0;
    \mem$18 [93] = 32'd0;
    \mem$18 [94] = 32'd0;
    \mem$18 [95] = 32'd0;
    \mem$18 [96] = 32'd0;
    \mem$18 [97] = 32'd0;
    \mem$18 [98] = 32'd0;
    \mem$18 [99] = 32'd0;
    \mem$18 [100] = 32'd0;
    \mem$18 [101] = 32'd0;
    \mem$18 [102] = 32'd0;
    \mem$18 [103] = 32'd0;
    \mem$18 [104] = 32'd0;
    \mem$18 [105] = 32'd0;
    \mem$18 [106] = 32'd0;
    \mem$18 [107] = 32'd0;
    \mem$18 [108] = 32'd0;
    \mem$18 [109] = 32'd0;
    \mem$18 [110] = 32'd0;
    \mem$18 [111] = 32'd0;
    \mem$18 [112] = 32'd0;
    \mem$18 [113] = 32'd0;
    \mem$18 [114] = 32'd0;
    \mem$18 [115] = 32'd0;
    \mem$18 [116] = 32'd0;
    \mem$18 [117] = 32'd0;
    \mem$18 [118] = 32'd0;
    \mem$18 [119] = 32'd0;
    \mem$18 [120] = 32'd0;
    \mem$18 [121] = 32'd0;
    \mem$18 [122] = 32'd0;
    \mem$18 [123] = 32'd0;
    \mem$18 [124] = 32'd0;
    \mem$18 [125] = 32'd0;
    \mem$18 [126] = 32'd0;
    \mem$18 [127] = 32'd0;
    \mem$18 [128] = 32'd0;
    \mem$18 [129] = 32'd0;
    \mem$18 [130] = 32'd0;
    \mem$18 [131] = 32'd0;
    \mem$18 [132] = 32'd0;
    \mem$18 [133] = 32'd0;
    \mem$18 [134] = 32'd0;
    \mem$18 [135] = 32'd0;
    \mem$18 [136] = 32'd0;
    \mem$18 [137] = 32'd0;
    \mem$18 [138] = 32'd0;
    \mem$18 [139] = 32'd0;
    \mem$18 [140] = 32'd0;
    \mem$18 [141] = 32'd0;
    \mem$18 [142] = 32'd0;
    \mem$18 [143] = 32'd0;
    \mem$18 [144] = 32'd0;
    \mem$18 [145] = 32'd0;
    \mem$18 [146] = 32'd0;
    \mem$18 [147] = 32'd0;
    \mem$18 [148] = 32'd0;
    \mem$18 [149] = 32'd0;
    \mem$18 [150] = 32'd0;
    \mem$18 [151] = 32'd0;
    \mem$18 [152] = 32'd0;
    \mem$18 [153] = 32'd0;
    \mem$18 [154] = 32'd0;
    \mem$18 [155] = 32'd0;
    \mem$18 [156] = 32'd0;
    \mem$18 [157] = 32'd0;
    \mem$18 [158] = 32'd0;
    \mem$18 [159] = 32'd0;
    \mem$18 [160] = 32'd0;
    \mem$18 [161] = 32'd0;
    \mem$18 [162] = 32'd0;
    \mem$18 [163] = 32'd0;
    \mem$18 [164] = 32'd0;
    \mem$18 [165] = 32'd0;
    \mem$18 [166] = 32'd0;
    \mem$18 [167] = 32'd0;
    \mem$18 [168] = 32'd0;
    \mem$18 [169] = 32'd0;
    \mem$18 [170] = 32'd0;
    \mem$18 [171] = 32'd0;
    \mem$18 [172] = 32'd0;
    \mem$18 [173] = 32'd0;
    \mem$18 [174] = 32'd0;
    \mem$18 [175] = 32'd0;
    \mem$18 [176] = 32'd0;
    \mem$18 [177] = 32'd0;
    \mem$18 [178] = 32'd0;
    \mem$18 [179] = 32'd0;
    \mem$18 [180] = 32'd0;
    \mem$18 [181] = 32'd0;
    \mem$18 [182] = 32'd0;
    \mem$18 [183] = 32'd0;
    \mem$18 [184] = 32'd0;
    \mem$18 [185] = 32'd0;
    \mem$18 [186] = 32'd0;
    \mem$18 [187] = 32'd0;
    \mem$18 [188] = 32'd0;
    \mem$18 [189] = 32'd0;
    \mem$18 [190] = 32'd0;
    \mem$18 [191] = 32'd0;
    \mem$18 [192] = 32'd0;
    \mem$18 [193] = 32'd0;
    \mem$18 [194] = 32'd0;
    \mem$18 [195] = 32'd0;
    \mem$18 [196] = 32'd0;
    \mem$18 [197] = 32'd0;
    \mem$18 [198] = 32'd0;
    \mem$18 [199] = 32'd0;
    \mem$18 [200] = 32'd0;
    \mem$18 [201] = 32'd0;
    \mem$18 [202] = 32'd0;
    \mem$18 [203] = 32'd0;
    \mem$18 [204] = 32'd0;
    \mem$18 [205] = 32'd0;
    \mem$18 [206] = 32'd0;
    \mem$18 [207] = 32'd0;
    \mem$18 [208] = 32'd0;
    \mem$18 [209] = 32'd0;
    \mem$18 [210] = 32'd0;
    \mem$18 [211] = 32'd0;
    \mem$18 [212] = 32'd0;
    \mem$18 [213] = 32'd0;
    \mem$18 [214] = 32'd0;
    \mem$18 [215] = 32'd0;
    \mem$18 [216] = 32'd0;
    \mem$18 [217] = 32'd0;
    \mem$18 [218] = 32'd0;
    \mem$18 [219] = 32'd0;
    \mem$18 [220] = 32'd0;
    \mem$18 [221] = 32'd0;
    \mem$18 [222] = 32'd0;
    \mem$18 [223] = 32'd0;
    \mem$18 [224] = 32'd0;
    \mem$18 [225] = 32'd0;
    \mem$18 [226] = 32'd0;
    \mem$18 [227] = 32'd0;
    \mem$18 [228] = 32'd0;
    \mem$18 [229] = 32'd0;
    \mem$18 [230] = 32'd0;
    \mem$18 [231] = 32'd0;
    \mem$18 [232] = 32'd0;
    \mem$18 [233] = 32'd0;
    \mem$18 [234] = 32'd0;
    \mem$18 [235] = 32'd0;
    \mem$18 [236] = 32'd0;
    \mem$18 [237] = 32'd0;
    \mem$18 [238] = 32'd0;
    \mem$18 [239] = 32'd0;
    \mem$18 [240] = 32'd0;
    \mem$18 [241] = 32'd0;
    \mem$18 [242] = 32'd0;
    \mem$18 [243] = 32'd0;
    \mem$18 [244] = 32'd0;
    \mem$18 [245] = 32'd0;
    \mem$18 [246] = 32'd0;
    \mem$18 [247] = 32'd0;
    \mem$18 [248] = 32'd0;
    \mem$18 [249] = 32'd0;
    \mem$18 [250] = 32'd0;
    \mem$18 [251] = 32'd0;
    \mem$18 [252] = 32'd0;
    \mem$18 [253] = 32'd0;
    \mem$18 [254] = 32'd0;
    \mem$18 [255] = 32'd0;
    \mem$18 [256] = 32'd0;
    \mem$18 [257] = 32'd0;
    \mem$18 [258] = 32'd0;
    \mem$18 [259] = 32'd0;
    \mem$18 [260] = 32'd0;
    \mem$18 [261] = 32'd0;
    \mem$18 [262] = 32'd0;
    \mem$18 [263] = 32'd0;
    \mem$18 [264] = 32'd0;
    \mem$18 [265] = 32'd0;
    \mem$18 [266] = 32'd0;
    \mem$18 [267] = 32'd0;
    \mem$18 [268] = 32'd0;
    \mem$18 [269] = 32'd0;
    \mem$18 [270] = 32'd0;
    \mem$18 [271] = 32'd0;
    \mem$18 [272] = 32'd0;
    \mem$18 [273] = 32'd0;
    \mem$18 [274] = 32'd0;
    \mem$18 [275] = 32'd0;
    \mem$18 [276] = 32'd0;
    \mem$18 [277] = 32'd0;
    \mem$18 [278] = 32'd0;
    \mem$18 [279] = 32'd0;
    \mem$18 [280] = 32'd0;
    \mem$18 [281] = 32'd0;
    \mem$18 [282] = 32'd0;
    \mem$18 [283] = 32'd0;
    \mem$18 [284] = 32'd0;
    \mem$18 [285] = 32'd0;
    \mem$18 [286] = 32'd0;
    \mem$18 [287] = 32'd0;
    \mem$18 [288] = 32'd0;
    \mem$18 [289] = 32'd0;
    \mem$18 [290] = 32'd0;
    \mem$18 [291] = 32'd0;
    \mem$18 [292] = 32'd0;
    \mem$18 [293] = 32'd0;
    \mem$18 [294] = 32'd0;
    \mem$18 [295] = 32'd0;
    \mem$18 [296] = 32'd0;
    \mem$18 [297] = 32'd0;
    \mem$18 [298] = 32'd0;
    \mem$18 [299] = 32'd0;
    \mem$18 [300] = 32'd0;
    \mem$18 [301] = 32'd0;
    \mem$18 [302] = 32'd0;
    \mem$18 [303] = 32'd0;
    \mem$18 [304] = 32'd0;
    \mem$18 [305] = 32'd0;
    \mem$18 [306] = 32'd0;
    \mem$18 [307] = 32'd0;
    \mem$18 [308] = 32'd0;
    \mem$18 [309] = 32'd0;
    \mem$18 [310] = 32'd0;
    \mem$18 [311] = 32'd0;
    \mem$18 [312] = 32'd0;
    \mem$18 [313] = 32'd0;
    \mem$18 [314] = 32'd0;
    \mem$18 [315] = 32'd0;
    \mem$18 [316] = 32'd0;
    \mem$18 [317] = 32'd0;
    \mem$18 [318] = 32'd0;
    \mem$18 [319] = 32'd0;
    \mem$18 [320] = 32'd0;
    \mem$18 [321] = 32'd0;
    \mem$18 [322] = 32'd0;
    \mem$18 [323] = 32'd0;
    \mem$18 [324] = 32'd0;
    \mem$18 [325] = 32'd0;
    \mem$18 [326] = 32'd0;
    \mem$18 [327] = 32'd0;
    \mem$18 [328] = 32'd0;
    \mem$18 [329] = 32'd0;
    \mem$18 [330] = 32'd0;
    \mem$18 [331] = 32'd0;
    \mem$18 [332] = 32'd0;
    \mem$18 [333] = 32'd0;
    \mem$18 [334] = 32'd0;
    \mem$18 [335] = 32'd0;
    \mem$18 [336] = 32'd0;
    \mem$18 [337] = 32'd0;
    \mem$18 [338] = 32'd0;
    \mem$18 [339] = 32'd0;
    \mem$18 [340] = 32'd0;
    \mem$18 [341] = 32'd0;
    \mem$18 [342] = 32'd0;
    \mem$18 [343] = 32'd0;
    \mem$18 [344] = 32'd0;
    \mem$18 [345] = 32'd0;
    \mem$18 [346] = 32'd0;
    \mem$18 [347] = 32'd0;
    \mem$18 [348] = 32'd0;
    \mem$18 [349] = 32'd0;
    \mem$18 [350] = 32'd0;
    \mem$18 [351] = 32'd0;
    \mem$18 [352] = 32'd0;
    \mem$18 [353] = 32'd0;
    \mem$18 [354] = 32'd0;
    \mem$18 [355] = 32'd0;
    \mem$18 [356] = 32'd0;
    \mem$18 [357] = 32'd0;
    \mem$18 [358] = 32'd0;
    \mem$18 [359] = 32'd0;
    \mem$18 [360] = 32'd0;
    \mem$18 [361] = 32'd0;
    \mem$18 [362] = 32'd0;
    \mem$18 [363] = 32'd0;
    \mem$18 [364] = 32'd0;
    \mem$18 [365] = 32'd0;
    \mem$18 [366] = 32'd0;
    \mem$18 [367] = 32'd0;
    \mem$18 [368] = 32'd0;
    \mem$18 [369] = 32'd0;
    \mem$18 [370] = 32'd0;
    \mem$18 [371] = 32'd0;
    \mem$18 [372] = 32'd0;
    \mem$18 [373] = 32'd0;
    \mem$18 [374] = 32'd0;
    \mem$18 [375] = 32'd0;
    \mem$18 [376] = 32'd0;
    \mem$18 [377] = 32'd0;
    \mem$18 [378] = 32'd0;
    \mem$18 [379] = 32'd0;
    \mem$18 [380] = 32'd0;
    \mem$18 [381] = 32'd0;
    \mem$18 [382] = 32'd0;
    \mem$18 [383] = 32'd0;
    \mem$18 [384] = 32'd0;
    \mem$18 [385] = 32'd0;
    \mem$18 [386] = 32'd0;
    \mem$18 [387] = 32'd0;
    \mem$18 [388] = 32'd0;
    \mem$18 [389] = 32'd0;
    \mem$18 [390] = 32'd0;
    \mem$18 [391] = 32'd0;
    \mem$18 [392] = 32'd0;
    \mem$18 [393] = 32'd0;
    \mem$18 [394] = 32'd0;
    \mem$18 [395] = 32'd0;
    \mem$18 [396] = 32'd0;
    \mem$18 [397] = 32'd0;
    \mem$18 [398] = 32'd0;
    \mem$18 [399] = 32'd0;
    \mem$18 [400] = 32'd0;
    \mem$18 [401] = 32'd0;
    \mem$18 [402] = 32'd0;
    \mem$18 [403] = 32'd0;
    \mem$18 [404] = 32'd0;
    \mem$18 [405] = 32'd0;
    \mem$18 [406] = 32'd0;
    \mem$18 [407] = 32'd0;
    \mem$18 [408] = 32'd0;
    \mem$18 [409] = 32'd0;
    \mem$18 [410] = 32'd0;
    \mem$18 [411] = 32'd0;
    \mem$18 [412] = 32'd0;
    \mem$18 [413] = 32'd0;
    \mem$18 [414] = 32'd0;
    \mem$18 [415] = 32'd0;
    \mem$18 [416] = 32'd0;
    \mem$18 [417] = 32'd0;
    \mem$18 [418] = 32'd0;
    \mem$18 [419] = 32'd0;
    \mem$18 [420] = 32'd0;
    \mem$18 [421] = 32'd0;
    \mem$18 [422] = 32'd0;
    \mem$18 [423] = 32'd0;
    \mem$18 [424] = 32'd0;
    \mem$18 [425] = 32'd0;
    \mem$18 [426] = 32'd0;
    \mem$18 [427] = 32'd0;
    \mem$18 [428] = 32'd0;
    \mem$18 [429] = 32'd0;
    \mem$18 [430] = 32'd0;
    \mem$18 [431] = 32'd0;
    \mem$18 [432] = 32'd0;
    \mem$18 [433] = 32'd0;
    \mem$18 [434] = 32'd0;
    \mem$18 [435] = 32'd0;
    \mem$18 [436] = 32'd0;
    \mem$18 [437] = 32'd0;
    \mem$18 [438] = 32'd0;
    \mem$18 [439] = 32'd0;
    \mem$18 [440] = 32'd0;
    \mem$18 [441] = 32'd0;
    \mem$18 [442] = 32'd0;
    \mem$18 [443] = 32'd0;
    \mem$18 [444] = 32'd0;
    \mem$18 [445] = 32'd0;
    \mem$18 [446] = 32'd0;
    \mem$18 [447] = 32'd0;
    \mem$18 [448] = 32'd0;
    \mem$18 [449] = 32'd0;
    \mem$18 [450] = 32'd0;
    \mem$18 [451] = 32'd0;
    \mem$18 [452] = 32'd0;
    \mem$18 [453] = 32'd0;
    \mem$18 [454] = 32'd0;
    \mem$18 [455] = 32'd0;
    \mem$18 [456] = 32'd0;
    \mem$18 [457] = 32'd0;
    \mem$18 [458] = 32'd0;
    \mem$18 [459] = 32'd0;
    \mem$18 [460] = 32'd0;
    \mem$18 [461] = 32'd0;
    \mem$18 [462] = 32'd0;
    \mem$18 [463] = 32'd0;
    \mem$18 [464] = 32'd0;
    \mem$18 [465] = 32'd0;
    \mem$18 [466] = 32'd0;
    \mem$18 [467] = 32'd0;
    \mem$18 [468] = 32'd0;
    \mem$18 [469] = 32'd0;
    \mem$18 [470] = 32'd0;
    \mem$18 [471] = 32'd0;
    \mem$18 [472] = 32'd0;
    \mem$18 [473] = 32'd0;
    \mem$18 [474] = 32'd0;
    \mem$18 [475] = 32'd0;
    \mem$18 [476] = 32'd0;
    \mem$18 [477] = 32'd0;
    \mem$18 [478] = 32'd0;
    \mem$18 [479] = 32'd0;
    \mem$18 [480] = 32'd0;
    \mem$18 [481] = 32'd0;
    \mem$18 [482] = 32'd0;
    \mem$18 [483] = 32'd0;
    \mem$18 [484] = 32'd0;
    \mem$18 [485] = 32'd0;
    \mem$18 [486] = 32'd0;
    \mem$18 [487] = 32'd0;
    \mem$18 [488] = 32'd0;
    \mem$18 [489] = 32'd0;
    \mem$18 [490] = 32'd0;
    \mem$18 [491] = 32'd0;
    \mem$18 [492] = 32'd0;
    \mem$18 [493] = 32'd0;
    \mem$18 [494] = 32'd0;
    \mem$18 [495] = 32'd0;
    \mem$18 [496] = 32'd0;
    \mem$18 [497] = 32'd0;
    \mem$18 [498] = 32'd0;
    \mem$18 [499] = 32'd0;
    \mem$18 [500] = 32'd0;
    \mem$18 [501] = 32'd0;
    \mem$18 [502] = 32'd0;
    \mem$18 [503] = 32'd0;
    \mem$18 [504] = 32'd0;
    \mem$18 [505] = 32'd0;
    \mem$18 [506] = 32'd0;
    \mem$18 [507] = 32'd0;
    \mem$18 [508] = 32'd0;
    \mem$18 [509] = 32'd0;
    \mem$18 [510] = 32'd0;
    \mem$18 [511] = 32'd0;
  end
  always @(posedge clk) begin
    if (\mem_w_en$23 )
      \mem$18 [\mem_w_addr$24 ] <= \mem_w_data$25 ;
  end
  reg [31:0] _2_;
  always @(posedge clk) begin
    if (\mem_r_en$20 ) begin
      _2_ <= \mem$18 [\mem_r_addr$21 ];
    end
  end
  assign \mem_r_data$22  = _2_;
  reg [31:0] \mem$2  [511:0];
  initial begin
    \mem$2 [0] = 32'd0;
    \mem$2 [1] = 32'd0;
    \mem$2 [2] = 32'd0;
    \mem$2 [3] = 32'd0;
    \mem$2 [4] = 32'd0;
    \mem$2 [5] = 32'd0;
    \mem$2 [6] = 32'd0;
    \mem$2 [7] = 32'd0;
    \mem$2 [8] = 32'd0;
    \mem$2 [9] = 32'd0;
    \mem$2 [10] = 32'd0;
    \mem$2 [11] = 32'd0;
    \mem$2 [12] = 32'd0;
    \mem$2 [13] = 32'd0;
    \mem$2 [14] = 32'd0;
    \mem$2 [15] = 32'd0;
    \mem$2 [16] = 32'd0;
    \mem$2 [17] = 32'd0;
    \mem$2 [18] = 32'd0;
    \mem$2 [19] = 32'd0;
    \mem$2 [20] = 32'd0;
    \mem$2 [21] = 32'd0;
    \mem$2 [22] = 32'd0;
    \mem$2 [23] = 32'd0;
    \mem$2 [24] = 32'd0;
    \mem$2 [25] = 32'd0;
    \mem$2 [26] = 32'd0;
    \mem$2 [27] = 32'd0;
    \mem$2 [28] = 32'd0;
    \mem$2 [29] = 32'd0;
    \mem$2 [30] = 32'd0;
    \mem$2 [31] = 32'd0;
    \mem$2 [32] = 32'd0;
    \mem$2 [33] = 32'd0;
    \mem$2 [34] = 32'd0;
    \mem$2 [35] = 32'd0;
    \mem$2 [36] = 32'd0;
    \mem$2 [37] = 32'd0;
    \mem$2 [38] = 32'd0;
    \mem$2 [39] = 32'd0;
    \mem$2 [40] = 32'd0;
    \mem$2 [41] = 32'd0;
    \mem$2 [42] = 32'd0;
    \mem$2 [43] = 32'd0;
    \mem$2 [44] = 32'd0;
    \mem$2 [45] = 32'd0;
    \mem$2 [46] = 32'd0;
    \mem$2 [47] = 32'd0;
    \mem$2 [48] = 32'd0;
    \mem$2 [49] = 32'd0;
    \mem$2 [50] = 32'd0;
    \mem$2 [51] = 32'd0;
    \mem$2 [52] = 32'd0;
    \mem$2 [53] = 32'd0;
    \mem$2 [54] = 32'd0;
    \mem$2 [55] = 32'd0;
    \mem$2 [56] = 32'd0;
    \mem$2 [57] = 32'd0;
    \mem$2 [58] = 32'd0;
    \mem$2 [59] = 32'd0;
    \mem$2 [60] = 32'd0;
    \mem$2 [61] = 32'd0;
    \mem$2 [62] = 32'd0;
    \mem$2 [63] = 32'd0;
    \mem$2 [64] = 32'd0;
    \mem$2 [65] = 32'd0;
    \mem$2 [66] = 32'd0;
    \mem$2 [67] = 32'd0;
    \mem$2 [68] = 32'd0;
    \mem$2 [69] = 32'd0;
    \mem$2 [70] = 32'd0;
    \mem$2 [71] = 32'd0;
    \mem$2 [72] = 32'd0;
    \mem$2 [73] = 32'd0;
    \mem$2 [74] = 32'd0;
    \mem$2 [75] = 32'd0;
    \mem$2 [76] = 32'd0;
    \mem$2 [77] = 32'd0;
    \mem$2 [78] = 32'd0;
    \mem$2 [79] = 32'd0;
    \mem$2 [80] = 32'd0;
    \mem$2 [81] = 32'd0;
    \mem$2 [82] = 32'd0;
    \mem$2 [83] = 32'd0;
    \mem$2 [84] = 32'd0;
    \mem$2 [85] = 32'd0;
    \mem$2 [86] = 32'd0;
    \mem$2 [87] = 32'd0;
    \mem$2 [88] = 32'd0;
    \mem$2 [89] = 32'd0;
    \mem$2 [90] = 32'd0;
    \mem$2 [91] = 32'd0;
    \mem$2 [92] = 32'd0;
    \mem$2 [93] = 32'd0;
    \mem$2 [94] = 32'd0;
    \mem$2 [95] = 32'd0;
    \mem$2 [96] = 32'd0;
    \mem$2 [97] = 32'd0;
    \mem$2 [98] = 32'd0;
    \mem$2 [99] = 32'd0;
    \mem$2 [100] = 32'd0;
    \mem$2 [101] = 32'd0;
    \mem$2 [102] = 32'd0;
    \mem$2 [103] = 32'd0;
    \mem$2 [104] = 32'd0;
    \mem$2 [105] = 32'd0;
    \mem$2 [106] = 32'd0;
    \mem$2 [107] = 32'd0;
    \mem$2 [108] = 32'd0;
    \mem$2 [109] = 32'd0;
    \mem$2 [110] = 32'd0;
    \mem$2 [111] = 32'd0;
    \mem$2 [112] = 32'd0;
    \mem$2 [113] = 32'd0;
    \mem$2 [114] = 32'd0;
    \mem$2 [115] = 32'd0;
    \mem$2 [116] = 32'd0;
    \mem$2 [117] = 32'd0;
    \mem$2 [118] = 32'd0;
    \mem$2 [119] = 32'd0;
    \mem$2 [120] = 32'd0;
    \mem$2 [121] = 32'd0;
    \mem$2 [122] = 32'd0;
    \mem$2 [123] = 32'd0;
    \mem$2 [124] = 32'd0;
    \mem$2 [125] = 32'd0;
    \mem$2 [126] = 32'd0;
    \mem$2 [127] = 32'd0;
    \mem$2 [128] = 32'd0;
    \mem$2 [129] = 32'd0;
    \mem$2 [130] = 32'd0;
    \mem$2 [131] = 32'd0;
    \mem$2 [132] = 32'd0;
    \mem$2 [133] = 32'd0;
    \mem$2 [134] = 32'd0;
    \mem$2 [135] = 32'd0;
    \mem$2 [136] = 32'd0;
    \mem$2 [137] = 32'd0;
    \mem$2 [138] = 32'd0;
    \mem$2 [139] = 32'd0;
    \mem$2 [140] = 32'd0;
    \mem$2 [141] = 32'd0;
    \mem$2 [142] = 32'd0;
    \mem$2 [143] = 32'd0;
    \mem$2 [144] = 32'd0;
    \mem$2 [145] = 32'd0;
    \mem$2 [146] = 32'd0;
    \mem$2 [147] = 32'd0;
    \mem$2 [148] = 32'd0;
    \mem$2 [149] = 32'd0;
    \mem$2 [150] = 32'd0;
    \mem$2 [151] = 32'd0;
    \mem$2 [152] = 32'd0;
    \mem$2 [153] = 32'd0;
    \mem$2 [154] = 32'd0;
    \mem$2 [155] = 32'd0;
    \mem$2 [156] = 32'd0;
    \mem$2 [157] = 32'd0;
    \mem$2 [158] = 32'd0;
    \mem$2 [159] = 32'd0;
    \mem$2 [160] = 32'd0;
    \mem$2 [161] = 32'd0;
    \mem$2 [162] = 32'd0;
    \mem$2 [163] = 32'd0;
    \mem$2 [164] = 32'd0;
    \mem$2 [165] = 32'd0;
    \mem$2 [166] = 32'd0;
    \mem$2 [167] = 32'd0;
    \mem$2 [168] = 32'd0;
    \mem$2 [169] = 32'd0;
    \mem$2 [170] = 32'd0;
    \mem$2 [171] = 32'd0;
    \mem$2 [172] = 32'd0;
    \mem$2 [173] = 32'd0;
    \mem$2 [174] = 32'd0;
    \mem$2 [175] = 32'd0;
    \mem$2 [176] = 32'd0;
    \mem$2 [177] = 32'd0;
    \mem$2 [178] = 32'd0;
    \mem$2 [179] = 32'd0;
    \mem$2 [180] = 32'd0;
    \mem$2 [181] = 32'd0;
    \mem$2 [182] = 32'd0;
    \mem$2 [183] = 32'd0;
    \mem$2 [184] = 32'd0;
    \mem$2 [185] = 32'd0;
    \mem$2 [186] = 32'd0;
    \mem$2 [187] = 32'd0;
    \mem$2 [188] = 32'd0;
    \mem$2 [189] = 32'd0;
    \mem$2 [190] = 32'd0;
    \mem$2 [191] = 32'd0;
    \mem$2 [192] = 32'd0;
    \mem$2 [193] = 32'd0;
    \mem$2 [194] = 32'd0;
    \mem$2 [195] = 32'd0;
    \mem$2 [196] = 32'd0;
    \mem$2 [197] = 32'd0;
    \mem$2 [198] = 32'd0;
    \mem$2 [199] = 32'd0;
    \mem$2 [200] = 32'd0;
    \mem$2 [201] = 32'd0;
    \mem$2 [202] = 32'd0;
    \mem$2 [203] = 32'd0;
    \mem$2 [204] = 32'd0;
    \mem$2 [205] = 32'd0;
    \mem$2 [206] = 32'd0;
    \mem$2 [207] = 32'd0;
    \mem$2 [208] = 32'd0;
    \mem$2 [209] = 32'd0;
    \mem$2 [210] = 32'd0;
    \mem$2 [211] = 32'd0;
    \mem$2 [212] = 32'd0;
    \mem$2 [213] = 32'd0;
    \mem$2 [214] = 32'd0;
    \mem$2 [215] = 32'd0;
    \mem$2 [216] = 32'd0;
    \mem$2 [217] = 32'd0;
    \mem$2 [218] = 32'd0;
    \mem$2 [219] = 32'd0;
    \mem$2 [220] = 32'd0;
    \mem$2 [221] = 32'd0;
    \mem$2 [222] = 32'd0;
    \mem$2 [223] = 32'd0;
    \mem$2 [224] = 32'd0;
    \mem$2 [225] = 32'd0;
    \mem$2 [226] = 32'd0;
    \mem$2 [227] = 32'd0;
    \mem$2 [228] = 32'd0;
    \mem$2 [229] = 32'd0;
    \mem$2 [230] = 32'd0;
    \mem$2 [231] = 32'd0;
    \mem$2 [232] = 32'd0;
    \mem$2 [233] = 32'd0;
    \mem$2 [234] = 32'd0;
    \mem$2 [235] = 32'd0;
    \mem$2 [236] = 32'd0;
    \mem$2 [237] = 32'd0;
    \mem$2 [238] = 32'd0;
    \mem$2 [239] = 32'd0;
    \mem$2 [240] = 32'd0;
    \mem$2 [241] = 32'd0;
    \mem$2 [242] = 32'd0;
    \mem$2 [243] = 32'd0;
    \mem$2 [244] = 32'd0;
    \mem$2 [245] = 32'd0;
    \mem$2 [246] = 32'd0;
    \mem$2 [247] = 32'd0;
    \mem$2 [248] = 32'd0;
    \mem$2 [249] = 32'd0;
    \mem$2 [250] = 32'd0;
    \mem$2 [251] = 32'd0;
    \mem$2 [252] = 32'd0;
    \mem$2 [253] = 32'd0;
    \mem$2 [254] = 32'd0;
    \mem$2 [255] = 32'd0;
    \mem$2 [256] = 32'd0;
    \mem$2 [257] = 32'd0;
    \mem$2 [258] = 32'd0;
    \mem$2 [259] = 32'd0;
    \mem$2 [260] = 32'd0;
    \mem$2 [261] = 32'd0;
    \mem$2 [262] = 32'd0;
    \mem$2 [263] = 32'd0;
    \mem$2 [264] = 32'd0;
    \mem$2 [265] = 32'd0;
    \mem$2 [266] = 32'd0;
    \mem$2 [267] = 32'd0;
    \mem$2 [268] = 32'd0;
    \mem$2 [269] = 32'd0;
    \mem$2 [270] = 32'd0;
    \mem$2 [271] = 32'd0;
    \mem$2 [272] = 32'd0;
    \mem$2 [273] = 32'd0;
    \mem$2 [274] = 32'd0;
    \mem$2 [275] = 32'd0;
    \mem$2 [276] = 32'd0;
    \mem$2 [277] = 32'd0;
    \mem$2 [278] = 32'd0;
    \mem$2 [279] = 32'd0;
    \mem$2 [280] = 32'd0;
    \mem$2 [281] = 32'd0;
    \mem$2 [282] = 32'd0;
    \mem$2 [283] = 32'd0;
    \mem$2 [284] = 32'd0;
    \mem$2 [285] = 32'd0;
    \mem$2 [286] = 32'd0;
    \mem$2 [287] = 32'd0;
    \mem$2 [288] = 32'd0;
    \mem$2 [289] = 32'd0;
    \mem$2 [290] = 32'd0;
    \mem$2 [291] = 32'd0;
    \mem$2 [292] = 32'd0;
    \mem$2 [293] = 32'd0;
    \mem$2 [294] = 32'd0;
    \mem$2 [295] = 32'd0;
    \mem$2 [296] = 32'd0;
    \mem$2 [297] = 32'd0;
    \mem$2 [298] = 32'd0;
    \mem$2 [299] = 32'd0;
    \mem$2 [300] = 32'd0;
    \mem$2 [301] = 32'd0;
    \mem$2 [302] = 32'd0;
    \mem$2 [303] = 32'd0;
    \mem$2 [304] = 32'd0;
    \mem$2 [305] = 32'd0;
    \mem$2 [306] = 32'd0;
    \mem$2 [307] = 32'd0;
    \mem$2 [308] = 32'd0;
    \mem$2 [309] = 32'd0;
    \mem$2 [310] = 32'd0;
    \mem$2 [311] = 32'd0;
    \mem$2 [312] = 32'd0;
    \mem$2 [313] = 32'd0;
    \mem$2 [314] = 32'd0;
    \mem$2 [315] = 32'd0;
    \mem$2 [316] = 32'd0;
    \mem$2 [317] = 32'd0;
    \mem$2 [318] = 32'd0;
    \mem$2 [319] = 32'd0;
    \mem$2 [320] = 32'd0;
    \mem$2 [321] = 32'd0;
    \mem$2 [322] = 32'd0;
    \mem$2 [323] = 32'd0;
    \mem$2 [324] = 32'd0;
    \mem$2 [325] = 32'd0;
    \mem$2 [326] = 32'd0;
    \mem$2 [327] = 32'd0;
    \mem$2 [328] = 32'd0;
    \mem$2 [329] = 32'd0;
    \mem$2 [330] = 32'd0;
    \mem$2 [331] = 32'd0;
    \mem$2 [332] = 32'd0;
    \mem$2 [333] = 32'd0;
    \mem$2 [334] = 32'd0;
    \mem$2 [335] = 32'd0;
    \mem$2 [336] = 32'd0;
    \mem$2 [337] = 32'd0;
    \mem$2 [338] = 32'd0;
    \mem$2 [339] = 32'd0;
    \mem$2 [340] = 32'd0;
    \mem$2 [341] = 32'd0;
    \mem$2 [342] = 32'd0;
    \mem$2 [343] = 32'd0;
    \mem$2 [344] = 32'd0;
    \mem$2 [345] = 32'd0;
    \mem$2 [346] = 32'd0;
    \mem$2 [347] = 32'd0;
    \mem$2 [348] = 32'd0;
    \mem$2 [349] = 32'd0;
    \mem$2 [350] = 32'd0;
    \mem$2 [351] = 32'd0;
    \mem$2 [352] = 32'd0;
    \mem$2 [353] = 32'd0;
    \mem$2 [354] = 32'd0;
    \mem$2 [355] = 32'd0;
    \mem$2 [356] = 32'd0;
    \mem$2 [357] = 32'd0;
    \mem$2 [358] = 32'd0;
    \mem$2 [359] = 32'd0;
    \mem$2 [360] = 32'd0;
    \mem$2 [361] = 32'd0;
    \mem$2 [362] = 32'd0;
    \mem$2 [363] = 32'd0;
    \mem$2 [364] = 32'd0;
    \mem$2 [365] = 32'd0;
    \mem$2 [366] = 32'd0;
    \mem$2 [367] = 32'd0;
    \mem$2 [368] = 32'd0;
    \mem$2 [369] = 32'd0;
    \mem$2 [370] = 32'd0;
    \mem$2 [371] = 32'd0;
    \mem$2 [372] = 32'd0;
    \mem$2 [373] = 32'd0;
    \mem$2 [374] = 32'd0;
    \mem$2 [375] = 32'd0;
    \mem$2 [376] = 32'd0;
    \mem$2 [377] = 32'd0;
    \mem$2 [378] = 32'd0;
    \mem$2 [379] = 32'd0;
    \mem$2 [380] = 32'd0;
    \mem$2 [381] = 32'd0;
    \mem$2 [382] = 32'd0;
    \mem$2 [383] = 32'd0;
    \mem$2 [384] = 32'd0;
    \mem$2 [385] = 32'd0;
    \mem$2 [386] = 32'd0;
    \mem$2 [387] = 32'd0;
    \mem$2 [388] = 32'd0;
    \mem$2 [389] = 32'd0;
    \mem$2 [390] = 32'd0;
    \mem$2 [391] = 32'd0;
    \mem$2 [392] = 32'd0;
    \mem$2 [393] = 32'd0;
    \mem$2 [394] = 32'd0;
    \mem$2 [395] = 32'd0;
    \mem$2 [396] = 32'd0;
    \mem$2 [397] = 32'd0;
    \mem$2 [398] = 32'd0;
    \mem$2 [399] = 32'd0;
    \mem$2 [400] = 32'd0;
    \mem$2 [401] = 32'd0;
    \mem$2 [402] = 32'd0;
    \mem$2 [403] = 32'd0;
    \mem$2 [404] = 32'd0;
    \mem$2 [405] = 32'd0;
    \mem$2 [406] = 32'd0;
    \mem$2 [407] = 32'd0;
    \mem$2 [408] = 32'd0;
    \mem$2 [409] = 32'd0;
    \mem$2 [410] = 32'd0;
    \mem$2 [411] = 32'd0;
    \mem$2 [412] = 32'd0;
    \mem$2 [413] = 32'd0;
    \mem$2 [414] = 32'd0;
    \mem$2 [415] = 32'd0;
    \mem$2 [416] = 32'd0;
    \mem$2 [417] = 32'd0;
    \mem$2 [418] = 32'd0;
    \mem$2 [419] = 32'd0;
    \mem$2 [420] = 32'd0;
    \mem$2 [421] = 32'd0;
    \mem$2 [422] = 32'd0;
    \mem$2 [423] = 32'd0;
    \mem$2 [424] = 32'd0;
    \mem$2 [425] = 32'd0;
    \mem$2 [426] = 32'd0;
    \mem$2 [427] = 32'd0;
    \mem$2 [428] = 32'd0;
    \mem$2 [429] = 32'd0;
    \mem$2 [430] = 32'd0;
    \mem$2 [431] = 32'd0;
    \mem$2 [432] = 32'd0;
    \mem$2 [433] = 32'd0;
    \mem$2 [434] = 32'd0;
    \mem$2 [435] = 32'd0;
    \mem$2 [436] = 32'd0;
    \mem$2 [437] = 32'd0;
    \mem$2 [438] = 32'd0;
    \mem$2 [439] = 32'd0;
    \mem$2 [440] = 32'd0;
    \mem$2 [441] = 32'd0;
    \mem$2 [442] = 32'd0;
    \mem$2 [443] = 32'd0;
    \mem$2 [444] = 32'd0;
    \mem$2 [445] = 32'd0;
    \mem$2 [446] = 32'd0;
    \mem$2 [447] = 32'd0;
    \mem$2 [448] = 32'd0;
    \mem$2 [449] = 32'd0;
    \mem$2 [450] = 32'd0;
    \mem$2 [451] = 32'd0;
    \mem$2 [452] = 32'd0;
    \mem$2 [453] = 32'd0;
    \mem$2 [454] = 32'd0;
    \mem$2 [455] = 32'd0;
    \mem$2 [456] = 32'd0;
    \mem$2 [457] = 32'd0;
    \mem$2 [458] = 32'd0;
    \mem$2 [459] = 32'd0;
    \mem$2 [460] = 32'd0;
    \mem$2 [461] = 32'd0;
    \mem$2 [462] = 32'd0;
    \mem$2 [463] = 32'd0;
    \mem$2 [464] = 32'd0;
    \mem$2 [465] = 32'd0;
    \mem$2 [466] = 32'd0;
    \mem$2 [467] = 32'd0;
    \mem$2 [468] = 32'd0;
    \mem$2 [469] = 32'd0;
    \mem$2 [470] = 32'd0;
    \mem$2 [471] = 32'd0;
    \mem$2 [472] = 32'd0;
    \mem$2 [473] = 32'd0;
    \mem$2 [474] = 32'd0;
    \mem$2 [475] = 32'd0;
    \mem$2 [476] = 32'd0;
    \mem$2 [477] = 32'd0;
    \mem$2 [478] = 32'd0;
    \mem$2 [479] = 32'd0;
    \mem$2 [480] = 32'd0;
    \mem$2 [481] = 32'd0;
    \mem$2 [482] = 32'd0;
    \mem$2 [483] = 32'd0;
    \mem$2 [484] = 32'd0;
    \mem$2 [485] = 32'd0;
    \mem$2 [486] = 32'd0;
    \mem$2 [487] = 32'd0;
    \mem$2 [488] = 32'd0;
    \mem$2 [489] = 32'd0;
    \mem$2 [490] = 32'd0;
    \mem$2 [491] = 32'd0;
    \mem$2 [492] = 32'd0;
    \mem$2 [493] = 32'd0;
    \mem$2 [494] = 32'd0;
    \mem$2 [495] = 32'd0;
    \mem$2 [496] = 32'd0;
    \mem$2 [497] = 32'd0;
    \mem$2 [498] = 32'd0;
    \mem$2 [499] = 32'd0;
    \mem$2 [500] = 32'd0;
    \mem$2 [501] = 32'd0;
    \mem$2 [502] = 32'd0;
    \mem$2 [503] = 32'd0;
    \mem$2 [504] = 32'd0;
    \mem$2 [505] = 32'd0;
    \mem$2 [506] = 32'd0;
    \mem$2 [507] = 32'd0;
    \mem$2 [508] = 32'd0;
    \mem$2 [509] = 32'd0;
    \mem$2 [510] = 32'd0;
    \mem$2 [511] = 32'd0;
  end
  always @(posedge clk) begin
    if (\mem_w_en$7 )
      \mem$2 [\mem_w_addr$8 ] <= \mem_w_data$9 ;
  end
  reg [31:0] _3_;
  always @(posedge clk) begin
    if (\mem_r_en$4 ) begin
      _3_ <= \mem$2 [\mem_r_addr$5 ];
    end
  end
  assign \mem_r_data$6  = _3_;
  assign \$26  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:65" *) write_enable;
  assign \$28  = ! (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:72" *) write_addr[1:0];
  assign \$30  = write_enable & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:71" *) \$28 ;
  assign \$32  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:65" *) write_enable;
  assign \$34  = write_addr[1:0] == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:72" *) 1'h1;
  assign \$36  = write_enable & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:71" *) \$34 ;
  assign \$38  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:65" *) write_enable;
  assign \$40  = write_addr[1:0] == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:72" *) 2'h2;
  assign \$42  = write_enable & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:71" *) \$40 ;
  assign \$44  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:65" *) write_enable;
  assign \$46  = write_addr[1:0] == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:72" *) 2'h3;
  assign \$48  = write_enable & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/mem.py:71" *) \$46 ;
  assign read_data = { \mem_r_data$22 , \mem_r_data$14 , \mem_r_data$6 , mem_r_data };
  assign \mem_w_en$23  = \$48 ;
  assign \mem_w_data$25  = write_data;
  assign \mem_w_addr$24  = write_addr[10:2];
  assign \mem_r_en$20  = \$44 ;
  assign \mem_r_addr$21  = read_addr;
  assign \mem_w_en$15  = \$42 ;
  assign \mem_w_data$17  = write_data;
  assign \mem_w_addr$16  = write_addr[10:2];
  assign \mem_r_en$12  = \$38 ;
  assign \mem_r_addr$13  = read_addr;
  assign \mem_w_en$7  = \$36 ;
  assign \mem_w_data$9  = write_data;
  assign \mem_w_addr$8  = write_addr[10:2];
  assign \mem_r_en$4  = \$32 ;
  assign \mem_r_addr$5  = read_addr;
  assign mem_w_en = \$30 ;
  assign mem_w_data = write_data;
  assign mem_w_addr = write_addr[10:2];
  assign mem_r_en = \$26 ;
  assign mem_r_addr = read_addr;
endmodule

(* \nmigen.hierarchy  = "Cfu.op_store" *)
(* generator = "nMigen" *)
module op_store(write_data__multiplier, write_data__shift, write_enable, reset, read_data__bias, read_data__multiplier, read_data__shift, read_enable, rst, clk, write_data__bias);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:199" *)
  wire [6:0] \$11 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:199" *)
  wire [6:0] \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:189" *)
  wire [6:0] \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:189" *)
  wire [6:0] \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:191" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:196" *)
  wire [6:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:196" *)
  wire \$9 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:179" *)
  wire [5:0] memory_r_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:179" *)
  wire [51:0] memory_r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:179" *)
  wire memory_r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:178" *)
  wire [5:0] memory_w_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:178" *)
  wire [51:0] memory_w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:178" *)
  wire memory_w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:172" *)
  output [15:0] read_data__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:172" *)
  output [31:0] read_data__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:172" *)
  output [3:0] read_data__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:171" *)
  input read_enable;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:183" *)
  reg [5:0] read_index = 6'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:183" *)
  reg [5:0] \read_index$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:168" *)
  input reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:170" *)
  input [15:0] write_data__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:170" *)
  input [31:0] write_data__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:170" *)
  input [3:0] write_data__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:169" *)
  input write_enable;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:182" *)
  reg [5:0] write_index = 6'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:182" *)
  reg [5:0] \write_index$next ;
  reg [51:0] memory [63:0];
  initial begin
    memory[0] = 52'h0000000000000;
    memory[1] = 52'h0000000000000;
    memory[2] = 52'h0000000000000;
    memory[3] = 52'h0000000000000;
    memory[4] = 52'h0000000000000;
    memory[5] = 52'h0000000000000;
    memory[6] = 52'h0000000000000;
    memory[7] = 52'h0000000000000;
    memory[8] = 52'h0000000000000;
    memory[9] = 52'h0000000000000;
    memory[10] = 52'h0000000000000;
    memory[11] = 52'h0000000000000;
    memory[12] = 52'h0000000000000;
    memory[13] = 52'h0000000000000;
    memory[14] = 52'h0000000000000;
    memory[15] = 52'h0000000000000;
    memory[16] = 52'h0000000000000;
    memory[17] = 52'h0000000000000;
    memory[18] = 52'h0000000000000;
    memory[19] = 52'h0000000000000;
    memory[20] = 52'h0000000000000;
    memory[21] = 52'h0000000000000;
    memory[22] = 52'h0000000000000;
    memory[23] = 52'h0000000000000;
    memory[24] = 52'h0000000000000;
    memory[25] = 52'h0000000000000;
    memory[26] = 52'h0000000000000;
    memory[27] = 52'h0000000000000;
    memory[28] = 52'h0000000000000;
    memory[29] = 52'h0000000000000;
    memory[30] = 52'h0000000000000;
    memory[31] = 52'h0000000000000;
    memory[32] = 52'h0000000000000;
    memory[33] = 52'h0000000000000;
    memory[34] = 52'h0000000000000;
    memory[35] = 52'h0000000000000;
    memory[36] = 52'h0000000000000;
    memory[37] = 52'h0000000000000;
    memory[38] = 52'h0000000000000;
    memory[39] = 52'h0000000000000;
    memory[40] = 52'h0000000000000;
    memory[41] = 52'h0000000000000;
    memory[42] = 52'h0000000000000;
    memory[43] = 52'h0000000000000;
    memory[44] = 52'h0000000000000;
    memory[45] = 52'h0000000000000;
    memory[46] = 52'h0000000000000;
    memory[47] = 52'h0000000000000;
    memory[48] = 52'h0000000000000;
    memory[49] = 52'h0000000000000;
    memory[50] = 52'h0000000000000;
    memory[51] = 52'h0000000000000;
    memory[52] = 52'h0000000000000;
    memory[53] = 52'h0000000000000;
    memory[54] = 52'h0000000000000;
    memory[55] = 52'h0000000000000;
    memory[56] = 52'h0000000000000;
    memory[57] = 52'h0000000000000;
    memory[58] = 52'h0000000000000;
    memory[59] = 52'h0000000000000;
    memory[60] = 52'h0000000000000;
    memory[61] = 52'h0000000000000;
    memory[62] = 52'h0000000000000;
    memory[63] = 52'h0000000000000;
  end
  always @(posedge clk) begin
    if (memory_w_en)
      memory[memory_w_addr] <= memory_w_data;
  end
  reg [51:0] _0_;
  always @(posedge clk) begin
    if (memory_r_en) begin
      _0_ <= memory[memory_r_addr];
    end
  end
  assign memory_r_data = _0_;
  assign \$9  = read_index == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:196" *) \$7 ;
  assign \$12  = read_index + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:199" *) 1'h1;
  assign \$3  = write_index + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:189" *) 1'h1;
  assign \$5  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:191" *) write_enable;
  assign \$7  = write_index - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:196" *) 1'h1;
  always @(posedge clk)
    read_index <= \read_index$next ;
  always @(posedge clk)
    write_index <= \write_index$next ;
  always @* begin
    if (\initial ) begin end
    \write_index$next  = write_index;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:188" *)
    casez (write_enable)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:188" */
      1'h1:
          \write_index$next  = \$3 [5:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:201" *)
    casez (reset)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:201" */
      1'h1:
          \write_index$next  = 6'h00;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \write_index$next  = 6'h00;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \read_index$next  = read_index;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:195" *)
    casez (read_enable)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:195" */
      1'h1:
          (* full_case = 32'd1 *)
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:196" *)
          casez (\$9 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:196" */
            1'h1:
                \read_index$next  = 6'h00;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:198" */
            default:
                \read_index$next  = \$12 [5:0];
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:201" *)
    casez (reset)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:201" */
      1'h1:
          \read_index$next  = 6'h00;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \read_index$next  = 6'h00;
    endcase
  end
  assign \$2  = \$3 ;
  assign \$11  = \$12 ;
  assign { read_data__shift, read_data__multiplier, read_data__bias } = memory_r_data;
  assign memory_r_addr = read_index;
  assign memory_r_en = \$5 ;
  assign memory_w_data = { write_data__shift, write_data__multiplier, write_data__bias };
  assign memory_w_addr = write_index;
  assign memory_w_en = write_enable;
endmodule

(* \nmigen.hierarchy  = "Cfu.operands_buffer" *)
(* generator = "nMigen" *)
module operands_buffer(payload, ready, \valid$1 , \payload$2 , \ready$3 , output__valid, output__payload__inputs, output__payload__filters, output__ready, rst, clk, valid);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:153" *)
  wire \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:153" *)
  wire \$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *)
  wire \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *)
  wire \$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *)
  wire \$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$26 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *)
  wire \$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *)
  wire \$30 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$31 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *)
  wire \$34 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$36 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:153" *)
  wire \$38 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:140" *)
  wire [127:0] \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$40 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:153" *)
  wire \$42 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *)
  wire \$44 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *)
  wire \$46 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$47 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *)
  wire \$50 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$52 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *)
  wire \$54 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *)
  wire \$56 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$57 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:140" *)
  wire [127:0] \$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *)
  wire \$60 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$62 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:148" *)
  wire \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:146" *)
  wire [1:0] \$9 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:133" *)
  reg [127:0] buffered_filters = 128'h00000000000000000000000000000000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:133" *)
  reg [127:0] \buffered_filters$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:133" *)
  reg [127:0] buffered_inputs = 128'h00000000000000000000000000000000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:133" *)
  reg [127:0] \buffered_inputs$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:129" *)
  reg buffering_filters = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:129" *)
  reg \buffering_filters$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:129" *)
  reg buffering_inputs = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:129" *)
  reg \buffering_inputs$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:123" *)
  output [127:0] output__payload__filters;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:123" *)
  output [127:0] output__payload__inputs;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:123" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:123" *)
  output output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:122" *)
  input [127:0] payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:122" *)
  input [127:0] \payload$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:122" *)
  output ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:122" *)
  output \ready$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:124" *)
  wire reset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:122" *)
  input valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:122" *)
  input \valid$1 ;
  assign \$9  = { \valid$1 , valid } | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:146" *) { buffering_filters, buffering_inputs };
  assign \$8  = & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:148" *) \$9 ;
  assign \$12  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:153" *) buffering_inputs;
  assign \$14  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  assign \$16  = \$12  | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:153" *) \$14 ;
  assign \$18  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *) buffering_inputs;
  assign \$21  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  assign \$20  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *) \$21 ;
  assign \$24  = \$18  & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *) \$20 ;
  assign \$26  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  assign \$28  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *) buffering_inputs;
  assign \$31  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  assign \$30  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *) \$31 ;
  assign \$34  = \$28  & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *) \$30 ;
  assign \$36  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  assign \$38  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:153" *) buffering_filters;
  assign \$40  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  assign \$42  = \$38  | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:153" *) \$40 ;
  assign \$44  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *) buffering_filters;
  assign \$47  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  assign \$46  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *) \$47 ;
  assign \$4  = buffering_inputs ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:140" *) buffered_inputs : payload;
  assign \$50  = \$44  & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *) \$46 ;
  assign \$52  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  assign \$54  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *) buffering_filters;
  assign \$57  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  assign \$56  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *) \$57 ;
  assign \$60  = \$54  & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *) \$56 ;
  assign \$62  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  assign \$6  = buffering_filters ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:140" *) buffered_filters : \payload$2 ;
  always @(posedge clk)
    buffered_filters <= \buffered_filters$next ;
  always @(posedge clk)
    buffering_filters <= \buffering_filters$next ;
  always @(posedge clk)
    buffered_inputs <= \buffered_inputs$next ;
  always @(posedge clk)
    buffering_inputs <= \buffering_inputs$next ;
  always @* begin
    if (\initial ) begin end
    \buffering_inputs$next  = buffering_inputs;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:156" *)
    casez (valid)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:156" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *)
          casez (\$24 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" */
            1'h1:
                \buffering_inputs$next  = 1'h1;
          endcase
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:164" */
      default:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:165" *)
          casez (\$26 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:165" */
            1'h1:
                \buffering_inputs$next  = 1'h0;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:169" *)
    casez (reset)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:169" */
      1'h1:
          \buffering_inputs$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \buffering_inputs$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \buffered_inputs$next  = buffered_inputs;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:156" *)
    casez (valid)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:156" */
      1'h1:
        begin
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *)
          casez (\$34 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" */
            1'h1:
                \buffered_inputs$next  = payload;
          endcase
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:162" *)
          casez (\$36 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:162" */
            1'h1:
                \buffered_inputs$next  = payload;
          endcase
        end
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:169" *)
    casez (reset)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:169" */
      1'h1:
          \buffered_inputs$next  = 128'h00000000000000000000000000000000;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \buffered_inputs$next  = 128'h00000000000000000000000000000000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \buffering_filters$next  = buffering_filters;
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:156" *)
    casez (\valid$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:156" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *)
          casez (\$50 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" */
            1'h1:
                \buffering_filters$next  = 1'h1;
          endcase
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:164" */
      default:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:165" *)
          casez (\$52 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:165" */
            1'h1:
                \buffering_filters$next  = 1'h0;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:169" *)
    casez (reset)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:169" */
      1'h1:
          \buffering_filters$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \buffering_filters$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \buffered_filters$next  = buffered_filters;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:156" *)
    casez (\valid$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:156" */
      1'h1:
        begin
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" *)
          casez (\$60 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:158" */
            1'h1:
                \buffered_filters$next  = \payload$2 ;
          endcase
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:162" *)
          casez (\$62 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:162" */
            1'h1:
                \buffered_filters$next  = \payload$2 ;
          endcase
        end
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:169" *)
    casez (reset)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/buffer.py:169" */
      1'h1:
          \buffered_filters$next  = 128'h00000000000000000000000000000000;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \buffered_filters$next  = 128'h00000000000000000000000000000000;
    endcase
  end
  assign reset = 1'h0;
  assign \ready$3  = \$42 ;
  assign ready = \$16 ;
  assign output__valid = \$8 ;
  assign output__payload__filters = \$6 ;
  assign output__payload__inputs = \$4 ;
endmodule

(* \nmigen.hierarchy  = "Cfu.ping" *)
(* generator = "nMigen" *)
module ping(done, start, in0, in1, rst, clk, \output );
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:41" *)
  wire [32:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:41" *)
  wire [32:0] \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  output done;
  reg done = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  reg \done$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  input [31:0] in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:54" *)
  wire [31:0] in0s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  input [31:0] in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:55" *)
  wire [31:0] in1s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  output [31:0] \output ;
  reg [31:0] \output  = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  reg [31:0] \output$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  input start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:38" *)
  reg [31:0] stored_value = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:38" *)
  reg [31:0] \stored_value$next ;
  assign \$2  = in0 + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:41" *) in1;
  always @(posedge clk)
    done <= \done$next ;
  always @(posedge clk)
    \output  <= \output$next ;
  always @(posedge clk)
    stored_value <= \stored_value$next ;
  always @* begin
    if (\initial ) begin end
    \stored_value$next  = stored_value;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:39" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:39" */
      1'h1:
          \stored_value$next  = \$2 [31:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \stored_value$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \output$next  = \output ;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:39" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:39" */
      1'h1:
          \output$next  = stored_value;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:39" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:39" */
      1'h1:
          \done$next  = 1'h1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:45" */
      default:
          \done$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \done$next  = 1'h0;
    endcase
  end
  assign \$1  = \$2 ;
  assign in1s = in1;
  assign in0s = in0;
endmodule

(* \nmigen.hierarchy  = "Cfu.pp" *)
(* generator = "nMigen" *)
module pp(activation_min, activation_max, read_data__bias, read_data__multiplier, read_data__shift, read_enable, result__valid, result__payload, result__ready, \output , done, start, in0, in1, funct7, rst, clk, offset);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:403" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:403" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:368" *)
  input [7:0] activation_max;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:367" *)
  input [7:0] activation_min;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  output done;
  reg done = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  reg \done$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:49" *)
  wire [31:0] fifo_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:49" *)
  wire fifo_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:49" *)
  wire fifo_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:50" *)
  wire [31:0] fifo_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:50" *)
  wire fifo_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/fifo.py:50" *)
  wire fifo_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  input [6:0] funct7;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:37" *)
  wire [7:0] gearbox_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:37" *)
  wire gearbox_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:37" *)
  wire gearbox_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:38" *)
  wire [31:0] gearbox_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:38" *)
  wire gearbox_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/gearbox.py:38" *)
  wire gearbox_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  input [31:0] in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:54" *)
  wire [31:0] in0s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  input [31:0] in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:55" *)
  wire [31:0] in1s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:366" *)
  input [8:0] offset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:51" *)
  output [31:0] \output ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:299" *)
  wire [7:0] ppp_activation_max;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:298" *)
  wire [7:0] ppp_activation_min;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:295" *)
  reg [31:0] ppp_input__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:295" *)
  reg [31:0] \ppp_input__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:295" *)
  reg ppp_input__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:295" *)
  reg \ppp_input__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:297" *)
  wire [8:0] ppp_offset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:296" *)
  wire [7:0] ppp_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:296" *)
  wire ppp_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:296" *)
  wire ppp_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:300" *)
  wire [15:0] ppp_read_data__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:300" *)
  wire [31:0] ppp_read_data__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:300" *)
  wire [3:0] ppp_read_data__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:301" *)
  wire ppp_read_enable;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:369" *)
  input [15:0] read_data__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:369" *)
  input [31:0] read_data__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:369" *)
  input [3:0] read_data__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:370" *)
  output read_enable;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:371" *)
  output [31:0] result__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:371" *)
  input result__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:371" *)
  output result__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  input start;
  assign \$1  = funct7 == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:403" *) 2'h3;
  assign \$3  = funct7 == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:403" *) 2'h3;
  always @(posedge clk)
    done <= \done$next ;
  always @(posedge clk)
    ppp_input__payload <= \ppp_input__payload$next ;
  always @(posedge clk)
    ppp_input__valid <= \ppp_input__valid$next ;
  fifo fifo (
    .clk(clk),
    .input__payload(fifo_input__payload),
    .input__ready(fifo_input__ready),
    .input__valid(fifo_input__valid),
    .output__payload(fifo_output__payload),
    .output__ready(fifo_output__ready),
    .output__valid(fifo_output__valid),
    .rst(rst)
  );
  gearbox gearbox (
    .clk(clk),
    .input__payload(gearbox_input__payload),
    .input__ready(gearbox_input__ready),
    .input__valid(gearbox_input__valid),
    .output__payload(gearbox_output__payload),
    .output__ready(gearbox_output__ready),
    .output__valid(gearbox_output__valid),
    .rst(rst)
  );
  ppp ppp (
    .activation_max(ppp_activation_max),
    .activation_min(ppp_activation_min),
    .clk(clk),
    .input__payload(ppp_input__payload),
    .input__valid(ppp_input__valid),
    .offset(ppp_offset),
    .output__payload(ppp_output__payload),
    .output__ready(ppp_output__ready),
    .output__valid(ppp_output__valid),
    .read_data__bias(ppp_read_data__bias),
    .read_data__multiplier(ppp_read_data__multiplier),
    .read_data__shift(ppp_read_data__shift),
    .read_enable(ppp_read_enable),
    .rst(rst)
  );
  always @* begin
    if (\initial ) begin end
    \done$next  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:402" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:402" */
      1'h1:
          \done$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \done$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \ppp_input__valid$next  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:402" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:402" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:403" *)
          casez (\$1 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:403" */
            1'h1:
                \ppp_input__valid$next  = 1'h1;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ppp_input__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \ppp_input__payload$next  = ppp_input__payload;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:402" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:402" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:403" *)
          casez (\$3 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:403" */
            1'h1:
                \ppp_input__payload$next  = in0s;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \ppp_input__payload$next  = 32'd0;
    endcase
  end
  assign in1s = in1;
  assign in0s = in0;
  assign \output  = 32'd0;
  assign fifo_output__ready = result__ready;
  assign result__payload = fifo_output__payload;
  assign result__valid = fifo_output__valid;
  assign gearbox_output__ready = fifo_input__ready;
  assign fifo_input__payload = gearbox_output__payload;
  assign fifo_input__valid = gearbox_output__valid;
  assign gearbox_input__payload = ppp_output__payload;
  assign gearbox_input__valid = ppp_output__valid;
  assign read_enable = ppp_read_enable;
  assign { ppp_read_data__shift, ppp_read_data__multiplier, ppp_read_data__bias } = { read_data__shift, read_data__multiplier, read_data__bias };
  assign ppp_activation_max = activation_max;
  assign ppp_activation_min = activation_min;
  assign ppp_offset = offset;
  assign ppp_output__ready = gearbox_input__ready;
endmodule

(* \nmigen.hierarchy  = "Cfu.pp.ppp" *)
(* generator = "nMigen" *)
module ppp(clk, output__ready, offset, activation_min, activation_max, read_data__bias, read_data__multiplier, read_data__shift, read_enable, output__valid, output__payload, input__valid, input__payload, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:316" *)
  wire [32:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:316" *)
  wire [32:0] \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:297" *)
  wire [15:0] \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:299" *)
  input [7:0] activation_max;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:298" *)
  input [7:0] activation_min;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:295" *)
  input [31:0] input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:295" *)
  wire input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:295" *)
  input input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:297" *)
  input [8:0] offset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:296" *)
  output [7:0] output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:296" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:296" *)
  output output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire [31:0] rdbpot_input__payload__dividend;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire [3:0] rdbpot_input__payload__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire rdbpot_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire rdbpot_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire [31:0] rdbpot_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire rdbpot_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire rdbpot_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:300" *)
  input [15:0] read_data__bias;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:300" *)
  input [31:0] read_data__multiplier;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:300" *)
  input [3:0] read_data__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:258" *)
  reg [3:0] read_data__shift_delay_0 = 4'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:258" *)
  reg [3:0] \read_data__shift_delay_0$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:258" *)
  reg [3:0] read_data__shift_delay_1 = 4'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:258" *)
  reg [3:0] \read_data__shift_delay_1$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:258" *)
  reg [3:0] read_data__shift_delay_2 = 4'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:258" *)
  reg [3:0] \read_data__shift_delay_2$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:301" *)
  output read_enable;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire [15:0] sap_input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire sap_input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire sap_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:230" *)
  wire [7:0] sap_max;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:231" *)
  wire [7:0] sap_min;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:229" *)
  wire [15:0] sap_offset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire [7:0] sap_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire sap_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire sap_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire [31:0] srdhm_input__payload__a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire [31:0] srdhm_input__payload__b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire srdhm_input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire [31:0] srdhm_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire srdhm_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  wire srdhm_output__valid;
  assign \$2  = $signed(input__payload) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:316" *) $signed(read_data__bias);
  assign \$4  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:297" *) $signed(offset);
  always @(posedge clk)
    read_data__shift_delay_2 <= \read_data__shift_delay_2$next ;
  always @(posedge clk)
    read_data__shift_delay_1 <= \read_data__shift_delay_1$next ;
  always @(posedge clk)
    read_data__shift_delay_0 <= \read_data__shift_delay_0$next ;
  rdbpot rdbpot (
    .clk(clk),
    .input__payload__dividend(rdbpot_input__payload__dividend),
    .input__payload__shift(rdbpot_input__payload__shift),
    .input__ready(rdbpot_input__ready),
    .input__valid(rdbpot_input__valid),
    .output__payload(rdbpot_output__payload),
    .output__ready(rdbpot_output__ready),
    .output__valid(rdbpot_output__valid),
    .rst(rst)
  );
  sap sap (
    .clk(clk),
    .input__payload(sap_input__payload),
    .input__ready(sap_input__ready),
    .input__valid(sap_input__valid),
    .max(sap_max),
    .min(sap_min),
    .offset(sap_offset),
    .output__payload(sap_output__payload),
    .output__ready(sap_output__ready),
    .output__valid(sap_output__valid),
    .rst(rst)
  );
  srdhm srdhm (
    .clk(clk),
    .input__payload__a(srdhm_input__payload__a),
    .input__payload__b(srdhm_input__payload__b),
    .input__valid(srdhm_input__valid),
    .output__payload(srdhm_output__payload),
    .output__ready(srdhm_output__ready),
    .output__valid(srdhm_output__valid),
    .rst(rst)
  );
  always @* begin
    if (\initial ) begin end
    \read_data__shift_delay_0$next  = read_data__shift;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \read_data__shift_delay_0$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \read_data__shift_delay_1$next  = read_data__shift_delay_0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \read_data__shift_delay_1$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \read_data__shift_delay_2$next  = read_data__shift_delay_1;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \read_data__shift_delay_2$next  = 4'h0;
    endcase
  end
  assign \$1  = \$2 ;
  assign sap_output__ready = output__ready;
  assign output__payload = sap_output__payload;
  assign output__valid = sap_output__valid;
  assign sap_max = activation_max;
  assign sap_min = activation_min;
  assign sap_offset = \$4 ;
  assign rdbpot_output__ready = sap_input__ready;
  assign sap_input__payload = rdbpot_output__payload[15:0];
  assign sap_input__valid = rdbpot_output__valid;
  assign rdbpot_input__payload__shift = read_data__shift_delay_2;
  assign rdbpot_input__payload__dividend = srdhm_output__payload;
  assign rdbpot_input__valid = srdhm_output__valid;
  assign srdhm_output__ready = rdbpot_input__ready;
  assign read_enable = input__valid;
  assign srdhm_input__payload__b = read_data__multiplier;
  assign srdhm_input__payload__a = \$2 [31:0];
  assign srdhm_input__valid = input__valid;
  assign input__ready = 1'h1;
endmodule

(* \nmigen.hierarchy  = "Cfu.pp.ppp.rdbpot" *)
(* generator = "nMigen" *)
module rdbpot(clk, input__ready, input__valid, input__payload__dividend, input__payload__shift, output__valid, output__payload, output__ready, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:128" *)
  wire [31:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:131" *)
  wire [31:0] \$101 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:131" *)
  wire [31:0] \$103 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:131" *)
  wire [31:0] \$105 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:131" *)
  wire [31:0] \$107 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:132" *)
  wire [32:0] \$109 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:128" *)
  wire [31:0] \$11 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:132" *)
  wire [31:0] \$110 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:132" *)
  wire \$111 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:132" *)
  wire \$112 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:132" *)
  wire [32:0] \$116 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:128" *)
  wire [31:0] \$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:128" *)
  wire [31:0] \$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:128" *)
  wire [31:0] \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *)
  wire [31:0] \$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *)
  wire \$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *)
  wire \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *)
  wire [2:0] \$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *)
  wire [31:0] \$27 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *)
  wire \$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *)
  wire \$29 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:128" *)
  wire [31:0] \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *)
  wire [3:0] \$32 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *)
  wire [31:0] \$35 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *)
  wire \$36 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *)
  wire \$37 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *)
  wire [4:0] \$40 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *)
  wire [31:0] \$43 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *)
  wire \$44 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *)
  wire \$45 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *)
  wire [5:0] \$48 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:128" *)
  wire [31:0] \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *)
  wire [31:0] \$51 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *)
  wire \$52 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *)
  wire \$53 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *)
  wire [6:0] \$56 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *)
  wire [31:0] \$59 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *)
  wire \$60 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *)
  wire \$61 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *)
  wire [7:0] \$64 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *)
  wire [31:0] \$67 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *)
  wire \$68 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *)
  wire \$69 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:128" *)
  wire [31:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *)
  wire [8:0] \$72 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *)
  wire [31:0] \$75 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *)
  wire \$76 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *)
  wire \$77 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *)
  wire [9:0] \$80 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *)
  wire [31:0] \$83 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *)
  wire \$84 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *)
  wire \$85 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *)
  wire [10:0] \$88 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:128" *)
  wire [31:0] \$9 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:131" *)
  wire [31:0] \$91 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:131" *)
  wire [31:0] \$93 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:131" *)
  wire [31:0] \$95 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:131" *)
  wire [31:0] \$97 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:131" *)
  wire [31:0] \$99 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:113" *)
  reg [31:0] dividend = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:113" *)
  reg [31:0] \dividend$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input [31:0] input__payload__dividend;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input [3:0] input__payload__shift;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  output input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  output output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:122" *)
  reg [31:0] quotient;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:120" *)
  reg [31:0] remainder;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:119" *)
  reg [31:0] result = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:119" *)
  reg [31:0] \result$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:114" *)
  reg [3:0] shift = 4'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:114" *)
  reg [3:0] \shift$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:127" *)
  reg [2:0] sr = 3'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:127" *)
  reg [2:0] \sr$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:121" *)
  reg [31:0] threshold;
  assign \$9  = $signed(dividend) & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:128" *) $signed(32'd127);
  assign \$112  = $signed(remainder) > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:132" *) $signed(threshold);
  assign \$111  = \$112  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:132" *) 1'h1 : 1'h0;
  assign \$110  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:132" *) \$111 ;
  assign \$116  = $signed(quotient) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:132" *) $signed(\$110 );
  assign \$11  = $signed(dividend) & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:128" *) $signed(32'd255);
  assign \$13  = $signed(dividend) & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:128" *) $signed(32'd511);
  assign \$15  = $signed(dividend) & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:128" *) $signed(32'd1023);
  assign \$17  = $signed(dividend) & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:128" *) $signed(32'd2047);
  assign \$1  = $signed(dividend) & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:128" *) $signed(32'd7);
  assign \$21  = $signed(dividend) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *) $signed(32'd0);
  assign \$20  = \$21  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *) 1'h1 : 1'h0;
  assign \$24  = 2'h3 + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *) \$20 ;
  assign \$19  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *) \$24 ;
  assign \$29  = $signed(dividend) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *) $signed(32'd0);
  assign \$28  = \$29  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *) 1'h1 : 1'h0;
  assign \$32  = 3'h7 + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *) \$28 ;
  assign \$27  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *) \$32 ;
  assign \$37  = $signed(dividend) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *) $signed(32'd0);
  assign \$36  = \$37  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *) 1'h1 : 1'h0;
  assign \$3  = $signed(dividend) & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:128" *) $signed(32'd15);
  assign \$40  = 4'hf + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *) \$36 ;
  assign \$35  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *) \$40 ;
  assign \$45  = $signed(dividend) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *) $signed(32'd0);
  assign \$44  = \$45  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *) 1'h1 : 1'h0;
  assign \$48  = 5'h1f + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *) \$44 ;
  assign \$43  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *) \$48 ;
  assign \$53  = $signed(dividend) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *) $signed(32'd0);
  assign \$52  = \$53  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *) 1'h1 : 1'h0;
  assign \$56  = 6'h3f + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *) \$52 ;
  assign \$51  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *) \$56 ;
  assign \$5  = $signed(dividend) & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:128" *) $signed(32'd31);
  assign \$61  = $signed(dividend) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *) $signed(32'd0);
  assign \$60  = \$61  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *) 1'h1 : 1'h0;
  assign \$64  = 7'h7f + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *) \$60 ;
  assign \$59  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *) \$64 ;
  assign \$69  = $signed(dividend) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *) $signed(32'd0);
  assign \$68  = \$69  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *) 1'h1 : 1'h0;
  assign \$72  = 8'hff + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *) \$68 ;
  assign \$67  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *) \$72 ;
  assign \$77  = $signed(dividend) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *) $signed(32'd0);
  assign \$76  = \$77  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *) 1'h1 : 1'h0;
  assign \$7  = $signed(dividend) & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:128" *) $signed(32'd63);
  assign \$80  = 9'h1ff + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *) \$76 ;
  assign \$75  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *) \$80 ;
  assign \$85  = $signed(dividend) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *) $signed(32'd0);
  assign \$84  = \$85  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:130" *) 1'h1 : 1'h0;
  assign \$88  = 10'h3ff + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *) \$84 ;
  assign \$83  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:129" *) \$88 ;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    result <= \result$next ;
  always @(posedge clk)
    shift <= \shift$next ;
  always @(posedge clk)
    dividend <= \dividend$next ;
  always @(posedge clk)
    sr <= \sr$next ;
  always @* begin
    if (\initial ) begin end
    \sr$next  = { sr[1:0], input__valid };
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \sr$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \dividend$next  = input__payload__dividend;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \dividend$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \shift$next  = input__payload__shift;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \shift$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    remainder = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:124" *)
    casez (shift)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h3:
          remainder = \$1 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h4:
          remainder = \$3 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h5:
          remainder = \$5 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h6:
          remainder = \$7 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h7:
          remainder = \$9 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h8:
          remainder = \$11 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h9:
          remainder = \$13 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'ha:
          remainder = \$15 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'hb:
          remainder = \$17 ;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    threshold = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:124" *)
    casez (shift)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h3:
          threshold = \$19 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h4:
          threshold = \$27 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h5:
          threshold = \$35 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h6:
          threshold = \$43 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h7:
          threshold = \$51 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h8:
          threshold = \$59 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h9:
          threshold = \$67 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'ha:
          threshold = \$75 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'hb:
          threshold = \$83 ;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    quotient = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:124" *)
    casez (shift)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h3:
          quotient = \$91 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h4:
          quotient = \$93 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h5:
          quotient = \$95 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h6:
          quotient = \$97 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h7:
          quotient = \$99 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h8:
          quotient = \$101 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'h9:
          quotient = \$103 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'ha:
          quotient = \$105 ;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:126" */
      4'hb:
          quotient = \$107 ;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \result$next  = \$116 [31:0];
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \result$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \output__payload$next  = result;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
  assign \$109  = \$116 ;
  assign output__valid = sr[2];
  assign input__ready = output__ready;
  assign \$91  = { dividend[31], dividend[31], dividend[31], dividend[31:3] };
  assign \$95  = { dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31:5] };
  assign \$93  = { dividend[31], dividend[31], dividend[31], dividend[31], dividend[31:4] };
  assign \$97  = { dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31:6] };
  assign \$101  = { dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31:8] };
  assign \$105  = { dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31:10] };
  assign \$103  = { dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31:9] };
  assign \$107  = { dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31:11] };
  assign \$99  = { dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31], dividend[31:7] };
endmodule

(* \nmigen.hierarchy  = "Cfu.set.reg_01" *)
(* generator = "nMigen" *)
module reg_01(clk, output__valid, output__payload, output__ready, new_en, new_value, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  input new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  input [31:0] new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output output__valid;
  reg output__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg \output__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$1  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    output__valid <= \output__valid$next ;
  always @* begin
    if (\initial ) begin end
    \output__valid$next  = output__valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" */
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__valid$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \output__payload$next  = output__payload;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__payload$next  = new_value;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "Cfu.set.reg_02" *)
(* generator = "nMigen" *)
module reg_02(clk, output__valid, output__payload, output__ready, new_en, new_value, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  input new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  input [31:0] new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output output__valid;
  reg output__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg \output__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$1  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    output__valid <= \output__valid$next ;
  always @* begin
    if (\initial ) begin end
    \output__valid$next  = output__valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" */
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__valid$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \output__payload$next  = output__payload;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__payload$next  = new_value;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "Cfu.set.reg_03" *)
(* generator = "nMigen" *)
module reg_03(clk, output__valid, output__payload, output__ready, new_en, new_value, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  input new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  input [31:0] new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output output__valid;
  reg output__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg \output__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$1  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    output__valid <= \output__valid$next ;
  always @* begin
    if (\initial ) begin end
    \output__valid$next  = output__valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" */
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__valid$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \output__payload$next  = output__payload;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__payload$next  = new_value;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "Cfu.set.reg_04" *)
(* generator = "nMigen" *)
module reg_04(clk, output__valid, output__payload, output__ready, new_en, new_value, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  input new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  input [31:0] new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output output__valid;
  reg output__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg \output__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$1  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    output__valid <= \output__valid$next ;
  always @* begin
    if (\initial ) begin end
    \output__valid$next  = output__valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" */
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__valid$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \output__payload$next  = output__payload;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__payload$next  = new_value;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "Cfu.set.reg_05" *)
(* generator = "nMigen" *)
module reg_05(clk, output__valid, output__payload, output__ready, new_en, new_value, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  input new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  input [31:0] new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output output__valid;
  reg output__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg \output__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$1  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    output__valid <= \output__valid$next ;
  always @* begin
    if (\initial ) begin end
    \output__valid$next  = output__valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" */
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__valid$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \output__payload$next  = output__payload;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__payload$next  = new_value;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "Cfu.set.reg_06" *)
(* generator = "nMigen" *)
module reg_06(clk, output__valid, output__payload, output__ready, new_en, new_value, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  input new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  input [31:0] new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output output__valid;
  reg output__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg \output__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$1  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    output__valid <= \output__valid$next ;
  always @* begin
    if (\initial ) begin end
    \output__valid$next  = output__valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" */
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__valid$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \output__payload$next  = output__payload;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__payload$next  = new_value;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "Cfu.set.reg_07" *)
(* generator = "nMigen" *)
module reg_07(clk, output__valid, output__payload, output__ready, new_en, new_value, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  input new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  input [31:0] new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output output__valid;
  reg output__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg \output__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$1  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    output__valid <= \output__valid$next ;
  always @* begin
    if (\initial ) begin end
    \output__valid$next  = output__valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" */
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__valid$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \output__payload$next  = output__payload;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__payload$next  = new_value;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "Cfu.set.reg_08" *)
(* generator = "nMigen" *)
module reg_08(clk, output__valid, output__payload, output__ready, new_en, new_value, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  input new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  input [31:0] new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output output__valid;
  reg output__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg \output__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$1  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    output__valid <= \output__valid$next ;
  always @* begin
    if (\initial ) begin end
    \output__valid$next  = output__valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" */
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__valid$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \output__payload$next  = output__payload;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__payload$next  = new_value;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "Cfu.set.reg_1f" *)
(* generator = "nMigen" *)
module reg_1f(clk, output__valid, output__payload, output__ready, new_en, new_value, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  input new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  input [31:0] new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output output__valid;
  reg output__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg \output__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$1  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    output__valid <= \output__valid$next ;
  always @* begin
    if (\initial ) begin end
    \output__valid$next  = output__valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" */
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__valid$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \output__payload$next  = output__payload;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__payload$next  = new_value;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "Cfu.get.reg_30" *)
(* generator = "nMigen" *)
module reg_30(clk, input__valid, input__payload, input__ready, invalidate, valid, value, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:72" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:63" *)
  input [31:0] input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:63" *)
  output input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:63" *)
  input input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:64" *)
  input invalidate;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:65" *)
  output valid;
  reg valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:65" *)
  reg \valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:66" *)
  output [31:0] value;
  reg [31:0] value = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:66" *)
  reg [31:0] \value$next ;
  assign \$1  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:72" *) valid;
  assign \$3  = input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) input__ready;
  assign \$5  = input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) input__ready;
  always @(posedge clk)
    value <= \value$next ;
  always @(posedge clk)
    valid <= \valid$next ;
  always @* begin
    if (\initial ) begin end
    \valid$next  = valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:73" *)
    casez (invalidate)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:73" */
      1'h1:
          \valid$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:75" *)
    casez (\$3 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:75" */
      1'h1:
          \valid$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \value$next  = value;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:75" *)
    casez (\$5 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:75" */
      1'h1:
          \value$next  = input__payload;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \value$next  = 32'd0;
    endcase
  end
  assign input__ready = \$1 ;
endmodule

(* \nmigen.hierarchy  = "Cfu.set.reg_40" *)
(* generator = "nMigen" *)
module reg_40(clk, output__valid, output__payload, output__ready, new_en, new_value, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  input new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  input [31:0] new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output output__valid;
  reg output__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg \output__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$1  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    output__valid <= \output__valid$next ;
  always @* begin
    if (\initial ) begin end
    \output__valid$next  = output__valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" */
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__valid$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \output__payload$next  = output__payload;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__payload$next  = new_value;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "Cfu.set.reg_41" *)
(* generator = "nMigen" *)
module reg_41(clk, output__valid, output__payload, output__ready, new_en, new_value, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  input new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  input [31:0] new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output output__valid;
  reg output__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg \output__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$1  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    output__valid <= \output__valid$next ;
  always @* begin
    if (\initial ) begin end
    \output__valid$next  = output__valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" */
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__valid$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \output__payload$next  = output__payload;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__payload$next  = new_value;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "Cfu.set.reg_42" *)
(* generator = "nMigen" *)
module reg_42(clk, output__valid, output__payload, output__ready, new_en, new_value, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  input new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  input [31:0] new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output output__valid;
  reg output__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg \output__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$1  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    output__valid <= \output__valid$next ;
  always @* begin
    if (\initial ) begin end
    \output__valid$next  = output__valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" */
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__valid$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \output__payload$next  = output__payload;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__payload$next  = new_value;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "Cfu.set.reg_43" *)
(* generator = "nMigen" *)
module reg_43(clk, output__valid, output__payload, output__ready, new_en, new_value, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  input new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  input [31:0] new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output output__valid;
  reg output__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg \output__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$1  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    output__valid <= \output__valid$next ;
  always @* begin
    if (\initial ) begin end
    \output__valid$next  = output__valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" */
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__valid$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \output__payload$next  = output__payload;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__payload$next  = new_value;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "Cfu.get.reg_44" *)
(* generator = "nMigen" *)
module reg_44(clk, input__valid, input__payload, input__ready, invalidate, valid, value, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:72" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:63" *)
  input [31:0] input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:63" *)
  output input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:63" *)
  input input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:64" *)
  input invalidate;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:65" *)
  output valid;
  reg valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:65" *)
  reg \valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:66" *)
  output [31:0] value;
  reg [31:0] value = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:66" *)
  reg [31:0] \value$next ;
  assign \$1  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:72" *) valid;
  assign \$3  = input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) input__ready;
  assign \$5  = input__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) input__ready;
  always @(posedge clk)
    value <= \value$next ;
  always @(posedge clk)
    valid <= \valid$next ;
  always @* begin
    if (\initial ) begin end
    \valid$next  = valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:73" *)
    casez (invalidate)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:73" */
      1'h1:
          \valid$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:75" *)
    casez (\$3 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:75" */
      1'h1:
          \valid$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \value$next  = value;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:75" *)
    casez (\$5 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:75" */
      1'h1:
          \value$next  = input__payload;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \value$next  = 32'd0;
    endcase
  end
  assign input__ready = \$1 ;
endmodule

(* \nmigen.hierarchy  = "Cfu.set.reg_70" *)
(* generator = "nMigen" *)
module reg_70(clk, output__valid, output__payload, output__ready, new_en, new_value, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  input new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  input [31:0] new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  output output__valid;
  reg output__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  reg \output__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$1  = output__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) output__ready;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    output__valid <= \output__valid$next ;
  always @* begin
    if (\initial ) begin end
    \output__valid$next  = output__valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:53" */
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__valid$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__valid$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \output__payload$next  = output__payload;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" *)
    casez (new_en)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:56" */
      1'h1:
          \output__payload$next  = new_value;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
endmodule

(* \nmigen.hierarchy  = "Cfu.get.reg_70" *)
(* generator = "nMigen" *)
module \reg_70$1 (clk, input__valid, input__payload, input__ready, invalidate, valid, value, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:63" *)
  input [31:0] input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:63" *)
  output input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:63" *)
  input input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:64" *)
  input invalidate;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:65" *)
  output valid;
  reg valid = 1'h1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:65" *)
  reg \valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:66" *)
  output [31:0] value;
  reg [31:0] value = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:66" *)
  reg [31:0] \value$next ;
  always @(posedge clk)
    value <= \value$next ;
  always @(posedge clk)
    valid <= \valid$next ;
  always @* begin
    if (\initial ) begin end
    \valid$next  = valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:73" *)
    casez (invalidate)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:73" */
      1'h1:
          \valid$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:75" *)
    casez (\$1 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:75" */
      1'h1:
          \valid$next  = 1'h1;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \valid$next  = 1'h1;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \value$next  = value;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:75" *)
    casez (\$3 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/get.py:75" */
      1'h1:
          \value$next  = input__payload;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \value$next  = 32'd0;
    endcase
  end
  assign input__ready = 1'h1;
  assign \$1  = input__valid;
  assign \$3  = input__valid;
endmodule

(* \nmigen.hierarchy  = "Cfu.result_accumulator" *)
(* generator = "nMigen" *)
module result_accumulator(results__payload, results__ready, num_results__payload, num_results__valid, accumulated__valid, accumulated__payload, accumulated__ready, rst, clk, results__valid);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:99" *)
  wire \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:97" *)
  wire [32:0] \$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:97" *)
  wire [32:0] \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$23 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:99" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:100" *)
  wire [32:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:100" *)
  wire [32:0] \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:83" *)
  output [31:0] accumulated__payload;
  reg [31:0] accumulated__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:83" *)
  reg [31:0] \accumulated__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:83" *)
  input accumulated__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:83" *)
  output accumulated__valid;
  reg accumulated__valid = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:83" *)
  reg \accumulated__valid$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:87" *)
  reg [31:0] accumulator = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:87" *)
  reg [31:0] \accumulator$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:88" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:88" *)
  reg [1:0] \fsm_state$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:81" *)
  input [31:0] num_results__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:81" *)
  reg num_results__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:81" *)
  input num_results__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:82" *)
  input [31:0] results__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:82" *)
  output results__ready;
  reg results__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:82" *)
  input results__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:86" *)
  reg [31:0] results_counter = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:86" *)
  reg [31:0] \results_counter$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  assign \$10  = num_results__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) num_results__ready;
  assign \$12  = results__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) results__ready;
  assign \$14  = results_counter > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:99" *) 1'h1;
  assign \$16  = accumulated__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) accumulated__ready;
  assign \$18  = results__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) results__ready;
  assign \$1  = num_results__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) num_results__ready;
  assign \$21  = $signed(accumulator) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:97" *) $signed(results__payload);
  assign \$23  = accumulated__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) accumulated__ready;
  assign \$3  = results__valid & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/stream.py:98" *) results__ready;
  assign \$5  = results_counter > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:99" *) 1'h1;
  assign \$8  = results_counter - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:100" *) 1'h1;
  always @(posedge clk)
    accumulated__valid <= \accumulated__valid$next ;
  always @(posedge clk)
    accumulated__payload <= \accumulated__payload$next ;
  always @(posedge clk)
    accumulator <= \accumulator$next ;
  always @(posedge clk)
    fsm_state <= \fsm_state$next ;
  always @(posedge clk)
    results_counter <= \results_counter$next ;
  always @* begin
    if (\initial ) begin end
    num_results__ready = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:88" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "IDLE/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:89" */
      2'h0:
          num_results__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \results_counter$next  = results_counter;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:88" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "IDLE/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:89" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:91" *)
          casez (\$1 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:91" */
            1'h1:
                \results_counter$next  = num_results__payload;
          endcase
      /* \nmigen.decoding  = "ACCUMULATING/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:94" */
      2'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:96" *)
          casez (\$3 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:96" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:99" *)
                casez (\$5 )
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:99" */
                  1'h1:
                      \results_counter$next  = \$8 [31:0];
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:101" */
                  default:
                      \results_counter$next  = 32'd0;
                endcase
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \results_counter$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \fsm_state$next  = fsm_state;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:88" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "IDLE/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:89" */
      2'h0:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:91" *)
          casez (\$10 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:91" */
            1'h1:
                \fsm_state$next  = 2'h1;
          endcase
      /* \nmigen.decoding  = "ACCUMULATING/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:94" */
      2'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:96" *)
          casez (\$12 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:96" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:99" *)
                casez (\$14 )
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:99" */
                  1'h1:
                      /* empty */;
                  /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:101" */
                  default:
                      \fsm_state$next  = 2'h2;
                endcase
          endcase
      /* \nmigen.decoding  = "DONE/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:104" */
      2'h2:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:108" *)
          casez (\$16 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:108" */
            1'h1:
                \fsm_state$next  = 2'h0;
          endcase
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \fsm_state$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    results__ready = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:88" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "IDLE/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:89" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "ACCUMULATING/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:94" */
      2'h1:
          results__ready = 1'h1;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \accumulator$next  = accumulator;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:88" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "IDLE/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:89" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "ACCUMULATING/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:94" */
      2'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:96" *)
          casez (\$18 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:96" */
            1'h1:
                \accumulator$next  = \$21 [31:0];
          endcase
      /* \nmigen.decoding  = "DONE/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:104" */
      2'h2:
          \accumulator$next  = 32'd0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \accumulator$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \accumulated__payload$next  = accumulated__payload;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:88" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "IDLE/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:89" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "ACCUMULATING/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:94" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "DONE/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:104" */
      2'h2:
          \accumulated__payload$next  = accumulator;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \accumulated__payload$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \accumulated__valid$next  = accumulated__valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:88" *)
    casez (fsm_state)
      /* \nmigen.decoding  = "IDLE/0" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:89" */
      2'h0:
          /* empty */;
      /* \nmigen.decoding  = "ACCUMULATING/1" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:94" */
      2'h1:
          /* empty */;
      /* \nmigen.decoding  = "DONE/2" */
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:104" */
      2'h2:
        begin
          \accumulated__valid$next  = 1'h1;
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:108" *)
          casez (\$23 )
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/hps_cfu.py:108" */
            1'h1:
                \accumulated__valid$next  = 1'h0;
          endcase
        end
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \accumulated__valid$next  = 1'h0;
    endcase
  end
  assign \$7  = \$8 ;
  assign \$20  = \$21 ;
endmodule

(* \nmigen.hierarchy  = "Cfu.pp.ppp.sap" *)
(* generator = "nMigen" *)
module sap(clk, input__valid, input__payload, input__ready, offset, min, max, output__valid, output__payload, output__ready, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:236" *)
  wire [31:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:236" *)
  wire [16:0] \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:237" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:239" *)
  wire \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input [15:0] input__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  output input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:230" *)
  input [7:0] max;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:231" *)
  input [7:0] min;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:229" *)
  input [15:0] offset;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  output [7:0] output__payload;
  reg [7:0] output__payload = 8'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  reg [7:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  output output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:127" *)
  reg sr = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:127" *)
  reg \sr$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:235" *)
  wire [31:0] with_offset;
  assign \$2  = $signed(input__payload) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:236" *) $signed(offset);
  assign \$1  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:236" *) $signed(\$2 );
  assign \$5  = $signed(with_offset) > (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:237" *) $signed(max);
  assign \$7  = $signed(with_offset) < (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:239" *) $signed(min);
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    sr <= \sr$next ;
  always @* begin
    if (\initial ) begin end
    \sr$next  = input__valid;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \sr$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:237" *)
    casez ({ \$7 , \$5  })
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:237" */
      2'b?1:
          \output__payload$next  = max;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:239" */
      2'b1?:
          \output__payload$next  = min;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:241" */
      default:
          \output__payload$next  = with_offset[7:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 8'h00;
    endcase
  end
  assign with_offset = \$1 ;
  assign output__valid = sr;
  assign input__ready = output__ready;
endmodule

(* \nmigen.hierarchy  = "Cfu.set" *)
(* generator = "nMigen" *)
module set(payload, ready, \valid$1 , \payload$2 , \ready$3 , \valid$4 , \payload$5 , \ready$6 , \valid$7 , \payload$8 , \ready$9 , \valid$10 , \payload$11 , \ready$12 , \$signal , \payload$13 , \valid$14 , \ready$15 , \$signal$16 , \$signal$17 , \$signal$18 
, \$signal$19 , \$signal$20 , \$signal$21 , \$signal$22 , \$signal$23 , done, start, in0, in1, funct7, rst, clk, valid);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  output [31:0] \$signal ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  output [31:0] \$signal$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  output [31:0] \$signal$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  output [31:0] \$signal$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:103" *)
  output \$signal$19 ;
  reg \$signal$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:103" *)
  output \$signal$20 ;
  reg \$signal$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  output [31:0] \$signal$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  output [31:0] \$signal$22 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  output [31:0] \$signal$23 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  wire [31:0] \$signal$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:103" *)
  reg \$signal$25 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  wire [31:0] \$signal$26 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:103" *)
  reg \$signal$27 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:103" *)
  reg \$signal$31 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  wire [31:0] \$signal$32 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:103" *)
  reg \$signal$33 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  wire [31:0] \$signal$34 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:103" *)
  reg \$signal$35 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:103" *)
  reg \$signal$39 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:103" *)
  reg \$signal$43 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:103" *)
  reg \$signal$47 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  wire [31:0] \$signal$48 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:103" *)
  reg \$signal$49 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  wire [31:0] \$signal$50 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:103" *)
  reg \$signal$51 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:102" *)
  wire [31:0] \$signal$55 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:103" *)
  reg \$signal$59 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:103" *)
  reg \$signal$63 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  output done;
  reg done = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:53" *)
  reg \done$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:50" *)
  input [6:0] funct7;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:48" *)
  input [31:0] in0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:54" *)
  wire [31:0] in0s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:49" *)
  input [31:0] in1;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:55" *)
  wire [31:0] in1s;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  output [31:0] payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  output [31:0] \payload$11 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  output [31:0] \payload$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  output [31:0] \payload$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire [31:0] \payload$29 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire [31:0] \payload$37 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire [31:0] \payload$41 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire [31:0] \payload$45 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  output [31:0] \payload$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire [31:0] \payload$53 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire [31:0] \payload$57 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire [31:0] \payload$61 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire [31:0] \payload$65 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  output [31:0] \payload$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  input ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  input \ready$12 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  input \ready$15 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  input \ready$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \ready$30 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \ready$38 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \ready$42 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \ready$46 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \ready$54 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \ready$58 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  input \ready$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \ready$62 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \ready$66 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  input \ready$9 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  reg reg_01_new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  reg [31:0] reg_01_new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire [31:0] reg_01_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_01_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_01_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  reg reg_02_new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  reg [31:0] reg_02_new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire [31:0] reg_02_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_02_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_02_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  reg reg_03_new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  reg [31:0] reg_03_new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire [31:0] reg_03_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_03_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_03_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  reg reg_04_new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  reg [31:0] reg_04_new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire [31:0] reg_04_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_04_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_04_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  reg reg_05_new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  reg [31:0] reg_05_new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire [31:0] reg_05_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_05_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_05_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  reg reg_06_new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  reg [31:0] reg_06_new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire [31:0] reg_06_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_06_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_06_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  reg reg_07_new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  reg [31:0] reg_07_new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire [31:0] reg_07_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_07_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_07_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  reg reg_08_new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  reg [31:0] reg_08_new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire [31:0] reg_08_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_08_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_08_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  reg reg_1f_new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  reg [31:0] reg_1f_new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire [31:0] reg_1f_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_1f_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_1f_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  reg reg_40_new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  reg [31:0] reg_40_new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire [31:0] reg_40_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_40_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_40_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  reg reg_41_new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  reg [31:0] reg_41_new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire [31:0] reg_41_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_41_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_41_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  reg reg_42_new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  reg [31:0] reg_42_new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire [31:0] reg_42_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_42_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_42_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  reg reg_43_new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  reg [31:0] reg_43_new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire [31:0] reg_43_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_43_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_43_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:49" *)
  reg reg_70_new_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:50" *)
  reg [31:0] reg_70_new_value;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire [31:0] reg_70_output__payload;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_70_output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:47" *)
  wire reg_70_output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/python/nmigen_cfu/cfu.py:52" *)
  input start;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  output valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  output \valid$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  output \valid$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  output \valid$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \valid$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \valid$36 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  output \valid$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \valid$40 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \valid$44 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \valid$52 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \valid$56 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \valid$60 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  wire \valid$64 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:100" *)
  output \valid$7 ;
  always @(posedge clk)
    done <= \done$next ;
  reg_01 reg_01 (
    .clk(clk),
    .new_en(reg_01_new_en),
    .new_value(reg_01_new_value),
    .output__payload(reg_01_output__payload),
    .output__ready(reg_01_output__ready),
    .output__valid(reg_01_output__valid),
    .rst(rst)
  );
  reg_02 reg_02 (
    .clk(clk),
    .new_en(reg_02_new_en),
    .new_value(reg_02_new_value),
    .output__payload(reg_02_output__payload),
    .output__ready(reg_02_output__ready),
    .output__valid(reg_02_output__valid),
    .rst(rst)
  );
  reg_03 reg_03 (
    .clk(clk),
    .new_en(reg_03_new_en),
    .new_value(reg_03_new_value),
    .output__payload(reg_03_output__payload),
    .output__ready(1'h0),
    .output__valid(reg_03_output__valid),
    .rst(rst)
  );
  reg_04 reg_04 (
    .clk(clk),
    .new_en(reg_04_new_en),
    .new_value(reg_04_new_value),
    .output__payload(reg_04_output__payload),
    .output__ready(reg_04_output__ready),
    .output__valid(reg_04_output__valid),
    .rst(rst)
  );
  reg_05 reg_05 (
    .clk(clk),
    .new_en(reg_05_new_en),
    .new_value(reg_05_new_value),
    .output__payload(reg_05_output__payload),
    .output__ready(reg_05_output__ready),
    .output__valid(reg_05_output__valid),
    .rst(rst)
  );
  reg_06 reg_06 (
    .clk(clk),
    .new_en(reg_06_new_en),
    .new_value(reg_06_new_value),
    .output__payload(reg_06_output__payload),
    .output__ready(1'h0),
    .output__valid(reg_06_output__valid),
    .rst(rst)
  );
  reg_07 reg_07 (
    .clk(clk),
    .new_en(reg_07_new_en),
    .new_value(reg_07_new_value),
    .output__payload(reg_07_output__payload),
    .output__ready(1'h0),
    .output__valid(reg_07_output__valid),
    .rst(rst)
  );
  reg_08 reg_08 (
    .clk(clk),
    .new_en(reg_08_new_en),
    .new_value(reg_08_new_value),
    .output__payload(reg_08_output__payload),
    .output__ready(1'h0),
    .output__valid(reg_08_output__valid),
    .rst(rst)
  );
  reg_1f reg_1f (
    .clk(clk),
    .new_en(reg_1f_new_en),
    .new_value(reg_1f_new_value),
    .output__payload(reg_1f_output__payload),
    .output__ready(reg_1f_output__ready),
    .output__valid(reg_1f_output__valid),
    .rst(rst)
  );
  reg_40 reg_40 (
    .clk(clk),
    .new_en(reg_40_new_en),
    .new_value(reg_40_new_value),
    .output__payload(reg_40_output__payload),
    .output__ready(1'h0),
    .output__valid(reg_40_output__valid),
    .rst(rst)
  );
  reg_41 reg_41 (
    .clk(clk),
    .new_en(reg_41_new_en),
    .new_value(reg_41_new_value),
    .output__payload(reg_41_output__payload),
    .output__ready(1'h0),
    .output__valid(reg_41_output__valid),
    .rst(rst)
  );
  reg_42 reg_42 (
    .clk(clk),
    .new_en(reg_42_new_en),
    .new_value(reg_42_new_value),
    .output__payload(reg_42_output__payload),
    .output__ready(1'h0),
    .output__valid(reg_42_output__valid),
    .rst(rst)
  );
  reg_43 reg_43 (
    .clk(clk),
    .new_en(reg_43_new_en),
    .new_value(reg_43_new_value),
    .output__payload(reg_43_output__payload),
    .output__ready(1'h0),
    .output__valid(reg_43_output__valid),
    .rst(rst)
  );
  reg_70 reg_70 (
    .clk(clk),
    .new_en(reg_70_new_en),
    .new_value(reg_70_new_value),
    .output__payload(reg_70_output__payload),
    .output__ready(reg_70_output__ready),
    .output__valid(reg_70_output__valid),
    .rst(rst)
  );
  always @* begin
    if (\initial ) begin end
    \$signal$31  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                \$signal$31  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \$signal$33  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                \$signal$33  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \$signal$35  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                \$signal$35  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \$signal$39  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                \$signal$39  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \$signal$43  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                \$signal$43  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \$signal$47  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                \$signal$47  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \$signal$25  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                \$signal$25  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \$signal$49  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h1f:
                \$signal$49  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \$signal$51  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h1f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h70:
                \$signal$51  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \$signal$20  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h1f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h70:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h40:
                \$signal$20  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \$signal$59  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h1f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h70:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h40:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h41:
                \$signal$59  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \$signal$63  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h1f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h70:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h40:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h41:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h42:
                \$signal$63  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \$signal$19  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h1f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h70:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h40:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h41:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h42:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h43:
                \$signal$19  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    (* full_case = 32'd1 *)
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          \done$next  = 1'h1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:122" */
      default:
          \done$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \done$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_01_new_en = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                reg_01_new_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_01_new_value = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                reg_01_new_value = in0;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_02_new_en = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                reg_02_new_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_02_new_value = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                reg_02_new_value = in0;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_03_new_en = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                reg_03_new_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_03_new_value = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                reg_03_new_value = in0;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_04_new_en = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                reg_04_new_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_04_new_value = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                reg_04_new_value = in0;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_05_new_en = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                reg_05_new_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_05_new_value = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                reg_05_new_value = in0;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_06_new_en = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                reg_06_new_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_06_new_value = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                reg_06_new_value = in0;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_07_new_en = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                reg_07_new_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_07_new_value = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                reg_07_new_value = in0;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_08_new_en = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                reg_08_new_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_08_new_value = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                reg_08_new_value = in0;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_1f_new_en = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h1f:
                reg_1f_new_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_1f_new_value = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h1f:
                reg_1f_new_value = in0;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_70_new_en = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h1f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h70:
                reg_70_new_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \$signal$27  = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                \$signal$27  = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_70_new_value = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h1f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h70:
                reg_70_new_value = in0;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_40_new_en = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h1f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h70:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h40:
                reg_40_new_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_40_new_value = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h1f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h70:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h40:
                reg_40_new_value = in0;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_41_new_en = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h1f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h70:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h40:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h41:
                reg_41_new_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_41_new_value = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h1f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h70:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h40:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h41:
                reg_41_new_value = in0;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_42_new_en = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h1f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h70:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h40:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h41:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h42:
                reg_42_new_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_42_new_value = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h1f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h70:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h40:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h41:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h42:
                reg_42_new_value = in0;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_43_new_en = 1'h0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h1f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h70:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h40:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h41:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h42:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h43:
                reg_43_new_en = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\initial ) begin end
    reg_43_new_value = 32'd0;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" *)
    casez (start)
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:113" */
      1'h1:
          (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:116" *)
          casez (funct7)
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h01:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h02:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h03:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h04:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h05:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h06:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h07:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h08:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h1f:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h70:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h40:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h41:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h42:
                /* empty */;
            /* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/set.py:118" */
            7'h43:
                reg_43_new_value = in0;
          endcase
    endcase
  end
  assign \ready$30  = 1'h0;
  assign \ready$38  = 1'h0;
  assign \ready$42  = 1'h0;
  assign \ready$46  = 1'h0;
  assign \ready$54  = 1'h0;
  assign \ready$58  = 1'h0;
  assign \ready$62  = 1'h0;
  assign \ready$66  = 1'h0;
  assign in1s = in1;
  assign in0s = in0;
  assign \$signal$18  = reg_43_output__payload;
  assign reg_43_output__ready = 1'h0;
  assign \payload$65  = reg_43_output__payload;
  assign \valid$64  = reg_43_output__valid;
  assign \$signal$17  = reg_42_output__payload;
  assign reg_42_output__ready = 1'h0;
  assign \payload$61  = reg_42_output__payload;
  assign \valid$60  = reg_42_output__valid;
  assign \$signal$16  = reg_41_output__payload;
  assign reg_41_output__ready = 1'h0;
  assign \payload$57  = reg_41_output__payload;
  assign \valid$56  = reg_41_output__valid;
  assign \$signal$55  = reg_40_output__payload;
  assign reg_40_output__ready = 1'h0;
  assign \payload$53  = reg_40_output__payload;
  assign \valid$52  = reg_40_output__valid;
  assign \$signal$50  = reg_70_output__payload;
  assign reg_70_output__ready = ready;
  assign payload = reg_70_output__payload;
  assign valid = reg_70_output__valid;
  assign \$signal$48  = reg_1f_output__payload;
  assign reg_1f_output__ready = \ready$15 ;
  assign \payload$13  = reg_1f_output__payload;
  assign \valid$14  = reg_1f_output__valid;
  assign \$signal$23  = reg_08_output__payload;
  assign reg_08_output__ready = 1'h0;
  assign \payload$45  = reg_08_output__payload;
  assign \valid$44  = reg_08_output__valid;
  assign \$signal$22  = reg_07_output__payload;
  assign reg_07_output__ready = 1'h0;
  assign \payload$41  = reg_07_output__payload;
  assign \valid$40  = reg_07_output__valid;
  assign \$signal$21  = reg_06_output__payload;
  assign reg_06_output__ready = 1'h0;
  assign \payload$37  = reg_06_output__payload;
  assign \valid$36  = reg_06_output__valid;
  assign \$signal$34  = reg_05_output__payload;
  assign reg_05_output__ready = \ready$6 ;
  assign \payload$5  = reg_05_output__payload;
  assign \valid$4  = reg_05_output__valid;
  assign \$signal$32  = reg_04_output__payload;
  assign reg_04_output__ready = \ready$12 ;
  assign \payload$11  = reg_04_output__payload;
  assign \valid$10  = reg_04_output__valid;
  assign \$signal  = reg_03_output__payload;
  assign reg_03_output__ready = 1'h0;
  assign \payload$29  = reg_03_output__payload;
  assign \valid$28  = reg_03_output__valid;
  assign \$signal$26  = reg_02_output__payload;
  assign reg_02_output__ready = \ready$3 ;
  assign \payload$2  = reg_02_output__payload;
  assign \valid$1  = reg_02_output__valid;
  assign \$signal$24  = reg_01_output__payload;
  assign reg_01_output__ready = \ready$9 ;
  assign \payload$8  = reg_01_output__payload;
  assign \valid$7  = reg_01_output__valid;
endmodule

(* \nmigen.hierarchy  = "Cfu.pp.ppp.srdhm" *)
(* generator = "nMigen" *)
module srdhm(clk, input__valid, input__payload__a, input__payload__b, output__ready, output__valid, output__payload, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:69" *)
  wire [32:0] \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:75" *)
  wire [63:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:75" *)
  wire [63:0] \$11 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:78" *)
  wire \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:79" *)
  wire [63:0] \$16 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:79" *)
  wire [62:0] \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:79" *)
  wire [30:0] \$18 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire [32:0] \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:79" *)
  wire [63:0] \$21 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:82" *)
  wire [32:0] \$23 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:80" *)
  wire [32:0] \$24 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:82" *)
  wire [32:0] \$26 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:82" *)
  wire [32:0] \$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:69" *)
  wire [32:0] \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:69" *)
  wire [32:0] \$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:69" *)
  wire \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:80" *)
  wire [31:0] high_bits;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input [31:0] input__payload__a;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input [31:0] input__payload__b;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  wire input__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *)
  input input__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  output [31:0] output__payload;
  reg [31:0] output__payload = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  reg [31:0] \output__payload$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  input output__ready;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:49" *)
  output output__valid;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:67" *)
  reg [31:0] reg_a = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:67" *)
  reg [31:0] \reg_a$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:74" *)
  reg [62:0] reg_ab = 63'h0000000000000000;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:74" *)
  reg [62:0] \reg_ab$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:68" *)
  reg [31:0] reg_b = 32'd0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:68" *)
  reg [31:0] \reg_b$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:127" *)
  reg [2:0] sr = 3'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:127" *)
  reg [1:0] \sr$13  = 2'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:127" *)
  reg [1:0] \sr$13$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:127" *)
  reg [2:0] \sr$next ;
  assign \$11  = $signed(reg_a) * (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:75" *) $signed(reg_b);
  assign \$14  = $signed(input__payload__a) >= (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:78" *) $signed(32'd0);
  assign \$18  = \sr$13 [1] ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:79" *) 31'h40000000 : 31'h3fffffff;
  assign \$17  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:79" *) \$18 ;
  assign \$21  = $signed(reg_ab) + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:79" *) $signed(\$17 );
  assign \$24  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:80" *) $signed(high_bits);
  assign \$26  = - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:82" *) $signed(high_bits);
  assign \$28  = \sr$13 [1] ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:82" *) \$24  : \$26 ;
  assign \$2  = + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/stream/actor.py:48" *) $signed(input__payload__a);
  assign \$4  = - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:69" *) $signed(input__payload__a);
  assign \$7  = $signed(input__payload__a) >= (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:69" *) $signed(32'd0);
  assign \$6  = \$7  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/proj/hps_accel/gateware/gen1/post_process.py:69" *) \$2  : \$4 ;
  always @(posedge clk)
    output__payload <= \output__payload$next ;
  always @(posedge clk)
    \sr$13  <= \sr$13$next ;
  always @(posedge clk)
    reg_ab <= \reg_ab$next ;
  always @(posedge clk)
    reg_b <= \reg_b$next ;
  always @(posedge clk)
    reg_a <= \reg_a$next ;
  always @(posedge clk)
    sr <= \sr$next ;
  always @* begin
    if (\initial ) begin end
    \sr$next  = { sr[1:0], input__valid };
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \sr$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \reg_a$next  = \$6 [31:0];
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \reg_a$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \reg_b$next  = input__payload__b;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \reg_b$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \reg_ab$next  = \$11 [62:0];
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \reg_ab$next  = 63'h0000000000000000;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \sr$13$next  = { \sr$13 [0], \$14  };
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \sr$13$next  = 2'h0;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \output__payload$next  = \$28 [31:0];
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \output__payload$next  = 32'd0;
    endcase
  end
  assign \$1  = \$6 ;
  assign \$10  = \$11 ;
  assign \$16  = \$21 ;
  assign \$23  = \$28 ;
  assign high_bits = \$21 [62:31];
  assign output__valid = sr[2];
  assign input__ready = output__ready;
endmodule

(* \nmigen.hierarchy  = "Cfu.pp.fifo.wrapped.unbuffered" *)
(* generator = "nMigen" *)
module unbuffered(clk, w_data, w_en, w_rdy, r_data, r_en, r_rdy, level, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *)
  wire [6:0] \$10 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *)
  wire [6:0] \$11 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *)
  wire [6:0] \$13 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *)
  wire \$14 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:139" *)
  wire \$17 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *)
  wire [6:0] \$19 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:133" *)
  wire \$2 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *)
  wire [6:0] \$20 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *)
  wire [6:0] \$22 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *)
  wire \$23 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:140" *)
  wire \$26 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:166" *)
  wire \$28 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:139" *)
  wire \$29 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:166" *)
  wire \$32 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:167" *)
  wire [6:0] \$34 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:167" *)
  wire [6:0] \$35 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:139" *)
  wire \$37 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:168" *)
  wire \$39 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:134" *)
  wire \$4 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:140" *)
  wire \$40 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:168" *)
  wire \$43 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:169" *)
  wire [6:0] \$45 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:169" *)
  wire [6:0] \$46 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:152" *)
  wire \$6 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:140" *)
  wire \$8 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:147" *)
  reg [5:0] consume = 6'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:147" *)
  reg [5:0] \consume$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:121" *)
  output [5:0] level;
  reg [5:0] level = 6'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:121" *)
  reg [5:0] \level$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:146" *)
  reg [5:0] produce = 6'h00;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:146" *)
  reg [5:0] \produce$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:83" *)
  output [31:0] r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:85" *)
  input r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:86" *)
  wire [5:0] r_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:84" *)
  output r_rdy;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:144" *)
  wire [5:0] storage_r_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:144" *)
  wire [31:0] storage_r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:144" *)
  wire storage_r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:143" *)
  wire [5:0] storage_w_addr;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:143" *)
  wire [31:0] storage_w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:143" *)
  wire storage_w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:78" *)
  input [31:0] w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:80" *)
  input w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:81" *)
  wire [5:0] w_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:79" *)
  output w_rdy;
  reg [31:0] storage [62:0];
  initial begin
    storage[0] = 32'd0;
    storage[1] = 32'd0;
    storage[2] = 32'd0;
    storage[3] = 32'd0;
    storage[4] = 32'd0;
    storage[5] = 32'd0;
    storage[6] = 32'd0;
    storage[7] = 32'd0;
    storage[8] = 32'd0;
    storage[9] = 32'd0;
    storage[10] = 32'd0;
    storage[11] = 32'd0;
    storage[12] = 32'd0;
    storage[13] = 32'd0;
    storage[14] = 32'd0;
    storage[15] = 32'd0;
    storage[16] = 32'd0;
    storage[17] = 32'd0;
    storage[18] = 32'd0;
    storage[19] = 32'd0;
    storage[20] = 32'd0;
    storage[21] = 32'd0;
    storage[22] = 32'd0;
    storage[23] = 32'd0;
    storage[24] = 32'd0;
    storage[25] = 32'd0;
    storage[26] = 32'd0;
    storage[27] = 32'd0;
    storage[28] = 32'd0;
    storage[29] = 32'd0;
    storage[30] = 32'd0;
    storage[31] = 32'd0;
    storage[32] = 32'd0;
    storage[33] = 32'd0;
    storage[34] = 32'd0;
    storage[35] = 32'd0;
    storage[36] = 32'd0;
    storage[37] = 32'd0;
    storage[38] = 32'd0;
    storage[39] = 32'd0;
    storage[40] = 32'd0;
    storage[41] = 32'd0;
    storage[42] = 32'd0;
    storage[43] = 32'd0;
    storage[44] = 32'd0;
    storage[45] = 32'd0;
    storage[46] = 32'd0;
    storage[47] = 32'd0;
    storage[48] = 32'd0;
    storage[49] = 32'd0;
    storage[50] = 32'd0;
    storage[51] = 32'd0;
    storage[52] = 32'd0;
    storage[53] = 32'd0;
    storage[54] = 32'd0;
    storage[55] = 32'd0;
    storage[56] = 32'd0;
    storage[57] = 32'd0;
    storage[58] = 32'd0;
    storage[59] = 32'd0;
    storage[60] = 32'd0;
    storage[61] = 32'd0;
    storage[62] = 32'd0;
  end
  always @(posedge clk) begin
    if (storage_w_en)
      storage[storage_w_addr] <= storage_w_data;
  end
  reg [31:0] _0_;
  always @(posedge clk) begin
    if (storage_r_en) begin
      _0_ <= storage[storage_r_addr];
    end
  end
  assign storage_r_data = _0_;
  assign \$11  = produce + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *) 1'h1;
  assign \$14  = produce == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *) 6'h3e;
  assign \$13  = \$14  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *) 7'h00 : \$11 ;
  assign \$17  = r_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:139" *) r_en;
  assign \$20  = consume + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *) 1'h1;
  assign \$23  = consume == (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *) 6'h3e;
  assign \$22  = \$23  ? (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:93" *) 7'h00 : \$20 ;
  assign \$26  = w_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:140" *) w_en;
  assign \$2  = level != (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:133" *) 6'h3f;
  assign \$29  = r_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:139" *) r_en;
  assign \$28  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:166" *) \$29 ;
  assign \$32  = \$26  & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:166" *) \$28 ;
  assign \$35  = level + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:167" *) 1'h1;
  assign \$37  = r_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:139" *) r_en;
  assign \$40  = w_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:140" *) w_en;
  assign \$39  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:168" *) \$40 ;
  assign \$43  = \$37  & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:168" *) \$39 ;
  assign \$46  = level - (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:169" *) 1'h1;
  assign \$4  = | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:134" *) level;
  assign \$6  = w_en & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:152" *) w_rdy;
  assign \$8  = w_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:140" *) w_en;
  always @(posedge clk)
    level <= \level$next ;
  always @(posedge clk)
    consume <= \consume$next ;
  always @(posedge clk)
    produce <= \produce$next ;
  always @* begin
    if (\initial ) begin end
    \consume$next  = consume;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:163" *)
    casez (\$17 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:163" */
      1'h1:
          \consume$next  = \$22 [5:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \consume$next  = 6'h00;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \level$next  = level;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:166" *)
    casez (\$32 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:166" */
      1'h1:
          \level$next  = \$35 [5:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:168" *)
    casez (\$43 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:168" */
      1'h1:
          \level$next  = \$46 [5:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \level$next  = 6'h00;
    endcase
  end
  always @* begin
    if (\initial ) begin end
    \produce$next  = produce;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:154" *)
    casez (\$8 )
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:154" */
      1'h1:
          \produce$next  = \$13 [5:0];
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \produce$next  = 6'h00;
    endcase
  end
  assign \$10  = \$13 ;
  assign \$19  = \$22 ;
  assign \$34  = \$35 ;
  assign \$45  = \$46 ;
  assign storage_r_en = r_en;
  assign r_data = storage_r_data;
  assign storage_r_addr = consume;
  assign storage_w_en = \$6 ;
  assign storage_w_data = w_data;
  assign storage_w_addr = produce;
  assign r_level = level;
  assign w_level = level;
  assign r_rdy = \$4 ;
  assign w_rdy = \$2 ;
endmodule

(* \nmigen.hierarchy  = "Cfu.pp.fifo.wrapped" *)
(* generator = "nMigen" *)
module wrapped(clk, w_en, w_data, w_rdy, r_rdy, r_data, r_en, rst);
  reg \initial  = 0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:249" *)
  wire \$1 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:249" *)
  wire \$3 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:249" *)
  wire \$5 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:257" *)
  wire [6:0] \$7 ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input clk;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:225" *)
  wire [6:0] level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:83" *)
  output [31:0] r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:85" *)
  input r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:86" *)
  wire [6:0] r_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:84" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:84" *)
  reg \r_rdy$next ;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/ir.py:524" *)
  input rst;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:121" *)
  wire [5:0] unbuffered_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:83" *)
  wire [31:0] unbuffered_r_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:85" *)
  wire unbuffered_r_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:84" *)
  wire unbuffered_r_rdy;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:78" *)
  wire [31:0] unbuffered_w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:80" *)
  wire unbuffered_w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:79" *)
  wire unbuffered_w_rdy;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:78" *)
  input [31:0] w_data;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:80" *)
  input w_en;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:81" *)
  wire [6:0] w_level;
  (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:79" *)
  output w_rdy;
  assign \$1  = ~ (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:249" *) r_rdy;
  assign \$3  = \$1  | (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:249" *) r_en;
  assign \$5  = unbuffered_r_rdy & (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:249" *) \$3 ;
  assign \$7  = unbuffered_level + (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:257" *) r_rdy;
  always @(posedge clk)
    r_rdy <= \r_rdy$next ;
  unbuffered unbuffered (
    .clk(clk),
    .level(unbuffered_level),
    .r_data(unbuffered_r_data),
    .r_en(unbuffered_r_en),
    .r_rdy(unbuffered_r_rdy),
    .rst(rst),
    .w_data(unbuffered_w_data),
    .w_en(unbuffered_w_en),
    .w_rdy(unbuffered_w_rdy)
  );
  always @* begin
    if (\initial ) begin end
    \r_rdy$next  = r_rdy;
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:251" *)
    casez ({ r_en, unbuffered_r_en })
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:251" */
      2'b?1:
          \r_rdy$next  = 1'h1;
      /* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/lib/fifo.py:253" */
      2'b1?:
          \r_rdy$next  = 1'h0;
    endcase
    (* src = "/media/tim/GIT/tcal-x/CFU-Playground/third_party/python/nmigen/nmigen/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \r_rdy$next  = 1'h0;
    endcase
  end
  assign r_level = level;
  assign w_level = level;
  assign level = \$7 ;
  assign unbuffered_r_en = \$5 ;
  assign r_data = unbuffered_r_data;
  assign w_rdy = unbuffered_w_rdy;
  assign unbuffered_w_en = w_en;
  assign unbuffered_w_data = w_data;
endmodule
