$date
	Wed Oct 26 17:31:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module combi_circuit $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#2
1!
1$
#4
0$
1#
#6
1$
#8
0!
0$
0#
1"
#10
1!
1$
#12
0$
1#
#14
1$
#16
