# Documentation: `docs/third_party/xnnpack_src_defs.bzl_docs.md`

## File Metadata

- **Path**: `docs/third_party/xnnpack_src_defs.bzl_docs.md`
- **Size**: 52,398 bytes (51.17 KB)
- **Type**: Markdown Documentation
- **Extension**: `.md`

## File Purpose

This file is part of the **documentation**.

## Original Source

```markdown
# Documentation: `third_party/xnnpack_src_defs.bzl`

## File Metadata

- **Path**: `third_party/xnnpack_src_defs.bzl`
- **Size**: 90,959 bytes (88.83 KB)
- **Type**: Source File (.bzl)
- **Extension**: `.bzl`

## File Purpose

This is a source file (.bzl) that is part of the PyTorch project.

## Original Source

```
"""
Auto-generated by generate-wrappers.py script. Do not modify
"""

XNNPACK_SRCS = [
    "XNNPACK/src/configs/argmaxpool-config.c",
    "XNNPACK/src/configs/avgpool-config.c",
    "XNNPACK/src/configs/binary-elementwise-config.c",
    "XNNPACK/src/configs/cmul-config.c",
    "XNNPACK/src/configs/conv-hwc2chw-config.c",
    "XNNPACK/src/configs/dwconv-config.c",
    "XNNPACK/src/configs/dwconv2d-chw-config.c",
    "XNNPACK/src/configs/experiments-config.c",
    "XNNPACK/src/configs/gemm-config.c",
    "XNNPACK/src/configs/ibilinear-chw-config.c",
    "XNNPACK/src/configs/ibilinear-config.c",
    "XNNPACK/src/configs/lut32norm-config.c",
    "XNNPACK/src/configs/maxpool-config.c",
    "XNNPACK/src/configs/pavgpool-config.c",
    "XNNPACK/src/configs/pack-lh-config.c",
    "XNNPACK/src/configs/raddstoreexpminusmax-config.c",
    "XNNPACK/src/configs/reduce-config.c",
    "XNNPACK/src/configs/rmax-config.c",
    "XNNPACK/src/configs/spmm-config.c",
    "XNNPACK/src/configs/transpose-config.c",
    "XNNPACK/src/configs/unary-elementwise-config.c",
    "XNNPACK/src/configs/unpool-config.c",
    "XNNPACK/src/configs/vmulcaddc-config.c",
    "XNNPACK/src/configs/xx-fill-config.c",
    "XNNPACK/src/configs/xx-pad-config.c",
    "XNNPACK/src/configs/x8-lut-config.c",
    "XNNPACK/src/configs/zip-config.c",
    "XNNPACK/src/init.c",
    "XNNPACK/src/params.c",
]

PROD_SSE_MICROKERNEL_SRCS = [
    "XNNPACK/src/f32-avgpool/f32-avgpool-9p8x-minmax-sse-c4.c",
    "XNNPACK/src/f32-avgpool/f32-avgpool-9x-minmax-sse-c4.c",
    "XNNPACK/src/f32-conv-hwc2chw/f32-conv-hwc2chw-3x3s2p1c3x4-sse-2x2.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-3p8c-minmax-sse.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-4p8c-minmax-sse.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-8f8m9l16c4s4r-minmax-sse.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-9p8c-minmax-sse.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-25p8c-minmax-sse.c",
    "XNNPACK/src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-sse-2x4-acc2.c",
    "XNNPACK/src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-sse-1x4-acc3.c",
    "XNNPACK/src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-sse-4x4.c",
    "XNNPACK/src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-sse-2x4.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-1x8-minmax-sse-load1.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-4x2c4-minmax-sse.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-4x8-minmax-sse-load1.c",
    "XNNPACK/src/f32-ibilinear-chw/gen/f32-ibilinear-chw-sse-p8.c",
    "XNNPACK/src/f32-ibilinear/gen/f32-ibilinear-sse-c8.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-1x8-minmax-sse-load1.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-4x2c4-minmax-sse.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-4x8-minmax-sse-load1.c",
    "XNNPACK/src/f32-maxpool/f32-maxpool-9p8x-minmax-sse-c4.c",
    "XNNPACK/src/f32-pavgpool/f32-pavgpool-9p8x-minmax-sse-c4.c",
    "XNNPACK/src/f32-pavgpool/f32-pavgpool-9x-minmax-sse-c4.c",
    "XNNPACK/src/f32-rdsum/gen/f32-rdsum-7p7x-minmax-sse-c16.c",
    "XNNPACK/src/f32-rminmax/gen/f32-rmax-sse-u16-acc4.c",
    "XNNPACK/src/f32-rminmax/gen/f32-rminmax-sse-u16-acc4.c",
    "XNNPACK/src/f32-rsum/gen/f32-rsum-sse-u16-acc4.c",
    "XNNPACK/src/f32-spmm/gen/f32-spmm-32x1-minmax-sse.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vadd-sse-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vaddc-sse-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vdiv-sse-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vdivc-sse-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmax-sse-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmaxc-sse-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmin-sse-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vminc-sse-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmul-sse-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmulc-sse-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vrdivc-sse-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vrsubc-sse-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vsqrdiff-sse-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vsqrdiffc-sse-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vsub-sse-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vsubc-sse-u8.c",
    "XNNPACK/src/f32-vclamp/gen/f32-vclamp-sse-u8.c",
    "XNNPACK/src/f32-vcmul/gen/f32-vcmul-sse-u8.c",
    "XNNPACK/src/f32-vhswish/gen/f32-vhswish-sse-u8.c",
    "XNNPACK/src/f32-vlrelu/gen/f32-vlrelu-sse-u8.c",
    "XNNPACK/src/f32-vmulcaddc/gen/f32-vmulcaddc-c4-minmax-sse-2x.c",
    "XNNPACK/src/f32-vrsqrt/gen/f32-vrsqrt-sse-rsqrt-u8.c",
    "XNNPACK/src/f32-vsqrt/gen/f32-vsqrt-sse-rsqrt-u12.c",
    "XNNPACK/src/x32-transposec/x32-transposec-4x4-sse.c",
]

PROD_AVX512VNNI_MICROKERNEL_SRCS = [
    "XNNPACK/src/qd8-f32-qb4w-gemm/gen/qd8-f32-qb4w-gemm-1x16c8-minmax-avx512vnni-prfm.c",
    "XNNPACK/src/qd8-f32-qb4w-gemm/gen/qd8-f32-qb4w-gemm-8x16c8-minmax-avx512vnni-prfm.c",
    "XNNPACK/src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-1x16c8-minmax-avx512vnni-prfm.c",
    "XNNPACK/src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-8x16c8-minmax-avx512vnni-prfm.c",
    "XNNPACK/src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-1x16c8-minmax-avx512vnni-prfm.c",
    "XNNPACK/src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-10x16c8-minmax-avx512vnni-prfm.c",
    "XNNPACK/src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-1x16c8-minmax-avx512vnni-prfm.c",
    "XNNPACK/src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-10x16c8-minmax-avx512vnni-prfm.c",
    "XNNPACK/src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x16c8-minmax-fp32-avx512vnni-prfm.c",
    "XNNPACK/src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-7x16c8-minmax-fp32-avx512vnni-prfm.c",
    "XNNPACK/src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x16c8-minmax-avx512vnni-prfm.c",
    "XNNPACK/src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-7x16c8-minmax-avx512vnni-prfm.c",
    "XNNPACK/src/qs8-rsum/gen/qs8-rsum-avx512vnni-u128-acc2.c",
]

PROD_RVV_MICROKERNEL_SRCS = [
    "XNNPACK/src/f32-argmaxpool/f32-argmaxpool-4x-rvv-u1v.c",
    "XNNPACK/src/f32-argmaxpool/f32-argmaxpool-9p8x-rvv-u1v.c",
    "XNNPACK/src/f32-argmaxpool/f32-argmaxpool-9x-rvv-u1v.c",
    "XNNPACK/src/f32-avgpool/gen/f32-avgpool-9p8x-minmax-rvv-c2v.c",
    "XNNPACK/src/f32-avgpool/gen/f32-avgpool-9x-minmax-rvv-c2v.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-1x4v-minmax-rvv.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-7x4v-minmax-rvv.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-1x4v-minmax-rvv.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-7x4v-minmax-rvv.c",
    "XNNPACK/src/f32-maxpool/gen/f32-maxpool-9p8x-minmax-rvv-c2v.c",
    "XNNPACK/src/f32-pavgpool/f32-pavgpool-9p8x-minmax-rvv-c1v.c",
    "XNNPACK/src/f32-pavgpool/f32-pavgpool-9x-minmax-rvv-c1v.c",
    "XNNPACK/src/f32-qs8-vcvt/gen/f32-qs8-vcvt-rvv-u2v.c",
    "XNNPACK/src/f32-qu8-vcvt/gen/f32-qu8-vcvt-rvv-u2v.c",
    "XNNPACK/src/f32-raddstoreexpminusmax/gen/f32-raddstoreexpminusmax-rvv-rr2-p6-u4v.c",
    "XNNPACK/src/f32-rdsum/gen/f32-rdsum-7p7x-minmax-rvv-u4v.c",
    "XNNPACK/src/f32-rminmax/gen/f32-rmax-rvv-u8v.c",
    "XNNPACK/src/f32-rminmax/gen/f32-rminmax-rvv-u8v.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vadd-rvv-u8v.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vaddc-rvv-u8v.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vdiv-rvv-u8v.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vdivc-rvv-u8v.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmax-rvv-u8v.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmaxc-rvv-u8v.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmin-rvv-u8v.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vminc-rvv-u8v.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmul-rvv-u8v.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmulc-rvv-u8v.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vrdivc-rvv-u8v.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vrsubc-rvv-u8v.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vsqrdiff-rvv-u8v.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vsqrdiffc-rvv-u8v.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vsub-rvv-u8v.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vsubc-rvv-u8v.c",
    "XNNPACK/src/f32-vcmul/gen/f32-vcmul-rvv-u2v.c",
    "XNNPACK/src/f32-vlrelu/gen/f32-vlrelu-rvv-u4v.c",
    "XNNPACK/src/f32-vrelu/gen/f32-vrelu-rvv-u4v.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndd-rvv-u4v.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndne-rvv-u4v.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndu-rvv-u4v.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndz-rvv-u4v.c",
    "XNNPACK/src/f32-vrsqrt/gen/f32-vrsqrt-rvv-rsqrt-u4v.c",
    "XNNPACK/src/qs8-f32-vcvt/gen/qs8-f32-vcvt-rvv-u2v.c",
    "XNNPACK/src/qs8-vlrelu/gen/qs8-vlrelu-rvv-u2v.c",
    "XNNPACK/src/qs8-vmul/gen/qs8-vmul-minmax-f32-rvv-u2v.c",
    "XNNPACK/src/qs8-vmulc/gen/qs8-vmulc-minmax-f32-rvv-u2v.c",
    "XNNPACK/src/qu8-f32-vcvt/gen/qu8-f32-vcvt-rvv-u2v.c",
    "XNNPACK/src/qu8-vlrelu/gen/qu8-vlrelu-rvv-u2v.c",
    "XNNPACK/src/qu8-vmul/gen/qu8-vmul-minmax-f32-rvv-u2v.c",
    "XNNPACK/src/qu8-vmulc/gen/qu8-vmulc-minmax-f32-rvv-u2v.c",
    "XNNPACK/src/s8-vclamp/gen/s8-vclamp-rvv-u4v.c",
    "XNNPACK/src/u8-vclamp/gen/u8-vclamp-rvv-u4v.c",
    "XNNPACK/src/x32-packw/gen/x32-packw-x4v-gemm-goi-rvv-u8.c",
    "XNNPACK/src/x32-transposec/gen/x32-transposec-4x4-rvv.c",
    "XNNPACK/src/x32-transposec/gen/x32-transposec-8x8-rvv.c",
    "XNNPACK/src/x32-transposec/gen/x32-transposec-16x8-rvv.c",
    "XNNPACK/src/x32-transposec/gen/x32-transposec-32x8-rvv.c",
]

PROD_FMA_MICROKERNEL_SRCS = [
]

PROD_NEONDOTFP16ARITH_MICROKERNEL_SRCS = [
    "XNNPACK/src/qd8-f16-qb4w-gemm/gen/qd8-f16-qb4w-gemm-1x16c4-minmax-neondotfp16arith.c",
    "XNNPACK/src/qd8-f16-qb4w-gemm/gen/qd8-f16-qb4w-gemm-4x16c4-minmax-neondotfp16arith.c",
    "XNNPACK/src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-1x16c4-minmax-neondotfp16arith.c",
    "XNNPACK/src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-4x16c4-minmax-neondotfp16arith.c",
    "XNNPACK/src/qd8-f16-qc8w-gemm/gen/qd8-f16-qc8w-gemm-1x8c4-minmax-neondotfp16arith.c",
    "XNNPACK/src/qd8-f16-qc8w-gemm/gen/qd8-f16-qc8w-gemm-1x16c4-minmax-neondotfp16arith.c",
    "XNNPACK/src/qd8-f16-qc8w-gemm/gen/qd8-f16-qc8w-gemm-4x8c4-minmax-neondotfp16arith.c",
    "XNNPACK/src/qd8-f16-qc8w-gemm/gen/qd8-f16-qc8w-gemm-4x16c4-minmax-neondotfp16arith.c",
    "XNNPACK/src/qd8-f16-qc8w-igemm/gen/qd8-f16-qc8w-igemm-1x8c4-minmax-neondotfp16arith.c",
    "XNNPACK/src/qd8-f16-qc8w-igemm/gen/qd8-f16-qc8w-igemm-1x16c4-minmax-neondotfp16arith.c",
    "XNNPACK/src/qd8-f16-qc8w-igemm/gen/qd8-f16-qc8w-igemm-4x8c4-minmax-neondotfp16arith.c",
    "XNNPACK/src/qd8-f16-qc8w-igemm/gen/qd8-f16-qc8w-igemm-4x16c4-minmax-neondotfp16arith.c",
]

PROD_NEON_AARCH64_MICROKERNEL_SRCS = [
    "XNNPACK/src/f32-vbinary/gen/f32-vdiv-aarch64-neon-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vdivc-aarch64-neon-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vrdivc-aarch64-neon-u8.c",
    "XNNPACK/src/f32-vsqrt/gen/f32-vsqrt-aarch64-neon-sqrt-u4.c",
    "XNNPACK/src/x8-lut/gen/x8-lut-aarch64-neon-tbx128x4-u64.c",
    "XNNPACK/src/x8-packq/x8-packq-aarch64-neon-f32qp8-u2.c",
    "XNNPACK/src/x24-transposec/x24-transposec-4x4-aarch64-neon-tbl128.c",
    "XNNPACK/src/x32-transposec/x32-transposec-4x4-aarch64-neon-tbl128.c",
]

PROD_NEONFMA_MICROKERNEL_SRCS = [
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-3p8c-minmax-neonfma.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-4p8c-minmax-neonfma.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-5f5m5l8c4s4r-minmax-neonfma-acc2.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-9p8c-minmax-neonfma.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-25p8c-minmax-neonfma-acc2.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-1x8s4-minmax-neonfma.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-4x8s4-minmax-neonfma.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-6x8s4-minmax-neonfma.c",
    "XNNPACK/src/f32-ibilinear-chw/gen/f32-ibilinear-chw-neonfma-p8.c",
    "XNNPACK/src/f32-ibilinear/gen/f32-ibilinear-neonfma-c8.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-1x8s4-minmax-neonfma.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-4x8s4-minmax-neonfma.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-6x8s4-minmax-neonfma.c",
    "XNNPACK/src/f32-raddstoreexpminusmax/gen/f32-raddstoreexpminusmax-neonfma-rr1-lut64-p2-u16-acc2.c",
    "XNNPACK/src/f32-spmm/gen/f32-spmm-32x1-minmax-neonfma-pipelined.c",
    "XNNPACK/src/f32-velu/gen/f32-velu-neonfma-rr1-lut16-p3-u16.c",
    "XNNPACK/src/f32-velu/gen/f32-velu-neonfma-rr1-p6-u8.c",
    "XNNPACK/src/f32-vmulcaddc/gen/f32-vmulcaddc-c4-minmax-neonfma-2x.c",
    "XNNPACK/src/f32-vsigmoid/gen/f32-vsigmoid-neonfma-rr1-lut64-p2-nr2recps-u16.c",
]

PROD_AVXVNNI_MICROKERNEL_SRCS = [
    "XNNPACK/src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-1x8c8-minmax-avxvnni-prfm.c",
    "XNNPACK/src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-5x8c8-minmax-avxvnni-prfm.c",
    "XNNPACK/src/qd8-f16-qc8w-gemm/gen/qd8-f16-qc8w-gemm-1x8c8-minmax-avxvnni-prfm.c",
    "XNNPACK/src/qd8-f16-qc8w-gemm/gen/qd8-f16-qc8w-gemm-5x8c8-minmax-avxvnni-prfm.c",
    "XNNPACK/src/qd8-f16-qc8w-igemm/gen/qd8-f16-qc8w-igemm-1x8c8-minmax-avxvnni-prfm.c",
    "XNNPACK/src/qd8-f16-qc8w-igemm/gen/qd8-f16-qc8w-igemm-5x8c8-minmax-avxvnni-prfm.c",
    "XNNPACK/src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-1x8c8-minmax-avxvnni-prfm.c",
    "XNNPACK/src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-5x8c8-minmax-avxvnni-prfm.c",
    "XNNPACK/src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-1x8c8-minmax-avxvnni-prfm.c",
    "XNNPACK/src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-5x8c8-minmax-avxvnni-prfm.c",
    "XNNPACK/src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-1x8c8-minmax-avxvnni-prfm.c",
    "XNNPACK/src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-5x8c8-minmax-avxvnni-prfm.c",
    "XNNPACK/src/qs8-packw/gen/qs8-packw-x8c8-gemm-goi-avxvnni-prfm.c",
    "XNNPACK/src/qs8-packw/gen/qs8-packw-x8c8-gemm-goi-avxvnni.c",
    "XNNPACK/src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x8c8-minmax-fp32-avxvnni-prfm.c",
    "XNNPACK/src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-5x8c8-minmax-fp32-avxvnni-prfm.c",
    "XNNPACK/src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x8c8-minmax-fp32-avxvnni-prfm.c",
    "XNNPACK/src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-5x8c8-minmax-fp32-avxvnni-prfm.c",
    "XNNPACK/src/qs8-qu8-packw/gen/qs8-qu8-packw-x8c8-gemm-goi-avxvnni.c",
    "XNNPACK/src/qs8-rsum/gen/qs8-rsum-avxvnni-u128-acc2.c",
]

PROD_AVX2_MICROKERNEL_SRCS = [
    "XNNPACK/src/f16-f32acc-gemm/gen/f16-f32acc-gemm-1x16-minmax-avx2-broadcast.c",
    "XNNPACK/src/f16-f32acc-gemm/gen/f16-f32acc-gemm-4x16-minmax-avx2-broadcast.c",
    "XNNPACK/src/f16-f32acc-igemm/gen/f16-f32acc-igemm-1x16-minmax-avx2-broadcast.c",
    "XNNPACK/src/f16-f32acc-igemm/gen/f16-f32acc-igemm-4x16-minmax-avx2-broadcast.c",
    "XNNPACK/src/f16-pavgpool/f16-pavgpool-9p8x-minmax-avx2-c8.c",
    "XNNPACK/src/f16-pavgpool/f16-pavgpool-9x-minmax-avx2-c8.c",
    "XNNPACK/src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u32.c",
    "XNNPACK/src/f16-velu/gen/f16-velu-avx2-rr1-p3-u16.c",
    "XNNPACK/src/f16-vsigmoid/gen/f16-vsigmoid-avx2-rr1-p2-rcp-u32.c",
    "XNNPACK/src/f32-qc4w-gemm/gen/f32-qc4w-gemm-1x16-minmax-avx2-broadcast.c",
    "XNNPACK/src/f32-qc4w-gemm/gen/f32-qc4w-gemm-3x16-minmax-avx2-broadcast.c",
    "XNNPACK/src/f32-qc8w-gemm/gen/f32-qc8w-gemm-1x16-minmax-avx2-broadcast.c",
    "XNNPACK/src/f32-qc8w-gemm/gen/f32-qc8w-gemm-5x16-minmax-avx2-broadcast.c",
    "XNNPACK/src/f32-qs8-vcvt/gen/f32-qs8-vcvt-avx2-u64.c",
    "XNNPACK/src/f32-qu8-vcvt/gen/f32-qu8-vcvt-avx2-u64.c",
    "XNNPACK/src/f32-raddstoreexpminusmax/gen/f32-raddstoreexpminusmax-avx2-rr2-p5-u32-acc2.c",
    "XNNPACK/src/f32-velu/gen/f32-velu-avx2-rr1-lut4-p4-perm-u56.c",
    "XNNPACK/src/f32-vlog/gen/f32-vlog-avx2-rational-3-3-div.c",
    "XNNPACK/src/f32-vsigmoid/gen/f32-vsigmoid-avx2-rr1-p5-div-u40.c",
    "XNNPACK/src/qd8-f16-qb4w-gemm/gen/qd8-f16-qb4w-gemm-1x8c8-minmax-avx2.c",
    "XNNPACK/src/qd8-f16-qb4w-gemm/gen/qd8-f16-qb4w-gemm-3x8c8-minmax-avx2.c",
    "XNNPACK/src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-1x8c8-minmax-avx2-madd-prfm.c",
    "XNNPACK/src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-4x8c8-minmax-avx2-madd-prfm.c",
    "XNNPACK/src/qd8-f16-qc8w-gemm/gen/qd8-f16-qc8w-gemm-1x8c8-minmax-avx2.c",
    "XNNPACK/src/qd8-f16-qc8w-gemm/gen/qd8-f16-qc8w-gemm-3x8c8-minmax-avx2.c",
    "XNNPACK/src/qd8-f16-qc8w-igemm/gen/qd8-f16-qc8w-igemm-1x8c8-minmax-avx2.c",
    "XNNPACK/src/qd8-f16-qc8w-igemm/gen/qd8-f16-qc8w-igemm-3x8c8-minmax-avx2.c",
    "XNNPACK/src/qd8-f32-qb4w-gemm/gen/qd8-f32-qb4w-gemm-1x8c8-minmax-avx2.c",
    "XNNPACK/src/qd8-f32-qb4w-gemm/gen/qd8-f32-qb4w-gemm-3x8c8-minmax-avx2.c",
    "XNNPACK/src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-1x8c8-minmax-avx2-madd-prfm.c",
    "XNNPACK/src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-4x8c8-minmax-avx2-madd-prfm.c",
    "XNNPACK/src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-1x8c8-minmax-avx2.c",
    "XNNPACK/src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-4x8c8-minmax-avx2.c",
    "XNNPACK/src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-1x8c8-minmax-avx2.c",
    "XNNPACK/src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-4x8c8-minmax-avx2.c",
    "XNNPACK/src/qs8-dwconv/gen/qs8-dwconv-9p16c-minmax-fp32-avx2-mul32.c",
    "XNNPACK/src/qs8-dwconv/gen/qs8-dwconv-25p16c-minmax-fp32-avx2-mul32.c",
    "XNNPACK/src/qs8-f16-vcvt/gen/qs8-f16-vcvt-avx2-u16.c",
    "XNNPACK/src/qs8-f32-vcvt/gen/qs8-f32-vcvt-avx2-u16.c",
    "XNNPACK/src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-3p16c-minmax-fp32-avx2-mul32.c",
    "XNNPACK/src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-9p16c-minmax-fp32-avx2-mul32.c",
    "XNNPACK/src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-25p16c-minmax-fp32-avx2-mul32.c",
    "XNNPACK/src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x8c8-minmax-fp32-avx2.c",
    "XNNPACK/src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-3x8c8-minmax-fp32-avx2.c",
    "XNNPACK/src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x8c8-minmax-fp32-avx2.c",
    "XNNPACK/src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-3x8c8-minmax-fp32-avx2.c",
    "XNNPACK/src/qs8-rdsum/gen/qs8-rdsum-7p7x-minmax-fp32-avx2-c64.c",
    "XNNPACK/src/qs8-rsum/gen/qs8-rsum-avx2-u64-acc2.c",
    "XNNPACK/src/qs8-vadd/gen/qs8-vadd-minmax-avx2-mul32-ld64-u16.c",
    "XNNPACK/src/qs8-vaddc/gen/qs8-vaddc-minmax-avx2-mul32-ld64-u16.c",
    "XNNPACK/src/qs8-vcvt/gen/qs8-vcvt-avx2-u32.c",
    "XNNPACK/src/qs8-vlrelu/gen/qs8-vlrelu-avx2-u32.c",
    "XNNPACK/src/qu8-dwconv/gen/qu8-dwconv-9p16c-minmax-fp32-avx2-mul32.c",
    "XNNPACK/src/qu8-dwconv/gen/qu8-dwconv-25p16c-minmax-fp32-avx2-mul32.c",
    "XNNPACK/src/qu8-f32-vcvt/gen/qu8-f32-vcvt-avx2-u16.c",
    "XNNPACK/src/qu8-gemm/gen/qu8-gemm-1x8c8-minmax-fp32-avx2.c",
    "XNNPACK/src/qu8-gemm/gen/qu8-gemm-3x8c8-minmax-fp32-avx2.c",
    "XNNPACK/src/qu8-igemm/gen/qu8-igemm-1x8c8-minmax-fp32-avx2.c",
    "XNNPACK/src/qu8-igemm/gen/qu8-igemm-3x8c8-minmax-fp32-avx2.c",
    "XNNPACK/src/qu8-rsum/gen/qu8-rsum-avx2-u64-acc2.c",
    "XNNPACK/src/qu8-vadd/gen/qu8-vadd-minmax-avx2-mul32-ld64-u16.c",
    "XNNPACK/src/qu8-vaddc/gen/qu8-vaddc-minmax-avx2-mul32-ld64-u16.c",
    "XNNPACK/src/qu8-vcvt/gen/qu8-vcvt-avx2-u32.c",
    "XNNPACK/src/qu8-vlrelu/gen/qu8-vlrelu-avx2-u32.c",
    "XNNPACK/src/s8-vclamp/s8-vclamp-avx2-u128.c",
    "XNNPACK/src/s32-f32-vcvt/gen/s32-f32-vcvt-avx2.c",
    "XNNPACK/src/u8-vclamp/u8-vclamp-avx2-u128.c",
    "XNNPACK/src/u32-f32-vcvt/gen/u32-f32-vcvt-avx2.c",
    "XNNPACK/src/x8-lut/gen/x8-lut-avx2-u128.c",
    "XNNPACK/src/x8-transposec/gen/x8-transposec-32x32-reuse-switch-avx2.c",
    "XNNPACK/src/x16-packw/gen/x16-packw-x16-gemm-goi-avx2-u16-prfm.c",
    "XNNPACK/src/x16-transposec/gen/x16-transposec-16x16-reuse-switch-avx2.c",
]

PROD_SCALAR_MICROKERNEL_SRCS = [
    "XNNPACK/src/f16-f32-vcvt/gen/f16-f32-vcvt-scalar-u1.c",
    "XNNPACK/src/f16-f32-vcvt/gen/f16-f32-vcvt-scalar-u4.c",
    "XNNPACK/src/f16-qs8-vcvt/gen/f16-qs8-vcvt-scalar-imagic-u4.c",
    "XNNPACK/src/f16-rminmax/gen/f16-rmax-scalar-u2-acc2.c",
    "XNNPACK/src/f16-rminmax/gen/f16-rminmax-scalar-u2-acc2.c",
    "XNNPACK/src/f32-argmaxpool/f32-argmaxpool-4x-scalar-c1.c",
    "XNNPACK/src/f32-argmaxpool/f32-argmaxpool-9p8x-scalar-c1.c",
    "XNNPACK/src/f32-argmaxpool/f32-argmaxpool-9x-scalar-c1.c",
    "XNNPACK/src/f32-avgpool/f32-avgpool-9p8x-minmax-scalar-c1.c",
    "XNNPACK/src/f32-avgpool/f32-avgpool-9x-minmax-scalar-c1.c",
    "XNNPACK/src/f32-conv-hwc2chw/f32-conv-hwc2chw-3x3s2p1c3x4-scalar-1x1.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-2f2m2l4c1s1r-minmax-scalar-acc2.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-3p1c-minmax-scalar-acc2.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-3p1c-scalar-acc2.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-4p1c-minmax-scalar-acc2.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-4p1c-scalar-acc2.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-9p1c-minmax-scalar-acc2.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-9p1c-scalar-acc2.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-25p1c-minmax-scalar-acc2.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-25p1c-scalar-acc2.c",
    "XNNPACK/src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-scalar-2x1-acc2.c",
    "XNNPACK/src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3p1-minmax-scalar-4x1.c",
    "XNNPACK/src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-scalar-1x1-acc2.c",
    "XNNPACK/src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-3x3s2p1-minmax-scalar-2x1-acc2.c",
    "XNNPACK/src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-scalar-1x1-acc5.c",
    "XNNPACK/src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5p2-minmax-scalar-2x1-acc2.c",
    "XNNPACK/src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-scalar-1x1-acc5.c",
    "XNNPACK/src/f32-dwconv2d-chw/gen/f32-dwconv2d-chw-5x5s2p2-minmax-scalar-2x1-acc2.c",
    "XNNPACK/src/f32-f16-vcvt/gen/f32-f16-vcvt-scalar-bitcast-u4.c",
    "XNNPACK/src/f32-f16-vcvt/gen/f32-f16-vcvt-scalar-fabsf-u2.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-1x4-minmax-scalar.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-1x4-relu-scalar.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-1x4-scalar.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-2x4-minmax-scalar.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-2x4-relu-scalar.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-2x4-scalar.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-4x2-minmax-scalar.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-4x2-scalar.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-4x4-minmax-scalar.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-4x4-relu-scalar.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-4x4-scalar.c",
    "XNNPACK/src/f32-ibilinear-chw/gen/f32-ibilinear-chw-scalar-p4.c",
    "XNNPACK/src/f32-ibilinear/gen/f32-ibilinear-scalar-c2.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-1x4-minmax-scalar.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-1x4-relu-scalar.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-1x4-scalar.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-2x4-minmax-scalar.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-2x4-relu-scalar.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-2x4-scalar.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-4x2-minmax-scalar.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-4x2-scalar.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-4x4-minmax-scalar.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-4x4-relu-scalar.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-4x4-scalar.c",
    "XNNPACK/src/f32-maxpool/f32-maxpool-9p8x-minmax-scalar-c1.c",
    "XNNPACK/src/f32-pavgpool/f32-pavgpool-9p8x-minmax-scalar-c1.c",
    "XNNPACK/src/f32-pavgpool/f32-pavgpool-9x-minmax-scalar-c1.c",
    "XNNPACK/src/f32-qc4w-gemm/gen/f32-qc4w-gemm-1x4-minmax-scalar.c",
    "XNNPACK/src/f32-qc4w-gemm/gen/f32-qc4w-gemm-4x4-minmax-scalar.c",
    "XNNPACK/src/f32-qc8w-gemm/gen/f32-qc8w-gemm-1x4-minmax-scalar.c",
    "XNNPACK/src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x4-minmax-scalar.c",
    "XNNPACK/src/f32-qs8-vcvt/gen/f32-qs8-vcvt-scalar-imagic-u1.c",
    "XNNPACK/src/f32-qs8-vcvt/gen/f32-qs8-vcvt-scalar-imagic-u4.c",
    "XNNPACK/src/f32-qs8-vcvt/gen/f32-qs8-vcvt-scalar-lrintf-u4.c",
    "XNNPACK/src/f32-qu8-vcvt/gen/f32-qu8-vcvt-scalar-imagic-u1.c",
    "XNNPACK/src/f32-qu8-vcvt/gen/f32-qu8-vcvt-scalar-imagic-u4.c",
    "XNNPACK/src/f32-qu8-vcvt/gen/f32-qu8-vcvt-scalar-lrintf-u4.c",
    "XNNPACK/src/f32-raddstoreexpminusmax/gen/f32-raddstoreexpminusmax-scalar-rr2-p5-u4-acc2.c",
    "XNNPACK/src/f32-rdsum/gen/f32-rdsum-7p7x-minmax-scalar.c",
    "XNNPACK/src/f32-rminmax/gen/f32-rmax-scalar-u4-acc4.c",
    "XNNPACK/src/f32-rminmax/gen/f32-rminmax-scalar-u4-acc4.c",
    "XNNPACK/src/f32-rsum/gen/f32-rsum-scalar-u4-acc4.c",
    "XNNPACK/src/f32-spmm/gen/f32-spmm-8x1-minmax-scalar.c",
    "XNNPACK/src/f32-spmm/gen/f32-spmm-8x2-minmax-scalar.c",
    "XNNPACK/src/f32-spmm/gen/f32-spmm-8x4-minmax-scalar.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vadd-scalar-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vaddc-scalar-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vdiv-scalar-u2.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vdivc-scalar-u2.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmax-scalar-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmaxc-scalar-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmin-scalar-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vminc-scalar-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmul-scalar-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmulc-scalar-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vprelu-scalar-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vpreluc-scalar-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vrdivc-scalar-u2.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vrpreluc-scalar-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vrsubc-scalar-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vsqrdiff-scalar-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vsqrdiffc-scalar-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vsub-scalar-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vsubc-scalar-u8.c",
    "XNNPACK/src/f32-vclamp/gen/f32-vclamp-scalar-u4.c",
    "XNNPACK/src/f32-vcmul/gen/f32-vcmul-scalar-u4.c",
    "XNNPACK/src/f32-vcopysign/gen/f32-vcopysign-scalar.c",
    "XNNPACK/src/f32-vcopysign/gen/f32-vcopysignc-scalar.c",
    "XNNPACK/src/f32-vcopysign/gen/f32-vrcopysignc-scalar.c",
    "XNNPACK/src/f32-velu/gen/f32-velu-scalar-rr2-lut16-p3-u2.c",
    "XNNPACK/src/f32-velu/gen/f32-velu-scalar-rr2-lut16-p3-u4.c",
    "XNNPACK/src/f32-vexp/gen/f32-vexp-scalar-exp.c",
    "XNNPACK/src/f32-vgelu/gen/f32-vgelu-scalar-rational-12-10-div.c",
    "XNNPACK/src/f32-vhswish/gen/f32-vhswish-scalar-u4.c",
    "XNNPACK/src/f32-vlog/gen/f32-vlog-scalar-rational-3-3-div.c",
    "XNNPACK/src/f32-vlrelu/gen/f32-vlrelu-scalar-u4.c",
    "XNNPACK/src/f32-vmulcaddc/gen/f32-vmulcaddc-c1-minmax-scalar-2x.c",
    "XNNPACK/src/f32-vrelu/gen/f32-vrelu-scalar-u8.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndd-scalar-libm-u1.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndd-scalar-libm-u4.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndne-scalar-libm-u1.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndne-scalar-libm-u4.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndu-scalar-libm-u1.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndu-scalar-libm-u4.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndz-scalar-libm-u1.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndz-scalar-libm-u4.c",
    "XNNPACK/src/f32-vrsqrt/gen/f32-vrsqrt-scalar-rsqrt-u1.c",
    "XNNPACK/src/f32-vrsqrt/gen/f32-vrsqrt-scalar-rsqrt-u4.c",
    "XNNPACK/src/f32-vsigmoid/gen/f32-vsigmoid-scalar-rr2-lut64-p2-div-u2.c",
    "XNNPACK/src/f32-vsqrt/gen/f32-vsqrt-scalar-sqrt-u1.c",
    "XNNPACK/src/f32-vtanh/gen/f32-vtanh-scalar-rational-9-8-div.c",
    "XNNPACK/src/f32-vunary/gen/f32-vabs-scalar.c",
    "XNNPACK/src/f32-vunary/gen/f32-vneg-scalar.c",
    "XNNPACK/src/f32-vunary/gen/f32-vsqr-scalar.c",
    "XNNPACK/src/qd8-f32-qb4w-gemm/gen/qd8-f32-qb4w-gemm-1x4-minmax-scalar.c",
    "XNNPACK/src/qd8-f32-qb4w-gemm/gen/qd8-f32-qb4w-gemm-4x4-minmax-scalar.c",
    "XNNPACK/src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-1x4-minmax-scalar.c",
    "XNNPACK/src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-4x4-minmax-scalar.c",
    "XNNPACK/src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-1x2-minmax-scalar.c",
    "XNNPACK/src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-1x4-minmax-scalar.c",
    "XNNPACK/src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-2x2-minmax-scalar.c",
    "XNNPACK/src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-4x4-minmax-scalar.c",
    "XNNPACK/src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-1x2-minmax-scalar.c",
    "XNNPACK/src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-1x4-minmax-scalar.c",
    "XNNPACK/src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-2x2-minmax-scalar.c",
    "XNNPACK/src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-4x4-minmax-scalar.c",
    "XNNPACK/src/qs8-dwconv/gen/qs8-dwconv-9p1c-minmax-fp32-scalar-fmagic.c",
    "XNNPACK/src/qs8-dwconv/gen/qs8-dwconv-9p2c-minmax-fp32-scalar-imagic.c",
    "XNNPACK/src/qs8-dwconv/gen/qs8-dwconv-9p2c-minmax-fp32-scalar-lrintf.c",
    "XNNPACK/src/qs8-dwconv/gen/qs8-dwconv-25p1c-minmax-fp32-scalar-fmagic.c",
    "XNNPACK/src/qs8-dwconv/gen/qs8-dwconv-25p1c-minmax-fp32-scalar-imagic.c",
    "XNNPACK/src/qs8-dwconv/gen/qs8-dwconv-25p2c-minmax-fp32-scalar-lrintf.c",
    "XNNPACK/src/qs8-f32-vcvt/gen/qs8-f32-vcvt-scalar-u1.c",
    "XNNPACK/src/qs8-f32-vcvt/gen/qs8-f32-vcvt-scalar-u4.c",
    "XNNPACK/src/qs8-packw/gen/qs8-packw-x16c8-gemm-goi-scalar.c",
    "XNNPACK/src/qs8-packw/gen/qs8-packw-x64c4-gemm-goi-scalar.c",
    "XNNPACK/src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-3p1c-minmax-fp32-scalar-fmagic.c",
    "XNNPACK/src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-3p2c-minmax-fp32-scalar-imagic.c",
    "XNNPACK/src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-3p2c-minmax-fp32-scalar-lrintf.c",
    "XNNPACK/src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-9p1c-minmax-fp32-scalar-fmagic.c",
    "XNNPACK/src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-9p2c-minmax-fp32-scalar-imagic.c",
    "XNNPACK/src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-9p2c-minmax-fp32-scalar-lrintf.c",
    "XNNPACK/src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-25p1c-minmax-fp32-scalar-fmagic.c",
    "XNNPACK/src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-25p1c-minmax-fp32-scalar-imagic.c",
    "XNNPACK/src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-25p2c-minmax-fp32-scalar-lrintf.c",
    "XNNPACK/src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x2-minmax-fp32-scalar-imagic.c",
    "XNNPACK/src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x4-minmax-fp32-scalar-lrintf.c",
    "XNNPACK/src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-2x2-minmax-fp32-scalar-imagic.c",
    "XNNPACK/src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-3x4-minmax-fp32-scalar-lrintf.c",
    "XNNPACK/src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x2-minmax-fp32-scalar-imagic.c",
    "XNNPACK/src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x4-minmax-fp32-scalar-lrintf.c",
    "XNNPACK/src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-2x2-minmax-fp32-scalar-imagic.c",
    "XNNPACK/src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-3x4-minmax-fp32-scalar-lrintf.c",
    "XNNPACK/src/qs8-qu8-packw/gen/qs8-qu8-packw-x16c8-gemm-goi-scalar.c",
    "XNNPACK/src/qs8-rdsum/gen/qs8-rdsum-minmax-fp32-scalar-u1-acc1.c",
    "XNNPACK/src/qs8-rsum/gen/qs8-rsum-scalar-u4.c",
    "XNNPACK/src/qs8-vadd/gen/qs8-vadd-minmax-scalar-u1.c",
    "XNNPACK/src/qs8-vadd/gen/qs8-vadd-minmax-scalar-u4.c",
    "XNNPACK/src/qs8-vaddc/gen/qs8-vaddc-minmax-scalar-u1.c",
    "XNNPACK/src/qs8-vaddc/gen/qs8-vaddc-minmax-scalar-u4.c",
    "XNNPACK/src/qs8-vcvt/gen/qs8-vcvt-scalar-u1.c",
    "XNNPACK/src/qs8-vcvt/gen/qs8-vcvt-scalar-u4.c",
    "XNNPACK/src/qs8-vlrelu/gen/qs8-vlrelu-scalar-andxor-u4.c",
    "XNNPACK/src/qs8-vlrelu/gen/qs8-vlrelu-scalar-select-u4.c",
    "XNNPACK/src/qs8-vmul/gen/qs8-vmul-minmax-fp32-scalar-u4.c",
    "XNNPACK/src/qs8-vmulc/gen/qs8-vmulc-minmax-fp32-scalar-u4.c",
    "XNNPACK/src/qu8-avgpool/qu8-avgpool-9p8x-minmax-fp32-scalar-imagic-c1.c",
    "XNNPACK/src/qu8-avgpool/qu8-avgpool-9x-minmax-fp32-scalar-imagic-c1.c",
    "XNNPACK/src/qu8-dwconv/gen/qu8-dwconv-9p1c-minmax-fp32-scalar-fmagic.c",
    "XNNPACK/src/qu8-dwconv/gen/qu8-dwconv-9p2c-minmax-fp32-scalar-imagic.c",
    "XNNPACK/src/qu8-dwconv/gen/qu8-dwconv-9p2c-minmax-fp32-scalar-lrintf.c",
    "XNNPACK/src/qu8-dwconv/gen/qu8-dwconv-25p1c-minmax-fp32-scalar-fmagic.c",
    "XNNPACK/src/qu8-dwconv/gen/qu8-dwconv-25p1c-minmax-fp32-scalar-imagic.c",
    "XNNPACK/src/qu8-dwconv/gen/qu8-dwconv-25p2c-minmax-fp32-scalar-lrintf.c",
    "XNNPACK/src/qu8-f32-vcvt/gen/qu8-f32-vcvt-scalar-u1.c",
    "XNNPACK/src/qu8-f32-vcvt/gen/qu8-f32-vcvt-scalar-u4.c",
    "XNNPACK/src/qu8-gemm/gen/qu8-gemm-1x2-minmax-fp32-scalar-imagic.c",
    "XNNPACK/src/qu8-gemm/gen/qu8-gemm-1x4-minmax-fp32-scalar-lrintf.c",
    "XNNPACK/src/qu8-gemm/gen/qu8-gemm-2x2-minmax-fp32-scalar-imagic.c",
    "XNNPACK/src/qu8-gemm/gen/qu8-gemm-3x4-minmax-fp32-scalar-lrintf.c",
    "XNNPACK/src/qu8-igemm/gen/qu8-igemm-1x2-minmax-fp32-scalar-imagic.c",
    "XNNPACK/src/qu8-igemm/gen/qu8-igemm-1x4-minmax-fp32-scalar-lrintf.c",
    "XNNPACK/src/qu8-igemm/gen/qu8-igemm-2x2-minmax-fp32-scalar-imagic.c",
    "XNNPACK/src/qu8-igemm/gen/qu8-igemm-3x4-minmax-fp32-scalar-lrintf.c",
    "XNNPACK/src/qu8-rdsum/gen/qu8-rdsum-scalar.c",
    "XNNPACK/src/qu8-rsum/gen/qu8-rsum-scalar-u4.c",
    "XNNPACK/src/qu8-vadd/gen/qu8-vadd-minmax-scalar-u1.c",
    "XNNPACK/src/qu8-vadd/gen/qu8-vadd-minmax-scalar-u4.c",
    "XNNPACK/src/qu8-vaddc/gen/qu8-vaddc-minmax-scalar-u1.c",
    "XNNPACK/src/qu8-vaddc/gen/qu8-vaddc-minmax-scalar-u4.c",
    "XNNPACK/src/qu8-vcvt/gen/qu8-vcvt-scalar-u1.c",
    "XNNPACK/src/qu8-vcvt/gen/qu8-vcvt-scalar-u4.c",
    "XNNPACK/src/qu8-vlrelu/gen/qu8-vlrelu-scalar-andxor-u4.c",
    "XNNPACK/src/qu8-vlrelu/gen/qu8-vlrelu-scalar-select-u4.c",
    "XNNPACK/src/qu8-vmul/gen/qu8-vmul-minmax-fp32-scalar-u4.c",
    "XNNPACK/src/qu8-vmulc/gen/qu8-vmulc-minmax-fp32-scalar-u4.c",
    "XNNPACK/src/s8-ibilinear/gen/s8-ibilinear-scalar-c1.c",
    "XNNPACK/src/s8-maxpool/s8-maxpool-9p8x-minmax-scalar-c1.c",
    "XNNPACK/src/s8-vclamp/s8-vclamp-scalar-u4.c",
    "XNNPACK/src/s32-f32-vcvt/gen/s32-f32-vcvt-scalar.c",
    "XNNPACK/src/u8-ibilinear/gen/u8-ibilinear-scalar-c1.c",
    "XNNPACK/src/u8-lut32norm/u8-lut32norm-scalar.c",
    "XNNPACK/src/u8-maxpool/u8-maxpool-9p8x-minmax-scalar-c1.c",
    "XNNPACK/src/u8-rmax/u8-rmax-scalar-u2.c",
    "XNNPACK/src/u8-vclamp/u8-vclamp-scalar-u4.c",
    "XNNPACK/src/u32-f32-vcvt/gen/u32-f32-vcvt-scalar.c",
    "XNNPACK/src/x8-lut/gen/x8-lut-scalar-u4.c",
    "XNNPACK/src/x8-packq/x8-packq-scalar-f32qp8-u1.c",
    "XNNPACK/src/x8-packw/gen/x8-packw-x4-gemm-goi-scalar-u2.c",
    "XNNPACK/src/x8-packw/gen/x8-packw-x8-gemm-goi-scalar-u2.c",
    "XNNPACK/src/x8-packw/gen/x8-packw-x16-gemm-goi-scalar-u2.c",
    "XNNPACK/src/x8-packw/gen/x8-packw-x32-gemm-goi-scalar-u2.c",
    "XNNPACK/src/x8-transposec/gen/x8-transposec-2x4-scalar-int.c",
    "XNNPACK/src/x8-zip/x8-zip-x2-scalar.c",
    "XNNPACK/src/x8-zip/x8-zip-x3-scalar.c",
    "XNNPACK/src/x8-zip/x8-zip-x4-scalar.c",
    "XNNPACK/src/x8-zip/x8-zip-xm-scalar.c",
    "XNNPACK/src/x16-packw/gen/x16-packw-x64-gemm-goi-scalar-int-u4.c",
    "XNNPACK/src/x16-transposec/gen/x16-transposec-2x4-scalar-int.c",
    "XNNPACK/src/x24-transposec/gen/x24-transposec-1x2-scalar.c",
    "XNNPACK/src/x32-packw/gen/x32-packw-x2-gemm-goi-scalar-float-u4.c",
    "XNNPACK/src/x32-packw/gen/x32-packw-x4-gemm-goi-scalar-float-u4.c",
    "XNNPACK/src/x32-transposec/gen/x32-transposec-2x4-scalar-int.c",
    "XNNPACK/src/x32-unpool/x32-unpool-scalar.c",
    "XNNPACK/src/x32-zip/x32-zip-x2-scalar.c",
    "XNNPACK/src/x32-zip/x32-zip-x3-scalar.c",
    "XNNPACK/src/x32-zip/x32-zip-x4-scalar.c",
    "XNNPACK/src/x32-zip/x32-zip-xm-scalar.c",
    "XNNPACK/src/x64-transposec/gen/x64-transposec-4x2-scalar-int.c",
    "XNNPACK/src/xx-copy/xx-copy-scalar-memcpy.c",
    "XNNPACK/src/xx-fill/xx-fill-scalar-u16.c",
    "XNNPACK/src/xx-pad/xx-pad-p4-scalar-u16.c",
    "XNNPACK/src/xx-transposev/xx-transposev-1x1-scalar-memcpy.c",
]

PROD_FMA3_MICROKERNEL_SRCS = [
    "XNNPACK/src/f16-dwconv/gen/f16-dwconv-3p16c-minmax-fma3.c",
    "XNNPACK/src/f16-dwconv/gen/f16-dwconv-4p16c-minmax-fma3.c",
    "XNNPACK/src/f16-dwconv/gen/f16-dwconv-9p16c-minmax-fma3.c",
    "XNNPACK/src/f16-dwconv/gen/f16-dwconv-25p8c-minmax-fma3-acc2.c",
    "XNNPACK/src/f16-ibilinear/gen/f16-ibilinear-fma3-c8.c",
    "XNNPACK/src/f16-vmulcaddc/gen/f16-vmulcaddc-c8-minmax-fma3-2x.c",
    "XNNPACK/src/f16-vtanh/gen/f16-vtanh-fma3-polynomial-p19h9t2-u32.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-3p16c-minmax-fma3.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-4p16c-minmax-fma3.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-5f5m5l8c8s4r-minmax-fma3.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-9p16c-minmax-fma3.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-25p8c-minmax-fma3.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-1x16-minmax-fma3-broadcast.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-1x16s4-minmax-fma3-broadcast.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-4x16s4-minmax-fma3-broadcast.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-5x16-minmax-fma3-broadcast.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-1x16-minmax-fma3-broadcast.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-1x16s4-minmax-fma3-broadcast.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-4x16s4-minmax-fma3-broadcast.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-5x16-minmax-fma3-broadcast-prfm.c",
    "XNNPACK/src/f32-qc4w-gemm/gen/f32-qc4w-gemm-1x16-minmax-fma3-broadcast.c",
    "XNNPACK/src/f32-qc4w-gemm/gen/f32-qc4w-gemm-3x16-minmax-fma3-broadcast.c",
    "XNNPACK/src/f32-qc8w-gemm/gen/f32-qc8w-gemm-1x16-minmax-fma3-broadcast.c",
    "XNNPACK/src/f32-qc8w-gemm/gen/f32-qc8w-gemm-5x16-minmax-fma3-broadcast.c",
    "XNNPACK/src/f32-vcmul/gen/f32-vcmul-fma3-u16.c",
    "XNNPACK/src/f32-vgelu/gen/f32-vgelu-fma3-rational-12-10-div.c",
    "XNNPACK/src/f32-vhswish/gen/f32-vhswish-fma3-u16.c",
    "XNNPACK/src/f32-vlog/gen/f32-vlog-fma3-rational-3-3-div.c",
    "XNNPACK/src/f32-vrsqrt/gen/f32-vrsqrt-fma3-rsqrt-u16.c",
    "XNNPACK/src/f32-vsqrt/gen/f32-vsqrt-fma3-rsqrt-u16.c",
    "XNNPACK/src/f32-vtanh/gen/f32-vtanh-fma3-rational-9-8-div.c",
]

TABLE_SRCS = [
    "XNNPACK/src/tables/exp2-k-over-64.c",
    "XNNPACK/src/tables/exp2-k-over-2048.c",
    "XNNPACK/src/tables/exp2minus-k-over-4.c",
    "XNNPACK/src/tables/exp2minus-k-over-8.c",
    "XNNPACK/src/tables/exp2minus-k-over-16.c",
    "XNNPACK/src/tables/exp2minus-k-over-32.c",
    "XNNPACK/src/tables/exp2minus-k-over-64.c",
    "XNNPACK/src/tables/exp2minus-k-over-2048.c",
    "XNNPACK/src/tables/vlog.c",
]

PROD_SSE2_MICROKERNEL_SRCS = [
    "XNNPACK/src/f16-f32-vcvt/gen/f16-f32-vcvt-sse2-int16-u32.c",
    "XNNPACK/src/f16-vunary/gen/f16-vabs-sse2-u16.c",
    "XNNPACK/src/f16-vunary/gen/f16-vneg-sse2-u16.c",
    "XNNPACK/src/f32-argmaxpool/f32-argmaxpool-4x-sse2-c4.c",
    "XNNPACK/src/f32-argmaxpool/f32-argmaxpool-9p8x-sse2-c4.c",
    "XNNPACK/src/f32-argmaxpool/f32-argmaxpool-9x-sse2-c4.c",
    "XNNPACK/src/f32-f16-vcvt/gen/f32-f16-vcvt-sse2-u16.c",
    "XNNPACK/src/f32-qs8-vcvt/gen/f32-qs8-vcvt-sse2-u32.c",
    "XNNPACK/src/f32-qu8-vcvt/gen/f32-qu8-vcvt-sse2-u32.c",
    "XNNPACK/src/f32-raddstoreexpminusmax/gen/f32-raddstoreexpminusmax-sse2-rr2-p5-u16-acc2.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vprelu-sse2-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vpreluc-sse2-u8.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vrpreluc-sse2-u8.c",
    "XNNPACK/src/f32-vcopysign/gen/f32-vcopysign-sse2.c",
    "XNNPACK/src/f32-vcopysign/gen/f32-vcopysignc-sse2.c",
    "XNNPACK/src/f32-vcopysign/gen/f32-vrcopysignc-sse2.c",
    "XNNPACK/src/f32-velu/gen/f32-velu-sse2-rr2-lut16-p3-u12.c",
    "XNNPACK/src/f32-vgelu/gen/f32-vgelu-sse2-rational-12-10-div.c",
    "XNNPACK/src/f32-vlog/gen/f32-vlog-sse2-rational-3-3-div.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndd-sse2-u8.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndne-sse2-u8.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndu-sse2-u8.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndz-sse2-u8.c",
    "XNNPACK/src/f32-vsigmoid/gen/f32-vsigmoid-sse2-rr2-lut64-p2-div-u8.c",
    "XNNPACK/src/f32-vtanh/gen/f32-vtanh-sse2-rational-9-8-div.c",
    "XNNPACK/src/f32-vunary/gen/f32-vabs-sse2.c",
    "XNNPACK/src/f32-vunary/gen/f32-vneg-sse2.c",
    "XNNPACK/src/f32-vunary/gen/f32-vsqr-sse2.c",
    "XNNPACK/src/qd8-f32-qb4w-gemm/gen/qd8-f32-qb4w-gemm-1x4c8-minmax-sse2-ld128.c",
    "XNNPACK/src/qd8-f32-qb4w-gemm/gen/qd8-f32-qb4w-gemm-4x4c8-minmax-sse2-ld128.c",
    "XNNPACK/src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-1x4c8-minmax-sse2-ld128.c",
    "XNNPACK/src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-4x4c8-minmax-sse2-ld128.c",
    "XNNPACK/src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-1x4c8-minmax-sse2-ld64.c",
    "XNNPACK/src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-4x4c8-minmax-sse2-ld64.c",
    "XNNPACK/src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-1x4c8-minmax-sse2-ld64.c",
    "XNNPACK/src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-4x4c8-minmax-sse2-ld64.c",
    "XNNPACK/src/qs8-dwconv/gen/qs8-dwconv-9p8c-minmax-fp32-sse2-mul16-add16.c",
    "XNNPACK/src/qs8-dwconv/gen/qs8-dwconv-25p8c-minmax-fp32-sse2-mul16-add16.c",
    "XNNPACK/src/qs8-f32-vcvt/gen/qs8-f32-vcvt-sse2-u32.c",
    "XNNPACK/src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-3p8c-minmax-fp32-sse2-mul16.c",
    "XNNPACK/src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-9p8c-minmax-fp32-sse2-mul16.c",
    "XNNPACK/src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-25p8c-minmax-fp32-sse2-mul16.c",
    "XNNPACK/src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x4c8-minmax-fp32-sse2-ld64.c",
    "XNNPACK/src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-3x4c8-minmax-fp32-sse2-ld64.c",
    "XNNPACK/src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x4c8-minmax-fp32-sse2-ld64.c",
    "XNNPACK/src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-3x4c8-minmax-fp32-sse2-ld64.c",
    "XNNPACK/src/qs8-vadd/gen/qs8-vadd-minmax-sse2-mul16-ld64-u8.c",
    "XNNPACK/src/qs8-vaddc/gen/qs8-vaddc-minmax-sse2-mul16-ld64-u8.c",
    "XNNPACK/src/qs8-vcvt/gen/qs8-vcvt-sse2-u32.c",
    "XNNPACK/src/qs8-vlrelu/gen/qs8-vlrelu-sse2-u32.c",
    "XNNPACK/src/qs8-vmul/gen/qs8-vmul-minmax-fp32-sse2-mul16-ld64-u8.c",
    "XNNPACK/src/qs8-vmulc/gen/qs8-vmulc-minmax-fp32-sse2-mul16-ld64-u8.c",
    "XNNPACK/src/qu8-avgpool/qu8-avgpool-9p8x-minmax-fp32-sse2-c8.c",
    "XNNPACK/src/qu8-avgpool/qu8-avgpool-9x-minmax-fp32-sse2-c8.c",
    "XNNPACK/src/qu8-dwconv/gen/qu8-dwconv-9p8c-minmax-fp32-sse2-mul16.c",
    "XNNPACK/src/qu8-dwconv/gen/qu8-dwconv-25p8c-minmax-fp32-sse2-mul16.c",
    "XNNPACK/src/qu8-f32-vcvt/gen/qu8-f32-vcvt-sse2-u32.c",
    "XNNPACK/src/qu8-gemm/gen/qu8-gemm-1x4c8-minmax-fp32-sse2-ld64.c",
    "XNNPACK/src/qu8-gemm/gen/qu8-gemm-3x4c8-minmax-fp32-sse2-ld64.c",
    "XNNPACK/src/qu8-igemm/gen/qu8-igemm-1x4c8-minmax-fp32-sse2-ld64.c",
    "XNNPACK/src/qu8-igemm/gen/qu8-igemm-3x4c8-minmax-fp32-sse2-ld64.c",
    "XNNPACK/src/qu8-rsum/gen/qu8-rsum-sse2-u32-acc2.c",
    "XNNPACK/src/qu8-vadd/gen/qu8-vadd-minmax-sse2-mul16-ld64-u8.c",
    "XNNPACK/src/qu8-vaddc/gen/qu8-vaddc-minmax-sse2-mul16-ld64-u8.c",
    "XNNPACK/src/qu8-vcvt/gen/qu8-vcvt-sse2-u32.c",
    "XNNPACK/src/qu8-vlrelu/gen/qu8-vlrelu-sse2-u32.c",
    "XNNPACK/src/qu8-vmul/gen/qu8-vmul-minmax-fp32-sse2-mul16-ld64-u8.c",
    "XNNPACK/src/qu8-vmulc/gen/qu8-vmulc-minmax-fp32-sse2-mul16-ld64-u8.c",
    "XNNPACK/src/s8-ibilinear/gen/s8-ibilinear-sse2-c8.c",
    "XNNPACK/src/s8-maxpool/s8-maxpool-9p8x-minmax-sse2-c16.c",
    "XNNPACK/src/s8-vclamp/s8-vclamp-sse2-u64.c",
    "XNNPACK/src/u8-ibilinear/gen/u8-ibilinear-sse2-c8.c",
    "XNNPACK/src/u8-maxpool/u8-maxpool-9p8x-minmax-sse2-c16.c",
    "XNNPACK/src/u8-rmax/u8-rmax-sse2-u16.c",
    "XNNPACK/src/u8-vclamp/u8-vclamp-sse2-u64.c",
    "XNNPACK/src/x8-transposec/gen/x8-transposec-16x16-reuse-mov-sse2.c",
    "XNNPACK/src/x8-zip/x8-zip-x2-sse2.c",
    "XNNPACK/src/x8-zip/x8-zip-x3-sse2.c",
    "XNNPACK/src/x8-zip/x8-zip-x4-sse2.c",
    "XNNPACK/src/x8-zip/x8-zip-xm-sse2.c",
    "XNNPACK/src/x16-transposec/gen/x16-transposec-8x8-reuse-multi-sse2.c",
    "XNNPACK/src/x32-packw/gen/x32-packw-x2c4-gemm-goi-sse2-u4.c",
    "XNNPACK/src/x32-packw/gen/x32-packw-x8-gemm-goi-sse2-u4.c",
    "XNNPACK/src/x32-unpool/x32-unpool-sse2.c",
    "XNNPACK/src/x32-zip/x32-zip-x2-sse2.c",
    "XNNPACK/src/x32-zip/x32-zip-x3-sse2.c",
    "XNNPACK/src/x32-zip/x32-zip-x4-sse2.c",
    "XNNPACK/src/x32-zip/x32-zip-xm-sse2.c",
    "XNNPACK/src/x64-transposec/gen/x64-transposec-2x2-multi-mov-sse2.c",
    "XNNPACK/src/xx-fill/xx-fill-sse2-u64.c",
    "XNNPACK/src/xx-pad/xx-pad-p16-sse2-u16.c",
]

PROD_XOP_MICROKERNEL_SRCS = [
]

PROD_NEONI8MM_MICROKERNEL_SRCS = [
    "XNNPACK/src/qd8-f16-qb4w-gemm/gen/qd8-f16-qb4w-gemm-1x16c8-minmax-neoni8mm.c",
    "XNNPACK/src/qd8-f16-qb4w-gemm/gen/qd8-f16-qb4w-gemm-4x16c8-minmax-neoni8mm.c",
    "XNNPACK/src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-1x16c8-minmax-neoni8mm.c",
    "XNNPACK/src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-4x16c8-minmax-neoni8mm.c",
    "XNNPACK/src/qd8-f16-qc8w-gemm/gen/qd8-f16-qc8w-gemm-1x16c8-minmax-neoni8mm.c",
    "XNNPACK/src/qd8-f16-qc8w-gemm/gen/qd8-f16-qc8w-gemm-4x16c8-minmax-neoni8mm.c",
    "XNNPACK/src/qd8-f16-qc8w-igemm/gen/qd8-f16-qc8w-igemm-1x16c8-minmax-neoni8mm.c",
    "XNNPACK/src/qd8-f16-qc8w-igemm/gen/qd8-f16-qc8w-igemm-4x16c8-minmax-neoni8mm.c",
    "XNNPACK/src/qd8-f32-qb4w-gemm/gen/qd8-f32-qb4w-gemm-1x16c8-minmax-neoni8mm.c",
    "XNNPACK/src/qd8-f32-qb4w-gemm/gen/qd8-f32-qb4w-gemm-4x16c8-minmax-neoni8mm.c",
    "XNNPACK/src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-1x16c8-minmax-neoni8mm.c",
    "XNNPACK/src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-4x16c8-minmax-neoni8mm.c",
    "XNNPACK/src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-1x16c8-minmax-neoni8mm.c",
    "XNNPACK/src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-4x16c8-minmax-neoni8mm.c",
    "XNNPACK/src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-1x16c8-minmax-neoni8mm.c",
    "XNNPACK/src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-4x16c8-minmax-neoni8mm.c",
    "XNNPACK/src/qp8-f32-qb4w-gemm/qp8-f32-qb4w-gemm-minmax-16x4c16s2-mstep4-neoni8mm.c",
    "XNNPACK/src/qp8-f32-qc4w-gemm/qp8-f32-qc4w-gemm-minmax-8x8c16s2-mstep2-neoni8mm.c",
    "XNNPACK/src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x16c8-minmax-fp32-neoni8mm.c",
    "XNNPACK/src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-4x16c8-minmax-fp32-neoni8mm.c",
    "XNNPACK/src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x16c8-minmax-fp32-neoni8mm.c",
    "XNNPACK/src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-4x16c8-minmax-fp32-neoni8mm.c",
]

AARCH64_ASM_MICROKERNEL_SRCS = [
]

PROD_NEONFP16_MICROKERNEL_SRCS = [
    "XNNPACK/src/f16-f32-vcvt/gen/f16-f32-vcvt-neonfp16-u16.c",
    "XNNPACK/src/f32-f16-vcvt/gen/f32-f16-vcvt-neonfp16-u16.c",
]

PROD_AVX_MICROKERNEL_SRCS = [
    "XNNPACK/src/f16-f32-vcvt/gen/f16-f32-vcvt-avx-int16-u16.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-3p16c-minmax-avx.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-4p16c-minmax-avx.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-6f6m7l8c8s4r-minmax-avx.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-9p16c-minmax-avx.c",
    "XNNPACK/src/f32-dwconv/gen/f32-dwconv-25p8c-minmax-avx.c",
    "XNNPACK/src/f32-f16-vcvt/gen/f32-f16-vcvt-avx-u24.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-1x16-minmax-avx-broadcast.c",
    "XNNPACK/src/f32-gemm/gen/f32-gemm-5x16-minmax-avx-broadcast.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-1x16-minmax-avx-broadcast.c",
    "XNNPACK/src/f32-igemm/gen/f32-igemm-5x16-minmax-avx-broadcast.c",
    "XNNPACK/src/f32-qc4w-gemm/gen/f32-qc4w-gemm-1x16-minmax-avx-broadcast.c",
    "XNNPACK/src/f32-qc4w-gemm/gen/f32-qc4w-gemm-3x16-minmax-avx-broadcast.c",
    "XNNPACK/src/f32-qc8w-gemm/gen/f32-qc8w-gemm-1x16-minmax-avx-broadcast.c",
    "XNNPACK/src/f32-qc8w-gemm/gen/f32-qc8w-gemm-5x16-minmax-avx-broadcast.c",
    "XNNPACK/src/f32-qs8-vcvt/gen/f32-qs8-vcvt-avx-u32.c",
    "XNNPACK/src/f32-qu8-vcvt/gen/f32-qu8-vcvt-avx-u32.c",
    "XNNPACK/src/f32-rdsum/gen/f32-rdsum-7p7x-minmax-avx-c32.c",
    "XNNPACK/src/f32-rminmax/gen/f32-rmax-avx-u32-acc4.c",
    "XNNPACK/src/f32-rminmax/gen/f32-rminmax-avx-u32-acc4.c",
    "XNNPACK/src/f32-rsum/gen/f32-rsum-avx-u32-acc4.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vadd-avx-u16.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vaddc-avx-u16.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vdiv-avx-u16.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vdivc-avx-u16.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmax-avx-u16.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmaxc-avx-u16.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmin-avx-u16.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vminc-avx-u16.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmul-avx-u16.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vmulc-avx-u16.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vprelu-avx-u16.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vpreluc-avx-u16.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vrdivc-avx-u16.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vrpreluc-avx-u16.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vrsubc-avx-u16.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vsqrdiff-avx-u16.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vsqrdiffc-avx-u16.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vsub-avx-u16.c",
    "XNNPACK/src/f32-vbinary/gen/f32-vsubc-avx-u16.c",
    "XNNPACK/src/f32-vclamp/gen/f32-vclamp-avx-u16.c",
    "XNNPACK/src/f32-vcopysign/gen/f32-vcopysign-avx.c",
    "XNNPACK/src/f32-vcopysign/gen/f32-vcopysignc-avx.c",
    "XNNPACK/src/f32-vcopysign/gen/f32-vrcopysignc-avx.c",
    "XNNPACK/src/f32-velu/gen/f32-velu-avx-rr2-lut4-p4-perm-u32.c",
    "XNNPACK/src/f32-vgelu/gen/f32-vgelu-avx-rational-12-10-div.c",
    "XNNPACK/src/f32-vhswish/gen/f32-vhswish-avx-u16.c",
    "XNNPACK/src/f32-vlrelu/gen/f32-vlrelu-avx-u16.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndd-avx-u16.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndne-avx-u16.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndu-avx-u16.c",
    "XNNPACK/src/f32-vrnd/gen/f32-vrndz-avx-u16.c",
    "XNNPACK/src/f32-vrsqrt/gen/f32-vrsqrt-avx-rsqrt-u16.c",
    "XNNPACK/src/f32-vsigmoid/gen/f32-vsigmoid-avx-rr2-p5-nr2-u40.c",
    "XNNPACK/src/f32-vsqrt/gen/f32-vsqrt-avx-rsqrt-u16.c",
    "XNNPACK/src/f32-vtanh/gen/f32-vtanh-avx-rational-9-8-div.c",
    "XNNPACK/src/f32-vunary/gen/f32-vabs-avx.c",
    "XNNPACK/src/f32-vunary/gen/f32-vneg-avx.c",
    "XNNPACK/src/f32-vunar
```



## High-Level Overview

This file is part of the PyTorch framework located at `docs/third_party`.

## Detailed Analysis

### Code Structure


*For complete code details, see the Original Source section above.*


## Architecture & Design

### Role in PyTorch Architecture

This file is located in `docs/third_party`, which is part of the PyTorch project infrastructure.



## Dependencies

### Import Dependencies

*Dependency analysis not applicable for this file type.*


## Code Patterns & Idioms

### Common Patterns

*No specific patterns automatically detected.*


## Performance Considerations

### Performance Notes

- May involve **JIT compilation** or compilation optimizations.
- Contains **benchmarking** code or performance tests.

*Detailed performance analysis requires profiling and benchmarking.*


## Security & Safety

### Security Considerations

- No obvious security concerns detected in automated analysis.

*Manual security review is recommended for production code.*


## Testing & Usage

### Testing

Test files for this module may be located in the `test/` directory.

### Usage Examples

*See the source code and related test files for usage examples.*


## Related Files

### Related Files

Files in the same folder (`docs/third_party`):

- [`substitution.bzl_kw.md_docs.md`](./substitution.bzl_kw.md_docs.md)
- [`xnnpack_buck_shim.bzl_kw.md_docs.md`](./xnnpack_buck_shim.bzl_kw.md_docs.md)
- [`LICENSES_BUNDLED.txt_kw.md_docs.md`](./LICENSES_BUNDLED.txt_kw.md_docs.md)
- [`README.md_docs.md_docs.md`](./README.md_docs.md_docs.md)
- [`kineto.buck.bzl_docs.md_docs.md`](./kineto.buck.bzl_docs.md_docs.md)
- [`generate-cpuinfo-wrappers.py_kw.md_docs.md`](./generate-cpuinfo-wrappers.py_kw.md_docs.md)
- [`xnnpack_buck_shim.bzl_docs.md_docs.md`](./xnnpack_buck_shim.bzl_docs.md_docs.md)
- [`eigen_pin.txt_docs.md_docs.md`](./eigen_pin.txt_docs.md_docs.md)
- [`build_bundled.py_kw.md_docs.md`](./build_bundled.py_kw.md_docs.md)
- [`generate-cpuinfo-wrappers.py_docs.md_docs.md`](./generate-cpuinfo-wrappers.py_docs.md_docs.md)


## Cross-References

- **File Documentation**: `xnnpack_src_defs.bzl_docs.md_docs.md`
- **Keyword Index**: `xnnpack_src_defs.bzl_docs.md_kw.md`
- **Folder Index**: `index.md`
- **Folder Documentation**: `doc.md`

---

*Generated by PyTorch Repository Documentation System*
