// Seed: 2396652326
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic id_3;
  wire  id_4;
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd90
) (
    input wire _id_0,
    input tri1 id_1,
    input wor  id_2,
    input wor  id_3
);
  logic [id_0 : -1 'b0] id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
endmodule
