// Generated by CIRCT firtool-1.62.0
module Botton(
  input        clock,
               reset,
               io_in_up,
               io_in_down,
               io_in_left,
               io_in_right,
  output [2:0] io_out
);

  reg [2:0] reg_0;
  always @(posedge clock) begin
    if (reset)
      reg_0 <= 3'h0;
    else if (io_in_right)
      reg_0 <= {1'h0, reg_0[2:1]};
    else if (io_in_left)
      reg_0 <= {reg_0[1:0], 1'h0};
    else if (io_in_down)
      reg_0 <= reg_0 - 3'h1;
    else if (io_in_up)
      reg_0 <= reg_0 + 3'h1;
  end // always @(posedge)
  assign io_out = reg_0;
endmodule

