\hypertarget{union__hw__enet__tcr}{}\section{\+\_\+hw\+\_\+enet\+\_\+tcr Union Reference}
\label{union__hw__enet__tcr}\index{\+\_\+hw\+\_\+enet\+\_\+tcr@{\+\_\+hw\+\_\+enet\+\_\+tcr}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+T\+CR -\/ Transmit Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__tcr_1_1__hw__enet__tcr__bitfields}{\+\_\+hw\+\_\+enet\+\_\+tcr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__tcr_a8ac1814af4ed5f90b6de5e440208acdf}{}\label{union__hw__enet__tcr_a8ac1814af4ed5f90b6de5e440208acdf}

\item 
struct \hyperlink{struct__hw__enet__tcr_1_1__hw__enet__tcr__bitfields}{\+\_\+hw\+\_\+enet\+\_\+tcr\+::\+\_\+hw\+\_\+enet\+\_\+tcr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__tcr_ab7e9f0714e510dde33bf59b55677a732}{}\label{union__hw__enet__tcr_ab7e9f0714e510dde33bf59b55677a732}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+T\+CR -\/ Transmit Control Register (RW) 

Reset value\+: 0x00000000U

T\+CR is read/write and configures the transmit block. This register is cleared at system reset. F\+D\+EN can only be modified when E\+CR\mbox{[}E\+T\+H\+E\+R\+EN\mbox{]} is cleared. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
