

================================================================
== Vitis HLS Report for 'read_markers_1_Pipeline_VITIS_LOOP_1104_2'
================================================================
* Date:           Tue Jun 18 12:24:22 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.787 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1104_2  |       16|       16|         1|          1|          1|    16|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      75|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|       27|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       27|     138|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln1104_fu_176_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln1105_fu_149_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln878_fu_126_p2    |         +|   0|  0|  15|           8|           1|
    |count_1_fu_170_p2      |         +|   0|  0|  19|          12|          12|
    |icmp_ln1104_fu_114_p2  |      icmp|   0|  0|  12|           5|           5|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  75|          40|          29|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_sig_allocacmp_count_load           |   9|          2|   12|         24|
    |ap_sig_allocacmp_i                    |   9|          2|    5|         10|
    |ap_sig_allocacmp_inc_i14_i96_in_load  |   9|          2|    8|         16|
    |count_fu_52                           |   9|          2|   12|         24|
    |i_1_fu_56                             |   9|          2|    5|         10|
    |inc_i14_i96_in_fu_60                  |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   51|        102|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   1|   0|    1|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |count_fu_52           |  12|   0|   12|          0|
    |i_1_fu_56             |   5|   0|    5|          0|
    |inc_i14_i96_in_fu_60  |   8|   0|    8|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  27|   0|   27|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1104_2|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1104_2|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1104_2|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1104_2|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1104_2|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1104_2|  return value|
|index                               |   in|    8|     ap_none|                                      index|        scalar|
|p_xhtbl_bits_2                      |   in|   10|     ap_none|                             p_xhtbl_bits_2|        scalar|
|count_out                           |  out|   12|      ap_vld|                                  count_out|       pointer|
|count_out_ap_vld                    |  out|    1|      ap_vld|                                  count_out|       pointer|
|p_jinfo_dc_xhuff_tbl_bits_address0  |  out|    8|   ap_memory|                  p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_dc_xhuff_tbl_bits_ce0       |  out|    1|   ap_memory|                  p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_dc_xhuff_tbl_bits_we0       |  out|    1|   ap_memory|                  p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_dc_xhuff_tbl_bits_d0        |  out|    8|   ap_memory|                  p_jinfo_dc_xhuff_tbl_bits|         array|
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%count = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 4 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%inc_i14_i96_in = alloca i32 1"   --->   Operation 6 'alloca' 'inc_i14_i96_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_xhtbl_bits_2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_xhtbl_bits_2"   --->   Operation 7 'read' 'p_xhtbl_bits_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%index_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %index"   --->   Operation 8 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 %index_read, i8 %inc_i14_i96_in"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln1077 = store i5 1, i5 %i_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 10 'store' 'store_ln1077' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln1077 = store i12 0, i12 %count" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 11 'store' 'store_ln1077' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i41"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i5 %i_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1104->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.82ns)   --->   "%icmp_ln1104 = icmp_eq  i5 %i, i5 17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1104->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 14 'icmp' 'icmp_ln1104' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln1104 = br i1 %icmp_ln1104, void %for.inc.i41.split, void %VITIS_LOOP_1115_3.i.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1104->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 15 'br' 'br_ln1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%count_load = load i12 %count" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1106->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 16 'load' 'count_load' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%inc_i14_i96_in_load = load i8 %inc_i14_i96_in" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1087->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 17 'load' 'inc_i14_i96_in_load' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.87ns)   --->   "%add_ln878 = add i8 %inc_i14_i96_in_load, i8 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1087->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 18 'add' 'add_ln878' <Predicate = (!icmp_ln1104)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln1077 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 19 'specpipeline' 'specpipeline_ln1077' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1077 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln1077' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln1104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1104->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 21 'specloopname' 'specloopname_ln1104' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1105 = zext i8 %add_ln878" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1105->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 22 'zext' 'zext_ln1105' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %i, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1105->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 23 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1105_1 = zext i7 %shl_ln5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1105->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 24 'zext' 'zext_ln1105_1' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.93ns)   --->   "%add_ln1105 = add i10 %zext_ln1105_1, i10 %p_xhtbl_bits_2_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1105->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 25 'add' 'add_ln1105' <Predicate = (!icmp_ln1104)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln1105, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1105->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 26 'partselect' 'lshr_ln' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1105_2 = zext i8 %lshr_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1105->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 27 'zext' 'zext_ln1105_2' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_addr = getelementptr i8 %p_jinfo_dc_xhuff_tbl_bits, i64 0, i64 %zext_ln1105_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1105->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 28 'getelementptr' 'p_jinfo_dc_xhuff_tbl_bits_addr' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln1105 = store i8 %add_ln878, i8 %p_jinfo_dc_xhuff_tbl_bits_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1105->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 29 'store' 'store_ln1105' <Predicate = (!icmp_ln1104)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_1 : Operation 30 [1/1] (0.99ns)   --->   "%count_1 = add i12 %zext_ln1105, i12 %count_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1106->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 30 'add' 'count_1' <Predicate = (!icmp_ln1104)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.82ns)   --->   "%add_ln1104 = add i5 %i, i5 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1104->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 31 'add' 'add_ln1104' <Predicate = (!icmp_ln1104)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln878 = store i8 %add_ln878, i8 %inc_i14_i96_in" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1087->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 32 'store' 'store_ln878' <Predicate = (!icmp_ln1104)> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln1077 = store i5 %add_ln1104, i5 %i_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 33 'store' 'store_ln1077' <Predicate = (!icmp_ln1104)> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln1077 = store i12 %count_1, i12 %count" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 34 'store' 'store_ln1077' <Predicate = (!icmp_ln1104)> <Delay = 0.46>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln1104 = br void %for.inc.i41" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1104->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 35 'br' 'br_ln1104' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%count_load_1 = load i12 %count"   --->   Operation 36 'load' 'count_load_1' <Predicate = (icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %count_out, i12 %count_load_1"   --->   Operation 37 'write' 'write_ln0' <Predicate = (icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln1104)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_xhtbl_bits_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_jinfo_dc_xhuff_tbl_bits]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
count                          (alloca           ) [ 01]
i_1                            (alloca           ) [ 01]
inc_i14_i96_in                 (alloca           ) [ 01]
p_xhtbl_bits_2_read            (read             ) [ 00]
index_read                     (read             ) [ 00]
store_ln0                      (store            ) [ 00]
store_ln1077                   (store            ) [ 00]
store_ln1077                   (store            ) [ 00]
br_ln0                         (br               ) [ 00]
i                              (load             ) [ 00]
icmp_ln1104                    (icmp             ) [ 01]
br_ln1104                      (br               ) [ 00]
count_load                     (load             ) [ 00]
inc_i14_i96_in_load            (load             ) [ 00]
add_ln878                      (add              ) [ 00]
specpipeline_ln1077            (specpipeline     ) [ 00]
speclooptripcount_ln1077       (speclooptripcount) [ 00]
specloopname_ln1104            (specloopname     ) [ 00]
zext_ln1105                    (zext             ) [ 00]
shl_ln5                        (bitconcatenate   ) [ 00]
zext_ln1105_1                  (zext             ) [ 00]
add_ln1105                     (add              ) [ 00]
lshr_ln                        (partselect       ) [ 00]
zext_ln1105_2                  (zext             ) [ 00]
p_jinfo_dc_xhuff_tbl_bits_addr (getelementptr    ) [ 00]
store_ln1105                   (store            ) [ 00]
count_1                        (add              ) [ 00]
add_ln1104                     (add              ) [ 00]
store_ln878                    (store            ) [ 00]
store_ln1077                   (store            ) [ 00]
store_ln1077                   (store            ) [ 00]
br_ln1104                      (br               ) [ 00]
count_load_1                   (load             ) [ 00]
write_ln0                      (write            ) [ 00]
ret_ln0                        (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="index">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_xhtbl_bits_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_xhtbl_bits_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="count_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_jinfo_dc_xhuff_tbl_bits">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_xhuff_tbl_bits"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="count_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="inc_i14_i96_in_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inc_i14_i96_in/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_xhtbl_bits_2_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="10" slack="0"/>
<pin id="66" dir="0" index="1" bw="10" slack="0"/>
<pin id="67" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_xhtbl_bits_2_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="index_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="12" slack="0"/>
<pin id="79" dir="0" index="2" bw="12" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="p_jinfo_dc_xhuff_tbl_bits_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="8" slack="0"/>
<pin id="87" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_jinfo_dc_xhuff_tbl_bits_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln1105_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1105/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln1077_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="5" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1077/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln1077_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="12" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1077/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="0"/>
<pin id="113" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln1104_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="5" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1104/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="count_load_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="inc_i14_i96_in_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inc_i14_i96_in_load/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln878_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln878/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln1105_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1105/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="shl_ln5_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="0" index="1" bw="5" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln1105_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1105_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln1105_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="0" index="1" bw="10" slack="0"/>
<pin id="152" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1105/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="lshr_ln_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="10" slack="0"/>
<pin id="158" dir="0" index="2" bw="3" slack="0"/>
<pin id="159" dir="0" index="3" bw="5" slack="0"/>
<pin id="160" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln1105_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1105_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="count_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="12" slack="0"/>
<pin id="173" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln1104_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1104/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln878_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln878/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln1077_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="0" index="1" bw="5" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1077/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln1077_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="0" index="1" bw="12" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1077/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="count_load_1_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="0"/>
<pin id="199" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load_1/1 "/>
</bind>
</comp>

<comp id="201" class="1005" name="count_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="inc_i14_i96_in_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="inc_i14_i96_in "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="50" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="48" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="70" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="126" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="136"><net_src comp="126" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="111" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="64" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="149" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="168"><net_src comp="155" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="174"><net_src comp="133" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="120" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="111" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="126" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="176" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="170" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="197" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="204"><net_src comp="52" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="56" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="219"><net_src comp="60" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="182" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: count_out | {1 }
	Port: p_jinfo_dc_xhuff_tbl_bits | {1 }
 - Input state : 
	Port: read_markers.1_Pipeline_VITIS_LOOP_1104_2 : index | {1 }
	Port: read_markers.1_Pipeline_VITIS_LOOP_1104_2 : p_xhtbl_bits_2 | {1 }
	Port: read_markers.1_Pipeline_VITIS_LOOP_1104_2 : p_jinfo_dc_xhuff_tbl_bits | {}
  - Chain level:
	State 1
		store_ln1077 : 1
		store_ln1077 : 1
		i : 1
		icmp_ln1104 : 2
		br_ln1104 : 3
		count_load : 1
		inc_i14_i96_in_load : 1
		add_ln878 : 2
		zext_ln1105 : 3
		shl_ln5 : 2
		zext_ln1105_1 : 3
		add_ln1105 : 4
		lshr_ln : 5
		zext_ln1105_2 : 6
		p_jinfo_dc_xhuff_tbl_bits_addr : 7
		store_ln1105 : 8
		count_1 : 4
		add_ln1104 : 2
		store_ln878 : 3
		store_ln1077 : 3
		store_ln1077 : 5
		count_load_1 : 1
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        add_ln878_fu_126        |    0    |    15   |
|    add   |        add_ln1105_fu_149       |    0    |    17   |
|          |         count_1_fu_170         |    0    |    19   |
|          |        add_ln1104_fu_176       |    0    |    12   |
|----------|--------------------------------|---------|---------|
|   icmp   |       icmp_ln1104_fu_114       |    0    |    12   |
|----------|--------------------------------|---------|---------|
|   read   | p_xhtbl_bits_2_read_read_fu_64 |    0    |    0    |
|          |      index_read_read_fu_70     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |      write_ln0_write_fu_76     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       zext_ln1105_fu_133       |    0    |    0    |
|   zext   |      zext_ln1105_1_fu_145      |    0    |    0    |
|          |      zext_ln1105_2_fu_165      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|         shl_ln5_fu_137         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|         lshr_ln_fu_155         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    75   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     count_reg_201    |   12   |
|      i_1_reg_209     |    5   |
|inc_i14_i96_in_reg_216|    8   |
+----------------------+--------+
|         Total        |   25   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   75   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   25   |    -   |
+-----------+--------+--------+
|   Total   |   25   |   75   |
+-----------+--------+--------+
