Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.77 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.77 secs
 
--> Reading design: emac_example_design.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "emac_example_design.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "emac_example_design"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : emac_example_design
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/ddr2_phy_dq_iob.v" in library work
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/ddr2_phy_dqs_iob.v" in library work
Module <ddr2_phy_dq_iob> compiled
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/ddr2_phy_dm_iob.v" in library work
Module <ddr2_phy_dqs_iob> compiled
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/ddr2_phy_calib.v" in library work
Module <ddr2_phy_dm_iob> compiled
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/ddr2_usr_wr.v" in library work
Module <ddr2_phy_calib> compiled
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/ddr2_usr_rd.v" in library work
Module <ddr2_usr_wr> compiled
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/ddr2_usr_addr_fifo.v" in library work
Module <ddr2_usr_rd> compiled
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/ddr2_phy_write.v" in library work
Module <ddr2_usr_addr_fifo> compiled
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/ddr2_phy_io.v" in library work
Module <ddr2_phy_write> compiled
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/ddr2_phy_init.v" in library work
Module <ddr2_phy_io> compiled
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/ddr2_phy_ctl_io.v" in library work
Module <ddr2_phy_init> compiled
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/ddr2_usr_top.v" in library work
Module <ddr2_phy_ctl_io> compiled
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/ddr2_phy_top.v" in library work
Module <ddr2_usr_top> compiled
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/ddr2_ctrl.v" in library work
Module <ddr2_phy_top> compiled
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/ddr2_mem_if_top.v" in library work
Module <ddr2_ctrl> compiled
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/ddr2_top.v" in library work
Module <ddr2_mem_if_top> compiled
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/ddr2_infrastructure.v" in library work
Module <ddr2_top> compiled
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/ddr2_idelay_ctrl.v" in library work
Module <ddr2_infrastructure> compiled
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/ddr2_chipscope.v" in library work
Module <ddr2_idelay_ctrl> compiled
Module <icon4> compiled
Module <vio_async_in192> compiled
Module <vio_async_in96> compiled
Module <vio_async_in100> compiled
Compiling verilog file "ipcore_dir/MIG/user_design/rtl/MIG.v" in library work
Module <vio_sync_out32> compiled
Compiling verilog file "write_burst.v" in library work
Module <MIG> compiled
Compiling verilog file "tx_client_fifo_8.v" in library work
Module <write_burst> compiled
Compiling verilog file "rx_client_fifo_8.v" in library work
Module <tx_client_fifo_8> compiled
Compiling verilog file "read_burst.v" in library work
Module <rx_client_fifo_8> compiled
Compiling verilog file "ram_initiator.v" in library work
Module <read_burst> compiled
Compiling verilog file "ps2_host.v" in library work
Compiling verilog include file "ps2_host_clk_ctrl.v"
Compiling verilog include file "ps2_host_defines.v"
Module <ram_initiator> compiled
Compiling verilog include file "ps2_host_watchdog.v"
Compiling verilog include file "ps2_host_defines.v"
Module <ps2_host_clk_ctrl> compiled
Compiling verilog include file "ps2_host_rx.v"
Module <ps2_host_watchdog> compiled
Compiling verilog include file "ps2_host_tx.v"
Module <ps2_host_rx> compiled
Module <ps2_host_tx> compiled
Compiling verilog file "mouse_configuration.v" in library work
Module <ps2_host> compiled
Compiling verilog file "keyboard_controller.v" in library work
Module <mouse_configuration> compiled
Compiling verilog file "iic_init.v" in library work
Module <keyboard_controller> compiled
Compiling verilog file "gmii_if.v" in library work
Module <iic_init> compiled
Compiling verilog file "frame_reader.v" in library work
Module <gmii_if> compiled
Compiling verilog file "emac.v" in library work
Module <frame_reader> compiled
Compiling verilog file "edge_detector.v" in library work
Module <emac> compiled
Compiling verilog file "arbitrator.v" in library work
Module <edge_detector> compiled
Compiling verilog file "tft_interface.v" in library work
Module <arbitrator> compiled
Compiling verilog file "ram_mux.v" in library work
Module <tft_interface> compiled
Compiling verilog file "mouse.v" in library work
Module <ram_mux> compiled
Compiling verilog file "keyboard.v" in library work
Module <mouse> compiled
Compiling verilog file "ip_header_checksum.v" in library work
Module <keyboard> compiled
Compiling verilog file "ram_clk_gen.v" in library work
Module <ip_header_checksum> compiled
Compiling verilog file "ipcore_dir/ram_2940x16.v" in library work
Module <ram_clk_gen> compiled
Compiling verilog file "clk200gen.v" in library work
Module <ram_2940x16> compiled
Compiling verilog file "eth_fifo_8.v" in library work
Module <clk200gen> compiled
Compiling verilog file "ethernet_to_ram.v" in library work
Module <eth_fifo_8> compiled
Compiling verilog file "emac_block.v" in library work
Module <ethernet_to_ram> compiled
Compiling verilog file "sound_buffering.v" in library work
Module <emac_block> compiled
Compiling verilog file "rx_data_mac.v" in library work
Module <sound_buffering> compiled
Compiling verilog file "ram_dvi_sync.v" in library work
Module <rx_data_mac> compiled
Compiling verilog file "peripheral_monitor.v" in library work
Module <ram_dvi_sync> compiled
Compiling verilog file "clk25_gen.v" in library work
Module <peripheral_monitor> compiled
Compiling verilog file "frame_buffer.v" in library work
Module <clk25_gen> compiled
Compiling verilog file "emac_locallink.v" in library work
Module <frame_buffer> compiled
Compiling verilog file "edge_detect.v" in library work
Module <emac_locallink> compiled
Compiling verilog file "devices.v" in library work
Module <edge_detect> compiled
Compiling verilog file "cross_domain_clock.v" in library work
Module <devices> compiled
Compiling verilog file "address_swap_module_8.v" in library work
Module <cross_domain_clock> compiled
Compiling verilog file "action_transmitter.v" in library work
Module <tx_data_mac> compiled
Compiling verilog file "emac_example_design.v" in library work
Module <data_tx> compiled
Module <emac_example_design> compiled
WARNING:HDLCompilers:188 - "tft_interface.v" line 499 Index in bit-select of vector wire 'TFT_VGA_R' is out of range
WARNING:HDLCompilers:188 - "tft_interface.v" line 500 Index in bit-select of vector wire 'TFT_VGA_R' is out of range
WARNING:HDLCompilers:188 - "tft_interface.v" line 507 Index in bit-select of vector wire 'TFT_VGA_G' is out of range
WARNING:HDLCompilers:188 - "tft_interface.v" line 508 Index in bit-select of vector wire 'TFT_VGA_G' is out of range
WARNING:HDLCompilers:188 - "tft_interface.v" line 515 Index in bit-select of vector wire 'TFT_VGA_B' is out of range
WARNING:HDLCompilers:188 - "tft_interface.v" line 516 Index in bit-select of vector wire 'TFT_VGA_B' is out of range
No errors in compilation
Analysis of file <"emac_example_design.prj"> succeeded.
 
Compiling vhdl file "C:/VHDL/fpga_client_v2/ac97_timing.vhd" in Library work.
Architecture imp of Entity ac97_timing is up to date.
Compiling vhdl file "C:/VHDL/fpga_client_v2/ac97_command_rom.vhd" in Library work.
Architecture imp of Entity ac97_command_rom is up to date.
Compiling vhdl file "C:/VHDL/fpga_client_v2/ac97_core.vhd" in Library work.
Architecture imp of Entity ac97_core is up to date.
Compiling vhdl file "C:/VHDL/fpga_client_v2/ac97_if.vhd" in Library work.
Architecture imp of Entity ac97_if is up to date.
Compiling vhdl file "C:/VHDL/fpga_client_v2/clock_gen.vhd" in Library work.
Architecture rtl of Entity clock_gen is up to date.
Compiling vhdl file "C:/VHDL/fpga_client_v2/HDMIController.vhd" in Library work.
Architecture behavioral of Entity hdmicontroller is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <emac_example_design> in library <work>.

Analyzing hierarchy for module <emac_locallink> in library <work>.

Analyzing hierarchy for module <tx_data_mac> in library <work> with parameters.
	DST_IP = "10101001111111101100100011001101"
	DST_MAC = "000000000010001101010101000111000011010101100011"
	DST_PORT = "0001000111011000"
	IP_FRAG = "0000000000000"
	IP_IDENTIFICATION = "1010101010111011"
	SRC_IP = "10101001111111101001000011101001"
	SRC_MAC = "000000000010001101010101000111000011010101100101"
	SRC_PORT = "0001000111010010"

Analyzing hierarchy for module <rx_data_mac> in library <work> with parameters.
	SRC_IP = "10101001111111101001000011101001"
	SRC_MAC = "000000000010001101010101000111000011010101100101"

Analyzing hierarchy for entity <clock_gen> in library <work> (architecture <rtl>).

Analyzing hierarchy for module <edge_detect> in library <work>.

Analyzing hierarchy for module <data_tx> in library <work> with parameters.
	connection_length = "00100010"
	keyboard_length = "00011000"
	mouse_length = "00011000"

Analyzing hierarchy for module <peripheral_monitor> in library <work>.

Analyzing hierarchy for module <devices> in library <work>.

Analyzing hierarchy for module <cross_domain_clock> in library <work>.

Analyzing hierarchy for entity <ac97_if> in library <work> (architecture <imp>).

Analyzing hierarchy for module <sound_buffering> in library <work> with parameters.
	buffer_size = "1011101101111111"

Analyzing hierarchy for module <clk25_gen> in library <work>.

Analyzing hierarchy for module <frame_buffer> in library <work>.

Analyzing hierarchy for module <ram_dvi_sync> in library <work>.

Analyzing hierarchy for entity <hdmicontroller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <emac_block> in library <work>.

Analyzing hierarchy for module <eth_fifo_8> in library <work> with parameters.
	FULL_DUPLEX_ONLY = "00000000000000000000000000000000"

Analyzing hierarchy for module <ip_header_checksum> in library <work>.

Analyzing hierarchy for module <keyboard> in library <work>.

Analyzing hierarchy for module <mouse> in library <work>.

Analyzing hierarchy for entity <ac97_command_rom> in library <work> (architecture <imp>) with generics.
	COMMAND_0 = "1000000000000000000000000"
	COMMAND_1 = "1000000100000100000001000"
	COMMAND_2 = "1000001000000100000001000"
	COMMAND_3 = "1000010101000000000000000"
	COMMAND_4 = "1000110000000100000001000"
	COMMAND_5 = "1001000001000000000000000"
	COMMAND_6 = "0000000000000000000000000"
	COMMAND_7 = "0000000000000000000000000"
	COMMAND_8 = "0000000000000000000000000"
	COMMAND_9 = "0000000000000000000000000"
	COMMAND_A = "0000000000000000000000000"
	COMMAND_B = "0000000000000000000000000"
	COMMAND_C = "0000000000000000000000000"
	COMMAND_D = "0000000000000000000000000"
	COMMAND_E = "0000000000000000000000000"
	COMMAND_F = "0000000000000000000000000"

Analyzing hierarchy for entity <ac97_core> in library <work> (architecture <imp>) with generics.
	C_PCM_DATA_WIDTH = 16

Analyzing hierarchy for module <clk200gen> in library <work>.

Analyzing hierarchy for module <ram_clk_gen> in library <work>.

Analyzing hierarchy for module <ram_mux> in library <work>.

Analyzing hierarchy for module <ethernet_to_ram> in library <work>.

Analyzing hierarchy for module <MIG> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	APPDATA_WIDTH = "00000000000000000000000010000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000011"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000001111101000000"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = "00000000000000000000000000000001"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000001"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	RST_ACT_LOW = "00000000000000000000000000000001"
	SIM_ONLY = "00000000000000000000000000000000"
	TRAS = "00000000000000001001110001000000"
	TRCD = "00000000000000000011101010011000"
	TREFI_NS = "00000000000000000001111001111000"
	TRFC = "00000000000000011001101000101000"
	TRP = "00000000000000000011101010011000"
	TRTP = "00000000000000000001110101001100"
	TWO_T_TIME_EN = "00000000000000000000000000000001"
	TWR = "00000000000000000011101010011000"
	TWTR = "00000000000000000001110101001100"

Analyzing hierarchy for module <tft_interface> in library <work> with parameters.
	C_FAMILY = "virtex5"
	C_I2C_SLAVE_ADDR = "1110110"
	C_IOREG_STYLE = 0
	C_TFT_INTERFACE = 1

Analyzing hierarchy for module <gmii_if> in library <work>.

Analyzing hierarchy for module <emac> in library <work>.

Analyzing hierarchy for module <tx_client_fifo_8> in library <work> with parameters.
	DATA_s = "01"
	DROP_s = "0111"
	EOF_s = "10"
	FRAME_s = "0110"
	FULL_DUPLEX_ONLY = "00000000000000000000000000000000"
	IDLE_s = "0000"
	OVFLOW_s = "11"
	QUEUE1_s = "0001"
	QUEUE2_s = "0010"
	QUEUE3_s = "0011"
	QUEUE_ACK_s = "0100"
	RETRANSMIT_s = "1000"
	WAIT_ACK_s = "0101"
	WAIT_s = "00"

Analyzing hierarchy for module <rx_client_fifo_8> in library <work> with parameters.
	BF_s = "100"
	DATA_s = "110"
	END_s = "010"
	EOF_s = "111"
	FRAME_s = "001"
	GF_s = "011"
	IDLE_s = "000"
	OVFLOW_s = "101"
	QUEUE1_s = "001"
	QUEUE2_s = "010"
	QUEUE3_s = "011"
	QUEUE_SOF_s = "100"
	SOF_s = "101"
	WAIT_s = "000"

Analyzing hierarchy for module <ps2_host> in library <work>.

Analyzing hierarchy for module <edge_detector> in library <work>.

Analyzing hierarchy for module <keyboard_controller> in library <work>.

Analyzing hierarchy for module <mouse_configuration> in library <work>.

Analyzing hierarchy for entity <ac97_timing> in library <work> (architecture <imp>).

Analyzing hierarchy for module <ram_initiator> in library <work>.

Analyzing hierarchy for module <write_burst> in library <work>.

Analyzing hierarchy for module <read_burst> in library <work>.

Analyzing hierarchy for module <arbitrator> in library <work>.

Analyzing hierarchy for module <frame_reader> in library <work>.

Analyzing hierarchy for module <ddr2_idelay_ctrl> in library <work> with parameters.
	IODELAY_GRP = "IODELAY_MIG"

Analyzing hierarchy for module <ddr2_infrastructure> in library <work> with parameters.
	RST_ACT_LOW = "00000000000000000000000000000001"
	RST_SYNC_NUM = "00000000000000000000000000011001"

Analyzing hierarchy for module <ddr2_top> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	APPDATA_WIDTH = "00000000000000000000000010000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000011"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000001111101000000"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_WIDTH = "00000000000000000000000000001000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = "00000000000000000000000000000001"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000001"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	SIM_ONLY = "00000000000000000000000000000000"
	TRAS = "00000000000000001001110001000000"
	TRCD = "00000000000000000011101010011000"
	TREFI_NS = "00000000000000000001111001111000"
	TRFC = "00000000000000011001101000101000"
	TRP = "00000000000000000011101010011000"
	TRTP = "00000000000000000001110101001100"
	TWO_T_TIME_EN = "00000000000000000000000000000001"
	TWR = "00000000000000000011101010011000"
	TWTR = "00000000000000000001110101001100"
	USE_DM_PORT = "00000000000000000000000000000000"

Analyzing hierarchy for module <iic_init> in library <work> with parameters.
	ACK = "1"
	CLK_FALL = "011"
	CLK_RATE_MHZ = "00000000000000000000000001100100"
	CLK_RISE = "101"
	C_I2C_SLAVE_ADDR = "1110110"
	DATA0 = "11000000"
	DATA1 = "00001001"
	DATA2a = "00000110"
	DATA2b = "00000110"
	DATA3a = "00100110"
	DATA3b = "00100110"
	DATA4a = "10100000"
	DATA4b = "10100000"
	IDLE = "000"
	INIT = "001"
	REG_ADDR0 = "01001001"
	REG_ADDR1 = "00100001"
	REG_ADDR2 = "00110011"
	REG_ADDR3 = "00110100"
	REG_ADDR4 = "00110110"
	SCK_PERIOD_US = "00000000000000000000000000111100"
	SDA_BUFFER_MSB = "00000000000000000000000000011011"
	SETUP = "100"
	START = "010"
	START_BIT = "1"
	STOP_BIT = "0"
	TRANSITION_CYCLE = "00000000000000000000101110111000"
	TRANSITION_CYCLE_MSB = "00000000000000000000000000001011"
	WAIT_IIC = "110"
	WRITE = "0"
	XFER_DONE = "111"

Analyzing hierarchy for module <ps2_host_clk_ctrl> in library <work>.

Analyzing hierarchy for module <ps2_host_watchdog> in library <work>.

Analyzing hierarchy for module <ps2_host_rx> in library <work>.

Analyzing hierarchy for module <ps2_host_tx> in library <work>.

Analyzing hierarchy for module <ddr2_mem_if_top> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	APPDATA_WIDTH = "00000000000000000000000010000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000011"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000001111101000000"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000001"
	DDR_TYPE = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_WIDTH = "00000000000000000000000000001000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = "00000000000000000000000000000001"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000001"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	SIM_ONLY = "00000000000000000000000000000000"
	TRAS = "00000000000000001001110001000000"
	TRCD = "00000000000000000011101010011000"
	TREFI_NS = "00000000000000000001111001111000"
	TRFC = "00000000000000011001101000101000"
	TRP = "00000000000000000011101010011000"
	TRTP = "00000000000000000001110101001100"
	TWO_T_TIME_EN = "00000000000000000000000000000001"
	TWR = "00000000000000000011101010011000"
	TWTR = "00000000000000000001110101001100"
	USE_DM_PORT = "00000000000000000000000000000000"

Analyzing hierarchy for module <ddr2_phy_top> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000011"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000001111101000000"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000001"
	DDR_TYPE = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_WIDTH = "00000000000000000000000000001000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000001"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	SIM_ONLY = "00000000000000000000000000000000"
	TWO_T_TIME_EN = "00000000000000000000000000000001"
	TWR = "00000000000000000011101010011000"
	USE_DM_PORT = "00000000000000000000000000000000"

Analyzing hierarchy for module <ddr2_usr_top> in library <work> with parameters.
	APPDATA_WIDTH = "00000000000000000000000010000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"

Analyzing hierarchy for module <ddr2_ctrl> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BANK_RANGE_END = "00000000000000000000000000011000"
	BANK_RANGE_START = "00000000000000000000000000010111"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_LEN_DIV2 = "00000000000000000000000000000010"
	CAS_LAT = "00000000000000000000000000000011"
	CAS_LAT_RD = 3
	CLK_PERIOD = "00000000000000000001111101000000"
	CMP_BANK_RANGE_END = "00000000000000000000000000001110"
	CMP_BANK_RANGE_START = "00000000000000000000000000001101"
	CMP_CS_RANGE_END = "00000000000000000000000000001110"
	CMP_CS_RANGE_START = "00000000000000000000000000001111"
	CMP_ROW_RANGE_END = "00000000000000000000000000001100"
	CMP_ROW_RANGE_START = "00000000000000000000000000000000"
	CMP_WIDTH = "00000000000000000000000000001111"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_BITS_FIX = "00000000000000000000000000000001"
	CS_NUM = "00000000000000000000000000000001"
	CS_RANGE_END = "00000000000000000000000000011000"
	CS_RANGE_START = "00000000000000000000000000011001"
	CTRL_ACTIVE = "00101"
	CTRL_ACTIVE_WAIT = "00110"
	CTRL_AUTO_REFRESH = "00011"
	CTRL_AUTO_REFRESH_WAIT = "00100"
	CTRL_BURST_READ = "00111"
	CTRL_BURST_WRITE = "01001"
	CTRL_IDLE = "00000"
	CTRL_PRECHARGE = "00001"
	CTRL_PRECHARGE_WAIT = "00010"
	CTRL_PRECHARGE_WAIT1 = "01011"
	CTRL_READ_WAIT = "01000"
	CTRL_WRITE_WAIT = "01010"
	DDR_TYPE = "00000000000000000000000000000001"
	ECC_ENABLE = "00000000000000000000000000000000"
	MULTI_BANK_EN = "00000000000000000000000000000001"
	OPEN_BANK_NUM = "00000000000000000000000000000100"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_RANGE_END = "00000000000000000000000000010110"
	ROW_RANGE_START = "00000000000000000000000000001010"
	ROW_WIDTH = "00000000000000000000000000001101"
	TRAS = "00000000000000001001110001000000"
	TRAS_COUNT = "00000000000000000000000000000110"
	TRAS_CYC = 6
	TRCD = "00000000000000000011101010011000"
	TRCD_COUNT = "00000000000000000000000000000010"
	TRCD_CYC = 2
	TREFI_COUNT = "00000000000000000000001111001110"
	TREFI_NS = "00000000000000000001111001111000"
	TRFC = "00000000000000011001101000101000"
	TRFC_COUNT = "00000000000000000000000000001110"
	TRFC_CYC = 14
	TRP = "00000000000000000011101010011000"
	TRP_COUNT = "00000000000000000000000000000011"
	TRP_CYC = 3
	TRRD = "00000000000000000010011100010000"
	TRRD_COUNT = "00000000000000000000000000000010"
	TRRD_CYC = 2
	TRTP = "00000000000000000001110101001100"
	TRTP_COUNT = "00000000000000000000000000000010"
	TRTP_CYC = 2
	TRTP_TMP_MIN = 2
	TRTW_COUNT = "00000000000000000000000000000110"
	TRTW_CYC = "00000000000000000000000000000110"
	TWO_T_TIME_EN = "00000000000000000000000000000001"
	TWR = "00000000000000000011101010011000"
	TWR_COUNT = "00000000000000000000000000000110"
	TWR_CYC = 6
	TWTR = "00000000000000000001110101001100"
	TWTR_COUNT = "00000000000000000000000000000110"
	TWTR_CYC = 6
	TWTR_TMP_MIN = 2
	WR_LAT = 2

Analyzing hierarchy for module <ddr2_phy_write> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000011"
	CS_NUM = "00000000000000000000000000000001"
	DDR1 = "00000000000000000000000000000000"
	DDR2 = "00000000000000000000000000000001"
	DDR3 = "00000000000000000000000000000010"
	DDR_TYPE = "00000000000000000000000000000001"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	MASK_WIDTH = "00000000000000000000000000001000"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WR_LATENCY = "00000000000000000000000000000010"
	REG_ENABLE = "00000000000000000000000000000000"
	WR_LATENCY = "00000000000000000000000000000010"

Analyzing hierarchy for module <ddr2_phy_io> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000011"
	CLK_PERIOD = "00000000000000000001111101000000"
	CLK_WIDTH = "00000000000000000000000000000010"
	DDR_TYPE = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_TO_BYTE_RATIO = "00000000000000000000000000000001"
	DM_WIDTH = "00000000000000000000000000001000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	ODT_WIDTH = "00000000000000000000000000000001"
	REG_ENABLE = "00000000000000000000000000000000"
	SIM_ONLY = "00000000000000000000000000000000"
	USE_DM_PORT = "00000000000000000000000000000000"

Analyzing hierarchy for module <ddr2_phy_ctl_io> in library <work> with parameters.
	BANK_WIDTH = "00000000000000000000000000000010"
	CKE_WIDTH = "00000000000000000000000000000001"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000001"
	DDR_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000001"
	ROW_WIDTH = "00000000000000000000000000001101"
	TWO_T_TIME_EN = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_phy_init> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000011"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000001111101000000"
	CNTNEXT_CMD = "1111111"
	CNTNEXT_RD = "1111"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_BITS_FIX = "00000000000000000000000000000001"
	CS_NUM = "00000000000000000000000000000001"
	DDR1 = "00000000000000000000000000000000"
	DDR2 = "00000000000000000000000000000001"
	DDR3 = "00000000000000000000000000000010"
	DDR_TYPE = "00000000000000000000000000000001"
	DQ_WIDTH = "00000000000000000000000001000000"
	INIT_AUTO_REFRESH = "01010"
	INIT_AUTO_REFRESH_WAIT = "10000"
	INIT_CAL1_READ = "00000"
	INIT_CAL1_READ_WAIT = "10100"
	INIT_CAL1_WRITE = "00100"
	INIT_CAL1_WRITE_READ = "10011"
	INIT_CAL2_READ = "00001"
	INIT_CAL2_READ_WAIT = "10110"
	INIT_CAL2_WRITE = "00101"
	INIT_CAL2_WRITE_READ = "10101"
	INIT_CAL3_READ = "00010"
	INIT_CAL3_READ_WAIT = "11000"
	INIT_CAL3_WRITE = "00110"
	INIT_CAL3_WRITE_READ = "10111"
	INIT_CAL4_READ = "00011"
	INIT_CAL4_READ_WAIT = "11001"
	INIT_CAL4_WRITE = "11101"
	INIT_CAL4_WRITE_READ = "11110"
	INIT_CALIB_REF = "11010"
	INIT_CNTR_AR_1 = "1000"
	INIT_CNTR_AR_2 = "1001"
	INIT_CNTR_CNT_200_WAIT = "0110"
	INIT_CNTR_DEEP_MEM = "1101"
	INIT_CNTR_DONE = "1110"
	INIT_CNTR_EMR2_INIT = "0010"
	INIT_CNTR_EMR3_INIT = "0011"
	INIT_CNTR_EMR_DEF_OCD = "1011"
	INIT_CNTR_EMR_EN_DLL = "0100"
	INIT_CNTR_EMR_EXIT_OCD = "1100"
	INIT_CNTR_INIT = "0000"
	INIT_CNTR_MR_ACT_DLL = "1010"
	INIT_CNTR_MR_RST_DLL = "0101"
	INIT_CNTR_PRECH_1 = "0001"
	INIT_CNTR_PRECH_2 = "0111"
	INIT_CNT_200 = "01100"
	INIT_CNT_200_WAIT = "01101"
	INIT_DEEP_MEMORY_ST = "10001"
	INIT_DUMMY_ACTIVE = "10010"
	INIT_DUMMY_ACTIVE_WAIT = "00111"
	INIT_IDLE = "01011"
	INIT_LOAD_MODE = "01001"
	INIT_MODE_REGISTER_WAIT = "01111"
	INIT_PRECHARGE = "01000"
	INIT_PRECHARGE_WAIT = "01110"
	INIT_WAIT_DLLK_ZQINIT = "11100"
	INIT_ZQCL = "11011"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000001"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	SIM_ONLY = "00000000000000000000000000000000"
	TWO_T_TIME_EN = "00000000000000000000000000000001"
	TWR = "00000000000000000011101010011000"
	WR_RECOVERY = 2

Analyzing hierarchy for module <ddr2_usr_rd> in library <work> with parameters.
	APPDATA_WIDTH = "00000000000000000000000010000000"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_PER_DQS = "00000000000000000000000000001000"
	ECC_ENABLE = "00000000000000000000000000000000"
	ECC_WIDTH = "00000000000000000000000001001000"
	RDF_FIFO_NUM = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_usr_addr_fifo> in library <work> with parameters.
	BANK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"

Analyzing hierarchy for module <ddr2_usr_wr> in library <work> with parameters.
	APPDATA_WIDTH = "00000000000000000000000010000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	MASK_WIDTH = "00000000000000000000000000001000"
	ROW_WIDTH = "00000000000000000000000000001101"
	WDF_FIFO_NUM = "00000000000000000000000000000010"

Analyzing hierarchy for module <ddr2_phy_calib> in library <work> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BIT_TIME_TAPS = 53
	CAL1_CALC_IDEL = "1000"
	CAL1_DEC_IDEL = "1001"
	CAL1_DONE = "1010"
	CAL1_FIND_FIRST_EDGE = "0011"
	CAL1_FIND_SECOND_EDGE = "0110"
	CAL1_FIRST_EDGE_IDEL_WAIT = "0100"
	CAL1_FOUND_FIRST_EDGE_WAIT = "0101"
	CAL1_IDLE = "0000"
	CAL1_INC_IDEL = "0010"
	CAL1_INIT = "0001"
	CAL1_SECOND_EDGE_IDEL_WAIT = "0111"
	CAL2_DEC_IDEL = "0111"
	CAL2_DONE = "1000"
	CAL2_FIND_EDGE_IDEL_WAIT_NEG = "0110"
	CAL2_FIND_EDGE_IDEL_WAIT_POS = "0100"
	CAL2_FIND_EDGE_NEG = "0101"
	CAL2_FIND_EDGE_POS = "0011"
	CAL2_IDLE = "0000"
	CAL2_INIT = "0001"
	CAL2_INIT_IDEL_WAIT = "0010"
	CAL3_DETECT = "010"
	CAL3_DONE = "100"
	CAL3_IDLE = "000"
	CAL3_INIT = "001"
	CAL3_RDEN_PIPE_CLR_WAIT = "011"
	CAL3_RDEN_SRL_DLY_DELTA = "00000000000000000000000000000110"
	CAL4_ADJ_IDEL = "110"
	CAL4_DONE = "111"
	CAL4_FIND_EDGE = "011"
	CAL4_FIND_WINDOW = "010"
	CAL4_IDEL_BIT_VAL = "00000000000000000000000000100000"
	CAL4_IDEL_WAIT = "100"
	CAL4_IDLE = "000"
	CAL4_INIT = "001"
	CAL4_RDEN_PIPE_CLR_WAIT = "101"
	CALIB_RDEN_PIPE_LEN = "00000000000000000000000000011111"
	CAS_LAT = "00000000000000000000000000000011"
	CAS_LAT_RDEN = "00000000000000000000000000000011"
	CLK_PERIOD = "00000000000000000001111101000000"
	DEBUG_EN = "00000000000000000000000000000000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_BITS_FIX = "00000000000000000000000000000011"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_IDEL_INIT = "000000"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	GATE_BASE_DELAY = "00000000000000000000000000000000"
	GATE_BASE_INIT = "00000000000000000000000000000000"
	IDEL_SET_VAL = "111"
	MIN_WIN_SIZE = "00000000000000000000000000000101"
	RDEN_BASE_DELAY = "00000000000000000000000000000011"
	REG_ENABLE = "00000000000000000000000000000000"
	SIM_ONLY = "00000000000000000000000000000000"

Analyzing hierarchy for module <ddr2_phy_dqs_iob> in library <work> with parameters.
	DDR_TYPE = "00000000000000000000000000000001"
	DQS_NET_DELAY = 0.800000
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"

Analyzing hierarchy for module <ddr2_phy_dq_iob> in library <work> with parameters.
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"

WARNING:Xst:2591 - "gmii_if.v" line 158: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "gmii_if.v" line 158: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "gmii_if.v" line 164: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "gmii_if.v" line 164: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "gmii_if.v" line 170: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "gmii_if.v" line 170: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "gmii_if.v" line 176: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "gmii_if.v" line 176: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "gmii_if.v" line 182: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "gmii_if.v" line 182: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "gmii_if.v" line 188: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "gmii_if.v" line 188: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "gmii_if.v" line 194: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "gmii_if.v" line 194: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "gmii_if.v" line 200: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "gmii_if.v" line 200: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "gmii_if.v" line 206: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "gmii_if.v" line 206: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "gmii_if.v" line 212: attribute on instance <IOBDELAY_TYPE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "gmii_if.v" line 212: attribute on instance <IOBDELAY_VALUE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2592 - "emac_example_design.v" line 406: defparam <DELAY_SRC> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "emac_example_design.v" line 406: defparam <IDELAY_TYPE> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "emac_example_design.v" line 406: defparam <IDELAY_VALUE> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "emac_example_design.v" line 406: defparam <SIGNAL_PATTERN> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2591 - "tx_client_fifo_8.v" line 1242: attribute on instance <WRITE_MODE_A> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "tx_client_fifo_8.v" line 1242: attribute on instance <WRITE_MODE_B> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "tx_client_fifo_8.v" line 1265: attribute on instance <WRITE_MODE_A> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "tx_client_fifo_8.v" line 1265: attribute on instance <WRITE_MODE_B> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_1000BASEX_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_ADDRFILTER_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_BYTEPHY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_CONFIGVEC_79> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_DCRBASEADDR> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_GTLOOPBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_HOST_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_LINKTIMERVAL> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_LTCHECK_DISABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_MDIO_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_PAUSEADDR> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_PHYINITAUTONEG_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_PHYISOLATE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_PHYLOOPBACKMSB> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_PHYPOWERDOWN> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_PHYRESET> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_RGMII_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_RX16BITCLIENT_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_RXFLOWCTRL_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_RXHALFDUPLEX> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_RXINBANDFCS_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_RXJUMBOFRAME_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_RXRESET> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_RXVLAN_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_RX_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_SGMII_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_SPEED_LSB> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_SPEED_MSB> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_TX16BITCLIENT_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_TXFLOWCTRL_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_TXHALFDUPLEX> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_TXIFGADJUST_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_TXINBANDFCS_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_TXJUMBOFRAME_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_TXRESET> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_TXVLAN_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_TX_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_UNICASTADDR> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_UNIDIRECTION_ENABLE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "emac.v" line 228: attribute on instance <EMAC0_USECLKEN> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <emac_example_design>.
WARNING:Xst:1464 - "emac_example_design.v" line 552: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
WARNING:Xst:852 - "emac_example_design.v" line 614: Unconnected input port 'keyboard_error' of instance 'peripheral_monitor' is tied to GND.
WARNING:Xst:852 - "emac_example_design.v" line 614: Unconnected input port 'mouse_error' of instance 'peripheral_monitor' is tied to GND.
Module <emac_example_design> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <reset_ibuf> in unit <emac_example_design>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <reset_ibuf> in unit <emac_example_design>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <reset_ibuf> in unit <emac_example_design>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <reset_ibuf> in unit <emac_example_design>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <reset_ibuf> in unit <emac_example_design>.
    Set user-defined property "SYN_NOPRUNE =  TRUE" for instance <dlyctrl0> in unit <emac_example_design>.
    Set user-defined property "DELAY_SRC =  I" for instance <gmii_rxc0_delay> in unit <emac_example_design>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <gmii_rxc0_delay> in unit <emac_example_design>.
    Set user-defined property "IDELAY_TYPE =  FIXED" for instance <gmii_rxc0_delay> in unit <emac_example_design>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <gmii_rxc0_delay> in unit <emac_example_design>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <gmii_rxc0_delay> in unit <emac_example_design>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <gmii_rxc0_delay> in unit <emac_example_design>.
    Set user-defined property "SIGNAL_PATTERN =  CLOCK" for instance <gmii_rxc0_delay> in unit <emac_example_design>.
    Set property "buffer_type = none" for signal <gtx_clk_0_i>.
Analyzing module <emac_locallink> in library <work>.
WARNING:Xst:1464 - "emac_locallink.v" line 362: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
WARNING:Xst:1464 - "emac_locallink.v" line 377: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
Module <emac_locallink> is correct for synthesis.
 
    Set user-defined property "KEEP =  true" for signal <tx_ack_0_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_valid_0_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_0_i>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_0_i>.
    Set user-defined property "KEEP =  true" for signal <tx_data_0_i>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <tx_pre_reset_0_i>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <rx_pre_reset_0_i>.
Analyzing module <emac_block> in library <work>.
Module <emac_block> is correct for synthesis.
 
Analyzing module <gmii_if> in library <work>.
Module <gmii_if> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gmii_tx_clk_oddr> in unit <gmii_if>.
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_oddr> in unit <gmii_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gmii_tx_clk_oddr> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld0> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld0> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld1> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld1> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld2> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld2> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld3> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld3> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld4> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld4> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld5> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld5> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld6> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld6> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld7> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld7> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideldv> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideldv> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideler> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideler> in unit <gmii_if>.
Analyzing module <emac> in library <work>.
WARNING:Xst:916 - "emac.v" line 220: Delay is ignored for synthesis.
Module <emac> is correct for synthesis.
 
    Set user-defined property "EMAC0_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_ADDRFILTER_ENABLE =  TRUE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_BYTEPHY =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_DCRBASEADDR =  8'h00" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_HOST_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_LINKTIMERVAL =  9'h000" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_MDIO_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_PAUSEADDR =  48'h0180C2000001" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_PHYRESET =  TRUE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_RXRESET =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_RX_ENABLE =  TRUE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_SPEED_LSB =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_SPEED_MSB =  TRUE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_TXRESET =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_TX_ENABLE =  TRUE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_UNICASTADDR =  48'h65351C552300" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC0_USECLKEN =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_ADDRFILTER_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_BYTEPHY =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_DCRBASEADDR =  00" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_HOST_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_LINKTIMERVAL =  000" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_MDIO_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_PAUSEADDR =  000000000000" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_PHYRESET =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_RXRESET =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_RX_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_SPEED_LSB =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_SPEED_MSB =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_TXRESET =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_TX_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_UNICASTADDR =  000000000000" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <emac>.
    Set user-defined property "EMAC1_USECLKEN =  FALSE" for instance <v5_emac> in unit <emac>.
Analyzing module <eth_fifo_8> in library <work>.
	FULL_DUPLEX_ONLY = 32'sb00000000000000000000000000000000
Module <eth_fifo_8> is correct for synthesis.
 
Analyzing module <tx_client_fifo_8> in library <work>.
	DATA_s = 2'b01
	DROP_s = 4'b0111
	EOF_s = 2'b10
	FRAME_s = 4'b0110
	FULL_DUPLEX_ONLY = 32'sb00000000000000000000000000000000
	IDLE_s = 4'b0000
	OVFLOW_s = 2'b11
	QUEUE1_s = 4'b0001
	QUEUE2_s = 4'b0010
	QUEUE3_s = 4'b0011
	QUEUE_ACK_s = 4'b0100
	RETRANSMIT_s = 4'b1000
	WAIT_ACK_s = 4'b0101
	WAIT_s = 2'b00
Module <tx_client_fifo_8> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_txfer_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_tran_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <frame_in_fifo_sync>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_rd_addr>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_retran_frame_tog>.
Analyzing module <rx_client_fifo_8> in library <work>.
	BF_s = 3'b100
	DATA_s = 3'b110
	END_s = 3'b010
	EOF_s = 3'b111
	FRAME_s = 3'b001
	GF_s = 3'b011
	IDLE_s = 3'b000
	OVFLOW_s = 3'b101
	QUEUE1_s = 3'b001
	QUEUE2_s = 3'b010
	QUEUE3_s = 3'b011
	QUEUE_SOF_s = 3'b100
	SOF_s = 3'b101
	WAIT_s = 3'b000
WARNING:Xst:905 - "rx_client_fifo_8.v" line 307: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rd_valid_pipe>
	Calling function <bin_to_gray>.
	Calling function <gray_to_bin>.
Module <rx_client_fifo_8> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_rd_addr_gray_sync>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <rd_store_frame_tog>.
Analyzing module <tx_data_mac> in library <work>.
	DST_IP = 32'b10101001111111101100100011001101
	DST_MAC = 48'b000000000010001101010101000111000011010101100011
	DST_PORT = 16'b0001000111011000
	IP_FRAG = 13'b0000000000000
	IP_IDENTIFICATION = 16'b1010101010111011
	SRC_IP = 32'b10101001111111101001000011101001
	SRC_MAC = 48'b000000000010001101010101000111000011010101100101
	SRC_PORT = 16'b0001000111010010
	Enabling task <next_state>.
	Enabling task <next_state>.
	Enabling task <next_state>.
	Enabling task <next_state>.
	Enabling task <next_state>.
	Enabling task <next_state>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <next_state>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
Module <tx_data_mac> is correct for synthesis.
 
    Set property "fsm_encoding = user" for signal <state>.
Analyzing module <ip_header_checksum> in library <work>.
Module <ip_header_checksum> is correct for synthesis.
 
Analyzing module <rx_data_mac> in library <work>.
	SRC_IP = 32'b10101001111111101001000011101001
	SRC_MAC = 48'b000000000010001101010101000111000011010101100101
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <discard>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
	Enabling task <next_rx_state>.
Module <rx_data_mac> is correct for synthesis.
 
Analyzing Entity <clock_gen> in library <work> (Architecture <rtl>).
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <clk125_dcm> in unit <clock_gen>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <clk125_dcm> in unit <clock_gen>.
    Set user-defined property "CLKFX_MULTIPLY =  5" for instance <clk125_dcm> in unit <clock_gen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <clk125_dcm> in unit <clock_gen>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <clk125_dcm> in unit <clock_gen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <clk125_dcm> in unit <clock_gen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <clk125_dcm> in unit <clock_gen>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <clk125_dcm> in unit <clock_gen>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <clk125_dcm> in unit <clock_gen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <clk125_dcm> in unit <clock_gen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <clk125_dcm> in unit <clock_gen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <clk125_dcm> in unit <clock_gen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <clk125_dcm> in unit <clock_gen>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <clk125_dcm> in unit <clock_gen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <clk125_dcm> in unit <clock_gen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <clk125_dcm> in unit <clock_gen>.
Entity <clock_gen> analyzed. Unit <clock_gen> generated.

Analyzing module <edge_detect> in library <work>.
Module <edge_detect> is correct for synthesis.
 
Analyzing module <data_tx> in library <work>.
	connection_length = 8'b00100010
	keyboard_length = 8'b00011000
	mouse_length = 8'b00011000
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
	Enabling task <transmit>.
Module <data_tx> is correct for synthesis.
 
Analyzing module <peripheral_monitor> in library <work>.
Module <peripheral_monitor> is correct for synthesis.
 
Analyzing module <devices> in library <work>.
Module <devices> is correct for synthesis.
 
Analyzing module <keyboard> in library <work>.
Module <keyboard> is correct for synthesis.
 
Analyzing module <ps2_host> in library <work>.
Module <ps2_host> is correct for synthesis.
 
Analyzing module <ps2_host_clk_ctrl> in library <work>.
Module <ps2_host_clk_ctrl> is correct for synthesis.
 
Analyzing module <ps2_host_watchdog> in library <work>.
Module <ps2_host_watchdog> is correct for synthesis.
 
Analyzing module <ps2_host_rx> in library <work>.
Module <ps2_host_rx> is correct for synthesis.
 
Analyzing module <ps2_host_tx> in library <work>.
Module <ps2_host_tx> is correct for synthesis.
 
Analyzing module <edge_detector> in library <work>.
Module <edge_detector> is correct for synthesis.
 
Analyzing module <keyboard_controller> in library <work>.
Module <keyboard_controller> is correct for synthesis.
 
Analyzing module <mouse> in library <work>.
Module <mouse> is correct for synthesis.
 
Analyzing module <mouse_configuration> in library <work>.
Module <mouse_configuration> is correct for synthesis.
 
Analyzing module <cross_domain_clock> in library <work>.
Module <cross_domain_clock> is correct for synthesis.
 
Analyzing Entity <ac97_if> in library <work> (Architecture <imp>).
WARNING:Xst:819 - "C:/VHDL/fpga_client_v2/ac97_if.vhd" line 238: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Reset>
WARNING:Xst:753 - "C:/VHDL/fpga_client_v2/ac97_if.vhd" line 303: Unconnected output port 'AC97_Reg_Read_Data' of component 'ac97_core'.
WARNING:Xst:753 - "C:/VHDL/fpga_client_v2/ac97_if.vhd" line 303: Unconnected output port 'AC97_Reg_Read_Data_Valid' of component 'ac97_core'.
WARNING:Xst:753 - "C:/VHDL/fpga_client_v2/ac97_if.vhd" line 303: Unconnected output port 'PCM_Playback_Right_Accept' of component 'ac97_core'.
WARNING:Xst:753 - "C:/VHDL/fpga_client_v2/ac97_if.vhd" line 303: Unconnected output port 'PCM_Record_Right_Valid' of component 'ac97_core'.
WARNING:Xst:753 - "C:/VHDL/fpga_client_v2/ac97_if.vhd" line 303: Unconnected output port 'DEBUG' of component 'ac97_core'.
Entity <ac97_if> analyzed. Unit <ac97_if> generated.

Analyzing generic Entity <ac97_command_rom> in library <work> (Architecture <imp>).
	COMMAND_0 = "1000000000000000000000000"
	COMMAND_1 = "1000000100000100000001000"
	COMMAND_2 = "1000001000000100000001000"
	COMMAND_3 = "1000010101000000000000000"
	COMMAND_4 = "1000110000000100000001000"
	COMMAND_5 = "1001000001000000000000000"
	COMMAND_6 = "0000000000000000000000000"
	COMMAND_7 = "0000000000000000000000000"
	COMMAND_8 = "0000000000000000000000000"
	COMMAND_9 = "0000000000000000000000000"
	COMMAND_A = "0000000000000000000000000"
	COMMAND_B = "0000000000000000000000000"
	COMMAND_C = "0000000000000000000000000"
	COMMAND_D = "0000000000000000000000000"
	COMMAND_E = "0000000000000000000000000"
	COMMAND_F = "0000000000000000000000000"
Entity <ac97_command_rom> analyzed. Unit <ac97_command_rom> generated.

Analyzing generic Entity <ac97_core> in library <work> (Architecture <imp>).
	C_PCM_DATA_WIDTH = 16
WARNING:Xst:753 - "C:/VHDL/fpga_client_v2/ac97_core.vhd" line 260: Unconnected output port 'Bit_Num' of component 'ac97_timing'.
WARNING:Xst:819 - "C:/VHDL/fpga_client_v2/ac97_core.vhd" line 278: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Reset>
WARNING:Xst:819 - "C:/VHDL/fpga_client_v2/ac97_core.vhd" line 503: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Reset>
Entity <ac97_core> analyzed. Unit <ac97_core> generated.

Analyzing Entity <ac97_timing> in library <work> (Architecture <imp>).
WARNING:Xst:819 - "C:/VHDL/fpga_client_v2/ac97_timing.vhd" line 107: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Reset>
WARNING:Xst:819 - "C:/VHDL/fpga_client_v2/ac97_timing.vhd" line 129: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Reset>
WARNING:Xst:819 - "C:/VHDL/fpga_client_v2/ac97_timing.vhd" line 146: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Reset>
Entity <ac97_timing> analyzed. Unit <ac97_timing> generated.

Analyzing module <sound_buffering> in library <work>.
	buffer_size = 16'b1011101101111111
WARNING:Xst:2211 - "ipcore_dir/ram_2940x16.v" line 48: Instantiating black box module <ram_2940x16>.
Module <sound_buffering> is correct for synthesis.
 
Analyzing module <clk25_gen> in library <work>.
Module <clk25_gen> is correct for synthesis.
 
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKFBOUT_MULT =  9" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKFBOUT_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKIN1_PERIOD =  10.000000" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKIN2_PERIOD =  10.000000" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT0_DIVIDE =  12" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT0_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT1_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT1_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT2_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT2_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT3_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT3_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT4_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLKOUT5_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "REF_JITTER =  0.000000" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <clk25_gen>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <PLL_ADV_INST> in unit <clk25_gen>.
Analyzing module <frame_buffer> in library <work>.
Module <frame_buffer> is correct for synthesis.
 
Analyzing module <clk200gen> in library <work>.
Module <clk200gen> is correct for synthesis.
 
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKFBOUT_MULT =  8" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKFBOUT_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKIN1_PERIOD =  10.000000" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKIN2_PERIOD =  10.000000" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT0_DIVIDE =  4" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT0_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT1_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT1_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT2_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT2_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT3_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT3_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT4_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.500000" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLKOUT5_PHASE =  0.000000" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "REF_JITTER =  0.005000" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <clk200gen>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <PLL_ADV_INST> in unit <clk200gen>.
Analyzing module <ram_clk_gen> in library <work>.
Module <ram_clk_gen> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_ADV_INST> in unit <ram_clk_gen>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_INST> in unit <ram_clk_gen>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <ram_clk_gen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <ram_clk_gen>.
    Set user-defined property "CLKIN_PERIOD =  5.000000" for instance <DCM_ADV_INST> in unit <ram_clk_gen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_ADV_INST> in unit <ram_clk_gen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <ram_clk_gen>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <ram_clk_gen>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <ram_clk_gen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <ram_clk_gen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  HIGH" for instance <DCM_ADV_INST> in unit <ram_clk_gen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  HIGH" for instance <DCM_ADV_INST> in unit <ram_clk_gen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <ram_clk_gen>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <ram_clk_gen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <ram_clk_gen>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <DCM_ADV_INST> in unit <ram_clk_gen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <ram_clk_gen>.
Analyzing module <ram_mux> in library <work>.
Module <ram_mux> is correct for synthesis.
 
Analyzing module <ram_initiator> in library <work>.
Module <ram_initiator> is correct for synthesis.
 
Analyzing module <write_burst> in library <work>.
Module <write_burst> is correct for synthesis.
 
Analyzing module <read_burst> in library <work>.
Module <read_burst> is correct for synthesis.
 
Analyzing module <arbitrator> in library <work>.
Module <arbitrator> is correct for synthesis.
 
Analyzing module <frame_reader> in library <work>.
Module <frame_reader> is correct for synthesis.
 
Analyzing module <ethernet_to_ram> in library <work>.
Module <ethernet_to_ram> is correct for synthesis.
 
Analyzing module <MIG> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000011
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = 32'sb00000000000000000000000000000001
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	RST_ACT_LOW = 32'sb00000000000000000000000000000001
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TRAS = 32'sb00000000000000001001110001000000
	TRCD = 32'sb00000000000000000011101010011000
	TREFI_NS = 32'sb00000000000000000001111001111000
	TRFC = 32'sb00000000000000011001101000101000
	TRP = 32'sb00000000000000000011101010011000
	TRTP = 32'sb00000000000000000001110101001100
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
	TWR = 32'sb00000000000000000011101010011000
	TWTR = 32'sb00000000000000000001110101001100
Module <MIG> is correct for synthesis.
 
Analyzing module <ddr2_idelay_ctrl> in library <work>.
	IODELAY_GRP = "IODELAY_MIG"
Module <ddr2_idelay_ctrl> is correct for synthesis.
 
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_idelayctrl> in unit <ddr2_idelay_ctrl>.
Analyzing module <ddr2_infrastructure> in library <work>.
	RST_ACT_LOW = 32'sb00000000000000000000000000000001
	RST_SYNC_NUM = 32'sb00000000000000000000000000011001
Module <ddr2_infrastructure> is correct for synthesis.
 
    Set property "syn_maxfan = 10" for signal <rstdiv0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst200_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst90_sync_r>.
Analyzing module <ddr2_top> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000011
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = 32'sb00000000000000000000000000000001
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TRAS = 32'sb00000000000000001001110001000000
	TRCD = 32'sb00000000000000000011101010011000
	TREFI_NS = 32'sb00000000000000000001111001111000
	TRFC = 32'sb00000000000000011001101000101000
	TRP = 32'sb00000000000000000011101010011000
	TRTP = 32'sb00000000000000000001110101001100
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
	TWR = 32'sb00000000000000000011101010011000
	TWTR = 32'sb00000000000000000001110101001100
	USE_DM_PORT = 32'sb00000000000000000000000000000000
Module <ddr2_top> is correct for synthesis.
 
Analyzing module <ddr2_mem_if_top> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000011
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000001
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MULTI_BANK_EN = 32'sb00000000000000000000000000000001
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TRAS = 32'sb00000000000000001001110001000000
	TRCD = 32'sb00000000000000000011101010011000
	TREFI_NS = 32'sb00000000000000000001111001111000
	TRFC = 32'sb00000000000000011001101000101000
	TRP = 32'sb00000000000000000011101010011000
	TRTP = 32'sb00000000000000000001110101001100
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
	TWR = 32'sb00000000000000000011101010011000
	TWTR = 32'sb00000000000000000001110101001100
	USE_DM_PORT = 32'sb00000000000000000000000000000000
Module <ddr2_mem_if_top> is correct for synthesis.
 
Analyzing module <ddr2_phy_top> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000011
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000001
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
	TWR = 32'sb00000000000000000011101010011000
	USE_DM_PORT = 32'sb00000000000000000000000000000000
Module <ddr2_phy_top> is correct for synthesis.
 
Analyzing module <ddr2_phy_write> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000011
	CS_NUM = 32'sb00000000000000000000000000000001
	DDR1 = 32'sb00000000000000000000000000000000
	DDR2 = 32'sb00000000000000000000000000000001
	DDR3 = 32'sb00000000000000000000000000000010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	MASK_WIDTH = 32'sb00000000000000000000000000001000
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WR_LATENCY = 32'sb00000000000000000000000000000010
	REG_ENABLE = 32'sb00000000000000000000000000000000
	WR_LATENCY = 32'sb00000000000000000000000000000010
Module <ddr2_phy_write> is correct for synthesis.
 
    Set property "syn_maxfan = 10" for signal <rst90_r>.
Analyzing module <ddr2_phy_io> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000011
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_TO_BYTE_RATIO = 32'sb00000000000000000000000000000001
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REG_ENABLE = 32'sb00000000000000000000000000000000
	SIM_ONLY = 32'sb00000000000000000000000000000000
	USE_DM_PORT = 32'sb00000000000000000000000000000000
Module <ddr2_phy_io> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_ck[0].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "INIT =  0" for instance <gen_ck[0].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_ck[0].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ck[0].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ck[0].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ck[0].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_ck[1].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "INIT =  0" for instance <gen_ck[1].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_ck[1].u_oddr_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ck[1].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ck[1].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ck[1].u_obuf_ck_i> in unit <ddr2_phy_io>.
    Set user-defined property "KEEP =  TRUE" for signal <en_dqs>.
    Set property "syn_keep = 1" for signal <en_dqs>.
Analyzing module <ddr2_phy_calib> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BIT_TIME_TAPS = 53
	CAL1_CALC_IDEL = 4'b1000
	CAL1_DEC_IDEL = 4'b1001
	CAL1_DONE = 4'b1010
	CAL1_FIND_FIRST_EDGE = 4'b0011
	CAL1_FIND_SECOND_EDGE = 4'b0110
	CAL1_FIRST_EDGE_IDEL_WAIT = 4'b0100
	CAL1_FOUND_FIRST_EDGE_WAIT = 4'b0101
	CAL1_IDLE = 4'b0000
	CAL1_INC_IDEL = 4'b0010
	CAL1_INIT = 4'b0001
	CAL1_SECOND_EDGE_IDEL_WAIT = 4'b0111
	CAL2_DEC_IDEL = 4'b0111
	CAL2_DONE = 4'b1000
	CAL2_FIND_EDGE_IDEL_WAIT_NEG = 4'b0110
	CAL2_FIND_EDGE_IDEL_WAIT_POS = 4'b0100
	CAL2_FIND_EDGE_NEG = 4'b0101
	CAL2_FIND_EDGE_POS = 4'b0011
	CAL2_IDLE = 4'b0000
	CAL2_INIT = 4'b0001
	CAL2_INIT_IDEL_WAIT = 4'b0010
	CAL3_DETECT = 3'b010
	CAL3_DONE = 3'b100
	CAL3_IDLE = 3'b000
	CAL3_INIT = 3'b001
	CAL3_RDEN_PIPE_CLR_WAIT = 3'b011
	CAL3_RDEN_SRL_DLY_DELTA = 32'sb00000000000000000000000000000110
	CAL4_ADJ_IDEL = 3'b110
	CAL4_DONE = 3'b111
	CAL4_FIND_EDGE = 3'b011
	CAL4_FIND_WINDOW = 3'b010
	CAL4_IDEL_BIT_VAL = 32'b00000000000000000000000000100000
	CAL4_IDEL_WAIT = 3'b100
	CAL4_IDLE = 3'b000
	CAL4_INIT = 3'b001
	CAL4_RDEN_PIPE_CLR_WAIT = 3'b101
	CALIB_RDEN_PIPE_LEN = 32'sb00000000000000000000000000011111
	CAS_LAT = 32'sb00000000000000000000000000000011
	CAS_LAT_RDEN = 32'sb00000000000000000000000000000011
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_BITS_FIX = 32'sb00000000000000000000000000000011
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_IDEL_INIT = 6'b000000
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	GATE_BASE_DELAY = 32'sb00000000000000000000000000000000
	GATE_BASE_INIT = 32'sb00000000000000000000000000000000
	IDEL_SET_VAL = 3'b111
	MIN_WIN_SIZE = 32'sb00000000000000000000000000000101
	RDEN_BASE_DELAY = 32'sb00000000000000000000000000000011
	REG_ENABLE = 32'sb00000000000000000000000000000000
	SIM_ONLY = 32'sb00000000000000000000000000000000
"ipcore_dir/MIG/user_design/rtl/ddr2_phy_calib.v" line 589: Found FullParallel Case directive in module <ddr2_phy_calib>.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <ddr2_phy_calib> is correct for synthesis.
 
    Set user-defined property "INIT =  00000000" for instance <u_calib_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <u_calib_rden_srl_out_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <u_calib_rden_srl_out_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[0].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[0].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[1].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[1].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[2].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[2].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[3].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[3].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[4].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[4].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[5].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[5].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[6].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[6].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[7].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[7].u_ff_rd_data_sel> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[0].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[0].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[1].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[1].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[2].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[2].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[3].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[3].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[4].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[4].u_ff_cal_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[0].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[0].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[1].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[1].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[2].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[2].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[3].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[3].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[4].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[4].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[5].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[5].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[6].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[6].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[7].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[7].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[8].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[8].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[9].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[9].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[10].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[10].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[11].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[11].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[12].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[12].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[13].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[13].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[14].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[14].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[15].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[15].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[16].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[16].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[17].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[17].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[18].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[18].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[19].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[19].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[20].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[20].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[21].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[21].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[22].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[22].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[23].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[23].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[24].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[24].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[25].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[25].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[26].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[26].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[27].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[27].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[28].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[28].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[29].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[29].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[30].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[30].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[31].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[31].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[32].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[32].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[33].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[33].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[34].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[34].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[35].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[35].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[36].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[36].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[37].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[37].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[38].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[38].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[39].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[39].u_ff_rden_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[0].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[0].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[0].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[1].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[1].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[1].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[2].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[2].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[2].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[3].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[3].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[3].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[4].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[4].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[4].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[5].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[5].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[5].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[6].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[6].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[6].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[7].u_rden_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[7].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[7].u_calib_rden_r> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[0].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[0].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[1].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[1].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[2].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[2].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[3].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[3].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[4].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[4].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[5].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[5].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[6].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[6].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[7].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[7].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[8].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[8].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[9].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[9].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[10].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[10].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[11].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[11].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[12].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[12].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[13].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[13].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[14].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[14].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[15].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[15].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[16].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[16].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[17].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[17].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[18].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[18].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[19].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[19].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[20].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[20].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[21].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[21].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[22].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[22].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[23].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[23].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[24].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[24].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[25].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[25].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[26].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[26].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[27].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[27].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[28].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[28].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[29].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[29].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[30].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[30].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[31].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[31].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[32].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[32].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[33].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[33].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[34].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[34].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[35].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[35].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[36].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[36].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[37].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[37].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[38].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[38].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[39].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[39].u_ff_gate_dly> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[0].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[0].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[0].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[1].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[1].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[1].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[2].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[2].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[2].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[3].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[3].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[3].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[4].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[4].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[4].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[5].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[5].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[5].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[6].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[6].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[6].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[7].u_gate_srl> in unit <ddr2_phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[7].u_en_dqs_ff> in unit <ddr2_phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[7].u_en_dqs_ff> in unit <ddr2_phy_calib>.
Analyzing module <ddr2_phy_dqs_iob> in library <work>.
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DQS_NET_DELAY = 0.800000
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
WARNING:Xst:916 - "ipcore_dir/MIG/user_design/rtl/ddr2_phy_dqs_iob.v" line 157: Delay is ignored for synthesis.
WARNING:Xst:916 - "ipcore_dir/MIG/user_design/rtl/ddr2_phy_dqs_iob.v" line 158: Delay is ignored for synthesis.
Module <ddr2_phy_dqs_iob> is correct for synthesis.
 
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <u_idelay_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <u_iodelay_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "INIT =  0" for instance <u_iddr_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IOB =  FORCE" for instance <u_iddr_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_iddr_dq_ce> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <u_oddr_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "INIT =  1" for instance <u_tri_state_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IOB =  FORCE" for instance <u_tri_state_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_tri_state_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <ddr2_phy_dqs_iob>.
    Set user-defined property "S =  TRUE" for signal <dqs_oe_n_r>.
    Set property "syn_preserve = 1" for signal <dqs_oe_n_r>.
    Set property "syn_keep = 1" for signal <en_dqs_sync>.
    Set property "syn_preserve = 1" for signal <dqs_rst_n_r>.
    Set user-defined property "KEEP =  true" for signal <dqs_rst_n_r>.
Analyzing module <ddr2_phy_dq_iob> in library <work>.
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
Module <ddr2_phy_dq_iob> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DRIVE =  12" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <u_iobuf_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <u_tri_state_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <u_idelay_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT_Q1 =  0" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT_Q2 =  0" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_stg2_sg1.u_iddr_dq> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg2a_fall> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg2a_rise> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg3b_fall> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg3b_rise> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg2b_fall> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg2b_rise> in unit <ddr2_phy_dq_iob>.
    Set user-defined property "XIL_PAR_DELAY =  0 ps" for signal <stg2b_out_rise>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg2b_out_rise>.
    Set property "syn_keep = 1" for signal <stg2b_out_rise>.
    Set user-defined property "KEEP =  TRUE" for signal <stg2b_out_rise> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  0 ps" for signal <stg2b_out_fall>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg2b_out_fall>.
    Set property "syn_keep = 1" for signal <stg2b_out_fall>.
    Set user-defined property "KEEP =  TRUE" for signal <stg2b_out_fall> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  650 ps" for signal <stg1_out_rise_sg1>.
    Set user-defined property "XIL_PAR_SKEW =  70 ps" for signal <stg1_out_rise_sg1>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_rise_sg1>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_sg1>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_sg1> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  575 ps" for signal <stg1_out_rise_sg2>.
    Set user-defined property "XIL_PAR_SKEW =  65 ps" for signal <stg1_out_rise_sg2>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_rise_sg2>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_sg2>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_sg2> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  515 ps" for signal <stg1_out_rise_sg3>.
    Set user-defined property "XIL_PAR_SKEW =  55 ps" for signal <stg1_out_rise_sg3>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_rise_sg3>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_sg3>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_sg3> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  650 ps" for signal <stg1_out_fall_sg1>.
    Set user-defined property "XIL_PAR_SKEW =  70 ps" for signal <stg1_out_fall_sg1>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_fall_sg1>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_sg1>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_sg1> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  575 ps" for signal <stg1_out_fall_sg2>.
    Set user-defined property "XIL_PAR_SKEW =  65 ps" for signal <stg1_out_fall_sg2>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_fall_sg2>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_sg2>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_sg2> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  515 ps" for signal <stg1_out_fall_sg3>.
    Set user-defined property "XIL_PAR_SKEW =  55 ps" for signal <stg1_out_fall_sg3>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_fall_sg3>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_sg3>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_sg3> (previous value was "KEEP soft").
Analyzing module <ddr2_phy_ctl_io> in library <work>.
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000001
	DDR_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
Module <ddr2_phy_ctl_io> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <u_ff_ras_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <u_ff_ras_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_ff_ras_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <u_ff_cas_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <u_ff_cas_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_ff_cas_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <u_ff_we_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <u_ff_we_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_ff_we_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_odt_ddr2.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_odt_ddr2.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_odt_ddr2.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_odt_ddr2.gen_odt[0].u_ff_odt> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_cke[0].u_ff_cke> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_cs_n[0]..u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_cs_n[0]..u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "S =  TRUE" for instance <gen_cs_n[0]..u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_cs_n[0]..u_ff_cs_n> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[0].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[0].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[0].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[1].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[1].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[1].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[2].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[2].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[2].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[3].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[3].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[3].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[4].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[4].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[4].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[5].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[5].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[5].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[6].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[6].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[6].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[7].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[7].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[7].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[8].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[8].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[8].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[9].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[9].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[9].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[10].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[10].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[10].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[11].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[11].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[11].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[12].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[12].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[12].u_ff_addr> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_ba[0].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[0].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_ba[0].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_ba[1].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[1].u_ff_ba> in unit <ddr2_phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_ba[1].u_ff_ba> in unit <ddr2_phy_ctl_io>.
Analyzing module <ddr2_phy_init> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000011
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	CNTNEXT_CMD = 7'b1111111
	CNTNEXT_RD = 4'b1111
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_BITS_FIX = 32'sb00000000000000000000000000000001
	CS_NUM = 32'sb00000000000000000000000000000001
	DDR1 = 32'sb00000000000000000000000000000000
	DDR2 = 32'sb00000000000000000000000000000001
	DDR3 = 32'sb00000000000000000000000000000010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	INIT_AUTO_REFRESH = 5'b01010
	INIT_AUTO_REFRESH_WAIT = 5'b10000
	INIT_CAL1_READ = 5'b00000
	INIT_CAL1_READ_WAIT = 5'b10100
	INIT_CAL1_WRITE = 5'b00100
	INIT_CAL1_WRITE_READ = 5'b10011
	INIT_CAL2_READ = 5'b00001
	INIT_CAL2_READ_WAIT = 5'b10110
	INIT_CAL2_WRITE = 5'b00101
	INIT_CAL2_WRITE_READ = 5'b10101
	INIT_CAL3_READ = 5'b00010
	INIT_CAL3_READ_WAIT = 5'b11000
	INIT_CAL3_WRITE = 5'b00110
	INIT_CAL3_WRITE_READ = 5'b10111
	INIT_CAL4_READ = 5'b00011
	INIT_CAL4_READ_WAIT = 5'b11001
	INIT_CAL4_WRITE = 5'b11101
	INIT_CAL4_WRITE_READ = 5'b11110
	INIT_CALIB_REF = 5'b11010
	INIT_CNTR_AR_1 = 4'b1000
	INIT_CNTR_AR_2 = 4'b1001
	INIT_CNTR_CNT_200_WAIT = 4'b0110
	INIT_CNTR_DEEP_MEM = 4'b1101
	INIT_CNTR_DONE = 4'b1110
	INIT_CNTR_EMR2_INIT = 4'b0010
	INIT_CNTR_EMR3_INIT = 4'b0011
	INIT_CNTR_EMR_DEF_OCD = 4'b1011
	INIT_CNTR_EMR_EN_DLL = 4'b0100
	INIT_CNTR_EMR_EXIT_OCD = 4'b1100
	INIT_CNTR_INIT = 4'b0000
	INIT_CNTR_MR_ACT_DLL = 4'b1010
	INIT_CNTR_MR_RST_DLL = 4'b0101
	INIT_CNTR_PRECH_1 = 4'b0001
	INIT_CNTR_PRECH_2 = 4'b0111
	INIT_CNT_200 = 5'b01100
	INIT_CNT_200_WAIT = 5'b01101
	INIT_DEEP_MEMORY_ST = 5'b10001
	INIT_DUMMY_ACTIVE = 5'b10010
	INIT_DUMMY_ACTIVE_WAIT = 5'b00111
	INIT_IDLE = 5'b01011
	INIT_LOAD_MODE = 5'b01001
	INIT_MODE_REGISTER_WAIT = 5'b01111
	INIT_PRECHARGE = 5'b01000
	INIT_PRECHARGE_WAIT = 5'b01110
	INIT_WAIT_DLLK_ZQINIT = 5'b11100
	INIT_ZQCL = 5'b11011
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000001
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
	TWR = 32'sb00000000000000000011101010011000
	WR_RECOVERY = 2
"ipcore_dir/MIG/user_design/rtl/ddr2_phy_init.v" line 857: Found Parallel Case directive in module <ddr2_phy_init>.
"ipcore_dir/MIG/user_design/rtl/ddr2_phy_init.v" line 854: Found FullParallel Case directive in module <ddr2_phy_init>.
Module <ddr2_phy_init> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <u_ff_phy_init_data_sel> in unit <ddr2_phy_init>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <u_ff_phy_init_data_sel> in unit <ddr2_phy_init>.
Analyzing module <ddr2_usr_top> in library <work>.
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
Module <ddr2_usr_top> is correct for synthesis.
 
Analyzing module <ddr2_usr_rd> in library <work>.
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	ECC_WIDTH = 32'sb00000000000000000000000001001000
	RDF_FIFO_NUM = 32'sb00000000000000000000000000000001
Module <ddr2_usr_rd> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[0].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[0].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[1].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[1].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[2].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[2].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[3].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[3].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[4].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[4].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[5].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[5].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[6].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[6].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[7].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[7].u_ff_rden_sel_mux> in unit <ddr2_usr_rd>.
    Set property "syn_preserve = 1" for signal <rden_sel_r>.
Analyzing module <ddr2_usr_addr_fifo> in library <work>.
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
Module <ddr2_usr_addr_fifo> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  0007" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "ALMOST_FULL_OFFSET =  000F" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "DATA_WIDTH =  36" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "DO_REG =  1" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "EN_SYN =  TRUE" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <u_af> in unit <ddr2_usr_addr_fifo>.
Analyzing module <ddr2_usr_wr> in library <work>.
	APPDATA_WIDTH = 32'sb00000000000000000000000010000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	MASK_WIDTH = 32'sb00000000000000000000000000001000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	WDF_FIFO_NUM = 32'sb00000000000000000000000000000010
Module <ddr2_usr_wr> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  007" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "ALMOST_FULL_OFFSET =  00F" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "DO_REG =  1" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_SYN =  FALSE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <.gen_wdf[0].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "ALMOST_EMPTY_OFFSET =  007" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "ALMOST_FULL_OFFSET =  00F" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "DO_REG =  1" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "EN_SYN =  FALSE" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <.gen_wdf[1].u_wdf> in unit <ddr2_usr_wr>.
Analyzing module <ddr2_ctrl> in library <work>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BANK_RANGE_END = 32'sb00000000000000000000000000011000
	BANK_RANGE_START = 32'sb00000000000000000000000000010111
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_LEN_DIV2 = 32'sb00000000000000000000000000000010
	CAS_LAT = 32'sb00000000000000000000000000000011
	CAS_LAT_RD = 3
	CLK_PERIOD = 32'sb00000000000000000001111101000000
	CMP_BANK_RANGE_END = 32'sb00000000000000000000000000001110
	CMP_BANK_RANGE_START = 32'sb00000000000000000000000000001101
	CMP_CS_RANGE_END = 32'sb00000000000000000000000000001110
	CMP_CS_RANGE_START = 32'sb00000000000000000000000000001111
	CMP_ROW_RANGE_END = 32'sb00000000000000000000000000001100
	CMP_ROW_RANGE_START = 32'sb00000000000000000000000000000000
	CMP_WIDTH = 32'sb00000000000000000000000000001111
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_BITS_FIX = 32'sb00000000000000000000000000000001
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_RANGE_END = 32'sb00000000000000000000000000011000
	CS_RANGE_START = 32'sb00000000000000000000000000011001
	CTRL_ACTIVE = 5'b00101
	CTRL_ACTIVE_WAIT = 5'b00110
	CTRL_AUTO_REFRESH = 5'b00011
	CTRL_AUTO_REFRESH_WAIT = 5'b00100
	CTRL_BURST_READ = 5'b00111
	CTRL_BURST_WRITE = 5'b01001
	CTRL_IDLE = 5'b00000
	CTRL_PRECHARGE = 5'b00001
	CTRL_PRECHARGE_WAIT = 5'b00010
	CTRL_PRECHARGE_WAIT1 = 5'b01011
	CTRL_READ_WAIT = 5'b01000
	CTRL_WRITE_WAIT = 5'b01010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	MULTI_BANK_EN = 32'sb00000000000000000000000000000001
	OPEN_BANK_NUM = 32'sb00000000000000000000000000000100
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_RANGE_END = 32'sb00000000000000000000000000010110
	ROW_RANGE_START = 32'sb00000000000000000000000000001010
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	TRAS = 32'sb00000000000000001001110001000000
	TRAS_COUNT = 32'sb00000000000000000000000000000110
	TRAS_CYC = 6
	TRCD = 32'sb00000000000000000011101010011000
	TRCD_COUNT = 32'sb00000000000000000000000000000010
	TRCD_CYC = 2
	TREFI_COUNT = 32'sb00000000000000000000001111001110
	TREFI_NS = 32'sb00000000000000000001111001111000
	TRFC = 32'sb00000000000000011001101000101000
	TRFC_COUNT = 32'sb00000000000000000000000000001110
	TRFC_CYC = 14
	TRP = 32'sb00000000000000000011101010011000
	TRP_COUNT = 32'sb00000000000000000000000000000011
	TRP_CYC = 3
	TRRD = 32'sb00000000000000000010011100010000
	TRRD_COUNT = 32'sb00000000000000000000000000000010
	TRRD_CYC = 2
	TRTP = 32'sb00000000000000000001110101001100
	TRTP_COUNT = 32'sb00000000000000000000000000000010
	TRTP_CYC = 2
	TRTP_TMP_MIN = 2
	TRTW_COUNT = 32'sb00000000000000000000000000000110
	TRTW_CYC = 32'sb00000000000000000000000000000110
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000001
	TWR = 32'sb00000000000000000011101010011000
	TWR_COUNT = 32'sb00000000000000000000000000000110
	TWR_CYC = 6
	TWTR = 32'sb00000000000000000001110101001100
	TWTR_COUNT = 32'sb00000000000000000000000000000110
	TWTR_CYC = 6
	TWTR_TMP_MIN = 2
	WR_LAT = 2
"ipcore_dir/MIG/user_design/rtl/ddr2_ctrl.v" line 880: Found FullParallel Case directive in module <ddr2_ctrl>.
WARNING:Xst:905 - "ipcore_dir/MIG/user_design/rtl/ddr2_ctrl.v" line 878: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <wrburst_ok_r>, <rdburst_ok_r>
Module <ddr2_ctrl> is correct for synthesis.
 
    Set property "syn_preserve = 1" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r> (previous value was "false").
    Set property "syn_maxfan = 10" for signal <rst_r1>.
    Set property "shreg_extract = no" for signal <rst_r1>.
Analyzing module <ram_dvi_sync> in library <work>.
Module <ram_dvi_sync> is correct for synthesis.
 
Analyzing Entity <hdmicontroller> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IISC_SCL_BUF> in unit <hdmicontroller>.
    Set user-defined property "DRIVE =  12" for instance <IISC_SCL_BUF> in unit <hdmicontroller>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IISC_SCL_BUF> in unit <hdmicontroller>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IISC_SCL_BUF> in unit <hdmicontroller>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IISC_SCL_BUF> in unit <hdmicontroller>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IISC_SCL_BUF> in unit <hdmicontroller>.
    Set user-defined property "SLEW =  SLOW" for instance <IISC_SCL_BUF> in unit <hdmicontroller>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <IISC_SDA_BUF> in unit <hdmicontroller>.
    Set user-defined property "DRIVE =  12" for instance <IISC_SDA_BUF> in unit <hdmicontroller>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <IISC_SDA_BUF> in unit <hdmicontroller>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <IISC_SDA_BUF> in unit <hdmicontroller>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <IISC_SDA_BUF> in unit <hdmicontroller>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <IISC_SDA_BUF> in unit <hdmicontroller>.
    Set user-defined property "SLEW =  SLOW" for instance <IISC_SDA_BUF> in unit <hdmicontroller>.
WARNING:Xst:753 - "C:/VHDL/fpga_client_v2/HDMIController.vhd" line 149: Unconnected output port 'TFT_VGA_CLK' of component 'tft_interface'.
WARNING:Xst:753 - "C:/VHDL/fpga_client_v2/HDMIController.vhd" line 149: Unconnected output port 'TFT_VGA_R' of component 'tft_interface'.
WARNING:Xst:753 - "C:/VHDL/fpga_client_v2/HDMIController.vhd" line 149: Unconnected output port 'TFT_VGA_G' of component 'tft_interface'.
WARNING:Xst:753 - "C:/VHDL/fpga_client_v2/HDMIController.vhd" line 149: Unconnected output port 'TFT_VGA_B' of component 'tft_interface'.
WARNING:Xst:753 - "C:/VHDL/fpga_client_v2/HDMIController.vhd" line 149: Unconnected output port 'I2C_done' of component 'tft_interface'.
WARNING:Xst:753 - "C:/VHDL/fpga_client_v2/HDMIController.vhd" line 149: Unconnected output port 'IIC_xfer_done' of component 'tft_interface'.
Entity <hdmicontroller> analyzed. Unit <hdmicontroller> generated.

Analyzing module <tft_interface> in library <work>.
	C_FAMILY = "virtex5"
	C_I2C_SLAVE_ADDR = 7'b1110110
	C_IOREG_STYLE = 0
	C_TFT_INTERFACE = 1
Module <tft_interface> is correct for synthesis.
 
    Set user-defined property "INIT =  1" for instance <FDS_HSYNC> in unit <tft_interface>.
    Set user-defined property "INIT =  1" for instance <FDS_VSYNC> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <FDR_DE> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.TFT_CLKP_ODDR> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.TFT_CLKP_ODDR> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.TFT_CLKP_ODDR> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.TFT_CLKN_ODDR> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.TFT_CLKN_ODDR> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.TFT_CLKN_ODDR> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[0].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[0].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[0].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[1].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[1].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[1].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[2].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[2].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[2].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[3].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[3].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[3].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[4].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[5].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[5].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[5].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[6].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[6].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[6].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[7].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[7].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[7].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[8].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[8].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[8].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[9].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[9].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[9].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[10].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[10].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[10].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[11].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "INIT =  0" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[11].ODDR_TFT_DATA> in unit <tft_interface>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_dvi_if.gen_v4_v5.replicate_tft_dvi_data[11].ODDR_TFT_DATA> in unit <tft_interface>.
Analyzing module <iic_init> in library <work>.
	ACK = 1'b1
	CLK_FALL = 3'b011
	CLK_RATE_MHZ = 32'sb00000000000000000000000001100100
	CLK_RISE = 3'b101
	C_I2C_SLAVE_ADDR = 7'b1110110
	DATA0 = 8'b11000000
	DATA1 = 8'b00001001
	DATA2a = 8'b00000110
	DATA2b = 8'b00000110
	DATA3a = 8'b00100110
	DATA3b = 8'b00100110
	DATA4a = 8'b10100000
	DATA4b = 8'b10100000
	IDLE = 3'b000
	INIT = 3'b001
	REG_ADDR0 = 8'b01001001
	REG_ADDR1 = 8'b00100001
	REG_ADDR2 = 8'b00110011
	REG_ADDR3 = 8'b00110100
	REG_ADDR4 = 8'b00110110
	SCK_PERIOD_US = 32'sb00000000000000000000000000111100
	SDA_BUFFER_MSB = 32'sb00000000000000000000000000011011
	SETUP = 3'b100
	START = 3'b010
	START_BIT = 1'b1
	STOP_BIT = 1'b0
	TRANSITION_CYCLE = 32'sb00000000000000000000101110111000
	TRANSITION_CYCLE_MSB = 32'sb00000000000000000000000000001011
	WAIT_IIC = 3'b110
	WRITE = 1'b0
	XFER_DONE = 3'b111
Module <iic_init> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <write_command> in unit <write_burst> has a constant value of 000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <ddr2_phy_calib> has a constant value of 1000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <calib_err<0>> in unit <ddr2_phy_calib> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <calib_err<1>> in unit <ddr2_phy_calib> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rcd_cnt_ok_r> in unit <ddr2_ctrl> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <rx_data_mac>.
    Related source file is "rx_data_mac.v".
WARNING:Xst:647 - Input <rx_eof> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <rx_state>.
    -----------------------------------------------------------------------
    | States             | 83                                             |
    | Transitions        | 172                                            |
    | Inputs             | 9                                              |
    | Outputs            | 36                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000000                                      |
    | Power Up State     | 000000000                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sof>.
    Found 1-bit register for signal <rx_valid>.
    Found 1-bit register for signal <eof>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <sound_packet>.
    Found 8-bit register for signal <data_rx>.
    Found 1-bit register for signal <screen_packet>.
    Found 16-bit register for signal <length_rx>.
    Found 1-bit register for signal <arp>.
    Found 16-bit register for signal <counter>.
    Found 16-bit adder for signal <counter$share0000> created at line 75.
    Found 32-bit register for signal <ip_addr>.
    Found 16-bit register for signal <length_reg>.
    Found 48-bit register for signal <mac_addr>.
    Found 1-bit register for signal <packet_error>.
    Found 8-bit register for signal <port>.
    Found 16-bit comparator equal for signal <rx_state$cmp_eq0006> created at line 229.
    Found 16-bit subtractor for signal <sub0000$sub0000> created at line 154.
    Found 32-bit register for signal <target>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 184 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <rx_data_mac> synthesized.


Synthesizing Unit <edge_detect>.
    Related source file is "edge_detect.v".
    Found 1-bit register for signal <rise>.
    Found 1-bit register for signal <fall>.
    Found 3-bit register for signal <resync>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <edge_detect> synthesized.


Synthesizing Unit <data_tx>.
    Related source file is "action_transmitter.v".
    Found finite state machine <FSM_1> for signal <counter>.
    -----------------------------------------------------------------------
    | States             | 36                                             |
    | Transitions        | 49                                             |
    | Inputs             | 3                                              |
    | Outputs            | 39                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | counter$not0000           (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <busy_reg>.
    Found 1-bit register for signal <connect_state>.
    Found 8-bit register for signal <data_out>.
    Found 1-bit register for signal <keyboard_state>.
    Found 8-bit register for signal <length>.
    Found 1-bit register for signal <mouse_state>.
    Found 1-bit register for signal <payload_reg>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <system_online>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
Unit <data_tx> synthesized.


Synthesizing Unit <peripheral_monitor>.
    Related source file is "peripheral_monitor.v".
WARNING:Xst:647 - Input <mouse_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <keyboard_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_2> for signal <mouse_counter>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | mouse_counter$not0000     (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <bytes_read>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | bytes_read$not0000        (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <keyboard_counter>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | keyboard_counter$not0000  (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <decode>.
    Found 1-bit register for signal <k_action>.
    Found 8-bit register for signal <k_data>.
    Found 8-bit register for signal <keyboard_buffer>.
    Found 2-bit register for signal <keyboard_state>.
    Found 1-bit register for signal <m_action>.
    Found 8-bit register for signal <m_data>.
    Found 32-bit register for signal <mouse_buffer>.
    Found 1-bit register for signal <transmit>.
    Found 1-bit register for signal <transmit_mouse>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred  63 D-type flip-flop(s).
Unit <peripheral_monitor> synthesized.


Synthesizing Unit <cross_domain_clock>.
    Related source file is "cross_domain_clock.v".
    Register <clear<0>> equivalent to <actions<0>> has been removed
    Register <clear<1>> equivalent to <actions<1>> has been removed
    Found 2-bit register for signal <actions>.
    Found 8-bit register for signal <data_in_1_buffer>.
    Found 8-bit register for signal <data_in_2_buffer>.
    Found 8-bit register for signal <data_out_reg_1>.
    Found 8-bit register for signal <data_out_reg_2>.
    Found 2-bit register for signal <triggers>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <cross_domain_clock> synthesized.


Synthesizing Unit <ram_dvi_sync>.
    Related source file is "ram_dvi_sync.v".
WARNING:Xst:653 - Signal <dd> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
    Found 1-bit register for signal <new_frame>.
    Found 1-bit register for signal <ram_ask>.
    Found 1-bit register for signal <bank>.
    Found 24-bit register for signal <color>.
    Found 8-bit up counter for signal <counter>.
    Found 11-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 99.
    Found 11-bit comparator greatequal for signal <counter$cmp_ge0001> created at line 99.
    Found 11-bit comparator less for signal <counter$cmp_lt0000> created at line 99.
    Found 11-bit comparator less for signal <counter$cmp_lt0001> created at line 99.
    Found 1-bit register for signal <parse>.
    Found 1-bit register for signal <parse_2>.
    Found 6144-bit register for signal <pixel_bank_1>.
    Found 6144-bit register for signal <pixel_bank_2>.
    Found 1-bit register for signal <send>.
    Found 1-bit register for signal <send_2>.
    Found 11-bit comparator greatequal for signal <send_2$cmp_ge0000> created at line 90.
    Found 11-bit comparator less for signal <send_2$cmp_lt0000> created at line 90.
    Found 1-bit register for signal <swap>.
    Found 11-bit comparator greatequal for signal <swap$cmp_ge0000> created at line 99.
    Found 11-bit comparator greatequal for signal <swap$cmp_ge0001> created at line 99.
    Found 11-bit comparator less for signal <swap$cmp_lt0000> created at line 99.
INFO:Xst:738 - HDL ADVISOR - 6144 flip-flops were inferred for signal <pixel_bank_1>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 6144 flip-flops were inferred for signal <pixel_bank_2>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Counter(s).
	inferred 12320 D-type flip-flop(s).
	inferred   9 Comparator(s).
Unit <ram_dvi_sync> synthesized.


Synthesizing Unit <ip_header_checksum>.
    Related source file is "ip_header_checksum.v".
    Found 17-bit adder carry out for signal <checksum$addsub0001> created at line 47.
    Found 16-bit adder carry out for signal <checksum$addsub0002> created at line 47.
    Found 32-bit up accumulator for signal <checksum_int>.
    Found 16-bit adder for signal <checksum_int$add0000>.
    Found 3-bit up counter for signal <header_count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Accumulator(s).
	inferred   3 Adder/Subtractor(s).
Unit <ip_header_checksum> synthesized.


Synthesizing Unit <edge_detector>.
    Related source file is "edge_detector.v".
    Found 8-bit register for signal <buffer>.
    Found 1-bit register for signal <edgee>.
    Found 1-bit register for signal <state>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <edge_detector> synthesized.


Synthesizing Unit <keyboard_controller>.
    Related source file is "keyboard_controller.v".
    Found finite state machine <FSM_5> for signal <send_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | reset_state               (negative)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <light_led>.
    Found 8-bit register for signal <data_out>.
    Found 1-bit register for signal <debug_reg>.
    Found 4-bit register for signal <light_led>.
    Found 1-bit register for signal <reset_state>.
    Found 1-bit register for signal <write_data>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
Unit <keyboard_controller> synthesized.


Synthesizing Unit <ps2_host_clk_ctrl>.
    Related source file is "ps2_host_clk_ctrl.v".
    Found 1-bit tristate buffer for signal <ps2_clk>.
    Found 14-bit down counter for signal <inhibit_timer>.
    Found 2-bit register for signal <ps2_clk_samples>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <ps2_host_clk_ctrl> synthesized.


Synthesizing Unit <ps2_host_watchdog>.
    Related source file is "ps2_host_watchdog.v".
    Found 1-bit register for signal <watchdog_active>.
    Found 15-bit down counter for signal <watchdog_timer>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <ps2_host_watchdog> synthesized.


Synthesizing Unit <ps2_host_rx>.
    Related source file is "ps2_host_rx.v".
    Found 8-bit register for signal <rx_data>.
    Found 1-bit register for signal <error>.
    Found 1-bit register for signal <ready>.
    Found 1-bit xor9 for signal <error$xor0001> created at line 89.
    Found 12-bit register for signal <frame>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <ps2_host_rx> synthesized.


Synthesizing Unit <ps2_host_tx>.
    Related source file is "ps2_host_tx.v".
    Found 1-bit tristate buffer for signal <ps2_data>.
    Found 12-bit register for signal <frame>.
    Found 1-bit xor8 for signal <frame$xor0000>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Xor(s).
	inferred   1 Tristate(s).
Unit <ps2_host_tx> synthesized.


Synthesizing Unit <mouse_configuration>.
    Related source file is "mouse_configuration.v".
WARNING:Xst:647 - Input <busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <device_id> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_6> for signal <reset_fsm>.
    -----------------------------------------------------------------------
    | States             | 33                                             |
    | Transitions        | 67                                             |
    | Inputs             | 5                                              |
    | Outputs            | 29                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <data_out>.
    Found 1-bit register for signal <debug_reg>.
    Found 1-bit register for signal <write_data>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  10 D-type flip-flop(s).
Unit <mouse_configuration> synthesized.


Synthesizing Unit <ac97_command_rom>.
    Related source file is "C:/VHDL/fpga_client_v2/ac97_command_rom.vhd".
    Found 16x25-bit ROM for signal <ROMData$rom0000> created at line 95.
    Found 25-bit register for signal <ROMData>.
    Summary:
	inferred   1 ROM(s).
	inferred  25 D-type flip-flop(s).
Unit <ac97_command_rom> synthesized.


Synthesizing Unit <ac97_timing>.
    Related source file is "C:/VHDL/fpga_client_v2/ac97_timing.vhd".
    Found 5-bit up counter for signal <bitnum_i>.
    Found 1-bit register for signal <frame_end_i>.
    Found 4-bit up counter for signal <slotnum_i>.
    Found 1-bit register for signal <sync_i>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <ac97_timing> synthesized.


Synthesizing Unit <ethernet_to_ram>.
    Related source file is "ethernet_to_ram.v".
    Found finite state machine <FSM_7> for signal <storing_state>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 5                                              |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clk125                    (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <write_address>.
    Found 768-bit register for signal <write_data>.
    Found 1-bit register for signal <write_ram>.
    Found 8-bit register for signal <buffer_counter>.
    Found 8-bit adder for signal <buffer_counter$addsub0000> created at line 66.
    Found 1-bit register for signal <capturing>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 810 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ethernet_to_ram> synthesized.


Synthesizing Unit <ram_initiator>.
    Related source file is "ram_initiator.v".
WARNING:Xst:647 - Input <e_write_address<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_8> for signal <draw_counter>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 126                                            |
    | Inputs             | 50                                             |
    | Outputs            | 17                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | draw_counter$not0000      (positive)           |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ram_init>.
    Found 16-bit register for signal <counter>.
    Found 16-bit adder for signal <counter$addsub0000> created at line 95.
    Found 7-bit register for signal <delay>.
    Found 7-bit adder for signal <delay$share0000>.
    Found 1-bit register for signal <do_ram_init>.
    Found 1-bit register for signal <first>.
    Found 32-bit register for signal <i_write_address>.
    Found 32-bit adder for signal <i_write_address$addsub0000> created at line 222.
    Found 768-bit register for signal <i_write_data>.
    Found 1-bit register for signal <i_write_ram>.
INFO:Xst:738 - HDL ADVISOR - 768 flip-flops were inferred for signal <i_write_data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 827 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <ram_initiator> synthesized.


Synthesizing Unit <write_burst>.
    Related source file is "write_burst.v".
    Found finite state machine <FSM_9> for signal <write_fsm>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <busy>.
    Found 128-bit register for signal <write_data>.
    Found 32-bit register for signal <address_out>.
    Found 1-bit register for signal <write_enable>.
    Found 1-bit register for signal <address_enable>.
    Found 32-bit adder for signal <address_out$addsub0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 163 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <write_burst> synthesized.


Synthesizing Unit <read_burst>.
    Related source file is "read_burst.v".
    Found finite state machine <FSM_10> for signal <read_fsm>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 41                                             |
    | Inputs             | 4                                              |
    | Outputs            | 16                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 768-bit register for signal <read_data_out>.
    Found 1-bit register for signal <busy>.
    Found 32-bit register for signal <address_out>.
    Found 3-bit register for signal <read_command>.
    Found 1-bit register for signal <read_address_enable>.
    Found 1-bit register for signal <ready>.
    Found 32-bit adder for signal <address_out$addsub0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 806 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <read_burst> synthesized.


Synthesizing Unit <arbitrator>.
    Related source file is "arbitrator.v".
    Found 32-bit register for signal <r_address_out>.
    Found 1-bit register for signal <read_out>.
    Found 32-bit register for signal <w_address_out>.
    Found 1-bit register for signal <write_out>.
    Found 768-bit register for signal <w_data_out>.
    Found 3-bit register for signal <block>.
    Found 3-bit comparator lessequal for signal <block$cmp_le0000> created at line 79.
    Found 3-bit adder for signal <block$share0000>.
    Found 1-bit register for signal <forward_read>.
    Found 1-bit register for signal <forward_write>.
    Found 32-bit register for signal <temp_read_address_in>.
    Found 32-bit register for signal <temp_write_address_in>.
    Found 768-bit register for signal <temp_write_data_in>.
INFO:Xst:738 - HDL ADVISOR - 768 flip-flops were inferred for signal <temp_write_data_in>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1671 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <arbitrator> synthesized.


Synthesizing Unit <frame_reader>.
    Related source file is "frame_reader.v".
    Found finite state machine <FSM_11> for signal <fsm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | fsm$not0000               (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit up accumulator for signal <r_address_out>.
    Found 1-bit register for signal <read_out>.
    Found 3-bit up counter for signal <burst_counter>.
    Found 768-bit register for signal <burst_data_0>.
    Found 768-bit register for signal <burst_data_1>.
    Found 768-bit register for signal <burst_data_2>.
    Found 768-bit register for signal <burst_data_3>.
    Found 768-bit register for signal <burst_data_4>.
    Found 768-bit register for signal <burst_data_5>.
    Found 768-bit register for signal <burst_data_6>.
    Found 768-bit register for signal <burst_data_7>.
    Found 1-bit register for signal <framing>.
    Found 1-bit register for signal <reading>.
INFO:Xst:738 - HDL ADVISOR - 768 flip-flops were inferred for signal <burst_data_0>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 768 flip-flops were inferred for signal <burst_data_1>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 768 flip-flops were inferred for signal <burst_data_2>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 768 flip-flops were inferred for signal <burst_data_3>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 768 flip-flops were inferred for signal <burst_data_4>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 768 flip-flops were inferred for signal <burst_data_5>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 768 flip-flops were inferred for signal <burst_data_6>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 768 flip-flops were inferred for signal <burst_data_7>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   1 Accumulator(s).
	inferred 6147 D-type flip-flop(s).
Unit <frame_reader> synthesized.


Synthesizing Unit <ddr2_infrastructure>.
    Related source file is "ipcore_dir/MIG/user_design/rtl/ddr2_infrastructure.v".
WARNING:Xst:1780 - Signal <sys_clk_ibufg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 25-bit register for signal <rst0_sync_r>.
    Found 25-bit register for signal <rst200_sync_r>.
    Found 25-bit register for signal <rst90_sync_r>.
    Found 12-bit register for signal <rstdiv0_sync_r>.
    Summary:
	inferred  87 D-type flip-flop(s).
Unit <ddr2_infrastructure> synthesized.


Synthesizing Unit <ddr2_ctrl>.
    Related source file is "ipcore_dir/MIG/user_design/rtl/ddr2_ctrl.v".
WARNING:Xst:1780 - Signal <sb_open_add_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <no_precharge_wait_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bank_hit_r1<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <af_addr_r3<30:25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_12> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 59                                             |
    | Inputs             | 18                                             |
    | Outputs            | 12                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_r1                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <state_r1>.
    Found 1-bit register for signal <ctrl_rden>.
    Found 1-bit register for signal <ctrl_wren>.
    Found 15-bit register for signal <act_addr_r>.
    Found 31-bit register for signal <af_addr_r1>.
    Found 31-bit register for signal <af_addr_r2>.
    Found 31-bit register for signal <af_addr_r3>.
    Found 3-bit register for signal <af_cmd_r1>.
    Found 3-bit register for signal <af_cmd_r2>.
    Found 1-bit register for signal <af_valid_r>.
    Found 1-bit register for signal <af_valid_r1>.
    Found 1-bit register for signal <af_valid_r2>.
    Found 2-bit up counter for signal <auto_cnt_r>.
    Found 1-bit register for signal <auto_ref_r>.
    Found 60-bit register for signal <bank_cmp_addr_r>.
    Found 1-bit register for signal <bank_conflict_r>.
    Found 2-bit comparator equal for signal <bank_hit_0$cmp_eq0000> created at line 483.
    Found 2-bit comparator equal for signal <bank_hit_1$cmp_eq0000> created at line 483.
    Found 2-bit comparator equal for signal <bank_hit_2$cmp_eq0000> created at line 483.
    Found 2-bit comparator equal for signal <bank_hit_3$cmp_eq0000> created at line 483.
    Found 4-bit register for signal <bank_hit_r>.
    Found 4-bit register for signal <bank_hit_r1>.
    Found 4-bit register for signal <bank_valid_r>.
    Found 1-bit register for signal <conflict_detect_r>.
    Found 1-bit register for signal <conflict_resolved_r>.
    Found 15-bit comparator equal for signal <conflict_resolved_r$cmp_eq0000> created at line 462.
    Found 1-bit register for signal <ctrl_af_rden_r>.
    Found 13-bit register for signal <ddr_addr_r>.
    Found 2-bit register for signal <ddr_ba_r>.
    Found 1-bit register for signal <ddr_cas_n_r>.
    Found 1-bit register for signal <ddr_cs_n_r<0>>.
    Found 1-bit register for signal <ddr_ras_n_r>.
    Found 1-bit register for signal <ddr_we_n_r>.
    Found 1-bit register for signal <no_precharge_r1>.
    Found 1-bit register for signal <phy_init_done_r>.
    Found 5-bit register for signal <precharge_ok_cnt_r>.
    Found 5-bit comparator lessequal for signal <precharge_ok_cnt_r$cmp_le0000> created at line 759.
    Found 5-bit comparator less for signal <precharge_ok_cnt_r$cmp_lt0000> created at line 754.
    Found 5-bit subtractor for signal <precharge_ok_cnt_r$share0000>.
    Found 1-bit register for signal <precharge_ok_r>.
    Found 5-bit comparator lessequal for signal <precharge_ok_r$cmp_le0000> created at line 772.
    Found 5-bit down counter for signal <ras_cnt_r>.
    Found 4-bit down counter for signal <rcd_cnt_r>.
    Found 1-bit register for signal <rd_af_flag_r>.
    Found 1-bit register for signal <rd_flag_r>.
    Found 5-bit down counter for signal <rd_to_wr_cnt_r>.
    Found 1-bit register for signal <rd_to_wr_ok_r>.
    Found 5-bit comparator lessequal for signal <rd_to_wr_ok_r$cmp_le0000> created at line 807.
    Found 3-bit down counter for signal <rdburst_cnt_r>.
    Found 3-bit comparator greatequal for signal <rdburst_cnt_r$cmp_ge0000> created at line 622.
    Found 1-bit register for signal <rdburst_rden_ok_r>.
    Found 1-bit register for signal <ref_flag_r>.
    Found 1-bit register for signal <refi_cnt_ok_r>.
    Found 12-bit up counter for signal <refi_cnt_r>.
    Found 8-bit down counter for signal <rfc_cnt_r>.
    Found 1-bit register for signal <rfc_ok_r>.
    Found 8-bit comparator lessequal for signal <rfc_ok_r$cmp_le0000> created at line 697.
    Found 4-bit register for signal <row_conflict_r>.
    Found 13-bit comparator not equal for signal <row_miss>.
    Found 1-bit register for signal <rp_cnt_ok_r>.
    Found 4-bit comparator lessequal for signal <rp_cnt_ok_r$cmp_le0000> created at line 682.
    Found 4-bit down counter for signal <rp_cnt_r>.
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <rst_r1>.
    Found 1-bit register for signal <sm_rden_r>.
    Found 2-bit comparator less for signal <state_r$cmp_lt0000> created at line 923.
    Found 12-bit register for signal <state_r1>.
    Found 1-bit register for signal <trrd_cnt_ok_r>.
    Found 3-bit comparator lessequal for signal <trrd_cnt_ok_r$cmp_le0000> created at line 728.
    Found 3-bit down counter for signal <trrd_cnt_r>.
    Found 3-bit register for signal <two_t_enable_r>.
    Found 1-bit register for signal <two_t_enable_r1<0>>.
    Found 1-bit register for signal <wr_flag_r>.
    Found 5-bit down counter for signal <wr_to_rd_cnt_r>.
    Found 1-bit register for signal <wr_to_rd_ok_r>.
    Found 5-bit comparator lessequal for signal <wr_to_rd_ok_r$cmp_le0000> created at line 790.
    Found 3-bit down counter for signal <wrburst_cnt_r>.
    Found 3-bit comparator greatequal for signal <wrburst_cnt_r$cmp_ge0000> created at line 583.
    Found 1-bit register for signal <wrburst_wren_ok_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  11 Counter(s).
	inferred 258 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  20 Comparator(s).
Unit <ddr2_ctrl> synthesized.


Synthesizing Unit <ddr2_phy_write>.
    Related source file is "ipcore_dir/MIG/user_design/rtl/ddr2_phy_write.v".
WARNING:Xst:646 - Signal <wr_stages<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wdf_mask_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wdf_ecc_mask> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_dm_error_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_dm_error_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <dqs_oe_n>.
    Found 2-bit register for signal <dq_oe_n>.
    Found 1-bit register for signal <dm_ce>.
    Found 1-bit register for signal <dqs_rst_n>.
    Found 1-bit register for signal <dm_ce_r>.
    Found 2-bit register for signal <dq_oe_270>.
    Found 2-bit register for signal <dq_oe_n_90_r1>.
    Found 1-bit register for signal <dqs_oe_270>.
    Found 1-bit register for signal <dqs_oe_n_180_r1>.
    Found 1-bit register for signal <dqs_rst_270>.
    Found 1-bit register for signal <dqs_rst_n_180_r1>.
    Found 64-bit register for signal <init_data_f>.
    Found 64-bit register for signal <init_data_r>.
    Found 4-bit up counter for signal <init_wdf_cnt_r>.
    Found 1-bit register for signal <rst90_r>.
    Found 128-bit register for signal <wdf_data_r>.
    Found 16-bit register for signal <wdf_mask_r>.
    Found 1-bit register for signal <wdf_rden_270>.
    Found 1-bit register for signal <wdf_rden_90_r>.
    Found 2-bit register for signal <wr_stages<2:1>>.
    Summary:
	inferred   1 Counter(s).
	inferred 291 D-type flip-flop(s).
Unit <ddr2_phy_write> synthesized.


Synthesizing Unit <iic_init>.
    Related source file is "iic_init.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <c_state> of Case statement line 310 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <c_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_13> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 17                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset_n                   (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Done>.
    Found 32-bit up counter for signal <bit_count>.
    Found 3-bit comparator lessequal for signal <c_state$cmp_le0000> created at line 379.
    Found 12-bit up counter for signal <cycle_count>.
    Found 1-bit register for signal <SCL_out>.
    Found 28-bit register for signal <SDA_BUFFER>.
    Found 1-bit register for signal <SDA_out>.
    Found 3-bit up counter for signal <write_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  31 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <iic_init> synthesized.


Synthesizing Unit <tx_data_mac>.
    Related source file is "address_swap_module_8.v".
    Found finite state machine <FSM_14> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 92                                             |
    | Transitions        | 180                                            |
    | Inputs             | 4                                              |
    | Outputs            | 93                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000000                                      |
    | Power Up State     | 000000000                                      |
    | Encoding           | user                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <tx_src_rdy>.
    Found 1-bit register for signal <tx_sof>.
    Found 1-bit register for signal <payload>.
    Found 1-bit register for signal <tx_eof>.
    Found 32-bit register for signal <header_checksum_input>.
    Found 1-bit register for signal <header_checksum_reset>.
    Found 32-bit register for signal <ip_arp>.
    Found 48-bit register for signal <mac_arp>.
    Found 8-bit register for signal <p_size>.
    Found 8-bit adder carry out for signal <packet_length_ip$addsub0000> created at line 62.
    Found 8-bit adder carry out for signal <packet_length_udp$addsub0000> created at line 61.
    Found 8-bit register for signal <packet_size_count>.
    Found 8-bit adder for signal <packet_size_count$addsub0000> created at line 189.
    Found 8-bit comparator equal for signal <state$cmp_eq0000> created at line 191.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 142 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <tx_data_mac> synthesized.


Synthesizing Unit <clock_gen>.
    Related source file is "C:/VHDL/fpga_client_v2/clock_gen.vhd".
WARNING:Xst:1780 - Signal <clk125_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <clock_gen> synthesized.


Synthesizing Unit <sound_buffering>.
    Related source file is "sound_buffering.v".
WARNING:Xst:1305 - Output <debug> is never assigned. Tied to value 00000000.
    Found finite state machine <FSM_15> for signal <store>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <playback>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <left_channel>.
    Found 16-bit register for signal <right_channel>.
    Found 16-bit adder carry out for signal <add0000$addsub0000> created at line 142.
    Found 32-bit register for signal <data_in>.
    Found 1-bit register for signal <first>.
    Found 16-bit comparator equal for signal <playback$cmp_eq0000> created at line 151.
    Found 17-bit comparator not equal for signal <playback$cmp_ne0000> created at line 142.
    Found 16-bit up counter for signal <read_counter>.
    Found 1-bit register for signal <read_pass>.
    Found 1-bit register for signal <waitt>.
    Found 1-bit register for signal <wea<0>>.
    Found 16-bit up counter for signal <write_counter>.
    Found 1-bit register for signal <write_pass>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  69 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <sound_buffering> synthesized.


Synthesizing Unit <clk25_gen>.
    Related source file is "clk25_gen.v".
Unit <clk25_gen> synthesized.


Synthesizing Unit <gmii_if>.
    Related source file is "gmii_if.v".
    Found 8-bit register for signal <RXD_TO_MAC>.
    Found 8-bit register for signal <GMII_TXD>.
    Found 1-bit register for signal <RX_ER_TO_MAC>.
    Found 1-bit register for signal <RX_DV_TO_MAC>.
    Found 1-bit register for signal <GMII_TX_EN>.
    Found 1-bit register for signal <GMII_TX_ER>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <gmii_if> synthesized.


Synthesizing Unit <emac>.
    Related source file is "emac.v".
WARNING:Xst:646 - Signal <client_rx_data_0_i<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <emac> synthesized.


Synthesizing Unit <tx_client_fifo_8>.
    Related source file is "tx_client_fifo_8.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <wr_state> of Case statement line 323 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <wr_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_17> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | wr_clk                    (rising_edge)        |
    | Reset              | wr_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 21                                             |
    | Inputs             | 5                                              |
    | Outputs            | 9                                              |
    | Clock              | rd_clk                    (rising_edge)        |
    | Reset              | rd_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <tx_data_valid>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 1-bit register for signal <frame_in_fifo_sync>.
    Found 4-bit up counter for signal <rd_16_count>.
    Found 12-bit register for signal <rd_addr>.
    Found 12-bit adder for signal <rd_addr$addsub0000> created at line 880.
    Found 12-bit register for signal <rd_addr_txfer>.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 1-bit register for signal <rd_col_window_expire>.
    Found 2-bit register for signal <rd_col_window_pipe>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 12-bit register for signal <rd_dec_addr>.
    Found 12-bit subtractor for signal <rd_dec_addr$sub0000> created at line 946.
    Found 1-bit register for signal <rd_drop_frame>.
    Found 1-bit register for signal <rd_enable_delay>.
    Found 1-bit register for signal <rd_enable_delay2>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_pipe>.
    Found 1-bit register for signal <rd_eof_reg>.
    Found 1-bit register for signal <rd_retran_frame_tog>.
    Found 1-bit register for signal <rd_retransmit>.
    Found 10-bit up counter for signal <rd_slot_timer>.
    Found 12-bit register for signal <rd_start_addr>.
    Found 12-bit subtractor for signal <rd_start_addr$sub0000> created at line 889.
    Found 1-bit register for signal <rd_tran_frame_tog>.
    Found 1-bit register for signal <rd_txfer_tog>.
    Found 1-bit register for signal <wr_accept_bram>.
    Found 2-bit register for signal <wr_accept_pipe>.
    Found 12-bit up counter for signal <wr_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 12-bit subtractor for signal <wr_addr_diff$sub0000> created at line 1142.
    Found 1-bit register for signal <wr_col_window_expire>.
    Found 2-bit register for signal <wr_col_window_pipe>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 16-bit register for signal <wr_data_pipe>.
    Found 1-bit register for signal <wr_eof_bram<0>>.
    Found 2-bit register for signal <wr_eof_pipe>.
    Found 1-bit register for signal <wr_eof_state_reg>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 1-bit register for signal <wr_frame_in_fifo>.
    Found 9-bit updown counter for signal <wr_frames>.
    Found 9-bit adder for signal <wr_frames$add0000> created at line 775.
    Found 1-bit register for signal <wr_ovflow_dst_rdy>.
    Found 12-bit register for signal <wr_rd_addr>.
    Found 1-bit register for signal <wr_retran_frame_delay>.
    Found 1-bit register for signal <wr_retran_frame_sync>.
    Found 1-bit register for signal <wr_retran_frame_tog>.
    Found 1-bit register for signal <wr_retransmit_frame>.
    Found 1-bit xor2 for signal <wr_retransmit_frame$xor0000> created at line 758.
    Found 2-bit register for signal <wr_sof_pipe>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 12-bit adder for signal <wr_start_addr$add0000> created at line 835.
    Found 1-bit register for signal <wr_tran_frame_delay>.
    Found 1-bit register for signal <wr_tran_frame_sync>.
    Found 1-bit register for signal <wr_tran_frame_tog>.
    Found 1-bit register for signal <wr_transmit_frame>.
    Found 1-bit xor2 for signal <wr_transmit_frame$xor0000> created at line 701.
    Found 1-bit xor2 for signal <wr_txfer_en>.
    Found 1-bit register for signal <wr_txfer_tog>.
    Found 1-bit register for signal <wr_txfer_tog_delay>.
    Found 1-bit register for signal <wr_txfer_tog_sync>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred 188 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
Unit <tx_client_fifo_8> synthesized.


Synthesizing Unit <rx_client_fifo_8>.
    Related source file is "rx_client_fifo_8.v".
WARNING:Xst:646 - Signal <rd_valid_pipe<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <rd_state> of Case statement line 308 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <rd_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_19> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 15                                             |
    | Clock              | rd_clk                    (rising_edge)        |
    | Reset              | rd_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | wr_clk                    (rising_edge)        |
    | Reset              | wr_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <rd_data_out>.
    Found 1-bit register for signal <rd_src_rdy_n>.
    Found 1-bit register for signal <rd_sof_n>.
    Found 11-bit xor2 for signal <bin_to_gray/1/bin_to_gray<10:0>>.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 1-bit xor2 for signal <gray_to_bin/1/gray_to_bin<0>>.
    Found 12-bit updown accumulator for signal <rd_addr>.
    Found 12-bit register for signal <rd_addr_gray>.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_n_int>.
    Found 9-bit updown counter for signal <rd_frames>.
    Found 1-bit register for signal <rd_store_frame>.
    Found 1-bit xor2 for signal <rd_store_frame$xor0000> created at line 511.
    Found 1-bit register for signal <rd_store_frame_delay>.
    Found 1-bit register for signal <rd_store_frame_sync>.
    Found 1-bit register for signal <rd_store_frame_tog>.
    Found 3-bit register for signal <rd_valid_pipe>.
    Found 12-bit up counter for signal <wr_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 12-bit subtractor for signal <wr_addr_diff$sub0000> created at line 803.
    Found 2-bit register for signal <wr_bf_pipe>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 16-bit register for signal <wr_data_pipe>.
    Found 2-bit register for signal <wr_dv_pipe>.
    Found 1-bit register for signal <wr_eof_bram<0>>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 2-bit register for signal <wr_gf_pipe>.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0000> created at line 274.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0001> created at line 274.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0002> created at line 274.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0003> created at line 274.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0004> created at line 274.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0005> created at line 274.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0006> created at line 274.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0007> created at line 274.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0008> created at line 274.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0009> created at line 274.
    Found 12-bit register for signal <wr_rd_addr_gray>.
    Found 12-bit register for signal <wr_rd_addr_gray_sync>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 1-bit register for signal <wr_store_frame_tog>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred 143 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <rx_client_fifo_8> synthesized.


Synthesizing Unit <ps2_host>.
    Related source file is "ps2_host.v".
Unit <ps2_host> synthesized.


Synthesizing Unit <ac97_core>.
    Related source file is "C:/VHDL/fpga_client_v2/ac97_core.vhd".
    Found finite state machine <FSM_21> for signal <reg_if_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 11                                             |
    | Outputs            | 11                                             |
    | Clock              | AC97_Bit_Clk              (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <AC97_Reg_Read_Data_Valid>.
    Found 16-bit register for signal <AC97_Reg_Read_Data>.
    Found 1-bit register for signal <ac97_reg_busy_i>.
    Found 1-bit register for signal <ac97_reg_error_i>.
    Found 1-bit register for signal <accept_pcm_left>.
    Found 1-bit register for signal <accept_pcm_right>.
    Found 1-bit register for signal <codec_rdy_i>.
    Found 20-bit register for signal <data_in>.
    Found 20-bit register for signal <data_out>.
    Found 16-bit register for signal <PCM_Record_Left_i>.
    Found 16-bit register for signal <PCM_Record_Right_i>.
    Found 1-bit register for signal <record_pcm_left_valid>.
    Found 1-bit register for signal <record_pcm_right_valid>.
    Found 7-bit comparator not equal for signal <reg_if_state$cmp_ne0000> created at line 349.
    Found 7-bit register for signal <register_addr>.
    Found 16-bit register for signal <register_data>.
    Found 1-bit register for signal <register_write_cmd>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 120 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ac97_core> synthesized.


Synthesizing Unit <clk200gen>.
    Related source file is "clk200gen.v".
Unit <clk200gen> synthesized.


Synthesizing Unit <ram_clk_gen>.
    Related source file is "ram_clk_gen.v".
Unit <ram_clk_gen> synthesized.


Synthesizing Unit <ram_mux>.
    Related source file is "ram_mux.v".
WARNING:Xst:646 - Signal <write_address_out<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_address_out<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ram_init> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dd> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
Unit <ram_mux> synthesized.


Synthesizing Unit <ddr2_idelay_ctrl>.
    Related source file is "ipcore_dir/MIG/user_design/rtl/ddr2_idelay_ctrl.v".
Unit <ddr2_idelay_ctrl> synthesized.


Synthesizing Unit <ddr2_phy_ctl_io>.
    Related source file is "ipcore_dir/MIG/user_design/rtl/ddr2_phy_ctl_io.v".
WARNING:Xst:647 - Input <clk90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ddr2_phy_ctl_io> synthesized.


Synthesizing Unit <ddr2_phy_init>.
    Related source file is "ipcore_dir/MIG/user_design/rtl/ddr2_phy_init.v".
WARNING:Xst:1780 - Signal <load_mode_reg3<15:13>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <load_mode_reg3<12:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000.
WARNING:Xst:1780 - Signal <load_mode_reg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_mode_reg1<15:13>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <load_mode_reg1<12:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000.
WARNING:Xst:1780 - Signal <load_mode_reg0<15:13>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <load_mode_reg0<12:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000.
WARNING:Xst:646 - Signal <load_mode_reg<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ext_mode_reg<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_we_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_ras_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_cas_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_ba_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_addr_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <ddr_addr_r<11>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<12>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<3>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<6>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<5>> equivalent to <ddr_addr_r<4>> has been removed
INFO:Xst:1799 - State 11100 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 11011 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 10001 is never reached in FSM <init_state_r>.
    Found finite state machine <FSM_22> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 28                                             |
    | Transitions        | 86                                             |
    | Inputs             | 31                                             |
    | Outputs            | 32                                             |
    | Clock              | clkdiv0                   (rising_edge)        |
    | Reset              | rstdiv0                   (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 01011                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <init_state_r1>.
    Using one-hot encoding for signal <init_state_r2>.
    Using one-hot encoding for signal <init_state_r1_2t>.
    Found 4-bit register for signal <calib_start>.
    Found 1-bit register for signal <phy_init_rden>.
    Found 1-bit register for signal <phy_init_wren>.
    Found 1-bit register for signal <calib_ref_done>.
    Found 1-bit register for signal <phy_init_done>.
    Found 2-bit up counter for signal <auto_cnt_r>.
    Found 2-bit comparator greatequal for signal <auto_cnt_r$cmp_ge0000> created at line 663.
    Found 2-bit up accumulator for signal <burst_addr_r>.
    Found 2-bit down counter for signal <burst_cnt_r>.
    Found 1-bit register for signal <cal1_started_r>.
    Found 1-bit register for signal <cal2_started_r>.
    Found 1-bit register for signal <cal4_started_r>.
    Found 4-bit register for signal <calib_done_r>.
    Found 1-bit register for signal <calib_ref_req_posedge>.
    Found 1-bit register for signal <calib_ref_req_r>.
    Found 16-bit register for signal <calib_start_shift0_r>.
    Found 16-bit register for signal <calib_start_shift1_r>.
    Found 16-bit register for signal <calib_start_shift2_r>.
    Found 16-bit register for signal <calib_start_shift3_r>.
    Found 2-bit register for signal <chip_cnt_r>.
    Found 2-bit adder for signal <chip_cnt_r$addsub0000> created at line 645.
    Found 1-bit register for signal <cke_200us_cnt_en_r>.
    Found 5-bit down counter for signal <cke_200us_cnt_r>.
    Found 1-bit register for signal <cnt_200_cycle_done_r>.
    Found 8-bit down counter for signal <cnt_200_cycle_r>.
    Found 1-bit register for signal <cnt_cmd_ok_r>.
    Found 7-bit up counter for signal <cnt_cmd_r>.
    Found 1-bit register for signal <cnt_rd_ok_r>.
    Found 4-bit up counter for signal <cnt_rd_r>.
    Found 1-bit register for signal <ctrl_ref_flag_r>.
    Found 4-bit register for signal <ddr_addr_r<10:7>>.
    Found 1-bit register for signal <ddr_addr_r<4>>.
    Found 3-bit register for signal <ddr_addr_r<2:0>>.
    Found 2-bit register for signal <ddr_ba_r>.
    Found 1-bit register for signal <ddr_cas_n_r>.
    Found 1-bit register for signal <ddr_cke_r<0>>.
    Found 1-bit register for signal <ddr_cs_disable_r<0>>.
    Found 1-bit register for signal <ddr_cs_n_r<0>>.
    Found 1-bit register for signal <ddr_cs_n_r1<0>>.
    Found 1-bit register for signal <ddr_ras_n_r>.
    Found 1-bit register for signal <ddr_we_n_r>.
    Found 1-bit register for signal <done_200us_r>.
    Found 4-bit up counter for signal <init_cnt_r>.
    Found 1-bit register for signal <init_done_r>.
    Found 4-bit comparator greatequal for signal <init_done_r$cmp_ge0000> created at line 831.
    Found 2-bit comparator less for signal <init_state_r$cmp_lt0000> created at line 936.
    Found 31-bit register for signal <init_state_r1>.
    Found 31-bit register for signal <init_state_r1_2t>.
    Found 31-bit register for signal <init_state_r2>.
    Found 1-bit register for signal <phy_init_done_r>.
    Found 1-bit register for signal <phy_init_done_r1>.
    Found 1-bit register for signal <phy_init_done_r2>.
    Found 1-bit register for signal <phy_init_done_r3>.
    Found 1-bit register for signal <refresh_req>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 Counter(s).
	inferred   1 Accumulator(s).
	inferred 205 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <ddr2_phy_init> synthesized.


Synthesizing Unit <ddr2_phy_calib>.
    Related source file is "ipcore_dir/MIG/user_design/rtl/ddr2_phy_calib.v".
WARNING:Xst:647 - Input <dbg_idel_down_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1872 - Variable <x> is used but never assigned.
WARNING:Xst:1872 - Variable <j> is used but never assigned.
WARNING:Xst:1780 - Signal <calib_done_tmp<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <calib_done_r<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <calib_done_r<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <ctrl_rden_r> equivalent to <calib_ctrl_rden_r> has been removed
    Register <dlyrst_dqs> equivalent to <dlyrst_dq> has been removed
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <cal4_state> of Case statement line 2222 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <cal4_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_23> for signal <cal1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 27                                             |
    | Inputs             | 12                                             |
    | Outputs            | 15                                             |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <cal2_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 9                                              |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <cal3_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_26> for signal <cal4_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 28                                             |
    | Inputs             | 16                                             |
    | Outputs            | 12                                             |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <calib_rden_sel>.
    Found 8-bit register for signal <dlyinc_dqs>.
    Found 8-bit register for signal <dlyce_dqs>.
    Found 8-bit register for signal <dlyinc_gate>.
    Found 1-bit register for signal <dlyrst_dq>.
    Found 8-bit register for signal <dlyce_gate>.
    Found 64-bit register for signal <dlyinc_dq>.
    Found 8-bit register for signal <dlyrst_gate>.
    Found 4-bit register for signal <calib_done>.
    Found 1-bit register for signal <calib_ref_req>.
    Found 64-bit register for signal <dlyce_dq>.
    Found 6-bit register for signal <cal1_bit_time_tap_cnt>.
    Found 6-bit adder for signal <cal1_bit_time_tap_cnt$add0000> created at line 1144.
    Found 6-bit subtractor for signal <cal1_bit_time_tap_cnt$addsub0000> created at line 1144.
    Found 2-bit register for signal <cal1_data_chk_last>.
    Found 1-bit register for signal <cal1_data_chk_last_valid>.
    Found 2-bit register for signal <cal1_data_chk_r>.
    Found 1-bit 64-to-1 multiplexer for signal <cal1_data_chk_r$varindex0000> created at line 883.
    Found 1-bit 64-to-1 multiplexer for signal <cal1_data_chk_r$varindex0001> created at line 883.
    Found 2-bit comparator equal for signal <cal1_detect_edge$cmp_eq0000> created at line 909.
    Found 1-bit register for signal <cal1_dlyce_dq>.
    Found 1-bit register for signal <cal1_dlyinc_dq>.
    Found 1-bit register for signal <cal1_dqs_dq_init_phase>.
    Found 1-bit register for signal <cal1_first_edge_done>.
    Found 6-bit register for signal <cal1_first_edge_tap_cnt>.
    Found 1-bit register for signal <cal1_found_rising>.
    Found 1-bit register for signal <cal1_found_second_edge>.
    Found 1-bit register for signal <cal1_found_window>.
    Found 7-bit register for signal <cal1_idel_dec_cnt>.
    Found 7-bit addsub for signal <cal1_idel_dec_cnt$share0000> created at line 1062.
    Found 6-bit register for signal <cal1_idel_inc_cnt>.
    Found 6-bit adder for signal <cal1_idel_inc_cnt$addsub0000> created at line 1089.
    Found 6-bit register for signal <cal1_idel_max_tap>.
    Found 1-bit register for signal <cal1_idel_max_tap_we>.
    Found 6-bit comparator less for signal <cal1_idel_max_tap_we$cmp_lt0000> created at line 1028.
    Found 6-bit updown counter for signal <cal1_idel_tap_cnt>.
    Found 1-bit register for signal <cal1_idel_tap_limit_hit>.
    Found 7-bit register for signal <cal1_low_freq_idel_dec>.
    Found 7-bit adder for signal <cal1_low_freq_idel_dec$add0000> created at line 1012.
    Found 7-bit adder for signal <cal1_low_freq_idel_dec$addsub0000> created at line 1012.
    Found 1-bit register for signal <cal1_ref_req>.
    Found 4-bit up counter for signal <cal1_window_cnt>.
    Found 1-bit register for signal <cal2_curr_sel>.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0000> created at line 1312.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0001> created at line 1312.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0002> created at line 1312.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0003> created at line 1312.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0004> created at line 1312.
    Found 1-bit register for signal <cal2_dlyce_dqs>.
    Found 1-bit register for signal <cal2_dlyinc_dqs>.
    Found 6-bit register for signal <cal2_idel_dec_cnt>.
    Found 6-bit subtractor for signal <cal2_idel_dec_cnt$addsub0000> created at line 1477.
    Found 6-bit up counter for signal <cal2_idel_tap_cnt>.
    Found 6-bit register for signal <cal2_idel_tap_limit>.
    Found 6-bit adder for signal <cal2_idel_tap_limit$sub0000> created at line 1301.
    Found 1-bit register for signal <cal2_idel_tap_limit_hit>.
    Found 8-bit comparator equal for signal <cal2_idel_tap_limit_hit$cmp_eq0000> created at line 1334.
    Found 8-bit subtractor for signal <cal2_idel_tap_limit_hit$sub0000> created at line 1334.
    Found 1-bit register for signal <cal2_rd_data_fall_last_neg>.
    Found 1-bit register for signal <cal2_rd_data_fall_last_pos>.
    Found 1-bit register for signal <cal2_rd_data_last_valid_neg>.
    Found 1-bit register for signal <cal2_rd_data_last_valid_pos>.
    Found 1-bit register for signal <cal2_rd_data_rise_last_neg>.
    Found 1-bit register for signal <cal2_rd_data_rise_last_pos>.
    Found 8-bit register for signal <cal2_rd_data_sel>.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0000> created at line 774.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0001> created at line 774.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0002> created at line 774.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0003> created at line 774.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0004> created at line 774.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0005> created at line 774.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0006> created at line 774.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0007> created at line 774.
    Found 8-bit register for signal <cal2_rd_data_sel_r>.
    Found 1-bit register for signal <cal2_ref_req>.
    Found 1-bit register for signal <cal3_data_match>.
    Found 1-bit register for signal <cal3_data_match_stgd>.
    Found 5-bit subtractor for signal <cal3_rden_dly>.
    Found 5-bit register for signal <cal3_rden_srl_a>.
    Found 5-bit adder for signal <cal3_rden_srl_a$addsub0000> created at line 1798.
    Found 1-bit register for signal <cal4_data_match>.
    Found 1-bit register for signal <cal4_data_match_stgd>.
    Found 1-bit register for signal <cal4_dlyce_gate>.
    Found 1-bit register for signal <cal4_dlyinc_gate>.
    Found 1-bit register for signal <cal4_dlyrst_gate>.
    Found 5-bit register for signal <cal4_gate_srl_a>.
    Found 5-bit adder for signal <cal4_gate_srl_a$addsub0000> created at line 2322.
    Found 6-bit register for signal <cal4_idel_adj_cnt>.
    Found 6-bit subtractor for signal <cal4_idel_adj_cnt$addsub0000> created at line 2403.
    Found 1-bit register for signal <cal4_idel_adj_inc>.
    Found 1-bit register for signal <cal4_idel_bit_tap>.
    Found 1-bit register for signal <cal4_idel_max_tap>.
    Found 6-bit updown counter for signal <cal4_idel_tap_cnt>.
    Found 5-bit register for signal <cal4_rden_srl_a>.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0000> created at line 2237.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0001> created at line 2237.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0002> created at line 2237.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0003> created at line 2237.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0004> created at line 2237.
    Found 1-bit register for signal <cal4_ref_req>.
    Found 1-bit register for signal <cal4_seek_left>.
    Found 1-bit register for signal <cal4_stable_window>.
    Found 4-bit up counter for signal <cal4_window_cnt>.
    Found 1-bit register for signal <calib_ctrl_gate_pulse_r>.
    Found 1-bit register for signal <calib_ctrl_rden_negedge_r>.
    Found 1-bit register for signal <calib_ctrl_rden_r>.
    Found 4-bit register for signal <calib_done_r>.
    Found 1-bit register for signal <calib_done_tmp<3>>.
    Found 2-bit register for signal <calib_done_tmp<1:0>>.
    Found 2-bit register for signal <calib_err<3:2>>.
    Found 2-bit register for signal <calib_err_2>.
    Found 1-bit register for signal <calib_init_gate_pulse_r>.
    Found 1-bit register for signal <calib_init_gate_pulse_r1>.
    Found 1-bit register for signal <calib_init_rden_r>.
    Found 40-bit register for signal <calib_rden_dly>.
    Found 1-bit register for signal <calib_rden_edge_r>.
    Found 5-bit down counter for signal <calib_rden_pipe_cnt>.
    Found 5-bit register for signal <calib_rden_srl_a>.
    Found 1-bit register for signal <calib_rden_srl_out_r1>.
    Found 1-bit register for signal <calib_rden_valid>.
    Found 1-bit register for signal <calib_rden_valid_stgd>.
    Found 6-bit adder carry out for signal <COND_58$addsub0000>.
    Found 6-bit adder carry out for signal <COND_59$addsub0000>.
    Found 6-bit adder carry out for signal <COND_60$addsub0000>.
    Found 6-bit adder carry out for signal <COND_61$addsub0000>.
    Found 6-bit register for signal <count_dq>.
    Found 3-bit register for signal <count_dqs>.
    Found 3-bit register for signal <count_gate>.
    Found 3-bit register for signal <count_rden>.
    Found 3-bit adder for signal <count_rden$addsub0000> created at line 1814.
    Found 6-bit updown counter for signal <dbg_dq_tap_cnt>.
    Found 6-bit updown counter for signal <dbg_dqs_tap_cnt>.
    Found 6-bit updown counter for signal <dbg_gate_tap_cnt>.
    Found 40-bit register for signal <gate_dly>.
    Found 3-bit up counter for signal <idel_set_cnt>.
    Found 6-bit register for signal <next_count_dq>.
    Found 6-bit adder for signal <next_count_dq$addsub0000> created at line 1203.
    Found 3-bit register for signal <next_count_dqs>.
    Found 3-bit adder for signal <next_count_dqs$share0000> created at line 1360.
    Found 3-bit register for signal <next_count_gate>.
    Found 3-bit adder for signal <next_count_gate$addsub0000> created at line 2401.
    Found 1-bit register for signal <phy_init_rden_r>.
    Found 1-bit register for signal <phy_init_rden_r1>.
    Found 8-bit register for signal <rd_data_fall_1x_bit1_r1>.
    Found 64-bit register for signal <rd_data_fall_1x_r>.
    Found 8-bit register for signal <rd_data_fall_1x_r1>.
    Found 8-bit register for signal <rd_data_fall_2x_bit1_r>.
    Found 8-bit register for signal <rd_data_fall_2x_r>.
    Found 8-bit register for signal <rd_data_rise_1x_bit1_r1>.
    Found 64-bit register for signal <rd_data_rise_1x_r>.
    Found 8-bit register for signal <rd_data_rise_1x_r1>.
    Found 8-bit register for signal <rd_data_rise_2x_bit1_r>.
    Found 8-bit register for signal <rd_data_rise_2x_r>.
    Found 1-bit register for signal <rdd_fall_q1>.
    Found 1-bit register for signal <rdd_fall_q1_bit1>.
    Found 1-bit register for signal <rdd_fall_q1_bit1_r>.
    Found 1-bit register for signal <rdd_fall_q1_bit1_r1>.
    Found 1-bit register for signal <rdd_fall_q1_r>.
    Found 1-bit register for signal <rdd_fall_q1_r1>.
    Found 1-bit register for signal <rdd_fall_q2>.
    Found 1-bit register for signal <rdd_fall_q2_bit1>.
    Found 1-bit register for signal <rdd_fall_q2_bit1_r>.
    Found 1-bit register for signal <rdd_fall_q2_r>.
    Found 3-bit register for signal <rdd_mux_sel>.
    Found 1-bit register for signal <rdd_rise_q1>.
    Found 1-bit register for signal <rdd_rise_q1_bit1>.
    Found 1-bit register for signal <rdd_rise_q1_bit1_r>.
    Found 1-bit register for signal <rdd_rise_q1_bit1_r1>.
    Found 1-bit register for signal <rdd_rise_q1_r>.
    Found 1-bit register for signal <rdd_rise_q1_r1>.
    Found 1-bit register for signal <rdd_rise_q2>.
    Found 1-bit register for signal <rdd_rise_q2_bit1>.
    Found 1-bit register for signal <rdd_rise_q2_bit1_r>.
    Found 1-bit register for signal <rdd_rise_q2_r>.
    Found 1-bit register for signal <rden_dec>.
    Found 5-bit comparator greatequal for signal <rden_dec$cmp_ge0000> created at line 1881.
    Found 40-bit register for signal <rden_dly>.
    Found 5-bit register for signal <rden_dly_0>.
    Found 1-bit register for signal <rden_inc>.
    Found 5-bit comparator lessequal for signal <rden_inc$cmp_le0000> created at line 1879.
    Found 8-bit register for signal <rden_mux>.
    Found 5-bit comparator equal for signal <rden_mux_7$cmp_eq0000> created at line 1875.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred  87 Counter(s).
	inferred 713 D-type flip-flop(s).
	inferred  21 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   6 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <ddr2_phy_calib> synthesized.


Synthesizing Unit <ddr2_phy_dqs_iob>.
    Related source file is "ipcore_dir/MIG/user_design/rtl/ddr2_phy_dqs_iob.v".
    Found 1-bit register for signal <dqs_rst_n_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_phy_dqs_iob> synthesized.


Synthesizing Unit <ddr2_phy_dq_iob>.
    Related source file is "ipcore_dir/MIG/user_design/rtl/ddr2_phy_dq_iob.v".
WARNING:Xst:1780 - Signal <stg1_out_rise_sg3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_sg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_sg3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_sg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ddr2_phy_dq_iob> synthesized.


Synthesizing Unit <ddr2_usr_rd>.
    Related source file is "ipcore_dir/MIG/user_design/rtl/ddr2_usr_rd.v".
WARNING:Xst:1305 - Output <rd_ecc_error> is never assigned. Tied to value 00.
WARNING:Xst:1780 - Signal <sb_ecc_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rise_data_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rden_sel_r<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_data_out_rise_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_data_out_fall_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fall_data_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <db_ecc_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_rden_r<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 64-bit register for signal <rd_data_out_rise>.
    Found 64-bit register for signal <rd_data_out_fall>.
    Found 8-bit register for signal <ctrl_rden_r>.
    Found 1-bit register for signal <fifo_rden_r0>.
    Found 64-bit register for signal <rd_data_in_fall_r>.
    Found 64-bit register for signal <rd_data_in_rise_r>.
    Found 8-bit register for signal <rden_sel_r>.
    Summary:
	inferred 273 D-type flip-flop(s).
Unit <ddr2_usr_rd> synthesized.


Synthesizing Unit <ddr2_usr_addr_fifo>.
    Related source file is "ipcore_dir/MIG/user_design/rtl/ddr2_usr_addr_fifo.v".
WARNING:Xst:646 - Signal <fifo_data_out<35:34>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_usr_addr_fifo> synthesized.


Synthesizing Unit <ddr2_usr_wr>.
    Related source file is "ipcore_dir/MIG/user_design/rtl/ddr2_usr_wr.v".
WARNING:Xst:1780 - Signal <mask_data_in_ecc_wire> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mask_data_in_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_mask_data_out_ecc_wire> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_mask_data_out_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_data_out_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_wdf_afull<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_usr_wr> synthesized.


Synthesizing Unit <tft_interface>.
    Related source file is "tft_interface.v".
WARNING:Xst:647 - Input <TFT_IIC_SDA_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TFT_IIC_SCL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <tft_interface> synthesized.


Synthesizing Unit <ac97_if>.
    Related source file is "C:/VHDL/fpga_client_v2/ac97_if.vhd".
WARNING:Xst:646 - Signal <rom_data<23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_error_ac97> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <get_next_command> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State warm_start is never reached in FSM <command_SM>.
    Found finite state machine <FSM_27> for signal <command_SM>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | AC97Clk                   (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | ac97_ready                                     |
    | Power Up State     | ac97_ready                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <AC97Reset_n_i>.
    Found 4-bit up counter for signal <command_num>.
    Found 1-bit register for signal <pcm_playback_accept_ClkIn>.
    Found 1-bit register for signal <pcm_playback_accept_ClkIn_0>.
    Found 1-bit register for signal <pcm_playback_accept_ClkIn_1>.
    Found 1-bit register for signal <pcm_record_valid_ClkIn>.
    Found 1-bit register for signal <pcm_record_valid_ClkIn_0>.
    Found 1-bit register for signal <pcm_record_valid_ClkIn_1>.
    Found 11-bit up counter for signal <reset_counter>.
    Found 2-bit register for signal <start_frame_delay>.
    Found 2-bit adder for signal <start_frame_delay$addsub0000> created at line 190.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ac97_if> synthesized.


Synthesizing Unit <hdmicontroller>.
    Related source file is "C:/VHDL/fpga_client_v2/HDMIController.vhd".
    Found 32-bit comparator greatequal for signal <DE$cmp_ge0000> created at line 105.
    Found 32-bit comparator greatequal for signal <DE$cmp_ge0001> created at line 105.
    Found 32-bit comparator less for signal <DE$cmp_lt0000> created at line 105.
    Found 32-bit comparator less for signal <DE$cmp_lt0001> created at line 105.
    Found 32-bit comparator less for signal <HSYNC$cmp_lt0000> created at line 103.
    Found 32-bit up counter for signal <HSYNC_cnt>.
    Found 32-bit comparator greatequal for signal <HSYNC_cnt$cmp_ge0000> created at line 117.
    Found 32-bit comparator less for signal <VSYNC$cmp_lt0000> created at line 102.
    Found 32-bit up counter for signal <VSYNC_cnt>.
    Found 32-bit comparator greatequal for signal <VSYNC_cnt$cmp_ge0000> created at line 121.
    Found 32-bit comparator less for signal <VSYNC_cnt$cmp_lt0000> created at line 117.
    Summary:
	inferred   2 Counter(s).
	inferred   9 Comparator(s).
Unit <hdmicontroller> synthesized.


Synthesizing Unit <emac_block>.
    Related source file is "emac_block.v".
WARNING:Xst:646 - Signal <tx_client_clk_out_0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_client_clk_out_0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <emac_block> synthesized.


Synthesizing Unit <eth_fifo_8>.
    Related source file is "eth_fifo_8.v".
Unit <eth_fifo_8> synthesized.


Synthesizing Unit <keyboard>.
    Related source file is "keyboard.v".
Unit <keyboard> synthesized.


Synthesizing Unit <mouse>.
    Related source file is "mouse.v".
Unit <mouse> synthesized.


Synthesizing Unit <ddr2_usr_top>.
    Related source file is "ipcore_dir/MIG/user_design/rtl/ddr2_usr_top.v".
Unit <ddr2_usr_top> synthesized.


Synthesizing Unit <ddr2_phy_io>.
    Related source file is "ipcore_dir/MIG/user_design/rtl/ddr2_phy_io.v".
WARNING:Xst:647 - Input <dm_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <ddr_dm> is never assigned. Tied to value 00000000.
WARNING:Xst:647 - Input <mask_data_rise> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mask_data_fall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ddr2_phy_io> synthesized.


Synthesizing Unit <emac_locallink>.
    Related source file is "emac_locallink.v".
    Found 1-bit register for signal <rx_bad_frame_0_r>.
    Found 8-bit register for signal <rx_data_0_r>.
    Found 1-bit register for signal <rx_data_valid_0_r>.
    Found 1-bit register for signal <rx_good_frame_0_r>.
    Found 6-bit register for signal <rx_pre_reset_0_i>.
    Found 1-bit register for signal <rx_reset_0_i>.
    Found 6-bit register for signal <tx_pre_reset_0_i>.
    Found 1-bit register for signal <tx_reset_0_i>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <emac_locallink> synthesized.


Synthesizing Unit <devices>.
    Related source file is "devices.v".
Unit <devices> synthesized.


Synthesizing Unit <ddr2_phy_top>.
    Related source file is "ipcore_dir/MIG/user_design/rtl/ddr2_phy_top.v".
Unit <ddr2_phy_top> synthesized.


Synthesizing Unit <ddr2_mem_if_top>.
    Related source file is "ipcore_dir/MIG/user_design/rtl/ddr2_mem_if_top.v".
Unit <ddr2_mem_if_top> synthesized.


Synthesizing Unit <ddr2_top>.
    Related source file is "ipcore_dir/MIG/user_design/rtl/ddr2_top.v".
Unit <ddr2_top> synthesized.


Synthesizing Unit <MIG>.
    Related source file is "ipcore_dir/MIG/user_design/rtl/MIG.v".
WARNING:Xst:1780 - Signal <vio3_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio2_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio1_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio0_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_rden_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_rd_data_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_gate_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_gate_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_dqs_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_dq_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <MIG> synthesized.


Synthesizing Unit <frame_buffer>.
    Related source file is "frame_buffer.v".
    Found 1-bit register for signal <debug>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <frame_buffer> synthesized.


Synthesizing Unit <emac_example_design>.
    Related source file is "emac_example_design.v".
WARNING:Xst:646 - Signal <sof> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_busy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <length_rx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eof> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <deb_reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <dd>.
    Found 12-bit register for signal <idelayctrl_reset_0_r<12:1>>.
    Found 6-bit register for signal <ll_pre_reset_0_i>.
    Found 1-bit register for signal <ll_reset_0_i>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <emac_example_design> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x25-bit ROM                                         : 1
# Multipliers                                          : 2
 3x3-bit multiplier                                    : 2
# Adders/Subtractors                                   : 47
 12-bit adder                                          : 2
 12-bit subtractor                                     : 4
 16-bit adder                                          : 3
 16-bit adder carry out                                : 2
 16-bit subtractor                                     : 1
 17-bit adder carry out                                : 1
 2-bit adder                                           : 2
 3-bit adder                                           : 4
 32-bit adder                                          : 3
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 6-bit adder                                           : 4
 6-bit adder carry out                                 : 4
 6-bit subtractor                                      : 3
 7-bit adder                                           : 3
 7-bit addsub                                          : 1
 8-bit adder                                           : 2
 8-bit adder carry out                                 : 2
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 130
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 12-bit up counter                                     : 4
 14-bit down counter                                   : 2
 15-bit down counter                                   : 2
 16-bit up counter                                     : 2
 2-bit down counter                                    : 1
 2-bit up counter                                      : 2
 3-bit down counter                                    : 3
 3-bit up counter                                      : 4
 32-bit up counter                                     : 3
 4-bit down counter                                    : 2
 4-bit up counter                                      : 8
 5-bit down counter                                    : 5
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 6-bit updown counter                                  : 82
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
 8-bit up counter                                      : 1
 9-bit updown counter                                  : 2
# Accumulators                                         : 4
 12-bit updown accumulator                             : 1
 2-bit up accumulator                                  : 1
 32-bit up accumulator                                 : 2
# Registers                                            : 2786
 1-bit register                                        : 2616
 12-bit register                                       : 18
 128-bit register                                      : 2
 15-bit register                                       : 1
 16-bit register                                       : 14
 2-bit register                                        : 11
 20-bit register                                       : 2
 24-bit register                                       : 1
 25-bit register                                       : 4
 28-bit register                                       : 1
 3-bit register                                        : 13
 31-bit register                                       : 6
 32-bit register                                       : 9
 4-bit register                                        : 5
 48-bit register                                       : 1
 5-bit register                                        : 6
 6-bit register                                        : 9
 6144-bit register                                     : 2
 64-bit register                                       : 8
 7-bit register                                        : 4
 768-bit register                                      : 11
 8-bit register                                        : 42
# Comparators                                          : 54
 11-bit comparator greatequal                          : 5
 11-bit comparator less                                : 4
 13-bit comparator not equal                           : 4
 15-bit comparator equal                               : 1
 16-bit comparator equal                               : 2
 17-bit comparator not equal                           : 1
 2-bit comparator equal                                : 5
 2-bit comparator greatequal                           : 1
 2-bit comparator less                                 : 2
 3-bit comparator greatequal                           : 2
 3-bit comparator lessequal                            : 3
 32-bit comparator greatequal                          : 4
 32-bit comparator less                                : 5
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator equal                                : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
 5-bit comparator lessequal                            : 5
 6-bit comparator less                                 : 1
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 2
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 15
 1-bit 40-to-1 multiplexer                             : 5
 1-bit 64-to-1 multiplexer                             : 2
 1-bit 8-to-1 multiplexer                              : 8
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4
# Xors                                                 : 43
 1-bit xor2                                            : 39
 1-bit xor8                                            : 2
 1-bit xor9                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_27> for best encoding.
Optimizing FSM <ac97_codec/command_SM/FSM> on signal <command_SM[1:7]> with one-hot encoding.
----------------------------
 State          | Encoding
----------------------------
 ac97_ready     | 0000001
 warm_start     | unreached
 review_command | 0000010
 issue_command  | 0000100
 wait_command   | 0010000
 next_command   | 0100000
 read_command   | 1000000
 done           | 0001000
----------------------------
Analyzing FSM <FSM_26> for best encoding.
Optimizing FSM <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state/FSM> on signal <cal4_state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00010000
 011   | 00001000
 100   | 01000000
 101   | 00000100
 110   | 00100000
 111   | 10000000
-------------------
Analyzing FSM <FSM_25> for best encoding.
Optimizing FSM <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_state/FSM> on signal <cal3_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 100
 011   | 010
 100   | 011
-------------------
Analyzing FSM <FSM_24> for best encoding.
Optimizing FSM <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state/FSM> on signal <cal2_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000100000
 0101  | 001000000
 0110  | 100000000
 0111  | 010000000
 1000  | 000010000
--------------------
Analyzing FSM <FSM_23> for best encoding.
Optimizing FSM <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state/FSM> on signal <cal1_state[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 0001  | 00000000010
 0010  | 00000000100
 0011  | 00000001000
 0100  | 00000100000
 0101  | 00000010000
 0110  | 00001000000
 0111  | 00100000000
 1000  | 00010000000
 1001  | 01000000000
 1010  | 10000000000
----------------------
Analyzing FSM <FSM_22> for best encoding.
Optimizing FSM <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r/FSM> on signal <init_state_r[1:28]> with one-hot encoding.
---------------------------------------
 State | Encoding
---------------------------------------
 00000 | 0000000000000000100000000000
 00001 | 0000000000000010000000000000
 00010 | 0001000000000000000000000000
 00011 | 0000000000010000000000000000
 00100 | 0000000000000001000000000000
 00101 | 0000000000000100000000000000
 00110 | 0000000000001000000000000000
 00111 | 0000000000000000010000000000
 01000 | 0000000000000000000000000100
 01001 | 0000000000000000000000001000
 01010 | 0000000000000000000000010000
 01011 | 0000000000000000000000000001
 01100 | 0000000000000000000000000010
 01101 | 0000000000000000000001000000
 01110 | 0000000000000000000010000000
 01111 | 0000000000000000000100000000
 10000 | 0000000000000000001000000000
 10001 | unreached
 10010 | 0000000000000000000000100000
 10011 | 0000000001000000000000000000
 10100 | 0000000010000000000000000000
 10101 | 0000001000000000000000000000
 10110 | 0000010000000000000000000000
 10111 | 0000100000000000000000000000
 11000 | 0010000000000000000000000000
 11001 | 1000000000000000000000000000
 11010 | 0000000100000000000000000000
 11011 | unreached
 11100 | unreached
 11101 | 0000000000100000000000000000
 11110 | 0100000000000000000000000000
---------------------------------------
Analyzing FSM <FSM_21> for best encoding.
Optimizing FSM <ac97_codec/ac97_core_I/reg_if_state/FSM> on signal <reg_if_state[1:3]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 idle               | 000
 wait_for_new_frame | 001
 send_request_frame | 010
 response_slot0     | 011
 response_slot1     | 100
 response_slot2     | 101
 end_state          | 110
--------------------------------
Analyzing FSM <FSM_20> for best encoding.
Optimizing FSM <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state/FSM> on signal <wr_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 111
 011   | 010
 100   | 110
 101   | 011
-------------------
Analyzing FSM <FSM_19> for best encoding.
Optimizing FSM <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state/FSM> on signal <rd_state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 100   | 00010000
 101   | 01000000
 110   | 00100000
 111   | 10000000
-------------------
Analyzing FSM <FSM_18> for best encoding.
Optimizing FSM <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state/FSM> on signal <rd_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000100
 0010  | 000001000
 0011  | 000010000
 0100  | 000100000
 0101  | 001000000
 0110  | 010000000
 0111  | 100000000
 1000  | 000000010
--------------------
Analyzing FSM <FSM_17> for best encoding.
Optimizing FSM <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state/FSM> on signal <wr_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <FSM_16> for best encoding.
Optimizing FSM <sound_buffering/playback/FSM> on signal <playback[1:2]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 00
 00000001 | 01
 00000010 | 10
----------------------
Analyzing FSM <FSM_15> for best encoding.
Optimizing FSM <sound_buffering/store/FSM> on signal <store[1:5]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 00001
 00000001 | 00010
 00000010 | 00100
 00000011 | 01000
 00000100 | 10000
----------------------
Optimizing FSM <tx_data_mac/state/FSM> on signal <state[1:9]> with user encoding.
------------------------
 State     | Encoding
------------------------
 000000000 | 000000000
 000000001 | 000000001
 000000010 | 000000010
 000000011 | 000000011
 000000100 | 000000100
 000000101 | 000000101
 000000110 | 000000110
 000000111 | 000000111
 000001000 | 000001000
 000001001 | 000001001
 000001010 | 000001010
 000001011 | 000001011
 000001100 | 000001100
 000001101 | 000001101
 000001110 | 000001110
 000001111 | 000001111
 000010000 | 000010000
 000010001 | 000010001
 000010010 | 000010010
 000010011 | 000010011
 000010100 | 000010100
 000010101 | 000010101
 000010110 | 000010110
 000010111 | 000010111
 000011000 | 000011000
 000011001 | 000011001
 000011010 | 000011010
 000011011 | 000011011
 000011100 | 000011100
 000011101 | 000011101
 000011110 | 000011110
 000011111 | 000011111
 000100000 | 000100000
 000100001 | 000100001
 000100010 | 000100010
 000100011 | 000100011
 000100100 | 000100100
 000100101 | 000100101
 000100110 | 000100110
 000100111 | 000100111
 000101000 | 000101000
 000101001 | 000101001
 000101010 | 000101010
 000101011 | 000101011
 000101100 | 000101100
 000101101 | 000101101
 000101110 | 000101110
 000101111 | 000101111
 000110000 | 000110000
 000110001 | 000110001
 000110010 | 000110010
 000110011 | 000110011
 000110100 | 000110100
 000110101 | 000110101
 000110110 | 000110110
 000110111 | 000110111
 000111000 | 000111000
 000111001 | 000111001
 000111010 | 000111010
 000111011 | 000111011
 000111100 | 000111100
 000111101 | 000111101
 000111110 | 000111110
 000111111 | 000111111
 001000000 | 001000000
 001000001 | 001000001
 001000010 | 001000010
 001000011 | 001000011
 001000100 | 001000100
 001000101 | 001000101
 001000110 | 001000110
 001000111 | 001000111
 001001000 | 001001000
 001001001 | 001001001
 001001010 | 001001010
 001001011 | 001001011
 001001100 | 001001100
 001001101 | 001001101
 001001110 | 001001110
 001001111 | 001001111
 001010000 | 001010000
 001010001 | 001010001
 001010010 | 001010010
 001010011 | 001010011
 001010100 | 001010100
 001010101 | 001010101
 001010110 | 001010110
 001010111 | 001010111
 001011000 | 001011000
 001011001 | 001011001
 001011010 | 001011010
 001011011 | 001011011
------------------------
Analyzing FSM <FSM_13> for best encoding.
Optimizing FSM <HDMIController/interface/gen_dvi_if.iic_init/c_state/FSM> on signal <c_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 001
 001   | 000
 010   | 011
 011   | 010
 100   | 110
 101   | 111
 110   | 101
 111   | 100
-------------------
Analyzing FSM <FSM_12> for best encoding.
Optimizing FSM <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r/FSM> on signal <state_r[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 0000
 00001 | 0110
 00010 | 0010
 00011 | 0001
 00100 | 0101
 00101 | 0111
 00110 | 0100
 00111 | 1101
 01000 | 1110
 01001 | 1100
 01010 | 1111
 01011 | 0011
-------------------
Analyzing FSM <FSM_11> for best encoding.
Optimizing FSM <frame_buffer/ram_mux/frame_reader/fsm/FSM> on signal <fsm[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00000 | 0001
 00001 | 0010
 00010 | 0100
 00011 | 1000
-------------------
Analyzing FSM <FSM_10> for best encoding.
Optimizing FSM <frame_buffer/ram_mux/read_burst/read_fsm/FSM> on signal <read_fsm[1:14]> with one-hot encoding.
-------------------------
 State | Encoding
-------------------------
 00000 | 00000000000001
 00001 | 00000000000100
 00010 | 00000000000010
 00011 | 00000000001000
 00100 | 00000000010000
 00101 | 00000000100000
 00110 | 00000001000000
 00111 | 00000010000000
 01000 | 00000100000000
 01001 | 00001000000000
 01010 | 00010000000000
 01011 | 00100000000000
 01100 | 01000000000000
 01101 | 10000000000000
-------------------------
Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <frame_buffer/ram_mux/write_burst/write_fsm/FSM> on signal <write_fsm[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 0000000100
 0010  | 0000000010
 0011  | 0000001000
 0100  | 0000010000
 0101  | 0000100000
 0110  | 0001000000
 0111  | 0010000000
 1000  | 0100000000
 1001  | 1000000000
---------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <frame_buffer/ram_mux/ram_initiator/draw_counter/FSM> on signal <draw_counter[1:5]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 00000
 00000001 | 00010
 00000010 | 00001
 00000011 | 00011
 00000100 | 00100
 00000101 | 00101
 00000110 | 00110
 00000111 | 00111
 00001000 | 01000
 00001001 | 01001
 00001010 | 01010
 00001011 | 01011
 00001100 | 01100
 00001101 | 01101
 00001110 | 01110
 00001111 | 01111
 00010000 | 10000
----------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <frame_buffer/ethernet_to_ram/storing_state/FSM> on signal <storing_state[1:1]> with sequential encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 0
 000001 | 1
--------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <devices/mouse/configure/reset_fsm/FSM> on signal <reset_fsm[1:33]> with one-hot encoding.
---------------------------------------------
 State  | Encoding
---------------------------------------------
 000000 | 000000000000000000000000000000001
 000001 | 000000000000000000000000000000010
 000010 | 000000000000000000000000000000100
 000011 | 000000000000000000000000000001000
 000100 | 000000000000000000000000000010000
 000101 | 000000000000000000000000000100000
 000110 | 000000000000000000000000001000000
 000111 | 000000000000000000000000010000000
 001000 | 000000000000000000000000100000000
 001001 | 000000000000000000000001000000000
 001010 | 000000000000000000000010000000000
 001011 | 000000000000000000000100000000000
 001100 | 000000000000000000001000000000000
 001101 | 000000000000000000010000000000000
 001110 | 000000000000000000100000000000000
 001111 | 000000000000000001000000000000000
 010000 | 000000000000000010000000000000000
 010001 | 000000000000000100000000000000000
 010010 | 000000000000001000000000000000000
 010011 | 000000000000010000000000000000000
 010100 | 000000000000100000000000000000000
 010101 | 000000000001000000000000000000000
 010110 | 000000000010000000000000000000000
 010111 | 000000000100000000000000000000000
 011000 | 000000001000000000000000000000000
 011001 | 000000010000000000000000000000000
 011010 | 000000100000000000000000000000000
 011011 | 000001000000000000000000000000000
 011100 | 000010000000000000000000000000000
 011101 | 000100000000000000000000000000000
 011110 | 001000000000000000000000000000000
 011111 | 010000000000000000000000000000000
 100000 | 100000000000000000000000000000000
---------------------------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <devices/keyboard/configure/send_state/FSM> on signal <send_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <peripheral_monitor/keyboard_counter/FSM> on signal <keyboard_counter[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 01    | 010
 10    | 100
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <peripheral_monitor/bytes_read/FSM> on signal <bytes_read[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <peripheral_monitor/mouse_counter/FSM> on signal <mouse_counter[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <data_tx/counter/FSM> on signal <counter[1:36]> with one-hot encoding.
--------------------------------------------------
 State    | Encoding
--------------------------------------------------
 00000000 | 000000000000000000000000000000000001
 00000001 | 000000000000000000000000000000000010
 00000010 | 000000000000000000000000000000000100
 00000011 | 000000000000000000000000000000001000
 00000100 | 000000000000000000000000000000010000
 00000101 | 000000000000000000000000000000100000
 00000110 | 000000000000000000000000000001000000
 00000111 | 000000000000000000000000000010000000
 00001000 | 000000000000000000000000000100000000
 00001001 | 000000000000000000000000001000000000
 00001010 | 000000000000000000000000010000000000
 00001011 | 000000000000000000000000100000000000
 00001100 | 000000000000000000000001000000000000
 00001101 | 000000000000000000000010000000000000
 00001110 | 000000000000000000000100000000000000
 00001111 | 000000000000000000001000000000000000
 00010000 | 000000000000000000010000000000000000
 00010001 | 000000000000000000100000000000000000
 00010010 | 000000000000000001000000000000000000
 00010011 | 000000000000000010000000000000000000
 00010100 | 000000000000000100000000000000000000
 00010101 | 000000000000001000000000000000000000
 00010110 | 000000000000010000000000000000000000
 00010111 | 000000000000100000000000000000000000
 00011000 | 000000000001000000000000000000000000
 00011001 | 000000000010000000000000000000000000
 00011010 | 000000000100000000000000000000000000
 00011011 | 000000001000000000000000000000000000
 00011100 | 000000010000000000000000000000000000
 00011101 | 000000100000000000000000000000000000
 00011110 | 000001000000000000000000000000000000
 00011111 | 000010000000000000000000000000000000
 00100000 | 000100000000000000000000000000000000
 00100001 | 001000000000000000000000000000000000
 00100010 | 010000000000000000000000000000000000
 00100011 | 100000000000000000000000000000000000
--------------------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <rx_data_mac/rx_state/FSM> on signal <rx_state[1:83]> with one-hot encoding.
--------------------------------------------------------------------------------------------------
 State     | Encoding
--------------------------------------------------------------------------------------------------
 000000000 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000001
 000000001 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000010
 000000010 | 00000000000000000000000000000000000000000000000000000000000000000000000000000000100
 000000011 | 00000000000000000000000000000000000000000000000000000000000000000000000000000001000
 000000100 | 00000000000000000000000000000000000000000000000000000000000000000000000000000010000
 000000101 | 00000000000000000000000000000000000000000000000000000000000000000000000000000100000
 000000110 | 00000000000000000000000000000000000000000000000000000000000000000000000000010000000
 000000111 | 00000000000000000000000000000000000000000000000000000000000000000000000001000000000
 000001000 | 00000000000000000000000000000000000000000000000000000000000000000000000010000000000
 000001001 | 00000000000000000000000000000000000000000000000000000000000000000000000100000000000
 000001010 | 00000000000000000000000000000000000000000000000000000000000000000000001000000000000
 000001011 | 00000000000000000000000000000000000000000000000000000000000000000000010000000000000
 000001100 | 00000000000000000000000000000000000000000000000000000000000000000000100000000000000
 000001101 | 00000000000000000000000000000000000000000000000000000000000000000001000000000000000
 000001110 | 00000000000000000000000000000000000000000000000000000000000000000010000000000000000
 000001111 | 00000000000000000000000000000000000000000000000000000000000000000100000000000000000
 000010000 | 00000000000000000000000000000000000000000000000000000000000000001000000000000000000
 000010001 | 00000000000000000000000000000000000000000000000000000000000000010000000000000000000
 000010010 | 00000000000000000000000000000000000000000000000000000000000000100000000000000000000
 000010011 | 00000000000000000000000000000000000000000000000000000000000001000000000000000000000
 000010100 | 00000000000000000000000000000000000000000000000000000000000010000000000000000000000
 000010101 | 00000000000000000000000000000000000000000000000000000000000100000000000000000000000
 000010110 | 00000000000000000000000000000000000000000000000000000000001000000000000000000000000
 000010111 | 00000000000000000000000000000000000000000000000000000000010000000000000000000000000
 000011000 | 00000000000000000000000000000000000000000000000000000000100000000000000000000000000
 000011001 | 00000000000000000000000000000000000000000000000000000001000000000000000000000000000
 000011010 | 00000000000000000000000000000000000000000000000000000010000000000000000000000000000
 000011011 | 00000000000000000000000000000000000000000000000000000100000000000000000000000000000
 000011100 | 00000000000000000000000000000000000000000000000000001000000000000000000000000000000
 000011101 | 00000000000000000000000000000000000000000000000000010000000000000000000000000000000
 000011110 | 00000000000000000000000000000000000000000000000000100000000000000000000000000000000
 000011111 | 00000000000000000000000000000000000000000000000001000000000000000000000000000000000
 000100000 | 00000000000000000000000000000000000000000000000010000000000000000000000000000000000
 000100001 | 00000000000000000000000000000000000000000000000100000000000000000000000000000000000
 000100010 | 00000000000000000000000000000000000000000000001000000000000000000000000000000000000
 000100011 | 00000000000000000000000000000000000000000000010000000000000000000000000000000000000
 000100100 | 00000000000000000000000000000000000000000000100000000000000000000000000000000000000
 000100101 | 00000000000000000000000000000000000000000001000000000000000000000000000000000000000
 000100110 | 00000000000000000000000000000000000000000010000000000000000000000000000000000000000
 000100111 | 00000000000000000000000000000000000000000100000000000000000000000000000000000000000
 000101000 | 00000000000000000000000000000000000000001000000000000000000000000000000000000000000
 000101001 | 00000000000000000000000000000000000000010000000000000000000000000000000000000000000
 000101010 | 00000000000000000000000000000000000000100000000000000000000000000000000000000000000
 000101011 | 00000000000000000000000000000000000001000000000000000000000000000000000000000000000
 000101100 | 00000000000000000000000000000000000000000000000000000000000000000000000000100000000
 000101101 | 00000000000000000000000000000000000000000000000000000000000000000000000000001000000
 000101110 | 00000000000000000000000000000000000010000000000000000000000000000000000000000000000
 000101111 | 00000000000000000000000000000000000100000000000000000000000000000000000000000000000
 000110000 | 00000000000000000000000000000000001000000000000000000000000000000000000000000000000
 000110001 | 00000000000000000000000000000000010000000000000000000000000000000000000000000000000
 000110010 | 00000000000000000000000000000000100000000000000000000000000000000000000000000000000
 000110011 | 00000000000000000000000000000001000000000000000000000000000000000000000000000000000
 000110100 | 00000000000000000000000000000010000000000000000000000000000000000000000000000000000
 000110101 | 00000000000000000000000000000100000000000000000000000000000000000000000000000000000
 000110110 | 00000000000000000000000000001000000000000000000000000000000000000000000000000000000
 000110111 | 00000000000000000000000000010000000000000000000000000000000000000000000000000000000
 000111000 | 00000000000000000000000000100000000000000000000000000000000000000000000000000000000
 000111001 | 00000000000000000000000001000000000000000000000000000000000000000000000000000000000
 000111010 | 00000000000000000000000010000000000000000000000000000000000000000000000000000000000
 000111011 | 00000000000000000000000100000000000000000000000000000000000000000000000000000000000
 000111100 | 00000000000000000000001000000000000000000000000000000000000000000000000000000000000
 000111101 | 00000000000000000000010000000000000000000000000000000000000000000000000000000000000
 000111110 | 00000000000000000000100000000000000000000000000000000000000000000000000000000000000
 000111111 | 00000000000000000001000000000000000000000000000000000000000000000000000000000000000
 001000000 | 00000000000000000010000000000000000000000000000000000000000000000000000000000000000
 001000001 | 00000000000000000100000000000000000000000000000000000000000000000000000000000000000
 001000010 | 00000000000000001000000000000000000000000000000000000000000000000000000000000000000
 001000011 | 00000000000000010000000000000000000000000000000000000000000000000000000000000000000
 001000100 | 00000000000000100000000000000000000000000000000000000000000000000000000000000000000
 001000101 | 00000000000001000000000000000000000000000000000000000000000000000000000000000000000
 001000110 | 00000000000010000000000000000000000000000000000000000000000000000000000000000000000
 001000111 | 00000000000100000000000000000000000000000000000000000000000000000000000000000000000
 001001000 | 00000000001000000000000000000000000000000000000000000000000000000000000000000000000
 001001001 | 00000000010000000000000000000000000000000000000000000000000000000000000000000000000
 001001010 | 00000000100000000000000000000000000000000000000000000000000000000000000000000000000
 001001011 | 00000001000000000000000000000000000000000000000000000000000000000000000000000000000
 001001100 | 00000010000000000000000000000000000000000000000000000000000000000000000000000000000
 001001101 | 00000100000000000000000000000000000000000000000000000000000000000000000000000000000
 001001110 | 00001000000000000000000000000000000000000000000000000000000000000000000000000000000
 001001111 | 00010000000000000000000000000000000000000000000000000000000000000000000000000000000
 001010000 | 00100000000000000000000000000000000000000000000000000000000000000000000000000000000
 001010001 | 01000000000000000000000000000000000000000000000000000000000000000000000000000000000
 001010010 | 10000000000000000000000000000000000000000000000000000000000000000000000000000000000
--------------------------------------------------------------------------------------------------
WARNING:Xst:79 - Model 'emac' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'emac1'
Reading core <ipcore_dir/ram_2940x16.ngc>.
Loading core <ram_2940x16> for timing and area information for instance <buffer>.
INFO:Xst:2261 - The FF/Latch <length_1> in Unit <data_tx> is equivalent to the following FF/Latch, which will be removed : <length_5> 
INFO:Xst:2261 - The FF/Latch <length_0> in Unit <data_tx> is equivalent to the following 3 FFs/Latches, which will be removed : <length_2> <length_6> <length_7> 
INFO:Xst:2261 - The FF/Latch <length_3> in Unit <data_tx> is equivalent to the following FF/Latch, which will be removed : <length_4> 
INFO:Xst:2261 - The FF/Latch <read_command_1> in Unit <read_burst> is equivalent to the following FF/Latch, which will be removed : <read_command_2> 
INFO:Xst:2261 - The FF/Latch <dq_oe_270_1> in Unit <u_phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_oe_270> 
INFO:Xst:2261 - The FF/Latch <init_state_r1_17> in Unit <u_phy_init> is equivalent to the following 2 FFs/Latches, which will be removed : <init_state_r1_27> <init_state_r1_28> 
WARNING:Xst:1426 - The value init of the FF/Latch dd_7 hinder the constant cleaning in the block emac_example_design.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch dd_6 hinder the constant cleaning in the block emac_example_design.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch dd_5 hinder the constant cleaning in the block emac_example_design.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch dd_4 hinder the constant cleaning in the block emac_example_design.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch dd_3 hinder the constant cleaning in the block emac_example_design.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch dd_2 hinder the constant cleaning in the block emac_example_design.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch debug_reg hinder the constant cleaning in the block configure.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch dd_1 hinder the constant cleaning in the block emac_example_design.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch debug_reg hinder the constant cleaning in the block configure.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch dd_0 hinder the constant cleaning in the block emac_example_design.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <i_write_data_526> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_521> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_519> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_518> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_515> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_513> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_510> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_508> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_503> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_502> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_497> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_495> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_494> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_491> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_489> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_486> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_484> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_479> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_478> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_575> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_574> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_569> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_567> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_566> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_563> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_561> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_558> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_556> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_551> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_550> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_545> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_543> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_542> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_539> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_537> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_534> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_532> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_527> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_422> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_419> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_417> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_414> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_412> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_407> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_406> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_401> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_399> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_398> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_395> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_393> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_390> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_388> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_383> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_382> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_377> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_375> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_374> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_473> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_471> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_470> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_467> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_465> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_462> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_460> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_455> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_454> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_449> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_447> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_446> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_443> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_441> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_438> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_436> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_431> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_430> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_425> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_423> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_731> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_729> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_726> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_724> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_719> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_718> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_713> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_711> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_710> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_707> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_705> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_702> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_700> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_695> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_694> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_689> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_687> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_686> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_683> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDA_BUFFER_0> (without init value) has a constant value of 0 in block <gen_dvi_if.iic_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr_addr_r_0> (without init value) has a constant value of 0 in block <u_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <w_address_out_31> (without init value) has a constant value of 0 in block <arbitrator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <temp_write_address_in_31> has a constant value of 0 in block <arbitrator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_command_1> (without init value) has a constant value of 0 in block <read_burst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_767> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_766> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_761> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_759> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_758> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_755> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_753> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_750> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_748> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_743> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_742> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_737> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_735> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_734> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_628> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_623> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_622> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_617> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_615> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_614> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_611> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_609> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_606> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_604> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_599> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_598> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_593> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_591> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_590> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_587> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_585> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_582> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_580> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_681> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_678> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_676> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_671> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_670> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_665> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_663> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_662> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_659> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_657> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_654> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_652> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_647> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_646> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_641> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_639> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_638> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_635> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_633> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_630> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_113> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_111> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_110> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_107> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_105> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_102> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_100> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_95> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_94> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_89> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_87> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_86> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_83> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_81> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_78> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_76> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_71> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_70> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_65> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_166> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_161> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_159> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_158> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_155> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_153> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_150> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_148> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_143> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_142> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_137> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_135> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_134> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_131> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_129> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_126> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_124> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_119> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_118> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_14> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_11> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_9> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_6> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_4> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_out_3> has a constant value of 0 in block <ac97_core_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_out_2> has a constant value of 0 in block <ac97_core_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_out_1> has a constant value of 0 in block <ac97_core_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_out_0> has a constant value of 0 in block <ac97_core_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <length_0> has a constant value of 0 in block <data_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <header_checksum_input_28> (without init value) has a constant value of 0 in block <tx_data_mac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <header_checksum_input_13> (without init value) has a constant value of 0 in block <tx_data_mac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <header_checksum_input_10> (without init value) has a constant value of 0 in block <tx_data_mac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <header_checksum_input_9> (without init value) has a constant value of 0 in block <tx_data_mac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <p_size_7> has a constant value of 0 in block <tx_data_mac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <p_size_6> has a constant value of 0 in block <tx_data_mac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <p_size_2> has a constant value of 0 in block <tx_data_mac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <p_size_0> has a constant value of 0 in block <tx_data_mac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_enable_delay> (without init value) has a constant value of 1 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_63> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_62> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_59> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_57> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_54> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_52> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_47> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_46> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_41> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_39> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_38> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_35> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_33> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_30> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_28> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_23> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_22> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_17> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_15> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_321> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_318> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_316> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_311> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_310> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_305> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_303> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_302> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_299> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_297> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_294> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_292> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_287> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_286> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_281> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_279> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_278> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_275> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_273> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_371> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_369> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_366> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_364> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_359> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_358> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_353> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_351> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_350> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_347> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_345> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_342> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_340> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_335> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_334> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_329> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_327> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_326> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_323> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_215> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_214> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_209> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_207> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_206> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_203> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_201> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_198> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_196> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_191> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_190> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_185> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_183> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_182> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_179> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_177> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_174> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_172> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_167> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_270> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_268> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_263> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_262> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_257> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_255> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_254> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_251> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_249> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_246> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_244> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_239> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_238> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_233> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_231> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_230> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_227> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_225> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_222> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_data_220> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_enable_delay2> (without init value) has a constant value of 1 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <rd_valid_pipe_2> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <light_led_0> of sequential type is unconnected in block <configure>.
WARNING:Xst:2677 - Node <ROMData_23> of sequential type is unconnected in block <ROM>.
WARNING:Xst:2677 - Node <data_in_19> of sequential type is unconnected in block <ac97_core_I>.
WARNING:Xst:2677 - Node <address_out_31> of sequential type is unconnected in block <write_burst>.
WARNING:Xst:2677 - Node <address_out_31> of sequential type is unconnected in block <read_burst>.
WARNING:Xst:2677 - Node <calib_done_r_0> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_1> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_3> of sequential type is unconnected in block <u_phy_calib>.
WARNING:Xst:2677 - Node <init_state_r1_4> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_5> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_6> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_7> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_9> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_12> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_13> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_14> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_15> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_16> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_17> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_18> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_19> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_20> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_21> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_22> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_24> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_25> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_29> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_30> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_2> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_4> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_5> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_6> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_7> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_8> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_9> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_10> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_11> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_12> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_13> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_14> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_15> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_16> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_17> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_18> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_19> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_20> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_21> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_22> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_24> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_25> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_26> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_27> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_28> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_29> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_30> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_0> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_1> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_2> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_3> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_4> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_5> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_6> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_7> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_9> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_10> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_11> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_12> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_13> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_14> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_15> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_16> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_17> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_18> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_19> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_20> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_21> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_22> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_23> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_24> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_25> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_26> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_27> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_28> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_29> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_30> of sequential type is unconnected in block <u_phy_init>.
WARNING:Xst:2677 - Node <rden_sel_r_1> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_2> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_3> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_4> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_5> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_6> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_7> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_1> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_2> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_3> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_4> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_5> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_6> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_7> of sequential type is unconnected in block <u_usr_rd>.
WARNING:Xst:2677 - Node <af_addr_r1_25> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_26> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_27> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_28> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_29> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_30> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_25> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_26> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_27> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_28> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_29> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_30> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <bank_hit_r1_3> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_25> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_26> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_27> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_28> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_29> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_30> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_0> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_2> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_4> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_6> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_8> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_10> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_11> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2404 -  FFs/Latches <read_command<2:1>> (without init value) have a constant value of 0 in block <read_burst>.

Synthesizing (advanced) Unit <ac97_command_rom>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_ROMData_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ac97_command_rom> synthesized (advanced).

Synthesizing (advanced) Unit <ddr2_phy_calib>.
	Found pipelined multiplier on signal <_COND_53>:
		- 1 pipeline level(s) found in a register on signal <count_rden>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_COND_62>:
		- 1 pipeline level(s) found in a register on signal <count_gate>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__COND_53 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__COND_62 by adding 1 register level(s).
Unit <ddr2_phy_calib> synthesized (advanced).

Synthesizing (advanced) Unit <tx_client_fifo_8>.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal wr_rd_addr may hinder XST clustering optimizations.
Unit <tx_client_fifo_8> synthesized (advanced).
WARNING:Xst:2677 - Node <light_led_0> of sequential type is unconnected in block <keyboard_controller>.
WARNING:Xst:2677 - Node <af_addr_r1_25> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_26> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_27> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_28> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_29> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r1_30> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_25> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_26> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_27> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_28> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_29> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r2_30> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <bank_hit_r1_3> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_25> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_26> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_27> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_28> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_29> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <af_addr_r3_30> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_0> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_2> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_4> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_6> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_8> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_10> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <state_r1_11> of sequential type is unconnected in block <ddr2_ctrl>.
WARNING:Xst:2677 - Node <rd_valid_pipe_2> of sequential type is unconnected in block <rx_client_fifo_8>.
WARNING:Xst:2677 - Node <init_state_r1_4> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_5> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_6> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_7> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_9> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_12> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_13> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_14> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_15> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_16> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_17> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_18> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_19> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_20> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_21> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_22> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_24> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_25> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_27> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_28> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_29> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_30> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_2> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_4> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_5> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_6> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_7> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_8> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_9> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_10> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_11> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_12> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_13> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_14> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_15> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_16> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_17> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_18> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_19> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_20> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_21> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_22> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_24> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_25> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_26> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_27> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_28> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_29> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_30> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_0> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_1> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_2> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_3> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_4> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_5> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_6> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_7> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_9> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_10> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_11> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_12> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_13> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_14> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_15> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_16> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_17> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_18> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_19> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_20> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_21> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_22> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_23> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_24> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_25> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_26> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_27> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_28> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_29> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_2t_30> of sequential type is unconnected in block <ddr2_phy_init>.
WARNING:Xst:2677 - Node <calib_done_r_0> of sequential type is unconnected in block <ddr2_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_1> of sequential type is unconnected in block <ddr2_phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_3> of sequential type is unconnected in block <ddr2_phy_calib>.
WARNING:Xst:2677 - Node <rden_sel_r_1> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_2> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_3> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_4> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_5> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_6> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_7> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_1> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_2> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_3> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_4> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_5> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_6> of sequential type is unconnected in block <ddr2_usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_7> of sequential type is unconnected in block <ddr2_usr_rd>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 28
# ROMs                                                 : 1
 16x25-bit ROM                                         : 1
# Multipliers                                          : 2
 3x3-bit registered multiplier                         : 2
# Adders/Subtractors                                   : 45
 12-bit adder                                          : 2
 12-bit subtractor                                     : 4
 16-bit adder                                          : 3
 16-bit adder carry out                                : 2
 16-bit subtractor                                     : 1
 17-bit adder carry out                                : 1
 3-bit adder                                           : 4
 32-bit adder                                          : 3
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 6-bit adder                                           : 4
 6-bit adder carry out                                 : 4
 6-bit subtractor                                      : 3
 7-bit adder                                           : 3
 7-bit addsub                                          : 1
 8-bit adder                                           : 2
 8-bit adder carry out                                 : 2
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 128
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 12-bit up counter                                     : 4
 14-bit down counter                                   : 2
 15-bit down counter                                   : 2
 16-bit up counter                                     : 2
 2-bit down counter                                    : 1
 2-bit up counter                                      : 2
 3-bit down counter                                    : 3
 3-bit up counter                                      : 4
 32-bit up counter                                     : 3
 4-bit down counter                                    : 1
 4-bit up counter                                      : 8
 5-bit down counter                                    : 4
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 6-bit updown counter                                  : 82
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
 8-bit up counter                                      : 1
 9-bit updown counter                                  : 2
# Accumulators                                         : 4
 12-bit updown accumulator                             : 1
 2-bit up accumulator                                  : 1
 32-bit up accumulator                                 : 2
# Registers                                            : 26233
 Flip-Flops                                            : 26233
# Comparators                                          : 54
 11-bit comparator greatequal                          : 5
 11-bit comparator less                                : 4
 13-bit comparator not equal                           : 4
 15-bit comparator equal                               : 1
 16-bit comparator equal                               : 2
 17-bit comparator not equal                           : 1
 2-bit comparator equal                                : 5
 2-bit comparator greatequal                           : 1
 2-bit comparator less                                 : 2
 3-bit comparator greatequal                           : 2
 3-bit comparator lessequal                            : 3
 32-bit comparator greatequal                          : 4
 32-bit comparator less                                : 5
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator equal                                : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
 5-bit comparator lessequal                            : 5
 6-bit comparator less                                 : 1
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 2
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 15
 1-bit 40-to-1 multiplexer                             : 5
 1-bit 64-to-1 multiplexer                             : 2
 1-bit 8-to-1 multiplexer                              : 8
# Xors                                                 : 43
 1-bit xor2                                            : 39
 1-bit xor8                                            : 2
 1-bit xor9                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <length_0> has a constant value of 0 in block <data_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_2> has a constant value of 0 in block <data_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_6> has a constant value of 0 in block <data_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <length_7> has a constant value of 0 in block <data_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch debug_reg hinder the constant cleaning in the block keyboard_controller.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch debug_reg hinder the constant cleaning in the block mouse_configuration.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <i_write_data_527> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_526> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_521> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_519> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_518> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_515> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_513> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_510> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_508> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_503> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_502> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_497> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_495> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_494> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_491> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_489> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_486> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_484> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_575> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_574> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_569> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_567> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_566> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_563> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_561> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_558> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_556> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_551> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_550> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_545> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_543> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_542> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_539> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_537> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_534> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_532> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_431> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_430> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_425> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_423> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_422> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_419> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_417> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_414> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_412> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_407> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_406> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_401> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_399> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_398> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_395> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_393> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_390> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_388> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_479> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_478> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_473> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_471> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_470> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_467> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_465> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_462> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_460> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_455> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_454> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_449> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_447> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_446> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_443> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_441> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_438> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_436> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_719> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_718> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_713> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_711> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_710> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_707> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_705> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_702> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_700> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_695> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_694> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_689> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_687> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_686> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_683> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_681> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_678> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_676> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_767> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_766> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_761> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_759> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_758> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_755> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_753> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_750> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_748> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_743> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_742> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_737> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_735> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_734> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_731> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_729> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_726> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_724> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_623> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_622> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_617> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_615> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_614> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_611> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_609> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_606> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_604> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_599> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_598> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_593> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_591> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_590> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_587> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_585> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_582> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_580> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_671> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_670> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_665> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_663> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_662> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_659> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_657> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_654> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_652> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_647> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_646> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_641> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_639> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_638> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_635> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_633> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_630> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_628> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_143> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_142> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_137> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_135> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_134> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_131> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_129> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_126> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_124> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_119> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_118> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_113> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_111> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_110> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_107> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_105> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_102> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_100> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_191> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_190> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_185> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_183> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_182> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_179> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_177> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_174> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_172> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_167> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_166> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_161> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_159> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_158> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_155> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_153> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_150> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_148> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_47> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_46> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_41> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_39> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_38> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_35> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_33> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_30> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_28> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_23> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_22> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_17> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_15> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_14> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_11> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_9> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_6> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_4> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_95> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_94> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_89> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_87> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_86> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_83> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_81> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_78> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_76> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_71> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_70> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_65> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_63> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_62> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_59> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_57> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_54> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_52> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_335> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_334> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_329> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_327> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_326> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_323> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_321> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_318> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_316> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_311> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_310> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_305> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_303> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_302> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_299> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_297> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_294> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_292> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_383> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_382> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_377> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_375> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_374> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_371> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_369> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_366> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_364> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_359> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_358> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_353> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_351> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_350> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_347> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_345> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_342> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_340> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_239> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_238> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_233> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_231> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_230> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_227> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_225> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_222> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_220> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_215> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_214> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_209> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_207> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_206> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_203> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_201> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_198> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_196> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_287> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_286> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_281> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_279> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_278> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_275> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_273> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_270> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_268> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_263> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_262> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_257> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_255> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_254> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_251> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_249> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_246> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_data_244> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDA_BUFFER_0> (without init value) has a constant value of 0 in block <iic_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_enable_delay> (without init value) has a constant value of 1 in block <tx_client_fifo_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_enable_delay2> (without init value) has a constant value of 1 in block <tx_client_fifo_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <header_checksum_input_9> (without init value) has a constant value of 0 in block <tx_data_mac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_checksum_input_10> (without init value) has a constant value of 0 in block <tx_data_mac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_checksum_input_13> (without init value) has a constant value of 0 in block <tx_data_mac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_checksum_input_28> (without init value) has a constant value of 0 in block <tx_data_mac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_out_0> has a constant value of 0 in block <ac97_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_1> has a constant value of 0 in block <ac97_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_2> has a constant value of 0 in block <ac97_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_out_3> has a constant value of 0 in block <ac97_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <start_frame_delay_0> has a constant value of 0 in block <ac97_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <start_frame_delay_1> has a constant value of 0 in block <ac97_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch dd_7 hinder the constant cleaning in the block emac_example_design.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch dd_6 hinder the constant cleaning in the block emac_example_design.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch dd_5 hinder the constant cleaning in the block emac_example_design.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch dd_4 hinder the constant cleaning in the block emac_example_design.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch dd_3 hinder the constant cleaning in the block emac_example_design.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch dd_2 hinder the constant cleaning in the block emac_example_design.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch dd_1 hinder the constant cleaning in the block emac_example_design.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch dd_0 hinder the constant cleaning in the block emac_example_design.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <length_1> in Unit <data_tx> is equivalent to the following FF/Latch, which will be removed : <length_5> 
INFO:Xst:2261 - The FF/Latch <length_3> in Unit <data_tx> is equivalent to the following FF/Latch, which will be removed : <length_4> 
INFO:Xst:2261 - The FF/Latch <dq_oe_270_1> in Unit <ddr2_phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_oe_270> 
INFO:Xst:2261 - The FF/Latch <MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/rst_r> in Unit <frame_buffer> is equivalent to the following FF/Latch, which will be removed : <MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/rst_r> 
WARNING:Xst:2677 - Node <dev_reset/rise> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <connect_button/rise> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:1710 - FF/Latch <ROMData_0> (without init value) has a constant value of 0 in block <ac97_command_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROMData_1> (without init value) has a constant value of 0 in block <ac97_command_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROMData_2> (without init value) has a constant value of 0 in block <ac97_command_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROMData_4> (without init value) has a constant value of 0 in block <ac97_command_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROMData_5> (without init value) has a constant value of 0 in block <ac97_command_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROMData_6> (without init value) has a constant value of 0 in block <ac97_command_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROMData_7> (without init value) has a constant value of 0 in block <ac97_command_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROMData_8> (without init value) has a constant value of 0 in block <ac97_command_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROMData_9> (without init value) has a constant value of 0 in block <ac97_command_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROMData_10> (without init value) has a constant value of 0 in block <ac97_command_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROMData_12> (without init value) has a constant value of 0 in block <ac97_command_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROMData_13> (without init value) has a constant value of 0 in block <ac97_command_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROMData_14> (without init value) has a constant value of 0 in block <ac97_command_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROMData_16> (without init value) has a constant value of 0 in block <ac97_command_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROMData_22> (without init value) has a constant value of 0 in block <ac97_command_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROMData_23> (without init value) has a constant value of 0 in block <ac97_command_rom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_write_address_0> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_address_1> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_address_2> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_write_address_3> has a constant value of 0 in block <ram_initiator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <i_write_address_31> of sequential type is unconnected in block <ram_initiator>.
WARNING:Xst:1710 - FF/Latch <r_address_out_0> (without init value) has a constant value of 0 in block <frame_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_address_out_1> (without init value) has a constant value of 0 in block <frame_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_address_out_2> (without init value) has a constant value of 0 in block <frame_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_address_out_3> (without init value) has a constant value of 0 in block <frame_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burst_addr_r_0> (without init value) has a constant value of 0 in block <ddr2_phy_init>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance ideld0 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld1 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld2 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld3 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld4 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld5 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld6 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld7 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideldv in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideler in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ramgen_l in unit tx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_u in unit tx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_l in unit rx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_u in unit rx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance gen_stg2_sg1.u_iddr_dq in unit ddr2_phy_dq_iob of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af in unit frame_buffer of type FIFO36 has been replaced by FIFO36_EXP
INFO:Xst:1901 - Instance MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf in unit frame_buffer of type FIFO36_72 has been replaced by FIFO36_72_EXP
INFO:Xst:1901 - Instance MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf in unit frame_buffer of type FIFO36_72 has been replaced by FIFO36_72_EXP
INFO:Xst:1901 - Instance clock_gen/clk125_dcm in unit emac_example_design of type DCM_BASE has been replaced by DCM_ADV
WARNING:Xst:1710 - FF/Latch <ddr_addr_r_0> (without init value) has a constant value of 0 in block <ddr2_phy_init>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ROMData_3> in Unit <ac97_command_rom> is equivalent to the following FF/Latch, which will be removed : <ROMData_11> 
INFO:Xst:2261 - The FF/Latch <init_data_r_1> in Unit <ddr2_phy_write> is equivalent to the following 47 FFs/Latches, which will be removed : <init_data_r_2> <init_data_r_3> <init_data_r_5> <init_data_r_6> <init_data_r_7> <init_data_r_9> <init_data_r_10> <init_data_r_11> <init_data_r_13> <init_data_r_14> <init_data_r_15> <init_data_r_17> <init_data_r_18> <init_data_r_19> <init_data_r_21> <init_data_r_22> <init_data_r_23> <init_data_r_25> <init_data_r_26> <init_data_r_27> <init_data_r_29> <init_data_r_30> <init_data_r_31> <init_data_r_33> <init_data_r_34> <init_data_r_35> <init_data_r_37> <init_data_r_38> <init_data_r_39> <init_data_r_41> <init_data_r_42> <init_data_r_43> <init_data_r_45> <init_data_r_46> <init_data_r_47> <init_data_r_49> <init_data_r_50> <init_data_r_51> <init_data_r_53> <init_data_r_54> <init_data_r_55> <init_data_r_57> <init_data_r_58> <init_data_r_59> <init_data_r_61> <init_data_r_62> <init_data_r_63> 
INFO:Xst:2261 - The FF/Latch <init_data_f_0> in Unit <ddr2_phy_write> is equivalent to the following 15 FFs/Latches, which will be removed : <init_data_f_4> <init_data_f_8> <init_data_f_12> <init_data_f_16> <init_data_f_20> <init_data_f_24> <init_data_f_28> <init_data_f_32> <init_data_f_36> <init_data_f_40> <init_data_f_44> <init_data_f_48> <init_data_f_52> <init_data_f_56> <init_data_f_60> 
INFO:Xst:2261 - The FF/Latch <init_data_f_1> in Unit <ddr2_phy_write> is equivalent to the following 47 FFs/Latches, which will be removed : <init_data_f_2> <init_data_f_3> <init_data_f_5> <init_data_f_6> <init_data_f_7> <init_data_f_9> <init_data_f_10> <init_data_f_11> <init_data_f_13> <init_data_f_14> <init_data_f_15> <init_data_f_17> <init_data_f_18> <init_data_f_19> <init_data_f_21> <init_data_f_22> <init_data_f_23> <init_data_f_25> <init_data_f_26> <init_data_f_27> <init_data_f_29> <init_data_f_30> <init_data_f_31> <init_data_f_33> <init_data_f_34> <init_data_f_35> <init_data_f_37> <init_data_f_38> <init_data_f_39> <init_data_f_41> <init_data_f_42> <init_data_f_43> <init_data_f_45> <init_data_f_46> <init_data_f_47> <init_data_f_49> <init_data_f_50> <init_data_f_51> <init_data_f_53> <init_data_f_54> <init_data_f_55> <init_data_f_57> <init_data_f_58> <init_data_f_59> <init_data_f_61> <init_data_f_62> <init_data_f_63> 
INFO:Xst:2261 - The FF/Latch <init_data_r_0> in Unit <ddr2_phy_write> is equivalent to the following 15 FFs/Latches, which will be removed : <init_data_r_4> <init_data_r_8> <init_data_r_12> <init_data_r_16> <init_data_r_20> <init_data_r_24> <init_data_r_28> <init_data_r_32> <init_data_r_36> <init_data_r_40> <init_data_r_44> <init_data_r_48> <init_data_r_52> <init_data_r_56> <init_data_r_60> 
INFO:Xst:2261 - The FF/Latch <ddr_addr_r_4> in Unit <ddr2_phy_init> is equivalent to the following FF/Latch, which will be removed : <ddr_addr_r_1> 
INFO:Xst:2261 - The FF/Latch <count_gate_0> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_62_2> 
INFO:Xst:2261 - The FF/Latch <count_gate_1> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_62_1> 
INFO:Xst:2261 - The FF/Latch <count_gate_2> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_62_0> 
INFO:Xst:2261 - The FF/Latch <count_rden_0> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_53_2> 
INFO:Xst:2261 - The FF/Latch <count_rden_1> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_53_1> 
INFO:Xst:2261 - The FF/Latch <count_rden_2> in Unit <ddr2_phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_53_0> 

Optimizing unit <emac_example_design> ...

Optimizing unit <rx_data_mac> ...

Optimizing unit <data_tx> ...

Optimizing unit <peripheral_monitor> ...

Optimizing unit <cross_domain_clock> ...

Optimizing unit <ram_dvi_sync> ...

Optimizing unit <ip_header_checksum> ...

Optimizing unit <keyboard_controller> ...

Optimizing unit <ps2_host_watchdog> ...

Optimizing unit <ps2_host_rx> ...

Optimizing unit <mouse_configuration> ...

Optimizing unit <ac97_command_rom> ...

Optimizing unit <ac97_timing> ...

Optimizing unit <ethernet_to_ram> ...

Optimizing unit <ram_initiator> ...
INFO:Xst:2261 - The FF/Latch <i_write_data_2> in Unit <ram_initiator> is equivalent to the following 191 FFs/Latches, which will be removed : <i_write_data_5> <i_write_data_8> <i_write_data_16> <i_write_data_18> <i_write_data_21> <i_write_data_26> <i_write_data_29> <i_write_data_32> <i_write_data_40> <i_write_data_42> <i_write_data_45> <i_write_data_50> <i_write_data_53> <i_write_data_56> <i_write_data_64> <i_write_data_66> <i_write_data_69> <i_write_data_74> <i_write_data_77> <i_write_data_80> <i_write_data_88> <i_write_data_90> <i_write_data_93> <i_write_data_98> <i_write_data_101> <i_write_data_104> <i_write_data_112> <i_write_data_114> <i_write_data_117> <i_write_data_122> <i_write_data_125> <i_write_data_128> <i_write_data_136> <i_write_data_138> <i_write_data_141> <i_write_data_146> <i_write_data_149> <i_write_data_152> <i_write_data_160> <i_write_data_162> <i_write_data_165> <i_write_data_170> <i_write_data_173> <i_write_data_176> <i_write_data_184> <i_write_data_186> <i_write_data_189>
   <i_write_data_194> <i_write_data_197> <i_write_data_200> <i_write_data_208> <i_write_data_210> <i_write_data_213> <i_write_data_218> <i_write_data_221> <i_write_data_224> <i_write_data_232> <i_write_data_234> <i_write_data_237> <i_write_data_242> <i_write_data_245> <i_write_data_248> <i_write_data_256> <i_write_data_258> <i_write_data_261> <i_write_data_266> <i_write_data_269> <i_write_data_272> <i_write_data_280> <i_write_data_282> <i_write_data_285> <i_write_data_290> <i_write_data_293> <i_write_data_296> <i_write_data_304> <i_write_data_306> <i_write_data_309> <i_write_data_314> <i_write_data_317> <i_write_data_320> <i_write_data_328> <i_write_data_330> <i_write_data_333> <i_write_data_338> <i_write_data_341> <i_write_data_344> <i_write_data_352> <i_write_data_354> <i_write_data_357> <i_write_data_362> <i_write_data_365> <i_write_data_368> <i_write_data_376> <i_write_data_378> <i_write_data_381> <i_write_data_386> <i_write_data_389> <i_write_data_392> <i_write_data_400> <i_write_data_402>
   <i_write_data_405> <i_write_data_410> <i_write_data_413> <i_write_data_416> <i_write_data_424> <i_write_data_426> <i_write_data_429> <i_write_data_434> <i_write_data_437> <i_write_data_440> <i_write_data_448> <i_write_data_450> <i_write_data_453> <i_write_data_458> <i_write_data_461> <i_write_data_464> <i_write_data_472> <i_write_data_474> <i_write_data_477> <i_write_data_482> <i_write_data_485> <i_write_data_488> <i_write_data_496> <i_write_data_498> <i_write_data_501> <i_write_data_506> <i_write_data_509> <i_write_data_512> <i_write_data_520> <i_write_data_522> <i_write_data_525> <i_write_data_530> <i_write_data_533> <i_write_data_536> <i_write_data_544> <i_write_data_546> <i_write_data_549> <i_write_data_554> <i_write_data_557> <i_write_data_560> <i_write_data_568> <i_write_data_570> <i_write_data_573> <i_write_data_578> <i_write_data_581> <i_write_data_584> <i_write_data_592> <i_write_data_594> <i_write_data_597> <i_write_data_602> <i_write_data_605> <i_write_data_608> <i_write_data_616>
   <i_write_data_618> <i_write_data_621> <i_write_data_626> <i_write_data_629> <i_write_data_632> <i_write_data_640> <i_write_data_642> <i_write_data_645> <i_write_data_650> <i_write_data_653> <i_write_data_656> <i_write_data_664> <i_write_data_666> <i_write_data_669> <i_write_data_674> <i_write_data_677> <i_write_data_680> <i_write_data_688> <i_write_data_690> <i_write_data_693> <i_write_data_698> <i_write_data_701> <i_write_data_704> <i_write_data_712> <i_write_data_714> <i_write_data_717> <i_write_data_722> <i_write_data_725> <i_write_data_728> <i_write_data_736> <i_write_data_738> <i_write_data_741> <i_write_data_746> <i_write_data_749> <i_write_data_752> <i_write_data_760> <i_write_data_762> <i_write_data_765> 
INFO:Xst:2261 - The FF/Latch <i_write_data_0> in Unit <ram_initiator> is equivalent to the following 95 FFs/Latches, which will be removed : <i_write_data_10> <i_write_data_13> <i_write_data_24> <i_write_data_34> <i_write_data_37> <i_write_data_48> <i_write_data_58> <i_write_data_61> <i_write_data_72> <i_write_data_82> <i_write_data_85> <i_write_data_96> <i_write_data_106> <i_write_data_109> <i_write_data_120> <i_write_data_130> <i_write_data_133> <i_write_data_144> <i_write_data_154> <i_write_data_157> <i_write_data_168> <i_write_data_178> <i_write_data_181> <i_write_data_192> <i_write_data_202> <i_write_data_205> <i_write_data_216> <i_write_data_226> <i_write_data_229> <i_write_data_240> <i_write_data_250> <i_write_data_253> <i_write_data_264> <i_write_data_274> <i_write_data_277> <i_write_data_288> <i_write_data_298> <i_write_data_301> <i_write_data_312> <i_write_data_322> <i_write_data_325> <i_write_data_336> <i_write_data_346> <i_write_data_349> <i_write_data_360> <i_write_data_370> <i_write_data_373>
   <i_write_data_384> <i_write_data_394> <i_write_data_397> <i_write_data_408> <i_write_data_418> <i_write_data_421> <i_write_data_432> <i_write_data_442> <i_write_data_445> <i_write_data_456> <i_write_data_466> <i_write_data_469> <i_write_data_480> <i_write_data_490> <i_write_data_493> <i_write_data_504> <i_write_data_514> <i_write_data_517> <i_write_data_528> <i_write_data_538> <i_write_data_541> <i_write_data_552> <i_write_data_562> <i_write_data_565> <i_write_data_576> <i_write_data_586> <i_write_data_589> <i_write_data_600> <i_write_data_610> <i_write_data_613> <i_write_data_624> <i_write_data_634> <i_write_data_637> <i_write_data_648> <i_write_data_658> <i_write_data_661> <i_write_data_672> <i_write_data_682> <i_write_data_685> <i_write_data_696> <i_write_data_706> <i_write_data_709> <i_write_data_720> <i_write_data_730> <i_write_data_733> <i_write_data_744> <i_write_data_754> <i_write_data_757> 
INFO:Xst:2261 - The FF/Latch <i_write_data_1> in Unit <ram_initiator> is equivalent to the following 191 FFs/Latches, which will be removed : <i_write_data_3> <i_write_data_7> <i_write_data_12> <i_write_data_19> <i_write_data_20> <i_write_data_25> <i_write_data_27> <i_write_data_31> <i_write_data_36> <i_write_data_43> <i_write_data_44> <i_write_data_49> <i_write_data_51> <i_write_data_55> <i_write_data_60> <i_write_data_67> <i_write_data_68> <i_write_data_73> <i_write_data_75> <i_write_data_79> <i_write_data_84> <i_write_data_91> <i_write_data_92> <i_write_data_97> <i_write_data_99> <i_write_data_103> <i_write_data_108> <i_write_data_115> <i_write_data_116> <i_write_data_121> <i_write_data_123> <i_write_data_127> <i_write_data_132> <i_write_data_139> <i_write_data_140> <i_write_data_145> <i_write_data_147> <i_write_data_151> <i_write_data_156> <i_write_data_163> <i_write_data_164> <i_write_data_169> <i_write_data_171> <i_write_data_175> <i_write_data_180> <i_write_data_187> <i_write_data_188>
   <i_write_data_193> <i_write_data_195> <i_write_data_199> <i_write_data_204> <i_write_data_211> <i_write_data_212> <i_write_data_217> <i_write_data_219> <i_write_data_223> <i_write_data_228> <i_write_data_235> <i_write_data_236> <i_write_data_241> <i_write_data_243> <i_write_data_247> <i_write_data_252> <i_write_data_259> <i_write_data_260> <i_write_data_265> <i_write_data_267> <i_write_data_271> <i_write_data_276> <i_write_data_283> <i_write_data_284> <i_write_data_289> <i_write_data_291> <i_write_data_295> <i_write_data_300> <i_write_data_307> <i_write_data_308> <i_write_data_313> <i_write_data_315> <i_write_data_319> <i_write_data_324> <i_write_data_331> <i_write_data_332> <i_write_data_337> <i_write_data_339> <i_write_data_343> <i_write_data_348> <i_write_data_355> <i_write_data_356> <i_write_data_361> <i_write_data_363> <i_write_data_367> <i_write_data_372> <i_write_data_379> <i_write_data_380> <i_write_data_385> <i_write_data_387> <i_write_data_391> <i_write_data_396> <i_write_data_403>
   <i_write_data_404> <i_write_data_409> <i_write_data_411> <i_write_data_415> <i_write_data_420> <i_write_data_427> <i_write_data_428> <i_write_data_433> <i_write_data_435> <i_write_data_439> <i_write_data_444> <i_write_data_451> <i_write_data_452> <i_write_data_457> <i_write_data_459> <i_write_data_463> <i_write_data_468> <i_write_data_475> <i_write_data_476> <i_write_data_481> <i_write_data_483> <i_write_data_487> <i_write_data_492> <i_write_data_499> <i_write_data_500> <i_write_data_505> <i_write_data_507> <i_write_data_511> <i_write_data_516> <i_write_data_523> <i_write_data_524> <i_write_data_529> <i_write_data_531> <i_write_data_535> <i_write_data_540> <i_write_data_547> <i_write_data_548> <i_write_data_553> <i_write_data_555> <i_write_data_559> <i_write_data_564> <i_write_data_571> <i_write_data_572> <i_write_data_577> <i_write_data_579> <i_write_data_583> <i_write_data_588> <i_write_data_595> <i_write_data_596> <i_write_data_601> <i_write_data_603> <i_write_data_607> <i_write_data_612>
   <i_write_data_619> <i_write_data_620> <i_write_data_625> <i_write_data_627> <i_write_data_631> <i_write_data_636> <i_write_data_643> <i_write_data_644> <i_write_data_649> <i_write_data_651> <i_write_data_655> <i_write_data_660> <i_write_data_667> <i_write_data_668> <i_write_data_673> <i_write_data_675> <i_write_data_679> <i_write_data_684> <i_write_data_691> <i_write_data_692> <i_write_data_697> <i_write_data_699> <i_write_data_703> <i_write_data_708> <i_write_data_715> <i_write_data_716> <i_write_data_721> <i_write_data_723> <i_write_data_727> <i_write_data_732> <i_write_data_739> <i_write_data_740> <i_write_data_745> <i_write_data_747> <i_write_data_751> <i_write_data_756> <i_write_data_763> <i_write_data_764> 
INFO:Xst:2261 - The FF/Latch <i_write_data_1> in Unit <ram_initiator> is equivalent to the following 191 FFs/Latches, which will be removed : <i_write_data_3> <i_write_data_7> <i_write_data_12> <i_write_data_19> <i_write_data_20> <i_write_data_25> <i_write_data_27> <i_write_data_31> <i_write_data_36> <i_write_data_43> <i_write_data_44> <i_write_data_49> <i_write_data_51> <i_write_data_55> <i_write_data_60> <i_write_data_67> <i_write_data_68> <i_write_data_73> <i_write_data_75> <i_write_data_79> <i_write_data_84> <i_write_data_91> <i_write_data_92> <i_write_data_97> <i_write_data_99> <i_write_data_103> <i_write_data_108> <i_write_data_115> <i_write_data_116> <i_write_data_121> <i_write_data_123> <i_write_data_127> <i_write_data_132> <i_write_data_139> <i_write_data_140> <i_write_data_145> <i_write_data_147> <i_write_data_151> <i_write_data_156> <i_write_data_163> <i_write_data_164> <i_write_data_169> <i_write_data_171> <i_write_data_175> <i_write_data_180> <i_write_data_187> <i_write_data_188>
   <i_write_data_193> <i_write_data_195> <i_write_data_199> <i_write_data_204> <i_write_data_211> <i_write_data_212> <i_write_data_217> <i_write_data_219> <i_write_data_223> <i_write_data_228> <i_write_data_235> <i_write_data_236> <i_write_data_241> <i_write_data_243> <i_write_data_247> <i_write_data_252> <i_write_data_259> <i_write_data_260> <i_write_data_265> <i_write_data_267> <i_write_data_271> <i_write_data_276> <i_write_data_283> <i_write_data_284> <i_write_data_289> <i_write_data_291> <i_write_data_295> <i_write_data_300> <i_write_data_307> <i_write_data_308> <i_write_data_313> <i_write_data_315> <i_write_data_319> <i_write_data_324> <i_write_data_331> <i_write_data_332> <i_write_data_337> <i_write_data_339> <i_write_data_343> <i_write_data_348> <i_write_data_355> <i_write_data_356> <i_write_data_361> <i_write_data_363> <i_write_data_367> <i_write_data_372> <i_write_data_379> <i_write_data_380> <i_write_data_385> <i_write_data_387> <i_write_data_391> <i_write_data_396> <i_write_data_403>
   <i_write_data_404> <i_write_data_409> <i_write_data_411> <i_write_data_415> <i_write_data_420> <i_write_data_427> <i_write_data_428> <i_write_data_433> <i_write_data_435> <i_write_data_439> <i_write_data_444> <i_write_data_451> <i_write_data_452> <i_write_data_457> <i_write_data_459> <i_write_data_463> <i_write_data_468> <i_write_data_475> <i_write_data_476> <i_write_data_481> <i_write_data_483> <i_write_data_487> <i_write_data_492> <i_write_data_499> <i_write_data_500> <i_write_data_505> <i_write_data_507> <i_write_data_511> <i_write_data_516> <i_write_data_523> <i_write_data_524> <i_write_data_529> <i_write_data_531> <i_write_data_535> <i_write_data_540> <i_write_data_547> <i_write_data_548> <i_write_data_553> <i_write_data_555> <i_write_data_559> <i_write_data_564> <i_write_data_571> <i_write_data_572> <i_write_data_577> <i_write_data_579> <i_write_data_583> <i_write_data_588> <i_write_data_595> <i_write_data_596> <i_write_data_601> <i_write_data_603> <i_write_data_607> <i_write_data_612>
   <i_write_data_619> <i_write_data_620> <i_write_data_625> <i_write_data_627> <i_write_data_631> <i_write_data_636> <i_write_data_643> <i_write_data_644> <i_write_data_649> <i_write_data_651> <i_write_data_655> <i_write_data_660> <i_write_data_667> <i_write_data_668> <i_write_data_673> <i_write_data_675> <i_write_data_679> <i_write_data_684> <i_write_data_691> <i_write_data_692> <i_write_data_697> <i_write_data_699> <i_write_data_703> <i_write_data_708> <i_write_data_715> <i_write_data_716> <i_write_data_721> <i_write_data_723> <i_write_data_727> <i_write_data_732> <i_write_data_739> <i_write_data_740> <i_write_data_745> <i_write_data_747> <i_write_data_751> <i_write_data_756> <i_write_data_763> <i_write_data_764> 

Optimizing unit <write_burst> ...

Optimizing unit <read_burst> ...

Optimizing unit <arbitrator> ...

Optimizing unit <frame_reader> ...

Optimizing unit <ddr2_infrastructure> ...

Optimizing unit <ddr2_ctrl> ...

Optimizing unit <ddr2_phy_write> ...

Optimizing unit <iic_init> ...

Optimizing unit <sound_buffering> ...

Optimizing unit <gmii_if> ...

Optimizing unit <tx_client_fifo_8> ...

Optimizing unit <rx_client_fifo_8> ...

Optimizing unit <ddr2_phy_ctl_io> ...

Optimizing unit <ddr2_phy_init> ...

Optimizing unit <ddr2_phy_calib> ...

Optimizing unit <ddr2_phy_dqs_iob> ...

Optimizing unit <ddr2_phy_dq_iob> ...

Optimizing unit <ddr2_usr_rd> ...

Optimizing unit <tx_data_mac> ...

Optimizing unit <ac97_core> ...

Optimizing unit <ram_mux> ...

Optimizing unit <tft_interface> ...

Optimizing unit <ddr2_phy_io> ...

Optimizing unit <ac97_if> ...

Optimizing unit <hdmicontroller> ...

Optimizing unit <emac_locallink> ...

Optimizing unit <frame_buffer> ...
WARNING:Xst:1710 - FF/Latch <cal2_idel_dec_cnt_5> (without init value) has a constant value of 0 in block <ddr2_phy_calib>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cal2_idel_dec_cnt_5> (without init value) has a constant value of 0 in block <ddr2_phy_calib>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frame_buffer/ram_mux/arbitrator/temp_read_address_in_0> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frame_buffer/ram_mux/arbitrator/temp_read_address_in_1> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frame_buffer/ram_mux/arbitrator/temp_read_address_in_2> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <frame_buffer/ram_mux/arbitrator/temp_read_address_in_3> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_buffer/ram_mux/arbitrator/r_address_out_0> (without init value) has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_buffer/ram_mux/arbitrator/r_address_out_1> (without init value) has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_buffer/ram_mux/arbitrator/r_address_out_2> (without init value) has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_buffer/ram_mux/arbitrator/r_address_out_3> (without init value) has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_buffer/ram_mux/read_burst/address_out_0> (without init value) has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_buffer/ram_mux/read_burst/address_out_1> (without init value) has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_mac/header_checksum_input_8> (without init value) has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tx_data_mac/p_size_7> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tx_data_mac/p_size_6> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tx_data_mac/p_size_2> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tx_data_mac/p_size_0> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ac97_codec/ac97_core_I/register_data_15> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ac97_codec/ac97_core_I/register_data_14> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ac97_codec/ac97_core_I/register_data_13> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ac97_codec/ac97_core_I/register_data_11> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ac97_codec/ac97_core_I/register_data_10> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ac97_codec/ac97_core_I/register_addr_0> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ac97_codec/ac97_core_I/register_addr_6> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ac97_codec/ac97_core_I/register_data_1> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ac97_codec/ac97_core_I/register_data_2> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ac97_codec/ac97_core_I/register_data_3> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ac97_codec/ac97_core_I/register_data_5> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ac97_codec/ac97_core_I/register_data_6> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ac97_codec/ac97_core_I/register_data_7> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ac97_codec/ac97_core_I/register_data_8> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ac97_codec/ac97_core_I/register_data_9> has a constant value of 0 in block <emac_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rx_data_mac/packet_error> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <rx_data_mac/eof> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <rx_data_mac/sof> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <rx_data_mac/length_rx_15> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <rx_data_mac/length_rx_14> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <rx_data_mac/length_rx_13> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <rx_data_mac/length_rx_12> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <rx_data_mac/length_rx_11> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <rx_data_mac/length_rx_10> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <rx_data_mac/length_rx_9> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <rx_data_mac/length_rx_8> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <rx_data_mac/length_rx_7> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <rx_data_mac/length_rx_6> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <rx_data_mac/length_rx_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <rx_data_mac/length_rx_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <rx_data_mac/length_rx_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <rx_data_mac/length_rx_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <rx_data_mac/length_rx_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <rx_data_mac/length_rx_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <rx_data_mac/busy> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <devices/keyboard/ps2_interface/ps2_host_rx/error> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <devices/mouse/ps2_interface/ps2_host_rx/error> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/ac97_reg_error_i> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/data_in_19> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/AC97_Reg_Read_Data_Valid> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/accept_pcm_right> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Left_i_15> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Left_i_14> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Left_i_13> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Left_i_12> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Left_i_11> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Left_i_10> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Left_i_9> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Left_i_8> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Left_i_7> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Left_i_6> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Left_i_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Left_i_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Left_i_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Left_i_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Left_i_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Left_i_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/record_pcm_left_valid> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/record_pcm_right_valid> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/AC97_Reg_Read_Data_15> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/AC97_Reg_Read_Data_14> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/AC97_Reg_Read_Data_13> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/AC97_Reg_Read_Data_12> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/AC97_Reg_Read_Data_11> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/AC97_Reg_Read_Data_10> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/AC97_Reg_Read_Data_9> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/AC97_Reg_Read_Data_8> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/AC97_Reg_Read_Data_7> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/AC97_Reg_Read_Data_6> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/AC97_Reg_Read_Data_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/AC97_Reg_Read_Data_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/AC97_Reg_Read_Data_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/AC97_Reg_Read_Data_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/AC97_Reg_Read_Data_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/AC97_Reg_Read_Data_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Right_i_15> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Right_i_14> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Right_i_13> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Right_i_12> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Right_i_11> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Right_i_10> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Right_i_9> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Right_i_8> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Right_i_7> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Right_i_6> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Right_i_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Right_i_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Right_i_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Right_i_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Right_i_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/ac97_core_I/PCM_Record_Right_i_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/pcm_record_valid_ClkIn> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/pcm_record_valid_ClkIn_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <ac97_codec/pcm_record_valid_ClkIn_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <HDMIController/interface/gen_dvi_if.iic_init/Done> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_2_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dec> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_2_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/ram_mux/write_burst/address_out_31> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/ram_mux/read_burst/address_out_31> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/ram_mux/arbitrator/r_address_out_31> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/ram_mux/arbitrator/temp_read_address_in_31> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/ram_mux/arbitrator/w_address_out_31> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/ram_mux/arbitrator/temp_write_address_in_31> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_0> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_1> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_2> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_3> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_4> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_5> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_6> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_7> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_8> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_9> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_10> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_11> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_12> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_13> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_14> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_15> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce> of sequential type is unconnected in block <emac_example_design>.
WARNING:Xst:2677 - Node <frame_buffer/ethernet_to_ram/write_address_31> of sequential type is unconnected in block <emac_example_design>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <ac97_codec/ac97_core_I/register_data_12> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <ac97_codec/ac97_core_I/register_data_4> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_2> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_16> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_2> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_17> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_3> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_24> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_3> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_25> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_4> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_32> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_4> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_33> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_5> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_40> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_5> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_41> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_6> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_48> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_6> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_49> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_56> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_7> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_57> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_2> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_16> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_2> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_17> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_24> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_3> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_25> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_32> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_33> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_5> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_40> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_5> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_41> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_48> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_49> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_56> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_57> 
INFO:Xst:2261 - The FF/Latch <tx_data_mac/p_size_5> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <tx_data_mac/p_size_1> 
INFO:Xst:2261 - The FF/Latch <tx_data_mac/p_size_4> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <tx_data_mac/p_size_3> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_0> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_0> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_1> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_8> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_1> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_9> 
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_0_i_0> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <v5_emac_ll/tx_pre_reset_0_i_0> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_0> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_0> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_1> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_8> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_9> 
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_0_i_1> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <v5_emac_ll/tx_pre_reset_0_i_1> 
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_0_i_2> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <v5_emac_ll/tx_pre_reset_0_i_2> 
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_0_i_3> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <v5_emac_ll/tx_pre_reset_0_i_3> 
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_0_i_4> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <v5_emac_ll/tx_pre_reset_0_i_4> 
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_0_i_5> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <v5_emac_ll/tx_pre_reset_0_i_5> 
INFO:Xst:2261 - The FF/Latch <ll_reset_0_i> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <v5_emac_ll/tx_reset_0_i> 
Found area constraint ratio of 100 (+ 5) on block emac_example_design, actual ratio is 62.
INFO:Xst:2260 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r> in Unit <emac_example_design> is equivalent to the following FF/Latch : <frame_buffer/debug> 
INFO:Xst:2261 - The FF/Latch <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r> in Unit <emac_example_design> is equivalent to the following FF/Latch, which will be removed : <frame_buffer/debug> 
FlipFlop frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_23 has been replicated 26 time(s)
FlipFlop frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24 has been replicated 268 time(s)
FlipFlop frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_24 has been replicated 6 time(s)
FlipFlop frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_10 has been replicated 4 time(s)
FlipFlop frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11 has been replicated 40 time(s)
FlipFlop frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <emac_example_design> :
	Found 2-bit shift register for signal <dev_reset/resync_1>.
	Found 2-bit shift register for signal <connect_button/resync_1>.
	Found 12-bit shift register for signal <ac97_codec/ac97_core_I/data_in_11>.
	Found 2-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_valid_pipe_1>.
	Found 2-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_gf_pipe_1>.
	Found 2-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_bf_pipe_1>.
	Found 3-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_0>.
	Found 3-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1>.
	Found 3-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2>.
	Found 3-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3>.
	Found 3-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_4>.
	Found 3-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5>.
	Found 3-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_6>.
	Found 3-bit shift register for signal <v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_7>.
	Found 2-bit shift register for signal <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r>.
	Found 15-bit shift register for signal <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift0_r_15>.
	Found 15-bit shift register for signal <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift1_r_15>.
	Found 15-bit shift register for signal <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift3_r_15>.
	Found 16-bit shift register for signal <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_2>.
	Found 3-bit shift register for signal <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done>.
	Found 2-bit shift register for signal <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_0>.
	Found 2-bit shift register for signal <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_1>.
	Found 2-bit shift register for signal <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_n>.
	Found 2-bit shift register for signal <frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_n>.
	Found 10-bit shift register for signal <frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_9>.
	Found 24-bit shift register for signal <frame_buffer/MIG/u_ddr2_infrastructure/rst90_sync_r_23>.
INFO:Xst:741 - HDL ADVISOR - A 12-bit shift register was found for signal <idelayctrl_reset_0_r_12> and currently occupies 12 logic cells (6 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <emac_example_design> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26084
 Flip-Flops                                            : 26084
# Shift Registers                                      : 26
 10-bit shift register                                 : 1
 12-bit shift register                                 : 1
 15-bit shift register                                 : 3
 16-bit shift register                                 : 1
 2-bit shift register                                  : 10
 24-bit shift register                                 : 1
 3-bit shift register                                  : 9

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : emac_example_design.ngr
Top Level Output File Name         : emac_example_design
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 220

Cell Usage :
# BELS                             : 13570
#      GND                         : 2
#      INV                         : 183
#      LUT1                        : 389
#      LUT2                        : 792
#      LUT3                        : 1258
#      LUT4                        : 1924
#      LUT5                        : 1375
#      LUT6                        : 6272
#      MUXCY                       : 665
#      MUXF7                       : 76
#      VCC                         : 2
#      XORCY                       : 632
# FlipFlops/Latches                : 26367
#      FD                          : 947
#      FD_1                        : 9
#      FDC                         : 59
#      FDCE                        : 15
#      FDCPE                       : 21
#      FDCPE_1                     : 8
#      FDE                         : 6808
#      FDP                         : 431
#      FDPE                        : 34
#      FDR                         : 937
#      FDRE                        : 16190
#      FDRS                        : 93
#      FDRSE                       : 379
#      FDRSE_1                     : 128
#      FDS                         : 60
#      FDS_1                       : 2
#      FDSE                        : 29
#      IDDR_2CLK                   : 64
#      ODDR                        : 153
# RAMS                             : 49
#      RAMB16                      : 4
#      RAMB18                      : 4
#      RAMB36_EXP                  : 41
# Shift Registers                  : 43
#      SRLC16E                     : 25
#      SRLC32E                     : 18
# Clock Buffers                    : 13
#      BUFG                        : 12
#      BUFGP                       : 1
# IO Buffers                       : 209
#      IBUF                        : 39
#      IBUFG                       : 1
#      IOBUF                       : 70
#      IOBUFDS                     : 8
#      OBUF                        : 89
#      OBUFDS                      : 2
# DCM_ADVs                         : 2
#      DCM_ADV                     : 2
# Others                           : 107
#      BUFIO                       : 8
#      FIFO36_72_EXP               : 2
#      FIFO36_EXP                  : 1
#      IDELAYCTRL                  : 2
#      IODELAY                     : 91
#      PLL_ADV                     : 2
#      TEMAC                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:           26357  out of  69120    38%  
 Number of Slice LUTs:                12236  out of  69120    17%  
    Number used as Logic:             12193  out of  69120    17%  
    Number used as Memory:               43  out of  17920     0%  
       Number used as SRL:               43

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  34418
   Number with an unused Flip Flop:    8061  out of  34418    23%  
   Number with an unused LUT:         22182  out of  34418    64%  
   Number of fully used LUT-FF pairs:  4175  out of  34418    12%  
   Number of unique control sets:       749

IO Utilization: 
 Number of IOs:                         220
 Number of bonded IOBs:                 220  out of    640    34%  
    IOB Flip Flops/Latches:              10

Specific Feature Utilization:
 Number of Block RAM/FIFO:               45  out of    148    30%  
    Number using Block RAM only:         45
 Number of BUFG/BUFGCTRLs:               13  out of     32    40%  
 Number of DCM_ADVs:                      2  out of     12    16%  
 Number of PLL_ADVs:                      2  out of      6    33%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                  | Clock buffer(FF name)                                                                                            | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------+
CLK_100                                                                                                                                                                                                       | clock_gen/clk125_dcm:CLK2X+BUFG                                                                                  | 12    |
CLK_100                                                                                                                                                                                                       | clock_gen/clk125_dcm:CLKFX+frame_buffer/ram_clk_gen/DCM_ADV_INST:CLK0                                            | 12141 |
CLK_100                                                                                                                                                                                                       | IBUFG+BUFG                                                                                                       | 315   |
clk25_gen/CLKOUT0_BUF                                                                                                                                                                                         | BUFG                                                                                                             | 12405 |
AC97_clk                                                                                                                                                                                                      | BUFGP                                                                                                            | 68    |
GMII_RX_CLK_0                                                                                                                                                                                                 | IBUF+IODELAY+BUFG                                                                                                | 116   |
CLK_100                                                                                                                                                                                                       | clock_gen/clk125_dcm:CLKFX+frame_buffer/ram_clk_gen/DCM_ADV_INST:CLKDV                                           | 1003  |
frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)| 1     |
frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)| 1     |
frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)| 1     |
frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)| 1     |
frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)| 1     |
frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)| 1     |
frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)| 1     |
frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)| 1     |
CLK_100                                                                                                                                                                                                       | clock_gen/clk125_dcm:CLKFX+frame_buffer/ram_clk_gen/DCM_ADV_INST:CLK90                                           | 309   |
frame_buffer/clk200gen/CLKOUT0_BUF                                                                                                                                                                            | BUFG                                                                                                             | 25    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                            | Buffer(FF name)                                                                                                                                  | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+
frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp(frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp1:O)                                                                                                         | NONE(frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_0)                                                                                       | 406   |
sound_buffering/buffer/N1(sound_buffering/buffer/XST_GND:G)                                                                                                                                               | NONE(sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP)| 164   |
RESET                                                                                                                                                                                                     | IBUF                                                                                                                                             | 100   |
devices/keyboard/configure/reset_state_rstpot(XST_GND:G)                                                                                                                                                  | NONE(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[0].u_ff_addr)                                                    | 44    |
frame_buffer/MIG/u_ddr2_infrastructure/locked_inv(frame_buffer/MIG/u_ddr2_infrastructure/locked_inv1_INV_0:O)                                                                                             | NONE(frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_0)                                                                                     | 25    |
tx_data_mac/packet_length_ip<4>(XST_VCC:P)                                                                                                                                                                | NONE(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo/u_af)                                                                  | 10    |
frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_1(frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_1:Q)                                                                                        | NONE(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_we_n)                                                                | 9     |
frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_2(frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_2:Q)                                                                                        | NONE(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                                      | 5     |
frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                            | 1     |
frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                            | 1     |
frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                            | 1     |
frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                            | 1     |
frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)                                            | 1     |
frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)                                            | 1     |
frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)                                            | 1     |
frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)                                            | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.677ns (Maximum Frequency: 130.264MHz)
   Minimum input arrival time before clock: 3.089ns
   Maximum output required time after clock: 5.595ns
   Maximum combinational path delay: 4.526ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_100'
  Clock period: 7.677ns (frequency: 130.264MHz)
  Total number of paths / destination ports: 162360 / 31553
-------------------------------------------------------------------------
Delay:               1.535ns (Levels of Logic = 1)
  Source:            frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (UNKNOWN)
  Source Clock:      CLK_100 rising 0.6X
  Destination Clock: CLK_100 rising 1.3X +90

  Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q          151   0.471   0.629  frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel)
     LUT2:I1->O            2   0.094   0.341  frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11 (frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/wdf_rden)
     FIFO36_72_EXP:RDEN        0.000          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    ----------------------------------------
    Total                      1.535ns (0.565ns logic, 0.970ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk25_gen/CLKOUT0_BUF'
  Clock period: 6.430ns (frequency: 155.521MHz)
  Total number of paths / destination ports: 135905 / 12532
-------------------------------------------------------------------------
Delay:               3.215ns (Levels of Logic = 9)
  Source:            HDMIController/VSYNC_cnt_0 (FF)
  Destination:       HDMIController/interface/FDR_DE (FF)
  Source Clock:      clk25_gen/CLKOUT0_BUF rising
  Destination Clock: clk25_gen/CLKOUT0_BUF falling

  Data Path: HDMIController/VSYNC_cnt_0 to HDMIController/interface/FDR_DE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.471   1.006  HDMIController/VSYNC_cnt_0 (HDMIController/VSYNC_cnt_0)
     LUT5:I0->O            1   0.094   0.000  HDMIController/Mcompar_DE_cmp_lt0001_lut<0>1 (HDMIController/Mcompar_DE_cmp_lt0001_lut<0>1)
     MUXCY:S->O            1   0.372   0.000  HDMIController/Mcompar_DE_cmp_lt0001_cy<0>_0 (HDMIController/Mcompar_DE_cmp_lt0001_cy<0>1)
     MUXCY:CI->O           1   0.026   0.000  HDMIController/Mcompar_DE_cmp_lt0001_cy<1>_0 (HDMIController/Mcompar_DE_cmp_lt0001_cy<1>1)
     MUXCY:CI->O           1   0.026   0.000  HDMIController/Mcompar_DE_cmp_lt0001_cy<2>_0 (HDMIController/Mcompar_DE_cmp_lt0001_cy<2>1)
     MUXCY:CI->O           1   0.026   0.000  HDMIController/Mcompar_DE_cmp_lt0001_cy<3>_0 (HDMIController/Mcompar_DE_cmp_lt0001_cy<3>1)
     MUXCY:CI->O           1   0.026   0.000  HDMIController/Mcompar_DE_cmp_lt0001_cy<4>_0 (HDMIController/Mcompar_DE_cmp_lt0001_cy<4>1)
     MUXCY:CI->O           1   0.026   0.000  HDMIController/Mcompar_DE_cmp_lt0001_cy<5>_0 (HDMIController/Mcompar_DE_cmp_lt0001_cy<5>1)
     MUXCY:CI->O           2   0.254   0.794  HDMIController/Mcompar_DE_cmp_lt0001_cy<6>_0 (HDMIController/DE_cmp_ge0001)
     LUT4:I0->O            1   0.094   0.000  HDMIController/DE_and00001 (HDMIController/DE)
     FDR:D                    -0.018          HDMIController/interface/FDR_DE
    ----------------------------------------
    Total                      3.215ns (1.415ns logic, 1.800ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'AC97_clk'
  Clock period: 5.257ns (frequency: 190.225MHz)
  Total number of paths / destination ports: 801 / 91
-------------------------------------------------------------------------
Delay:               5.257ns (Levels of Logic = 6)
  Source:            ac97_codec/ac97_core_I/ac97_timing_I_1/slotnum_i_0 (FF)
  Destination:       ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2 (FF)
  Source Clock:      AC97_clk rising
  Destination Clock: AC97_clk rising

  Data Path: ac97_codec/ac97_core_I/ac97_timing_I_1/slotnum_i_0 to ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            30   0.471   1.100  ac97_codec/ac97_core_I/ac97_timing_I_1/slotnum_i_0 (ac97_codec/ac97_core_I/ac97_timing_I_1/slotnum_i_0)
     LUT6:I1->O            2   0.094   0.485  ac97_codec/ac97_core_I/ac97_timing_I_1/sync_i_not000121 (ac97_codec/ac97_core_I/ac97_timing_I_1/N10)
     LUT6:I5->O           24   0.094   1.191  ac97_codec/ac97_core_I/ac97_timing_I_1/slot_end_i_or00001 (ac97_codec/ac97_core_I/slot_end)
     LUT6:I0->O            1   0.094   0.000  ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2-In43_G (N2036)
     MUXF7:I1->O           1   0.254   0.710  ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2-In43 (ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2-In43)
     LUT6:I3->O            1   0.094   0.576  ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2-In103 (ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2-In103)
     LUT4:I2->O            1   0.094   0.000  ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2-In121 (ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2-In)
     FDC:D                    -0.018          ac97_codec/ac97_core_I/reg_if_state_FSM_FFd2
    ----------------------------------------
    Total                      5.257ns (1.195ns logic, 4.062ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GMII_RX_CLK_0'
  Clock period: 3.663ns (frequency: 273.000MHz)
  Total number of paths / destination ports: 1953 / 216
-------------------------------------------------------------------------
Delay:               3.663ns (Levels of Logic = 15)
  Source:            v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Destination:       v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_11 (FF)
  Source Clock:      GMII_RX_CLK_0 rising
  Destination Clock: GMII_RX_CLK_0 rising

  Data Path: v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 to v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.471   0.811  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8)
     LUT4:I0->O            6   0.094   0.507  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mxor_wr_rd_addr_xor0002_Result1 (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/gray_to_bin_1_gray_to_bin<8>)
     LUT5:I4->O            6   0.094   0.603  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Mxor_wr_rd_addr_xor0006_Result1 (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/gray_to_bin_1_gray_to_bin<4>)
     LUT6:I4->O            1   0.094   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_lut<0> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<0> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<1> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<2> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<3> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<4> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<5> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<6> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<8> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<9> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<10> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<10>)
     XORCY:CI->O           1   0.357   0.000  v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11> (v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_sub0000<11>)
     FDR:D                    -0.018          v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_11
    ----------------------------------------
    Total                      3.663ns (1.742ns logic, 1.921ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'frame_buffer/clk200gen/CLKOUT0_BUF'
  Clock period: 0.807ns (frequency: 1239.157MHz)
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Delay:               0.807ns (Levels of Logic = 0)
  Source:            frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_0 (FF)
  Destination:       frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Source Clock:      frame_buffer/clk200gen/CLKOUT0_BUF rising
  Destination Clock: frame_buffer/clk200gen/CLKOUT0_BUF rising

  Data Path: frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_0 to frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.471   0.336  frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_0 (frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_0)
     FDP:D                    -0.018          frame_buffer/MIG/u_ddr2_infrastructure/rst200_sync_r_1
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_100'
  Total number of paths / destination ports: 1572 / 1513
-------------------------------------------------------------------------
Offset:              3.089ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       peripheral_monitor/keyboard_state_0 (FF)
  Destination Clock: CLK_100 rising 1.3X

  Data Path: RESET to peripheral_monitor/keyboard_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          13406   0.818   1.003  reset_ibuf (HDMIController/RST)
     LUT5:I1->O            3   0.094   1.080  peripheral_monitor/keyboard_state_0_not000121 (peripheral_monitor/N15)
     LUT6:I0->O            1   0.094   0.000  peripheral_monitor/keyboard_state_0_rstpot (peripheral_monitor/keyboard_state_0_rstpot)
     FD:D                     -0.018          peripheral_monitor/keyboard_state_0
    ----------------------------------------
    Total                      3.089ns (1.006ns logic, 2.083ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk25_gen/CLKOUT0_BUF'
  Total number of paths / destination ports: 12405 / 12405
-------------------------------------------------------------------------
Offset:              2.903ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       ram_dvi_sync/send_2 (FF)
  Destination Clock: clk25_gen/CLKOUT0_BUF rising

  Data Path: RESET to ram_dvi_sync/send_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          13406   0.818   1.187  reset_ibuf (HDMIController/RST)
     LUT6:I1->O            1   0.094   0.710  ram_dvi_sync/send_2_or000082 (ram_dvi_sync/send_2_or000082)
     LUT5:I2->O            1   0.094   0.000  ram_dvi_sync/send_2_rstpot1 (ram_dvi_sync/send_2_rstpot)
     FD:D                     -0.018          ram_dvi_sync/send_2
    ----------------------------------------
    Total                      2.903ns (1.006ns logic, 1.897ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'AC97_clk'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              2.502ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       ac97_codec/ac97_core_I/register_write_cmd (FF)
  Destination Clock: AC97_clk rising

  Data Path: RESET to ac97_codec/ac97_core_I/register_write_cmd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          13406   0.818   1.003  reset_ibuf (HDMIController/RST)
     LUT6:I2->O            8   0.094   0.374  ac97_codec/ac97_core_I/register_write_cmd_and00001 (ac97_codec/ac97_core_I/register_write_cmd_and0000)
     FDE:CE                    0.213          ac97_codec/ac97_core_I/register_write_cmd
    ----------------------------------------
    Total                      2.502ns (1.125ns logic, 1.377ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GMII_RX_CLK_0'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac:EMAC0CLIENTRXDVLD (PAD)
  Destination:       v5_emac_ll/rx_data_valid_0_r (FF)
  Destination Clock: GMII_RX_CLK_0 rising

  Data Path: v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac:EMAC0CLIENTRXDVLD to v5_emac_ll/rx_data_valid_0_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0CLIENTRXDVLD    2   0.000   0.341  v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (v5_emac_ll/rx_data_valid_0_i)
     FDC:D                    -0.018          v5_emac_ll/rx_data_valid_0_r
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce (frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce (frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce (frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce (frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce (frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce (frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce (frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce (frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_100'
  Total number of paths / destination ports: 532 / 396
-------------------------------------------------------------------------
Offset:              5.595ns (Levels of Logic = 3)
  Source:            devices/keyboard/ps2_interface/ps2_host_clk_ctrl/inhibit_timer_11 (FF)
  Destination:       ps2_clk_keyboard (PAD)
  Source Clock:      CLK_100 rising

  Data Path: devices/keyboard/ps2_interface/ps2_host_clk_ctrl/inhibit_timer_11 to ps2_clk_keyboard
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   1.074  devices/keyboard/ps2_interface/ps2_host_clk_ctrl/inhibit_timer_11 (devices/keyboard/ps2_interface/ps2_host_clk_ctrl/inhibit_timer_11)
     LUT6:I0->O            2   0.094   1.074  devices/keyboard/ps2_interface/ps2_host_clk_ctrl/timer_is_zero_or000010 (devices/keyboard/ps2_interface/ps2_host_clk_ctrl/timer_is_zero_or000010)
     LUT6:I0->O            1   0.094   0.336  devices/keyboard/ps2_interface/ps2_host_clk_ctrl/timer_is_zero1 (devices/keyboard/ps2_interface/ps2_host_clk_ctrl/timer_is_zero)
     IOBUF:T->IO               2.452          ps2_clk_keyboard_IOBUF (ps2_clk_keyboard)
    ----------------------------------------
    Total                      5.595ns (3.111ns logic, 2.484ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk25_gen/CLKOUT0_BUF'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 1)
  Source:            HDMIController/interface/gen_dvi_if.gen_v4_v5.TFT_CLKN_ODDR (FF)
  Destination:       DVI_XCLK_N (PAD)
  Source Clock:      clk25_gen/CLKOUT0_BUF rising

  Data Path: HDMIController/interface/gen_dvi_if.gen_v4_v5.TFT_CLKN_ODDR to DVI_XCLK_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  HDMIController/interface/gen_dvi_if.gen_v4_v5.TFT_CLKN_ODDR (DVI_XCLK_N_OBUF)
     OBUF:I->O                 2.452          DVI_XCLK_N_OBUF (DVI_XCLK_N)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'AC97_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.264ns (Levels of Logic = 1)
  Source:            ac97_codec/ac97_core_I/ac97_timing_I_1/sync_i (FF)
  Destination:       Sync (PAD)
  Source Clock:      AC97_clk rising

  Data Path: ac97_codec/ac97_core_I/ac97_timing_I_1/sync_i to Sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.341  ac97_codec/ac97_core_I/ac97_timing_I_1/sync_i (ac97_codec/ac97_core_I/ac97_timing_I_1/sync_i)
     OBUF:I->O                 2.452          Sync_OBUF (Sync)
    ----------------------------------------
    Total                      3.264ns (2.923ns logic, 0.341ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GMII_RX_CLK_0'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.807ns (Levels of Logic = 0)
  Source:            v5_emac_ll/v5_emac_block_inst/gmii0/RX_DV_TO_MAC (FF)
  Destination:       v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac:PHYEMAC0RXDV (PAD)
  Source Clock:      GMII_RX_CLK_0 rising

  Data Path: v5_emac_ll/v5_emac_block_inst/gmii0/RX_DV_TO_MAC to v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac:PHYEMAC0RXDV
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  v5_emac_ll/v5_emac_block_inst/gmii0/RX_DV_TO_MAC (v5_emac_ll/v5_emac_block_inst/gmii0/RX_DV_TO_MAC)
    TEMAC:PHYEMAC0RXDV         0.000          v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>)
    IDDR_2CLK:CE               0.000          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>)
    IDDR_2CLK:CE               0.000          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>)
    IDDR_2CLK:CE               0.000          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>)
    IDDR_2CLK:CE               0.000          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>)
    IDDR_2CLK:CE               0.000          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>)
    IDDR_2CLK:CE               0.000          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>)
    IDDR_2CLK:CE               0.000          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>)
    IDDR_2CLK:CE               0.000          frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 321 / 321
-------------------------------------------------------------------------
Delay:               4.526ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       DVI_RESET_B (PAD)

  Data Path: RESET to DVI_RESET_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          13406   0.818   0.550  reset_ibuf (HDMIController/RST)
     INV:I->O             58   0.238   0.468  PHY_RESET1_INV_0 (PHY_RESET_OBUF)
     OBUF:I->O                 2.452          DVI_RESET_B_OBUF (DVI_RESET_B)
    ----------------------------------------
    Total                      4.526ns (3.508ns logic, 1.018ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE TRUE": Did not attach to dlyctrl0.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[36].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[35].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[32].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[31].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[22].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[21].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[12].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[2].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[1].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[7].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[6].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[5].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[4].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[3].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[2].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[1].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[39].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[38].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[37].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[36].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[35].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[34].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[33].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[32].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[31].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[30].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[29].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[28].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[27].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[26].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[25].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[24].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[23].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[22].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[21].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[20].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[19].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[18].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[17].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[16].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[15].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[14].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[13].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[12].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[11].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[10].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[9].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[8].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[7].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[6].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[5].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_ras_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_cas_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_we_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cke[0].u_ff_cke.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[0].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[1].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[2].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[3].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[4].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[6].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[7].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[8].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[9].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[10].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[11].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[0].u_ff_ba.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[1].u_ff_ba.


Total REAL time to Xst completion: 798.00 secs
Total CPU time to Xst completion: 797.84 secs
 
--> 

Total memory usage is 1052380 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 2318 (   0 filtered)
Number of infos    :  125 (   0 filtered)

