<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: pioe.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_911de5c7f45415a4c7c31e5b481e7fa8.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">pioe.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="pioe_8h__dep__incl.gif" border="0" usemap="#apioe_8hdep" alt=""/></div>
</div>
</div>
<p><a href="pioe_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a8d6bb187859e2190ca8057fbc95d1354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a8d6bb187859e2190ca8057fbc95d1354">REG_PIOE_ABCDSR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400E1670U)</td></tr>
<tr class="memdesc:a8d6bb187859e2190ca8057fbc95d1354"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Peripheral Select Register  <br /></td></tr>
<tr class="separator:a8d6bb187859e2190ca8057fbc95d1354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff250b7b5c85f42a0de3e4b4bd515e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a9ff250b7b5c85f42a0de3e4b4bd515e9">REG_PIOE_AIMDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E16B4U)</td></tr>
<tr class="memdesc:a9ff250b7b5c85f42a0de3e4b4bd515e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Additional Interrupt Modes Disable Register  <br /></td></tr>
<tr class="separator:a9ff250b7b5c85f42a0de3e4b4bd515e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0813fca7a8bf354a56cc0c5e793f810e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a0813fca7a8bf354a56cc0c5e793f810e">REG_PIOE_AIMER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E16B0U)</td></tr>
<tr class="memdesc:a0813fca7a8bf354a56cc0c5e793f810e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Additional Interrupt Modes Enable Register  <br /></td></tr>
<tr class="separator:a0813fca7a8bf354a56cc0c5e793f810e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a23948f2c908ceb65f743131a535bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a8a23948f2c908ceb65f743131a535bb6">REG_PIOE_AIMMR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E16B8U)</td></tr>
<tr class="memdesc:a8a23948f2c908ceb65f743131a535bb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Additional Interrupt Modes Mask Register  <br /></td></tr>
<tr class="separator:a8a23948f2c908ceb65f743131a535bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a466d9f801032dfc2e93a0bd277be4d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a466d9f801032dfc2e93a0bd277be4d93">REG_PIOE_CODR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1634U)</td></tr>
<tr class="memdesc:a466d9f801032dfc2e93a0bd277be4d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Clear Output Data Register  <br /></td></tr>
<tr class="separator:a466d9f801032dfc2e93a0bd277be4d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17e63fbe79ba8ff4663e5c67005cd2a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a17e63fbe79ba8ff4663e5c67005cd2a4">REG_PIOE_DRIVER</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400E1718U)</td></tr>
<tr class="memdesc:a17e63fbe79ba8ff4663e5c67005cd2a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) PIO I/O Drive Register  <br /></td></tr>
<tr class="separator:a17e63fbe79ba8ff4663e5c67005cd2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a7e46895f901eae571ae8b1a955dd4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a9a7e46895f901eae571ae8b1a955dd4b">REG_PIOE_ELSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E16C8U)</td></tr>
<tr class="memdesc:a9a7e46895f901eae571ae8b1a955dd4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Edge/Level Status Register  <br /></td></tr>
<tr class="separator:a9a7e46895f901eae571ae8b1a955dd4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702bdbbfef325732797feafd5feeeb48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a702bdbbfef325732797feafd5feeeb48">REG_PIOE_ESR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E16C0U)</td></tr>
<tr class="memdesc:a702bdbbfef325732797feafd5feeeb48"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Edge Select Register  <br /></td></tr>
<tr class="separator:a702bdbbfef325732797feafd5feeeb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2d3f27dbd63d0bc1e1093a149317fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#ade2d3f27dbd63d0bc1e1093a149317fd">REG_PIOE_FELLSR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E16D0U)</td></tr>
<tr class="memdesc:ade2d3f27dbd63d0bc1e1093a149317fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Falling Edge/Low-Level Select Register  <br /></td></tr>
<tr class="separator:ade2d3f27dbd63d0bc1e1093a149317fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ef64c1c36b5daa80b1fa4ae70ecc2c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a5ef64c1c36b5daa80b1fa4ae70ecc2c3">REG_PIOE_FRLHSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E16D8U)</td></tr>
<tr class="memdesc:a5ef64c1c36b5daa80b1fa4ae70ecc2c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Fall/Rise - Low/High Status Register  <br /></td></tr>
<tr class="separator:a5ef64c1c36b5daa80b1fa4ae70ecc2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0499912a8e9b52a862d66bd841c3d848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a0499912a8e9b52a862d66bd841c3d848">REG_PIOE_IDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1644U)</td></tr>
<tr class="memdesc:a0499912a8e9b52a862d66bd841c3d848"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a0499912a8e9b52a862d66bd841c3d848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e9c572cec5b9cf73daf38d63befaa75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a6e9c572cec5b9cf73daf38d63befaa75">REG_PIOE_IER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1640U)</td></tr>
<tr class="memdesc:a6e9c572cec5b9cf73daf38d63befaa75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a6e9c572cec5b9cf73daf38d63befaa75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd54ee79cf2f223d86ed90f840c7d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#adcd54ee79cf2f223d86ed90f840c7d4d">REG_PIOE_IFDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1624U)</td></tr>
<tr class="memdesc:adcd54ee79cf2f223d86ed90f840c7d4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Glitch Input Filter Disable Register  <br /></td></tr>
<tr class="separator:adcd54ee79cf2f223d86ed90f840c7d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db8365f2133bc52da9ec711f2eedf14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a5db8365f2133bc52da9ec711f2eedf14">REG_PIOE_IFER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1620U)</td></tr>
<tr class="memdesc:a5db8365f2133bc52da9ec711f2eedf14"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Glitch Input Filter Enable Register  <br /></td></tr>
<tr class="separator:a5db8365f2133bc52da9ec711f2eedf14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702239bc3f0443fdcc550d34c47d492b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a702239bc3f0443fdcc550d34c47d492b">REG_PIOE_IFSCDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1680U)</td></tr>
<tr class="memdesc:a702239bc3f0443fdcc550d34c47d492b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Input Filter Slow Clock Disable Register  <br /></td></tr>
<tr class="separator:a702239bc3f0443fdcc550d34c47d492b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b567c9a9175aa98f5181f59bc98742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#af2b567c9a9175aa98f5181f59bc98742">REG_PIOE_IFSCER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1684U)</td></tr>
<tr class="memdesc:af2b567c9a9175aa98f5181f59bc98742"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Input Filter Slow Clock Enable Register  <br /></td></tr>
<tr class="separator:af2b567c9a9175aa98f5181f59bc98742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ee80335ed414a14747d6aa51304cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a03ee80335ed414a14747d6aa51304cf9">REG_PIOE_IFSCSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1688U)</td></tr>
<tr class="memdesc:a03ee80335ed414a14747d6aa51304cf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Input Filter Slow Clock Status Register  <br /></td></tr>
<tr class="separator:a03ee80335ed414a14747d6aa51304cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f47bdcca39163e90b93736866098a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a8f47bdcca39163e90b93736866098a75">REG_PIOE_IFSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1628U)</td></tr>
<tr class="memdesc:a8f47bdcca39163e90b93736866098a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Glitch Input Filter Status Register  <br /></td></tr>
<tr class="separator:a8f47bdcca39163e90b93736866098a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0def775bbca274256bcb576bac8571b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#af0def775bbca274256bcb576bac8571b">REG_PIOE_IMR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1648U)</td></tr>
<tr class="memdesc:af0def775bbca274256bcb576bac8571b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:af0def775bbca274256bcb576bac8571b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa381e2713f2d82d158b4a5ccb61bc7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#aa381e2713f2d82d158b4a5ccb61bc7cc">REG_PIOE_ISR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E164CU)</td></tr>
<tr class="memdesc:aa381e2713f2d82d158b4a5ccb61bc7cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Interrupt Status Register  <br /></td></tr>
<tr class="separator:aa381e2713f2d82d158b4a5ccb61bc7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55113613500f55acf4e50b4483606603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a55113613500f55acf4e50b4483606603">REG_PIOE_KDR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400E1728U)</td></tr>
<tr class="memdesc:a55113613500f55acf4e50b4483606603"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Keypad Controller Debouncing Register  <br /></td></tr>
<tr class="separator:a55113613500f55acf4e50b4483606603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1f7ce7cc4737aadb937042dafd7f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a2b1f7ce7cc4737aadb937042dafd7f37">REG_PIOE_KER</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400E1720U)</td></tr>
<tr class="memdesc:a2b1f7ce7cc4737aadb937042dafd7f37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Keypad Controller Enable Register  <br /></td></tr>
<tr class="separator:a2b1f7ce7cc4737aadb937042dafd7f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5948c165bfa203132001d6b546e86a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#ae5948c165bfa203132001d6b546e86a1">REG_PIOE_KIDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1734U)</td></tr>
<tr class="memdesc:ae5948c165bfa203132001d6b546e86a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Keypad Controller Interrupt Disable Register  <br /></td></tr>
<tr class="separator:ae5948c165bfa203132001d6b546e86a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4bceb9263ba483fb8a12777b676abeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#ae4bceb9263ba483fb8a12777b676abeb">REG_PIOE_KIER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1730U)</td></tr>
<tr class="memdesc:ae4bceb9263ba483fb8a12777b676abeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Keypad Controller Interrupt Enable Register  <br /></td></tr>
<tr class="separator:ae4bceb9263ba483fb8a12777b676abeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4fd926c49cf4bf4e8030936e7a07d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#af4fd926c49cf4bf4e8030936e7a07d95">REG_PIOE_KIMR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1738U)</td></tr>
<tr class="memdesc:af4fd926c49cf4bf4e8030936e7a07d95"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Keypad Controller Interrupt Mask Register  <br /></td></tr>
<tr class="separator:af4fd926c49cf4bf4e8030936e7a07d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a503863924531850d63622bca61cf507f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a503863924531850d63622bca61cf507f">REG_PIOE_KKPR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1740U)</td></tr>
<tr class="memdesc:a503863924531850d63622bca61cf507f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Keypad Controller Key Press Register  <br /></td></tr>
<tr class="separator:a503863924531850d63622bca61cf507f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a8a9021f770ca7ff3d75567ea7cff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a51a8a9021f770ca7ff3d75567ea7cff1">REG_PIOE_KKRR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1744U)</td></tr>
<tr class="memdesc:a51a8a9021f770ca7ff3d75567ea7cff1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Keypad Controller Key Release Register  <br /></td></tr>
<tr class="separator:a51a8a9021f770ca7ff3d75567ea7cff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad91cee886ffc9156095e352f705edfa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#ad91cee886ffc9156095e352f705edfa9">REG_PIOE_KRCR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400E1724U)</td></tr>
<tr class="memdesc:ad91cee886ffc9156095e352f705edfa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Keypad Controller Row Column Register  <br /></td></tr>
<tr class="separator:ad91cee886ffc9156095e352f705edfa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe4062cca62020ae4417ccb786dfbd81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#abe4062cca62020ae4417ccb786dfbd81">REG_PIOE_KSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E173CU)</td></tr>
<tr class="memdesc:abe4062cca62020ae4417ccb786dfbd81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Keypad Controller Status Register  <br /></td></tr>
<tr class="separator:abe4062cca62020ae4417ccb786dfbd81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ef90666197903f7100b94c2de0fb0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a06ef90666197903f7100b94c2de0fb0f">REG_PIOE_LOCKSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E16E0U)</td></tr>
<tr class="memdesc:a06ef90666197903f7100b94c2de0fb0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Lock Status  <br /></td></tr>
<tr class="separator:a06ef90666197903f7100b94c2de0fb0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c63731d9087ffcc3645ed1681afc0bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a5c63731d9087ffcc3645ed1681afc0bf">REG_PIOE_LSR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E16C4U)</td></tr>
<tr class="memdesc:a5c63731d9087ffcc3645ed1681afc0bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Level Select Register  <br /></td></tr>
<tr class="separator:a5c63731d9087ffcc3645ed1681afc0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a677cf238d2d3e7811de39e38d021e4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a677cf238d2d3e7811de39e38d021e4d9">REG_PIOE_MDDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1654U)</td></tr>
<tr class="memdesc:a677cf238d2d3e7811de39e38d021e4d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Multi-driver Disable Register  <br /></td></tr>
<tr class="separator:a677cf238d2d3e7811de39e38d021e4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaf7d4be731f418c4a5d8cf1526d51bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#aeaf7d4be731f418c4a5d8cf1526d51bb">REG_PIOE_MDER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1650U)</td></tr>
<tr class="memdesc:aeaf7d4be731f418c4a5d8cf1526d51bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Multi-driver Enable Register  <br /></td></tr>
<tr class="separator:aeaf7d4be731f418c4a5d8cf1526d51bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be8af5e4eace88954dfd59e0bd7264c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a0be8af5e4eace88954dfd59e0bd7264c">REG_PIOE_MDSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1658U)</td></tr>
<tr class="memdesc:a0be8af5e4eace88954dfd59e0bd7264c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Multi-driver Status Register  <br /></td></tr>
<tr class="separator:a0be8af5e4eace88954dfd59e0bd7264c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f6c245af0c33aeb7b48198db434d0c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a5f6c245af0c33aeb7b48198db434d0c2">REG_PIOE_ODR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1614U)</td></tr>
<tr class="memdesc:a5f6c245af0c33aeb7b48198db434d0c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Output Disable Register  <br /></td></tr>
<tr class="separator:a5f6c245af0c33aeb7b48198db434d0c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e325bbc3d7edf4b133ba719d6039bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a22e325bbc3d7edf4b133ba719d6039bf">REG_PIOE_ODSR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400E1638U)</td></tr>
<tr class="memdesc:a22e325bbc3d7edf4b133ba719d6039bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Output Data Status Register  <br /></td></tr>
<tr class="separator:a22e325bbc3d7edf4b133ba719d6039bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c45bed1a9a5712986555526b8a7901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a13c45bed1a9a5712986555526b8a7901">REG_PIOE_OER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1610U)</td></tr>
<tr class="memdesc:a13c45bed1a9a5712986555526b8a7901"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Output Enable Register  <br /></td></tr>
<tr class="separator:a13c45bed1a9a5712986555526b8a7901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b5c5e407fd986e58a347b5c952c44f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#af8b5c5e407fd986e58a347b5c952c44f">REG_PIOE_OSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1618U)</td></tr>
<tr class="memdesc:af8b5c5e407fd986e58a347b5c952c44f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Output Status Register  <br /></td></tr>
<tr class="separator:af8b5c5e407fd986e58a347b5c952c44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf13d6c2c429d37667b20fab082e1647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#acf13d6c2c429d37667b20fab082e1647">REG_PIOE_OWDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E16A4U)</td></tr>
<tr class="memdesc:acf13d6c2c429d37667b20fab082e1647"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Output Write Disable  <br /></td></tr>
<tr class="separator:acf13d6c2c429d37667b20fab082e1647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79396e20184cf2b9560f0aa17c927096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a79396e20184cf2b9560f0aa17c927096">REG_PIOE_OWER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E16A0U)</td></tr>
<tr class="memdesc:a79396e20184cf2b9560f0aa17c927096"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Output Write Enable  <br /></td></tr>
<tr class="separator:a79396e20184cf2b9560f0aa17c927096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7be86c3cdfd2085d2f3e2109e7b1c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#ab7be86c3cdfd2085d2f3e2109e7b1c14">REG_PIOE_OWSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E16A8U)</td></tr>
<tr class="memdesc:ab7be86c3cdfd2085d2f3e2109e7b1c14"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Output Write Status Register  <br /></td></tr>
<tr class="separator:ab7be86c3cdfd2085d2f3e2109e7b1c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33d5ebd9fb1d3de6221769ed2ee32614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a33d5ebd9fb1d3de6221769ed2ee32614">REG_PIOE_PCIDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1758U)</td></tr>
<tr class="memdesc:a33d5ebd9fb1d3de6221769ed2ee32614"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Parallel Capture Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a33d5ebd9fb1d3de6221769ed2ee32614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21a98924956c57ce91d27076878eb5ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a21a98924956c57ce91d27076878eb5ae">REG_PIOE_PCIER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1754U)</td></tr>
<tr class="memdesc:a21a98924956c57ce91d27076878eb5ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Parallel Capture Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a21a98924956c57ce91d27076878eb5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff65724bf84a32fdd4e0542476c909cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#aff65724bf84a32fdd4e0542476c909cb">REG_PIOE_PCIMR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E175CU)</td></tr>
<tr class="memdesc:aff65724bf84a32fdd4e0542476c909cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Parallel Capture Interrupt Mask Register  <br /></td></tr>
<tr class="separator:aff65724bf84a32fdd4e0542476c909cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec764c39db591b2ed83936da3d0d082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a3ec764c39db591b2ed83936da3d0d082">REG_PIOE_PCISR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1760U)</td></tr>
<tr class="memdesc:a3ec764c39db591b2ed83936da3d0d082"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Parallel Capture Interrupt Status Register  <br /></td></tr>
<tr class="separator:a3ec764c39db591b2ed83936da3d0d082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af234421eef7016f5af5df69895bf7c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#af234421eef7016f5af5df69895bf7c68">REG_PIOE_PCMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400E1750U)</td></tr>
<tr class="memdesc:af234421eef7016f5af5df69895bf7c68"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Parallel Capture Mode Register  <br /></td></tr>
<tr class="separator:af234421eef7016f5af5df69895bf7c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e3a7489d7e6deb2a1c0e73db41f4f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a0e3a7489d7e6deb2a1c0e73db41f4f9d">REG_PIOE_PCRHR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1764U)</td></tr>
<tr class="memdesc:a0e3a7489d7e6deb2a1c0e73db41f4f9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Parallel Capture Reception Holding Register  <br /></td></tr>
<tr class="separator:a0e3a7489d7e6deb2a1c0e73db41f4f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a9bb5df05a319e9d3f39b8af16a30e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a06a9bb5df05a319e9d3f39b8af16a30e">REG_PIOE_PDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1604U)</td></tr>
<tr class="memdesc:a06a9bb5df05a319e9d3f39b8af16a30e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) PIO Disable Register  <br /></td></tr>
<tr class="separator:a06a9bb5df05a319e9d3f39b8af16a30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77bc51d486beabfafa29488ccf94c26f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a77bc51d486beabfafa29488ccf94c26f">REG_PIOE_PDSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E163CU)</td></tr>
<tr class="memdesc:a77bc51d486beabfafa29488ccf94c26f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Pin Data Status Register  <br /></td></tr>
<tr class="separator:a77bc51d486beabfafa29488ccf94c26f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cda7e104fe82552717638b90c3f8295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a8cda7e104fe82552717638b90c3f8295">REG_PIOE_PER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1600U)</td></tr>
<tr class="memdesc:a8cda7e104fe82552717638b90c3f8295"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) PIO Enable Register  <br /></td></tr>
<tr class="separator:a8cda7e104fe82552717638b90c3f8295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb26f8fc1f288b7981c5760b81ed17c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#acb26f8fc1f288b7981c5760b81ed17c7">REG_PIOE_PPDDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1690U)</td></tr>
<tr class="memdesc:acb26f8fc1f288b7981c5760b81ed17c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Pad Pull-down Disable Register  <br /></td></tr>
<tr class="separator:acb26f8fc1f288b7981c5760b81ed17c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8992512c4f2fc6adb7a5867621e8a067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a8992512c4f2fc6adb7a5867621e8a067">REG_PIOE_PPDER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1694U)</td></tr>
<tr class="memdesc:a8992512c4f2fc6adb7a5867621e8a067"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Pad Pull-down Enable Register  <br /></td></tr>
<tr class="separator:a8992512c4f2fc6adb7a5867621e8a067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf6a4939458f8c0bb2e9a59fb9f3a1ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#abf6a4939458f8c0bb2e9a59fb9f3a1ca">REG_PIOE_PPDSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1698U)</td></tr>
<tr class="memdesc:abf6a4939458f8c0bb2e9a59fb9f3a1ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Pad Pull-down Status Register  <br /></td></tr>
<tr class="separator:abf6a4939458f8c0bb2e9a59fb9f3a1ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7b89d6090ae4f130e891dc94d6e6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#aba7b89d6090ae4f130e891dc94d6e6b2">REG_PIOE_PSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1608U)</td></tr>
<tr class="memdesc:aba7b89d6090ae4f130e891dc94d6e6b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) PIO Status Register  <br /></td></tr>
<tr class="separator:aba7b89d6090ae4f130e891dc94d6e6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae86f44c55bdbc5e76787d5710e9f604f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#ae86f44c55bdbc5e76787d5710e9f604f">REG_PIOE_PUDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1660U)</td></tr>
<tr class="memdesc:ae86f44c55bdbc5e76787d5710e9f604f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Pull-up Disable Register  <br /></td></tr>
<tr class="separator:ae86f44c55bdbc5e76787d5710e9f604f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2728a3d86f34813946c728c5766e455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#af2728a3d86f34813946c728c5766e455">REG_PIOE_PUER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1664U)</td></tr>
<tr class="memdesc:af2728a3d86f34813946c728c5766e455"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Pull-up Enable Register  <br /></td></tr>
<tr class="separator:af2728a3d86f34813946c728c5766e455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b2fc6d4b748440598673d694e106552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a8b2fc6d4b748440598673d694e106552">REG_PIOE_PUSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1668U)</td></tr>
<tr class="memdesc:a8b2fc6d4b748440598673d694e106552"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Pad Pull-up Status Register  <br /></td></tr>
<tr class="separator:a8b2fc6d4b748440598673d694e106552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab24fd929534f04733357232957faf303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#ab24fd929534f04733357232957faf303">REG_PIOE_REHLSR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E16D4U)</td></tr>
<tr class="memdesc:ab24fd929534f04733357232957faf303"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Rising Edge/High-Level Select Register  <br /></td></tr>
<tr class="separator:ab24fd929534f04733357232957faf303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f6f61c0065cfc7b9b87902a21ae193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a41f6f61c0065cfc7b9b87902a21ae193">REG_PIOE_SCDR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400E168CU)</td></tr>
<tr class="memdesc:a41f6f61c0065cfc7b9b87902a21ae193"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Slow Clock Divider Debouncing Register  <br /></td></tr>
<tr class="separator:a41f6f61c0065cfc7b9b87902a21ae193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab299137cd90a46f05e492f718a92420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#aab299137cd90a46f05e492f718a92420">REG_PIOE_SCHMITT</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400E1700U)</td></tr>
<tr class="memdesc:aab299137cd90a46f05e492f718a92420"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Schmitt Trigger Register  <br /></td></tr>
<tr class="separator:aab299137cd90a46f05e492f718a92420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d04988699c335c207a38effadba0548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a7d04988699c335c207a38effadba0548">REG_PIOE_SODR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1630U)</td></tr>
<tr class="memdesc:a7d04988699c335c207a38effadba0548"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Set Output Data Register  <br /></td></tr>
<tr class="separator:a7d04988699c335c207a38effadba0548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3cdebe31414338f65a341c14e11dcba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#ac3cdebe31414338f65a341c14e11dcba">REG_PIOE_VERSION</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E16FCU)</td></tr>
<tr class="memdesc:ac3cdebe31414338f65a341c14e11dcba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Version Register  <br /></td></tr>
<tr class="separator:ac3cdebe31414338f65a341c14e11dcba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa9c9352c92d1f1d842c35b87ef3c959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#afa9c9352c92d1f1d842c35b87ef3c959">REG_PIOE_WPMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400E16E4U)</td></tr>
<tr class="memdesc:afa9c9352c92d1f1d842c35b87ef3c959"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Write Protection Mode Register  <br /></td></tr>
<tr class="separator:afa9c9352c92d1f1d842c35b87ef3c959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3658d8bb7ce21dce9081a21f2f321ac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pioe_8h.html#a3658d8bb7ce21dce9081a21f2f321ac9">REG_PIOE_WPSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400E16E8U)</td></tr>
<tr class="memdesc:a3658d8bb7ce21dce9081a21f2f321ac9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PIOE) Write Protection Status Register  <br /></td></tr>
<tr class="separator:a3658d8bb7ce21dce9081a21f2f321ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a8d6bb187859e2190ca8057fbc95d1354" name="a8d6bb187859e2190ca8057fbc95d1354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d6bb187859e2190ca8057fbc95d1354">&#9670;&#160;</a></span>REG_PIOE_ABCDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_ABCDSR&#160;&#160;&#160;(*(__IO uint32_t*)0x400E1670U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Peripheral Select Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00128">128</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a9ff250b7b5c85f42a0de3e4b4bd515e9" name="a9ff250b7b5c85f42a0de3e4b4bd515e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff250b7b5c85f42a0de3e4b4bd515e9">&#9670;&#160;</a></span>REG_PIOE_AIMDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_AIMDR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E16B4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Additional Interrupt Modes Disable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00140">140</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a0813fca7a8bf354a56cc0c5e793f810e" name="a0813fca7a8bf354a56cc0c5e793f810e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0813fca7a8bf354a56cc0c5e793f810e">&#9670;&#160;</a></span>REG_PIOE_AIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_AIMER&#160;&#160;&#160;(*(__O  uint32_t*)0x400E16B0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Additional Interrupt Modes Enable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00139">139</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a8a23948f2c908ceb65f743131a535bb6" name="a8a23948f2c908ceb65f743131a535bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a23948f2c908ceb65f743131a535bb6">&#9670;&#160;</a></span>REG_PIOE_AIMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_AIMMR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E16B8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Additional Interrupt Modes Mask Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00141">141</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a466d9f801032dfc2e93a0bd277be4d93" name="a466d9f801032dfc2e93a0bd277be4d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a466d9f801032dfc2e93a0bd277be4d93">&#9670;&#160;</a></span>REG_PIOE_CODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_CODR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1634U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Clear Output Data Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00115">115</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a17e63fbe79ba8ff4663e5c67005cd2a4" name="a17e63fbe79ba8ff4663e5c67005cd2a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17e63fbe79ba8ff4663e5c67005cd2a4">&#9670;&#160;</a></span>REG_PIOE_DRIVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_DRIVER&#160;&#160;&#160;(*(__IO uint32_t*)0x400E1718U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) PIO I/O Drive Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00153">153</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a9a7e46895f901eae571ae8b1a955dd4b" name="a9a7e46895f901eae571ae8b1a955dd4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a7e46895f901eae571ae8b1a955dd4b">&#9670;&#160;</a></span>REG_PIOE_ELSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_ELSR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E16C8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Edge/Level Status Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00144">144</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a702bdbbfef325732797feafd5feeeb48" name="a702bdbbfef325732797feafd5feeeb48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a702bdbbfef325732797feafd5feeeb48">&#9670;&#160;</a></span>REG_PIOE_ESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_ESR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E16C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Edge Select Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00142">142</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="ade2d3f27dbd63d0bc1e1093a149317fd" name="ade2d3f27dbd63d0bc1e1093a149317fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade2d3f27dbd63d0bc1e1093a149317fd">&#9670;&#160;</a></span>REG_PIOE_FELLSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_FELLSR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E16D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Falling Edge/Low-Level Select Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00145">145</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a5ef64c1c36b5daa80b1fa4ae70ecc2c3" name="a5ef64c1c36b5daa80b1fa4ae70ecc2c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ef64c1c36b5daa80b1fa4ae70ecc2c3">&#9670;&#160;</a></span>REG_PIOE_FRLHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_FRLHSR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E16D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Fall/Rise - Low/High Status Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00147">147</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a0499912a8e9b52a862d66bd841c3d848" name="a0499912a8e9b52a862d66bd841c3d848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0499912a8e9b52a862d66bd841c3d848">&#9670;&#160;</a></span>REG_PIOE_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_IDR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1644U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00119">119</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a6e9c572cec5b9cf73daf38d63befaa75" name="a6e9c572cec5b9cf73daf38d63befaa75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e9c572cec5b9cf73daf38d63befaa75">&#9670;&#160;</a></span>REG_PIOE_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_IER&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1640U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00118">118</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="adcd54ee79cf2f223d86ed90f840c7d4d" name="adcd54ee79cf2f223d86ed90f840c7d4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcd54ee79cf2f223d86ed90f840c7d4d">&#9670;&#160;</a></span>REG_PIOE_IFDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_IFDR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1624U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Glitch Input Filter Disable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00112">112</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a5db8365f2133bc52da9ec711f2eedf14" name="a5db8365f2133bc52da9ec711f2eedf14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db8365f2133bc52da9ec711f2eedf14">&#9670;&#160;</a></span>REG_PIOE_IFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_IFER&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1620U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Glitch Input Filter Enable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00111">111</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a702239bc3f0443fdcc550d34c47d492b" name="a702239bc3f0443fdcc550d34c47d492b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a702239bc3f0443fdcc550d34c47d492b">&#9670;&#160;</a></span>REG_PIOE_IFSCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_IFSCDR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1680U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Input Filter Slow Clock Disable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00129">129</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="af2b567c9a9175aa98f5181f59bc98742" name="af2b567c9a9175aa98f5181f59bc98742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b567c9a9175aa98f5181f59bc98742">&#9670;&#160;</a></span>REG_PIOE_IFSCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_IFSCER&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1684U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Input Filter Slow Clock Enable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00130">130</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a03ee80335ed414a14747d6aa51304cf9" name="a03ee80335ed414a14747d6aa51304cf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ee80335ed414a14747d6aa51304cf9">&#9670;&#160;</a></span>REG_PIOE_IFSCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_IFSCSR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1688U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Input Filter Slow Clock Status Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00131">131</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a8f47bdcca39163e90b93736866098a75" name="a8f47bdcca39163e90b93736866098a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f47bdcca39163e90b93736866098a75">&#9670;&#160;</a></span>REG_PIOE_IFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_IFSR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1628U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Glitch Input Filter Status Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00113">113</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="af0def775bbca274256bcb576bac8571b" name="af0def775bbca274256bcb576bac8571b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0def775bbca274256bcb576bac8571b">&#9670;&#160;</a></span>REG_PIOE_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_IMR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1648U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00120">120</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="aa381e2713f2d82d158b4a5ccb61bc7cc" name="aa381e2713f2d82d158b4a5ccb61bc7cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa381e2713f2d82d158b4a5ccb61bc7cc">&#9670;&#160;</a></span>REG_PIOE_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_ISR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E164CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00121">121</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a55113613500f55acf4e50b4483606603" name="a55113613500f55acf4e50b4483606603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55113613500f55acf4e50b4483606603">&#9670;&#160;</a></span>REG_PIOE_KDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_KDR&#160;&#160;&#160;(*(__IO uint32_t*)0x400E1728U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Keypad Controller Debouncing Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00156">156</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a2b1f7ce7cc4737aadb937042dafd7f37" name="a2b1f7ce7cc4737aadb937042dafd7f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b1f7ce7cc4737aadb937042dafd7f37">&#9670;&#160;</a></span>REG_PIOE_KER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_KER&#160;&#160;&#160;(*(__IO uint32_t*)0x400E1720U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Keypad Controller Enable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00154">154</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="ae5948c165bfa203132001d6b546e86a1" name="ae5948c165bfa203132001d6b546e86a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5948c165bfa203132001d6b546e86a1">&#9670;&#160;</a></span>REG_PIOE_KIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_KIDR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1734U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Keypad Controller Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00158">158</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="ae4bceb9263ba483fb8a12777b676abeb" name="ae4bceb9263ba483fb8a12777b676abeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4bceb9263ba483fb8a12777b676abeb">&#9670;&#160;</a></span>REG_PIOE_KIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_KIER&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1730U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Keypad Controller Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00157">157</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="af4fd926c49cf4bf4e8030936e7a07d95" name="af4fd926c49cf4bf4e8030936e7a07d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4fd926c49cf4bf4e8030936e7a07d95">&#9670;&#160;</a></span>REG_PIOE_KIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_KIMR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1738U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Keypad Controller Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00159">159</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a503863924531850d63622bca61cf507f" name="a503863924531850d63622bca61cf507f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a503863924531850d63622bca61cf507f">&#9670;&#160;</a></span>REG_PIOE_KKPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_KKPR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1740U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Keypad Controller Key Press Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00161">161</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a51a8a9021f770ca7ff3d75567ea7cff1" name="a51a8a9021f770ca7ff3d75567ea7cff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51a8a9021f770ca7ff3d75567ea7cff1">&#9670;&#160;</a></span>REG_PIOE_KKRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_KKRR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1744U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Keypad Controller Key Release Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00162">162</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="ad91cee886ffc9156095e352f705edfa9" name="ad91cee886ffc9156095e352f705edfa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad91cee886ffc9156095e352f705edfa9">&#9670;&#160;</a></span>REG_PIOE_KRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_KRCR&#160;&#160;&#160;(*(__IO uint32_t*)0x400E1724U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Keypad Controller Row Column Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00155">155</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="abe4062cca62020ae4417ccb786dfbd81" name="abe4062cca62020ae4417ccb786dfbd81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe4062cca62020ae4417ccb786dfbd81">&#9670;&#160;</a></span>REG_PIOE_KSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_KSR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E173CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Keypad Controller Status Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00160">160</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a06ef90666197903f7100b94c2de0fb0f" name="a06ef90666197903f7100b94c2de0fb0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06ef90666197903f7100b94c2de0fb0f">&#9670;&#160;</a></span>REG_PIOE_LOCKSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_LOCKSR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E16E0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Lock Status </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00148">148</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a5c63731d9087ffcc3645ed1681afc0bf" name="a5c63731d9087ffcc3645ed1681afc0bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c63731d9087ffcc3645ed1681afc0bf">&#9670;&#160;</a></span>REG_PIOE_LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_LSR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E16C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Level Select Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00143">143</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a677cf238d2d3e7811de39e38d021e4d9" name="a677cf238d2d3e7811de39e38d021e4d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a677cf238d2d3e7811de39e38d021e4d9">&#9670;&#160;</a></span>REG_PIOE_MDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_MDDR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1654U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Multi-driver Disable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00123">123</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="aeaf7d4be731f418c4a5d8cf1526d51bb" name="aeaf7d4be731f418c4a5d8cf1526d51bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaf7d4be731f418c4a5d8cf1526d51bb">&#9670;&#160;</a></span>REG_PIOE_MDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_MDER&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1650U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Multi-driver Enable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00122">122</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a0be8af5e4eace88954dfd59e0bd7264c" name="a0be8af5e4eace88954dfd59e0bd7264c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0be8af5e4eace88954dfd59e0bd7264c">&#9670;&#160;</a></span>REG_PIOE_MDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_MDSR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1658U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Multi-driver Status Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00124">124</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a5f6c245af0c33aeb7b48198db434d0c2" name="a5f6c245af0c33aeb7b48198db434d0c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f6c245af0c33aeb7b48198db434d0c2">&#9670;&#160;</a></span>REG_PIOE_ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_ODR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1614U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Output Disable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00109">109</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a22e325bbc3d7edf4b133ba719d6039bf" name="a22e325bbc3d7edf4b133ba719d6039bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e325bbc3d7edf4b133ba719d6039bf">&#9670;&#160;</a></span>REG_PIOE_ODSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_ODSR&#160;&#160;&#160;(*(__IO uint32_t*)0x400E1638U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Output Data Status Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00116">116</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a13c45bed1a9a5712986555526b8a7901" name="a13c45bed1a9a5712986555526b8a7901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13c45bed1a9a5712986555526b8a7901">&#9670;&#160;</a></span>REG_PIOE_OER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_OER&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1610U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Output Enable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00108">108</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="af8b5c5e407fd986e58a347b5c952c44f" name="af8b5c5e407fd986e58a347b5c952c44f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8b5c5e407fd986e58a347b5c952c44f">&#9670;&#160;</a></span>REG_PIOE_OSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_OSR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1618U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Output Status Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00110">110</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="acf13d6c2c429d37667b20fab082e1647" name="acf13d6c2c429d37667b20fab082e1647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf13d6c2c429d37667b20fab082e1647">&#9670;&#160;</a></span>REG_PIOE_OWDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_OWDR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E16A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Output Write Disable </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00137">137</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a79396e20184cf2b9560f0aa17c927096" name="a79396e20184cf2b9560f0aa17c927096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79396e20184cf2b9560f0aa17c927096">&#9670;&#160;</a></span>REG_PIOE_OWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_OWER&#160;&#160;&#160;(*(__O  uint32_t*)0x400E16A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Output Write Enable </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00136">136</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="ab7be86c3cdfd2085d2f3e2109e7b1c14" name="ab7be86c3cdfd2085d2f3e2109e7b1c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7be86c3cdfd2085d2f3e2109e7b1c14">&#9670;&#160;</a></span>REG_PIOE_OWSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_OWSR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E16A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Output Write Status Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00138">138</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a33d5ebd9fb1d3de6221769ed2ee32614" name="a33d5ebd9fb1d3de6221769ed2ee32614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33d5ebd9fb1d3de6221769ed2ee32614">&#9670;&#160;</a></span>REG_PIOE_PCIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_PCIDR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1758U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Parallel Capture Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00165">165</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a21a98924956c57ce91d27076878eb5ae" name="a21a98924956c57ce91d27076878eb5ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21a98924956c57ce91d27076878eb5ae">&#9670;&#160;</a></span>REG_PIOE_PCIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_PCIER&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1754U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Parallel Capture Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00164">164</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="aff65724bf84a32fdd4e0542476c909cb" name="aff65724bf84a32fdd4e0542476c909cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff65724bf84a32fdd4e0542476c909cb">&#9670;&#160;</a></span>REG_PIOE_PCIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_PCIMR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E175CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Parallel Capture Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00166">166</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a3ec764c39db591b2ed83936da3d0d082" name="a3ec764c39db591b2ed83936da3d0d082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ec764c39db591b2ed83936da3d0d082">&#9670;&#160;</a></span>REG_PIOE_PCISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_PCISR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1760U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Parallel Capture Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00167">167</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="af234421eef7016f5af5df69895bf7c68" name="af234421eef7016f5af5df69895bf7c68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af234421eef7016f5af5df69895bf7c68">&#9670;&#160;</a></span>REG_PIOE_PCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_PCMR&#160;&#160;&#160;(*(__IO uint32_t*)0x400E1750U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Parallel Capture Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00163">163</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a0e3a7489d7e6deb2a1c0e73db41f4f9d" name="a0e3a7489d7e6deb2a1c0e73db41f4f9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e3a7489d7e6deb2a1c0e73db41f4f9d">&#9670;&#160;</a></span>REG_PIOE_PCRHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_PCRHR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1764U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Parallel Capture Reception Holding Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00168">168</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a06a9bb5df05a319e9d3f39b8af16a30e" name="a06a9bb5df05a319e9d3f39b8af16a30e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06a9bb5df05a319e9d3f39b8af16a30e">&#9670;&#160;</a></span>REG_PIOE_PDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_PDR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1604U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) PIO Disable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00106">106</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a77bc51d486beabfafa29488ccf94c26f" name="a77bc51d486beabfafa29488ccf94c26f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77bc51d486beabfafa29488ccf94c26f">&#9670;&#160;</a></span>REG_PIOE_PDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_PDSR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E163CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Pin Data Status Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00117">117</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a8cda7e104fe82552717638b90c3f8295" name="a8cda7e104fe82552717638b90c3f8295"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cda7e104fe82552717638b90c3f8295">&#9670;&#160;</a></span>REG_PIOE_PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_PER&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1600U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) PIO Enable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00105">105</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="acb26f8fc1f288b7981c5760b81ed17c7" name="acb26f8fc1f288b7981c5760b81ed17c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb26f8fc1f288b7981c5760b81ed17c7">&#9670;&#160;</a></span>REG_PIOE_PPDDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_PPDDR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1690U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Pad Pull-down Disable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00133">133</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a8992512c4f2fc6adb7a5867621e8a067" name="a8992512c4f2fc6adb7a5867621e8a067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8992512c4f2fc6adb7a5867621e8a067">&#9670;&#160;</a></span>REG_PIOE_PPDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_PPDER&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1694U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Pad Pull-down Enable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00134">134</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="abf6a4939458f8c0bb2e9a59fb9f3a1ca" name="abf6a4939458f8c0bb2e9a59fb9f3a1ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf6a4939458f8c0bb2e9a59fb9f3a1ca">&#9670;&#160;</a></span>REG_PIOE_PPDSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_PPDSR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1698U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Pad Pull-down Status Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00135">135</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="aba7b89d6090ae4f130e891dc94d6e6b2" name="aba7b89d6090ae4f130e891dc94d6e6b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba7b89d6090ae4f130e891dc94d6e6b2">&#9670;&#160;</a></span>REG_PIOE_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_PSR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1608U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) PIO Status Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00107">107</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="ae86f44c55bdbc5e76787d5710e9f604f" name="ae86f44c55bdbc5e76787d5710e9f604f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae86f44c55bdbc5e76787d5710e9f604f">&#9670;&#160;</a></span>REG_PIOE_PUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_PUDR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1660U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Pull-up Disable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00125">125</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="af2728a3d86f34813946c728c5766e455" name="af2728a3d86f34813946c728c5766e455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2728a3d86f34813946c728c5766e455">&#9670;&#160;</a></span>REG_PIOE_PUER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_PUER&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1664U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Pull-up Enable Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00126">126</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a8b2fc6d4b748440598673d694e106552" name="a8b2fc6d4b748440598673d694e106552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b2fc6d4b748440598673d694e106552">&#9670;&#160;</a></span>REG_PIOE_PUSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_PUSR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E1668U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Pad Pull-up Status Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00127">127</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="ab24fd929534f04733357232957faf303" name="ab24fd929534f04733357232957faf303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab24fd929534f04733357232957faf303">&#9670;&#160;</a></span>REG_PIOE_REHLSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_REHLSR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E16D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Rising Edge/High-Level Select Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00146">146</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a41f6f61c0065cfc7b9b87902a21ae193" name="a41f6f61c0065cfc7b9b87902a21ae193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41f6f61c0065cfc7b9b87902a21ae193">&#9670;&#160;</a></span>REG_PIOE_SCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_SCDR&#160;&#160;&#160;(*(__IO uint32_t*)0x400E168CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Slow Clock Divider Debouncing Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00132">132</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="aab299137cd90a46f05e492f718a92420" name="aab299137cd90a46f05e492f718a92420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab299137cd90a46f05e492f718a92420">&#9670;&#160;</a></span>REG_PIOE_SCHMITT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_SCHMITT&#160;&#160;&#160;(*(__IO uint32_t*)0x400E1700U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Schmitt Trigger Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00152">152</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a7d04988699c335c207a38effadba0548" name="a7d04988699c335c207a38effadba0548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d04988699c335c207a38effadba0548">&#9670;&#160;</a></span>REG_PIOE_SODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_SODR&#160;&#160;&#160;(*(__O  uint32_t*)0x400E1630U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Set Output Data Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00114">114</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="ac3cdebe31414338f65a341c14e11dcba" name="ac3cdebe31414338f65a341c14e11dcba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3cdebe31414338f65a341c14e11dcba">&#9670;&#160;</a></span>REG_PIOE_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_VERSION&#160;&#160;&#160;(*(__I  uint32_t*)0x400E16FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Version Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00151">151</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="afa9c9352c92d1f1d842c35b87ef3c959" name="afa9c9352c92d1f1d842c35b87ef3c959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa9c9352c92d1f1d842c35b87ef3c959">&#9670;&#160;</a></span>REG_PIOE_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_WPMR&#160;&#160;&#160;(*(__IO uint32_t*)0x400E16E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00149">149</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
<a id="a3658d8bb7ce21dce9081a21f2f321ac9" name="a3658d8bb7ce21dce9081a21f2f321ac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3658d8bb7ce21dce9081a21f2f321ac9">&#9670;&#160;</a></span>REG_PIOE_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PIOE_WPSR&#160;&#160;&#160;(*(__I  uint32_t*)0x400E16E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PIOE) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="pioe_8h_source.html#l00150">150</a> of file <a class="el" href="pioe_8h_source.html">pioe.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
