#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x155e87a90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x155e925f0 .scope module, "TestBench" "TestBench" 3 3;
 .timescale 0 0;
P_0x155e96480 .param/l "num_cycles" 0 3 10, +C4<00000000000000000000000001000000>;
v0x155ed4c90_0 .var "Clk", 0 0;
v0x155ed4e20_0 .var "Reset", 0 0;
v0x155ed4eb0_0 .var/i "cycle_count", 31 0;
v0x155ed4f40_0 .var/i "eof_pc", 31 0;
v0x155ed4fd0_0 .var/i "flush", 31 0;
v0x155ed5060_0 .var/i "i", 31 0;
v0x155ed50f0_0 .var/i "out_flush", 31 0;
v0x155ed5180_0 .var/i "out_stall", 31 0;
v0x155ed5210_0 .var/i "outfile", 31 0;
v0x155ed52a0_0 .var/i "stall", 31 0;
v0x155ed5330_0 .var/i "start", 31 0;
E_0x155e531f0 .event negedge, v0x155ecc0a0_0;
E_0x155e4fba0 .event anyedge, v0x155ed5330_0;
S_0x155e8a600 .scope module, "u_CPU" "CPU" 3 14, 4 1 0, S_0x155e925f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n";
L_0x155ed5460 .functor BUFZ 1, L_0x156806200, C4<0>, C4<0>, C4<0>;
v0x1568050c0_0 .net "ALU_Ctrl", 2 0, v0x155ec97f0_0;  1 drivers
v0x1568051a0_0 .net "Alu_input_1", 31 0, L_0x156905ab0;  1 drivers
v0x156805280_0 .net "Alu_input_2", 31 0, L_0x1569065e0;  1 drivers
v0x156805370_0 .net "Alu_input_2_data", 31 0, L_0x156906290;  1 drivers
v0x156805410_0 .net "EX_ALUOp", 1 0, v0x155ecebd0_0;  1 drivers
v0x156805530_0 .net "EX_ALUSrc", 0 0, v0x155eced10_0;  1 drivers
v0x156805600_0 .net "EX_Alu_result", 31 0, v0x155ec9090_0;  1 drivers
v0x1568056e0_0 .net "EX_MemRead", 0 0, v0x155ecee90_0;  1 drivers
v0x156805770_0 .net "EX_MemWrite", 0 0, v0x155eceff0_0;  1 drivers
v0x156805880_0 .net "EX_MemtoReg", 0 0, v0x155ecf1d0_0;  1 drivers
v0x156805950_0 .net "EX_RS1_addr", 4 0, v0x155ecf980_0;  1 drivers
v0x156805a20_0 .net "EX_RS1_data", 31 0, v0x155ecfaa0_0;  1 drivers
v0x156805af0_0 .net "EX_RS2_addr", 4 0, v0x155ecfbc0_0;  1 drivers
v0x156805bd0_0 .net "EX_RS2_data", 31 0, v0x155ecfd30_0;  1 drivers
v0x156805cb0_0 .net "EX_Rd_addr", 4 0, v0x155ecf860_0;  1 drivers
v0x156805d50_0 .net "EX_RegWrite", 0 0, v0x155ecf2f0_0;  1 drivers
v0x156805e20_0 .net "EX_func", 9 0, v0x155ecf4e0_0;  1 drivers
v0x156806000_0 .net "EX_imm", 31 0, v0x155ecf620_0;  1 drivers
v0x1568060e0_0 .net "ID_ALUOp", 1 0, v0x155ecb110_0;  1 drivers
v0x155ed2d70_0 .net "ID_ALUSrc", 0 0, v0x155ecb1c0_0;  1 drivers
v0x155ed2e00_0 .net "ID_FlushIF", 0 0, L_0x155ed5460;  1 drivers
v0x155ed2e90_0 .net "ID_MemRead", 0 0, v0x155ecb330_0;  1 drivers
v0x155ed2f20_0 .net "ID_MemWrite", 0 0, v0x155ecb3c0_0;  1 drivers
v0x155ed2ff0_0 .net "ID_MemtoReg", 0 0, v0x155ecb490_0;  1 drivers
v0x155ed3080_0 .net "ID_PC", 31 0, v0x155ed0680_0;  1 drivers
v0x155ed3150_0 .net "ID_RegWrite", 0 0, v0x155ecb5d0_0;  1 drivers
v0x155ed31e0_0 .net "ID_Rs1data", 31 0, L_0x1568068f0;  1 drivers
v0x155ed3270_0 .net "ID_Rs2data", 31 0, L_0x156904bd0;  1 drivers
v0x155ed3300_0 .net "ID_Stall", 0 0, v0x155ece470_0;  1 drivers
v0x155ed33d0_0 .net "ID_instr", 31 0, v0x155ed0510_0;  1 drivers
v0x155ed3460_0 .net "IF_instr", 31 0, L_0x1569046e0;  1 drivers
v0x155ed3530_0 .net "MEM_Alu_result", 31 0, v0x155ecc8e0_0;  1 drivers
v0x155ed35c0_0 .net "MEM_MemRead", 0 0, v0x155ecca00_0;  1 drivers
v0x155ed3890_0 .net "MEM_MemWrite", 0 0, v0x155eccb80_0;  1 drivers
v0x155ed3960_0 .net "MEM_MemtoReg", 0 0, v0x155eccca0_0;  1 drivers
v0x155ed3a30_0 .net "MEM_RegWrite", 0 0, v0x155ecce50_0;  1 drivers
v0x155ed3ac0_0 .net "MEM_addr", 4 0, v0x155ecd030_0;  1 drivers
v0x155ed3b50_0 .net "MEM_data_i", 31 0, v0x155ecd190_0;  1 drivers
v0x155ed3c20_0 .net "MEM_data_o", 31 0, L_0x156906e30;  1 drivers
v0x155ed3cf0_0 .net "NoOp", 0 0, v0x155ece310_0;  1 drivers
v0x155ed3dc0_0 .net "PcWrite", 0 0, v0x155ece3e0_0;  1 drivers
v0x155ed3e90_0 .net "WB_Alu_result", 31 0, v0x155ed1510_0;  1 drivers
v0x155ed3f60_0 .net "WB_MEMData", 31 0, v0x155ed1660_0;  1 drivers
v0x155ed4030_0 .net "WB_MemtoReg", 0 0, v0x155ed17e0_0;  1 drivers
v0x155ed40c0_0 .net "WB_Rd_addr", 4 0, v0x155ed1960_0;  1 drivers
v0x155ed4150_0 .net "WB_RegWrite", 0 0, v0x155ed1b00_0;  1 drivers
v0x155ed41e0_0 .net "WB_Wr_data", 31 0, L_0x156906920;  1 drivers
v0x155ed42f0_0 .net *"_ivl_13", 6 0, L_0x156904e30;  1 drivers
v0x155ed4380_0 .net *"_ivl_15", 2 0, L_0x156904ed0;  1 drivers
v0x155ed4410_0 .net "branch", 0 0, v0x155ecb260_0;  1 drivers
v0x155ed44a0_0 .net "branch_addr", 31 0, L_0x156904a10;  1 drivers
v0x155ed4570_0 .net "branch_taken", 0 0, L_0x156806200;  1 drivers
v0x155ed4640_0 .net "clk_i", 0 0, v0x155ed4c90_0;  1 drivers
v0x155ed46d0_0 .net "forward_a", 1 0, v0x155ecd8e0_0;  1 drivers
v0x155ed47a0_0 .net "forward_b", 1 0, v0x155ecd970_0;  1 drivers
v0x155ed4870_0 .net "imm_o", 31 0, v0x156804f00_0;  1 drivers
v0x155ed4900_0 .net "opcode", 6 0, L_0x155ed53c0;  1 drivers
v0x155ed4990_0 .net "pc_add4", 31 0, L_0x155ed5510;  1 drivers
v0x155ed4a20_0 .net "pc_i", 31 0, L_0x156904230;  1 drivers
v0x155ed4af0_0 .net "pc_o", 31 0, v0x155ed2220_0;  1 drivers
v0x155ed4c00_0 .net "rst_n", 0 0, v0x155ed4e20_0;  1 drivers
L_0x155ed53c0 .part v0x155ed0510_0, 0, 7;
L_0x156806300 .part v0x155ed0510_0, 12, 3;
L_0x156904cf0 .part v0x155ed0510_0, 15, 5;
L_0x156904d90 .part v0x155ed0510_0, 20, 5;
L_0x156904e30 .part v0x155ed0510_0, 25, 7;
L_0x156904ed0 .part v0x155ed0510_0, 12, 3;
L_0x156905070 .concat [ 3 7 0 0], L_0x156904ed0, L_0x156904e30;
L_0x1569051f0 .part v0x155ed0510_0, 15, 5;
L_0x156905290 .part v0x155ed0510_0, 20, 5;
L_0x156905380 .part v0x155ed0510_0, 7, 5;
L_0x156906f50 .part v0x155ed0510_0, 15, 5;
L_0x156907050 .part v0x155ed0510_0, 20, 5;
S_0x155e965e0 .scope module, "Alu_input_1_MUX" "MUX3" 4 199, 5 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
L_0x158088250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155e99350_0 .net/2u *"_ivl_0", 1 0, L_0x158088250;  1 drivers
v0x155ec5880_0 .net *"_ivl_10", 0 0, L_0x156905700;  1 drivers
L_0x158088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155ec5920_0 .net/2u *"_ivl_12", 31 0, L_0x158088328;  1 drivers
v0x155ec59c0_0 .net *"_ivl_14", 31 0, L_0x156905820;  1 drivers
v0x155ec5a70_0 .net *"_ivl_16", 31 0, L_0x156905960;  1 drivers
v0x155ec5b60_0 .net *"_ivl_2", 0 0, L_0x1569054c0;  1 drivers
L_0x158088298 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x155ec5c00_0 .net/2u *"_ivl_4", 1 0, L_0x158088298;  1 drivers
v0x155ec5cb0_0 .net *"_ivl_6", 0 0, L_0x156905580;  1 drivers
L_0x1580882e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x155ec5d50_0 .net/2u *"_ivl_8", 1 0, L_0x1580882e0;  1 drivers
v0x155ec5e60_0 .net "data1_i", 31 0, v0x155ecfaa0_0;  alias, 1 drivers
v0x155ec5f10_0 .net "data2_i", 31 0, L_0x156906920;  alias, 1 drivers
v0x155ec5fc0_0 .net "data3_i", 31 0, v0x155ecc8e0_0;  alias, 1 drivers
v0x155ec6070_0 .net "data_o", 31 0, L_0x156905ab0;  alias, 1 drivers
v0x155ec6120_0 .net "select_i", 1 0, v0x155ecd8e0_0;  alias, 1 drivers
L_0x1569054c0 .cmp/eq 2, v0x155ecd8e0_0, L_0x158088250;
L_0x156905580 .cmp/eq 2, v0x155ecd8e0_0, L_0x158088298;
L_0x156905700 .cmp/eq 2, v0x155ecd8e0_0, L_0x1580882e0;
L_0x156905820 .functor MUXZ 32, L_0x158088328, v0x155ecc8e0_0, L_0x156905700, C4<>;
L_0x156905960 .functor MUXZ 32, L_0x156905820, L_0x156906920, L_0x156905580, C4<>;
L_0x156905ab0 .functor MUXZ 32, L_0x156905960, v0x155ecfaa0_0, L_0x1569054c0, C4<>;
S_0x155ec6250 .scope module, "Alu_input_2_MUX" "MUX3" 4 207, 5 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
L_0x158088370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155ec6490_0 .net/2u *"_ivl_0", 1 0, L_0x158088370;  1 drivers
v0x155ec6520_0 .net *"_ivl_10", 0 0, L_0x156905e10;  1 drivers
L_0x158088448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155ec65b0_0 .net/2u *"_ivl_12", 31 0, L_0x158088448;  1 drivers
v0x155ec6670_0 .net *"_ivl_14", 31 0, L_0x156905ef0;  1 drivers
v0x155ec6720_0 .net *"_ivl_16", 31 0, L_0x156906040;  1 drivers
v0x155ec6810_0 .net *"_ivl_2", 0 0, L_0x156905bd0;  1 drivers
L_0x1580883b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x155ec68b0_0 .net/2u *"_ivl_4", 1 0, L_0x1580883b8;  1 drivers
v0x155ec6960_0 .net *"_ivl_6", 0 0, L_0x156905cb0;  1 drivers
L_0x158088400 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x155ec6a00_0 .net/2u *"_ivl_8", 1 0, L_0x158088400;  1 drivers
v0x155ec6b10_0 .net "data1_i", 31 0, v0x155ecfd30_0;  alias, 1 drivers
v0x155ec6bc0_0 .net "data2_i", 31 0, L_0x156906920;  alias, 1 drivers
v0x155ec6c80_0 .net "data3_i", 31 0, v0x155ecc8e0_0;  alias, 1 drivers
v0x155ec6d10_0 .net "data_o", 31 0, L_0x156906290;  alias, 1 drivers
v0x155ec6da0_0 .net "select_i", 1 0, v0x155ecd970_0;  alias, 1 drivers
L_0x156905bd0 .cmp/eq 2, v0x155ecd970_0, L_0x158088370;
L_0x156905cb0 .cmp/eq 2, v0x155ecd970_0, L_0x1580883b8;
L_0x156905e10 .cmp/eq 2, v0x155ecd970_0, L_0x158088400;
L_0x156905ef0 .functor MUXZ 32, L_0x158088448, v0x155ecc8e0_0, L_0x156905e10, C4<>;
L_0x156906040 .functor MUXZ 32, L_0x156905ef0, L_0x156906920, L_0x156905cb0, C4<>;
L_0x156906290 .functor MUXZ 32, L_0x156906040, v0x155ecfd30_0, L_0x156905bd0, C4<>;
S_0x155ec6ec0 .scope module, "Alu_input_2_final_MUX" "MUX32" 4 215, 6 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0x158088490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x156906530 .functor XNOR 1, v0x155eced10_0, L_0x158088490, C4<0>, C4<0>;
v0x155ec7100_0 .net/2u *"_ivl_0", 0 0, L_0x158088490;  1 drivers
v0x155ec71a0_0 .net *"_ivl_2", 0 0, L_0x156906530;  1 drivers
v0x155ec7240_0 .net "data1_i", 31 0, L_0x156906290;  alias, 1 drivers
v0x155ec7310_0 .net "data2_i", 31 0, v0x155ecf620_0;  alias, 1 drivers
v0x155ec73b0_0 .net "data_o", 31 0, L_0x1569065e0;  alias, 1 drivers
v0x155ec74a0_0 .net "select_i", 0 0, v0x155eced10_0;  alias, 1 drivers
L_0x1569065e0 .functor MUXZ 32, v0x155ecf620_0, L_0x156906290, L_0x156906530, C4<>;
S_0x155ec7580 .scope module, "PC_Adder" "Adder" 4 93, 7 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x155ec7790_0 .net "data1_i", 31 0, v0x155ed2220_0;  alias, 1 drivers
L_0x158088010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x155ec7850_0 .net "data2_i", 31 0, L_0x158088010;  1 drivers
v0x155ec7900_0 .net "data_o", 31 0, L_0x155ed5510;  alias, 1 drivers
L_0x155ed5510 .arith/sum 32, v0x155ed2220_0, L_0x158088010;
S_0x155ec7a10 .scope module, "PC_MUX" "MUX32" 4 99, 6 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0x158088058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1569040b0 .functor XNOR 1, L_0x156806200, L_0x158088058, C4<0>, C4<0>;
v0x155ec7c70_0 .net/2u *"_ivl_0", 0 0, L_0x158088058;  1 drivers
v0x155ec7d10_0 .net *"_ivl_2", 0 0, L_0x1569040b0;  1 drivers
v0x155ec7db0_0 .net "data1_i", 31 0, L_0x155ed5510;  alias, 1 drivers
v0x155ec7e80_0 .net "data2_i", 31 0, L_0x156904a10;  alias, 1 drivers
v0x155ec7f20_0 .net "data_o", 31 0, L_0x156904230;  alias, 1 drivers
v0x155ec8010_0 .net "select_i", 0 0, L_0x156806200;  alias, 1 drivers
L_0x156904230 .functor MUXZ 32, L_0x156904a10, L_0x155ed5510, L_0x1569040b0, C4<>;
S_0x155ec80f0 .scope module, "WB_MUX" "MUX32" 4 258, 6 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0x1580884d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x156906840 .functor XNOR 1, v0x155ed17e0_0, L_0x1580884d8, C4<0>, C4<0>;
v0x155ec8310_0 .net/2u *"_ivl_0", 0 0, L_0x1580884d8;  1 drivers
v0x155ec83d0_0 .net *"_ivl_2", 0 0, L_0x156906840;  1 drivers
v0x155ec8470_0 .net "data1_i", 31 0, v0x155ed1510_0;  alias, 1 drivers
v0x155ec8530_0 .net "data2_i", 31 0, v0x155ed1660_0;  alias, 1 drivers
v0x155ec85e0_0 .net "data_o", 31 0, L_0x156906920;  alias, 1 drivers
v0x155ec8700_0 .net "select_i", 0 0, v0x155ed17e0_0;  alias, 1 drivers
L_0x156906920 .functor MUXZ 32, v0x155ed1660_0, v0x155ed1510_0, L_0x156906840, C4<>;
S_0x155ec87c0 .scope module, "u_ALU" "ALU" 4 222, 8 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x155ec8980 .param/l "ADD" 1 8 20, C4<011>;
P_0x155ec89c0 .param/l "AND" 1 8 17, C4<000>;
P_0x155ec8a00 .param/l "MUL" 1 8 22, C4<101>;
P_0x155ec8a40 .param/l "SLL" 1 8 19, C4<010>;
P_0x155ec8a80 .param/l "SRAI" 1 8 23, C4<111>;
P_0x155ec8ac0 .param/l "SUB" 1 8 21, C4<100>;
P_0x155ec8b00 .param/l "XOR" 1 8 18, C4<001>;
v0x155ec8e40_0 .net "ALUCtrl_i", 2 0, v0x155ec97f0_0;  alias, 1 drivers
v0x155ec8f00_0 .net "data1_i", 31 0, L_0x156905ab0;  alias, 1 drivers
v0x155ec8fc0_0 .net "data2_i", 31 0, L_0x1569065e0;  alias, 1 drivers
v0x155ec9090_0 .var "data_o", 31 0;
E_0x155ec8de0 .event anyedge, v0x155ec8e40_0, v0x155ec6070_0, v0x155ec73b0_0;
S_0x155ec9180 .scope module, "u_ALU_Control" "ALU_Control" 4 229, 9 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "func_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
P_0x155ec9340 .param/l "ADD" 1 9 19, C4<011>;
P_0x155ec9380 .param/l "AND" 1 9 16, C4<000>;
P_0x155ec93c0 .param/l "MUL" 1 9 21, C4<101>;
P_0x155ec9400 .param/l "SLL" 1 9 18, C4<010>;
P_0x155ec9440 .param/l "SRAI" 1 9 22, C4<111>;
P_0x155ec9480 .param/l "SUB" 1 9 20, C4<100>;
P_0x155ec94c0 .param/l "XOR" 1 9 17, C4<001>;
v0x155ec97f0_0 .var "ALUCtrl_o", 2 0;
v0x155ec98c0_0 .net "ALUOp_i", 1 0, v0x155ecebd0_0;  alias, 1 drivers
v0x155ec9960_0 .net "func_i", 9 0, v0x155ecf4e0_0;  alias, 1 drivers
v0x155ec9a20_0 .net "funct3", 2 0, L_0x156906680;  1 drivers
v0x155ec9ad0_0 .net "funct7", 6 0, L_0x156906720;  1 drivers
E_0x155ec9790 .event anyedge, v0x155ec98c0_0, v0x155ec9a20_0, v0x155ec9ad0_0;
L_0x156906680 .part v0x155ecf4e0_0, 0, 3;
L_0x156906720 .part v0x155ecf4e0_0, 3, 7;
S_0x155ec9bf0 .scope module, "u_Branch_Unit" "Branch_Unit" 4 142, 10 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_i";
    .port_info 1 /INPUT 1 "branch_i";
    .port_info 2 /INPUT 32 "rs1_data_i";
    .port_info 3 /INPUT 32 "rs2_data_i";
    .port_info 4 /INPUT 32 "imm_i";
    .port_info 5 /INPUT 3 "func3_i";
    .port_info 6 /OUTPUT 32 "branch_addr_o";
    .port_info 7 /OUTPUT 1 "branch_taken_o";
L_0x155ed58d0 .functor AND 1, L_0x155ed5830, L_0x155ed5690, C4<1>, C4<1>;
L_0x155ed5a60 .functor NOT 1, L_0x155ed5690, C4<0>, C4<0>, C4<0>;
L_0x155ed5ad0 .functor AND 1, L_0x155ed5940, L_0x155ed5a60, C4<1>, C4<1>;
L_0x156805eb0 .functor OR 1, L_0x155ed58d0, L_0x155ed5ad0, C4<0>, C4<0>;
L_0x156806200 .functor AND 1, v0x155ecb260_0, L_0x156805eb0, C4<1>, C4<1>;
v0x155ec9ef0_0 .net *"_ivl_0", 31 0, L_0x1569048b0;  1 drivers
L_0x158088130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x155ec9f90_0 .net/2u *"_ivl_10", 2 0, L_0x158088130;  1 drivers
v0x155eca040_0 .net *"_ivl_12", 0 0, L_0x155ed5830;  1 drivers
v0x155eca0f0_0 .net *"_ivl_15", 0 0, L_0x155ed58d0;  1 drivers
L_0x158088178 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x155eca190_0 .net/2u *"_ivl_16", 2 0, L_0x158088178;  1 drivers
v0x155eca280_0 .net *"_ivl_18", 0 0, L_0x155ed5940;  1 drivers
v0x155eca320_0 .net *"_ivl_2", 30 0, L_0x156904790;  1 drivers
v0x155eca3d0_0 .net *"_ivl_20", 0 0, L_0x155ed5a60;  1 drivers
v0x155eca480_0 .net *"_ivl_22", 0 0, L_0x155ed5ad0;  1 drivers
v0x155eca590_0 .net *"_ivl_24", 0 0, L_0x156805eb0;  1 drivers
L_0x1580880e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155eca640_0 .net *"_ivl_4", 0 0, L_0x1580880e8;  1 drivers
v0x155eca6f0_0 .net "branch_addr_o", 31 0, L_0x156904a10;  alias, 1 drivers
v0x155eca7b0_0 .net "branch_i", 0 0, v0x155ecb260_0;  alias, 1 drivers
v0x155eca840_0 .net "branch_taken_o", 0 0, L_0x156806200;  alias, 1 drivers
v0x155eca8d0_0 .net "equal", 0 0, L_0x155ed5690;  1 drivers
v0x155eca960_0 .net "func3_i", 2 0, L_0x156806300;  1 drivers
v0x155eca9f0_0 .net "imm_i", 31 0, v0x156804f00_0;  alias, 1 drivers
v0x155ecaba0_0 .net "pc_i", 31 0, v0x155ed0680_0;  alias, 1 drivers
v0x155ecac50_0 .net "rs1_data_i", 31 0, L_0x1568068f0;  alias, 1 drivers
v0x155ecad00_0 .net "rs2_data_i", 31 0, L_0x156904bd0;  alias, 1 drivers
L_0x156904790 .part v0x156804f00_0, 0, 31;
L_0x1569048b0 .concat [ 1 31 0 0], L_0x1580880e8, L_0x156904790;
L_0x156904a10 .arith/sum 32, v0x155ed0680_0, L_0x1569048b0;
L_0x155ed5690 .cmp/eq 32, L_0x1568068f0, L_0x156904bd0;
L_0x155ed5830 .cmp/eq 3, L_0x156806300, L_0x158088130;
L_0x155ed5940 .cmp/eq 3, L_0x156806300, L_0x158088178;
S_0x155ecae70 .scope module, "u_Control" "Control" 4 124, 11 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x155ecb110_0 .var "ALUOp_o", 1 0;
v0x155ecb1c0_0 .var "ALUSrc_o", 0 0;
v0x155ecb260_0 .var "Branch_o", 0 0;
v0x155ecb330_0 .var "MemRead_o", 0 0;
v0x155ecb3c0_0 .var "MemWrite_o", 0 0;
v0x155ecb490_0 .var "MemtoReg_o", 0 0;
v0x155ecb530_0 .net "NoOp_i", 0 0, v0x155ece310_0;  alias, 1 drivers
v0x155ecb5d0_0 .var "RegWrite_o", 0 0;
v0x155ecb670_0 .net "opcode_i", 6 0, L_0x155ed53c0;  alias, 1 drivers
E_0x155ec7bd0 .event anyedge, v0x155ecb530_0, v0x155ecb670_0;
S_0x155ecb860 .scope module, "u_Data_Memory" "Data_Memory" 4 265, 12 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x155ecbab0_0 .net "MemRead_i", 0 0, v0x155ecca00_0;  alias, 1 drivers
v0x155ecbb60_0 .net "MemWrite_i", 0 0, v0x155eccb80_0;  alias, 1 drivers
v0x155ecbc00_0 .net *"_ivl_0", 31 0, L_0x156906a10;  1 drivers
v0x155ecbcc0_0 .net *"_ivl_2", 31 0, L_0x156906cb0;  1 drivers
v0x155ecbd70_0 .net *"_ivl_4", 29 0, L_0x156906ad0;  1 drivers
L_0x158088520 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155ecbe60_0 .net *"_ivl_6", 1 0, L_0x158088520;  1 drivers
L_0x158088568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155ecbf10_0 .net/2s *"_ivl_8", 31 0, L_0x158088568;  1 drivers
v0x155ecbfc0_0 .net "addr_i", 31 0, v0x155ecc8e0_0;  alias, 1 drivers
v0x155ecc0a0_0 .net "clk_i", 0 0, v0x155ed4c90_0;  alias, 1 drivers
v0x155ecc1b0_0 .net "data_i", 31 0, v0x155ecd190_0;  alias, 1 drivers
v0x155ecc240_0 .net "data_o", 31 0, L_0x156906e30;  alias, 1 drivers
v0x155ecc2e0 .array/s "memory", 1023 0, 31 0;
E_0x155ecba60 .event posedge, v0x155ecc0a0_0;
L_0x156906a10 .array/port v0x155ecc2e0, L_0x156906cb0;
L_0x156906ad0 .part v0x155ecc8e0_0, 2, 30;
L_0x156906cb0 .concat [ 30 2 0 0], L_0x156906ad0, L_0x158088520;
L_0x156906e30 .functor MUXZ 32, L_0x158088568, L_0x156906a10, v0x155ecca00_0, C4<>;
S_0x155ecc410 .scope module, "u_EX_MEM" "EX_MEM" 4 235, 13 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "Regwrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 32 "Alu_result_i";
    .port_info 7 /INPUT 32 "rs2_data_i";
    .port_info 8 /INPUT 5 "rd_addr_i";
    .port_info 9 /OUTPUT 1 "Regwrite_o";
    .port_info 10 /OUTPUT 1 "MemtoReg_o";
    .port_info 11 /OUTPUT 1 "MemRead_o";
    .port_info 12 /OUTPUT 1 "MemWrite_o";
    .port_info 13 /OUTPUT 32 "Alu_result_o";
    .port_info 14 /OUTPUT 32 "rs2_data_o";
    .port_info 15 /OUTPUT 5 "rd_addr_o";
    .port_info 16 /NODIR 0 "";
v0x155ecc810_0 .net "Alu_result_i", 31 0, v0x155ec9090_0;  alias, 1 drivers
v0x155ecc8e0_0 .var "Alu_result_o", 31 0;
v0x155ecc970_0 .net "MemRead_i", 0 0, v0x155ecee90_0;  alias, 1 drivers
v0x155ecca00_0 .var "MemRead_o", 0 0;
v0x155eccab0_0 .net "MemWrite_i", 0 0, v0x155eceff0_0;  alias, 1 drivers
v0x155eccb80_0 .var "MemWrite_o", 0 0;
v0x155eccc10_0 .net "MemtoReg_i", 0 0, v0x155ecf1d0_0;  alias, 1 drivers
v0x155eccca0_0 .var "MemtoReg_o", 0 0;
v0x155eccd30_0 .net "Regwrite_i", 0 0, v0x155ecf2f0_0;  alias, 1 drivers
v0x155ecce50_0 .var "Regwrite_o", 0 0;
v0x155eccef0_0 .net "clk_i", 0 0, v0x155ed4c90_0;  alias, 1 drivers
v0x155eccfa0_0 .net "rd_addr_i", 4 0, v0x155ecf860_0;  alias, 1 drivers
v0x155ecd030_0 .var "rd_addr_o", 4 0;
v0x155ecd0c0_0 .net "rs2_data_i", 31 0, L_0x156906290;  alias, 1 drivers
v0x155ecd190_0 .var "rs2_data_o", 31 0;
v0x155ecd230_0 .net "rst_n", 0 0, v0x155ed4e20_0;  alias, 1 drivers
E_0x155ecbe00/0 .event negedge, v0x155ecd230_0;
E_0x155ecbe00/1 .event posedge, v0x155ecc0a0_0;
E_0x155ecbe00 .event/or E_0x155ecbe00/0, E_0x155ecbe00/1;
S_0x155ecd440 .scope module, "u_Forwarding_Unit" "Forwarding_Unit" 4 303, 14 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_RS1addr_i";
    .port_info 1 /INPUT 5 "EX_RS2addr_i";
    .port_info 2 /INPUT 5 "MEM_RDaddr_i";
    .port_info 3 /INPUT 5 "WB_RDaddr_i";
    .port_info 4 /INPUT 1 "MEM_RegWrite_i";
    .port_info 5 /INPUT 1 "WB_RegWrite_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
v0x155ecd780_0 .net "EX_RS1addr_i", 4 0, v0x155ecf980_0;  alias, 1 drivers
v0x155ecd840_0 .net "EX_RS2addr_i", 4 0, v0x155ecfbc0_0;  alias, 1 drivers
v0x155ecd8e0_0 .var "ForwardA_o", 1 0;
v0x155ecd970_0 .var "ForwardB_o", 1 0;
v0x155ecda00_0 .net "MEM_RDaddr_i", 4 0, v0x155ecd030_0;  alias, 1 drivers
v0x155ecdad0_0 .net "MEM_RegWrite_i", 0 0, v0x155ecce50_0;  alias, 1 drivers
v0x155ecdb80_0 .net "WB_RDaddr_i", 4 0, v0x155ed1960_0;  alias, 1 drivers
v0x155ecdc10_0 .net "WB_RegWrite_i", 0 0, v0x155ed1b00_0;  alias, 1 drivers
E_0x155ecd700/0 .event anyedge, v0x155ecce50_0, v0x155ecd030_0, v0x155ecd780_0, v0x155ecdc10_0;
E_0x155ecd700/1 .event anyedge, v0x155ecdb80_0, v0x155ecd840_0;
E_0x155ecd700 .event/or E_0x155ecd700/0, E_0x155ecd700/1;
S_0x155ecdd60 .scope module, "u_Hazard_detection" "Hazard_detection" 4 292, 15 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EX_MemRead_i";
    .port_info 1 /INPUT 5 "EX_RDaddr_i";
    .port_info 2 /INPUT 5 "ID_RS1addr_i";
    .port_info 3 /INPUT 5 "ID_RS2addr_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v0x155ece040_0 .net "EX_MemRead_i", 0 0, v0x155ecee90_0;  alias, 1 drivers
v0x155ece100_0 .net "EX_RDaddr_i", 4 0, v0x155ecf860_0;  alias, 1 drivers
v0x155ece1b0_0 .net "ID_RS1addr_i", 4 0, L_0x156906f50;  1 drivers
v0x155ece260_0 .net "ID_RS2addr_i", 4 0, L_0x156907050;  1 drivers
v0x155ece310_0 .var "NoOp_o", 0 0;
v0x155ece3e0_0 .var "PCWrite_o", 0 0;
v0x155ece470_0 .var "Stall_o", 0 0;
E_0x155ecdfd0 .event anyedge, v0x155ecc970_0, v0x155eccfa0_0, v0x155ece1b0_0, v0x155ece260_0;
S_0x155ece5c0 .scope module, "u_ID_EX" "ID_EX" 4 166, 16 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 2 "ALUOp_i";
    .port_info 7 /INPUT 1 "ALUSrc_i";
    .port_info 8 /INPUT 32 "rs1_data_i";
    .port_info 9 /INPUT 32 "rs2_data_i";
    .port_info 10 /INPUT 32 "imm_i";
    .port_info 11 /INPUT 10 "func_i";
    .port_info 12 /INPUT 5 "rs1_addr_i";
    .port_info 13 /INPUT 5 "rs2_addr_i";
    .port_info 14 /INPUT 5 "rd_addr_i";
    .port_info 15 /OUTPUT 1 "RegWrite_o";
    .port_info 16 /OUTPUT 1 "MemtoReg_o";
    .port_info 17 /OUTPUT 1 "MemRead_o";
    .port_info 18 /OUTPUT 1 "MemWrite_o";
    .port_info 19 /OUTPUT 2 "ALUOp_o";
    .port_info 20 /OUTPUT 1 "ALUSrc_o";
    .port_info 21 /OUTPUT 32 "rs1_data_o";
    .port_info 22 /OUTPUT 32 "rs2_data_o";
    .port_info 23 /OUTPUT 32 "imm_o";
    .port_info 24 /OUTPUT 10 "func_o";
    .port_info 25 /OUTPUT 5 "rs1_addr_o";
    .port_info 26 /OUTPUT 5 "rs2_addr_o";
    .port_info 27 /OUTPUT 5 "rd_addr_o";
v0x155eceb00_0 .net "ALUOp_i", 1 0, v0x155ecb110_0;  alias, 1 drivers
v0x155ecebd0_0 .var "ALUOp_o", 1 0;
v0x155ecec60_0 .net "ALUSrc_i", 0 0, v0x155ecb1c0_0;  alias, 1 drivers
v0x155eced10_0 .var "ALUSrc_o", 0 0;
v0x155ecedc0_0 .net "MemRead_i", 0 0, v0x155ecb330_0;  alias, 1 drivers
v0x155ecee90_0 .var "MemRead_o", 0 0;
v0x155ecef60_0 .net "MemWrite_i", 0 0, v0x155ecb3c0_0;  alias, 1 drivers
v0x155eceff0_0 .var "MemWrite_o", 0 0;
v0x155ecf0a0_0 .net "MemtoReg_i", 0 0, v0x155ecb490_0;  alias, 1 drivers
v0x155ecf1d0_0 .var "MemtoReg_o", 0 0;
v0x155ecf260_0 .net "RegWrite_i", 0 0, v0x155ecb5d0_0;  alias, 1 drivers
v0x155ecf2f0_0 .var "RegWrite_o", 0 0;
v0x155ecf380_0 .net "clk_i", 0 0, v0x155ed4c90_0;  alias, 1 drivers
v0x155ecf450_0 .net "func_i", 9 0, L_0x156905070;  1 drivers
v0x155ecf4e0_0 .var "func_o", 9 0;
v0x155ecf570_0 .net "imm_i", 31 0, v0x156804f00_0;  alias, 1 drivers
v0x155ecf620_0 .var "imm_o", 31 0;
v0x155ecf7d0_0 .net "rd_addr_i", 4 0, L_0x156905380;  1 drivers
v0x155ecf860_0 .var "rd_addr_o", 4 0;
v0x155ecf8f0_0 .net "rs1_addr_i", 4 0, L_0x1569051f0;  1 drivers
v0x155ecf980_0 .var "rs1_addr_o", 4 0;
v0x155ecfa10_0 .net "rs1_data_i", 31 0, L_0x1568068f0;  alias, 1 drivers
v0x155ecfaa0_0 .var "rs1_data_o", 31 0;
v0x155ecfb30_0 .net "rs2_addr_i", 4 0, L_0x156905290;  1 drivers
v0x155ecfbc0_0 .var "rs2_addr_o", 4 0;
v0x155ecfc80_0 .net "rs2_data_i", 31 0, L_0x156904bd0;  alias, 1 drivers
v0x155ecfd30_0 .var "rs2_data_o", 31 0;
v0x155ecfde0_0 .net "rst_n", 0 0, v0x155ed4e20_0;  alias, 1 drivers
S_0x155ed0110 .scope module, "u_IF_ID" "IF_ID" 4 112, 17 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 1 "flush_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /INPUT 32 "instr_i";
    .port_info 6 /OUTPUT 32 "pc_o";
    .port_info 7 /OUTPUT 32 "instr_o";
v0x155ed03d0_0 .net "clk_i", 0 0, v0x155ed4c90_0;  alias, 1 drivers
v0x155ed0470_0 .net "flush_i", 0 0, L_0x155ed5460;  alias, 1 drivers
v0x155ece780_0 .net "instr_i", 31 0, L_0x1569046e0;  alias, 1 drivers
v0x155ed0510_0 .var "instr_o", 31 0;
v0x155ed05a0_0 .net "pc_i", 31 0, v0x155ed2220_0;  alias, 1 drivers
v0x155ed0680_0 .var "pc_o", 31 0;
v0x155ed0730_0 .net "rst_n", 0 0, v0x155ed4e20_0;  alias, 1 drivers
v0x155ed0800_0 .net "stall_i", 0 0, v0x155ece470_0;  alias, 1 drivers
S_0x155ed0930 .scope module, "u_Instruction_Memory" "Instruction_Memory" 4 106, 18 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x1569046e0 .functor BUFZ 32, L_0x1569043a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x155ed0bf0_0 .net *"_ivl_0", 31 0, L_0x1569043a0;  1 drivers
v0x155ed0cb0_0 .net *"_ivl_2", 31 0, L_0x156904560;  1 drivers
v0x155ed0d50_0 .net *"_ivl_4", 29 0, L_0x156904460;  1 drivers
L_0x1580880a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155ed0de0_0 .net *"_ivl_6", 1 0, L_0x1580880a0;  1 drivers
v0x155ed0e70_0 .net "addr_i", 31 0, v0x155ed2220_0;  alias, 1 drivers
v0x155ed0f80_0 .net "instr_o", 31 0, L_0x1569046e0;  alias, 1 drivers
v0x155ed1010 .array "memory", 255 0, 31 0;
L_0x1569043a0 .array/port v0x155ed1010, L_0x156904560;
L_0x156904460 .part v0x155ed2220_0, 2, 30;
L_0x156904560 .concat [ 30 2 0 0], L_0x156904460, L_0x1580880a0;
S_0x155ed10b0 .scope module, "u_MEM_WB" "MEM_WB" 4 275, 19 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 32 "AluResult_i";
    .port_info 5 /INPUT 32 "MemData_i";
    .port_info 6 /INPUT 5 "Rd_addr_i";
    .port_info 7 /OUTPUT 1 "RegWrite_o";
    .port_info 8 /OUTPUT 1 "MemtoReg_o";
    .port_info 9 /OUTPUT 32 "AluResult_o";
    .port_info 10 /OUTPUT 32 "MemData_o";
    .port_info 11 /OUTPUT 5 "Rd_addr_o";
v0x155ed13f0_0 .net "AluResult_i", 31 0, v0x155ecc8e0_0;  alias, 1 drivers
v0x155ed1510_0 .var "AluResult_o", 31 0;
v0x155ed15b0_0 .net "MemData_i", 31 0, L_0x156906e30;  alias, 1 drivers
v0x155ed1660_0 .var "MemData_o", 31 0;
v0x155ed1710_0 .net "MemtoReg_i", 0 0, v0x155eccca0_0;  alias, 1 drivers
v0x155ed17e0_0 .var "MemtoReg_o", 0 0;
v0x155ed1890_0 .net "Rd_addr_i", 4 0, v0x155ecd030_0;  alias, 1 drivers
v0x155ed1960_0 .var "Rd_addr_o", 4 0;
v0x155ed19f0_0 .net "RegWrite_i", 0 0, v0x155ecce50_0;  alias, 1 drivers
v0x155ed1b00_0 .var "RegWrite_o", 0 0;
v0x155ed1b90_0 .net "clk_i", 0 0, v0x155ed4c90_0;  alias, 1 drivers
v0x155ed1ca0_0 .net "rst_n", 0 0, v0x155ed4e20_0;  alias, 1 drivers
S_0x155ed1e10 .scope module, "u_PC" "PC" 4 85, 20 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "PCWrite_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
v0x155ed2050_0 .net "PCWrite_i", 0 0, v0x155ece3e0_0;  alias, 1 drivers
v0x155ed2100_0 .net "clk_i", 0 0, v0x155ed4c90_0;  alias, 1 drivers
v0x155ed2190_0 .net "pc_i", 31 0, L_0x156904230;  alias, 1 drivers
v0x155ed2220_0 .var "pc_o", 31 0;
v0x155ed22b0_0 .net "rst_n", 0 0, v0x155ed4e20_0;  alias, 1 drivers
S_0x155ed2430 .scope module, "u_Registers" "Registers" 4 154, 21 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 5 "RS1addr_i";
    .port_info 3 /INPUT 5 "RS2addr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RS1data_o";
    .port_info 8 /OUTPUT 32 "RS2data_o";
L_0x156806540 .functor AND 1, L_0x156806420, v0x155ed1b00_0, C4<1>, C4<1>;
L_0x156806ae0 .functor AND 1, L_0x156806a10, v0x155ed1b00_0, C4<1>, C4<1>;
v0x155ed2720_0 .net "RDaddr_i", 4 0, v0x155ed1960_0;  alias, 1 drivers
v0x155ed27f0_0 .net "RDdata_i", 31 0, L_0x156906920;  alias, 1 drivers
v0x155ed2880_0 .net "RS1addr_i", 4 0, L_0x156904cf0;  1 drivers
v0x155ed2910_0 .net "RS1data_o", 31 0, L_0x1568068f0;  alias, 1 drivers
v0x155ed29e0_0 .net "RS2addr_i", 4 0, L_0x156904d90;  1 drivers
v0x155ed2ab0_0 .net "RS2data_o", 31 0, L_0x156904bd0;  alias, 1 drivers
v0x155ed2b80_0 .net "RegWrite_i", 0 0, v0x155ed1b00_0;  alias, 1 drivers
v0x155ed2c50_0 .net *"_ivl_0", 0 0, L_0x156806420;  1 drivers
v0x155ed2ce0_0 .net *"_ivl_12", 0 0, L_0x156806a10;  1 drivers
v0x156804090_0 .net *"_ivl_15", 0 0, L_0x156806ae0;  1 drivers
v0x156804130_0 .net *"_ivl_16", 31 0, L_0x156806b90;  1 drivers
v0x1568041e0_0 .net *"_ivl_18", 6 0, L_0x156a04080;  1 drivers
L_0x158088208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x156804290_0 .net *"_ivl_21", 1 0, L_0x158088208;  1 drivers
v0x156804340_0 .net *"_ivl_3", 0 0, L_0x156806540;  1 drivers
v0x1568043e0_0 .net *"_ivl_4", 31 0, L_0x1568066b0;  1 drivers
v0x156804490_0 .net *"_ivl_6", 6 0, L_0x156806770;  1 drivers
L_0x1580881c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x156804540_0 .net *"_ivl_9", 1 0, L_0x1580881c0;  1 drivers
v0x1568046f0_0 .net "clk_i", 0 0, v0x155ed4c90_0;  alias, 1 drivers
v0x156804780_0 .var/i "i", 31 0;
v0x156804830 .array/s "register", 31 0, 31 0;
v0x1568048d0_0 .net "rst_n", 0 0, v0x155ed4e20_0;  alias, 1 drivers
L_0x156806420 .cmp/eq 5, L_0x156904cf0, v0x155ed1960_0;
L_0x1568066b0 .array/port v0x156804830, L_0x156806770;
L_0x156806770 .concat [ 5 2 0 0], L_0x156904cf0, L_0x1580881c0;
L_0x1568068f0 .functor MUXZ 32, L_0x1568066b0, L_0x156906920, L_0x156806540, C4<>;
L_0x156806a10 .cmp/eq 5, L_0x156904d90, v0x155ed1960_0;
L_0x156806b90 .array/port v0x156804830, L_0x156a04080;
L_0x156a04080 .concat [ 5 2 0 0], L_0x156904d90, L_0x158088208;
L_0x156904bd0 .functor MUXZ 32, L_0x156806b90, L_0x156906920, L_0x156806ae0, C4<>;
S_0x156804a40 .scope module, "u_Sign_Extend" "Sign_Extend" 4 137, 22 1 0, S_0x155e8a600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 32 "imm_o";
P_0x156804c00 .param/l "OP_Branch" 1 22 14, C4<1100011>;
P_0x156804c40 .param/l "OP_I_TYPE" 1 22 11, C4<0010011>;
P_0x156804c80 .param/l "OP_LW" 1 22 12, C4<0000011>;
P_0x156804cc0 .param/l "OP_SW" 1 22 13, C4<0100011>;
v0x156804f00_0 .var "imm_o", 31 0;
v0x156804ff0_0 .net "instr_i", 31 0, v0x155ed0510_0;  alias, 1 drivers
E_0x156804ea0 .event anyedge, v0x155ed0510_0;
    .scope S_0x155ed1e10;
T_0 ;
    %wait E_0x155ecbe00;
    %load/vec4 v0x155ed22b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155ed2220_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x155ed2050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x155ed2190_0;
    %assign/vec4 v0x155ed2220_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x155ed0110;
T_1 ;
    %wait E_0x155ecbe00;
    %load/vec4 v0x155ed0730_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155ed0680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155ed0510_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x155ed0470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155ed0680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155ed0510_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x155ed0800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x155ed05a0_0;
    %assign/vec4 v0x155ed0680_0, 0;
    %load/vec4 v0x155ece780_0;
    %assign/vec4 v0x155ed0510_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x155ecae70;
T_2 ;
    %wait E_0x155ec7bd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155ecb5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155ecb490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155ecb330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155ecb3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x155ecb110_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155ecb1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155ecb260_0, 0, 1;
    %load/vec4 v0x155ecb530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x155ecb670_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x155ecb110_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155ecb1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155ecb5d0_0, 0, 1;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x155ecb110_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155ecb1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155ecb5d0_0, 0, 1;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x155ecb110_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155ecb1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155ecb3c0_0, 0, 1;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x155ecb110_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155ecb1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155ecb490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155ecb330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155ecb5d0_0, 0, 1;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x155ecb110_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155ecb1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155ecb260_0, 0, 1;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x156804a40;
T_3 ;
    %wait E_0x156804ea0;
    %load/vec4 v0x156804ff0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156804f00_0, 0, 32;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x156804ff0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x156804ff0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x156804f00_0, 0, 32;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x156804ff0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x156804ff0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x156804f00_0, 0, 32;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x156804ff0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x156804ff0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x156804ff0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x156804f00_0, 0, 32;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x156804ff0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x156804ff0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x156804ff0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x156804ff0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x156804ff0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x156804f00_0, 0, 32;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x155ed2430;
T_4 ;
    %wait E_0x155ecbe00;
    %load/vec4 v0x1568048d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156804780_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x156804780_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x156804780_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156804830, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x156804780_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x156804780_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x155ed2b80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0x155ed2720_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x155ed27f0_0;
    %load/vec4 v0x155ed2720_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156804830, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x155ece5c0;
T_5 ;
    %wait E_0x155ecbe00;
    %load/vec4 v0x155ecfde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155ecf2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155ecf1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155ecee90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155eceff0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x155ecebd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155eced10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155ecfaa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155ecfd30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155ecf620_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x155ecf4e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x155ecf980_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x155ecfbc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x155ecf860_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x155ecf260_0;
    %assign/vec4 v0x155ecf2f0_0, 0;
    %load/vec4 v0x155ecf0a0_0;
    %assign/vec4 v0x155ecf1d0_0, 0;
    %load/vec4 v0x155ecedc0_0;
    %assign/vec4 v0x155ecee90_0, 0;
    %load/vec4 v0x155ecef60_0;
    %assign/vec4 v0x155eceff0_0, 0;
    %load/vec4 v0x155eceb00_0;
    %assign/vec4 v0x155ecebd0_0, 0;
    %load/vec4 v0x155ecec60_0;
    %assign/vec4 v0x155eced10_0, 0;
    %load/vec4 v0x155ecfa10_0;
    %assign/vec4 v0x155ecfaa0_0, 0;
    %load/vec4 v0x155ecfc80_0;
    %assign/vec4 v0x155ecfd30_0, 0;
    %load/vec4 v0x155ecf570_0;
    %assign/vec4 v0x155ecf620_0, 0;
    %load/vec4 v0x155ecf450_0;
    %assign/vec4 v0x155ecf4e0_0, 0;
    %load/vec4 v0x155ecf8f0_0;
    %assign/vec4 v0x155ecf980_0, 0;
    %load/vec4 v0x155ecfb30_0;
    %assign/vec4 v0x155ecfbc0_0, 0;
    %load/vec4 v0x155ecf7d0_0;
    %assign/vec4 v0x155ecf860_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x155ec87c0;
T_6 ;
    %wait E_0x155ec8de0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155ec9090_0, 0, 32;
    %load/vec4 v0x155ec8e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155ec9090_0, 0, 32;
    %jmp T_6.8;
T_6.0 ;
    %load/vec4 v0x155ec8f00_0;
    %load/vec4 v0x155ec8fc0_0;
    %and;
    %store/vec4 v0x155ec9090_0, 0, 32;
    %jmp T_6.8;
T_6.1 ;
    %load/vec4 v0x155ec8f00_0;
    %load/vec4 v0x155ec8fc0_0;
    %xor;
    %store/vec4 v0x155ec9090_0, 0, 32;
    %jmp T_6.8;
T_6.2 ;
    %load/vec4 v0x155ec8f00_0;
    %load/vec4 v0x155ec8fc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x155ec9090_0, 0, 32;
    %jmp T_6.8;
T_6.3 ;
    %load/vec4 v0x155ec8f00_0;
    %load/vec4 v0x155ec8fc0_0;
    %add;
    %store/vec4 v0x155ec9090_0, 0, 32;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x155ec8f00_0;
    %load/vec4 v0x155ec8fc0_0;
    %sub;
    %store/vec4 v0x155ec9090_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x155ec8f00_0;
    %load/vec4 v0x155ec8fc0_0;
    %mul;
    %store/vec4 v0x155ec9090_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x155ec8f00_0;
    %load/vec4 v0x155ec8fc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x155ec9090_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x155ec9180;
T_7 ;
    %wait E_0x155ec9790;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x155ec97f0_0, 0, 3;
    %load/vec4 v0x155ec98c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x155ec97f0_0, 0, 3;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x155ec97f0_0, 0, 3;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x155ec9a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v0x155ec9ad0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x155ec97f0_0, 0, 3;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x155ec9ad0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x155ec97f0_0, 0, 3;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x155ec97f0_0, 0, 3;
T_7.15 ;
T_7.13 ;
    %jmp T_7.11;
T_7.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x155ec97f0_0, 0, 3;
    %jmp T_7.11;
T_7.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x155ec97f0_0, 0, 3;
    %jmp T_7.11;
T_7.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x155ec97f0_0, 0, 3;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x155ec9a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x155ec97f0_0, 0, 3;
    %jmp T_7.19;
T_7.17 ;
    %load/vec4 v0x155ec9ad0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.20, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x155ec97f0_0, 0, 3;
T_7.20 ;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x155ecc410;
T_8 ;
    %wait E_0x155ecbe00;
    %load/vec4 v0x155ecd230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155ecce50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155eccca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155ecca00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155eccb80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155ecc8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155ecd190_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x155ecd030_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x155eccd30_0;
    %assign/vec4 v0x155ecce50_0, 0;
    %load/vec4 v0x155eccc10_0;
    %assign/vec4 v0x155eccca0_0, 0;
    %load/vec4 v0x155ecc970_0;
    %assign/vec4 v0x155ecca00_0, 0;
    %load/vec4 v0x155eccab0_0;
    %assign/vec4 v0x155eccb80_0, 0;
    %load/vec4 v0x155ecc810_0;
    %assign/vec4 v0x155ecc8e0_0, 0;
    %load/vec4 v0x155ecd0c0_0;
    %assign/vec4 v0x155ecd190_0, 0;
    %load/vec4 v0x155eccfa0_0;
    %assign/vec4 v0x155ecd030_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x155ecb860;
T_9 ;
    %wait E_0x155ecba60;
    %load/vec4 v0x155ecbb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x155ecc1b0_0;
    %load/vec4 v0x155ecbfc0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155ecc2e0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x155ed10b0;
T_10 ;
    %wait E_0x155ecbe00;
    %load/vec4 v0x155ed1ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155ed1b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155ed17e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155ed1510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x155ed1660_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x155ed1960_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x155ed19f0_0;
    %assign/vec4 v0x155ed1b00_0, 0;
    %load/vec4 v0x155ed1710_0;
    %assign/vec4 v0x155ed17e0_0, 0;
    %load/vec4 v0x155ed13f0_0;
    %assign/vec4 v0x155ed1510_0, 0;
    %load/vec4 v0x155ed15b0_0;
    %assign/vec4 v0x155ed1660_0, 0;
    %load/vec4 v0x155ed1890_0;
    %assign/vec4 v0x155ed1960_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x155ecdd60;
T_11 ;
    %wait E_0x155ecdfd0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155ece3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155ece470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155ece310_0, 0, 1;
    %load/vec4 v0x155ece040_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.3, 10;
    %load/vec4 v0x155ece100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x155ece100_0;
    %load/vec4 v0x155ece1b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_11.4, 4;
    %load/vec4 v0x155ece100_0;
    %load/vec4 v0x155ece260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_11.4;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155ece3e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155ece470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155ece310_0, 0, 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x155ecd440;
T_12 ;
    %wait E_0x155ecd700;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x155ecd8e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x155ecd970_0, 0, 2;
    %load/vec4 v0x155ecdad0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.3, 10;
    %load/vec4 v0x155ecda00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0x155ecda00_0;
    %load/vec4 v0x155ecd780_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x155ecd8e0_0, 0, 2;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x155ecdc10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.7, 10;
    %load/vec4 v0x155ecdb80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0x155ecdb80_0;
    %load/vec4 v0x155ecd780_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x155ecd8e0_0, 0, 2;
T_12.4 ;
T_12.1 ;
    %load/vec4 v0x155ecdad0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.11, 10;
    %load/vec4 v0x155ecda00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.10, 9;
    %load/vec4 v0x155ecda00_0;
    %load/vec4 v0x155ecd840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x155ecd970_0, 0, 2;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0x155ecdc10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.15, 10;
    %load/vec4 v0x155ecdb80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.14, 9;
    %load/vec4 v0x155ecdb80_0;
    %load/vec4 v0x155ecd840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x155ecd970_0, 0, 2;
T_12.12 ;
T_12.9 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x155e925f0;
T_13 ;
    %delay 25, 0;
    %load/vec4 v0x155ed4c90_0;
    %inv;
    %store/vec4 v0x155ed4c90_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x155e925f0;
T_14 ;
    %vpi_call/w 3 20 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 3 21 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155ed52a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155ed4fd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155ed5330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155ed5060_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x155ed5060_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x155ed5060_0;
    %store/vec4a v0x155ed1010, 4, 0;
    %load/vec4 v0x155ed5060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155ed5060_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155ed5060_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x155ed5060_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x155ed5060_0;
    %store/vec4a v0x155ecc2e0, 4, 0;
    %load/vec4 v0x155ed5060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155ed5060_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %vpi_call/w 3 39 "$readmemb", "instruction.txt", v0x155ed1010 {0 0 0};
    %vpi_func 3 43 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x155ed5210_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155ed4c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155ed4e20_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155ed4e20_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155ed4e20_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x155ed5330_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155ecc2e0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155ecc2e0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155ecc2e0, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155ecc2e0, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155ecc2e0, 4, 0;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156804830, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156804830, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156804830, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156804830, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156804830, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156804830, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156804830, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156804830, 4, 0;
    %end;
    .thread T_14;
    .scope S_0x155e925f0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155ed4eb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155ed4f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155ed5180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155ed50f0_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x155ed5330_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.1, 6;
    %wait E_0x155e4fba0;
    %jmp T_15.0;
T_15.1 ;
    %vpi_call/w 3 82 "$fdisplay", v0x155ed5210_0, "cycle = %11d, Stall = %0d, Flush = %0d\012PC = %10d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 83 "$fdisplay", v0x155ed5210_0, "Registers" {0 0 0};
    %vpi_call/w 3 84 "$fdisplay", v0x155ed5210_0, "x0 = %10d, x8  = %10d, x16 = %10d, x24 = %10d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb11111111111111111111111111101000 {0 0 0};
    %vpi_call/w 3 85 "$fdisplay", v0x155ed5210_0, "x1 = %10d, x9  = %10d, x17 = %10d, x25 = %10d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb11111111111111111111111111100111 {0 0 0};
    %vpi_call/w 3 86 "$fdisplay", v0x155ed5210_0, "x2 = %10d, x10 = %10d, x18 = %10d, x26 = %10d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb11111111111111111111111111100110 {0 0 0};
    %vpi_call/w 3 87 "$fdisplay", v0x155ed5210_0, "x3 = %10d, x11 = %10d, x19 = %10d, x27 = %10d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb11111111111111111111111111100101 {0 0 0};
    %vpi_call/w 3 88 "$fdisplay", v0x155ed5210_0, "x4 = %10d, x12 = %10d, x20 = %10d, x28 = %10d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000111000 {0 0 0};
    %vpi_call/w 3 89 "$fdisplay", v0x155ed5210_0, "x5 = %10d, x13 = %10d, x21 = %10d, x29 = %10d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000111010 {0 0 0};
    %vpi_call/w 3 90 "$fdisplay", v0x155ed5210_0, "x6 = %10d, x14 = %10d, x22 = %10d, x30 = %10d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000111100 {0 0 0};
    %vpi_call/w 3 91 "$fdisplay", v0x155ed5210_0, "x7 = %10d, x15 = %10d, x23 = %10d, x31 = %10d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000111110 {0 0 0};
    %vpi_call/w 3 92 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x00 = %10d", 32'sb00000000000000000000000000000101 {0 0 0};
    %vpi_call/w 3 93 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x04 = %10d", 32'sb00000000000000000000000000000110 {0 0 0};
    %vpi_call/w 3 94 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x08 = %10d", 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call/w 3 95 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x0C = %10d", 32'sb00000000000000000000000000010010 {0 0 0};
    %vpi_call/w 3 96 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x10 = %10d", 32'sb00000000000000000000000000011101 {0 0 0};
    %vpi_call/w 3 97 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x14 = %10d", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 98 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x18 = %10d", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 99 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x1C = %10d", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 101 "$fdisplay", v0x155ed5210_0, "\012" {0 0 0};
    %load/vec4 v0x155ed4eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155ed4eb0_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x155ed2220_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x155ed1010, 4;
    %cmpi/ne 1048691, 0, 32;
    %jmp/0xz T_15.3, 6;
    %wait E_0x155e531f0;
    %load/vec4 v0x155ed52a0_0;
    %store/vec4 v0x155ed5180_0, 0, 32;
    %load/vec4 v0x155ed4fd0_0;
    %store/vec4 v0x155ed50f0_0, 0, 32;
    %load/vec4 v0x155ed3300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.6, 4;
    %load/vec4 v0x155ed2e00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x155ed52a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155ed52a0_0, 0, 32;
T_15.4 ;
    %load/vec4 v0x155ed2e00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.7, 4;
    %load/vec4 v0x155ed4fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155ed4fd0_0, 0, 32;
T_15.7 ;
    %vpi_call/w 3 115 "$fdisplay", v0x155ed5210_0, "cycle = %11d, Stall = %0d, Flush = %0d\012PC = %10d", v0x155ed4eb0_0, v0x155ed5180_0, v0x155ed50f0_0, v0x155ed2220_0 {0 0 0};
    %vpi_call/w 3 119 "$fdisplay", v0x155ed5210_0, "Registers" {0 0 0};
    %vpi_call/w 3 120 "$fdisplay", v0x155ed5210_0, "x0 = %10d, x8  = %10d, x16 = %10d, x24 = %10d", &A<v0x156804830, 0>, &A<v0x156804830, 8>, &A<v0x156804830, 16>, &A<v0x156804830, 24> {0 0 0};
    %vpi_call/w 3 121 "$fdisplay", v0x155ed5210_0, "x1 = %10d, x9  = %10d, x17 = %10d, x25 = %10d", &A<v0x156804830, 1>, &A<v0x156804830, 9>, &A<v0x156804830, 17>, &A<v0x156804830, 25> {0 0 0};
    %vpi_call/w 3 122 "$fdisplay", v0x155ed5210_0, "x2 = %10d, x10 = %10d, x18 = %10d, x26 = %10d", &A<v0x156804830, 2>, &A<v0x156804830, 10>, &A<v0x156804830, 18>, &A<v0x156804830, 26> {0 0 0};
    %vpi_call/w 3 123 "$fdisplay", v0x155ed5210_0, "x3 = %10d, x11 = %10d, x19 = %10d, x27 = %10d", &A<v0x156804830, 3>, &A<v0x156804830, 11>, &A<v0x156804830, 19>, &A<v0x156804830, 27> {0 0 0};
    %vpi_call/w 3 124 "$fdisplay", v0x155ed5210_0, "x4 = %10d, x12 = %10d, x20 = %10d, x28 = %10d", &A<v0x156804830, 4>, &A<v0x156804830, 12>, &A<v0x156804830, 20>, &A<v0x156804830, 28> {0 0 0};
    %vpi_call/w 3 125 "$fdisplay", v0x155ed5210_0, "x5 = %10d, x13 = %10d, x21 = %10d, x29 = %10d", &A<v0x156804830, 5>, &A<v0x156804830, 13>, &A<v0x156804830, 21>, &A<v0x156804830, 29> {0 0 0};
    %vpi_call/w 3 126 "$fdisplay", v0x155ed5210_0, "x6 = %10d, x14 = %10d, x22 = %10d, x30 = %10d", &A<v0x156804830, 6>, &A<v0x156804830, 14>, &A<v0x156804830, 22>, &A<v0x156804830, 30> {0 0 0};
    %vpi_call/w 3 127 "$fdisplay", v0x155ed5210_0, "x7 = %10d, x15 = %10d, x23 = %10d, x31 = %10d", &A<v0x156804830, 7>, &A<v0x156804830, 15>, &A<v0x156804830, 23>, &A<v0x156804830, 31> {0 0 0};
    %vpi_call/w 3 131 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x00 = %10d", &A<v0x155ecc2e0, 0> {0 0 0};
    %vpi_call/w 3 132 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x04 = %10d", &A<v0x155ecc2e0, 1> {0 0 0};
    %vpi_call/w 3 133 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x08 = %10d", &A<v0x155ecc2e0, 2> {0 0 0};
    %vpi_call/w 3 134 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x0C = %10d", &A<v0x155ecc2e0, 3> {0 0 0};
    %vpi_call/w 3 135 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x10 = %10d", &A<v0x155ecc2e0, 4> {0 0 0};
    %vpi_call/w 3 136 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x14 = %10d", &A<v0x155ecc2e0, 5> {0 0 0};
    %vpi_call/w 3 137 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x18 = %10d", &A<v0x155ecc2e0, 6> {0 0 0};
    %vpi_call/w 3 138 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x1C = %10d", &A<v0x155ecc2e0, 7> {0 0 0};
    %vpi_call/w 3 140 "$fdisplay", v0x155ed5210_0, "\012" {0 0 0};
    %load/vec4 v0x155ed4eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155ed4eb0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %load/vec4 v0x155ed2220_0;
    %store/vec4 v0x155ed4f40_0, 0, 32;
    %wait E_0x155e531f0;
T_15.9 ;
    %load/vec4 v0x155ed2220_0;
    %load/vec4 v0x155ed4f40_0;
    %addi 20, 0, 32;
    %cmp/ne;
    %jmp/0xz T_15.10, 6;
    %load/vec4 v0x155ed52a0_0;
    %store/vec4 v0x155ed5180_0, 0, 32;
    %load/vec4 v0x155ed4fd0_0;
    %store/vec4 v0x155ed50f0_0, 0, 32;
    %load/vec4 v0x155ed3300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.13, 4;
    %load/vec4 v0x155ed2e00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.11, 8;
    %load/vec4 v0x155ed52a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155ed52a0_0, 0, 32;
T_15.11 ;
    %load/vec4 v0x155ed2e00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %load/vec4 v0x155ed4fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155ed4fd0_0, 0, 32;
T_15.14 ;
    %vpi_call/w 3 155 "$fdisplay", v0x155ed5210_0, "cycle = %11d, Stall = %0d, Flush = %0d\012PC = %10d", v0x155ed4eb0_0, v0x155ed5180_0, v0x155ed50f0_0, v0x155ed2220_0 {0 0 0};
    %vpi_call/w 3 159 "$fdisplay", v0x155ed5210_0, "Registers" {0 0 0};
    %vpi_call/w 3 160 "$fdisplay", v0x155ed5210_0, "x0 = %10d, x8  = %10d, x16 = %10d, x24 = %10d", &A<v0x156804830, 0>, &A<v0x156804830, 8>, &A<v0x156804830, 16>, &A<v0x156804830, 24> {0 0 0};
    %vpi_call/w 3 161 "$fdisplay", v0x155ed5210_0, "x1 = %10d, x9  = %10d, x17 = %10d, x25 = %10d", &A<v0x156804830, 1>, &A<v0x156804830, 9>, &A<v0x156804830, 17>, &A<v0x156804830, 25> {0 0 0};
    %vpi_call/w 3 162 "$fdisplay", v0x155ed5210_0, "x2 = %10d, x10 = %10d, x18 = %10d, x26 = %10d", &A<v0x156804830, 2>, &A<v0x156804830, 10>, &A<v0x156804830, 18>, &A<v0x156804830, 26> {0 0 0};
    %vpi_call/w 3 163 "$fdisplay", v0x155ed5210_0, "x3 = %10d, x11 = %10d, x19 = %10d, x27 = %10d", &A<v0x156804830, 3>, &A<v0x156804830, 11>, &A<v0x156804830, 19>, &A<v0x156804830, 27> {0 0 0};
    %vpi_call/w 3 164 "$fdisplay", v0x155ed5210_0, "x4 = %10d, x12 = %10d, x20 = %10d, x28 = %10d", &A<v0x156804830, 4>, &A<v0x156804830, 12>, &A<v0x156804830, 20>, &A<v0x156804830, 28> {0 0 0};
    %vpi_call/w 3 165 "$fdisplay", v0x155ed5210_0, "x5 = %10d, x13 = %10d, x21 = %10d, x29 = %10d", &A<v0x156804830, 5>, &A<v0x156804830, 13>, &A<v0x156804830, 21>, &A<v0x156804830, 29> {0 0 0};
    %vpi_call/w 3 166 "$fdisplay", v0x155ed5210_0, "x6 = %10d, x14 = %10d, x22 = %10d, x30 = %10d", &A<v0x156804830, 6>, &A<v0x156804830, 14>, &A<v0x156804830, 22>, &A<v0x156804830, 30> {0 0 0};
    %vpi_call/w 3 167 "$fdisplay", v0x155ed5210_0, "x7 = %10d, x15 = %10d, x23 = %10d, x31 = %10d", &A<v0x156804830, 7>, &A<v0x156804830, 15>, &A<v0x156804830, 23>, &A<v0x156804830, 31> {0 0 0};
    %vpi_call/w 3 171 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x00 = %10d", &A<v0x155ecc2e0, 0> {0 0 0};
    %vpi_call/w 3 172 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x04 = %10d", &A<v0x155ecc2e0, 1> {0 0 0};
    %vpi_call/w 3 173 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x08 = %10d", &A<v0x155ecc2e0, 2> {0 0 0};
    %vpi_call/w 3 174 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x0C = %10d", &A<v0x155ecc2e0, 3> {0 0 0};
    %vpi_call/w 3 175 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x10 = %10d", &A<v0x155ecc2e0, 4> {0 0 0};
    %vpi_call/w 3 176 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x14 = %10d", &A<v0x155ecc2e0, 5> {0 0 0};
    %vpi_call/w 3 177 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x18 = %10d", &A<v0x155ecc2e0, 6> {0 0 0};
    %vpi_call/w 3 178 "$fdisplay", v0x155ed5210_0, "Data Memory: 0x1C = %10d", &A<v0x155ecc2e0, 7> {0 0 0};
    %vpi_call/w 3 180 "$fdisplay", v0x155ed5210_0, "\012" {0 0 0};
    %load/vec4 v0x155ed4eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155ed4eb0_0, 0, 32;
    %wait E_0x155e531f0;
    %jmp T_15.9;
T_15.10 ;
    %vpi_call/w 3 185 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x155e925f0;
T_16 ;
    %delay 5000, 0;
    %vpi_call/w 3 191 "$display", "Time out!" {0 0 0};
    %vpi_call/w 3 192 "$fclose", v0x155ed5210_0 {0 0 0};
    %vpi_call/w 3 193 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "-";
    "./tb/testbench.v";
    "./src/CPU.v";
    "./src/MUX3.v";
    "./src/MUX32.v";
    "./src/Adder.v";
    "./src/ALU.v";
    "./src/ALUControl.v";
    "./src/Branch_Unit.v";
    "./src/Control.v";
    "./supplied/Data_Memory.v";
    "./src/EX_MEM.v";
    "./src/Forwarding_Unit.v";
    "./src/Hazard_Detection.v";
    "./src/ID_EX.v";
    "./src/IF_ID.v";
    "./supplied/Instruction_Memory.v";
    "./src/MEM_WB.v";
    "./supplied/PC.v";
    "./supplied/Registers.v";
    "./src/SignExtend.v";
