

================================================================
== Vitis HLS Report for 'xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s'
================================================================
* Date:           Wed Sep  4 19:39:13 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.587 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2075532|  2075532|  6.849 ms|  6.849 ms|  2075532|  2075532|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 7 [1/1] (1.20ns)   --->   "%p_read_1 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%offset_buffer_V = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:104]   --->   Operation 8 'alloca' 'offset_buffer_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%offset_buffer_V_1 = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:104]   --->   Operation 9 'alloca' 'offset_buffer_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%offset_buffer_V_2 = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:104]   --->   Operation 10 'alloca' 'offset_buffer_V_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 11 [1/1] (1.20ns)   --->   "%p_read_2 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read"   --->   Operation 11 'read' 'p_read_2' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i11 %p_read_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:97]   --->   Operation 12 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (2.18ns)   --->   "%call_ln0 = call void @xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1, i11 %p_read_1, i9 %offset_buffer_V_2, i9 %offset_buffer_V_1, i9 %offset_buffer_V"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 2.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 14 [1/1] (0.79ns)   --->   "%add_ln165 = add i12 %zext_ln97, i12 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 14 'add' 'add_ln165' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i11 %p_read_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 15 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln165_1 = zext i12 %add_ln165" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 16 'zext' 'zext_ln165_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln165 = mul i22 %zext_ln165, i22 %zext_ln165_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 17 'mul' 'mul_ln165' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln0 = call void @xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1, i11 %p_read_1, i9 %offset_buffer_V_2, i9 %offset_buffer_V_1, i9 %offset_buffer_V"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 19 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln165 = mul i22 %zext_ln165, i22 %zext_ln165_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 19 'mul' 'mul_ln165' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 20 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln165 = mul i22 %zext_ln165, i22 %zext_ln165_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 20 'mul' 'mul_ln165' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 21 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 22 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln165 = mul i22 %zext_ln165, i22 %zext_ln165_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 22 'mul' 'mul_ln165' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln165 = call void @xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL, i22 %mul_ln165, i24 %aecin_data245, i9 %offset_buffer_V_2, i9 %offset_buffer_V_1, i11 %p_read_1, i9 %offset_buffer_V, i12 %add_ln165, i30 %lsc_out_data243" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 23 'call' 'call_ln165' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %aecin_data245, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %lsc_out_data243, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln165 = call void @xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL, i22 %mul_ln165, i24 %aecin_data245, i9 %offset_buffer_V_2, i9 %offset_buffer_V_1, i11 %p_read_1, i9 %offset_buffer_V, i12 %add_ln165, i30 %lsc_out_data243" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 26 'call' 'call_ln165' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln252 = ret" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:252]   --->   Operation 27 'ret' 'ret_ln252' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	wire read operation ('p_read_1') on port 'p_read1' [7]  (1.2 ns)

 <State 2>: 2.18ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1' [13]  (2.18 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[17] ('mul_ln165', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165) [17]  (0.535 ns)

 <State 4>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[17] ('mul_ln165', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165) [17]  (0.535 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
