#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Jun  8 22:25:54 2025
# Process ID         : 28960
# Current directory  : C:/Users/ceran/Documents/RTLBoriSoC
# Command line       : vivado.exe -mode batch -source .\run_sim.tcl
# Log file           : C:/Users/ceran/Documents/RTLBoriSoC/vivado.log
# Journal file       : C:/Users/ceran/Documents/RTLBoriSoC\vivado.jou
# Running On         : DESKTOP-2D1SHBR
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22621
# Processor Detail   : Intel(R) Core(TM) i7-5820K CPU @ 3.30GHz
# CPU Frequency      : 3298 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17086 MB
# Swap memory        : 1178 MB
# Total Virtual      : 18264 MB
# Available Virtual  : 4712 MB
#-----------------------------------------------------------
source {.\run_sim.tcl}
# create_project sim_project ./sim_project -part xc7a35tcsg324-1 -force
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 619.027 ; gain = 189.691
# add_files RTLBoriSoC.srcs/sources_1/new/def_pack.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/mnemonic_pack.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/init_pack.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/IO_pack.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/adder.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/ALUdp.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/MUX.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/MUX1.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/signext.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/zeroext.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/SLLf.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/ORf.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/XORf.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/ANDf.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/instr_dec.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/cpu.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/reg.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/ANDf.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/ANDf.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files RTLBoriSoC.srcs/sources_1/new/mem.vhd
# add_files RTLBoriSoC.srcs/sources_1/new/SOC.vhd
# add_files -fileset sim_1 RTLBoriSoC.sim/testbench.vhd
# set_property top testbench [get_filesets sim_1]
# set_property USED_IN {simulation} [get_files RTLBoriSoC.sim/testbench.vhd]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ceran/Documents/RTLBoriSoC/sim_project/sim_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ceran/Documents/RTLBoriSoC/sim_project/sim_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/ALUdp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALUdp'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/ANDf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ANDf'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/def_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/mnemonic_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/IO_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/MUX1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/ORf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ORf'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/SLLf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SLLf'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/SOC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SOC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/XORf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'XORf'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cpu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/init_pack.vhd" into library xil_defaultlib
WARNING: [VRFC 10-3165] cannot call impure function 'tokenize' from within pure function 'init_mem' [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/init_pack.vhd:53]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/instr_dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instr_dec'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/signext.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signext'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.srcs/sources_1/new/zeroext.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zeroext'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
ERROR: [VRFC 10-4982] syntax error near ',' [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd:63]
ERROR: [VRFC 10-2989] 'mem_init_soc' is not declared [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd:111]
ERROR: [VRFC 10-2989] 'rst' is not declared [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd:112]
ERROR: [VRFC 10-2989] 'mem_temp' is not declared [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd:113]
ERROR: [VRFC 10-2989] 'mem_tb_out' is not declared [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd:115]
ERROR: [VRFC 10-2989] 'mem_init_soc' is not declared [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd:117]
ERROR: [VRFC 10-2989] 'rst' is not declared [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd:118]
ERROR: [VRFC 10-2989] 'instr_trace' is not declared [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd:121]
ERROR: [VRFC 10-2989] 'trace_header' is not declared [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd:124]
ERROR: [VRFC 10-2989] 'trace_f' is not declared [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd:125]
ERROR: [VRFC 10-275] actual  of formal f must be a file [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd:125]
ERROR: [VRFC 10-2989] 'clk' is not declared [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd:128]
ERROR: [VRFC 10-2989] 'clk' is not declared [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd:130]
ERROR: [VRFC 10-2989] 'instr_trace' is not declared [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd:135]
ERROR: [VRFC 10-2989] 'instr_trace' is not declared [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd:136]
ERROR: [VRFC 10-2989] 'instr_trace' is not declared [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd:137]
ERROR: [VRFC 10-2989] 'instr_trace' is not declared [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd:138]
ERROR: [VRFC 10-2989] 'instr_trace' is not declared [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd:139]
ERROR: [VRFC 10-2989] 'instr_trace' is not declared [C:/Users/ceran/Documents/RTLBoriSoC/RTLBoriSoC.sim/testbench.vhd:140]
INFO: [#UNDEF] Sorry, too many errors..
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 630.855 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ceran/Documents/RTLBoriSoC/sim_project/sim_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ceran/Documents/RTLBoriSoC/sim_project/sim_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 630.855 ; gain = 8.828
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file ".\run_sim.tcl" line 39)
INFO: [Common 17-206] Exiting Vivado at Sun Jun  8 22:27:54 2025...
