---
title: "Hercules instruction times from s370_perf"
tags:  ["mvs"]
my:
  changedate: 2018-12-27
---

<h2>Hercules instruction times from s370_perf - a first analysis and observations</h2>

<p>A first fully analyzed instruction timing dataset for my
<code>Intel Xeon E5-1620</code> reference system is now available under the
case id
<a href="{{site.my.mvs_sp.blob}}/narr/2018-03-31_sys2.md">
2018-03-31_sys2</a>
in the GitHub project
<a href="{{site.my.mvs_sp.top}}">wfjm/s370-perf</a>.
The page contains a
<a href="{{site.my.mvs_sp.blob}}/narr/2018-03-31_sys2.md#user-content-find">list of findings</a>.
</p>

<p>
Up front a proviso: there are significant deviations from a simple additive
instruction timing model. See section
<a href="{{site.my.mvs_sp.blob}}/narr/2018-03-31_sys2.md#user-content-find-itadd">
additivity of instruction times</a>.
</p>

<p>
Some findings simply show nicely how an emulator like
<a href="https://en.wikipedia.org/wiki/Hercules_(emulator)">Hercules</a>
works, e.g.
</p>
<ul>
  <li>branch to same page is faster than to different page, see section
    <a href="{{site.my.mvs_sp.blob}}/narr/2018-03-31_sys2.md#user-content-find-bfar">
      branch timing</a>.</li>
  <li><code>ALR</code> is faster than <code>AR</code>, see section
    <a href="{{site.my.mvs_sp.blob}}/narr/2018-03-31_sys2.md#user-content-find-alr">
      ALR timing</a>.</li>
  <li><code>CS</code>, <code>CDS</code> and <code>TS</code> slow in the
    <i>lock missed case</i> for multi-CPU setups, see section
    <a href="{{site.my.mvs_sp.blob}}/narr/2018-03-31_sys2.md#user-content-find-lock">
      CS,CDS, TS performance</a>.</li>
</ul>

<p>
Other key findings are
</p>
<ul>
  <li><code>MVCIN</code> is quite slow, a factor 6 slower than
    <code>MVN</code> or <code>MVZ</code>, see section
    <a href="{{site.my.mvs_sp.blob}}/narr/2018-03-31_sys2.md#user-content-find-mvcin">
      MVCIN performance</a>.</li>
  <li><code>CLCL</code> is factor of 12 slower than <code>CLC</code>, see
    section
    <a href="{{site.my.mvs_sp.blob}}/narr/2018-03-31_sys2.md#user-content-find-clcl">
      CLCL performance</a>.</li>
  <li><code>TRT</code> is factor 12 slower than <code>TR</code>, see section
    <a href="{{site.my.mvs_sp.blob}}/narr/2018-03-31_sys2.md#user-content-find-trt">
      TRT performance</a>.</li>
  <li>speed of decimal arithmetic seems independent of digit count, except for
    <code>DP</code>, see section
    <a href="{{site.my.mvs_sp.blob}}/narr/2018-03-31_sys2.md#user-content-find-dec">
      decimal performance</a>.</li>
</ul>

<p>
The poor <code>CLCL</code> performance, when compared to <code>CLC</code>,
is a bit surprising because <code>MVCL</code> shows roughly the same
performance as <code>MVC</code>, so the overhead of an interruptible
instruction can't be the culprit.
</p>

<p>
Any remarks and comments are very welcome.
</p>

<p>Data for many other systems is available now, see
<a href="{{site.my.mvs_sp.blob}}/narr/README.md">list of cases</a>,
but the full analysis will take some time.
</p>

<div class="notebox">
  <b>2018-12-27:</b> MVCIN, CLCL and TRT performance significantly improved
  in Hercules Release V4.1, see
  <a href="{{site.my.mvs_sp.blob}}/narr/2018-03-31_sys2.md#user-content-note-herc41">this short note</a>.
</div>

<div class="notebox">
  For original posting to
  <a href="https://groups.yahoo.com/neo/groups/hercules-390/info">
    Yahoo! Group - Hercules-390</a>
  see
  <a href="https://groups.yahoo.com/neo/groups/hercules-390/conversations/topics/83415">topic 83415</a>. 
</div>
