

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Sun Feb  1 19:42:41 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.845 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    54426|    54426|  0.699 ms|  0.699 ms|  54427|  54427|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_3  |    16896|    16896|        66|          -|          -|   256|        no|
        |- VITIS_LOOP_51_6  |     4736|     4736|        74|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 16 
13 --> 14 
14 --> 15 
15 --> 12 
16 --> 17 20 
17 --> 18 
18 --> 19 
19 --> 16 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [top.cpp:29]   --->   Operation 28 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%C_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C_DRAM"   --->   Operation 29 'read' 'C_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%A_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A_DRAM"   --->   Operation 30 'read' 'A_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_loc27 = alloca i64 1"   --->   Operation 31 'alloca' 'p_loc27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 32 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%A_1_48 = alloca i64 1" [top.cpp:12]   --->   Operation 33 'alloca' 'A_1_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%A_1 = alloca i64 1" [top.cpp:12]   --->   Operation 34 'alloca' 'A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_2 = alloca i64 1" [top.cpp:12]   --->   Operation 35 'alloca' 'A_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%A_3 = alloca i64 1" [top.cpp:12]   --->   Operation 36 'alloca' 'A_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%A_4 = alloca i64 1" [top.cpp:12]   --->   Operation 37 'alloca' 'A_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%A_5 = alloca i64 1" [top.cpp:12]   --->   Operation 38 'alloca' 'A_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%A_6 = alloca i64 1" [top.cpp:12]   --->   Operation 39 'alloca' 'A_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%A_7 = alloca i64 1" [top.cpp:12]   --->   Operation 40 'alloca' 'A_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%C_1_49 = alloca i64 1" [top.cpp:13]   --->   Operation 41 'alloca' 'C_1_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%C_1 = alloca i64 1" [top.cpp:13]   --->   Operation 42 'alloca' 'C_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%C_2 = alloca i64 1" [top.cpp:13]   --->   Operation 43 'alloca' 'C_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%C_3 = alloca i64 1" [top.cpp:13]   --->   Operation 44 'alloca' 'C_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%C_4 = alloca i64 1" [top.cpp:13]   --->   Operation 45 'alloca' 'C_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%C_5 = alloca i64 1" [top.cpp:13]   --->   Operation 46 'alloca' 'C_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%C_6 = alloca i64 1" [top.cpp:13]   --->   Operation 47 'alloca' 'C_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%C_7 = alloca i64 1" [top.cpp:13]   --->   Operation 48 'alloca' 'C_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = alloca i64 1" [top.cpp:14]   --->   Operation 49 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = alloca i64 1" [top.cpp:14]   --->   Operation 50 'alloca' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = alloca i64 1" [top.cpp:14]   --->   Operation 51 'alloca' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_3 = alloca i64 1" [top.cpp:14]   --->   Operation 52 'alloca' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_4 = alloca i64 1" [top.cpp:14]   --->   Operation 53 'alloca' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5 = alloca i64 1" [top.cpp:14]   --->   Operation 54 'alloca' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_6 = alloca i64 1" [top.cpp:14]   --->   Operation 55 'alloca' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_7 = alloca i64 1" [top.cpp:14]   --->   Operation 56 'alloca' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8 = alloca i64 1" [top.cpp:14]   --->   Operation 57 'alloca' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_9 = alloca i64 1" [top.cpp:14]   --->   Operation 58 'alloca' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_10 = alloca i64 1" [top.cpp:14]   --->   Operation 59 'alloca' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_11 = alloca i64 1" [top.cpp:14]   --->   Operation 60 'alloca' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_12 = alloca i64 1" [top.cpp:14]   --->   Operation 61 'alloca' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_13 = alloca i64 1" [top.cpp:14]   --->   Operation 62 'alloca' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_14 = alloca i64 1" [top.cpp:14]   --->   Operation 63 'alloca' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_15 = alloca i64 1" [top.cpp:14]   --->   Operation 64 'alloca' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_16 = alloca i64 1" [top.cpp:14]   --->   Operation 65 'alloca' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_17 = alloca i64 1" [top.cpp:14]   --->   Operation 66 'alloca' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_18 = alloca i64 1" [top.cpp:14]   --->   Operation 67 'alloca' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_19 = alloca i64 1" [top.cpp:14]   --->   Operation 68 'alloca' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_20 = alloca i64 1" [top.cpp:14]   --->   Operation 69 'alloca' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_21 = alloca i64 1" [top.cpp:14]   --->   Operation 70 'alloca' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_22 = alloca i64 1" [top.cpp:14]   --->   Operation 71 'alloca' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_23 = alloca i64 1" [top.cpp:14]   --->   Operation 72 'alloca' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_24 = alloca i64 1" [top.cpp:14]   --->   Operation 73 'alloca' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_25 = alloca i64 1" [top.cpp:14]   --->   Operation 74 'alloca' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_26 = alloca i64 1" [top.cpp:14]   --->   Operation 75 'alloca' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_27 = alloca i64 1" [top.cpp:14]   --->   Operation 76 'alloca' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_28 = alloca i64 1" [top.cpp:14]   --->   Operation 77 'alloca' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_29 = alloca i64 1" [top.cpp:14]   --->   Operation 78 'alloca' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_30 = alloca i64 1" [top.cpp:14]   --->   Operation 79 'alloca' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_31 = alloca i64 1" [top.cpp:14]   --->   Operation 80 'alloca' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_32 = alloca i64 1" [top.cpp:14]   --->   Operation 81 'alloca' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_33 = alloca i64 1" [top.cpp:14]   --->   Operation 82 'alloca' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_34 = alloca i64 1" [top.cpp:14]   --->   Operation 83 'alloca' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_35 = alloca i64 1" [top.cpp:14]   --->   Operation 84 'alloca' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_36 = alloca i64 1" [top.cpp:14]   --->   Operation 85 'alloca' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_37 = alloca i64 1" [top.cpp:14]   --->   Operation 86 'alloca' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_38 = alloca i64 1" [top.cpp:14]   --->   Operation 87 'alloca' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_39 = alloca i64 1" [top.cpp:14]   --->   Operation 88 'alloca' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_40 = alloca i64 1" [top.cpp:14]   --->   Operation 89 'alloca' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_41 = alloca i64 1" [top.cpp:14]   --->   Operation 90 'alloca' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_42 = alloca i64 1" [top.cpp:14]   --->   Operation 91 'alloca' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_43 = alloca i64 1" [top.cpp:14]   --->   Operation 92 'alloca' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_44 = alloca i64 1" [top.cpp:14]   --->   Operation 93 'alloca' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_45 = alloca i64 1" [top.cpp:14]   --->   Operation 94 'alloca' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_46 = alloca i64 1" [top.cpp:14]   --->   Operation 95 'alloca' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_47 = alloca i64 1" [top.cpp:14]   --->   Operation 96 'alloca' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_48 = alloca i64 1" [top.cpp:14]   --->   Operation 97 'alloca' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_49 = alloca i64 1" [top.cpp:14]   --->   Operation 98 'alloca' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_50 = alloca i64 1" [top.cpp:14]   --->   Operation 99 'alloca' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_51 = alloca i64 1" [top.cpp:14]   --->   Operation 100 'alloca' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_52 = alloca i64 1" [top.cpp:14]   --->   Operation 101 'alloca' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_53 = alloca i64 1" [top.cpp:14]   --->   Operation 102 'alloca' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_54 = alloca i64 1" [top.cpp:14]   --->   Operation 103 'alloca' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_55 = alloca i64 1" [top.cpp:14]   --->   Operation 104 'alloca' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_56 = alloca i64 1" [top.cpp:14]   --->   Operation 105 'alloca' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_57 = alloca i64 1" [top.cpp:14]   --->   Operation 106 'alloca' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_58 = alloca i64 1" [top.cpp:14]   --->   Operation 107 'alloca' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_59 = alloca i64 1" [top.cpp:14]   --->   Operation 108 'alloca' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_60 = alloca i64 1" [top.cpp:14]   --->   Operation 109 'alloca' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_61 = alloca i64 1" [top.cpp:14]   --->   Operation 110 'alloca' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_62 = alloca i64 1" [top.cpp:14]   --->   Operation 111 'alloca' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_63 = alloca i64 1" [top.cpp:14]   --->   Operation 112 'alloca' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_DRAM_read, i32 2, i32 63" [top.cpp:21]   --->   Operation 113 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.48ns)   --->   "%store_ln29 = store i9 0, i9 %i_1" [top.cpp:29]   --->   Operation 114 'store' 'store_ln29' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i62 %trunc_ln" [top.cpp:21]   --->   Operation 115 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln21" [top.cpp:21]   --->   Operation 116 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:21]   --->   Operation 117 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 118 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:21]   --->   Operation 118 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 119 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:21]   --->   Operation 119 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 120 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:21]   --->   Operation 120 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 121 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:21]   --->   Operation 121 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 122 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:21]   --->   Operation 122 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 123 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:21]   --->   Operation 123 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 124 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:21]   --->   Operation 124 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 125 [2/2] (0.00ns)   --->   "%call_ln21 = call void @top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2, i32 %A, i62 %trunc_ln, i24 %A_1_48, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7" [top.cpp:21]   --->   Operation 125 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [top.cpp:5]   --->   Operation 126 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, void @empty_13, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/2] (0.00ns)   --->   "%call_ln21 = call void @top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2, i32 %A, i62 %trunc_ln, i24 %A_1_48, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7" [top.cpp:21]   --->   Operation 136 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln29 = br void %VITIS_LOOP_33_4" [top.cpp:29]   --->   Operation 137 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.27>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%i = load i9 %i_1" [top.cpp:29]   --->   Operation 138 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.92ns)   --->   "%icmp_ln29 = icmp_eq  i9 %i, i9 256" [top.cpp:29]   --->   Operation 139 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.92ns)   --->   "%add_ln29 = add i9 %i, i9 1" [top.cpp:29]   --->   Operation 140 'add' 'add_ln29' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %VITIS_LOOP_33_4.split, void %VITIS_LOOP_55_7.preheader" [top.cpp:29]   --->   Operation 141 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i9 %i" [top.cpp:29]   --->   Operation 142 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i9 %i" [top.cpp:29]   --->   Operation 143 'trunc' 'trunc_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 144 [2/2] (1.35ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_33_4, i8 %trunc_ln29, i24 %A_1_48, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %p_loc" [top.cpp:29]   --->   Operation 144 'call' 'call_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 145 [1/1] (0.48ns)   --->   "%store_ln29 = store i9 %add_ln29, i9 %i_1" [top.cpp:29]   --->   Operation 145 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.48>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [top.cpp:51]   --->   Operation 146 'alloca' 'j_1' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.48ns)   --->   "%store_ln51 = store i7 0, i7 %j_1" [top.cpp:51]   --->   Operation 147 'store' 'store_ln51' <Predicate = (icmp_ln29)> <Delay = 0.48>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln51 = br void %VITIS_LOOP_55_7" [top.cpp:51]   --->   Operation 148 'br' 'br_ln51' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_33_4, i8 %trunc_ln29, i24 %A_1_48, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %p_loc" [top.cpp:29]   --->   Operation 149 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 2.89>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%p_loc_load = load i24 %p_loc"   --->   Operation 150 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i24 %p_loc_load" [top.cpp:40]   --->   Operation 151 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (1.10ns)   --->   "%add_ln40 = add i25 %sext_ln40, i25 16384" [top.cpp:40]   --->   Operation 152 'add' 'add_ln40' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln40, i32 24" [top.cpp:40]   --->   Operation 153 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%denom = trunc i25 %add_ln40" [top.cpp:40]   --->   Operation 154 'trunc' 'denom' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln40, i32 23" [top.cpp:40]   --->   Operation 155 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln40 = xor i1 %tmp_183, i1 1" [top.cpp:40]   --->   Operation 156 'xor' 'xor_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%and_ln40 = and i1 %tmp_184, i1 %xor_ln40" [top.cpp:40]   --->   Operation 157 'and' 'and_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln40_1 = xor i1 %tmp_183, i1 %tmp_184" [top.cpp:40]   --->   Operation 158 'xor' 'xor_ln40_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%select_ln40 = select i1 %and_ln40, i24 8388607, i24 8388608" [top.cpp:40]   --->   Operation 159 'select' 'select_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 160 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_1 = select i1 %xor_ln40_1, i24 %select_ln40, i24 %denom" [top.cpp:40]   --->   Operation 160 'select' 'denom_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 161 [2/2] (1.35ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_43_5, i8 %trunc_ln29, i24 %A_1_48, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63, i24 %denom_1, i3 %trunc_ln29_1" [top.cpp:29]   --->   Operation 161 'call' 'call_ln29' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:29]   --->   Operation 162 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [top.cpp:29]   --->   Operation 163 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/2] (0.00ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_43_5, i8 %trunc_ln29, i24 %A_1_48, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63, i24 %denom_1, i3 %trunc_ln29_1" [top.cpp:29]   --->   Operation 164 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln29 = br void %VITIS_LOOP_33_4" [top.cpp:29]   --->   Operation 165 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 16 <SV = 12> <Delay = 2.24>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%j = load i7 %j_1" [top.cpp:51]   --->   Operation 166 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.89ns)   --->   "%icmp_ln51 = icmp_eq  i7 %j, i7 64" [top.cpp:51]   --->   Operation 167 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [1/1] (0.89ns)   --->   "%add_ln51 = add i7 %j, i7 1" [top.cpp:51]   --->   Operation 168 'add' 'add_ln51' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %VITIS_LOOP_55_7.split, void %VITIS_LOOP_72_9" [top.cpp:51]   --->   Operation 169 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i7 %j" [top.cpp:51]   --->   Operation 170 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = trunc i7 %j" [top.cpp:51]   --->   Operation 171 'trunc' 'trunc_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %j, i32 3, i32 5" [top.cpp:51]   --->   Operation 172 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_16 : Operation 173 [2/2] (1.35ns)   --->   "%call_ln51 = call void @top_kernel_Pipeline_VITIS_LOOP_55_7, i3 %lshr_ln1, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63, i3 %trunc_ln51_1, i24 %p_loc27" [top.cpp:51]   --->   Operation 173 'call' 'call_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 174 [1/1] (0.48ns)   --->   "%store_ln51 = store i7 %add_ln51, i7 %j_1" [top.cpp:51]   --->   Operation 174 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.48>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %C_DRAM_read, i32 2, i32 63" [top.cpp:72]   --->   Operation 175 'partselect' 'trunc_ln3' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 176 [1/2] (0.00ns)   --->   "%call_ln51 = call void @top_kernel_Pipeline_VITIS_LOOP_55_7, i3 %lshr_ln1, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63, i3 %trunc_ln51_1, i24 %p_loc27" [top.cpp:51]   --->   Operation 176 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 14> <Delay = 4.01>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%p_loc27_load = load i24 %p_loc27"   --->   Operation 177 'load' 'p_loc27_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %p_loc27_load, i14 0" [top.cpp:62]   --->   Operation 178 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_loc27_load, i32 23" [top.cpp:62]   --->   Operation 179 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (1.22ns)   --->   "%sub_ln62 = sub i38 0, i38 %shl_ln" [top.cpp:62]   --->   Operation 180 'sub' 'sub_ln62' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln62, i32 22, i32 37" [top.cpp:62]   --->   Operation 181 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i16 %tmp_s" [top.cpp:62]   --->   Operation 182 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (1.01ns)   --->   "%sub_ln62_1 = sub i17 0, i17 %zext_ln62" [top.cpp:62]   --->   Operation 183 'sub' 'sub_ln62_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %p_loc27_load, i32 8, i32 23" [top.cpp:62]   --->   Operation 184 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i16 %tmp_127" [top.cpp:62]   --->   Operation 185 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.42ns)   --->   "%scale = select i1 %tmp_185, i17 %sub_ln62_1, i17 %zext_ln62_1" [top.cpp:62]   --->   Operation 186 'select' 'scale' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 187 [2/2] (1.35ns)   --->   "%call_ln51 = call void @top_kernel_Pipeline_VITIS_LOOP_65_8, i6 %trunc_ln51, i24 %C_1_49, i24 %C_1, i24 %C_2, i24 %C_3, i24 %C_4, i24 %C_5, i24 %C_6, i24 %C_7, i3 %lshr_ln1, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63, i3 %trunc_ln51_1, i17 %scale" [top.cpp:51]   --->   Operation 187 'call' 'call_ln51' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 15> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:51]   --->   Operation 188 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [top.cpp:51]   --->   Operation 189 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 190 [1/2] (0.00ns)   --->   "%call_ln51 = call void @top_kernel_Pipeline_VITIS_LOOP_65_8, i6 %trunc_ln51, i24 %C_1_49, i24 %C_1, i24 %C_2, i24 %C_3, i24 %C_4, i24 %C_5, i24 %C_6, i24 %C_7, i3 %lshr_ln1, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63, i3 %trunc_ln51_1, i17 %scale" [top.cpp:51]   --->   Operation 190 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln51 = br void %VITIS_LOOP_55_7" [top.cpp:51]   --->   Operation 191 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 20 <SV = 13> <Delay = 7.30>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln72 = sext i62 %trunc_ln3" [top.cpp:72]   --->   Operation 192 'sext' 'sext_ln72' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln72" [top.cpp:72]   --->   Operation 193 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 194 [1/1] (7.30ns)   --->   "%empty_50 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %C_addr, i64 16384" [top.cpp:72]   --->   Operation 194 'writereq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 14> <Delay = 0.00>
ST_21 : Operation 195 [2/2] (0.00ns)   --->   "%call_ln72 = call void @top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10, i32 %C, i62 %trunc_ln3, i24 %C_1_49, i24 %C_1, i24 %C_2, i24 %C_3, i24 %C_4, i24 %C_5, i24 %C_6, i24 %C_7" [top.cpp:72]   --->   Operation 195 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 15> <Delay = 0.00>
ST_22 : Operation 196 [1/2] (0.00ns)   --->   "%call_ln72 = call void @top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10, i32 %C, i62 %trunc_ln3, i24 %C_1_49, i24 %C_1, i24 %C_2, i24 %C_3, i24 %C_4, i24 %C_5, i24 %C_6, i24 %C_7" [top.cpp:72]   --->   Operation 196 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 16> <Delay = 7.30>
ST_23 : Operation 197 [5/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:78]   --->   Operation 197 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 17> <Delay = 7.30>
ST_24 : Operation 198 [4/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:78]   --->   Operation 198 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 18> <Delay = 7.30>
ST_25 : Operation 199 [3/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:78]   --->   Operation 199 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 19> <Delay = 7.30>
ST_26 : Operation 200 [2/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:78]   --->   Operation 200 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 20> <Delay = 7.30>
ST_27 : Operation 201 [1/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:78]   --->   Operation 201 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 202 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [top.cpp:78]   --->   Operation 202 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('C_DRAM_read') on port 'C_DRAM' [6]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('A_addr', top.cpp:21) [102]  (0.000 ns)
	bus request operation ('empty', top.cpp:21) on port 'A' (top.cpp:21) [103]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:21) on port 'A' (top.cpp:21) [103]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:21) on port 'A' (top.cpp:21) [103]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:21) on port 'A' (top.cpp:21) [103]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:21) on port 'A' (top.cpp:21) [103]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:21) on port 'A' (top.cpp:21) [103]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:21) on port 'A' (top.cpp:21) [103]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', top.cpp:21) on port 'A' (top.cpp:21) [103]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 2.273ns
The critical path consists of the following:
	'load' operation 9 bit ('i', top.cpp:29) on local variable 'i', top.cpp:29 [108]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln29', top.cpp:29) [109]  (0.921 ns)
	'call' operation 0 bit ('call_ln29', top.cpp:29) to 'top_kernel_Pipeline_VITIS_LOOP_33_4' [117]  (1.352 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 2.897ns
The critical path consists of the following:
	'load' operation 24 bit ('p_loc_load') on local variable 'p_loc' [118]  (0.000 ns)
	'add' operation 25 bit ('add_ln40', top.cpp:40) [120]  (1.110 ns)
	'select' operation 24 bit ('denom', top.cpp:40) [128]  (0.435 ns)
	'call' operation 0 bit ('call_ln29', top.cpp:29) to 'top_kernel_Pipeline_VITIS_LOOP_43_5' [129]  (1.352 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 2.249ns
The critical path consists of the following:
	'load' operation 7 bit ('j', top.cpp:51) on local variable 'j', top.cpp:51 [137]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', top.cpp:51) [138]  (0.897 ns)
	'call' operation 0 bit ('call_ln51', top.cpp:51) to 'top_kernel_Pipeline_VITIS_LOOP_55_7' [147]  (1.352 ns)

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 4.019ns
The critical path consists of the following:
	'load' operation 24 bit ('p_loc27_load') on local variable 'p_loc27' [148]  (0.000 ns)
	'sub' operation 38 bit ('sub_ln62', top.cpp:62) [151]  (1.227 ns)
	'sub' operation 17 bit ('sub_ln62_1', top.cpp:62) [154]  (1.016 ns)
	'select' operation 17 bit ('scale', top.cpp:62) [157]  (0.425 ns)
	'call' operation 0 bit ('call_ln51', top.cpp:51) to 'top_kernel_Pipeline_VITIS_LOOP_65_8' [158]  (1.352 ns)

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('C_addr', top.cpp:72) [164]  (0.000 ns)
	bus request operation ('empty_50', top.cpp:72) on port 'C' (top.cpp:72) [165]  (7.300 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', top.cpp:78) on port 'C' (top.cpp:78) [167]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', top.cpp:78) on port 'C' (top.cpp:78) [167]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', top.cpp:78) on port 'C' (top.cpp:78) [167]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', top.cpp:78) on port 'C' (top.cpp:78) [167]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', top.cpp:78) on port 'C' (top.cpp:78) [167]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
