INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'Clock_Generator_1' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'Clock_Generator_1'...
WARNING:sim - A core named 'Clock_Generator_1' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'Clock_Generator_1'...
Delivering associated files for 'Clock_Generator_1'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'Clock_Generator_1'...
Delivered 3 files into directory
C:/Newcomputer/DSM_Final/DSM_Final/ipcore_dir/tmp/_cg/Clock_Generator_1
Delivered 1 file into directory
C:/Newcomputer/DSM_Final/DSM_Final/ipcore_dir/tmp/_cg/Clock_Generator_1
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx150.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Clock_Generator_1'...
Generating ISE project...
XCO file found: Clock_Generator_1.xco
XMDF file found: Clock_Generator_1_xmdf.tcl
Adding
C:/Newcomputer/DSM_Final/DSM_Final/ipcore_dir/tmp/_cg/Clock_Generator_1.asy
-view all -origin_type imported
Adding
C:/Newcomputer/DSM_Final/DSM_Final/ipcore_dir/tmp/_cg/Clock_Generator_1.ucf
-view all -origin_type created
Adding
C:/Newcomputer/DSM_Final/DSM_Final/ipcore_dir/tmp/_cg/Clock_Generator_1.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Newcomputer/DSM_Final/DSM_Final/ipcore_dir/tmp/_cg/Clock_Generator_1.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Newcomputer/DSM_Final/DSM_Final/ipcore_dir/tmp/_cg/Clock_Generator_1.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Clock_Generator_1"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Clock_Generator_1'.
