// Seed: 176070154
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = 1 - id_8;
endmodule
macromodule module_1 (
    input wand id_0,
    input wor id_1,
    input wire id_2,
    output tri id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input wire id_7,
    output wand id_8,
    output wire id_9,
    output tri0 id_10,
    output supply1 id_11,
    output supply0 id_12,
    input supply1 id_13,
    input tri0 id_14,
    input tri0 id_15,
    input tri1 id_16,
    input tri0 id_17,
    output supply0 id_18,
    output wire id_19,
    input supply1 id_20
    , id_31,
    input tri id_21,
    input tri id_22,
    output supply0 id_23,
    input uwire id_24,
    output uwire id_25,
    inout uwire id_26,
    output wor id_27,
    input wor id_28,
    input uwire id_29
);
  wire id_32, id_33, id_34, id_35;
  module_0(
      id_34, id_31, id_33, id_33, id_33, id_32, id_32, id_33, id_33, id_34, id_33, id_34
  );
  wire id_36, id_37;
endmodule
