Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: FIFO_WxD.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FIFO_WxD.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FIFO_WxD"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : FIFO_WxD
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Xilinx\neopixel_tx\FIFO_WxD.v" into library work
Parsing module <FIFO_WxD>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <FIFO_WxD>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FIFO_WxD>.
    Related source file is "C:\Xilinx\neopixel_tx\FIFO_WxD.v".
        U_FIFO_WIDTH = 24
        U_FIFO_SQ_DEPTH = 10
    Found 8x24-bit dual-port RAM <Mram_fifo> for signal <fifo>.
    Found 10-bit register for signal <rd_ptr>.
    Found 10-bit register for signal <wr_ptr>.
    Found 10-bit adder for signal <rd_ptr[9]_GND_1_o_add_4_OUT> created at line 62.
    Found 11-bit adder for signal <_n0034> created at line 68.
    Found 10-bit comparator equal for signal <empty_flg> created at line 67
    Found 11-bit comparator equal for signal <full_flg> created at line 30
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_WxD> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x24-bit dual-port RAM                                : 1
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 1
 11-bit adder                                          : 1
# Registers                                            : 2
 10-bit register                                       : 2
# Comparators                                          : 2
 10-bit comparator equal                               : 1
 11-bit comparator equal                               : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FIFO_WxD>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_fifo> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <wr_en>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wr_ptr<2:0>>   |          |
    |     diA            | connected to signal <dataIn>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <rd_ptr<2:0>>   |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <FIFO_WxD> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x24-bit dual-port distributed RAM                    : 1
# Adders/Subtractors                                   : 1
 11-bit adder                                          : 1
# Counters                                             : 1
 10-bit up counter                                     : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# Comparators                                          : 2
 10-bit comparator equal                               : 1
 11-bit comparator equal                               : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FIFO_WxD> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FIFO_WxD, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FIFO_WxD.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 107
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 9
#      LUT2                        : 30
#      LUT3                        : 2
#      LUT4                        : 6
#      LUT5                        : 8
#      LUT6                        : 27
#      MUXCY                       : 9
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 10
# FlipFlops/Latches                : 20
#      FDC                         : 10
#      FDCE                        : 10
# RAMS                             : 4
#      RAM32M                      : 4
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 51
#      IBUF                        : 25
#      OBUF                        : 26

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              20  out of  11440     0%  
 Number of Slice LUTs:                  100  out of   5720     1%  
    Number used as Logic:                84  out of   5720     1%  
    Number used as Memory:               16  out of   1440     1%  
       Number used as RAM:               16

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    100
   Number with an unused Flip Flop:      80  out of    100    80%  
   Number with an unused LUT:             0  out of    100     0%  
   Number of fully used LUT-FF pairs:    20  out of    100    20%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          53
 Number of bonded IOBs:                  53  out of    102    51%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
wr_en                              | BUFGP                  | 14    |
rd_en                              | BUFGP                  | 10    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.225ns (Maximum Frequency: 191.395MHz)
   Minimum input arrival time before clock: 3.566ns
   Maximum output required time after clock: 7.659ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'wr_en'
  Clock period: 5.225ns (frequency: 191.395MHz)
  Total number of paths / destination ports: 690 / 26
-------------------------------------------------------------------------
Delay:               5.225ns (Levels of Logic = 3)
  Source:            wr_ptr_2 (FF)
  Destination:       Mram_fifo2 (RAM)
  Source Clock:      wr_en rising
  Destination Clock: wr_en rising

  Data Path: wr_ptr_2 to Mram_fifo2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.447   1.233  wr_ptr_2 (wr_ptr_2)
     LUT6:I3->O           14   0.205   0.958  Madd__n0034_cy<5>11 (Madd__n0034_cy<5>)
     LUT5:I4->O           11   0.205   0.987  full_flg117_SW0 (N4)
     LUT6:I4->O            4   0.203   0.683  Mmux_BUS_000111 (BUS_0001)
     RAM32M:WE                 0.304          Mram_fifo2
    ----------------------------------------
    Total                      5.225ns (1.364ns logic, 3.861ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rd_en'
  Clock period: 3.964ns (frequency: 252.264MHz)
  Total number of paths / destination ports: 155 / 20
-------------------------------------------------------------------------
Delay:               3.964ns (Levels of Logic = 2)
  Source:            rd_ptr_2 (FF)
  Destination:       rd_ptr_0 (FF)
  Source Clock:      rd_en rising
  Destination Clock: rd_en rising

  Data Path: rd_ptr_2 to rd_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.447   1.210  rd_ptr_2 (rd_ptr_2)
     LUT6:I3->O            2   0.205   0.721  empty_flg101 (empty_flg10)
     LUT6:I4->O           10   0.203   0.856  empty_flg_inv1 (empty_flg_inv)
     FDCE:CE                   0.322          rd_ptr_0
    ----------------------------------------
    Total                      3.964ns (1.177ns logic, 2.787ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'wr_en'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              3.566ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       wr_ptr_0 (FF)
  Destination Clock: wr_en rising

  Data Path: rst to wr_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_IBUF (rst_IBUF)
     INV:I->O             20   0.206   1.092  rst_inv1_INV_0 (rst_inv)
     FDC:CLR                   0.430          wr_ptr_0
    ----------------------------------------
    Total                      3.566ns (1.858ns logic, 1.709ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rd_en'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.566ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       rd_ptr_0 (FF)
  Destination Clock: rd_en rising

  Data Path: rst to rd_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_IBUF (rst_IBUF)
     INV:I->O             20   0.206   1.092  rst_inv1_INV_0 (rst_inv)
     FDCE:CLR                  0.430          rd_ptr_0
    ----------------------------------------
    Total                      3.566ns (1.858ns logic, 1.709ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'wr_en'
  Total number of paths / destination ports: 316 / 26
-------------------------------------------------------------------------
Offset:              7.659ns (Levels of Logic = 4)
  Source:            wr_ptr_1 (FF)
  Destination:       dataOut<23> (PAD)
  Source Clock:      wr_en rising

  Data Path: wr_ptr_1 to dataOut<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.447   1.297  wr_ptr_1 (wr_ptr_1)
     LUT6:I2->O            2   0.203   0.961  empty_flg102 (empty_flg101)
     LUT6:I1->O           25   0.203   1.193  empty_flg104 (empty_flg_OBUF)
     LUT2:I1->O            1   0.205   0.579  Mmux_dataOut241 (dataOut_9_OBUF)
     OBUF:I->O                 2.571          dataOut_9_OBUF (dataOut<9>)
    ----------------------------------------
    Total                      7.659ns (3.629ns logic, 4.030ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rd_en'
  Total number of paths / destination ports: 260 / 26
-------------------------------------------------------------------------
Offset:              7.594ns (Levels of Logic = 4)
  Source:            rd_ptr_2 (FF)
  Destination:       dataOut<23> (PAD)
  Source Clock:      rd_en rising

  Data Path: rd_ptr_2 to dataOut<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.447   1.210  rd_ptr_2 (rd_ptr_2)
     LUT6:I3->O            2   0.205   0.981  empty_flg101 (empty_flg10)
     LUT6:I0->O           25   0.203   1.193  empty_flg104 (empty_flg_OBUF)
     LUT2:I1->O            1   0.205   0.579  Mmux_dataOut241 (dataOut_9_OBUF)
     OBUF:I->O                 2.571          dataOut_9_OBUF (dataOut<9>)
    ----------------------------------------
    Total                      7.594ns (3.631ns logic, 3.963ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock rd_en
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rd_en          |    3.964|         |         |         |
wr_en          |    4.054|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock wr_en
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rd_en          |    5.097|         |         |         |
wr_en          |    5.225|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.52 secs
 
--> 

Total memory usage is 236848 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

