<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='469' ll='471' type='iterator_range&lt;llvm::MachineRegisterInfo::use_iterator&gt; llvm::MachineRegisterInfo::use_operands(llvm::Register Reg) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='511' u='c' c='_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='547' u='c' c='_ZN4llvm14CombinerHelper26applyCombineExtendingLoadsERNS_12MachineInstrERNS_14PreferredTupleE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='2219' u='c' c='_ZN4llvm12MachineInstr23changeDebugValuesDefRegENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLoopUtils.cpp' l='63' u='c' c='_ZN4llvm19PeelSingleBlockLoopENS_17LoopPeelDirectionEPNS_17MachineBasicBlockERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='432' u='c' c='_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1546' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='689' u='c' c='_ZN12_GLOBAL__N_116LinearizedRegion15storeLiveOutRegEPN4llvm17MachineBasicBlockENS1_8RegisterEPNS1_12MachineInstrEPKNS1_19MachineRegisterInfoEPKNS1_1810602344'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='722' u='c' c='_ZN12_GLOBAL__N_116LinearizedRegion21storeLiveOutRegRegionEPNS_9RegionMRTEN4llvm8RegisterEPNS3_12MachineInstrEPKNS3_19MachineRegisterInfoEPKNS3_18Targ15426948'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='786' u='c' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='944' u='c' c='_ZN12_GLOBAL__N_118HexagonBitSimplify10hasTiedUseEjRN4llvm19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='1129' u='c' c='_ZNK12_GLOBAL__N_121HexagonConstExtenders14getOffsetRangeENS0_8RegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='1876' u='c' c='_ZN12_GLOBAL__N_121HexagonConstExtenders12replaceInstrEjNS0_8RegisterERKSt4pairINS0_8ExtValueENS0_7ExtExprEE'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='508' u='c' c='_ZNK12_GLOBAL__N_121X86DomainReassignment8reassignERKNS_7ClosureENS_9RegDomainE'/>
