#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Dec 10 07:02:43 2023
# Process ID: 1476
# Current directory: /home/fpga
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/vivado.log
# Journal file: /home/fpga/vivado.jou
# Running On: worker, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 1, Host memory: 6218 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
deleting contents of obj
# read_verilog -sv [ glob ./hdl/*.sv ]
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# read_mem [ glob ./data/*.mem ]
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1485
WARNING: [Synth 8-6901] identifier 'scale' is used before its declaration [/home/fpga/hdl/map_sprite_3.sv:251]
WARNING: [Synth 8-11065] parameter 'WIDTH' becomes localparam in 'gameplay' with formal parameter declaration list [/home/fpga/hdl/gameplay.sv:48]
WARNING: [Synth 8-11065] parameter 'HEIGHT' becomes localparam in 'gameplay' with formal parameter declaration list [/home/fpga/hdl/gameplay.sv:49]
WARNING: [Synth 8-11065] parameter 'GROUND_DECEL' becomes localparam in 'gameplay' with formal parameter declaration list [/home/fpga/hdl/gameplay.sv:50]
WARNING: [Synth 8-11065] parameter 'SAND_DECEL' becomes localparam in 'gameplay' with formal parameter declaration list [/home/fpga/hdl/gameplay.sv:51]
WARNING: [Synth 8-11065] parameter 'MAX_INIT_SPEED' becomes localparam in 'gameplay' with formal parameter declaration list [/home/fpga/hdl/gameplay.sv:52]
WARNING: [Synth 8-11065] parameter 'MAX_SPEED_TO_SCORE' becomes localparam in 'gameplay' with formal parameter declaration list [/home/fpga/hdl/gameplay.sv:53]
WARNING: [Synth 8-11065] parameter 'MAX_ANGLE' becomes localparam in 'gameplay' with formal parameter declaration list [/home/fpga/hdl/gameplay.sv:54]
WARNING: [Synth 8-11065] parameter 'SPEED_COUNTER_THRESH' becomes localparam in 'gameplay' with formal parameter declaration list [/home/fpga/hdl/gameplay.sv:55]
WARNING: [Synth 8-11065] parameter 'ANGLE_COUNTER_THRESH' becomes localparam in 'gameplay' with formal parameter declaration list [/home/fpga/hdl/gameplay.sv:56]
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/hdl/video_sig_gen.sv:14]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/hdl/video_sig_gen.sv:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1987.867 ; gain = 377.730 ; free physical = 3026 ; free virtual = 8812
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/home/fpga/hdl/seven_segment_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/home/fpga/hdl/seven_segment_controller.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/home/fpga/hdl/seven_segment_controller.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/home/fpga/hdl/seven_segment_controller.sv:1]
WARNING: [Synth 8-7071] port 'wind' of module 'seven_segment_controller' is unconnected for instance 'mssc' [/home/fpga/hdl/top_level.sv:51]
WARNING: [Synth 8-7023] instance 'mssc' of module 'seven_segment_controller' has 6 connections declared, but only 5 given [/home/fpga/hdl/top_level.sv:51]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/fpga/hdl/uart.sv:1]
	Parameter BAUD_COUNT bound to: 645 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/uart.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/fpga/hdl/uart.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hdmi_clk_wiz_720p' [/home/fpga/hdl/hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_clk_wiz_720p' (0#1) [/home/fpga/hdl/hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 65536 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'map_sprite_3' [/home/fpga/hdl/map_sprite_3.sv:12]
	Parameter WIDTH bound to: 160 - type: integer 
	Parameter HEIGHT bound to: 90 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cos_sin_lookup' [/home/fpga/hdl/cos_sin_lookup.sv:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 361 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: cos_lookup.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'cos_lookup.mem' is read successfully [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized1' [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 361 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: sin_lookup.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'sin_lookup.mem' is read successfully [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized1' (0#1) [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cos_sin_lookup' (0#1) [/home/fpga/hdl/cos_sin_lookup.sv:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized2' [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 14400 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: map4.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'map4.mem' is read successfully [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized2' (0#1) [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/map_sprite_3.sv:404]
INFO: [Synth 8-6155] done synthesizing module 'map_sprite_3' (0#1) [/home/fpga/hdl/map_sprite_3.sv:12]
WARNING: [Synth 8-7071] port 'grass_color' of module 'map_sprite_3' is unconnected for instance 'com_sprite_m' [/home/fpga/hdl/top_level.sv:202]
WARNING: [Synth 8-7023] instance 'com_sprite_m' of module 'map_sprite_3' has 13 connections declared, but only 12 given [/home/fpga/hdl/top_level.sv:202]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/fpga/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [/home/fpga/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [/home/fpga/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/fpga/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [/home/fpga/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [/home/fpga/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/opt/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
INFO: [Synth 8-6157] synthesizing module 'gameplay' [/home/fpga/hdl/gameplay.sv:10]
INFO: [Synth 8-6157] synthesizing module 'reflection_helper' [/home/fpga/hdl/reflection_helper.sv:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/reflection_helper.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'reflection_helper' (0#1) [/home/fpga/hdl/reflection_helper.sv:7]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized3' [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 65536 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: map4.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'map4.mem' is read successfully [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized3' (0#1) [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (16) of module 'xilinx_single_port_ram_read_first__parameterized3' [/home/fpga/hdl/gameplay.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (16) of module 'xilinx_single_port_ram_read_first__parameterized3' [/home/fpga/hdl/gameplay.sv:108]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (16) of module 'xilinx_single_port_ram_read_first__parameterized3' [/home/fpga/hdl/gameplay.sv:124]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (16) of module 'xilinx_single_port_ram_read_first__parameterized3' [/home/fpga/hdl/gameplay.sv:140]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (16) of module 'xilinx_single_port_ram_read_first__parameterized3' [/home/fpga/hdl/gameplay.sv:156]
INFO: [Synth 8-6157] synthesizing module 'lfsr_16' [/home/fpga/hdl/lfsr_16.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'lfsr_16' (0#1) [/home/fpga/hdl/lfsr_16.sv:1]
WARNING: [Synth 8-6090] variable 'cam_angle' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/fpga/hdl/gameplay.sv:232]
WARNING: [Synth 8-6090] variable 'cam_angle' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/fpga/hdl/gameplay.sv:233]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/gameplay.sv:241]
INFO: [Synth 8-6155] done synthesizing module 'gameplay' (0#1) [/home/fpga/hdl/gameplay.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[3] was removed.  [/home/fpga/hdl/map_sprite_3.sv:114]
WARNING: [Synth 8-6014] Unused sequential element skypipe_reg[3] was removed.  [/home/fpga/hdl/map_sprite_3.sv:373]
WARNING: [Synth 8-6014] Unused sequential element skypipe_reg[2] was removed.  [/home/fpga/hdl/map_sprite_3.sv:373]
WARNING: [Synth 8-6014] Unused sequential element onboard_pipe_reg[3] was removed.  [/home/fpga/hdl/map_sprite_3.sv:374]
WARNING: [Synth 8-6014] Unused sequential element onboard_pipe_reg[2] was removed.  [/home/fpga/hdl/map_sprite_3.sv:374]
WARNING: [Synth 8-87] always_comb on 'finalcolors_reg' did not result in combinational logic [/home/fpga/hdl/map_sprite_3.sv:405]
WARNING: [Synth 8-87] always_comb on 'new_ball_direction_reg' did not result in combinational logic [/home/fpga/hdl/reflection_helper.sv:17]
WARNING: [Synth 8-6014] Unused sequential element q_out_reg was removed.  [/home/fpga/hdl/lfsr_16.sv:8]
WARNING: [Synth 8-3848] Net ble_uart_rx in module/entity top_level does not have driver. [/home/fpga/hdl/top_level.sv:18]
WARNING: [Synth 8-3917] design top_level has port ble_uart_cts driven by constant 1
WARNING: [Synth 8-7129] Port user_input[7] in module gameplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_input[6] in module gameplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_input[5] in module gameplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_input[4] in module gameplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_input[3] in module gameplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_input[2] in module gameplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_input[1] in module gameplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_input[0] in module gameplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_rdy in module gameplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port ble_uart_rx in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ble_uart_rts in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2112.805 ; gain = 502.668 ; free physical = 2875 ; free virtual = 8666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2121.711 ; gain = 511.574 ; free physical = 2872 ; free virtual = 8664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2121.711 ; gain = 511.574 ; free physical = 2872 ; free virtual = 8664
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2124.680 ; gain = 0.000 ; free physical = 2872 ; free virtual = 8663
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.434 ; gain = 0.000 ; free physical = 2841 ; free virtual = 8647
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.434 ; gain = 0.000 ; free physical = 2841 ; free virtual = 8647
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2201.434 ; gain = 591.297 ; free physical = 2840 ; free virtual = 8646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2201.434 ; gain = 591.297 ; free physical = 2840 ; free virtual = 8646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2201.434 ; gain = 591.297 ; free physical = 2840 ; free virtual = 8646
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'deassert_reg' in module 'video_sig_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               01
                 iSTATE0 |                              010 |                               10
                 iSTATE1 |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
*
                  iSTATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'deassert_reg' using encoding 'sequential' in module 'video_sig_gen'
WARNING: [Synth 8-327] inferring latch for variable 'finalcolors_reg' [/home/fpga/hdl/map_sprite_3.sv:405]
WARNING: [Synth 8-327] inferring latch for variable 'new_ball_direction_reg' [/home/fpga/hdl/reflection_helper.sv:17]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2201.434 ; gain = 591.297 ; free physical = 2839 ; free virtual = 8647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 5     
	   3 Input   40 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 6     
	   2 Input   28 Bit       Adders := 2     
	   6 Input   24 Bit       Adders := 8     
	   2 Input   22 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 17    
	   3 Input   16 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   4 Input    5 Bit       Adders := 12    
	   8 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 41    
+---Registers : 
	               40 Bit    Registers := 4     
	               32 Bit    Registers := 3     
	               25 Bit    Registers := 8     
	               24 Bit    Registers := 4     
	               22 Bit    Registers := 4     
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 24    
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Multipliers : 
	              24x40  Multipliers := 4     
	              40x40  Multipliers := 2     
	               6x40  Multipliers := 4     
	              11x40  Multipliers := 2     
	               8x32  Multipliers := 1     
	              13x13  Multipliers := 1     
+---RAMs : 
	             256K Bit	(65536 X 4 bit)          RAMs := 5     
	              64K Bit	(65536 X 1 bit)          RAMs := 1     
	              56K Bit	(14400 X 4 bit)          RAMs := 1     
	               5K Bit	(361 X 16 bit)          RAMs := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 21    
	  13 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 45    
	   8 Input   16 Bit        Muxes := 4     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 10    
	   5 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 14    
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 16    
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 78    
	   3 Input    1 Bit        Muxes := 3     
	  13 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP nearl_y_helper, operation Mode is: A*B2.
DSP Report: register nearl_y_helper is absorbed into DSP nearl_y_helper.
DSP Report: operator nearl_y_helper is absorbed into DSP nearl_y_helper.
DSP Report: operator nearl_y_helper is absorbed into DSP nearl_y_helper.
DSP Report: Generating DSP tsidel_y1, operation Mode is: A2*B.
DSP Report: register tsidel_y1 is absorbed into DSP tsidel_y1.
DSP Report: operator tsidel_y1 is absorbed into DSP tsidel_y1.
DSP Report: operator tsidel_y1 is absorbed into DSP tsidel_y1.
DSP Report: Generating DSP tsidel_y1, operation Mode is: A2*B.
DSP Report: register tsidel_y1 is absorbed into DSP tsidel_y1.
DSP Report: operator tsidel_y1 is absorbed into DSP tsidel_y1.
DSP Report: operator tsidel_y1 is absorbed into DSP tsidel_y1.
DSP Report: Generating DSP tsidel_y1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tsidel_y1 is absorbed into DSP tsidel_y1.
DSP Report: operator tsidel_y1 is absorbed into DSP tsidel_y1.
DSP Report: operator tsidel_y1 is absorbed into DSP tsidel_y1.
DSP Report: Generating DSP farl_y_helper, operation Mode is: A*B.
DSP Report: operator farl_y_helper is absorbed into DSP farl_y_helper.
DSP Report: operator farl_y_helper is absorbed into DSP farl_y_helper.
DSP Report: Generating DSP tsidel_y1, operation Mode is: A2*B.
DSP Report: register tsidel_y1 is absorbed into DSP tsidel_y1.
DSP Report: operator tsidel_y1 is absorbed into DSP tsidel_y1.
DSP Report: operator tsidel_y1 is absorbed into DSP tsidel_y1.
DSP Report: Generating DSP tsidel_y1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tsidel_y1 is absorbed into DSP tsidel_y1.
DSP Report: operator tsidel_y1 is absorbed into DSP tsidel_y1.
DSP Report: operator tsidel_y1 is absorbed into DSP tsidel_y1.
DSP Report: Generating DSP pos_y_321, operation Mode is: A*B2.
DSP Report: register pos_y_321 is absorbed into DSP pos_y_321.
DSP Report: operator pos_y_321 is absorbed into DSP pos_y_321.
DSP Report: operator pos_y_321 is absorbed into DSP pos_y_321.
DSP Report: Generating DSP pos_y_321, operation Mode is: A2*B.
DSP Report: register pos_y_321 is absorbed into DSP pos_y_321.
DSP Report: operator pos_y_321 is absorbed into DSP pos_y_321.
DSP Report: operator pos_y_321 is absorbed into DSP pos_y_321.
DSP Report: Generating DSP pos_y_321, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register pos_y_321 is absorbed into DSP pos_y_321.
DSP Report: operator pos_y_321 is absorbed into DSP pos_y_321.
DSP Report: operator pos_y_321 is absorbed into DSP pos_y_321.
DSP Report: Generating DSP nearr_y_helper, operation Mode is: A*B2.
DSP Report: register nearr_y_helper is absorbed into DSP nearr_y_helper.
DSP Report: operator nearr_y_helper is absorbed into DSP nearr_y_helper.
DSP Report: operator nearr_y_helper is absorbed into DSP nearr_y_helper.
DSP Report: Generating DSP tsider_y1, operation Mode is: A2*B.
DSP Report: register tsider_y1 is absorbed into DSP tsider_y1.
DSP Report: operator tsider_y1 is absorbed into DSP tsider_y1.
DSP Report: operator tsider_y1 is absorbed into DSP tsider_y1.
DSP Report: Generating DSP tsider_y1, operation Mode is: A2*B.
DSP Report: register tsider_y1 is absorbed into DSP tsider_y1.
DSP Report: operator tsider_y1 is absorbed into DSP tsider_y1.
DSP Report: operator tsider_y1 is absorbed into DSP tsider_y1.
DSP Report: Generating DSP tsider_y1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tsider_y1 is absorbed into DSP tsider_y1.
DSP Report: operator tsider_y1 is absorbed into DSP tsider_y1.
DSP Report: operator tsider_y1 is absorbed into DSP tsider_y1.
DSP Report: Generating DSP farr_y_helper, operation Mode is: A*B.
DSP Report: operator farr_y_helper is absorbed into DSP farr_y_helper.
DSP Report: operator farr_y_helper is absorbed into DSP farr_y_helper.
DSP Report: Generating DSP tsider_y1, operation Mode is: A2*B.
DSP Report: register tsider_y1 is absorbed into DSP tsider_y1.
DSP Report: operator tsider_y1 is absorbed into DSP tsider_y1.
DSP Report: operator tsider_y1 is absorbed into DSP tsider_y1.
DSP Report: Generating DSP tsider_y1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tsider_y1 is absorbed into DSP tsider_y1.
DSP Report: operator tsider_y1 is absorbed into DSP tsider_y1.
DSP Report: operator tsider_y1 is absorbed into DSP tsider_y1.
DSP Report: Generating DSP pos_y_321, operation Mode is: A2*B''.
DSP Report: register hcount_pipe_reg[2] is absorbed into DSP pos_y_321.
DSP Report: register hcount_pipe_reg[3] is absorbed into DSP pos_y_321.
DSP Report: register pos_y_321 is absorbed into DSP pos_y_321.
DSP Report: operator pos_y_321 is absorbed into DSP pos_y_321.
DSP Report: Generating DSP nearl_x_helper, operation Mode is: A*B2.
DSP Report: register nearl_x_helper is absorbed into DSP nearl_x_helper.
DSP Report: operator nearl_x_helper is absorbed into DSP nearl_x_helper.
DSP Report: operator nearl_x_helper is absorbed into DSP nearl_x_helper.
DSP Report: Generating DSP tsidel_x1, operation Mode is: A2*B.
DSP Report: register tsidel_x1 is absorbed into DSP tsidel_x1.
DSP Report: operator tsidel_x1 is absorbed into DSP tsidel_x1.
DSP Report: operator tsidel_x1 is absorbed into DSP tsidel_x1.
DSP Report: Generating DSP tsidel_x1, operation Mode is: A2*B.
DSP Report: register tsidel_x1 is absorbed into DSP tsidel_x1.
DSP Report: operator tsidel_x1 is absorbed into DSP tsidel_x1.
DSP Report: operator tsidel_x1 is absorbed into DSP tsidel_x1.
DSP Report: Generating DSP tsidel_x1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tsidel_x1 is absorbed into DSP tsidel_x1.
DSP Report: operator tsidel_x1 is absorbed into DSP tsidel_x1.
DSP Report: operator tsidel_x1 is absorbed into DSP tsidel_x1.
DSP Report: Generating DSP farl_x_helper, operation Mode is: A*B.
DSP Report: operator farl_x_helper is absorbed into DSP farl_x_helper.
DSP Report: operator farl_x_helper is absorbed into DSP farl_x_helper.
DSP Report: Generating DSP tsidel_x1, operation Mode is: A2*B.
DSP Report: register tsidel_x1 is absorbed into DSP tsidel_x1.
DSP Report: operator tsidel_x1 is absorbed into DSP tsidel_x1.
DSP Report: operator tsidel_x1 is absorbed into DSP tsidel_x1.
DSP Report: Generating DSP tsidel_x1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tsidel_x1 is absorbed into DSP tsidel_x1.
DSP Report: operator tsidel_x1 is absorbed into DSP tsidel_x1.
DSP Report: operator tsidel_x1 is absorbed into DSP tsidel_x1.
DSP Report: Generating DSP pos_x_321, operation Mode is: A*B2.
DSP Report: register pos_x_321 is absorbed into DSP pos_x_321.
DSP Report: operator pos_x_321 is absorbed into DSP pos_x_321.
DSP Report: operator pos_x_321 is absorbed into DSP pos_x_321.
DSP Report: Generating DSP pos_x_321, operation Mode is: A2*B.
DSP Report: register pos_x_321 is absorbed into DSP pos_x_321.
DSP Report: operator pos_x_321 is absorbed into DSP pos_x_321.
DSP Report: operator pos_x_321 is absorbed into DSP pos_x_321.
DSP Report: Generating DSP pos_x_321, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register pos_x_321 is absorbed into DSP pos_x_321.
DSP Report: operator pos_x_321 is absorbed into DSP pos_x_321.
DSP Report: operator pos_x_321 is absorbed into DSP pos_x_321.
DSP Report: Generating DSP nearr_x_helper, operation Mode is: A*B2.
DSP Report: register nearr_x_helper is absorbed into DSP nearr_x_helper.
DSP Report: operator nearr_x_helper is absorbed into DSP nearr_x_helper.
DSP Report: operator nearr_x_helper is absorbed into DSP nearr_x_helper.
DSP Report: Generating DSP tsider_x1, operation Mode is: A2*B.
DSP Report: register tsider_x1 is absorbed into DSP tsider_x1.
DSP Report: operator tsider_x1 is absorbed into DSP tsider_x1.
DSP Report: operator tsider_x1 is absorbed into DSP tsider_x1.
DSP Report: Generating DSP tsider_x1, operation Mode is: A2*B.
DSP Report: register tsider_x1 is absorbed into DSP tsider_x1.
DSP Report: operator tsider_x1 is absorbed into DSP tsider_x1.
DSP Report: operator tsider_x1 is absorbed into DSP tsider_x1.
DSP Report: Generating DSP tsider_x1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tsider_x1 is absorbed into DSP tsider_x1.
DSP Report: operator tsider_x1 is absorbed into DSP tsider_x1.
DSP Report: operator tsider_x1 is absorbed into DSP tsider_x1.
DSP Report: Generating DSP farr_x_helper, operation Mode is: A*B.
DSP Report: operator farr_x_helper is absorbed into DSP farr_x_helper.
DSP Report: operator farr_x_helper is absorbed into DSP farr_x_helper.
DSP Report: Generating DSP tsider_x1, operation Mode is: A2*B.
DSP Report: register tsider_x1 is absorbed into DSP tsider_x1.
DSP Report: operator tsider_x1 is absorbed into DSP tsider_x1.
DSP Report: operator tsider_x1 is absorbed into DSP tsider_x1.
DSP Report: Generating DSP tsider_x1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tsider_x1 is absorbed into DSP tsider_x1.
DSP Report: operator tsider_x1 is absorbed into DSP tsider_x1.
DSP Report: operator tsider_x1 is absorbed into DSP tsider_x1.
DSP Report: Generating DSP pos_x_321, operation Mode is: A2*BCIN2.
DSP Report: register pos_x_321 is absorbed into DSP pos_x_321.
DSP Report: register hcount_pipe_reg[3] is absorbed into DSP pos_x_321.
DSP Report: operator pos_x_321 is absorbed into DSP pos_x_321.
DSP Report: Generating DSP delta_x, operation Mode is: A2*B.
DSP Report: register ball_speed_reg is absorbed into DSP delta_x.
DSP Report: operator delta_x is absorbed into DSP delta_x.
DSP Report: Generating DSP delta_y, operation Mode is: A2*B.
DSP Report: register ball_speed_reg is absorbed into DSP delta_y.
DSP Report: operator delta_y is absorbed into DSP delta_y.
DSP Report: Generating DSP addra0, operation Mode is: C+A*(B:0xa0).
DSP Report: operator addra0 is absorbed into DSP addra0.
DSP Report: operator addra1 is absorbed into DSP addra0.
WARNING: [Synth 8-3917] design top_level has port ble_uart_cts driven by constant 1
WARNING: [Synth 8-7129] Port user_input[7] in module gameplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_input[6] in module gameplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_input[5] in module gameplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_input[4] in module gameplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_input[3] in module gameplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_input[2] in module gameplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_input[1] in module gameplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_input[0] in module gameplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port user_rdy in module gameplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port ble_uart_rx in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ble_uart_rts in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element lfsr_ram/BRAM_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (test/FSM_onehot_state_reg[2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test/FSM_onehot_state_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test/FSM_onehot_state_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (finalcolors_reg[18]) is unused and will be removed from module map_sprite_3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2201.434 ; gain = 591.297 ; free physical = 2801 ; free virtual = 8626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 361 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized1: | BRAM_reg   | 361 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 361 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized1: | BRAM_reg   | 361 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 361 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized1: | BRAM_reg   | 361 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized2: | BRAM_reg   | 14 K x 4(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg   | 64 K x 4(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg   | 64 K x 4(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg   | 64 K x 4(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg   | 64 K x 4(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg   | 64 K x 4(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 361 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized1: | BRAM_reg   | 361 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|map_sprite_3 | A*B2            | 21     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A2*B            | 25     | 7      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A2*B            | 25     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | (PCIN>>17)+A2*B | 25     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A*B             | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A2*B            | 25     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | (PCIN>>17)+A2*B | 23     | 13     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A*B2            | 24     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A2*B            | 25     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | (PCIN>>17)+A*B2 | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A*B2            | 21     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A2*B            | 25     | 7      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A2*B            | 25     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | (PCIN>>17)+A2*B | 25     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A*B             | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A2*B            | 25     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | (PCIN>>17)+A2*B | 23     | 13     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A2*B''          | 24     | 11     | -      | -      | 35     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A*B2            | 21     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A2*B            | 25     | 7      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A2*B            | 25     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | (PCIN>>17)+A2*B | 25     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A*B             | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A2*B            | 25     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | (PCIN>>17)+A2*B | 23     | 13     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A*B2            | 24     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A2*B            | 25     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | (PCIN>>17)+A*B2 | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A*B2            | 21     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A2*B            | 25     | 7      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A2*B            | 25     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | (PCIN>>17)+A2*B | 25     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A*B             | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A2*B            | 25     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | (PCIN>>17)+A2*B | 23     | 13     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A2*BCIN2        | 24     | 11     | -      | -      | 35     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|gameplay     | A2*B            | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|gameplay     | A2*B            | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|gameplay     | C+A*(B:0xa0)    | 16     | 8      | 8      | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2201.434 ; gain = 591.297 ; free physical = 2793 ; free virtual = 8626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2274.863 ; gain = 664.727 ; free physical = 2686 ; free virtual = 8519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 361 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized1: | BRAM_reg   | 361 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 361 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized1: | BRAM_reg   | 361 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 361 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized1: | BRAM_reg   | 361 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized2: | BRAM_reg   | 14 K x 4(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg   | 64 K x 4(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg   | 64 K x 4(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg   | 64 K x 4(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg   | 64 K x 4(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg   | 64 K x 4(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 361 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized1: | BRAM_reg   | 361 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance com_sprite_m/angle_lookp/cos_lookup/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance com_sprite_m/angle_lookp/sin_lookup/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance com_sprite_m/langle_lookp/cos_lookup/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance com_sprite_m/langle_lookp/cos_lookup/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance com_sprite_m/langle_lookp/sin_lookup/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance com_sprite_m/langle_lookp/sin_lookup/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2274.863 ; gain = 664.727 ; free physical = 2685 ; free virtual = 8518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2288.738 ; gain = 678.602 ; free physical = 2685 ; free virtual = 8519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2288.738 ; gain = 678.602 ; free physical = 2685 ; free virtual = 8519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2288.738 ; gain = 678.602 ; free physical = 2685 ; free virtual = 8519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2288.738 ; gain = 678.602 ; free physical = 2685 ; free virtual = 8519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2288.738 ; gain = 678.602 ; free physical = 2685 ; free virtual = 8519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2288.738 ; gain = 678.602 ; free physical = 2685 ; free virtual = 8519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | com_sprite_m/vcount_pipe_reg[2][2] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top_level   | adraw_pipe_reg[5]                  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | horsync_pipe_reg[5]                | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | vertsync_pipe_reg[5]               | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|map_sprite_3 | A'*B'         | 20     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B          | 24     | 6      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B          | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | PCIN>>17+A'*B | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B          | 20     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B          | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | PCIN>>17+A'*B | 23     | 12     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A*B'          | 23     | 7      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B          | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | PCIN>>17+A*B' | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B'         | 20     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B          | 24     | 6      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B          | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | PCIN>>17+A'*B | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B          | 20     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B          | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | PCIN>>17+A'*B | 23     | 12     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B''        | 24     | 11     | -      | -      | 35     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B'         | 20     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B          | 24     | 6      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B          | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | PCIN>>17+A'*B | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B          | 20     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B          | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | PCIN>>17+A'*B | 23     | 12     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A*B'          | 23     | 7      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B          | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | PCIN>>17+A*B' | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B'         | 20     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B          | 24     | 6      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B          | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | PCIN>>17+A'*B | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B          | 20     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B          | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | PCIN>>17+A'*B | 23     | 12     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|map_sprite_3 | A'*B'         | 24     | 0      | -      | -      | 35     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|gameplay     | A'*B'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|gameplay     | A'*B'         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|gameplay     | C+A*B         | 16     | 8      | 8      | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |CARRY4     |   703|
|3     |DSP48E1    |    39|
|9     |LUT1       |   289|
|10    |LUT2       |   917|
|11    |LUT3       |   979|
|12    |LUT4       |   912|
|13    |LUT5       |   305|
|14    |LUT6       |   326|
|15    |MMCME2_ADV |     1|
|16    |MUXF7      |    18|
|17    |OSERDESE2  |     6|
|19    |RAMB18E1   |     4|
|23    |RAMB36E1   |    42|
|30    |SRL16E     |     6|
|31    |FDRE       |   619|
|32    |FDSE       |    10|
|33    |LD         |    25|
|34    |IBUF       |     9|
|35    |OBUF       |    23|
|36    |OBUFDS     |     4|
|37    |OBUFT      |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2288.738 ; gain = 678.602 ; free physical = 2685 ; free virtual = 8519
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2288.738 ; gain = 598.879 ; free physical = 2685 ; free virtual = 8519
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2288.746 ; gain = 678.602 ; free physical = 2685 ; free virtual = 8519
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2288.746 ; gain = 0.000 ; free physical = 2963 ; free virtual = 8799
INFO: [Netlist 29-17] Analyzing 836 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2291.707 ; gain = 0.000 ; free physical = 2959 ; free virtual = 8796
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  LD => LDCE: 25 instances
  OBUFDS => OBUFDS: 4 instances

Synth Design complete | Checksum: 8adf2c8b
INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2291.707 ; gain = 997.602 ; free physical = 2959 ; free virtual = 8796
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2011.394; main = 1830.417; forked = 431.037
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3176.238; main = 2291.711; forked = 974.801
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2331.727 ; gain = 0.000 ; free physical = 2951 ; free virtual = 8796
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
# report_utilization -file $outputDir/post_synth_util.rpt
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2363.742 ; gain = 8.004 ; free physical = 2912 ; free virtual = 8767

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1c0cd1142

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2363.742 ; gain = 0.000 ; free physical = 2912 ; free virtual = 8767

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 128ef35fb

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2530.711 ; gain = 0.000 ; free physical = 2743 ; free virtual = 8600
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18e59f949

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2530.711 ; gain = 0.000 ; free physical = 2743 ; free virtual = 8599
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 136013da0

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2530.711 ; gain = 0.000 ; free physical = 2743 ; free virtual = 8599
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 136013da0

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2554.723 ; gain = 24.012 ; free physical = 2743 ; free virtual = 8599
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2055d76f9

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2554.723 ; gain = 24.012 ; free physical = 2743 ; free virtual = 8599
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2055d76f9

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2554.723 ; gain = 24.012 ; free physical = 2743 ; free virtual = 8599
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.723 ; gain = 0.000 ; free physical = 2743 ; free virtual = 8599
Ending Logic Optimization Task | Checksum: 2055d76f9

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2554.723 ; gain = 24.012 ; free physical = 2743 ; free virtual = 8599

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 46 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 36 Total Ports: 92
Number of Flops added for Enable Generation: 5

Ending PowerOpt Patch Enables Task | Checksum: 1e4e3720f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2683 ; free virtual = 8544
Ending Power Optimization Task | Checksum: 1e4e3720f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2642.734 ; gain = 88.012 ; free physical = 2683 ; free virtual = 8544

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 19f12bbeb

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2682 ; free virtual = 8543
Ending Final Cleanup Task | Checksum: 19f12bbeb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2682 ; free virtual = 8543

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2682 ; free virtual = 8543
Ending Netlist Obfuscation Task | Checksum: 19f12bbeb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2682 ; free virtual = 8543
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2642.734 ; gain = 286.996 ; free physical = 2681 ; free virtual = 8543
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2683 ; free virtual = 8545
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1119c4feb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2683 ; free virtual = 8545
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2683 ; free virtual = 8545

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1485fb3fa

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2679 ; free virtual = 8546

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c262ca76

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2678 ; free virtual = 8545

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c262ca76

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2678 ; free virtual = 8545
Phase 1 Placer Initialization | Checksum: 1c262ca76

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:01 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2677 ; free virtual = 8545

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a02f0235

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:01 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2677 ; free virtual = 8545

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d8ee11c0

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:01 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2677 ; free virtual = 8545

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d8ee11c0

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:01 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2677 ; free virtual = 8545

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1709b8e67

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2676 ; free virtual = 8545

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 154 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 70 nets or LUTs. Breaked 0 LUT, combined 70 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2675 ; free virtual = 8545

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             70  |                    70  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             70  |                    70  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1c275a76d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2675 ; free virtual = 8545
Phase 2.4 Global Placement Core | Checksum: 1b2d31691

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8545
Phase 2 Global Placement | Checksum: 1b2d31691

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8545

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 163d3c6b4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8545

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d698e65e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8545

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 144c2ce49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8545

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a8ed8204

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8545

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 150dd80b3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8545

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d000928b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8545

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 174551d58

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8545
Phase 3 Detail Placement | Checksum: 174551d58

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2674 ; free virtual = 8545

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: aecf4727

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.465 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1145ec156

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2673 ; free virtual = 8545
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1145ec156

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2673 ; free virtual = 8545
Phase 4.1.1.1 BUFG Insertion | Checksum: aecf4727

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2673 ; free virtual = 8545

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.465. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: b21ce577

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2673 ; free virtual = 8545

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2673 ; free virtual = 8545
Phase 4.1 Post Commit Optimization | Checksum: b21ce577

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2673 ; free virtual = 8545

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b21ce577

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2673 ; free virtual = 8545

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: b21ce577

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2673 ; free virtual = 8545
Phase 4.3 Placer Reporting | Checksum: b21ce577

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2673 ; free virtual = 8545

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2673 ; free virtual = 8545

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2673 ; free virtual = 8545
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18830b93c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2673 ; free virtual = 8545
Ending Placer Task | Checksum: 15cfc291b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2673 ; free virtual = 8545
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2642.734 ; gain = 0.000 ; free physical = 2673 ; free virtual = 8545
# report_clock_utilization -file $outputDir/clock_util.rpt
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2658 ; free virtual = 8545
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.

Phase 1 Build RT Design
Checksum: PlaceDB: 672f1c9d ConstDB: 0 ShapeSum: f5cd0c7e RouteDB: 0
Post Restoration Checksum: NetGraph: 673e64ad | NumContArr: e1cec032 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 162177a8c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8543

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 162177a8c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2667 ; free virtual = 8543

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 162177a8c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2667 ; free virtual = 8543
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1734ae534

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2667 ; free virtual = 8543
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.588  | TNS=0.000  | WHS=-0.183 | THS=-4.760 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0055808 %
  Global Horizontal Routing Utilization  = 0.00299323 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6054
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6051
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 2

Phase 2 Router Initialization | Checksum: 117febdef

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2666 ; free virtual = 8543

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 117febdef

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2666 ; free virtual = 8543
Phase 3 Initial Routing | Checksum: 1a7447df9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2666 ; free virtual = 8543

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.477  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1434479ac

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2666 ; free virtual = 8543

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.477  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ae9d3f58

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2666 ; free virtual = 8543
Phase 4 Rip-up And Reroute | Checksum: 1ae9d3f58

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2666 ; free virtual = 8543

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ae9d3f58

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2666 ; free virtual = 8543

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ae9d3f58

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2666 ; free virtual = 8543
Phase 5 Delay and Skew Optimization | Checksum: 1ae9d3f58

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2666 ; free virtual = 8543

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2363f677c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2666 ; free virtual = 8543
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.477  | TNS=0.000  | WHS=0.180  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ce3ae534

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2666 ; free virtual = 8543
Phase 6 Post Hold Fix | Checksum: 1ce3ae534

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2666 ; free virtual = 8543

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.199 %
  Global Horizontal Routing Utilization  = 2.48881 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ac4948dc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2666 ; free virtual = 8543

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ac4948dc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2666 ; free virtual = 8543

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15ab3f792

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2666 ; free virtual = 8543

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=1.477  | TNS=0.000  | WHS=0.180  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 18c07f89a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2666 ; free virtual = 8543
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 124b1b348

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2666 ; free virtual = 8543

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2666 ; free virtual = 8543

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2665 ; free virtual = 8542
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2658.742 ; gain = 0.000 ; free physical = 2648 ; free virtual = 8541
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_verilog -force $outputDir/cpu_impl_netlist.v -mode timesim -sdf_anno true
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/farl_x_helper input com_sprite_m/farl_x_helper/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/farl_y_helper input com_sprite_m/farl_y_helper/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/farr_x_helper input com_sprite_m/farr_x_helper/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/farr_y_helper input com_sprite_m/farr_y_helper/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/pos_x_321 input com_sprite_m/pos_x_321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/pos_x_321__0 input com_sprite_m/pos_x_321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/pos_x_321__1 input com_sprite_m/pos_x_321__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/pos_y_321 input com_sprite_m/pos_y_321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/pos_y_321__0 input com_sprite_m/pos_y_321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/pos_y_321__1 input com_sprite_m/pos_y_321__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsidel_x1 input com_sprite_m/tsidel_x1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsidel_x1__0 input com_sprite_m/tsidel_x1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsidel_x1__1 input com_sprite_m/tsidel_x1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsidel_x1__2 input com_sprite_m/tsidel_x1__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsidel_x1__3 input com_sprite_m/tsidel_x1__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsidel_y1 input com_sprite_m/tsidel_y1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsidel_y1__0 input com_sprite_m/tsidel_y1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsidel_y1__1 input com_sprite_m/tsidel_y1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsidel_y1__2 input com_sprite_m/tsidel_y1__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsidel_y1__3 input com_sprite_m/tsidel_y1__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsider_x1 input com_sprite_m/tsider_x1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsider_x1__0 input com_sprite_m/tsider_x1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsider_x1__1 input com_sprite_m/tsider_x1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsider_x1__2 input com_sprite_m/tsider_x1__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsider_x1__3 input com_sprite_m/tsider_x1__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsider_y1 input com_sprite_m/tsider_y1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsider_y1__0 input com_sprite_m/tsider_y1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsider_y1__1 input com_sprite_m/tsider_y1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsider_y1__2 input com_sprite_m/tsider_y1__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/tsider_y1__3 input com_sprite_m/tsider_y1__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gameplay_module/addra0 input gameplay_module/addra0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gameplay_module/addra0 input gameplay_module/addra0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC PDRC-153] Gated clock check: Net com_sprite_m/imageBRO/BRAM_reg_1_0[0] is a gated clock net sourced by a combinational pin com_sprite_m/imageBRO/finalcolors_reg[23]_i_1/O, cell com_sprite_m/imageBRO/finalcolors_reg[23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net gameplay_module/ref_helper/new_ball_direction_reg[15]_i_2_n_0 is a gated clock net sourced by a combinational pin gameplay_module/ref_helper/new_ball_direction_reg[15]_i_2/O, cell gameplay_module/ref_helper/new_ball_direction_reg[15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 34 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 10494336 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2807.363 ; gain = 148.621 ; free physical = 2465 ; free virtual = 8359
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 07:04:13 2023...
