$date
  Tue Jan 11 19:47:44 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module sub $end
$var reg 1 ! clk $end
$var reg 32 " operand1[31:0] $end
$var reg 32 # operand2[31:0] $end
$var reg 32 $ result[31:0] $end
$var reg 33 % temporal[32:0] $end
$upscope $end
$enddefinitions $end
#0
U!
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU "
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU #
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU $
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU %
