{"sha": "eb1d2d5d99be1d98880da1da0697c290fb787640", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZWIxZDJkNWQ5OWJlMWQ5ODg4MGRhMWRhMDY5N2MyOTBmYjc4NzY0MA==", "commit": {"author": {"name": "Tamar Christina", "email": "tamar.christina@arm.com", "date": "2017-06-07T09:36:17Z"}, "committer": {"name": "Tamar Christina", "email": "tnfchris@gcc.gnu.org", "date": "2017-06-07T09:36:17Z"}, "message": "2017-06-07  Tamar Christina  <tamar.christina@arm.com>\n\n        * config/aarch64/aarch64.md\n        (copysignsf3): Fix mask generation.\n\nFrom-SVN: r248949", "tree": {"sha": "f28b8a859a784c1b44d7d836c9cb85ba5ffddd7b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/f28b8a859a784c1b44d7d836c9cb85ba5ffddd7b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/eb1d2d5d99be1d98880da1da0697c290fb787640", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/eb1d2d5d99be1d98880da1da0697c290fb787640", "html_url": "https://github.com/Rust-GCC/gccrs/commit/eb1d2d5d99be1d98880da1da0697c290fb787640", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/eb1d2d5d99be1d98880da1da0697c290fb787640/comments", "author": {"login": "TamarChristinaArm", "id": 48126768, "node_id": "MDQ6VXNlcjQ4MTI2NzY4", "avatar_url": "https://avatars.githubusercontent.com/u/48126768?v=4", "gravatar_id": "", "url": "https://api.github.com/users/TamarChristinaArm", "html_url": "https://github.com/TamarChristinaArm", "followers_url": "https://api.github.com/users/TamarChristinaArm/followers", "following_url": "https://api.github.com/users/TamarChristinaArm/following{/other_user}", "gists_url": "https://api.github.com/users/TamarChristinaArm/gists{/gist_id}", "starred_url": "https://api.github.com/users/TamarChristinaArm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/TamarChristinaArm/subscriptions", "organizations_url": "https://api.github.com/users/TamarChristinaArm/orgs", "repos_url": "https://api.github.com/users/TamarChristinaArm/repos", "events_url": "https://api.github.com/users/TamarChristinaArm/events{/privacy}", "received_events_url": "https://api.github.com/users/TamarChristinaArm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "6eb2ac659ce3c958b78ec4f2bbdb78b8170df0ae", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6eb2ac659ce3c958b78ec4f2bbdb78b8170df0ae", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6eb2ac659ce3c958b78ec4f2bbdb78b8170df0ae"}], "stats": {"total": 15, "additions": 11, "deletions": 4}, "files": [{"sha": "7eb352876267b022f284ef2a5a08375647fd2a34", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/eb1d2d5d99be1d98880da1da0697c290fb787640/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/eb1d2d5d99be1d98880da1da0697c290fb787640/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=eb1d2d5d99be1d98880da1da0697c290fb787640", "patch": "@@ -1,3 +1,8 @@\n+2017-06-07  Tamar Christina  <tamar.christina@arm.com>\n+\n+\t* config/aarch64/aarch64.md\n+\t(copysignsf3): Fix mask generation.\n+\n 2017-06-07  Jakub Jelinek  <jakub@redhat.com>\n \n \t* dumpfile.h (enum tree_dump_index): Rename TDI_generic to"}, {"sha": "2e9331fd72b3f36270b8741d97fb3275b4bf2657", "filename": "gcc/config/aarch64/aarch64.md", "status": "modified", "additions": 6, "deletions": 4, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/eb1d2d5d99be1d98880da1da0697c290fb787640/gcc%2Fconfig%2Faarch64%2Faarch64.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/eb1d2d5d99be1d98880da1da0697c290fb787640/gcc%2Fconfig%2Faarch64%2Faarch64.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64.md?ref=eb1d2d5d99be1d98880da1da0697c290fb787640", "patch": "@@ -4973,14 +4973,16 @@\n    (match_operand:SF 2 \"register_operand\")]\n   \"TARGET_FLOAT && TARGET_SIMD\"\n {\n-  rtx mask = gen_reg_rtx (DImode);\n+  rtx v_bitmask = gen_reg_rtx (V2SImode);\n \n   /* Juggle modes to get us in to a vector mode for BSL.  */\n-  rtx op1 = lowpart_subreg (V2SFmode, operands[1], SFmode);\n+  rtx op1 = lowpart_subreg (DImode, operands[1], SFmode);\n   rtx op2 = lowpart_subreg (V2SFmode, operands[2], SFmode);\n   rtx tmp = gen_reg_rtx (V2SFmode);\n-  emit_move_insn (mask, GEN_INT (HOST_WIDE_INT_1U << 31));\n-  emit_insn (gen_aarch64_simd_bslv2sf (tmp, mask, op2, op1));\n+  emit_move_insn (v_bitmask,\n+\t\t  aarch64_simd_gen_const_vector_dup (V2SImode,\n+\t\t\t\t\t\t     HOST_WIDE_INT_M1U << 31));\n+  emit_insn (gen_aarch64_simd_bslv2sf (tmp, v_bitmask, op2, op1));\n   emit_move_insn (operands[0], lowpart_subreg (SFmode, tmp, V2SFmode));\n   DONE;\n }"}]}