

================================================================
== Vivado HLS Report for 'axi_stream_to_vga'
================================================================
* Date:           Tue Mar 10 11:32:05 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        AXI_STREAM_TO_VGA
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.15|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1260002|  1260002|  1260002|  1260002|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  1260000|  1260000|         4|          3|          1|  420000|    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    328|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    246|    -|
|Register         |        -|      -|     136|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     136|    574|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_320_p2     |     +    |      0|  0|  26|          19|           1|
    |op2_V_read_assign_fu_262_p2       |     +    |      0|  0|  12|           4|           1|
    |p_Val2_s_fu_423_p2                |     +    |      0|  0|  18|          11|           9|
    |x_1_fu_509_p2                     |     +    |      0|  0|  17|          10|           1|
    |y_coordinate_V_mid2_fu_348_p2     |     +    |      0|  0|  17|          10|          10|
    |y_s_fu_354_p2                     |     +    |      0|  0|  17|          10|           1|
    |tmp_6_i_fu_274_p2                 |     -    |      0|  0|  12|           3|           4|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_251                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op101_read_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op71_read_state2     |    and   |      0|  0|   2|           1|           1|
    |or_cond2_fu_447_p2                |    and   |      0|  0|   2|           1|           1|
    |tmp1_fu_441_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp2_fu_308_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp2_mid1_fu_397_p2               |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_314_p2        |   icmp   |      0|  0|  20|          19|          18|
    |icmp1_fu_370_p2                   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_fu_290_p2                    |   icmp   |      0|  0|  13|           9|           1|
    |not_1_fu_498_p2                   |   icmp   |      0|  0|  13|          10|           7|
    |tmp_2_fu_296_p2                   |   icmp   |      0|  0|  13|          10|           6|
    |tmp_2_mid1_fu_385_p2              |   icmp   |      0|  0|  13|          10|           6|
    |tmp_3_fu_302_p2                   |   icmp   |      0|  0|  13|          10|          10|
    |tmp_3_mid1_fu_391_p2              |   icmp   |      0|  0|  13|          10|          10|
    |tmp_5_fu_326_p2                   |   icmp   |      0|  0|  13|          10|           9|
    |tmp_6_fu_429_p2                   |   icmp   |      0|  0|  13|          10|           8|
    |tmp_7_fu_435_p2                   |   icmp   |      0|  0|  13|          10|           9|
    |not_mid2_fu_376_p3                |  select  |      0|  0|   2|           1|           1|
    |tmp2_mid2_fu_403_p3               |  select  |      0|  0|   2|           1|           1|
    |x_mid2_fu_332_p3                  |  select  |      0|  0|   9|           1|           1|
    |y_coordinate_V_mid2_s_fu_340_p3   |  select  |      0|  0|   7|           1|           7|
    |y_mid2_fu_411_p3                  |  select  |      0|  0|   9|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 328|         205|         148|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |B_V                                      |  15|          3|    4|         12|
    |B_V_preg                                 |   9|          2|    4|          8|
    |B_temp_V_read_assign_fu_130              |  15|          3|    4|         12|
    |G_V                                      |  15|          3|    4|         12|
    |G_V_preg                                 |   9|          2|    4|          8|
    |G_temp_V_read_assign_fu_126              |   9|          2|    4|          8|
    |H_SYNC_V                                 |   9|          2|    1|          2|
    |R_V                                      |  15|          3|    4|         12|
    |R_V_preg                                 |   9|          2|    4|          8|
    |R_temp_V_read_assign_fu_122              |  21|          4|    4|         16|
    |V_SYNC_V                                 |   9|          2|    1|          2|
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1                  |  15|          3|    1|          3|
    |ap_phi_mux_indvar_flatten_phi_fu_196_p4  |   9|          2|   19|         38|
    |ap_phi_mux_x_phi_fu_218_p4               |   9|          2|   10|         20|
    |ap_phi_mux_y_phi_fu_207_p4               |   9|          2|   10|         20|
    |inStream_V_V_TDATA_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten_reg_192                   |   9|          2|   19|         38|
    |x_reg_214                                |   9|          2|   10|         20|
    |y_reg_203                                |   9|          2|   10|         20|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 246|         51|  119|        267|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |B_V_preg                     |   4|   0|    4|          0|
    |B_temp_V_read_assign_fu_130  |   4|   0|    4|          0|
    |G_V_preg                     |   4|   0|    4|          0|
    |G_temp_V_read_assign_fu_126  |   4|   0|    4|          0|
    |H_SYNC_V_preg                |   1|   0|    1|          0|
    |R_V_preg                     |   4|   0|    4|          0|
    |R_temp_V_read_assign_fu_122  |   4|   0|    4|          0|
    |V_SYNC_V_preg                |   1|   0|    1|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |color_blinking_V             |   4|   0|    4|          0|
    |exitcond_flatten_reg_568     |   1|   0|    1|          0|
    |indvar_flatten_next_reg_572  |  19|   0|   19|          0|
    |indvar_flatten_reg_192       |  19|   0|   19|          0|
    |op2_V_read_assign_reg_554    |   4|   0|    4|          0|
    |or_cond2_reg_588             |   1|   0|    1|          0|
    |tmp_6_i_reg_563              |   4|   0|    4|          0|
    |tmp_reg_559                  |   1|   0|    1|          0|
    |x_1_reg_595                  |  10|   0|   10|          0|
    |x_mid2_reg_577               |  10|   0|   10|          0|
    |x_reg_214                    |  10|   0|   10|          0|
    |y_mid2_reg_583               |  10|   0|   10|          0|
    |y_reg_203                    |  10|   0|   10|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 136|   0|  136|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------+-----+-----+------------+-------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_start             |  in |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_done              | out |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_idle              | out |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_ready             | out |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|selftest             |  in |    1|   ap_none  |      selftest     |    scalar    |
|inStream_V_V_TDATA   |  in |    8|    axis    |    inStream_V_V   |    pointer   |
|inStream_V_V_TVALID  |  in |    1|    axis    |    inStream_V_V   |    pointer   |
|inStream_V_V_TREADY  | out |    1|    axis    |    inStream_V_V   |    pointer   |
|R_V                  | out |    4|   ap_none  |        R_V        |    pointer   |
|G_V                  | out |    4|   ap_none  |        G_V        |    pointer   |
|B_V                  | out |    4|   ap_none  |        B_V        |    pointer   |
|V_SYNC_V             | out |    1|   ap_none  |      V_SYNC_V     |    pointer   |
|H_SYNC_V             | out |    1|   ap_none  |      H_SYNC_V     |    pointer   |
+---------------------+-----+-----+------------+-------------------+--------------+

