/home/IC/Project/VerilogProject/glitch_free/rtl/cell_clock_gating.v
/home/IC/Project/VerilogProject/glitch_free/rtl/glitch_free.v
/home/IC/Project/VerilogProject/glitch_free/test/glitch_free_tb.v
