INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/project_1/project_1.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/project_1/project_1.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
WARNING: [VRFC 10-3676] redeclaration of ansi port 'qa' is not allowed [E:/NSCSCC/NSCSCC_2021/rtl/id.v:47]
INFO: [VRFC 10-2458] undeclared symbol sext, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/id.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/If.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module If
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [E:/NSCSCC/NSCSCC_2021/rtl/control_unit.v:226]
INFO: [VRFC 10-2458] undeclared symbol R_type, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/control_unit.v:270]
INFO: [VRFC 10-2458] undeclared symbol I_type, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/control_unit.v:272]
INFO: [VRFC 10-2458] undeclared symbol J_type, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/control_unit.v:273]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe
INFO: [VRFC 10-2458] undeclared symbol write_hilo, assumed default net type wire [E:/NSCSCC/NSCSCC_2021/rtl/exe.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NSCSCC/NSCSCC_2021/rtl/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'o_except' is not permitted [E:/NSCSCC/NSCSCC_2021/rtl/mem.v:21]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'o_except' is not permitted [E:/NSCSCC/NSCSCC_2021/rtl/mem.v:22]
ERROR: [VRFC 10-2865] module 'mem' ignored due to previous errors [E:/NSCSCC/NSCSCC_2021/rtl/mem.v:3]
