/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.36
Hash     : fec1755
Date     : Feb 11 2024
Type     : Engineering
Log Time   : Mon Feb 12 12:11:15 2024 GMT

INFO: Created design: ram_true_reg_addr_dp_1024x32_verilator. Project type: rtl
INFO: Target device: GEMINI_COMPACT_104x68
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: ram_true_reg_addr_dp_1024x32_verilator
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/analysis/ram_true_reg_addr_dp_1024x32_verilator_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/analysis/ram_true_reg_addr_dp_1024x32_verilator_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 34d41df1e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/analysis/ram_true_reg_addr_dp_1024x32_verilator_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v' to AST representation.
Generating RTLIL representation for module `\ram_true_reg_addr_dp_1024x32_verilator'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top ram_true_reg_addr_dp_1024x32_verilator' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \ram_true_reg_addr_dp_1024x32_verilator

3.2. Analyzing design hierarchy..
Top module:  \ram_true_reg_addr_dp_1024x32_verilator
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

End of script. Logfile hash: e165c79f1c, CPU: user 0.03s system 0.01s, MEM: 15.46 MB peak
Yosys 0.18+10 (git sha1 34d41df1e, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 4x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design ram_true_reg_addr_dp_1024x32_verilator is analyzed
INFO: ANL: Top Modules: ram_true_reg_addr_dp_1024x32_verilator

INFO: SRT: ##################################################
INFO: SRT: RTL simulation for design: ram_true_reg_addr_dp_1024x32_verilator
INFO: SRT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --trace-fst  --timing --build --main --exe --top-module co_sim_ram_true_reg_addr_dp_1024x32_verilator -I../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb -y ../../.././rtl +libext+.v +libext+.sv +1364-2001ext+.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:22:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                            : ... Suggest add newline.
   22 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.015
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:211:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                              : ... Suggest add newline.
  211 | endmodule
      |          ^
%Warning-BLKSEQ: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:168:20: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                                          : ... Suggest using delayed assignment '<='
  168 |     always #10 clk = ~clk;
      |                    ^
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:174:9: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                             : ... This will be executed as a blocking assignment '='!
  174 |     weA <= 1; addrA = 510; dinA <= 1020;
      |         ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:174:33: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                              : ... This will be executed as a blocking assignment '='!
  174 |     weA <= 1; addrA = 510; dinA <= 1020;
      |                                 ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:181:9: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                             : ... This will be executed as a blocking assignment '='!
  181 |     weB <= 1; addrB = 10; dinB <= 1245;
      |         ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:181:32: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                              : ... This will be executed as a blocking assignment '='!
  181 |     weB <= 1; addrB = 10; dinB <= 1245;
      |                                ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:188:9: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                             : ... This will be executed as a blocking assignment '='!
  188 |     weA <= 0; addrA = 510; dinA <= 2124;
      |         ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:188:33: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                              : ... This will be executed as a blocking assignment '='!
  188 |     weA <= 0; addrA = 510; dinA <= 2124;
      |                                 ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:195:9: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                             : ... This will be executed as a blocking assignment '='!
  195 |     weB <= 1; addrB = 1024; dinB <= 5555;
      |         ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:195:34: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                              : ... This will be executed as a blocking assignment '='!
  195 |     weB <= 1; addrB = 1024; dinB <= 5555;
      |                                  ^~
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/simulate_rtl/obj_dir'
make: Warning: File `Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__ver.d' has modification time 0.012 s in the future
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_fst_c.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_timing.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_threads.cpp
/usr/bin/python3 /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vco_sim_ram_true_reg_addr_dp_1024x32_verilator.cpp Vco_sim_ram_true_reg_addr_dp_1024x32_verilator___024root__DepSet_h77baf99e__0.cpp Vco_sim_ram_true_reg_addr_dp_1024x32_verilator___024root__DepSet_hb3da9746__0.cpp Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__main.cpp Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__Trace__0.cpp Vco_sim_ram_true_reg_addr_dp_1024x32_verilator___024root__Slow.cpp Vco_sim_ram_true_reg_addr_dp_1024x32_verilator___024root__DepSet_h77baf99e__0__Slow.cpp Vco_sim_ram_true_reg_addr_dp_1024x32_verilator___024root__DepSet_hb3da9746__0__Slow.cpp Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__Syms.cpp Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__Trace__0__Slow.cpp > Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__ALL.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -c -o Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__ALL.o Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__ALL.cpp
echo "" > Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__ALL.verilator_deplist.tmp
Archive ar -rcs Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__ALL.a Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__ALL.o
g++     verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__ALL.a   -lz  -pthread -lpthread -latomic   -o Vco_sim_ram_true_reg_addr_dp_1024x32_verilator
make: warning:  Clock skew detected.  Your build may be incomplete.
rm Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__ALL.verilator_deplist.tmp
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/simulate_rtl/obj_dir'
Command: make -j -C obj_dir/ -f Vco_sim_ram_true_reg_addr_dp_1024x32_verilator.mk Vco_sim_ram_true_reg_addr_dp_1024x32_verilator
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/simulate_rtl/obj_dir'
make: `Vco_sim_ram_true_reg_addr_dp_1024x32_verilator' is up to date.
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/simulate_rtl/obj_dir'
Command: obj_dir/Vco_sim_ram_true_reg_addr_dp_1024x32_verilator
NEGEDGE 1: weA = 1, weB = 0, addrA = 510, addrB = 0, dinA = 1020, dinB = 0
NEGEDGE 2: addrA = 510, doutA = 1020 | addrB = 0, doutB = 0


NEGEDGE 3: weA = 1, weB = 1, addrA = 510, addrB = 10, dinA = 1020, dinB = 1245
NEGEDGE 4: addrA = 510, doutA = 1020 | addrB = 10, doutB = 1245


NEGEDGE 5: weA = 0, weB = 1, addrA = 510, addrB = 10, dinA = 2124, dinB = 1245
NEGEDGE 6:  addrA = 510, doutA = 1020 | addrB = 10, doutB = 1245


NEGEDGE 7: weA = 0, weB = 1, addrA = 510, addrB = 0, dinA = 2124, dinB = 5555
NEGEDGE 8: addrA = 510, doutA = 1020 | addrB = 0, doutB = 5555


- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:201: Verilog $finish
INFO: SRT: RTL simulation for design: ram_true_reg_addr_dp_1024x32_verilator had ended
INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: ram_true_reg_addr_dp_1024x32_verilator
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/yosys -s ram_true_reg_addr_dp_1024x32_verilator.ys -l ram_true_reg_addr_dp_1024x32_verilator_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/yosys -s ram_true_reg_addr_dp_1024x32_verilator.ys -l ram_true_reg_addr_dp_1024x32_verilator_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 34d41df1e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `ram_true_reg_addr_dp_1024x32_verilator.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v' to AST representation.
Generating RTLIL representation for module `\ram_true_reg_addr_dp_1024x32_verilator'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \ram_true_reg_addr_dp_1024x32_verilator

3.2. Analyzing design hierarchy..
Top module:  \ram_true_reg_addr_dp_1024x32_verilator
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-20.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-20.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-21.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-20.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-20.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \ram_true_reg_addr_dp_1024x32_verilator

4.17.2. Analyzing design hierarchy..
Top module:  \ram_true_reg_addr_dp_1024x32_verilator
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:9$3 in module ram_true_reg_addr_dp_1024x32_verilator.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 8 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ram_true_reg_addr_dp_1024x32_verilator.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:9$3'.
     1/6: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$15
     2/6: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_DATA[31:0]$14
     3/6: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_ADDR[9:0]$13
     4/6: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$12
     5/6: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_DATA[31:0]$11
     6/6: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_ADDR[9:0]$10

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ram_true_reg_addr_dp_1024x32_verilator.\reg_addrA' using process `\ram_true_reg_addr_dp_1024x32_verilator.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:9$3'.
  created $dff cell `$procdff$36' with positive edge clock.
Creating register for signal `\ram_true_reg_addr_dp_1024x32_verilator.\reg_addrB' using process `\ram_true_reg_addr_dp_1024x32_verilator.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:9$3'.
  created $dff cell `$procdff$37' with positive edge clock.
Creating register for signal `\ram_true_reg_addr_dp_1024x32_verilator.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_ADDR' using process `\ram_true_reg_addr_dp_1024x32_verilator.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:9$3'.
  created $dff cell `$procdff$38' with positive edge clock.
Creating register for signal `\ram_true_reg_addr_dp_1024x32_verilator.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_DATA' using process `\ram_true_reg_addr_dp_1024x32_verilator.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:9$3'.
  created $dff cell `$procdff$39' with positive edge clock.
Creating register for signal `\ram_true_reg_addr_dp_1024x32_verilator.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN' using process `\ram_true_reg_addr_dp_1024x32_verilator.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:9$3'.
  created $dff cell `$procdff$40' with positive edge clock.
Creating register for signal `\ram_true_reg_addr_dp_1024x32_verilator.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_ADDR' using process `\ram_true_reg_addr_dp_1024x32_verilator.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:9$3'.
  created $dff cell `$procdff$41' with positive edge clock.
Creating register for signal `\ram_true_reg_addr_dp_1024x32_verilator.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_DATA' using process `\ram_true_reg_addr_dp_1024x32_verilator.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:9$3'.
  created $dff cell `$procdff$42' with positive edge clock.
Creating register for signal `\ram_true_reg_addr_dp_1024x32_verilator.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN' using process `\ram_true_reg_addr_dp_1024x32_verilator.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:9$3'.
  created $dff cell `$procdff$43' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\ram_true_reg_addr_dp_1024x32_verilator.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:9$3'.
Removing empty process `ram_true_reg_addr_dp_1024x32_verilator.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:9$3'.
Cleaned up 2 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..
Removed 6 unused cells and 28 unused wires.
<suppressed ~7 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module ram_true_reg_addr_dp_1024x32_verilator...
Found and reported 0 problems.

4.28. Printing statistics.

=== ram_true_reg_addr_dp_1024x32_verilator ===

   Number of wires:                 17
   Number of wire bits:            319
   Number of public wires:          11
   Number of public wire bits:     171
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                 12
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
    Consolidated identical input bits for $mux cell $procmux$19:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9
      New ports: A=1'0, B=1'1, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0]
      New connections: $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [31:1] = { $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:15$2_EN[31:0]$9 [0] }
    Consolidated identical input bits for $mux cell $procmux$28:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6
      New ports: A=1'0, B=1'1, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0]
      New connections: $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [31:1] = { $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v:12$1_EN[31:0]$6 [0] }
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 2 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

4.38. Executing FSM pass (extract and optimize FSM).

4.38.1. Executing FSM_DETECT pass (finding FSMs in design).

4.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.39. Executing WREDUCE pass (reducing word size of cells).

4.40. Executing PEEPOPT pass (run peephole optimizers).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.47. Executing OPT_SHARE pass.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.56. Executing OPT_SHARE pass.

4.57. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.65. Executing OPT_SHARE pass.

4.66. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.67. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

4.70. Executing WREDUCE pass (reducing word size of cells).

4.71. Executing PEEPOPT pass (run peephole optimizers).

4.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.73. Executing DEMUXMAP pass.

4.74. Printing statistics.

=== ram_true_reg_addr_dp_1024x32_verilator ===

   Number of wires:                 17
   Number of wire bits:            319
   Number of public wires:          11
   Number of public wire bits:     171
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                 12
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.75. Executing RS_DSP_MULTADD pass.

4.76. Executing WREDUCE pass (reducing word size of cells).

4.77. Executing RS_DSP_MACC pass.

4.78. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.79. Executing TECHMAP pass (map to technology primitives).

4.79.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.79.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.80. Printing statistics.

=== ram_true_reg_addr_dp_1024x32_verilator ===

   Number of wires:                 17
   Number of wire bits:            319
   Number of public wires:          11
   Number of public wire bits:     171
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                 12
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.81. Executing TECHMAP pass (map to technology primitives).

4.81.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.81.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.82. Printing statistics.

=== ram_true_reg_addr_dp_1024x32_verilator ===

   Number of wires:                 17
   Number of wire bits:            319
   Number of public wires:          11
   Number of public wire bits:     171
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                 12
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.83. Executing TECHMAP pass (map to technology primitives).

4.83.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.84. Executing TECHMAP pass (map to technology primitives).

4.84.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.84.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.85. Executing TECHMAP pass (map to technology primitives).

4.85.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.86. Executing RS_DSP_SIMD pass.

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.89. Executing rs_pack_dsp_regs pass.

4.90. Executing RS_DSP_IO_REGS pass.

4.91. Printing statistics.

=== ram_true_reg_addr_dp_1024x32_verilator ===

   Number of wires:                 17
   Number of wire bits:            319
   Number of public wires:          11
   Number of public wire bits:     171
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                 12
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.94. Printing statistics.

=== ram_true_reg_addr_dp_1024x32_verilator ===

   Number of wires:                 17
   Number of wire bits:            319
   Number of public wires:          11
   Number of public wire bits:     171
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                 12
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.95. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ram_true_reg_addr_dp_1024x32_verilator:
  created 0 $alu and 0 $macc cells.

4.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.98. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.99. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.101. Executing OPT_SHARE pass.

4.102. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.103. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

4.105. Printing statistics.

=== ram_true_reg_addr_dp_1024x32_verilator ===

   Number of wires:                 17
   Number of wire bits:            319
   Number of public wires:          11
   Number of public wire bits:     171
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                 12
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.106. Executing MEMORY pass.

4.106.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.106.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.106.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing ram_true_reg_addr_dp_1024x32_verilator.ram write port 0.
  Analyzing ram_true_reg_addr_dp_1024x32_verilator.ram write port 1.

4.106.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.106.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\ram'[0] in module `\ram_true_reg_addr_dp_1024x32_verilator': no output FF found.
Checking read port `\ram'[1] in module `\ram_true_reg_addr_dp_1024x32_verilator': no output FF found.
Checking read port address `\ram'[0] in module `\ram_true_reg_addr_dp_1024x32_verilator': merged address FF to cell.
Checking read port address `\ram'[1] in module `\ram_true_reg_addr_dp_1024x32_verilator': merged address FF to cell.
<suppressed ~4 debug messages>

4.106.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..
Removed 2 unused cells and 6 unused wires.
<suppressed ~5 debug messages>

4.106.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory ram_true_reg_addr_dp_1024x32_verilator.ram by address:
Consolidating write ports of memory ram_true_reg_addr_dp_1024x32_verilator.ram by address:
Consolidating write ports of memory ram_true_reg_addr_dp_1024x32_verilator.ram using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 32: ports 0, 1.
  Common input cone for all EN signals: 2 cells.
  Size of unconstrained SAT problem: 16 variables, 34 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.

4.106.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.106.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.106.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.107. Printing statistics.

=== ram_true_reg_addr_dp_1024x32_verilator ===

   Number of wires:                 21
   Number of wire bits:            429
   Number of public wires:           9
   Number of public wire bits:     151
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $dff                            4
     $mem_v2                         1
     $mux                            8

4.108. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~7 debug messages>

4.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.110. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory ram_true_reg_addr_dp_1024x32_verilator.ram via $__RS_FACTOR_BRAM36_TDP
Warning: Extra logic is inferred to emulate write priority.
<suppressed ~347 debug messages>

4.111. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.112. Executing Rs_BRAM_Split pass.

4.113. Executing TECHMAP pass (map to technology primitives).

4.113.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.113.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~40 debug messages>

4.114. Executing TECHMAP pass (map to technology primitives).

4.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.115. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.116. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.
<suppressed ~8 debug messages>

4.117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap$techmap96\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$93.
    dead port 2/2 on $mux $techmap$techmap96\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$93.
    dead port 1/2 on $mux $techmap$techmap96\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$89.
    dead port 2/2 on $mux $techmap$techmap96\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$89.
Removed 4 multiplexer ports.
<suppressed ~8 debug messages>

4.119. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.120. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.121. Executing OPT_SHARE pass.

4.122. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.123. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..
Removed 0 unused cells and 45 unused wires.
<suppressed ~1 debug messages>

4.124. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.128. Executing OPT_SHARE pass.

4.129. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.130. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 2

4.132. Executing PMUXTREE pass.

4.133. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~7 debug messages>

4.134. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.135. Executing TECHMAP pass (map to technology primitives).

4.135.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.135.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.135.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
No more expansions possible.
<suppressed ~87 debug messages>

4.136. Printing statistics.

=== ram_true_reg_addr_dp_1024x32_verilator ===

   Number of wires:                 33
   Number of wire bits:            525
   Number of public wires:           9
   Number of public wire bits:     151
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                240
     $_AND_                          2
     $_DFF_P_                       66
     $_MUX_                        150
     $_NOT_                          2
     $_OR_                           9
     $_XOR_                         10
     TDP_RAM36K                      1

4.137. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.
<suppressed ~2 debug messages>

4.138. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.139. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.140. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.141. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.142. Executing OPT_SHARE pass.

4.143. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.144. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.145. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

4.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.
<suppressed ~84 debug messages>

4.147. Executing TECHMAP pass (map to technology primitives).

4.147.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.147.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.148. Printing statistics.

=== ram_true_reg_addr_dp_1024x32_verilator ===

   Number of wires:                 30
   Number of wire bits:            460
   Number of public wires:           9
   Number of public wire bits:     151
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                154
     $_AND_                          2
     $_DFF_P_                       66
     $_MUX_                         64
     $_NOT_                          2
     $_OR_                           9
     $_XOR_                         10
     TDP_RAM36K                      1

4.149. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.151. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.152. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.154. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.155. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

4.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.158. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.159. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.160. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.161. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.162. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.163. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

4.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.166. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.167. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.168. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.170. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.171. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.172. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

4.174. Printing statistics.

=== ram_true_reg_addr_dp_1024x32_verilator ===

   Number of wires:                 26
   Number of wire bits:            376
   Number of public wires:           9
   Number of public wire bits:     151
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                154
     $_AND_                          2
     $_DFF_P_                       66
     $_MUX_                         64
     $_NOT_                          2
     $_OR_                           9
     $_XOR_                         10
     TDP_RAM36K                      1

   Number of Generic REGs:          66

ABC-DFF iteration : 1

4.175. Executing ABC pass (technology mapping using ABC).

4.175.1. Summary of detected clock domains:
  154 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.175.2. Extracting gate netlist of module `\ram_true_reg_addr_dp_1024x32_verilator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 153 gates and 303 wires to a netlist network with 150 inputs and 131 outputs (dfl=1).

4.175.2.1. Executing ABC.
[Time = 0.07 sec.]

4.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.177. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.178. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.179. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.180. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.181. Executing OPT_SHARE pass.

4.182. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.183. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..
Removed 0 unused cells and 359 unused wires.
<suppressed ~1 debug messages>

4.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.185. Executing ABC pass (technology mapping using ABC).

4.185.1. Summary of detected clock domains:
  152 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.185.2. Extracting gate netlist of module `\ram_true_reg_addr_dp_1024x32_verilator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 151 gates and 301 wires to a netlist network with 150 inputs and 131 outputs (dfl=1).

4.185.2.1. Executing ABC.
[Time = 0.06 sec.]

4.186. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.187. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.188. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.189. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.190. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.191. Executing OPT_SHARE pass.

4.192. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.193. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..
Removed 0 unused cells and 433 unused wires.
<suppressed ~1 debug messages>

4.194. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.195. Executing ABC pass (technology mapping using ABC).

4.195.1. Summary of detected clock domains:
  152 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.195.2. Extracting gate netlist of module `\ram_true_reg_addr_dp_1024x32_verilator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 151 gates and 301 wires to a netlist network with 150 inputs and 131 outputs (dfl=2).

4.195.2.1. Executing ABC.
[Time = 0.08 sec.]

4.196. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.197. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.198. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.199. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.200. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.201. Executing OPT_SHARE pass.

4.202. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.203. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..
Removed 0 unused cells and 433 unused wires.
<suppressed ~1 debug messages>

4.204. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.205. Executing ABC pass (technology mapping using ABC).

4.205.1. Summary of detected clock domains:
  156 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.205.2. Extracting gate netlist of module `\ram_true_reg_addr_dp_1024x32_verilator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 155 gates and 305 wires to a netlist network with 150 inputs and 131 outputs (dfl=2).

4.205.2.1. Executing ABC.
[Time = 0.08 sec.]

4.206. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.207. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.208. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.209. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.210. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.211. Executing OPT_SHARE pass.

4.212. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.213. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..
Removed 0 unused cells and 437 unused wires.
<suppressed ~1 debug messages>

4.214. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.215. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.216. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.217. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.218. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.219. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.220. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.221. Executing OPT_SHARE pass.

4.222. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.223. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.224. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

4.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.226. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.227. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.228. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.230. Executing OPT_SHARE pass.

4.231. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.232. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

4.234. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.235. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.236. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.237. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.238. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.239. Executing OPT_SHARE pass.

4.240. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.241. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.242. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

4.244. Executing BMUXMAP pass.

4.245. Executing DEMUXMAP pass.

4.246. Executing ABC pass (technology mapping using ABC).

4.246.1. Extracting gate netlist of module `\ram_true_reg_addr_dp_1024x32_verilator' to `<abc-temp-dir>/input.blif'..
Extracted 85 gates and 237 wires to a netlist network with 152 inputs and 65 outputs (dfl=1).

4.246.1.1. Executing ABC.
DE:   Version : 7.4
DE:   #PIs = 152  #Luts =    71  Max Lvl =   3  Avg Lvl =   1.03  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 152  #Luts =    70  Max Lvl =   2  Avg Lvl =   1.02  [   0.09 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 152  #Luts =    70  Max Lvl =   2  Avg Lvl =   1.02  [   0.12 sec. at Pass 2]{map}[6]
DE:   #PIs = 152  #Luts =    70  Max Lvl =   2  Avg Lvl =   1.02  [   0.21 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 152  #Luts =    70  Max Lvl =   2  Avg Lvl =   1.02  [   0.15 sec. at Pass 4]{map}[16]
DE:   #PIs = 152  #Luts =    70  Max Lvl =   2  Avg Lvl =   1.02  [   0.18 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 152  #Luts =    70  Max Lvl =   2  Avg Lvl =   1.02  [   0.18 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 152  #Luts =    70  Max Lvl =   2  Avg Lvl =   1.02  [   0.17 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 152  #Luts =    70  Max Lvl =   2  Avg Lvl =   1.02  [   0.19 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 152  #Luts =    70  Max Lvl =   2  Avg Lvl =   1.02  [   0.15 sec. at Pass 7]{finalMap}[16]
DE:   
DE:   total time =    1.53 sec.
[Time = 3.58 sec.]

4.247. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.248. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.249. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.250. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.251. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.252. Executing OPT_SHARE pass.

4.253. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.254. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..
Removed 0 unused cells and 237 unused wires.
<suppressed ~1 debug messages>

4.255. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

4.256. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.257. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.258. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.259. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.260. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.261. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.262. Executing OPT_SHARE pass.

4.263. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.264. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.265. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

4.266. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.267. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.268. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.269. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.270. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.271. Executing OPT_SHARE pass.

4.272. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.273. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.00 sec.]

4.274. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.275. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

4.276. Printing statistics.

=== ram_true_reg_addr_dp_1024x32_verilator ===

   Number of wires:                 85
   Number of wire bits:            359
   Number of public wires:           9
   Number of public wire bits:     151
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     $_DFF_P_                       66
     $lut                           70
     TDP_RAM36K                      1

4.277. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.278. Executing RS_DFFSR_CONV pass.

4.279. Printing statistics.

=== ram_true_reg_addr_dp_1024x32_verilator ===

   Number of wires:                 85
   Number of wire bits:            359
   Number of public wires:           9
   Number of public wire bits:     151
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     $_DFF_P_                       66
     $lut                           70
     TDP_RAM36K                      1

4.280. Executing TECHMAP pass (map to technology primitives).

4.280.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.280.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.280.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~256 debug messages>

4.281. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.
<suppressed ~496 debug messages>

4.282. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.283. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.284. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

4.285. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.286. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..
Removed 0 unused cells and 396 unused wires.
<suppressed ~1 debug messages>

4.287. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.288. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.289. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.290. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.291. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.292. Executing OPT_SHARE pass.

4.293. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.295. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

4.296. Executing TECHMAP pass (map to technology primitives).

4.296.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.296.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.297. Executing ABC pass (technology mapping using ABC).

4.297.1. Extracting gate netlist of module `\ram_true_reg_addr_dp_1024x32_verilator' to `<abc-temp-dir>/input.blif'..
Extracted 96 gates and 250 wires to a netlist network with 152 inputs and 65 outputs (dfl=1).

4.297.1.1. Executing ABC.
DE:   Version : 7.4
DE:   #PIs = 152  #Luts =    70  Max Lvl =   2  Avg Lvl =   1.02  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 152  #Luts =    70  Max Lvl =   2  Avg Lvl =   1.02  [   0.09 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 152  #Luts =    70  Max Lvl =   2  Avg Lvl =   1.02  [   0.09 sec. at Pass 2]{map}[6]
DE:   #PIs = 152  #Luts =    70  Max Lvl =   2  Avg Lvl =   1.02  [   0.17 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 152  #Luts =    70  Max Lvl =   2  Avg Lvl =   1.02  [   0.14 sec. at Pass 4]{map}[16]
DE:   #PIs = 152  #Luts =    70  Max Lvl =   2  Avg Lvl =   1.02  [   0.20 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 152  #Luts =    70  Max Lvl =   2  Avg Lvl =   1.02  [   0.19 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 152  #Luts =    70  Max Lvl =   2  Avg Lvl =   1.02  [   0.17 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 152  #Luts =    70  Max Lvl =   2  Avg Lvl =   1.02  [   0.18 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 152  #Luts =    70  Max Lvl =   2  Avg Lvl =   1.02  [   0.15 sec. at Pass 7]{finalMap}[16]
DE:   
DE:   total time =    1.49 sec.
[Time = 3.54 sec.]

4.298. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

4.299. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.300. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_reg_addr_dp_1024x32_verilator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.301. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_reg_addr_dp_1024x32_verilator.
Performed a total of 0 changes.

4.302. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_reg_addr_dp_1024x32_verilator'.
Removed a total of 0 cells.

4.303. Executing OPT_SHARE pass.

4.304. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.305. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..
Removed 0 unused cells and 243 unused wires.
<suppressed ~1 debug messages>

4.306. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_reg_addr_dp_1024x32_verilator.

RUN-OPT ITERATIONS DONE : 1

4.307. Executing HIERARCHY pass (managing design hierarchy).

4.307.1. Analyzing design hierarchy..
Top module:  \ram_true_reg_addr_dp_1024x32_verilator

4.307.2. Analyzing design hierarchy..
Top module:  \ram_true_reg_addr_dp_1024x32_verilator
Removed 0 unused modules.

4.308. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_reg_addr_dp_1024x32_verilator..

4.309. Printing statistics.

=== ram_true_reg_addr_dp_1024x32_verilator ===

   Number of wires:                 85
   Number of wire bits:            359
   Number of public wires:           9
   Number of public wire bits:     151
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     $lut                           70
     DFFRE                          66
     TDP_RAM36K                      1

4.310. Executing TECHMAP pass (map to technology primitives).

4.310.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.310.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~138 debug messages>

4.311. Printing statistics.

=== ram_true_reg_addr_dp_1024x32_verilator ===

   Number of wires:                225
   Number of wire bits:            648
   Number of public wires:           9
   Number of public wire bits:     151
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     DFFRE                          66
     LUT3                           64
     LUT4                            4
     LUT5                            1
     LUT6                            1
     TDP_RAM36K                      1

   Number of LUTs:                  70
   Number of REGs:                  66
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\ram_true_reg_addr_dp_1024x32_verilator'.

6. Executing BLIF backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 2010512539, CPU: user 0.90s system 0.06s, MEM: 24.15 MB peak
Yosys 0.18+10 (git sha1 34d41df1e, gcc 11.2.1 -fPIC -Os)
Time spent: 97% 6x abc (32 sec), 0% 39x read_verilog (0 sec), ...
INFO: SYN: Design ram_true_reg_addr_dp_1024x32_verilator is synthesized
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: ram_true_reg_addr_dp_1024x32_verilator
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_ram_true_reg_addr_dp_1024x32_verilator -I../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb -y ../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/synthesis/ram_true_reg_addr_dp_1024x32_verilator_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-241-g999bcb6)

Copyright (c) 1999-2023 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,xtypes,icarus-misc
PARSING INPUT
ELABORATING DESIGN
 ... done, 0.02 seconds.
RUNNING FUNCTORS
 ... done, 0.02 seconds.
 -F cprop ...
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 -F nodangle ...
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 618 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 618 dangling signals and 14 events.
 ... done
CALCULATING ISLANDS
 ... done, 0 seconds.
CODE GENERATION
 ... invoking target_design
 ... done, 0.01 seconds.
STATISTICS
lex_string: add_count=5532 hit_count=31507
Icarus Verilog version 13.0 (devel) (s20221226-241-g999bcb6)

Copyright (c) 2000-2023 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg25317ea0" -f"/tmp/ivrlg5317ea0" -p"/tmp/ivrli5317ea0" |/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh5317ea0" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile tb.vcd opened for output.
NEGEDGE 1: weA = 0, weB = 0, addrA = 510, addrB = 0, dinA = 0, dinB = 0
NEGEDGE 2: addrA = 510, doutA = 1020 | addrB = 0, doutB = 0


NEGEDGE 3: weA = 1, weB = 0, addrA = 510, addrB = 10, dinA = 1020, dinB = 0
NEGEDGE 4: addrA = 510, doutA = 1020 | addrB = 10, doutB = 1245


NEGEDGE 5: weA = 1, weB = 1, addrA = 510, addrB = 10, dinA = 1020, dinB = 1245
NEGEDGE 6:  addrA = 510, doutA = 1020 | addrB = 10, doutB = 1245


NEGEDGE 7: weA = 0, weB = 1, addrA = 510, addrB = 0, dinA = 2124, dinB = 1245
NEGEDGE 8: addrA = 510, doutA = 1020 | addrB = 0, doutB = 5555


/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:201: $finish called at 160000 (1ps)
INFO: SGT: Gate simulation for design: ram_true_reg_addr_dp_1024x32_verilator had ended
INFO: PAC: ##################################################
INFO: PAC: Packing for design: ram_true_reg_addr_dp_1024x32_verilator
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/synthesis/ram_true_reg_addr_dp_1024x32_verilator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_true_reg_addr_dp_1024x32_verilator_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_true_reg_addr_dp_1024x32_verilator --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/placement/ram_true_reg_addr_dp_1024x32_verilator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/routing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/synthesis/ram_true_reg_addr_dp_1024x32_verilator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_true_reg_addr_dp_1024x32_verilator_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_true_reg_addr_dp_1024x32_verilator --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/placement/ram_true_reg_addr_dp_1024x32_verilator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/routing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml
Circuit name: ram_true_reg_addr_dp_1024x32_verilator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 16.6 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/placement/ram_true_reg_addr_dp_1024x32_verilator_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/routing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.0 MiB, delta_rss +1.3 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/synthesis/ram_true_reg_addr_dp_1024x32_verilator_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.7 MiB, delta_rss +1.7 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    8 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 80
Swept block(s)      : 72
Constant Pins Marked: 8
# Clean circuit took 0.00 seconds (max_rss 19.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 427
    .input   :      87
    .output  :      64
    0-LUT    :       3
    6-LUT    :     206
    RS_TDP36K:       1
    dffre    :      66
  Nets  : 426
    Avg Fanout:     2.0
    Max Fanout:   136.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1261
  Timing Graph Edges: 1666
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 70 pins (5.6%), 67 blocks (15.7%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.1 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/synthesis/ram_true_reg_addr_dp_1024x32_verilator_post_synth.eblif'.

After removing unused inputs...
	total blocks: 427, total nets: 426, total inputs: 87, total outputs: 64
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    17/427       3%                            2   106 x 70    
    34/427       7%                            3   106 x 70    
    51/427      11%                            5   106 x 70    
    68/427      15%                            6   106 x 70    
    85/427      19%                            7   106 x 70    
   102/427      23%                            8   106 x 70    
   119/427      27%                            9   106 x 70    
Failed route at end, repack cluster trying detailed routing at each stage.
   136/427      31%                            9   106 x 70    
   153/427      35%                           10   106 x 70    
   170/427      39%                           11   106 x 70    
   187/427      43%                           12   106 x 70    
   204/427      47%                           13   106 x 70    
   221/427      51%                           14   106 x 70    
   238/427      55%                           15   106 x 70    
   255/427      59%                           16   106 x 70    
   272/427      63%                           17   106 x 70    
   289/427      67%                           34   106 x 70    
   306/427      71%                           51   106 x 70    
   323/427      75%                           68   106 x 70    
   340/427      79%                           82   106 x 70    
   357/427      83%                           84   106 x 70    
   374/427      87%                          101   106 x 70    
   391/427      91%                          118   106 x 70    
   408/427      95%                          135   106 x 70    
   425/427      99%                          152   106 x 70    
   442/427     103%                          169   106 x 70    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 136
  LEs used for logic and registers    : 0
  LEs used for logic only             : 136
  LEs used for registers only         : 0

Incr Slack updates 1 in 2.0233e-05 sec
Full Max Req/Worst Slack updates 1 in 1.2339e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.8787e-05 sec
FPGA sized to 106 x 70 (castor104x68_heterogeneous)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.01 Type: io
	Block Utilization: 0.00 Type: clb
	Block Utilization: 0.01 Type: bram

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        151                               0.423841                     0.576159   
       clb         18                                13.1667                      9.33333   
       dsp          0                                      0                            0   
      bram          1                                    101                           64   
Absorbed logical nets 107 out of 426 nets, 319 nets not absorbed.

Netlist conversion complete.

# Packing took 0.33 seconds (max_rss 24.5 MiB, delta_rss +4.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.08 seconds).
# Load packing took 0.33 seconds (max_rss 62.5 MiB, delta_rss +38.1 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 319
Netlist num_blocks: 170
Netlist EMPTY blocks: 0.
Netlist io blocks: 151.
Netlist clb blocks: 18.
Netlist dsp blocks: 0.
Netlist bram blocks: 1.
Netlist inputs pins: 87
Netlist output pins: 64

Pb types usage...
  io             : 151
   io_output     : 64
    outpad       : 64
   io_input      : 87
    inpad        : 87
  clb            : 18
   clb_lr        : 18
    fle          : 138
     fast6       : 1
      lut6       : 1
       lut       : 1
     ble5        : 274
      lut5       : 208
       lut       : 208
      ff         : 66
       DFFRE     : 66
  bram           : 1
   bram_lr       : 1
    mem_36K      : 1

# Create Device
## Build Device Grid
FPGA sized to 106 x 70: 7420 grid tiles (castor104x68_heterogeneous)

Resource usage...
	Netlist
		151	blocks of type: io
	Architecture
		7344	blocks of type: io_top
		4896	blocks of type: io_right
		7344	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		18	blocks of type: clb
	Architecture
		5676	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		176	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		176	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.01 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 62.5 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 33.44 seconds (max_rss 1094.8 MiB, delta_rss +1032.3 MiB)
  RR Graph Nodes: 2990612
  RR Graph Edges: 15228438
# Create Device took 34.88 seconds (max_rss 1094.8 MiB, delta_rss +1032.3 MiB)


Flow timing analysis took 0.00224427 seconds (0.00214892 STA, 9.5353e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 36.63 seconds (max_rss 1094.8 MiB)
INFO: PAC: Design ram_true_reg_addr_dp_1024x32_verilator is packed
INFO: Warning: Global placement is disabled
INFO: PLC: ##################################################
INFO: PLC: Placement for design: ram_true_reg_addr_dp_1024x32_verilator
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/Gemini_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/synthesis/ram_true_reg_addr_dp_1024x32_verilator_post_synth.blif --output ram_true_reg_addr_dp_1024x32_verilator_pin_loc.place --assign_unconstrained_pins in_define_order

pin_c WARNING: blif file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/synthesis/ram_true_reg_addr_dp_1024x32_verilator_post_synth.blif does not exist

pin_c INFO: using eblif file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/synthesis/ram_true_reg_addr_dp_1024x32_verilator_post_synth.eblif
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/synthesis/ram_true_reg_addr_dp_1024x32_verilator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_true_reg_addr_dp_1024x32_verilator_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_true_reg_addr_dp_1024x32_verilator --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/placement/ram_true_reg_addr_dp_1024x32_verilator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/routing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.route --place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/synthesis/ram_true_reg_addr_dp_1024x32_verilator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_true_reg_addr_dp_1024x32_verilator_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_true_reg_addr_dp_1024x32_verilator --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/placement/ram_true_reg_addr_dp_1024x32_verilator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/routing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.route --place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml
Circuit name: ram_true_reg_addr_dp_1024x32_verilator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 16.7 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/placement/ram_true_reg_addr_dp_1024x32_verilator_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/routing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: ram_true_reg_addr_dp_1024x32_verilator_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.0 MiB, delta_rss +1.3 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/synthesis/ram_true_reg_addr_dp_1024x32_verilator_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.7 MiB, delta_rss +1.7 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    8 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 80
Swept block(s)      : 72
Constant Pins Marked: 8
# Clean circuit took 0.00 seconds (max_rss 19.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 427
    .input   :      87
    .output  :      64
    0-LUT    :       3
    6-LUT    :     206
    RS_TDP36K:       1
    dffre    :      66
  Nets  : 426
    Avg Fanout:     2.0
    Max Fanout:   136.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1261
  Timing Graph Edges: 1666
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 70 pins (5.6%), 67 blocks (15.7%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.1 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.07 seconds).
# Load packing took 0.09 seconds (max_rss 61.0 MiB, delta_rss +40.8 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 319
Netlist num_blocks: 170
Netlist EMPTY blocks: 0.
Netlist io blocks: 151.
Netlist clb blocks: 18.
Netlist dsp blocks: 0.
Netlist bram blocks: 1.
Netlist inputs pins: 87
Netlist output pins: 64

Pb types usage...
  io             : 151
   io_output     : 64
    outpad       : 64
   io_input      : 87
    inpad        : 87
  clb            : 18
   clb_lr        : 18
    fle          : 138
     fast6       : 1
      lut6       : 1
       lut       : 1
     ble5        : 274
      lut5       : 208
       lut       : 208
      ff         : 66
       DFFRE     : 66
  bram           : 1
   bram_lr       : 1
    mem_36K      : 1

# Create Device
## Build Device Grid
FPGA sized to 106 x 70: 7420 grid tiles (castor104x68_heterogeneous)

Resource usage...
	Netlist
		151	blocks of type: io
	Architecture
		7344	blocks of type: io_top
		4896	blocks of type: io_right
		7344	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		18	blocks of type: clb
	Architecture
		5676	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		176	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		176	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.01 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 61.0 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 33.68 seconds (max_rss 1095.3 MiB, delta_rss +1034.2 MiB)
  RR Graph Nodes: 2990612
  RR Graph Edges: 15228438
# Create Device took 35.12 seconds (max_rss 1095.3 MiB, delta_rss +1034.2 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 75.01 seconds (max_rss 1095.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.21 seconds (max_rss 1095.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 75.22 seconds (max_rss 1095.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 185: Unable to route between blocks at (1,1) and (1,69) to characterize delay (setting to inf)
Warning 186: Unable to route between blocks at (1,1) and (2,69) to characterize delay (setting to inf)
Warning 187: Unable to route between blocks at (1,1) and (3,69) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (4,69) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (5,69) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (6,69) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (7,69) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (8,69) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (9,69) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (10,69) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (11,69) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (12,69) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (13,69) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (14,69) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (15,69) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (16,69) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (17,69) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (18,69) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (19,69) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (1,1) and (20,69) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (1,1) and (21,69) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (1,1) and (22,69) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (1,1) and (23,69) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (1,1) and (24,69) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (1,1) and (25,69) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (1,1) and (26,69) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (1,1) and (27,69) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (1,1) and (28,69) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (1,1) and (29,69) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (1,1) and (30,69) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (1,1) and (31,69) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (1,1) and (32,69) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (1,1) and (33,69) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (1,1) and (34,69) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (1,1) and (35,69) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (1,1) and (36,69) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (1,1) and (37,69) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (1,1) and (38,69) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (1,1) and (39,69) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (1,1) and (40,69) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (1,1) and (41,69) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (1,1) and (42,69) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (1,1) and (43,69) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (1,1) and (44,69) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (1,1) and (45,69) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (1,1) and (46,69) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (1,1) and (47,69) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (1,1) and (48,69) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (1,1) and (49,69) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (1,1) and (50,69) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (1,1) and (51,69) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (1,1) and (52,69) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (1,1) and (53,69) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (1,1) and (54,69) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (1,1) and (55,69) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (1,1) and (56,69) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (1,1) and (57,69) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (1,1) and (58,69) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (1,1) and (59,69) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (1,1) and (60,69) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (1,1) and (61,69) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (1,1) and (62,69) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (1,1) and (63,69) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (1,1) and (64,69) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (1,1) and (65,69) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (1,1) and (66,69) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (1,1) and (67,69) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (1,1) and (68,69) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (1,1) and (69,69) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (1,1) and (70,69) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (1,1) and (71,69) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (1,1) and (72,69) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (1,1) and (73,69) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (1,1) and (74,69) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (1,1) and (75,69) to characterize delay (setting to inf)
Warning 260: Unable to route between blocks at (1,1) and (76,69) to characterize delay (setting to inf)
Warning 261: Unable to route between blocks at (1,1) and (77,69) to characterize delay (setting to inf)
Warning 262: Unable to route between blocks at (1,1) and (78,69) to characterize delay (setting to inf)
Warning 263: Unable to route between blocks at (1,1) and (79,69) to characterize delay (setting to inf)
Warning 264: Unable to route between blocks at (1,1) and (80,69) to characterize delay (setting to inf)
Warning 265: Unable to route between blocks at (1,1) and (81,69) to characterize delay (setting to inf)
Warning 266: Unable to route between blocks at (1,1) and (82,69) to characterize delay (setting to inf)
Warning 267: Unable to route between blocks at (1,1) and (83,69) to characterize delay (setting to inf)
Warning 268: Unable to route between blocks at (1,1) and (84,69) to characterize delay (setting to inf)
Warning 269: Unable to route between blocks at (1,1) and (85,69) to characterize delay (setting to inf)
Warning 270: Unable to route between blocks at (1,1) and (86,69) to characterize delay (setting to inf)
Warning 271: Unable to route between blocks at (1,1) and (87,69) to characterize delay (setting to inf)
Warning 272: Unable to route between blocks at (1,1) and (88,69) to characterize delay (setting to inf)
Warning 273: Unable to route between blocks at (1,1) and (89,69) to characterize delay (setting to inf)
Warning 274: Unable to route between blocks at (1,1) and (90,69) to characterize delay (setting to inf)
Warning 275: Unable to route between blocks at (1,1) and (91,69) to characterize delay (setting to inf)
Warning 276: Unable to route between blocks at (1,1) and (92,69) to characterize delay (setting to inf)
Warning 277: Unable to route between blocks at (1,1) and (93,69) to characterize delay (setting to inf)
Warning 278: Unable to route between blocks at (1,1) and (94,69) to characterize delay (setting to inf)
Warning 279: Unable to route between blocks at (1,1) and (95,69) to characterize delay (setting to inf)
Warning 280: Unable to route between blocks at (1,1) and (96,69) to characterize delay (setting to inf)
Warning 281: Unable to route between blocks at (1,1) and (97,69) to characterize delay (setting to inf)
Warning 282: Unable to route between blocks at (1,1) and (98,69) to characterize delay (setting to inf)
Warning 283: Unable to route between blocks at (1,1) and (99,69) to characterize delay (setting to inf)
Warning 284: Unable to route between blocks at (1,1) and (100,69) to characterize delay (setting to inf)
Warning 285: Unable to route between blocks at (1,1) and (101,69) to characterize delay (setting to inf)
Warning 286: Unable to route between blocks at (1,1) and (102,69) to characterize delay (setting to inf)
Warning 287: Unable to route between blocks at (1,1) and (103,69) to characterize delay (setting to inf)
Warning 288: Unable to route between blocks at (1,1) and (104,69) to characterize delay (setting to inf)
Warning 289: Unable to route between blocks at (1,1) and (105,1) to characterize delay (setting to inf)
Warning 290: Unable to route between blocks at (1,1) and (105,2) to characterize delay (setting to inf)
Warning 291: Unable to route between blocks at (1,1) and (105,3) to characterize delay (setting to inf)
Warning 292: Unable to route between blocks at (1,1) and (105,4) to characterize delay (setting to inf)
Warning 293: Unable to route between blocks at (1,1) and (105,5) to characterize delay (setting to inf)
Warning 294: Unable to route between blocks at (1,1) and (105,6) to characterize delay (setting to inf)
Warning 295: Unable to route between blocks at (1,1) and (105,7) to characterize delay (setting to inf)
Warning 296: Unable to route between blocks at (1,1) and (105,8) to characterize delay (setting to inf)
Warning 297: Unable to route between blocks at (1,1) and (105,9) to characterize delay (setting to inf)
Warning 298: Unable to route between blocks at (1,1) and (105,10) to characterize delay (setting to inf)
Warning 299: Unable to route between blocks at (1,1) and (105,11) to characterize delay (setting to inf)
Warning 300: Unable to route between blocks at (1,1) and (105,12) to characterize delay (setting to inf)
Warning 301: Unable to route between blocks at (1,1) and (105,13) to characterize delay (setting to inf)
Warning 302: Unable to route between blocks at (1,1) and (105,14) to characterize delay (setting to inf)
Warning 303: Unable to route between blocks at (1,1) and (105,15) to characterize delay (setting to inf)
Warning 304: Unable to route between blocks at (1,1) and (105,16) to characterize delay (setting to inf)
Warning 305: Unable to route between blocks at (1,1) and (105,17) to characterize delay (setting to inf)
Warning 306: Unable to route between blocks at (1,1) and (105,18) to characterize delay (setting to inf)
Warning 307: Unable to route between blocks at (1,1) and (105,19) to characterize delay (setting to inf)
Warning 308: Unable to route between blocks at (1,1) and (105,20) to characterize delay (setting to inf)
Warning 309: Unable to route between blocks at (1,1) and (105,21) to characterize delay (setting to inf)
Warning 310: Unable to route between blocks at (1,1) and (105,22) to characterize delay (setting to inf)
Warning 311: Unable to route between blocks at (1,1) and (105,23) to characterize delay (setting to inf)
Warning 312: Unable to route between blocks at (1,1) and (105,24) to characterize delay (setting to inf)
Warning 313: Unable to route between blocks at (1,1) and (105,25) to characterize delay (setting to inf)
Warning 314: Unable to route between blocks at (1,1) and (105,26) to characterize delay (setting to inf)
Warning 315: Unable to route between blocks at (1,1) and (105,27) to characterize delay (setting to inf)
Warning 316: Unable to route between blocks at (1,1) and (105,28) to characterize delay (setting to inf)
Warning 317: Unable to route between blocks at (1,1) and (105,29) to characterize delay (setting to inf)
Warning 318: Unable to route between blocks at (1,1) and (105,30) to characterize delay (setting to inf)
Warning 319: Unable to route between blocks at (1,1) and (105,31) to characterize delay (setting to inf)
Warning 320: Unable to route between blocks at (1,1) and (105,32) to characterize delay (setting to inf)
Warning 321: Unable to route between blocks at (1,1) and (105,33) to characterize delay (setting to inf)
Warning 322: Unable to route between blocks at (1,1) and (105,34) to characterize delay (setting to inf)
Warning 323: Unable to route between blocks at (1,1) and (105,35) to characterize delay (setting to inf)
Warning 324: Unable to route between blocks at (1,1) and (105,36) to characterize delay (setting to inf)
Warning 325: Unable to route between blocks at (1,1) and (105,37) to characterize delay (setting to inf)
Warning 326: Unable to route between blocks at (1,1) and (105,38) to characterize delay (setting to inf)
Warning 327: Unable to route between blocks at (1,1) and (105,39) to characterize delay (setting to inf)
Warning 328: Unable to route between blocks at (1,1) and (105,40) to characterize delay (setting to inf)
Warning 329: Unable to route between blocks at (1,1) and (105,41) to characterize delay (setting to inf)
Warning 330: Unable to route between blocks at (1,1) and (105,42) to characterize delay (setting to inf)
Warning 331: Unable to route between blocks at (1,1) and (105,43) to characterize delay (setting to inf)
Warning 332: Unable to route between blocks at (1,1) and (105,44) to characterize delay (setting to inf)
Warning 333: Unable to route between blocks at (1,1) and (105,45) to characterize delay (setting to inf)
Warning 334: Unable to route between blocks at (1,1) and (105,46) to characterize delay (setting to inf)
Warning 335: Unable to route between blocks at (1,1) and (105,47) to characterize delay (setting to inf)
Warning 336: Unable to route between blocks at (1,1) and (105,48) to characterize delay (setting to inf)
Warning 337: Unable to route between blocks at (1,1) and (105,49) to characterize delay (setting to inf)
Warning 338: Unable to route between blocks at (1,1) and (105,50) to characterize delay (setting to inf)
Warning 339: Unable to route between blocks at (1,1) and (105,51) to characterize delay (setting to inf)
Warning 340: Unable to route between blocks at (1,1) and (105,52) to characterize delay (setting to inf)
Warning 341: Unable to route between blocks at (1,1) and (105,53) to characterize delay (setting to inf)
Warning 342: Unable to route between blocks at (1,1) and (105,54) to characterize delay (setting to inf)
Warning 343: Unable to route between blocks at (1,1) and (105,55) to characterize delay (setting to inf)
Warning 344: Unable to route between blocks at (1,1) and (105,56) to characterize delay (setting to inf)
Warning 345: Unable to route between blocks at (1,1) and (105,57) to characterize delay (setting to inf)
Warning 346: Unable to route between blocks at (1,1) and (105,58) to characterize delay (setting to inf)
Warning 347: Unable to route between blocks at (1,1) and (105,59) to characterize delay (setting to inf)
Warning 348: Unable to route between blocks at (1,1) and (105,60) to characterize delay (setting to inf)
Warning 349: Unable to route between blocks at (1,1) and (105,61) to characterize delay (setting to inf)
Warning 350: Unable to route between blocks at (1,1) and (105,62) to characterize delay (setting to inf)
Warning 351: Unable to route between blocks at (1,1) and (105,63) to characterize delay (setting to inf)
Warning 352: Unable to route between blocks at (1,1) and (105,64) to characterize delay (setting to inf)
Warning 353: Unable to route between blocks at (1,1) and (105,65) to characterize delay (setting to inf)
Warning 354: Unable to route between blocks at (1,1) and (105,66) to characterize delay (setting to inf)
Warning 355: Unable to route between blocks at (1,1) and (105,67) to characterize delay (setting to inf)
Warning 356: Unable to route between blocks at (1,1) and (105,68) to characterize delay (setting to inf)
Warning 357: Unable to route between blocks at (1,1) and (105,69) to characterize delay (setting to inf)
Warning 358: Unable to route between blocks at (4,4) and (4,69) to characterize delay (setting to inf)
Warning 359: Unable to route between blocks at (4,4) and (5,69) to characterize delay (setting to inf)
Warning 360: Unable to route between blocks at (4,4) and (6,69) to characterize delay (setting to inf)
Warning 361: Unable to route between blocks at (4,4) and (7,69) to characterize delay (setting to inf)
Warning 362: Unable to route between blocks at (4,4) and (8,69) to characterize delay (setting to inf)
Warning 363: Unable to route between blocks at (4,4) and (9,69) to characterize delay (setting to inf)
Warning 364: Unable to route between blocks at (4,4) and (10,69) to characterize delay (setting to inf)
Warning 365: Unable to route between blocks at (4,4) and (11,69) to characterize delay (setting to inf)
Warning 366: Unable to route between blocks at (4,4) and (12,69) to characterize delay (setting to inf)
Warning 367: Unable to route between blocks at (4,4) and (13,69) to characterize delay (setting to inf)
Warning 368: Unable to route between blocks at (4,4) and (14,69) to characterize delay (setting to inf)
Warning 369: Unable to route between blocks at (4,4) and (15,69) to characterize delay (setting to inf)
Warning 370: Unable to route between blocks at (4,4) and (16,69) to characterize delay (setting to inf)
Warning 371: Unable to route between blocks at (4,4) and (17,69) to characterize delay (setting to inf)
Warning 372: Unable to route between blocks at (4,4) and (18,69) to characterize delay (setting to inf)
Warning 373: Unable to route between blocks at (4,4) and (19,69) to characterize delay (setting to inf)
Warning 374: Unable to route between blocks at (4,4) and (20,69) to characterize delay (setting to inf)
Warning 375: Unable to route between blocks at (4,4) and (21,69) to characterize delay (setting to inf)
Warning 376: Unable to route between blocks at (4,4) and (22,69) to characterize delay (setting to inf)
Warning 377: Unable to route between blocks at (4,4) and (23,69) to characterize delay (setting to inf)
Warning 378: Unable to route between blocks at (4,4) and (24,69) to characterize delay (setting to inf)
Warning 379: Unable to route between blocks at (4,4) and (25,69) to characterize delay (setting to inf)
Warning 380: Unable to route between blocks at (4,4) and (26,69) to characterize delay (setting to inf)
Warning 381: Unable to route between blocks at (4,4) and (27,69) to characterize delay (setting to inf)
Warning 382: Unable to route between blocks at (4,4) and (28,69) to characterize delay (setting to inf)
Warning 383: Unable to route between blocks at (4,4) and (29,69) to characterize delay (setting to inf)
Warning 384: Unable to route between blocks at (4,4) and (30,69) to characterize delay (setting to inf)
Warning 385: Unable to route between blocks at (4,4) and (31,69) to characterize delay (setting to inf)
Warning 386: Unable to route between blocks at (4,4) and (32,69) to characterize delay (setting to inf)
Warning 387: Unable to route between blocks at (4,4) and (33,69) to characterize delay (setting to inf)
Warning 388: Unable to route between blocks at (4,4) and (34,69) to characterize delay (setting to inf)
Warning 389: Unable to route between blocks at (4,4) and (35,69) to characterize delay (setting to inf)
Warning 390: Unable to route between blocks at (4,4) and (36,69) to characterize delay (setting to inf)
Warning 391: Unable to route between blocks at (4,4) and (37,69) to characterize delay (setting to inf)
Warning 392: Unable to route between blocks at (4,4) and (38,69) to characterize delay (setting to inf)
Warning 393: Unable to route between blocks at (4,4) and (39,69) to characterize delay (setting to inf)
Warning 394: Unable to route between blocks at (4,4) and (40,69) to characterize delay (setting to inf)
Warning 395: Unable to route between blocks at (4,4) and (41,69) to characterize delay (setting to inf)
Warning 396: Unable to route between blocks at (4,4) and (42,69) to characterize delay (setting to inf)
Warning 397: Unable to route between blocks at (4,4) and (43,69) to characterize delay (setting to inf)
Warning 398: Unable to route between blocks at (4,4) and (44,69) to characterize delay (setting to inf)
Warning 399: Unable to route between blocks at (4,4) and (45,69) to characterize delay (setting to inf)
Warning 400: Unable to route between blocks at (4,4) and (46,69) to characterize delay (setting to inf)
Warning 401: Unable to route between blocks at (4,4) and (47,69) to characterize delay (setting to inf)
Warning 402: Unable to route between blocks at (4,4) and (48,69) to characterize delay (setting to inf)
Warning 403: Unable to route between blocks at (4,4) and (49,69) to characterize delay (setting to inf)
Warning 404: Unable to route between blocks at (4,4) and (50,69) to characterize delay (setting to inf)
Warning 405: Unable to route between blocks at (4,4) and (51,69) to characterize delay (setting to inf)
Warning 406: Unable to route between blocks at (4,4) and (52,69) to characterize delay (setting to inf)
Warning 407: Unable to route between blocks at (4,4) and (53,69) to characterize delay (setting to inf)
Warning 408: Unable to route between blocks at (4,4) and (54,69) to characterize delay (setting to inf)
Warning 409: Unable to route between blocks at (4,4) and (55,69) to characterize delay (setting to inf)
Warning 410: Unable to route between blocks at (4,4) and (56,69) to characterize delay (setting to inf)
Warning 411: Unable to route between blocks at (4,4) and (57,69) to characterize delay (setting to inf)
Warning 412: Unable to route between blocks at (4,4) and (58,69) to characterize delay (setting to inf)
Warning 413: Unable to route between blocks at (4,4) and (59,69) to characterize delay (setting to inf)
Warning 414: Unable to route between blocks at (4,4) and (60,69) to characterize delay (setting to inf)
Warning 415: Unable to route between blocks at (4,4) and (61,69) to characterize delay (setting to inf)
Warning 416: Unable to route between blocks at (4,4) and (62,69) to characterize delay (setting to inf)
Warning 417: Unable to route between blocks at (4,4) and (63,69) to characterize delay (setting to inf)
Warning 418: Unable to route between blocks at (4,4) and (64,69) to characterize delay (setting to inf)
Warning 419: Unable to route between blocks at (4,4) and (65,69) to characterize delay (setting to inf)
Warning 420: Unable to route between blocks at (4,4) and (66,69) to characterize delay (setting to inf)
Warning 421: Unable to route between blocks at (4,4) and (67,69) to characterize delay (setting to inf)
Warning 422: Unable to route between blocks at (4,4) and (68,69) to characterize delay (setting to inf)
Warning 423: Unable to route between blocks at (4,4) and (69,69) to characterize delay (setting to inf)
Warning 424: Unable to route between blocks at (4,4) and (70,69) to characterize delay (setting to inf)
Warning 425: Unable to route between blocks at (4,4) and (71,69) to characterize delay (setting to inf)
Warning 426: Unable to route between blocks at (4,4) and (72,69) to characterize delay (setting to inf)
Warning 427: Unable to route between blocks at (4,4) and (73,69) to characterize delay (setting to inf)
Warning 428: Unable to route between blocks at (4,4) and (74,69) to characterize delay (setting to inf)
Warning 429: Unable to route between blocks at (4,4) and (75,69) to characterize delay (setting to inf)
Warning 430: Unable to route between blocks at (4,4) and (76,69) to characterize delay (setting to inf)
Warning 431: Unable to route between blocks at (4,4) and (77,69) to characterize delay (setting to inf)
Warning 432: Unable to route between blocks at (4,4) and (78,69) to characterize delay (setting to inf)
Warning 433: Unable to route between blocks at (4,4) and (79,69) to characterize delay (setting to inf)
Warning 434: Unable to route between blocks at (4,4) and (80,69) to characterize delay (setting to inf)
Warning 435: Unable to route between blocks at (4,4) and (81,69) to characterize delay (setting to inf)
Warning 436: Unable to route between blocks at (4,4) and (82,69) to characterize delay (setting to inf)
Warning 437: Unable to route between blocks at (4,4) and (83,69) to characterize delay (setting to inf)
Warning 438: Unable to route between blocks at (4,4) and (84,69) to characterize delay (setting to inf)
Warning 439: Unable to route between blocks at (4,4) and (85,69) to characterize delay (setting to inf)
Warning 440: Unable to route between blocks at (4,4) and (86,69) to characterize delay (setting to inf)
Warning 441: Unable to route between blocks at (4,4) and (87,69) to characterize delay (setting to inf)
Warning 442: Unable to route between blocks at (4,4) and (88,69) to characterize delay (setting to inf)
Warning 443: Unable to route between blocks at (4,4) and (89,69) to characterize delay (setting to inf)
Warning 444: Unable to route between blocks at (4,4) and (90,69) to characterize delay (setting to inf)
Warning 445: Unable to route between blocks at (4,4) and (91,69) to characterize delay (setting to inf)
Warning 446: Unable to route between blocks at (4,4) and (92,69) to characterize delay (setting to inf)
Warning 447: Unable to route between blocks at (4,4) and (93,69) to characterize delay (setting to inf)
Warning 448: Unable to route between blocks at (4,4) and (94,69) to characterize delay (setting to inf)
Warning 449: Unable to route between blocks at (4,4) and (95,69) to characterize delay (setting to inf)
Warning 450: Unable to route between blocks at (4,4) and (96,69) to characterize delay (setting to inf)
Warning 451: Unable to route between blocks at (4,4) and (97,69) to characterize delay (setting to inf)
Warning 452: Unable to route between blocks at (4,4) and (98,69) to characterize delay (setting to inf)
Warning 453: Unable to route between blocks at (4,4) and (99,69) to characterize delay (setting to inf)
Warning 454: Unable to route between blocks at (4,4) and (100,69) to characterize delay (setting to inf)
Warning 455: Unable to route between blocks at (4,4) and (101,69) to characterize delay (setting to inf)
Warning 456: Unable to route between blocks at (4,4) and (102,69) to characterize delay (setting to inf)
Warning 457: Unable to route between blocks at (4,4) and (103,69) to characterize delay (setting to inf)
Warning 458: Unable to route between blocks at (4,4) and (104,69) to characterize delay (setting to inf)
Warning 459: Unable to route between blocks at (4,4) and (105,4) to characterize delay (setting to inf)
Warning 460: Unable to route between blocks at (4,4) and (105,5) to characterize delay (setting to inf)
Warning 461: Unable to route between blocks at (4,4) and (105,6) to characterize delay (setting to inf)
Warning 462: Unable to route between blocks at (4,4) and (105,7) to characterize delay (setting to inf)
Warning 463: Unable to route between blocks at (4,4) and (105,8) to characterize delay (setting to inf)
Warning 464: Unable to route between blocks at (4,4) and (105,9) to characterize delay (setting to inf)
Warning 465: Unable to route between blocks at (4,4) and (105,10) to characterize delay (setting to inf)
Warning 466: Unable to route between blocks at (4,4) and (105,11) to characterize delay (setting to inf)
Warning 467: Unable to route between blocks at (4,4) and (105,12) to characterize delay (setting to inf)
Warning 468: Unable to route between blocks at (4,4) and (105,13) to characterize delay (setting to inf)
Warning 469: Unable to route between blocks at (4,4) and (105,14) to characterize delay (setting to inf)
Warning 470: Unable to route between blocks at (4,4) and (105,15) to characterize delay (setting to inf)
Warning 471: Unable to route between blocks at (4,4) and (105,16) to characterize delay (setting to inf)
Warning 472: Unable to route between blocks at (4,4) and (105,17) to characterize delay (setting to inf)
Warning 473: Unable to route between blocks at (4,4) and (105,18) to characterize delay (setting to inf)
Warning 474: Unable to route between blocks at (4,4) and (105,19) to characterize delay (setting to inf)
Warning 475: Unable to route between blocks at (4,4) and (105,20) to characterize delay (setting to inf)
Warning 476: Unable to route between blocks at (4,4) and (105,21) to characterize delay (setting to inf)
Warning 477: Unable to route between blocks at (4,4) and (105,22) to characterize delay (setting to inf)
Warning 478: Unable to route between blocks at (4,4) and (105,23) to characterize delay (setting to inf)
Warning 479: Unable to route between blocks at (4,4) and (105,24) to characterize delay (setting to inf)
Warning 480: Unable to route between blocks at (4,4) and (105,25) to characterize delay (setting to inf)
Warning 481: Unable to route between blocks at (4,4) and (105,26) to characterize delay (setting to inf)
Warning 482: Unable to route between blocks at (4,4) and (105,27) to characterize delay (setting to inf)
Warning 483: Unable to route between blocks at (4,4) and (105,28) to characterize delay (setting to inf)
Warning 484: Unable to route between blocks at (4,4) and (105,29) to characterize delay (setting to inf)
Warning 485: Unable to route between blocks at (4,4) and (105,30) to characterize delay (setting to inf)
Warning 486: Unable to route between blocks at (4,4) and (105,31) to characterize delay (setting to inf)
Warning 487: Unable to route between blocks at (4,4) and (105,32) to characterize delay (setting to inf)
Warning 488: Unable to route between blocks at (4,4) and (105,33) to characterize delay (setting to inf)
Warning 489: Unable to route between blocks at (4,4) and (105,34) to characterize delay (setting to inf)
Warning 490: Unable to route between blocks at (4,4) and (105,35) to characterize delay (setting to inf)
Warning 491: Unable to route between blocks at (4,4) and (105,36) to characterize delay (setting to inf)
Warning 492: Unable to route between blocks at (4,4) and (105,37) to characterize delay (setting to inf)
Warning 493: Unable to route between blocks at (4,4) and (105,38) to characterize delay (setting to inf)
Warning 494: Unable to route between blocks at (4,4) and (105,39) to characterize delay (setting to inf)
Warning 495: Unable to route between blocks at (4,4) and (105,40) to characterize delay (setting to inf)
Warning 496: Unable to route between blocks at (4,4) and (105,41) to characterize delay (setting to inf)
Warning 497: Unable to route between blocks at (4,4) and (105,42) to characterize delay (setting to inf)
Warning 498: Unable to route between blocks at (4,4) and (105,43) to characterize delay (setting to inf)
Warning 499: Unable to route between blocks at (4,4) and (105,44) to characterize delay (setting to inf)
Warning 500: Unable to route between blocks at (4,4) and (105,45) to characterize delay (setting to inf)
Warning 501: Unable to route between blocks at (4,4) and (105,46) to characterize delay (setting to inf)
Warning 502: Unable to route between blocks at (4,4) and (105,47) to characterize delay (setting to inf)
Warning 503: Unable to route between blocks at (4,4) and (105,48) to characterize delay (setting to inf)
Warning 504: Unable to route between blocks at (4,4) and (105,49) to characterize delay (setting to inf)
Warning 505: Unable to route between blocks at (4,4) and (105,50) to characterize delay (setting to inf)
Warning 506: Unable to route between blocks at (4,4) and (105,51) to characterize delay (setting to inf)
Warning 507: Unable to route between blocks at (4,4) and (105,52) to characterize delay (setting to inf)
Warning 508: Unable to route between blocks at (4,4) and (105,53) to characterize delay (setting to inf)
Warning 509: Unable to route between blocks at (4,4) and (105,54) to characterize delay (setting to inf)
Warning 510: Unable to route between blocks at (4,4) and (105,55) to characterize delay (setting to inf)
Warning 511: Unable to route between blocks at (4,4) and (105,56) to characterize delay (setting to inf)
Warning 512: Unable to route between blocks at (4,4) and (105,57) to characterize delay (setting to inf)
Warning 513: Unable to route between blocks at (4,4) and (105,58) to characterize delay (setting to inf)
Warning 514: Unable to route between blocks at (4,4) and (105,59) to characterize delay (setting to inf)
Warning 515: Unable to route between blocks at (4,4) and (105,60) to characterize delay (setting to inf)
Warning 516: Unable to route between blocks at (4,4) and (105,61) to characterize delay (setting to inf)
Warning 517: Unable to route between blocks at (4,4) and (105,62) to characterize delay (setting to inf)
Warning 518: Unable to route between blocks at (4,4) and (105,63) to characterize delay (setting to inf)
Warning 519: Unable to route between blocks at (4,4) and (105,64) to characterize delay (setting to inf)
Warning 520: Unable to route between blocks at (4,4) and (105,65) to characterize delay (setting to inf)
Warning 521: Unable to route between blocks at (4,4) and (105,66) to characterize delay (setting to inf)
Warning 522: Unable to route between blocks at (4,4) and (105,67) to characterize delay (setting to inf)
Warning 523: Unable to route between blocks at (4,4) and (105,68) to characterize delay (setting to inf)
Warning 524: Unable to route between blocks at (4,4) and (105,69) to characterize delay (setting to inf)
Warning 525: Unable to route between blocks at (102,66) and (0,0) to characterize delay (setting to inf)
Warning 526: Unable to route between blocks at (102,66) and (0,1) to characterize delay (setting to inf)
Warning 527: Unable to route between blocks at (102,66) and (0,2) to characterize delay (setting to inf)
Warning 528: Unable to route between blocks at (102,66) and (0,3) to characterize delay (setting to inf)
Warning 529: Unable to route between blocks at (102,66) and (0,4) to characterize delay (setting to inf)
Warning 530: Unable to route between blocks at (102,66) and (0,5) to characterize delay (setting to inf)
Warning 531: Unable to route between blocks at (102,66) and (0,6) to characterize delay (setting to inf)
Warning 532: Unable to route between blocks at (102,66) and (0,7) to characterize delay (setting to inf)
Warning 533: Unable to route between blocks at (102,66) and (0,8) to characterize delay (setting to inf)
Warning 534: Unable to route between blocks at (102,66) and (0,9) to characterize delay (setting to inf)
Warning 535: Unable to route between blocks at (102,66) and (0,10) to characterize delay (setting to inf)
Warning 536: Unable to route between blocks at (102,66) and (0,11) to characterize delay (setting to inf)
Warning 537: Unable to route between blocks at (102,66) and (0,12) to characterize delay (setting to inf)
Warning 538: Unable to route between blocks at (102,66) and (0,13) to characterize delay (setting to inf)
Warning 539: Unable to route between blocks at (102,66) and (0,14) to characterize delay (setting to inf)
Warning 540: Unable to route between blocks at (102,66) and (0,15) to characterize delay (setting to inf)
Warning 541: Unable to route between blocks at (102,66) and (0,16) to characterize delay (setting to inf)
Warning 542: Unable to route between blocks at (102,66) and (0,17) to characterize delay (setting to inf)
Warning 543: Unable to route between blocks at (102,66) and (0,18) to characterize delay (setting to inf)
Warning 544: Unable to route between blocks at (102,66) and (0,19) to characterize delay (setting to inf)
Warning 545: Unable to route between blocks at (102,66) and (0,20) to characterize delay (setting to inf)
Warning 546: Unable to route between blocks at (102,66) and (0,21) to characterize delay (setting to inf)
Warning 547: Unable to route between blocks at (102,66) and (0,22) to characterize delay (setting to inf)
Warning 548: Unable to route between blocks at (102,66) and (0,23) to characterize delay (setting to inf)
Warning 549: Unable to route between blocks at (102,66) and (0,24) to characterize delay (setting to inf)
Warning 550: Unable to route between blocks at (102,66) and (0,25) to characterize delay (setting to inf)
Warning 551: Unable to route between blocks at (102,66) and (0,26) to characterize delay (setting to inf)
Warning 552: Unable to route between blocks at (102,66) and (0,27) to characterize delay (setting to inf)
Warning 553: Unable to route between blocks at (102,66) and (0,28) to characterize delay (setting to inf)
Warning 554: Unable to route between blocks at (102,66) and (0,29) to characterize delay (setting to inf)
Warning 555: Unable to route between blocks at (102,66) and (0,30) to characterize delay (setting to inf)
Warning 556: Unable to route between blocks at (102,66) and (0,31) to characterize delay (setting to inf)
Warning 557: Unable to route between blocks at (102,66) and (0,32) to characterize delay (setting to inf)
Warning 558: Unable to route between blocks at (102,66) and (0,33) to characterize delay (setting to inf)
Warning 559: Unable to route between blocks at (102,66) and (0,34) to characterize delay (setting to inf)
Warning 560: Unable to route between blocks at (102,66) and (0,35) to characterize delay (setting to inf)
Warning 561: Unable to route between blocks at (102,66) and (0,36) to characterize delay (setting to inf)
Warning 562: Unable to route between blocks at (102,66) and (0,37) to characterize delay (setting to inf)
Warning 563: Unable to route between blocks at (102,66) and (0,38) to characterize delay (setting to inf)
Warning 564: Unable to route between blocks at (102,66) and (0,39) to characterize delay (setting to inf)
Warning 565: Unable to route between blocks at (102,66) and (0,40) to characterize delay (setting to inf)
Warning 566: Unable to route between blocks at (102,66) and (0,41) to characterize delay (setting to inf)
Warning 567: Unable to route between blocks at (102,66) and (0,42) to characterize delay (setting to inf)
Warning 568: Unable to route between blocks at (102,66) and (0,43) to characterize delay (setting to inf)
Warning 569: Unable to route between blocks at (102,66) and (0,44) to characterize delay (setting to inf)
Warning 570: Unable to route between blocks at (102,66) and (0,45) to characterize delay (setting to inf)
Warning 571: Unable to route between blocks at (102,66) and (0,46) to characterize delay (setting to inf)
Warning 572: Unable to route between blocks at (102,66) and (0,47) to characterize delay (setting to inf)
Warning 573: Unable to route between blocks at (102,66) and (0,48) to characterize delay (setting to inf)
Warning 574: Unable to route between blocks at (102,66) and (0,49) to characterize delay (setting to inf)
Warning 575: Unable to route between blocks at (102,66) and (0,50) to characterize delay (setting to inf)
Warning 576: Unable to route between blocks at (102,66) and (0,51) to characterize delay (setting to inf)
Warning 577: Unable to route between blocks at (102,66) and (0,52) to characterize delay (setting to inf)
Warning 578: Unable to route between blocks at (102,66) and (0,53) to characterize delay (setting to inf)
Warning 579: Unable to route between blocks at (102,66) and (0,54) to characterize delay (setting to inf)
Warning 580: Unable to route between blocks at (102,66) and (0,55) to characterize delay (setting to inf)
Warning 581: Unable to route between blocks at (102,66) and (0,56) to characterize delay (setting to inf)
Warning 582: Unable to route between blocks at (102,66) and (0,57) to characterize delay (setting to inf)
Warning 583: Unable to route between blocks at (102,66) and (0,58) to characterize delay (setting to inf)
Warning 584: Unable to route between blocks at (102,66) and (0,59) to characterize delay (setting to inf)
Warning 585: Unable to route between blocks at (102,66) and (0,60) to characterize delay (setting to inf)
Warning 586: Unable to route between blocks at (102,66) and (0,61) to characterize delay (setting to inf)
Warning 587: Unable to route between blocks at (102,66) and (0,62) to characterize delay (setting to inf)
Warning 588: Unable to route between blocks at (102,66) and (0,63) to characterize delay (setting to inf)
Warning 589: Unable to route between blocks at (102,66) and (0,64) to characterize delay (setting to inf)
Warning 590: Unable to route between blocks at (102,66) and (0,65) to characterize delay (setting to inf)
Warning 591: Unable to route between blocks at (102,66) and (0,66) to characterize delay (setting to inf)
Warning 592: Unable to route between blocks at (102,66) and (1,0) to characterize delay (setting to inf)
Warning 593: Unable to route between blocks at (102,66) and (2,0) to characterize delay (setting to inf)
Warning 594: Unable to route between blocks at (102,66) and (3,0) to characterize delay (setting to inf)
Warning 595: Unable to route between blocks at (102,66) and (4,0) to characterize delay (setting to inf)
Warning 596: Unable to route between blocks at (102,66) and (5,0) to characterize delay (setting to inf)
Warning 597: Unable to route between blocks at (102,66) and (6,0) to characterize delay (setting to inf)
Warning 598: Unable to route between blocks at (102,66) and (7,0) to characterize delay (setting to inf)
Warning 599: Unable to route between blocks at (102,66) and (8,0) to characterize delay (setting to inf)
Warning 600: Unable to route between blocks at (102,66) and (9,0) to characterize delay (setting to inf)
Warning 601: Unable to route between blocks at (102,66) and (10,0) to characterize delay (setting to inf)
Warning 602: Unable to route between blocks at (102,66) and (11,0) to characterize delay (setting to inf)
Warning 603: Unable to route between blocks at (102,66) and (12,0) to characterize delay (setting to inf)
Warning 604: Unable to route between blocks at (102,66) and (13,0) to characterize delay (setting to inf)
Warning 605: Unable to route between blocks at (102,66) and (14,0) to characterize delay (setting to inf)
Warning 606: Unable to route between blocks at (102,66) and (15,0) to characterize delay (setting to inf)
Warning 607: Unable to route between blocks at (102,66) and (16,0) to characterize delay (setting to inf)
Warning 608: Unable to route between blocks at (102,66) and (17,0) to characterize delay (setting to inf)
Warning 609: Unable to route between blocks at (102,66) and (18,0) to characterize delay (setting to inf)
Warning 610: Unable to route between blocks at (102,66) and (19,0) to characterize delay (setting to inf)
Warning 611: Unable to route between blocks at (102,66) and (20,0) to characterize delay (setting to inf)
Warning 612: Unable to route between blocks at (102,66) and (21,0) to characterize delay (setting to inf)
Warning 613: Unable to route between blocks at (102,66) and (22,0) to characterize delay (setting to inf)
Warning 614: Unable to route between blocks at (102,66) and (23,0) to characterize delay (setting to inf)
Warning 615: Unable to route between blocks at (102,66) and (24,0) to characterize delay (setting to inf)
Warning 616: Unable to route between blocks at (102,66) and (25,0) to characterize delay (setting to inf)
Warning 617: Unable to route between blocks at (102,66) and (26,0) to characterize delay (setting to inf)
Warning 618: Unable to route between blocks at (102,66) and (27,0) to characterize delay (setting to inf)
Warning 619: Unable to route between blocks at (102,66) and (28,0) to characterize delay (setting to inf)
Warning 620: Unable to route between blocks at (102,66) and (29,0) to characterize delay (setting to inf)
Warning 621: Unable to route between blocks at (102,66) and (30,0) to characterize delay (setting to inf)
Warning 622: Unable to route between blocks at (102,66) and (31,0) to characterize delay (setting to inf)
Warning 623: Unable to route between blocks at (102,66) and (32,0) to characterize delay (setting to inf)
Warning 624: Unable to route between blocks at (102,66) and (33,0) to characterize delay (setting to inf)
Warning 625: Unable to route between blocks at (102,66) and (34,0) to characterize delay (setting to inf)
Warning 626: Unable to route between blocks at (102,66) and (35,0) to characterize delay (setting to inf)
Warning 627: Unable to route between blocks at (102,66) and (36,0) to characterize delay (setting to inf)
Warning 628: Unable to route between blocks at (102,66) and (37,0) to characterize delay (setting to inf)
Warning 629: Unable to route between blocks at (102,66) and (38,0) to characterize delay (setting to inf)
Warning 630: Unable to route between blocks at (102,66) and (39,0) to characterize delay (setting to inf)
Warning 631: Unable to route between blocks at (102,66) and (40,0) to characterize delay (setting to inf)
Warning 632: Unable to route between blocks at (102,66) and (41,0) to characterize delay (setting to inf)
Warning 633: Unable to route between blocks at (102,66) and (42,0) to characterize delay (setting to inf)
Warning 634: Unable to route between blocks at (102,66) and (43,0) to characterize delay (setting to inf)
Warning 635: Unable to route between blocks at (102,66) and (44,0) to characterize delay (setting to inf)
Warning 636: Unable to route between blocks at (102,66) and (45,0) to characterize delay (setting to inf)
Warning 637: Unable to route between blocks at (102,66) and (46,0) to characterize delay (setting to inf)
Warning 638: Unable to route between blocks at (102,66) and (47,0) to characterize delay (setting to inf)
Warning 639: Unable to route between blocks at (102,66) and (48,0) to characterize delay (setting to inf)
Warning 640: Unable to route between blocks at (102,66) and (49,0) to characterize delay (setting to inf)
Warning 641: Unable to route between blocks at (102,66) and (50,0) to characterize delay (setting to inf)
Warning 642: Unable to route between blocks at (102,66) and (51,0) to characterize delay (setting to inf)
Warning 643: Unable to route between blocks at (102,66) and (52,0) to characterize delay (setting to inf)
Warning 644: Unable to route between blocks at (102,66) and (53,0) to characterize delay (setting to inf)
Warning 645: Unable to route between blocks at (102,66) and (54,0) to characterize delay (setting to inf)
Warning 646: Unable to route between blocks at (102,66) and (55,0) to characterize delay (setting to inf)
Warning 647: Unable to route between blocks at (102,66) and (56,0) to characterize delay (setting to inf)
Warning 648: Unable to route between blocks at (102,66) and (57,0) to characterize delay (setting to inf)
Warning 649: Unable to route between blocks at (102,66) and (58,0) to characterize delay (setting to inf)
Warning 650: Unable to route between blocks at (102,66) and (59,0) to characterize delay (setting to inf)
Warning 651: Unable to route between blocks at (102,66) and (60,0) to characterize delay (setting to inf)
Warning 652: Unable to route between blocks at (102,66) and (61,0) to characterize delay (setting to inf)
Warning 653: Unable to route between blocks at (102,66) and (62,0) to characterize delay (setting to inf)
Warning 654: Unable to route between blocks at (102,66) and (63,0) to characterize delay (setting to inf)
Warning 655: Unable to route between blocks at (102,66) and (64,0) to characterize delay (setting to inf)
Warning 656: Unable to route between blocks at (102,66) and (65,0) to characterize delay (setting to inf)
Warning 657: Unable to route between blocks at (102,66) and (66,0) to characterize delay (setting to inf)
Warning 658: Unable to route between blocks at (102,66) and (67,0) to characterize delay (setting to inf)
Warning 659: Unable to route between blocks at (102,66) and (68,0) to characterize delay (setting to inf)
Warning 660: Unable to route between blocks at (102,66) and (69,0) to characterize delay (setting to inf)
Warning 661: Unable to route between blocks at (102,66) and (70,0) to characterize delay (setting to inf)
Warning 662: Unable to route between blocks at (102,66) and (71,0) to characterize delay (setting to inf)
Warning 663: Unable to route between blocks at (102,66) and (72,0) to characterize delay (setting to inf)
Warning 664: Unable to route between blocks at (102,66) and (73,0) to characterize delay (setting to inf)
Warning 665: Unable to route between blocks at (102,66) and (74,0) to characterize delay (setting to inf)
Warning 666: Unable to route between blocks at (102,66) and (75,0) to characterize delay (setting to inf)
Warning 667: Unable to route between blocks at (102,66) and (76,0) to characterize delay (setting to inf)
Warning 668: Unable to route between blocks at (102,66) and (77,0) to characterize delay (setting to inf)
Warning 669: Unable to route between blocks at (102,66) and (78,0) to characterize delay (setting to inf)
Warning 670: Unable to route between blocks at (102,66) and (79,0) to characterize delay (setting to inf)
Warning 671: Unable to route between blocks at (102,66) and (80,0) to characterize delay (setting to inf)
Warning 672: Unable to route between blocks at (102,66) and (81,0) to characterize delay (setting to inf)
Warning 673: Unable to route between blocks at (102,66) and (82,0) to characterize delay (setting to inf)
Warning 674: Unable to route between blocks at (102,66) and (83,0) to characterize delay (setting to inf)
Warning 675: Unable to route between blocks at (102,66) and (84,0) to characterize delay (setting to inf)
Warning 676: Unable to route between blocks at (102,66) and (85,0) to characterize delay (setting to inf)
Warning 677: Unable to route between blocks at (102,66) and (86,0) to characterize delay (setting to inf)
Warning 678: Unable to route between blocks at (102,66) and (87,0) to characterize delay (setting to inf)
Warning 679: Unable to route between blocks at (102,66) and (88,0) to characterize delay (setting to inf)
Warning 680: Unable to route between blocks at (102,66) and (89,0) to characterize delay (setting to inf)
Warning 681: Unable to route between blocks at (102,66) and (90,0) to characterize delay (setting to inf)
Warning 682: Unable to route between blocks at (102,66) and (91,0) to characterize delay (setting to inf)
Warning 683: Unable to route between blocks at (102,66) and (92,0) to characterize delay (setting to inf)
Warning 684: Unable to route between blocks at (102,66) and (93,0) to characterize delay (setting to inf)
Warning 685: Unable to route between blocks at (102,66) and (94,0) to characterize delay (setting to inf)
Warning 686: Unable to route between blocks at (102,66) and (95,0) to characterize delay (setting to inf)
Warning 687: Unable to route between blocks at (102,66) and (96,0) to characterize delay (setting to inf)
Warning 688: Unable to route between blocks at (102,66) and (97,0) to characterize delay (setting to inf)
Warning 689: Unable to route between blocks at (102,66) and (98,0) to characterize delay (setting to inf)
Warning 690: Unable to route between blocks at (102,66) and (99,0) to characterize delay (setting to inf)
Warning 691: Unable to route between blocks at (102,66) and (100,0) to characterize delay (setting to inf)
Warning 692: Unable to route between blocks at (102,66) and (101,0) to characterize delay (setting to inf)
Warning 693: Unable to route between blocks at (102,66) and (102,0) to characterize delay (setting to inf)
Warning 694: Unable to route between blocks at (102,4) and (0,4) to characterize delay (setting to inf)
Warning 695: Unable to route between blocks at (102,4) and (0,5) to characterize delay (setting to inf)
Warning 696: Unable to route between blocks at (102,4) and (0,6) to characterize delay (setting to inf)
Warning 697: Unable to route between blocks at (102,4) and (0,7) to characterize delay (setting to inf)
Warning 698: Unable to route between blocks at (102,4) and (0,8) to characterize delay (setting to inf)
Warning 699: Unable to route between blocks at (102,4) and (0,9) to characterize delay (setting to inf)
Warning 700: Unable to route between blocks at (102,4) and (0,10) to characterize delay (setting to inf)
Warning 701: Unable to route between blocks at (102,4) and (0,11) to characterize delay (setting to inf)
Warning 702: Unable to route between blocks at (102,4) and (0,12) to characterize delay (setting to inf)
Warning 703: Unable to route between blocks at (102,4) and (0,13) to characterize delay (setting to inf)
Warning 704: Unable to route between blocks at (102,4) and (0,14) to characterize delay (setting to inf)
Warning 705: Unable to route between blocks at (102,4) and (0,15) to characterize delay (setting to inf)
Warning 706: Unable to route between blocks at (102,4) and (0,16) to characterize delay (setting to inf)
Warning 707: Unable to route between blocks at (102,4) and (0,17) to characterize delay (setting to inf)
Warning 708: Unable to route between blocks at (102,4) and (0,18) to characterize delay (setting to inf)
Warning 709: Unable to route between blocks at (102,4) and (0,19) to characterize delay (setting to inf)
Warning 710: Unable to route between blocks at (102,4) and (0,20) to characterize delay (setting to inf)
Warning 711: Unable to route between blocks at (102,4) and (0,21) to characterize delay (setting to inf)
Warning 712: Unable to route between blocks at (102,4) and (0,22) to characterize delay (setting to inf)
Warning 713: Unable to route between blocks at (102,4) and (0,23) to characterize delay (setting to inf)
Warning 714: Unable to route between blocks at (102,4) and (0,24) to characterize delay (setting to inf)
Warning 715: Unable to route between blocks at (102,4) and (0,25) to characterize delay (setting to inf)
Warning 716: Unable to route between blocks at (102,4) and (0,26) to characterize delay (setting to inf)
Warning 717: Unable to route between blocks at (102,4) and (0,27) to characterize delay (setting to inf)
Warning 718: Unable to route between blocks at (102,4) and (0,28) to characterize delay (setting to inf)
Warning 719: Unable to route between blocks at (102,4) and (0,29) to characterize delay (setting to inf)
Warning 720: Unable to route between blocks at (102,4) and (0,30) to characterize delay (setting to inf)
Warning 721: Unable to route between blocks at (102,4) and (0,31) to characterize delay (setting to inf)
Warning 722: Unable to route between blocks at (102,4) and (0,32) to characterize delay (setting to inf)
Warning 723: Unable to route between blocks at (102,4) and (0,33) to characterize delay (setting to inf)
Warning 724: Unable to route between blocks at (102,4) and (0,34) to characterize delay (setting to inf)
Warning 725: Unable to route between blocks at (102,4) and (0,35) to characterize delay (setting to inf)
Warning 726: Unable to route between blocks at (102,4) and (0,36) to characterize delay (setting to inf)
Warning 727: Unable to route between blocks at (102,4) and (0,37) to characterize delay (setting to inf)
Warning 728: Unable to route between blocks at (102,4) and (0,38) to characterize delay (setting to inf)
Warning 729: Unable to route between blocks at (102,4) and (0,39) to characterize delay (setting to inf)
Warning 730: Unable to route between blocks at (102,4) and (0,40) to characterize delay (setting to inf)
Warning 731: Unable to route between blocks at (102,4) and (0,41) to characterize delay (setting to inf)
Warning 732: Unable to route between blocks at (102,4) and (0,42) to characterize delay (setting to inf)
Warning 733: Unable to route between blocks at (102,4) and (0,43) to characterize delay (setting to inf)
Warning 734: Unable to route between blocks at (102,4) and (0,44) to characterize delay (setting to inf)
Warning 735: Unable to route between blocks at (102,4) and (0,45) to characterize delay (setting to inf)
Warning 736: Unable to route between blocks at (102,4) and (0,46) to characterize delay (setting to inf)
Warning 737: Unable to route between blocks at (102,4) and (0,47) to characterize delay (setting to inf)
Warning 738: Unable to route between blocks at (102,4) and (0,48) to characterize delay (setting to inf)
Warning 739: Unable to route between blocks at (102,4) and (0,49) to characterize delay (setting to inf)
Warning 740: Unable to route between blocks at (102,4) and (0,50) to characterize delay (setting to inf)
Warning 741: Unable to route between blocks at (102,4) and (0,51) to characterize delay (setting to inf)
Warning 742: Unable to route between blocks at (102,4) and (0,52) to characterize delay (setting to inf)
Warning 743: Unable to route between blocks at (102,4) and (0,53) to characterize delay (setting to inf)
Warning 744: Unable to route between blocks at (102,4) and (0,54) to characterize delay (setting to inf)
Warning 745: Unable to route between blocks at (102,4) and (0,55) to characterize delay (setting to inf)
Warning 746: Unable to route between blocks at (102,4) and (0,56) to characterize delay (setting to inf)
Warning 747: Unable to route between blocks at (102,4) and (0,57) to characterize delay (setting to inf)
Warning 748: Unable to route between blocks at (102,4) and (0,58) to characterize delay (setting to inf)
Warning 749: Unable to route between blocks at (102,4) and (0,59) to characterize delay (setting to inf)
Warning 750: Unable to route between blocks at (102,4) and (0,60) to characterize delay (setting to inf)
Warning 751: Unable to route between blocks at (102,4) and (0,61) to characterize delay (setting to inf)
Warning 752: Unable to route between blocks at (102,4) and (0,62) to characterize delay (setting to inf)
Warning 753: Unable to route between blocks at (102,4) and (0,63) to characterize delay (setting to inf)
Warning 754: Unable to route between blocks at (102,4) and (0,64) to characterize delay (setting to inf)
Warning 755: Unable to route between blocks at (102,4) and (0,65) to characterize delay (setting to inf)
Warning 756: Unable to route between blocks at (102,4) and (0,66) to characterize delay (setting to inf)
Warning 757: Unable to route between blocks at (102,4) and (0,67) to characterize delay (setting to inf)
Warning 758: Unable to route between blocks at (102,4) and (0,68) to characterize delay (setting to inf)
Warning 759: Unable to route between blocks at (102,4) and (0,69) to characterize delay (setting to inf)
Warning 760: Unable to route between blocks at (102,4) and (1,69) to characterize delay (setting to inf)
Warning 761: Unable to route between blocks at (102,4) and (2,69) to characterize delay (setting to inf)
Warning 762: Unable to route between blocks at (102,4) and (3,69) to characterize delay (setting to inf)
Warning 763: Unable to route between blocks at (102,4) and (4,69) to characterize delay (setting to inf)
Warning 764: Unable to route between blocks at (102,4) and (5,69) to characterize delay (setting to inf)
Warning 765: Unable to route between blocks at (102,4) and (6,69) to characterize delay (setting to inf)
Warning 766: Unable to route between blocks at (102,4) and (7,69) to characterize delay (setting to inf)
Warning 767: Unable to route between blocks at (102,4) and (8,69) to characterize delay (setting to inf)
Warning 768: Unable to route between blocks at (102,4) and (9,69) to characterize delay (setting to inf)
Warning 769: Unable to route between blocks at (102,4) and (10,69) to characterize delay (setting to inf)
Warning 770: Unable to route between blocks at (102,4) and (11,69) to characterize delay (setting to inf)
Warning 771: Unable to route between blocks at (102,4) and (12,69) to characterize delay (setting to inf)
Warning 772: Unable to route between blocks at (102,4) and (13,69) to characterize delay (setting to inf)
Warning 773: Unable to route between blocks at (102,4) and (14,69) to characterize delay (setting to inf)
Warning 774: Unable to route between blocks at (102,4) and (15,69) to characterize delay (setting to inf)
Warning 775: Unable to route between blocks at (102,4) and (16,69) to characterize delay (setting to inf)
Warning 776: Unable to route between blocks at (102,4) and (17,69) to characterize delay (setting to inf)
Warning 777: Unable to route between blocks at (102,4) and (18,69) to characterize delay (setting to inf)
Warning 778: Unable to route between blocks at (102,4) and (19,69) to characterize delay (setting to inf)
Warning 779: Unable to route between blocks at (102,4) and (20,69) to characterize delay (setting to inf)
Warning 780: Unable to route between blocks at (102,4) and (21,69) to characterize delay (setting to inf)
Warning 781: Unable to route between blocks at (102,4) and (22,69) to characterize delay (setting to inf)
Warning 782: Unable to route between blocks at (102,4) and (23,69) to characterize delay (setting to inf)
Warning 783: Unable to route between blocks at (102,4) and (24,69) to characterize delay (setting to inf)
Warning 784: Unable to route between blocks at (102,4) and (25,69) to characterize delay (setting to inf)
Warning 785: Unable to route between blocks at (102,4) and (26,69) to characterize delay (setting to inf)
Warning 786: Unable to route between blocks at (102,4) and (27,69) to characterize delay (setting to inf)
Warning 787: Unable to route between blocks at (102,4) and (28,69) to characterize delay (setting to inf)
Warning 788: Unable to route between blocks at (102,4) and (29,69) to characterize delay (setting to inf)
Warning 789: Unable to route between blocks at (102,4) and (30,69) to characterize delay (setting to inf)
Warning 790: Unable to route between blocks at (102,4) and (31,69) to characterize delay (setting to inf)
Warning 791: Unable to route between blocks at (102,4) and (32,69) to characterize delay (setting to inf)
Warning 792: Unable to route between blocks at (102,4) and (33,69) to characterize delay (setting to inf)
Warning 793: Unable to route between blocks at (102,4) and (34,69) to characterize delay (setting to inf)
Warning 794: Unable to route between blocks at (102,4) and (35,69) to characterize delay (setting to inf)
Warning 795: Unable to route between blocks at (102,4) and (36,69) to characterize delay (setting to inf)
Warning 796: Unable to route between blocks at (102,4) and (37,69) to characterize delay (setting to inf)
Warning 797: Unable to route between blocks at (102,4) and (38,69) to characterize delay (setting to inf)
Warning 798: Unable to route between blocks at (102,4) and (39,69) to characterize delay (setting to inf)
Warning 799: Unable to route between blocks at (102,4) and (40,69) to characterize delay (setting to inf)
Warning 800: Unable to route between blocks at (102,4) and (41,69) to characterize delay (setting to inf)
Warning 801: Unable to route between blocks at (102,4) and (42,69) to characterize delay (setting to inf)
Warning 802: Unable to route between blocks at (102,4) and (43,69) to characterize delay (setting to inf)
Warning 803: Unable to route between blocks at (102,4) and (44,69) to characterize delay (setting to inf)
Warning 804: Unable to route between blocks at (102,4) and (45,69) to characterize delay (setting to inf)
Warning 805: Unable to route between blocks at (102,4) and (46,69) to characterize delay (setting to inf)
Warning 806: Unable to route between blocks at (102,4) and (47,69) to characterize delay (setting to inf)
Warning 807: Unable to route between blocks at (102,4) and (48,69) to characterize delay (setting to inf)
Warning 808: Unable to route between blocks at (102,4) and (49,69) to characterize delay (setting to inf)
Warning 809: Unable to route between blocks at (102,4) and (50,69) to characterize delay (setting to inf)
Warning 810: Unable to route between blocks at (102,4) and (51,69) to characterize delay (setting to inf)
Warning 811: Unable to route between blocks at (102,4) and (52,69) to characterize delay (setting to inf)
Warning 812: Unable to route between blocks at (102,4) and (53,69) to characterize delay (setting to inf)
Warning 813: Unable to route between blocks at (102,4) and (54,69) to characterize delay (setting to inf)
Warning 814: Unable to route between blocks at (102,4) and (55,69) to characterize delay (setting to inf)
Warning 815: Unable to route between blocks at (102,4) and (56,69) to characterize delay (setting to inf)
Warning 816: Unable to route between blocks at (102,4) and (57,69) to characterize delay (setting to inf)
Warning 817: Unable to route between blocks at (102,4) and (58,69) to characterize delay (setting to inf)
Warning 818: Unable to route between blocks at (102,4) and (59,69) to characterize delay (setting to inf)
Warning 819: Unable to route between blocks at (102,4) and (60,69) to characterize delay (setting to inf)
Warning 820: Unable to route between blocks at (102,4) and (61,69) to characterize delay (setting to inf)
Warning 821: Unable to route between blocks at (102,4) and (62,69) to characterize delay (setting to inf)
Warning 822: Unable to route between blocks at (102,4) and (63,69) to characterize delay (setting to inf)
Warning 823: Unable to route between blocks at (102,4) and (64,69) to characterize delay (setting to inf)
Warning 824: Unable to route between blocks at (102,4) and (65,69) to characterize delay (setting to inf)
Warning 825: Unable to route between blocks at (102,4) and (66,69) to characterize delay (setting to inf)
Warning 826: Unable to route between blocks at (102,4) and (67,69) to characterize delay (setting to inf)
Warning 827: Unable to route between blocks at (102,4) and (68,69) to characterize delay (setting to inf)
Warning 828: Unable to route between blocks at (102,4) and (69,69) to characterize delay (setting to inf)
Warning 829: Unable to route between blocks at (102,4) and (70,69) to characterize delay (setting to inf)
Warning 830: Unable to route between blocks at (102,4) and (71,69) to characterize delay (setting to inf)
Warning 831: Unable to route between blocks at (102,4) and (72,69) to characterize delay (setting to inf)
Warning 832: Unable to route between blocks at (102,4) and (73,69) to characterize delay (setting to inf)
Warning 833: Unable to route between blocks at (102,4) and (74,69) to characterize delay (setting to inf)
Warning 834: Unable to route between blocks at (102,4) and (75,69) to characterize delay (setting to inf)
Warning 835: Unable to route between blocks at (102,4) and (76,69) to characterize delay (setting to inf)
Warning 836: Unable to route between blocks at (102,4) and (77,69) to characterize delay (setting to inf)
Warning 837: Unable to route between blocks at (102,4) and (78,69) to characterize delay (setting to inf)
Warning 838: Unable to route between blocks at (102,4) and (79,69) to characterize delay (setting to inf)
Warning 839: Unable to route between blocks at (102,4) and (80,69) to characterize delay (setting to inf)
Warning 840: Unable to route between blocks at (102,4) and (81,69) to characterize delay (setting to inf)
Warning 841: Unable to route between blocks at (102,4) and (82,69) to characterize delay (setting to inf)
Warning 842: Unable to route between blocks at (102,4) and (83,69) to characterize delay (setting to inf)
Warning 843: Unable to route between blocks at (102,4) and (84,69) to characterize delay (setting to inf)
Warning 844: Unable to route between blocks at (102,4) and (85,69) to characterize delay (setting to inf)
Warning 845: Unable to route between blocks at (102,4) and (86,69) to characterize delay (setting to inf)
Warning 846: Unable to route between blocks at (102,4) and (87,69) to characterize delay (setting to inf)
Warning 847: Unable to route between blocks at (102,4) and (88,69) to characterize delay (setting to inf)
Warning 848: Unable to route between blocks at (102,4) and (89,69) to characterize delay (setting to inf)
Warning 849: Unable to route between blocks at (102,4) and (90,69) to characterize delay (setting to inf)
Warning 850: Unable to route between blocks at (102,4) and (91,69) to characterize delay (setting to inf)
Warning 851: Unable to route between blocks at (102,4) and (92,69) to characterize delay (setting to inf)
Warning 852: Unable to route between blocks at (102,4) and (93,69) to characterize delay (setting to inf)
Warning 853: Unable to route between blocks at (102,4) and (94,69) to characterize delay (setting to inf)
Warning 854: Unable to route between blocks at (102,4) and (95,69) to characterize delay (setting to inf)
Warning 855: Unable to route between blocks at (102,4) and (96,69) to characterize delay (setting to inf)
Warning 856: Unable to route between blocks at (102,4) and (97,69) to characterize delay (setting to inf)
Warning 857: Unable to route between blocks at (102,4) and (98,69) to characterize delay (setting to inf)
Warning 858: Unable to route between blocks at (102,4) and (99,69) to characterize delay (setting to inf)
Warning 859: Unable to route between blocks at (102,4) and (100,69) to characterize delay (setting to inf)
Warning 860: Unable to route between blocks at (102,4) and (101,69) to characterize delay (setting to inf)
Warning 861: Unable to route between blocks at (102,4) and (102,69) to characterize delay (setting to inf)
Warning 862: Unable to route between blocks at (4,66) and (4,0) to characterize delay (setting to inf)
Warning 863: Unable to route between blocks at (4,66) and (5,0) to characterize delay (setting to inf)
Warning 864: Unable to route between blocks at (4,66) and (6,0) to characterize delay (setting to inf)
Warning 865: Unable to route between blocks at (4,66) and (7,0) to characterize delay (setting to inf)
Warning 866: Unable to route between blocks at (4,66) and (8,0) to characterize delay (setting to inf)
Warning 867: Unable to route between blocks at (4,66) and (9,0) to characterize delay (setting to inf)
Warning 868: Unable to route between blocks at (4,66) and (10,0) to characterize delay (setting to inf)
Warning 869: Unable to route between blocks at (4,66) and (11,0) to characterize delay (setting to inf)
Warning 870: Unable to route between blocks at (4,66) and (12,0) to characterize delay (setting to inf)
Warning 871: Unable to route between blocks at (4,66) and (13,0) to characterize delay (setting to inf)
Warning 872: Unable to route between blocks at (4,66) and (14,0) to characterize delay (setting to inf)
Warning 873: Unable to route between blocks at (4,66) and (15,0) to characterize delay (setting to inf)
Warning 874: Unable to route between blocks at (4,66) and (16,0) to characterize delay (setting to inf)
Warning 875: Unable to route between blocks at (4,66) and (17,0) to characterize delay (setting to inf)
Warning 876: Unable to route between blocks at (4,66) and (18,0) to characterize delay (setting to inf)
Warning 877: Unable to route between blocks at (4,66) and (19,0) to characterize delay (setting to inf)
Warning 878: Unable to route between blocks at (4,66) and (20,0) to characterize delay (setting to inf)
Warning 879: Unable to route between blocks at (4,66) and (21,0) to characterize delay (setting to inf)
Warning 880: Unable to route between blocks at (4,66) and (22,0) to characterize delay (setting to inf)
Warning 881: Unable to route between blocks at (4,66) and (23,0) to characterize delay (setting to inf)
Warning 882: Unable to route between blocks at (4,66) and (24,0) to characterize delay (setting to inf)
Warning 883: Unable to route between blocks at (4,66) and (25,0) to characterize delay (setting to inf)
Warning 884: Unable to route between blocks at (4,66) and (26,0) to characterize delay (setting to inf)
Warning 885: Unable to route between blocks at (4,66) and (27,0) to characterize delay (setting to inf)
Warning 886: Unable to route between blocks at (4,66) and (28,0) to characterize delay (setting to inf)
Warning 887: Unable to route between blocks at (4,66) and (29,0) to characterize delay (setting to inf)
Warning 888: Unable to route between blocks at (4,66) and (30,0) to characterize delay (setting to inf)
Warning 889: Unable to route between blocks at (4,66) and (31,0) to characterize delay (setting to inf)
Warning 890: Unable to route between blocks at (4,66) and (32,0) to characterize delay (setting to inf)
Warning 891: Unable to route between blocks at (4,66) and (33,0) to characterize delay (setting to inf)
Warning 892: Unable to route between blocks at (4,66) and (34,0) to characterize delay (setting to inf)
Warning 893: Unable to route between blocks at (4,66) and (35,0) to characterize delay (setting to inf)
Warning 894: Unable to route between blocks at (4,66) and (36,0) to characterize delay (setting to inf)
Warning 895: Unable to route between blocks at (4,66) and (37,0) to characterize delay (setting to inf)
Warning 896: Unable to route between blocks at (4,66) and (38,0) to characterize delay (setting to inf)
Warning 897: Unable to route between blocks at (4,66) and (39,0) to characterize delay (setting to inf)
Warning 898: Unable to route between blocks at (4,66) and (40,0) to characterize delay (setting to inf)
Warning 899: Unable to route between blocks at (4,66) and (41,0) to characterize delay (setting to inf)
Warning 900: Unable to route between blocks at (4,66) and (42,0) to characterize delay (setting to inf)
Warning 901: Unable to route between blocks at (4,66) and (43,0) to characterize delay (setting to inf)
Warning 902: Unable to route between blocks at (4,66) and (44,0) to characterize delay (setting to inf)
Warning 903: Unable to route between blocks at (4,66) and (45,0) to characterize delay (setting to inf)
Warning 904: Unable to route between blocks at (4,66) and (46,0) to characterize delay (setting to inf)
Warning 905: Unable to route between blocks at (4,66) and (47,0) to characterize delay (setting to inf)
Warning 906: Unable to route between blocks at (4,66) and (48,0) to characterize delay (setting to inf)
Warning 907: Unable to route between blocks at (4,66) and (49,0) to characterize delay (setting to inf)
Warning 908: Unable to route between blocks at (4,66) and (50,0) to characterize delay (setting to inf)
Warning 909: Unable to route between blocks at (4,66) and (51,0) to characterize delay (setting to inf)
Warning 910: Unable to route between blocks at (4,66) and (52,0) to characterize delay (setting to inf)
Warning 911: Unable to route between blocks at (4,66) and (53,0) to characterize delay (setting to inf)
Warning 912: Unable to route between blocks at (4,66) and (54,0) to characterize delay (setting to inf)
Warning 913: Unable to route between blocks at (4,66) and (55,0) to characterize delay (setting to inf)
Warning 914: Unable to route between blocks at (4,66) and (56,0) to characterize delay (setting to inf)
Warning 915: Unable to route between blocks at (4,66) and (57,0) to characterize delay (setting to inf)
Warning 916: Unable to route between blocks at (4,66) and (58,0) to characterize delay (setting to inf)
Warning 917: Unable to route between blocks at (4,66) and (59,0) to characterize delay (setting to inf)
Warning 918: Unable to route between blocks at (4,66) and (60,0) to characterize delay (setting to inf)
Warning 919: Unable to route between blocks at (4,66) and (61,0) to characterize delay (setting to inf)
Warning 920: Unable to route between blocks at (4,66) and (62,0) to characterize delay (setting to inf)
Warning 921: Unable to route between blocks at (4,66) and (63,0) to characterize delay (setting to inf)
Warning 922: Unable to route between blocks at (4,66) and (64,0) to characterize delay (setting to inf)
Warning 923: Unable to route between blocks at (4,66) and (65,0) to characterize delay (setting to inf)
Warning 924: Unable to route between blocks at (4,66) and (66,0) to characterize delay (setting to inf)
Warning 925: Unable to route between blocks at (4,66) and (67,0) to characterize delay (setting to inf)
Warning 926: Unable to route between blocks at (4,66) and (68,0) to characterize delay (setting to inf)
Warning 927: Unable to route between blocks at (4,66) and (69,0) to characterize delay (setting to inf)
Warning 928: Unable to route between blocks at (4,66) and (70,0) to characterize delay (setting to inf)
Warning 929: Unable to route between blocks at (4,66) and (71,0) to characterize delay (setting to inf)
Warning 930: Unable to route between blocks at (4,66) and (72,0) to characterize delay (setting to inf)
Warning 931: Unable to route between blocks at (4,66) and (73,0) to characterize delay (setting to inf)
Warning 932: Unable to route between blocks at (4,66) and (74,0) to characterize delay (setting to inf)
Warning 933: Unable to route between blocks at (4,66) and (75,0) to characterize delay (setting to inf)
Warning 934: Unable to route between blocks at (4,66) and (76,0) to characterize delay (setting to inf)
Warning 935: Unable to route between blocks at (4,66) and (77,0) to characterize delay (setting to inf)
Warning 936: Unable to route between blocks at (4,66) and (78,0) to characterize delay (setting to inf)
Warning 937: Unable to route between blocks at (4,66) and (79,0) to characterize delay (setting to inf)
Warning 938: Unable to route between blocks at (4,66) and (80,0) to characterize delay (setting to inf)
Warning 939: Unable to route between blocks at (4,66) and (81,0) to characterize delay (setting to inf)
Warning 940: Unable to route between blocks at (4,66) and (82,0) to characterize delay (setting to inf)
Warning 941: Unable to route between blocks at (4,66) and (83,0) to characterize delay (setting to inf)
Warning 942: Unable to route between blocks at (4,66) and (84,0) to characterize delay (setting to inf)
Warning 943: Unable to route between blocks at (4,66) and (85,0) to characterize delay (setting to inf)
Warning 944: Unable to route between blocks at (4,66) and (86,0) to characterize delay (setting to inf)
Warning 945: Unable to route between blocks at (4,66) and (87,0) to characterize delay (setting to inf)
Warning 946: Unable to route between blocks at (4,66) and (88,0) to characterize delay (setting to inf)
Warning 947: Unable to route between blocks at (4,66) and (89,0) to characterize delay (setting to inf)
Warning 948: Unable to route between blocks at (4,66) and (90,0) to characterize delay (setting to inf)
Warning 949: Unable to route between blocks at (4,66) and (91,0) to characterize delay (setting to inf)
Warning 950: Unable to route between blocks at (4,66) and (92,0) to characterize delay (setting to inf)
Warning 951: Unable to route between blocks at (4,66) and (93,0) to characterize delay (setting to inf)
Warning 952: Unable to route between blocks at (4,66) and (94,0) to characterize delay (setting to inf)
Warning 953: Unable to route between blocks at (4,66) and (95,0) to characterize delay (setting to inf)
Warning 954: Unable to route between blocks at (4,66) and (96,0) to characterize delay (setting to inf)
Warning 955: Unable to route between blocks at (4,66) and (97,0) to characterize delay (setting to inf)
Warning 956: Unable to route between blocks at (4,66) and (98,0) to characterize delay (setting to inf)
Warning 957: Unable to route between blocks at (4,66) and (99,0) to characterize delay (setting to inf)
Warning 958: Unable to route between blocks at (4,66) and (100,0) to characterize delay (setting to inf)
Warning 959: Unable to route between blocks at (4,66) and (101,0) to characterize delay (setting to inf)
Warning 960: Unable to route between blocks at (4,66) and (102,0) to characterize delay (setting to inf)
Warning 961: Unable to route between blocks at (4,66) and (103,0) to characterize delay (setting to inf)
Warning 962: Unable to route between blocks at (4,66) and (104,0) to characterize delay (setting to inf)
Warning 963: Unable to route between blocks at (4,66) and (105,0) to characterize delay (setting to inf)
Warning 964: Unable to route between blocks at (4,66) and (105,1) to characterize delay (setting to inf)
Warning 965: Unable to route between blocks at (4,66) and (105,2) to characterize delay (setting to inf)
Warning 966: Unable to route between blocks at (4,66) and (105,3) to characterize delay (setting to inf)
Warning 967: Unable to route between blocks at (4,66) and (105,4) to characterize delay (setting to inf)
Warning 968: Unable to route between blocks at (4,66) and (105,5) to characterize delay (setting to inf)
Warning 969: Unable to route between blocks at (4,66) and (105,6) to characterize delay (setting to inf)
Warning 970: Unable to route between blocks at (4,66) and (105,7) to characterize delay (setting to inf)
Warning 971: Unable to route between blocks at (4,66) and (105,8) to characterize delay (setting to inf)
Warning 972: Unable to route between blocks at (4,66) and (105,9) to characterize delay (setting to inf)
Warning 973: Unable to route between blocks at (4,66) and (105,10) to characterize delay (setting to inf)
Warning 974: Unable to route between blocks at (4,66) and (105,11) to characterize delay (setting to inf)
Warning 975: Unable to route between blocks at (4,66) and (105,12) to characterize delay (setting to inf)
Warning 976: Unable to route between blocks at (4,66) and (105,13) to characterize delay (setting to inf)
Warning 977: Unable to route between blocks at (4,66) and (105,14) to characterize delay (setting to inf)
Warning 978: Unable to route between blocks at (4,66) and (105,15) to characterize delay (setting to inf)
Warning 979: Unable to route between blocks at (4,66) and (105,16) to characterize delay (setting to inf)
Warning 980: Unable to route between blocks at (4,66) and (105,17) to characterize delay (setting to inf)
Warning 981: Unable to route between blocks at (4,66) and (105,18) to characterize delay (setting to inf)
Warning 982: Unable to route between blocks at (4,66) and (105,19) to characterize delay (setting to inf)
Warning 983: Unable to route between blocks at (4,66) and (105,20) to characterize delay (setting to inf)
Warning 984: Unable to route between blocks at (4,66) and (105,21) to characterize delay (setting to inf)
Warning 985: Unable to route between blocks at (4,66) and (105,22) to characterize delay (setting to inf)
Warning 986: Unable to route between blocks at (4,66) and (105,23) to characterize delay (setting to inf)
Warning 987: Unable to route between blocks at (4,66) and (105,24) to characterize delay (setting to inf)
Warning 988: Unable to route between blocks at (4,66) and (105,25) to characterize delay (setting to inf)
Warning 989: Unable to route between blocks at (4,66) and (105,26) to characterize delay (setting to inf)
Warning 990: Unable to route between blocks at (4,66) and (105,27) to characterize delay (setting to inf)
Warning 991: Unable to route between blocks at (4,66) and (105,28) to characterize delay (setting to inf)
Warning 992: Unable to route between blocks at (4,66) and (105,29) to characterize delay (setting to inf)
Warning 993: Unable to route between blocks at (4,66) and (105,30) to characterize delay (setting to inf)
Warning 994: Unable to route between blocks at (4,66) and (105,31) to characterize delay (setting to inf)
Warning 995: Unable to route between blocks at (4,66) and (105,32) to characterize delay (setting to inf)
Warning 996: Unable to route between blocks at (4,66) and (105,33) to characterize delay (setting to inf)
Warning 997: Unable to route between blocks at (4,66) and (105,34) to characterize delay (setting to inf)
Warning 998: Unable to route between blocks at (4,66) and (105,35) to characterize delay (setting to inf)
Warning 999: Unable to route between blocks at (4,66) and (105,36) to characterize delay (setting to inf)
Warning 1000: Unable to route between blocks at (4,66) and (105,37) to characterize delay (setting to inf)
Warning 1001: Unable to route between blocks at (4,66) and (105,38) to characterize delay (setting to inf)
Warning 1002: Unable to route between blocks at (4,66) and (105,39) to characterize delay (setting to inf)
Warning 1003: Unable to route between blocks at (4,66) and (105,40) to characterize delay (setting to inf)
Warning 1004: Unable to route between blocks at (4,66) and (105,41) to characterize delay (setting to inf)
Warning 1005: Unable to route between blocks at (4,66) and (105,42) to characterize delay (setting to inf)
Warning 1006: Unable to route between blocks at (4,66) and (105,43) to characterize delay (setting to inf)
Warning 1007: Unable to route between blocks at (4,66) and (105,44) to characterize delay (setting to inf)
Warning 1008: Unable to route between blocks at (4,66) and (105,45) to characterize delay (setting to inf)
Warning 1009: Unable to route between blocks at (4,66) and (105,46) to characterize delay (setting to inf)
Warning 1010: Unable to route between blocks at (4,66) and (105,47) to characterize delay (setting to inf)
Warning 1011: Unable to route between blocks at (4,66) and (105,48) to characterize delay (setting to inf)
Warning 1012: Unable to route between blocks at (4,66) and (105,49) to characterize delay (setting to inf)
Warning 1013: Unable to route between blocks at (4,66) and (105,50) to characterize delay (setting to inf)
Warning 1014: Unable to route between blocks at (4,66) and (105,51) to characterize delay (setting to inf)
Warning 1015: Unable to route between blocks at (4,66) and (105,52) to characterize delay (setting to inf)
Warning 1016: Unable to route between blocks at (4,66) and (105,53) to characterize delay (setting to inf)
Warning 1017: Unable to route between blocks at (4,66) and (105,54) to characterize delay (setting to inf)
Warning 1018: Unable to route between blocks at (4,66) and (105,55) to characterize delay (setting to inf)
Warning 1019: Unable to route between blocks at (4,66) and (105,56) to characterize delay (setting to inf)
Warning 1020: Unable to route between blocks at (4,66) and (105,57) to characterize delay (setting to inf)
Warning 1021: Unable to route between blocks at (4,66) and (105,58) to characterize delay (setting to inf)
Warning 1022: Unable to route between blocks at (4,66) and (105,59) to characterize delay (setting to inf)
Warning 1023: Unable to route between blocks at (4,66) and (105,60) to characterize delay (setting to inf)
Warning 1024: Unable to route between blocks at (4,66) and (105,61) to characterize delay (setting to inf)
Warning 1025: Unable to route between blocks at (4,66) and (105,62) to characterize delay (setting to inf)
Warning 1026: Unable to route between blocks at (4,66) and (105,63) to characterize delay (setting to inf)
Warning 1027: Unable to route between blocks at (4,66) and (105,64) to characterize delay (setting to inf)
Warning 1028: Unable to route between blocks at (4,66) and (105,65) to characterize delay (setting to inf)
Warning 1029: Unable to route between blocks at (4,66) and (105,66) to characterize delay (setting to inf)
## Computing delta delays took 134.18 seconds (max_rss 1095.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 134.26 seconds (max_rss 1095.3 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1095.3 MiB, delta_rss +0.0 MiB)

There are 385 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 12003

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 75.0209 td_cost: 3.00304e-07
Initial placement estimated Critical Path Delay (CPD): 7.17909 ns
Initial placement estimated setup Total Negative Slack (sTNS): -782.776 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -7.17909 ns

Initial placement estimated setup slack histogram:
[ -7.2e-09: -6.5e-09)  4 (  1.6%) |****
[ -6.5e-09: -5.9e-09)  7 (  2.9%) |*******
[ -5.9e-09: -5.2e-09) 18 (  7.4%) |******************
[ -5.2e-09: -4.6e-09) 35 ( 14.3%) |************************************
[ -4.6e-09:   -4e-09) 15 (  6.1%) |***************
[   -4e-09: -3.3e-09) 16 (  6.6%) |****************
[ -3.3e-09: -2.7e-09) 38 ( 15.6%) |***************************************
[ -2.7e-09:   -2e-09) 47 ( 19.3%) |************************************************
[   -2e-09: -1.4e-09) 33 ( 13.5%) |**********************************
[ -1.4e-09: -7.3e-10) 31 ( 12.7%) |********************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 470
Warning 1030: Starting t: 83 of 170 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 1.2e-03   0.814      44.53 1.8438e-07   7.117       -689   -7.117   0.589  0.0954  105.0     1.00       470  0.200
   2    0.0 1.2e-03   0.898      31.55 1.5015e-07   5.688       -567   -5.688   0.377  0.0577  105.0     1.00       940  0.950
   3    0.0 1.1e-03   0.897      25.29 9.4682e-08   5.375       -499   -5.375   0.311  0.0578   98.3     1.45      1410  0.950
   4    0.0 1.0e-03   0.980      22.98 7.6104e-08   4.308       -452   -4.308   0.330  0.0184   85.6     2.30      1880  0.950
   5    0.0 9.9e-04   0.993      22.21 8.1117e-08   3.756       -440   -3.756   0.291  0.0064   76.2     2.94      2350  0.950
   6    0.0 9.4e-04   0.989      21.73 7.0454e-08   3.756       -439   -3.756   0.285  0.0069   64.9     3.70      2820  0.950
   7    0.0 8.9e-04   0.992      21.15 6.3502e-08   3.774       -437   -3.774   0.315  0.0039   54.8     4.38      3290  0.950
   8    0.0 8.5e-04   0.999      21.19 6.4499e-08   3.708       -436   -3.708   0.315  0.0013   48.0     4.84      3760  0.950
   9    0.0 8.1e-04   0.840      17.47 4.867e-08    3.777       -435   -3.777   0.298  0.0220   42.0     5.24      4230  0.950
  10    0.0 7.7e-04   0.972      16.52 3.5394e-08   3.777       -394   -3.777   0.232  0.0189   36.0     5.64      4700  0.950
  11    0.0 7.3e-04   0.990      15.73 4.4811e-08   3.506       -386   -3.506   0.281  0.0113   28.5     6.15      5170  0.950
  12    0.0 6.9e-04   0.947      13.67 3.4616e-08   3.545       -372   -3.545   0.319  0.0276   24.0     6.45      5640  0.950
  13    0.0 6.6e-04   0.991      13.05 3.6497e-08   3.421       -365   -3.421   0.230  0.0047   21.1     6.65      6110  0.950
  14    0.0 6.2e-04   0.993      12.87 3.4668e-08   3.421       -362   -3.421   0.243  0.0045   16.6     6.95      6580  0.950
  15    0.0 5.9e-04   0.991      12.53 3.2736e-08   3.445       -358   -3.445   0.234  0.0036   13.4     7.17      7050  0.950
  16    0.0 5.6e-04   0.994      12.17 3.4215e-08   3.421       -363   -3.421   0.249  0.0038   10.6     7.35      7520  0.950
  17    0.0 5.4e-04   0.994      12.09 3.3299e-08   3.418       -363   -3.418   0.238  0.0026    8.6     7.49      7990  0.950
  18    0.0 5.1e-04   0.986      11.86 3.3176e-08   3.406       -360   -3.406   0.219  0.0124    6.8     7.61      8460  0.950
  19    0.0 4.8e-04   0.969      11.17 2.2866e-08   3.586       -355   -3.586   0.249  0.0185    5.3     7.71      8930  0.950
  20    0.0 4.6e-04   0.977      10.72 2.271e-08    3.518       -345   -3.518   0.228  0.0121    4.3     7.78      9400  0.950
  21    0.0 4.4e-04   0.989      10.37 2.8912e-08   3.351       -343   -3.351   0.217  0.0052    3.4     7.84      9870  0.950
  22    0.0 4.1e-04   0.989      10.06 2.8782e-08   3.351       -342   -3.351   0.230  0.0089    2.6     7.89     10340  0.950
  23    0.0 3.9e-04   0.995       9.62 2.7839e-08   3.351       -341   -3.351   0.177  0.0031    2.1     7.93     10810  0.950
  24    0.0 3.7e-04   0.995       9.48 2.7936e-08   3.351       -340   -3.351   0.147  0.0019    1.5     7.96     11280  0.950
  25    0.0 3.6e-04   0.993       9.41 2.7571e-08   3.351       -340   -3.351   0.170  0.0050    1.1     7.99     11750  0.950
  26    0.0 3.4e-04   0.997       9.29 2.7967e-08   3.335       -342   -3.335   0.130  0.0021    1.0     8.00     12220  0.950
  27    0.0 2.7e-04   0.998       9.23 2.9935e-08   3.293       -340   -3.293   0.115  0.0010    1.0     8.00     12690  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=9.21317, TD costs=2.99809e-08, CPD=  3.293 (ns) 
  28    0.0 2.2e-04   0.998       9.21 2.9881e-08   3.293       -341   -3.293   0.096  0.0010    1.0     8.00     13160  0.800
  29    0.0 1.7e-04   0.999       9.17 2.9662e-08   3.293       -341   -3.293   0.072  0.0008    1.0     8.00     13630  0.800
  30    0.0 1.4e-04   0.999       9.15 2.9756e-08   3.293       -340   -3.293   0.070  0.0004    1.0     8.00     14100  0.800
  31    0.0 1.1e-04   0.998       9.12 2.9704e-08   3.293       -340   -3.293   0.055  0.0009    1.0     8.00     14570  0.800
  32    0.0 8.9e-05   0.999       9.09 2.964e-08    3.293       -340   -3.293   0.034  0.0006    1.0     8.00     15040  0.800
  33    0.0 7.1e-05   0.999       9.09 2.9468e-08   3.293       -341   -3.293   0.049  0.0005    1.0     8.00     15510  0.800
  34    0.0 5.7e-05   1.000       9.06 2.9494e-08   3.293       -340   -3.293   0.036  0.0003    1.0     8.00     15980  0.800
  35    0.0 4.5e-05   0.998       9.01 2.9606e-08   3.293       -340   -3.293   0.040  0.0010    1.0     8.00     16450  0.800
  36    0.0 3.6e-05   1.000       8.99 2.9629e-08   3.293       -341   -3.293   0.043  0.0002    1.0     8.00     16920  0.800
  37    0.0 2.9e-05   1.000       8.99 2.9606e-08   3.293       -342   -3.293   0.053  0.0003    1.0     8.00     17390  0.800
  38    0.0 2.3e-05   1.000       8.99 2.9534e-08   3.293       -341   -3.293   0.038  0.0001    1.0     8.00     17860  0.800
  39    0.0 1.9e-05   1.000       8.99 2.9495e-08   3.293       -341   -3.293   0.032  0.0002    1.0     8.00     18330  0.800
  40    0.0 0.0e+00   1.000       8.98 2.9473e-08   3.293       -341   -3.293   0.021  0.0000    1.0     8.00     18800  0.800
## Placement Quench took 0.00 seconds (max_rss 1095.3 MiB)
post-quench CPD = 3.29297 (ns) 

BB estimate of min-dist (placement) wire length: 1437

Completed placement consistency check successfully.

Swaps called: 18970

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 3.29297 ns, Fmax: 303.678 MHz
Placement estimated setup Worst Negative Slack (sWNS): -3.29297 ns
Placement estimated setup Total Negative Slack (sTNS): -340.393 ns

Placement estimated setup slack histogram:
[ -3.3e-09:   -3e-09)  44 ( 18.0%) |*******************
[   -3e-09: -2.7e-09)  20 (  8.2%) |*********
[ -2.7e-09: -2.5e-09)   0 (  0.0%) |
[ -2.5e-09: -2.2e-09)   0 (  0.0%) |
[ -2.2e-09: -1.9e-09)   0 (  0.0%) |
[ -1.9e-09: -1.6e-09)   6 (  2.5%) |***
[ -1.6e-09: -1.3e-09)   0 (  0.0%) |
[ -1.3e-09: -1.1e-09)  35 ( 14.3%) |***************
[ -1.1e-09: -7.8e-10)  31 ( 12.7%) |*************
[ -7.8e-10:   -5e-10) 108 ( 44.3%) |***********************************************

Placement estimated geomean non-virtual intra-domain period: 3.29297 ns (303.678 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 3.29297 ns (303.678 MHz)

Placement cost: 0.999984, bb_cost: 8.98192, td_cost: 2.94715e-08, 

Placement resource usage:
  io   implemented as io_top : 150
  io   implemented as io_left: 1
  clb  implemented as clb    : 18
  bram implemented as bram   : 1

Placement number of temperatures: 40
Placement total # of swap attempts: 18970
	Swaps accepted:  3682 (19.4 %)
	Swaps rejected: 14998 (79.1 %)
	Swaps aborted:   290 ( 1.5 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                19.62            12.17           87.83          0.00         
                   Median                 18.54            27.47           71.82          0.71         
                   Centroid               18.30            27.77           72.17          0.06         
                   W. Centroid            19.42            27.42           72.53          0.05         
                   W. Median              4.34             6.68            92.59          0.73         

clb                Uniform                2.21             2.39            97.61          0.00         
                   Median                 2.41             18.34           76.20          5.46         
                   Centroid               2.42             14.35           85.65          0.00         
                   W. Centroid            2.49             14.59           82.03          3.38         
                   W. Median              0.47             0.00            86.52          13.48        
                   Crit. Uniform          2.55             0.21            99.79          0.00         
                   Feasible Region        2.52             0.21            87.66          12.13        

bram               Uniform                0.10             0.00            100.00         0.00         
                   Median                 0.13             4.17            79.17          16.67        
                   Centroid               0.12             9.09            72.73          18.18        
                   W. Centroid            0.13             0.00            75.00          25.00        
                   W. Median              0.03             0.00            80.00          20.00        
                   Crit. Uniform          2.08             0.00            100.00         0.00         
                   Feasible Region        2.13             0.00            68.07          31.93        


Placement Quench timing analysis took 0.000720743 seconds (0.000653858 STA, 6.6885e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0372471 seconds (0.0339509 STA, 0.00329613 slack) (42 full updates: 42 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.14 seconds (max_rss 1095.3 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.0372471 seconds (0.0339509 STA, 0.00329613 slack) (42 full updates: 42 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 245.72 seconds (max_rss 1095.3 MiB)
Incr Slack updates 42 in 0.00103102 sec
Full Max Req/Worst Slack updates 18 in 0.000186542 sec
Incr Max Req/Worst Slack updates 24 in 0.000327229 sec
Incr Criticality updates 21 in 0.000683945 sec
Full Criticality updates 21 in 0.000662743 sec
INFO: PLC: Design ram_true_reg_addr_dp_1024x32_verilator is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: ram_true_reg_addr_dp_1024x32_verilator
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/synthesis/ram_true_reg_addr_dp_1024x32_verilator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_true_reg_addr_dp_1024x32_verilator_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_true_reg_addr_dp_1024x32_verilator --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/placement/ram_true_reg_addr_dp_1024x32_verilator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/routing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/synthesis/ram_true_reg_addr_dp_1024x32_verilator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_true_reg_addr_dp_1024x32_verilator_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_true_reg_addr_dp_1024x32_verilator --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/placement/ram_true_reg_addr_dp_1024x32_verilator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/routing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml
Circuit name: ram_true_reg_addr_dp_1024x32_verilator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 16.7 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/placement/ram_true_reg_addr_dp_1024x32_verilator_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/routing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: ram_true_reg_addr_dp_1024x32_verilator_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.0 MiB, delta_rss +1.2 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/synthesis/ram_true_reg_addr_dp_1024x32_verilator_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.7 MiB, delta_rss +1.7 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    8 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 80
Swept block(s)      : 72
Constant Pins Marked: 8
# Clean circuit took 0.00 seconds (max_rss 19.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 427
    .input   :      87
    .output  :      64
    0-LUT    :       3
    6-LUT    :     206
    RS_TDP36K:       1
    dffre    :      66
  Nets  : 426
    Avg Fanout:     2.0
    Max Fanout:   136.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1261
  Timing Graph Edges: 1666
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 20.0 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 70 pins (5.6%), 67 blocks (15.7%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.1 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/packing/ram_true_reg_addr_dp_1024x32_verilator_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.06 seconds (max_rss 63.2 MiB, delta_rss +40.9 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 319
Netlist num_blocks: 170
Netlist EMPTY blocks: 0.
Netlist io blocks: 151.
Netlist clb blocks: 18.
Netlist dsp blocks: 0.
Netlist bram blocks: 1.
Netlist inputs pins: 87
Netlist output pins: 64

Pb types usage...
  io             : 151
   io_output     : 64
    outpad       : 64
   io_input      : 87
    inpad        : 87
  clb            : 18
   clb_lr        : 18
    fle          : 138
     fast6       : 1
      lut6       : 1
       lut       : 1
     ble5        : 274
      lut5       : 208
       lut       : 208
      ff         : 66
       DFFRE     : 66
  bram           : 1
   bram_lr       : 1
    mem_36K      : 1

# Create Device
## Build Device Grid
FPGA sized to 106 x 70: 7420 grid tiles (castor104x68_heterogeneous)

Resource usage...
	Netlist
		151	blocks of type: io
	Architecture
		7344	blocks of type: io_top
		4896	blocks of type: io_right
		7344	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		18	blocks of type: clb
	Architecture
		5676	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		176	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		176	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.03 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.01 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 63.2 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 33.22 seconds (max_rss 1098.0 MiB, delta_rss +1034.8 MiB)
  RR Graph Nodes: 2990612
  RR Graph Edges: 15228438
# Create Device took 34.62 seconds (max_rss 1098.0 MiB, delta_rss +1034.8 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/placement/ram_true_reg_addr_dp_1024x32_verilator_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/placement/ram_true_reg_addr_dp_1024x32_verilator_post_synth.place.

# Load Placement took 0.29 seconds (max_rss 1098.0 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 71.48 seconds (max_rss 1098.0 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.26 seconds (max_rss 1098.0 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 71.74 seconds (max_rss 1098.0 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  46 ( 11.4%) |*********************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   6 (  1.5%) |***
[      0.3:      0.4)  56 ( 13.9%) |**************************
[      0.4:      0.5) 102 ( 25.4%) |***********************************************
[      0.5:      0.6)  14 (  3.5%) |******
[      0.6:      0.7)  11 (  2.7%) |*****
[      0.7:      0.8)  16 (  4.0%) |*******
[      0.8:      0.9)  65 ( 16.2%) |******************************
[      0.9:        1)  86 ( 21.4%) |****************************************
## Initializing router criticalities took 0.01 seconds (max_rss 1098.0 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0   55226     318     385     197 ( 0.007%)    2527 ( 0.1%)    3.823     -362.1     -3.823      0.000      0.000      N/A
   2    0.0     0.5    4   34723     191     252     124 ( 0.004%)    2512 ( 0.1%)    3.823     -361.9     -3.823      0.000      0.000      N/A
   3    0.0     0.6    1   31003     145     188      87 ( 0.003%)    2536 ( 0.1%)    3.823     -363.5     -3.823      0.000      0.000      N/A
   4    0.0     0.8    2   26951     115     154      54 ( 0.002%)    2582 ( 0.1%)    3.823     -363.9     -3.823      0.000      0.000      N/A
   5    0.0     1.1    2   20008      86     118      36 ( 0.001%)    2588 ( 0.1%)    3.823     -364.5     -3.823      0.000      0.000      N/A
   6    0.0     1.4    2   12577      52      72      23 ( 0.001%)    2625 ( 0.1%)    3.823     -365.7     -3.823      0.000      0.000      N/A
   7    0.0     1.9    0   11528      32      50      14 ( 0.000%)    2644 ( 0.1%)    3.823     -366.6     -3.823      0.000      0.000      N/A
   8    0.0     2.4    1   10534      28      41      11 ( 0.000%)    2645 ( 0.1%)    3.823     -366.9     -3.823      0.000      0.000      N/A
   9    0.0     3.1    0    9049      17      21       4 ( 0.000%)    2662 ( 0.1%)    3.823     -367.3     -3.823      0.000      0.000      N/A
  10    0.0     4.1    0    4865       7       9       3 ( 0.000%)    2677 ( 0.1%)    3.823     -367.5     -3.823      0.000      0.000       12
  11    0.0     5.3    0    4788       4       6       1 ( 0.000%)    2694 ( 0.1%)    3.823     -367.8     -3.823      0.000      0.000       12
  12    0.0     6.9    0     557       1       4       0 ( 0.000%)    2698 ( 0.1%)    3.823     -367.8     -3.823      0.000      0.000       11
Restoring best routing
Critical path: 3.82349 ns
Successfully routed after 12 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  46 ( 11.4%) |******************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   9 (  2.2%) |****
[      0.3:      0.4)  28 (  7.0%) |***********
[      0.4:      0.5) 120 ( 29.9%) |***********************************************
[      0.5:      0.6)  24 (  6.0%) |*********
[      0.6:      0.7)   8 (  2.0%) |***
[      0.7:      0.8)  25 (  6.2%) |**********
[      0.8:      0.9) 113 ( 28.1%) |********************************************
[      0.9:        1)  29 (  7.2%) |***********
Router Stats: total_nets_routed: 996 total_connections_routed: 1300 total_heap_pushes: 221809 total_heap_pops: 74737 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 221809 total_external_heap_pops: 74737 total_external_SOURCE_pushes: 1300 total_external_SOURCE_pops: 1192 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 1300 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 1300 total_external_SINK_pushes: 13934 total_external_SINK_pops: 13146 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 22949 total_external_IPIN_pops: 20811 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 1350 total_external_OPIN_pops: 1245 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 309 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 309 total_external_CHANX_pushes: 90319 total_external_CHANX_pops: 20303 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 1175 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 1175 total_external_CHANY_pushes: 91957 total_external_CHANY_pops: 18040 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 870 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 870 total_number_of_adding_all_rt: 5542 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.64 seconds (max_rss 1098.0 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.08 seconds (max_rss 1098.0 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1030287188
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 170 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1098.0 MiB, delta_rss +0.0 MiB)
Found 442 mismatches between routing and packing results.
Fixed 290 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 170 blocks
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 1098.0 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        151                               0.423841                     0.576159   
       clb         18                                13.1667                      9.33333   
       dsp          0                                      0                            0   
      bram          1                                    101                           64   
Absorbed logical nets 107 out of 426 nets, 319 nets not absorbed.


Average number of bends per net: 2.28931  Maximum # of bends: 14

Number of global nets: 1
Number of routed nets (nonglobal): 318
Wire length results (in units of 1 clb segments)...
	Total wirelength: 2698, average net length: 8.48428
	Maximum net length: 57

Wire length results in terms of physical segments...
	Total wiring segments used: 1137, average wire segments per net: 3.57547
	Maximum segments used by a net: 22
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     4 (  0.0%) |
[      0.3:      0.4)    20 (  0.1%) |
[      0.2:      0.3)    22 (  0.2%) |
[      0.1:      0.2)    20 (  0.1%) |
[        0:      0.1) 14424 ( 99.5%) |*********************************************
Maximum routing channel utilization:      0.43 at (43,66)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160
                        11       0   0.000      160
                        12       0   0.000      160
                        13       0   0.000      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160
                        23       0   0.000      160
                        24       0   0.000      160
                        25       0   0.000      160
                        26       0   0.000      160
                        27       0   0.000      160
                        28       0   0.000      160
                        29       0   0.000      160
                        30       0   0.000      160
                        31       0   0.000      160
                        32       0   0.000      160
                        33       0   0.000      160
                        34       0   0.000      160
                        35       0   0.000      160
                        36       0   0.000      160
                        37       0   0.000      160
                        38       0   0.000      160
                        39       0   0.000      160
                        40       0   0.000      160
                        41       0   0.000      160
                        42       0   0.000      160
                        43       0   0.000      160
                        44       0   0.000      160
                        45       0   0.000      160
                        46       0   0.000      160
                        47       0   0.000      160
                        48       0   0.000      160
                        49       0   0.000      160
                        50       0   0.000      160
                        51       0   0.000      160
                        52       0   0.000      160
                        53       0   0.000      160
                        54       0   0.000      160
                        55       0   0.000      160
                        56       0   0.000      160
                        57       0   0.000      160
                        58       0   0.000      160
                        59       0   0.000      160
                        60       0   0.000      160
                        61       0   0.000      160
                        62       3   0.113      160
                        63       8   0.226      160
                        64      25   1.085      160
                        65      58   2.981      160
                        66      69   3.132      160
                        67      67   3.792      160
                        68      55   3.057      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160
                        11       0   0.000      160
                        12       0   0.000      160
                        13       0   0.000      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160
                        23       0   0.000      160
                        24       0   0.000      160
                        25       0   0.000      160
                        26       0   0.000      160
                        27       0   0.000      160
                        28       0   0.000      160
                        29       0   0.000      160
                        30       0   0.000      160
                        31       0   0.000      160
                        32       0   0.000      160
                        33       0   0.000      160
                        34       0   0.000      160
                        35       1   0.014      160
                        36       0   0.000      160
                        37       3   0.086      160
                        38       9   0.314      160
                        39      24   1.186      160
                        40      36   1.957      160
                        41      47   2.743      160
                        42      72   4.300      160
                        43      45   2.857      160
                        44      40   2.086      160
                        45      20   0.971      160
                        46       5   0.143      160
                        47       3   0.100      160
                        48       0   0.000      160
                        49       0   0.000      160
                        50       0   0.000      160
                        51       0   0.000      160
                        52       0   0.000      160
                        53       0   0.000      160
                        54       0   0.000      160
                        55       0   0.000      160
                        56       0   0.000      160
                        57       0   0.000      160
                        58       0   0.000      160
                        59       0   0.000      160
                        60       0   0.000      160
                        61       0   0.000      160
                        62       0   0.000      160
                        63       0   0.000      160
                        64       0   0.000      160
                        65       0   0.000      160
                        66       0   0.000      160
                        67       0   0.000      160
                        68       0   0.000      160
                        69       0   0.000      160
                        70       0   0.000      160
                        71       0   0.000      160
                        72       0   0.000      160
                        73       0   0.000      160
                        74       0   0.000      160
                        75       0   0.000      160
                        76       0   0.000      160
                        77       0   0.000      160
                        78       0   0.000      160
                        79       0   0.000      160
                        80       0   0.000      160
                        81       0   0.000      160
                        82       0   0.000      160
                        83       0   0.000      160
                        84       0   0.000      160
                        85       0   0.000      160
                        86       0   0.000      160
                        87       0   0.000      160
                        88       0   0.000      160
                        89       0   0.000      160
                        90       0   0.000      160
                        91       0   0.000      160
                        92       0   0.000      160
                        93       0   0.000      160
                        94       0   0.000      160
                        95       0   0.000      160
                        96       0   0.000      160
                        97       0   0.000      160
                        98       0   0.000      160
                        99       0   0.000      160
                       100       0   0.000      160
                       101       0   0.000      160
                       102       0   0.000      160
                       103       0   0.000      160
                       104       0   0.000      160

Total tracks in x-direction: 11040, in y-direction: 16800

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.98776e+08
	Total used logic block area: 1.51809e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 9.40852e+07, per logic tile: 12679.9

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1 229632
                                                      Y      1 228480
                                                      X      4 236256
                                                      Y      4 238560

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00133
                                             4     0.00129

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00108
                                             4     0.00118

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1          0.0012
                             L4         0.00123

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0      0.0012
                             L4    1     0.00123

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  7.2e-11:    3e-10) 25 ( 10.2%) |*****************
[    3e-10:  5.3e-10) 28 ( 11.5%) |*******************
[  5.3e-10:  7.6e-10) 72 ( 29.5%) |************************************************
[  7.6e-10:  9.8e-10) 37 ( 15.2%) |*************************
[  9.8e-10:  1.2e-09) 16 (  6.6%) |***********
[  1.2e-09:  1.4e-09)  2 (  0.8%) |*
[  1.4e-09:  1.7e-09)  0 (  0.0%) |
[  1.7e-09:  1.9e-09) 12 (  4.9%) |********
[  1.9e-09:  2.1e-09) 39 ( 16.0%) |**************************
[  2.1e-09:  2.3e-09) 13 (  5.3%) |*********

Final critical path delay (least slack): 3.82349 ns, Fmax: 261.541 MHz
Final setup Worst Negative Slack (sWNS): -3.82349 ns
Final setup Total Negative Slack (sTNS): -367.772 ns

Final setup slack histogram:
[ -3.8e-09: -3.5e-09)  3 (  1.2%) |**
[ -3.5e-09: -3.1e-09) 38 ( 15.6%) |*********************
[ -3.1e-09: -2.8e-09) 23 (  9.4%) |*************
[ -2.8e-09: -2.5e-09)  0 (  0.0%) |
[ -2.5e-09: -2.1e-09)  1 (  0.4%) |*
[ -2.1e-09: -1.8e-09)  5 (  2.0%) |***
[ -1.8e-09: -1.4e-09)  5 (  2.0%) |***
[ -1.4e-09: -1.1e-09) 50 ( 20.5%) |****************************
[ -1.1e-09: -7.5e-10) 34 ( 13.9%) |*******************
[ -7.5e-10: -4.1e-10) 85 ( 34.8%) |************************************************

Final geomean non-virtual intra-domain period: 3.82349 ns (261.541 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 3.82349 ns (261.541 MHz)

Writing Implementation Netlist: ram_true_reg_addr_dp_1024x32_verilator_post_synthesis.v
Writing Implementation Netlist: ram_true_reg_addr_dp_1024x32_verilator_post_synthesis.blif
Writing Implementation SDF    : ram_true_reg_addr_dp_1024x32_verilator_post_synthesis.sdf
Incr Slack updates 1 in 2.7311e-05 sec
Full Max Req/Worst Slack updates 1 in 1.1594e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.524e-05 sec
Flow timing analysis took 0.0392642 seconds (0.036572 STA, 0.00269219 slack) (14 full updates: 0 setup, 0 hold, 14 combined).
VPR succeeded
The entire flow of VPR took 108.60 seconds (max_rss 1098.0 MiB)
Incr Slack updates 13 in 0.000311758 sec
Full Max Req/Worst Slack updates 1 in 1.2524e-05 sec
Incr Max Req/Worst Slack updates 12 in 0.000217865 sec
Incr Criticality updates 11 in 0.000527513 sec
Full Criticality updates 2 in 0.000131685 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/routing/ram_true_reg_addr_dp_1024x32_verilator_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/routing/ram_true_reg_addr_dp_1024x32_verilator_post_synthesis.v_
INFO: RTE: Design ram_true_reg_addr_dp_1024x32_verilator is routed
INFO: SPR: ##################################################
INFO: SPR: Post-PnR simulation for design: ram_true_reg_addr_dp_1024x32_verilator
INFO: SPR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --trace-fst  -DPNR=1 --timing --build --main --exe --top-module co_sim_ram_true_reg_addr_dp_1024x32_verilator -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/ram_true_reg_addr_dp_1024x32_verilator/run_1/synth_1_1/impl_1_1_1/routing/ram_true_reg_addr_dp_1024x32_verilator_post_route.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:211:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                              : ... Suggest add newline.
  211 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.015
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:1019:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                                                         : ... Suggest add newline.
 1019 | endmodule
      |          ^
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:825:19: Cell has missing pin: 'RESET2'
  825 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:825:19: Cell has missing pin: 'WR_CLK2'
  825 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:825:19: Cell has missing pin: 'RD_CLK2'
  825 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:825:19: Cell has missing pin: 'WR_EN2'
  825 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:825:19: Cell has missing pin: 'RD_EN2'
  825 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:825:19: Cell has missing pin: 'WR_DATA2'
  825 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:825:19: Cell has missing pin: 'RD_DATA2'
  825 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:825:19: Cell has missing pin: 'EMPTY2'
  825 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:825:19: Cell has missing pin: 'FULL2'
  825 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:825:19: Cell has missing pin: 'ALMOST_EMPTY2'
  825 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:825:19: Cell has missing pin: 'ALMOST_FULL2'
  825 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:825:19: Cell has missing pin: 'PROG_EMPTY2'
  825 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:825:19: Cell has missing pin: 'PROG_FULL2'
  825 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:825:19: Cell has missing pin: 'OVERFLOW2'
  825 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:825:19: Cell has missing pin: 'UNDERFLOW2'
  825 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:921:17: Cell has missing pin: 'WEN_A1'
  921 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:921:17: Cell has missing pin: 'WEN_B1'
  921 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:921:17: Cell has missing pin: 'REN_A1'
  921 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:921:17: Cell has missing pin: 'REN_B1'
  921 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:921:17: Cell has missing pin: 'CLK_A1'
  921 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:921:17: Cell has missing pin: 'CLK_B1'
  921 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:921:17: Cell has missing pin: 'BE_A1'
  921 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:921:17: Cell has missing pin: 'BE_B1'
  921 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:921:17: Cell has missing pin: 'ADDR_A1'
  921 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:921:17: Cell has missing pin: 'ADDR_B1'
  921 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:921:17: Cell has missing pin: 'WDATA_A1'
  921 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:921:17: Cell has missing pin: 'WPARITY_A1'
  921 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:921:17: Cell has missing pin: 'WDATA_B1'
  921 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:921:17: Cell has missing pin: 'WPARITY_B1'
  921 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:921:17: Cell has missing pin: 'RDATA_A1'
  921 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:921:17: Cell has missing pin: 'RPARITY_A1'
  921 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:921:17: Cell has missing pin: 'RDATA_B1'
  921 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:921:17: Cell has missing pin: 'RPARITY_B1'
  921 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:17: Cell has missing pin: 'WEN_A2'
 1078 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:17: Cell has missing pin: 'WEN_B2'
 1078 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:17: Cell has missing pin: 'REN_A2'
 1078 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:17: Cell has missing pin: 'REN_B2'
 1078 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:17: Cell has missing pin: 'CLK_A2'
 1078 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:17: Cell has missing pin: 'CLK_B2'
 1078 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:17: Cell has missing pin: 'BE_A2'
 1078 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:17: Cell has missing pin: 'BE_B2'
 1078 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:17: Cell has missing pin: 'ADDR_A2'
 1078 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:17: Cell has missing pin: 'ADDR_B2'
 1078 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:17: Cell has missing pin: 'WDATA_A2'
 1078 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:17: Cell has missing pin: 'WPARITY_A2'
 1078 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:17: Cell has missing pin: 'WDATA_B2'
 1078 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:17: Cell has missing pin: 'WPARITY_B2'
 1078 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:17: Cell has missing pin: 'RDATA_A2'
 1078 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:17: Cell has missing pin: 'RPARITY_A2'
 1078 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:17: Cell has missing pin: 'RDATA_B2'
 1078 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1078:17: Cell has missing pin: 'RPARITY_B2'
 1078 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1190:19: Cell has missing pin: 'RESET1'
 1190 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1190:19: Cell has missing pin: 'WR_CLK1'
 1190 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1190:19: Cell has missing pin: 'RD_CLK1'
 1190 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1190:19: Cell has missing pin: 'WR_EN1'
 1190 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1190:19: Cell has missing pin: 'RD_EN1'
 1190 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1190:19: Cell has missing pin: 'WR_DATA1'
 1190 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1190:19: Cell has missing pin: 'RD_DATA1'
 1190 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1190:19: Cell has missing pin: 'EMPTY1'
 1190 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1190:19: Cell has missing pin: 'FULL1'
 1190 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1190:19: Cell has missing pin: 'ALMOST_EMPTY1'
 1190 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1190:19: Cell has missing pin: 'ALMOST_FULL1'
 1190 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1190:19: Cell has missing pin: 'PROG_EMPTY1'
 1190 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1190:19: Cell has missing pin: 'PROG_FULL1'
 1190 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1190:19: Cell has missing pin: 'OVERFLOW1'
 1190 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1190:19: Cell has missing pin: 'UNDERFLOW1'
 1190 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'ACC_FIR'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'DLY_B'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'CLK'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'RESET'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'LOAD_ACC'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'SATURATE'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'SHIFT_RIGHT'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'ROUND'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:35:11: Cell has missing pin: 'SUBTRACT'
   35 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'DLY_B1'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'DLY_B2'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'CLK'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'RESET'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'ACC_FIR'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'LOAD_ACC'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'SATURATE'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'SHIFT_RIGHT'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'ROUND'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:56:11: Cell has missing pin: 'SUBTRACT'
   56 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'ACC_FIR'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'DLY_B'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'LOAD_ACC'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'SATURATE'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'SHIFT_RIGHT'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'ROUND'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:103:11: Cell has missing pin: 'SUBTRACT'
  103 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'DLY_B1'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'DLY_B2'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'ACC_FIR'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'LOAD_ACC'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'SATURATE'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'SHIFT_RIGHT'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'ROUND'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:126:11: Cell has missing pin: 'SUBTRACT'
  126 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'ACC_FIR'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'DLY_B'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'LOAD_ACC'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'SATURATE'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'SHIFT_RIGHT'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'ROUND'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:175:11: Cell has missing pin: 'SUBTRACT'
  175 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'DLY_B1'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'DLY_B2'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'ACC_FIR'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'LOAD_ACC'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'SATURATE'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'SHIFT_RIGHT'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'ROUND'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:198:11: Cell has missing pin: 'SUBTRACT'
  198 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'ACC_FIR'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'DLY_B'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'LOAD_ACC'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'SATURATE'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'SHIFT_RIGHT'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'ROUND'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:248:11: Cell has missing pin: 'SUBTRACT'
  248 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'DLY_B1'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'DLY_B2'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'ACC_FIR'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'LOAD_ACC'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'SATURATE'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'SHIFT_RIGHT'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'ROUND'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:271:11: Cell has missing pin: 'SUBTRACT'
  271 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:706:11: Cell has missing pin: 'ACC_FIR'
  706 |         ) DSP38_MULTACC (
      |           ^~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:706:11: Cell has missing pin: 'DLY_B'
  706 |         ) DSP38_MULTACC (
      |           ^~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:734:11: Cell has missing pin: 'DLY_B1'
  734 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:734:11: Cell has missing pin: 'DLY_B2'
  734 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:734:11: Cell has missing pin: 'ACC_FIR'
  734 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:794:11: Cell has missing pin: 'ACC_FIR'
  794 |         ) DSP38_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:794:11: Cell has missing pin: 'DLY_B'
  794 |         ) DSP38_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:822:11: Cell has missing pin: 'DLY_B1'
  822 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:822:11: Cell has missing pin: 'DLY_B2'
  822 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:822:11: Cell has missing pin: 'ACC_FIR'
  822 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:882:11: Cell has missing pin: 'ACC_FIR'
  882 |         ) DSP38_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:882:11: Cell has missing pin: 'DLY_B'
  882 |         ) DSP38_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:910:11: Cell has missing pin: 'DLY_B1'
  910 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:910:11: Cell has missing pin: 'DLY_B2'
  910 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:910:11: Cell has missing pin: 'ACC_FIR'
  910 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:970:11: Cell has missing pin: 'ACC_FIR'
  970 |         ) DSP38_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:970:11: Cell has missing pin: 'DLY_B'
  970 |         ) DSP38_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:998:11: Cell has missing pin: 'DLY_B1'
  998 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:998:11: Cell has missing pin: 'DLY_B2'
  998 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:998:11: Cell has missing pin: 'ACC_FIR'
  998 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:26:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                       : ... Suggest assign a label with 'begin : gen_<label_name>'
   26 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:43:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                       : ... Suggest assign a label with 'begin : gen_<label_name>'
   43 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:94:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                       : ... Suggest assign a label with 'begin : gen_<label_name>'
   94 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:113:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  113 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:166:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  166 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:185:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  185 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:239:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  239 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:258:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  258 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:319:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  319 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:345:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  345 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:414:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  414 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:440:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  440 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:509:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  509 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:535:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  535 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:604:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  604 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:630:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  630 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:697:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  697 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:721:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  721 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:785:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  785 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:809:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  809 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:873:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  873 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:897:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  897 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:961:24: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  961 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:985:14: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  985 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:81:30: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                   : ... Suggest assign a label with 'begin : gen_<label_name>'
   81 |         if (SPLIT_i == 1'b0) begin
      |                              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:82:34: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                   : ... Suggest assign a label with 'begin : gen_<label_name>'
   82 |             if(FMODE1_i == 1'b1) begin   
      |                                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:104:43: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  104 |                 if (WMODE_A1_i == 3'b110) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:106:52: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  106 |                 end else if (WMODE_A1_i == 3'b010) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:108:52: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  108 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:113:43: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  113 |                 if (RMODE_B1_i == 3'b110) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:115:52: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  115 |                 end else if (RMODE_B1_i == 3'b010) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:117:52: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  117 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:144:22: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  144 |             end else begin
      |                      ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:183:63: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  183 |                 if (write_mode_A == 36 || write_mode_A == 18) begin
      |                                                               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:187:108: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
  187 |                 else if (write_mode_A == 9 || write_mode_A == 4 || write_mode_A == 2 || write_mode_A == 1) begin
      |                                                                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:193:63: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  193 |                 if (write_mode_B == 36 || write_mode_B == 18) begin
      |                                                               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:197:108: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
  197 |                 else if (write_mode_B == 9 || write_mode_B == 4 || write_mode_B == 2 || write_mode_B == 1) begin
      |                                                                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:203:61: Unnamed generate block 'genblk3' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  203 |                 if (read_mode_A == 36 || read_mode_A == 18) begin
      |                                                             ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:207:104: Unnamed generate block 'genblk3' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
  207 |                 else if (read_mode_A == 9 || read_mode_A == 4 || read_mode_A == 2 || read_mode_A == 1) begin
      |                                                                                                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:212:61: Unnamed generate block 'genblk4' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  212 |                 if (read_mode_B == 36 || read_mode_B == 18) begin
      |                                                             ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:216:104: Unnamed generate block 'genblk4' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
  216 |                 else if (read_mode_B == 9 || read_mode_B == 4 || read_mode_B == 2 || read_mode_B == 1) begin
      |                                                                                                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:341:18: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  341 |         end else begin 
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:342:55: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  342 |             if (FMODE1_i == 1'b1 || FMODE2_i == 1'b1) begin     
      |                                                       ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:371:43: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  371 |                 if (WMODE_A1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:373:52: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  373 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:378:43: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  378 |                 if (RMODE_B1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:380:52: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  380 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:385:43: Unnamed generate block 'genblk3' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  385 |                 if (WMODE_A2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:387:52: Unnamed generate block 'genblk3' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  387 |                 end else if (WMODE_A2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:391:43: Unnamed generate block 'genblk4' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  391 |                 if (RMODE_B2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:393:52: Unnamed generate block 'genblk4' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |                 end else if (RMODE_B2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:441:60: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  441 |             else if (FMODE1_i == 1'b0 || FMODE2_i == 1'b0) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:509:42: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  509 |                 if (write_mode_A1 == 18) begin
      |                                          ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:513:112: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
  513 |                 else if (write_mode_A1 == 9 || write_mode_A1 == 4 || write_mode_A1 == 2 || write_mode_A1 == 1) begin
      |                                                                                                                ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:519:42: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  519 |                 if (write_mode_B1 == 18) begin
      |                                          ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:523:112: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
  523 |                 else if (write_mode_B1 == 9 || write_mode_B1 == 4 || write_mode_B1 == 2 || write_mode_B1 == 1) begin
      |                                                                                                                ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:529:41: Unnamed generate block 'genblk3' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  529 |                 if (read_mode_A1 == 18) begin
      |                                         ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:532:108: Unnamed generate block 'genblk3' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
  532 |                 else if (read_mode_A1 == 9 || read_mode_A1 == 4 || read_mode_A1 == 2 || read_mode_A1 == 1) begin
      |                                                                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:537:41: Unnamed generate block 'genblk4' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  537 |                 if (read_mode_B1 == 18) begin
      |                                         ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:540:108: Unnamed generate block 'genblk4' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
  540 |                 else if (read_mode_B1 == 9 || read_mode_B1 == 4 || read_mode_B1 == 2 || read_mode_B1 == 1) begin
      |                                                                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:545:42: Unnamed generate block 'genblk5' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  545 |                 if (write_mode_A2 == 18) begin
      |                                          ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:549:112: Unnamed generate block 'genblk5' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
  549 |                 else if (write_mode_A2 == 9 || write_mode_A2 == 4 || write_mode_A2 == 2 || write_mode_A2 == 1) begin
      |                                                                                                                ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:555:42: Unnamed generate block 'genblk6' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  555 |                 if (write_mode_B2 == 18) begin
      |                                          ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:559:112: Unnamed generate block 'genblk6' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
  559 |                 else if (write_mode_B2 == 9 || write_mode_B2 == 4 || write_mode_B2 == 2 || write_mode_B2 == 1) begin
      |                                                                                                                ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:565:41: Unnamed generate block 'genblk7' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  565 |                 if (read_mode_A2 == 18) begin
      |                                         ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:568:108: Unnamed generate block 'genblk7' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
  568 |                 else if (read_mode_A2 == 9 || read_mode_A2 == 4 || read_mode_A2 == 2 || read_mode_A2 == 1) begin
      |                                                                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:573:41: Unnamed generate block 'genblk8' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  573 |                 if (read_mode_B2 == 18) begin
      |                                         ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:576:108: Unnamed generate block 'genblk8' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
  576 |                 else if (read_mode_B2 == 9 || read_mode_B2 == 4 || read_mode_B2 == 2 || read_mode_B2 == 1) begin
      |                                                                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:789:60: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  789 |             else if (FMODE1_i == 1'b1 || FMODE2_i == 1'b0) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:806:43: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |                 if (WMODE_A1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:808:52: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  808 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:813:43: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  813 |                 if (RMODE_B1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:815:52: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  815 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:877:42: Unnamed generate block 'genblk3' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  877 |                 if (write_mode_A2 == 18) begin
      |                                          ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:881:112: Unnamed generate block 'genblk3' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
  881 |                 else if (write_mode_A2 == 9 || write_mode_A2 == 4 || write_mode_A2 == 2 || write_mode_A2 == 1) begin
      |                                                                                                                ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:887:42: Unnamed generate block 'genblk4' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  887 |                 if (write_mode_B2 == 18) begin
      |                                          ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:891:112: Unnamed generate block 'genblk4' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
  891 |                 else if (write_mode_B2 == 9 || write_mode_B2 == 4 || write_mode_B2 == 2 || write_mode_B2 == 1) begin
      |                                                                                                                ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:897:41: Unnamed generate block 'genblk5' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  897 |                 if (read_mode_A2 == 18) begin
      |                                         ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:900:108: Unnamed generate block 'genblk5' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
  900 |                 else if (read_mode_A2 == 9 || read_mode_A2 == 4 || read_mode_A2 == 2 || read_mode_A2 == 1) begin
      |                                                                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:905:41: Unnamed generate block 'genblk6' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  905 |                 if (read_mode_B2 == 18) begin
      |                                         ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:908:108: Unnamed generate block 'genblk6' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
  908 |                 else if (read_mode_B2 == 9 || read_mode_B2 == 4 || read_mode_B2 == 2 || read_mode_B2 == 1) begin
      |                                                                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1000:60: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1000 |             else if (FMODE1_i == 1'b0 || FMODE2_i == 1'b1) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1034:42: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1034 |                 if (write_mode_A1 == 18) begin
      |                                          ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1038:112: Unnamed generate block 'genblk1' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                      : ... Suggest assign a label with 'begin : gen_<label_name>'
 1038 |                 else if (write_mode_A1 == 9 || write_mode_A1 == 4 || write_mode_A1 == 2 || write_mode_A1 == 1) begin
      |                                                                                                                ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1044:42: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1044 |                 if (write_mode_B1 == 18) begin
      |                                          ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1048:112: Unnamed generate block 'genblk2' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                      : ... Suggest assign a label with 'begin : gen_<label_name>'
 1048 |                 else if (write_mode_B1 == 9 || write_mode_B1 == 4 || write_mode_B1 == 2 || write_mode_B1 == 1) begin
      |                                                                                                                ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1054:41: Unnamed generate block 'genblk3' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1054 |                 if (read_mode_A1 == 18) begin
      |                                         ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1057:108: Unnamed generate block 'genblk3' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                      : ... Suggest assign a label with 'begin : gen_<label_name>'
 1057 |                 else if (read_mode_A1 == 9 || read_mode_A1 == 4 || read_mode_A1 == 2 || read_mode_A1 == 1) begin
      |                                                                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1062:41: Unnamed generate block 'genblk4' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1062 |                 if (read_mode_B1 == 18) begin
      |                                         ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1065:108: Unnamed generate block 'genblk4' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                      : ... Suggest assign a label with 'begin : gen_<label_name>'
 1065 |                 else if (read_mode_B1 == 9 || read_mode_B1 == 4 || read_mode_B1 == 2 || read_mode_B1 == 1) begin
      |                                                                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1172:43: Unnamed generate block 'genblk5' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1172 |                 if (WMODE_A2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1174:52: Unnamed generate block 'genblk5' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |                 end else if (WMODE_A2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1178:43: Unnamed generate block 'genblk6' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1178 |                 if (RMODE_B2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1180:52: Unnamed generate block 'genblk6' (IEEE 1800-2017 27.6)                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1180 |                 end else if (RMODE_B2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:240:31: Misleading indentation
  240 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:238:7: ... Expected indentation matching this earlier statement's line:
  238 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:437:32: Misleading indentation
  437 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:435:7: ... Expected indentation matching this earlier statement's line:
  435 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Misleading indentation
  237 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:235:5: ... Expected indentation matching this earlier statement's line:
  235 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:9:15: Ascending bit range vector: left < right of bit range: [0:80]
                                                                                                                                                                                                                                : ... In instance co_sim_ram_true_reg_addr_dp_1024x32_verilator.golden.RS_TDP36K_DATA_OUT_B2__05b10__05d_1
    9 |     parameter [0:80] MODE_BITS = 81'b000000000000000000000000000000000000000000000000000000000000000000000000000000000,
      |               ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:53:16: Ascending bit range vector: left < right of bit range: [0:2]
                                                                                                                                                                                                                                 : ... In instance co_sim_ram_true_reg_addr_dp_1024x32_verilator.golden.RS_TDP36K_DATA_OUT_B2__05b10__05d_1
   53 |     localparam [0:2] RMODE_A1_i    = MODE_BITS[1:3];
      |                ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:54:16: Ascending bit range vector: left < right of bit range: [0:2]
                                                                                                                                                                                                                                 : ... In instance co_sim_ram_true_reg_addr_dp_1024x32_verilator.golden.RS_TDP36K_DATA_OUT_B2__05b10__05d_1
   54 |     localparam [0:2] RMODE_B1_i    = MODE_BITS[4:6];
      |                ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:55:16: Ascending bit range vector: left < right of bit range: [0:2]
                                                                                                                                                                                                                                 : ... In instance co_sim_ram_true_reg_addr_dp_1024x32_verilator.golden.RS_TDP36K_DATA_OUT_B2__05b10__05d_1
   55 |     localparam [0:2] WMODE_A1_i    = MODE_BITS[7:9];
      |                ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:56:16: Ascending bit range vector: left < right of bit range: [0:2]
                                                                                                                                                                                                                                 : ... In instance co_sim_ram_true_reg_addr_dp_1024x32_verilator.golden.RS_TDP36K_DATA_OUT_B2__05b10__05d_1
   56 |     localparam [0:2] WMODE_B1_i    = MODE_BITS[10:12];
      |                ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:61:16: Ascending bit range vector: left < right of bit range: [0:11]
                                                                                                                                                                                                                                 : ... In instance co_sim_ram_true_reg_addr_dp_1024x32_verilator.golden.RS_TDP36K_DATA_OUT_B2__05b10__05d_1
   61 |     localparam [0:11] UPAE1_i       = MODE_BITS[17:28];
      |                ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:62:16: Ascending bit range vector: left < right of bit range: [0:11]
                                                                                                                                                                                                                                 : ... In instance co_sim_ram_true_reg_addr_dp_1024x32_verilator.golden.RS_TDP36K_DATA_OUT_B2__05b10__05d_1
   62 |     localparam [0:11] UPAF1_i       = MODE_BITS[29:40];
      |                ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:66:16: Ascending bit range vector: left < right of bit range: [0:2]
                                                                                                                                                                                                                                 : ... In instance co_sim_ram_true_reg_addr_dp_1024x32_verilator.golden.RS_TDP36K_DATA_OUT_B2__05b10__05d_1
   66 |     localparam [0:2] RMODE_A2_i    = MODE_BITS[42:44];
      |                ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:67:16: Ascending bit range vector: left < right of bit range: [0:2]
                                                                                                                                                                                                                                 : ... In instance co_sim_ram_true_reg_addr_dp_1024x32_verilator.golden.RS_TDP36K_DATA_OUT_B2__05b10__05d_1
   67 |     localparam [0:2] RMODE_B2_i    = MODE_BITS[45:47];
      |                ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:68:16: Ascending bit range vector: left < right of bit range: [0:2]
                                                                                                                                                                                                                                 : ... In instance co_sim_ram_true_reg_addr_dp_1024x32_verilator.golden.RS_TDP36K_DATA_OUT_B2__05b10__05d_1
   68 |     localparam [0:2] WMODE_A2_i    = MODE_BITS[48:50];
      |                ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:69:16: Ascending bit range vector: left < right of bit range: [0:2]
                                                                                                                                                                                                                                 : ... In instance co_sim_ram_true_reg_addr_dp_1024x32_verilator.golden.RS_TDP36K_DATA_OUT_B2__05b10__05d_1
   69 |     localparam [0:2] WMODE_B2_i    = MODE_BITS[51:53];
      |                ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:74:16: Ascending bit range vector: left < right of bit range: [0:10]
                                                                                                                                                                                                                                 : ... In instance co_sim_ram_true_reg_addr_dp_1024x32_verilator.golden.RS_TDP36K_DATA_OUT_B2__05b10__05d_1
   74 |     localparam [0:10] UPAE2_i       = MODE_BITS[58:68];
      |                ^
%Warning-ASCRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:75:16: Ascending bit range vector: left < right of bit range: [0:10]
                                                                                                                                                                                                                                 : ... In instance co_sim_ram_true_reg_addr_dp_1024x32_verilator.golden.RS_TDP36K_DATA_OUT_B2__05b10__05d_1
   75 |     localparam [0:10] UPAF2_i       = MODE_BITS[69:79];
      |                ^
%Error: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:224:38: Constant function may not be declared under generate (IEEE 1800-2017 13.4.3)
                                                                                                                                                                                                                       : ... In instance co_sim_ram_true_reg_addr_dp_1024x32_verilator.golden.RS_TDP36K_DATA_OUT_B2__05b10__05d_1
  224 |                 function [32768-1:0] data();
      |                                      ^~~~
%Error: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:242:47: Expecting expression to be constant, but can't determine constant for FUNCREF 'data'
                                                                                                                                                                                                                       : ... In instance co_sim_ram_true_reg_addr_dp_1024x32_verilator.golden.RS_TDP36K_DATA_OUT_B2__05b10__05d_1
        /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:224:38: ... Location of non-constant FUNC 'data': Constant function called under generate
        /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:242:47: ... Called from data() with parameters:
  242 |                 localparam [32767:0] data_i = data() ;
      |                                               ^~~~
%Error: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:233:37: Constant function may not be declared under generate (IEEE 1800-2017 13.4.3)
                                                                                                                                                                                                                       : ... In instance co_sim_ram_true_reg_addr_dp_1024x32_verilator.golden.RS_TDP36K_DATA_OUT_B2__05b10__05d_1
  233 |                 function [4096-1:0] parity();
      |                                     ^~~~~~
%Error: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:243:48: Expecting expression to be constant, but can't determine constant for FUNCREF 'parity'
                                                                                                                                                                                                                       : ... In instance co_sim_ram_true_reg_addr_dp_1024x32_verilator.golden.RS_TDP36K_DATA_OUT_B2__05b10__05d_1
        /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:233:37: ... Location of non-constant FUNC 'parity': Constant function called under generate
        /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:243:48: ... Called from parity() with parameters:
  243 |                 localparam [4095:0] pairty_i = parity();
      |                                                ^~~~~~
%Error: Exiting due to 4 error(s)
ERROR: SPR: Design ram_true_reg_addr_dp_1024x32_verilator simulation compilation failed!

ERROR: SPR: Design ram_true_reg_addr_dp_1024x32_verilator Post-PnR simulation failed!

Design ram_true_reg_addr_dp_1024x32_verilator simulation compilation failed!
Design ram_true_reg_addr_dp_1024x32_verilator Post-PnR simulation failed!

    while executing
"simulate pnr verilator"
    (file "raptor.tcl" line 21)
