<?xml version="1.0" encoding="UTF-8"?>
<messageFile name="x2cdrc" fid="7106" alias="x2cdrc" vendor="Lattice Semiconductor Corporation" stamp="Date and Time">
  <description text="this message file contains message for [name] package"/>
  <!-- owner of this message file -->
  <owner text="owner" />
  <messages>
    <msg uid="1001" type="Status" text="Wrong DRC error number $$d used when calling printmsg_byn." />
    <msg uid="1002" type="Status" text="Wrong DRC error number $$d used when calling resetcheck." />
    <msg uid="1003" type="Status" text="          Combination $$d:  $$s needs to be $$s." />
    <msg uid="1004" type="Status" text="          Comp can only be placed on bank $$s. It is now is on bank $$s." />
    <msg uid="1005" type="Status" text="          $$s needs to be $$s" />
    <msg uid="1006" type="Warning" level="2" text="X2C_PIO_INFO::init_lvds_buffer_sites(): This device does not have a pininfo table." />
    <msg uid="1007" type="Warning" level="2" text="X2C_PIO_INFO::init_lvds_buffer_sites(): No HIGHSPEED column is in the pininfo table." />
    <msg uid="1008" type="Warning" level="2" text="X2C_PIO_INFO::init_lvds_buffer_sites(): The pad name entry is not a string." />
    <msg uid="1009" type="Warning" level="2" text="X2C_PIO_INFO::init_lvds_buffer_sites(): HIGHSPEED entry is not a string." />
    <msg uid="1101" type="Error" text="There is no logic for $$s." />
    <msg uid="1102" type="Error" text="chipcheck: EBR comps $$s and $$s have the same WID $$s, but their initvals are different." />
    <msg uid="1103" type="Error" text="chipcheck: EBR comp $$s has more than 6 unique WIDs. The $$s 1200 device is limited to 6 patterns." />
    <msg uid="1104" type="Warning" level="2" text="chipcheck: EBR comp $$s has more than 6 unique WIDs. If configurated in CFG_EBRUFM mode, the $$s 1200 device will be limited to 6 patterns." />
    <msg uid="1105" type="Error" text="chipcheck: Differential PIO $$s ($$s) is assigned to site $$s, which does not support differential output." />
    <msg uid="1106" type="Error" text="chipcheck: Differential comp $$s is not placed on a true pad of the true/complementary pair." />
    <msg uid="1107" type="Error" text="chipcheck: Differential comp $$s is placed on site $$s, but its neighboring pairing site $$s is not bonded out." />
    <msg uid="1108" type="Error" text="chipcheck: At bank $$d, port INRD of comp $$s is tied to low, but the bank has an INRD signal $$s." />
    <msg uid="1109" type="Error" text="chipcheck: At bank $$d, comp $$s has its own INRD signal $$s, which is different from the bank INRD signal $$s." />
    <msg uid="1110" type="Error" text="chipcheck: At bank $$d, port INRD of comp $$s has a signal $$s, but comp $$s at the same bank has INRD tied to low." />
    <msg uid="1111" type="Error" text="chipcheck: At bank $$d, port PG of comp $$s is tied to low, but the bank has a PG signal $$s." />
    <msg uid="1112" type="Error" text="chipcheck: At bank $$d, comp $$s has its own PG signal $$s, which is different from the bank PG signal $$s." />
    <msg uid="1113" type="Error" text="chipcheck: At bank $$d, port PG of comp $$s has an  signal $$s, but comp $$s at the same bank has PG tied to low." />
    <msg uid="1114" type="Error" text="There is no logic for EFB $$s." />
    <msg uid="1115" type="Error" text="There is no cell model pointer for EFB $$s." />
    <msg uid="1116" type="Warning" level="2" text="chipcheck: The STDBY port on the Oscillator $$s is conntected to the Power Controller. The I2C, SPI, Wishbone and SED features will not be available for use when the Oscillator is disabled." />
    <msg uid="1117" type="Error" text="chipcheck: Pin UFMSN of comp $$s is not driven by dedicated routing. Check the placement of comp $$s." />
    <msg uid="1118" type="Error" text="The design tries to instantiate more than one EFB with Wishbone enabled at comp $$s and comp $$s." />
    <msg uid="1119" type="Error" text="chipcheck: Site $$s cannot support memory type slice comp $$s." />
    <msg uid="1120" type="Error" text="chipcheck: Site $$s cannot support DPRAM type slice comp $$s." />
    <msg uid="1121" type="Error" text="chipcheck: Site $$s cannot support RAMW type slice comp $$s." />
    <msg uid="1122" type="Error" text="chipcheck: DPRAM comps $$s and $$s have different polarity on their clocks." />
    <msg uid="1123" type="Error" text="chipcheck: DPRAM slice $$s has no signal on its WAD0 port for connection to a RAMW slice." />
    <msg uid="1124" type="Error" text="chipcheck: DPRAM slice $$s has signal $$s on its WAD0 port not driven by a slice." />
    <msg uid="1125" type="Error" text="chipcheck: DPRAM slice $$s has signal $$s on its WAD0 port not driven by a RAMW slice." />
    <msg uid="1126" type="Error" text="chipcheck: DPRAM slice $$s has signal $$s on its WAD0 port not driven by the WADO0 port of RAMW slice $$s." />
    <msg uid="1127" type="Error" text="chipcheck: Multiple Power Controller blocks are instantiated ( $$s ), but only one can be supported by the device." />
    <msg uid="1128" type="Error" text="chipcheck: multiple DQSDLL blocks instantiated ( $$s ), but only two can be supported by the device." />
    <msg uid="1129" type="Error" text="chipcheck: Multiple DQSBUFH blocks are instantiated ( $$s ), but only two can be supported by the device." />
    <msg uid="1130" type="Error" text="chipcheck: More than one instance of BCINRD ( $$s ) is instantiated with BANKID $$d, but only one can be used." />
    <msg uid="1131" type="Warning" level="2" text="chipcheck: BCINRD $$s with bankid $$d does not control any IOs." />
    <msg uid="1132" type="Error" text="There is no logic for PIO $$s." />
    <msg uid="1133" type="Error" text="chipcheck: Power controller $$s wake signal USERSTDBY is disabled when BCINRD $$s is enabled." />
    <msg uid="1134" type="Error" text="chipcheck: Power controller $$s I2C wakeup is selected, but EFB_I2C1/2 is not ENABLED in any EFBs." />
    <msg uid="1135" type="Error" text="There is no logic for BCINRD $$s." />
    <msg uid="1136" type="Error" text="There is no cell model pointer for BCINRD $$s." />
    <msg uid="1137" type="Error" text="blockcheck: Port $$s of comp $$s is tied to low internally but connects to signal $$s." />
    <msg uid="1138" type="Error" text="There is no logic for SLICE $$s." />
    <msg uid="1139" type="Error" text="Bad modehandle returned for SLICE $$s.  Discontinuing DRC on this component." />
    <msg uid="1140" type="Error" text="Bad modeid returned for SLICE $$s.  Discontinuing DRC on this component." />
    <msg uid="1141" type="Error" text="There is no cell model pointer for SLICE $$s." />
    <msg uid="1142" type="Error" text="There is no mode for SLICE $$s." />
    <msg uid="1143" type="Error" text="There is no SLICE cache pointer for SLICE $$s context." />
    <msg uid="1144" type="Error" text="On comp $$s, there is no port reference for pin number $$d." />
    <msg uid="1145" type="Error" text="Primitive #$$d in SLICE $$s does not exist." />
    <msg uid="1146" type="Error" text="blockcheck: $$s: Pin C0 must be tied to low in this mode." />
    <msg uid="1147" type="Error" text="blockcheck: $$s: Pin C1 must be tied to low in this mode." />
    <msg uid="1148" type="Error" text="blockcheck: $$s: Pin $$s is not connected to signal or GND.  All pins in MULT mode must be connected to signal or GND." />
    <msg uid="1149" type="Warning" level="2" text="blockcheck: SLICE $$s, CEMUX is tied to low in LOGIC/RIPPLE mode." />
    <msg uid="1150" type="Warning" level="2" text="blockcheck: In SLICE $$s LOGIC/RIPPLE mode, LSRONMUX is on but LSRMUX is tied to high." />
    <msg uid="1151" type="Warning" level="1" text="SLICE $$s is in DPRAM mode, so WCKMUX or CLKMUX must be used to select clock." />
    <msg uid="1152" type="Error" text="In SLICE $$s, WCKMUX selects WCK, but there is no active $$s." />
    <msg uid="1153" type="Error" text="In SLICE $$s, CLKMUX selects CLK, but there is no active $$s." />
    <msg uid="1154" type="Warning" level="2" text="In SLICE $$s, REG$$d is used, so  REGMODE must be set to LATCH or FF." />
    <msg uid="1155" type="Warning" level="2" text="In SLICE $$s, shortbox $$s has input signal on pin $$s, but its output $$s is tied to constant." />
    <msg uid="1156" type="Error" text="Unknown direction for PIO $$s." />
    <msg uid="1157" type="Error" text="blockcheck: In PIO $$s, io_type $$s is not supported in $$s." />
    <msg uid="1158" type="Error" text="blockcheck: PIO $$s doesn't match any of the $$d combination(s) for io_type $$s $$s." />
    <msg uid="1159" type="Error" text="blockcheck: PIO $$s violates below bank rule(s) for io_type $$s $$s." />
    <msg uid="1160" type="Warning" level="2" text="blockcheck: In $$s PIO $$s, the combination of settings " />
    <msg uid="1161" type="Error" text="In EFB $$s, Watchdog mode is invalid without the Wishbone bus." />
    <msg uid="1162" type="Error" text="In EFB $$s, TC_OCR_SET is greater or equal to TC_TOP_SET." />
    <msg uid="1163" type="Error" text="In EFB $$s, TC_TOP_SET sets top value outside the counter range (0-65536)." />
    <msg uid="1164" type="Warning" level="2" text="blockcheck: I2C1 is disabled, but port $$s of comp $$s is used." />
    <msg uid="1165" type="Warning" level="2" text="blockcheck: I2C2 is disabled, but port $$s of comp $$s is used." />
    <msg uid="1166" type="Error" text="In EFB $$s, SPI Master frequency cannot be met. Ratio of Wishbone clock frequency to SPI Frequency is too great. Please adjust the frequencies." />
    <msg uid="1167" type="Error" text="In EFB $$s, WB_CLK_FREQ must be in the range of [0-166]MHz." />
    <msg uid="1168" type="Error" text="blockcheck: In comp $$s, the five shared bits of two I2C slave addresses must be the same for the two I2C ports." />
    <msg uid="1169" type="Error" text="In EFB $$s, I2C SCL frequency cannot be met. Either decrease the Wishbone frequency or increase the I2C bus performance." />
    <msg uid="1170" type="Error" text="blockcheck: EFB comp $$s has an invalid slave address $$s. " />
    <msg uid="1171" type="Error" text="In EFB $$s, slave address of I2C Primary is reserved by I2C specification." />
    <msg uid="1172" type="Error" text="In EFB $$s, slave address of I2C Secondary is reserved by I2C specification." />
    <msg uid="1173" type="Error" text="blockcheck: I2C$$d is enabled, but port $$s of comp $$s is tied to low. " />
    <msg uid="1174" type="Warning" level="2" text="blockcheck: Power controller $$s wake signal USERSTDBY is disabled." />
    <msg uid="1175" type="Error" text="blockcheck: In power controller $$s, Bandgap is truned off, but PLL $$s is driving timeout counter." />
    <msg uid="1176" type="Error" text="blockcheck: Power controller $$s USERTIMEOUT signal is required when TIMEOUT is set to USER." />
    <msg uid="1177" type="Error" text="blockcheck: Power controller $$s signal USERSTDBY is requireed when WAKEUP is set to USER." />
    <msg uid="1178" type="Error" text="There is no logic for comp $$s." />
    <msg uid="1179" type="Error" text="There is no cell model pointer for comp $$s." />
    <msg uid="1180" type="Error" text="blockcheck: BCINRD $$s control signal $$s is driven by itself." />
    <msg uid="1181" type="Warning" level="2" text="blockcheck: BCINRD $$s control signal $$s is driven by comp $$s." />
    <msg uid="1182" type="Error" text="blockcheck: BCPG $$s enable signal $$s is driven by itself and will lock up." />
    <msg uid="1183" type="Error" text="blockcheck: BCPG $$s must be connected to a device input." />
    <msg uid="1184" type="Warning" level="2" text="$$s" />
    <msg uid="1185" type="Error" text="$$s" />
  </messages>
</messageFile>
