/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [25:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [14:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [10:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [22:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~(celloutsig_0_0z[5] & celloutsig_0_0z[7]);
  assign celloutsig_1_13z = ~((celloutsig_1_10z[14] | celloutsig_1_4z[2]) & celloutsig_1_8z[5]);
  assign celloutsig_0_24z = ~((celloutsig_0_16z[5] | celloutsig_0_21z[2]) & (celloutsig_0_12z | celloutsig_0_10z));
  assign celloutsig_1_9z = celloutsig_1_8z[2] | ~(celloutsig_1_8z[6]);
  assign celloutsig_1_19z = { celloutsig_1_8z[5:3], celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_0z } + { celloutsig_1_18z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_15z };
  assign celloutsig_0_21z = celloutsig_0_15z[24:21] + celloutsig_0_15z[10:7];
  assign celloutsig_0_13z = celloutsig_0_7z[10:3] & { celloutsig_0_8z[2], celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_4z = in_data[77:69] > { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_12z = celloutsig_1_8z[4:1] < celloutsig_1_1z;
  assign celloutsig_1_18z = celloutsig_1_16z[10:1] < { in_data[141:133], celloutsig_1_6z };
  assign celloutsig_1_10z = { in_data[151:137], celloutsig_1_9z } % { 1'h1, celloutsig_1_3z[5:0], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_5z = { in_data[90:84], celloutsig_0_2z } % { 1'h1, celloutsig_0_0z[7:2], celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_0z[4:2], celloutsig_0_3z, celloutsig_0_14z } % { 1'h1, celloutsig_0_0z[8:3] };
  assign celloutsig_1_11z = celloutsig_1_4z[2] ? { celloutsig_1_10z[11:8], celloutsig_1_0z } : celloutsig_1_5z[8:4];
  assign celloutsig_1_16z = celloutsig_1_10z[15:5] | { celloutsig_1_14z[13:9], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_7z = { celloutsig_0_5z[4:0], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z } | { celloutsig_0_0z[4:1], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_1z = { in_data[177:175], celloutsig_1_0z } | in_data[148:145];
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_1z } | { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_6z & celloutsig_1_3z[3];
  assign celloutsig_0_10z = in_data[77] & celloutsig_0_5z[3];
  assign celloutsig_1_15z = ~^ { celloutsig_1_14z[8:6], celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_1_2z = ~^ in_data[137:133];
  assign celloutsig_1_14z = { in_data[118:115], celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_4z } << { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_0z = in_data[66:57] >> in_data[82:73];
  assign celloutsig_1_5z = { in_data[177:161], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } >> { in_data[176:172], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[156:155], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } >> { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_23z = { celloutsig_0_17z[4], celloutsig_0_12z, celloutsig_0_14z } >> celloutsig_0_15z[18:16];
  assign celloutsig_1_4z = { celloutsig_1_1z[1:0], celloutsig_1_2z, celloutsig_1_0z } <<< { celloutsig_1_3z[4:2], celloutsig_1_0z };
  assign celloutsig_0_3z = in_data[43:41] <<< { in_data[15:14], celloutsig_0_2z };
  assign celloutsig_0_8z = { in_data[93], celloutsig_0_3z } <<< { celloutsig_0_5z[7:5], celloutsig_0_4z };
  assign celloutsig_0_16z = { celloutsig_0_15z[19:11], celloutsig_0_10z } >>> { celloutsig_0_5z[3:0], celloutsig_0_6z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_3z } ^ { in_data[82:78], celloutsig_0_4z };
  assign celloutsig_0_12z = ~((in_data[58] & celloutsig_0_3z[0]) | celloutsig_0_4z);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_15z = 26'h0000000;
    else if (clkin_data[0]) celloutsig_0_15z = { celloutsig_0_7z[10:5], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_6z = ~((celloutsig_1_4z[0] & celloutsig_1_2z) | (celloutsig_1_5z[19] & celloutsig_1_3z[1]));
  assign celloutsig_0_14z = ~((celloutsig_0_13z[7] & celloutsig_0_1z) | (celloutsig_0_2z & celloutsig_0_13z[7]));
  assign celloutsig_0_2z = ~((in_data[7] & in_data[47]) | (celloutsig_0_1z & celloutsig_0_1z));
  assign celloutsig_1_0z = ~((in_data[172] & in_data[178]) | (in_data[128] & in_data[109]));
  assign { out_data[128], out_data[102:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
