Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /xprj/chip/ce2020labs_dev/framebuffer/lab2/quartus/ctrl_bufg.qsys --block-symbol-file --output-directory=/xprj/chip/ce2020labs_dev/framebuffer/lab2/quartus/ctrl_bufg --family="Cyclone IV E" --part=EP4CE10E22C8
Progress: Loading quartus/ctrl_bufg.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 21.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: ctrl_bufg.altclkctrl_0: Targeting device family: Cyclone IV E.
: ctrl_bufg.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /xprj/chip/ce2020labs_dev/framebuffer/lab2/quartus/ctrl_bufg.qsys --synthesis=VERILOG --output-directory=/xprj/chip/ce2020labs_dev/framebuffer/lab2/quartus/ctrl_bufg/synthesis --family="Cyclone IV E" --part=EP4CE10E22C8
Progress: Loading quartus/ctrl_bufg.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 21.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: ctrl_bufg.altclkctrl_0: Targeting device family: Cyclone IV E.
: ctrl_bufg.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: ctrl_bufg: Generating ctrl_bufg "ctrl_bufg" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity ctrl_bufg_altclkctrl_0.
Info: altclkctrl_0: "ctrl_bufg" instantiated altclkctrl "altclkctrl_0"
Info: ctrl_bufg: Done "ctrl_bufg" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
