<stg><name>float_safe_softmax_Pipeline_normalize_blocks</name>


<trans_list>

<trans id="199" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %sum_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_31

]]></Node>
<StgValue><ssdm name="sum_31_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i16 0, i16 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc114.7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc114.7:0 %i = load i16 %idx

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc114.7:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %i, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc114.7:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc114.7:3 %br_ln304 = br i1 %tmp, void %for.inc114.7.split, void %for.end119.exitStub

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc114.7.split:2 %lshr_ln3 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %i, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="12">
<![CDATA[
for.inc114.7.split:3 %zext_ln311 = zext i12 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln311"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc114.7.split:4 %exp_x_addr = getelementptr i32 %exp_x, i64 0, i64 %zext_ln311

]]></Node>
<StgValue><ssdm name="exp_x_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="12">
<![CDATA[
for.inc114.7.split:5 %exp_x_load = load i12 %exp_x_addr

]]></Node>
<StgValue><ssdm name="exp_x_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc114.7.split:9 %lshr_ln313_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln313_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc114.7.split:13 %exp_x_1_addr = getelementptr i32 %exp_x_1, i64 0, i64 %zext_ln311

]]></Node>
<StgValue><ssdm name="exp_x_1_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="12">
<![CDATA[
for.inc114.7.split:14 %exp_x_1_load = load i12 %exp_x_1_addr

]]></Node>
<StgValue><ssdm name="exp_x_1_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc114.7.split:20 %exp_x_2_addr = getelementptr i32 %exp_x_2, i64 0, i64 %zext_ln311

]]></Node>
<StgValue><ssdm name="exp_x_2_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="12">
<![CDATA[
for.inc114.7.split:21 %exp_x_2_load = load i12 %exp_x_2_addr

]]></Node>
<StgValue><ssdm name="exp_x_2_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc114.7.split:27 %exp_x_3_addr = getelementptr i32 %exp_x_3, i64 0, i64 %zext_ln311

]]></Node>
<StgValue><ssdm name="exp_x_3_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="12">
<![CDATA[
for.inc114.7.split:28 %exp_x_3_load = load i12 %exp_x_3_addr

]]></Node>
<StgValue><ssdm name="exp_x_3_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc114.7.split:34 %exp_x_4_addr = getelementptr i32 %exp_x_4, i64 0, i64 %zext_ln311

]]></Node>
<StgValue><ssdm name="exp_x_4_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="12">
<![CDATA[
for.inc114.7.split:35 %exp_x_4_load = load i12 %exp_x_4_addr

]]></Node>
<StgValue><ssdm name="exp_x_4_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc114.7.split:43 %exp_x_5_addr = getelementptr i32 %exp_x_5, i64 0, i64 %zext_ln311

]]></Node>
<StgValue><ssdm name="exp_x_5_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="12">
<![CDATA[
for.inc114.7.split:44 %exp_x_5_load = load i12 %exp_x_5_addr

]]></Node>
<StgValue><ssdm name="exp_x_5_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc114.7.split:50 %exp_x_6_addr = getelementptr i32 %exp_x_6, i64 0, i64 %zext_ln311

]]></Node>
<StgValue><ssdm name="exp_x_6_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="12">
<![CDATA[
for.inc114.7.split:51 %exp_x_6_load = load i12 %exp_x_6_addr

]]></Node>
<StgValue><ssdm name="exp_x_6_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc114.7.split:57 %exp_x_7_addr = getelementptr i32 %exp_x_7, i64 0, i64 %zext_ln311

]]></Node>
<StgValue><ssdm name="exp_x_7_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="12">
<![CDATA[
for.inc114.7.split:58 %exp_x_7_load = load i12 %exp_x_7_addr

]]></Node>
<StgValue><ssdm name="exp_x_7_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc114.7.split:64 %add_ln304 = add i16 %i, i16 8

]]></Node>
<StgValue><ssdm name="add_ln304"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc114.7.split:65 %store_ln304 = store i16 %add_ln304, i16 %idx

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="12">
<![CDATA[
for.inc114.7.split:5 %exp_x_load = load i12 %exp_x_addr

]]></Node>
<StgValue><ssdm name="exp_x_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="12">
<![CDATA[
for.inc114.7.split:14 %exp_x_1_load = load i12 %exp_x_1_addr

]]></Node>
<StgValue><ssdm name="exp_x_1_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="12">
<![CDATA[
for.inc114.7.split:21 %exp_x_2_load = load i12 %exp_x_2_addr

]]></Node>
<StgValue><ssdm name="exp_x_2_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="12">
<![CDATA[
for.inc114.7.split:28 %exp_x_3_load = load i12 %exp_x_3_addr

]]></Node>
<StgValue><ssdm name="exp_x_3_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="12">
<![CDATA[
for.inc114.7.split:35 %exp_x_4_load = load i12 %exp_x_4_addr

]]></Node>
<StgValue><ssdm name="exp_x_4_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="12">
<![CDATA[
for.inc114.7.split:44 %exp_x_5_load = load i12 %exp_x_5_addr

]]></Node>
<StgValue><ssdm name="exp_x_5_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="12">
<![CDATA[
for.inc114.7.split:51 %exp_x_6_load = load i12 %exp_x_6_addr

]]></Node>
<StgValue><ssdm name="exp_x_6_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="12">
<![CDATA[
for.inc114.7.split:58 %exp_x_7_load = load i12 %exp_x_7_addr

]]></Node>
<StgValue><ssdm name="exp_x_7_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="60" st_id="3" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:6 %y = fdiv i32 %exp_x_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:15 %y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:22 %y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:29 %y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:36 %y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:45 %y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:52 %y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_6"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:59 %y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="68" st_id="4" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:6 %y = fdiv i32 %exp_x_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:15 %y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:22 %y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:29 %y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:36 %y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:45 %y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:52 %y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_6"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:59 %y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="76" st_id="5" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:6 %y = fdiv i32 %exp_x_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:15 %y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:22 %y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:29 %y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:36 %y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:45 %y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:52 %y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_6"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:59 %y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="84" st_id="6" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:6 %y = fdiv i32 %exp_x_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:15 %y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:22 %y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:29 %y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:36 %y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:45 %y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:52 %y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_6"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:59 %y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="92" st_id="7" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:6 %y = fdiv i32 %exp_x_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:15 %y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:22 %y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:29 %y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:36 %y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:45 %y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:52 %y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_6"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:59 %y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="100" st_id="8" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:6 %y = fdiv i32 %exp_x_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:15 %y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:22 %y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:29 %y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:36 %y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:45 %y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:52 %y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_6"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:59 %y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="108" st_id="9" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:6 %y = fdiv i32 %exp_x_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:15 %y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:22 %y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:29 %y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:36 %y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:45 %y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:52 %y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_6"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:59 %y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="116" st_id="10" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:6 %y = fdiv i32 %exp_x_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:15 %y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:22 %y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:29 %y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:36 %y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:45 %y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:52 %y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_6"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:59 %y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="124" st_id="11" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:6 %y = fdiv i32 %exp_x_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
for.inc114.7.split:7 %bitcast_ln313 = bitcast i32 %y

]]></Node>
<StgValue><ssdm name="bitcast_ln313"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc114.7.split:8 %trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:15 %y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
for.inc114.7.split:16 %bitcast_ln313_1 = bitcast i32 %y_1

]]></Node>
<StgValue><ssdm name="bitcast_ln313_1"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc114.7.split:17 %trunc_ln313_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln313_1"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:22 %y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
for.inc114.7.split:23 %bitcast_ln313_2 = bitcast i32 %y_2

]]></Node>
<StgValue><ssdm name="bitcast_ln313_2"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc114.7.split:24 %trunc_ln313_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln313_2"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:29 %y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
for.inc114.7.split:30 %bitcast_ln313_3 = bitcast i32 %y_3

]]></Node>
<StgValue><ssdm name="bitcast_ln313_3"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc114.7.split:31 %trunc_ln313_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_3, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln313_3"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:36 %y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
for.inc114.7.split:37 %bitcast_ln313_4 = bitcast i32 %y_4

]]></Node>
<StgValue><ssdm name="bitcast_ln313_4"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc114.7.split:38 %trunc_ln313_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_4, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln313_4"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:45 %y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
for.inc114.7.split:46 %bitcast_ln313_5 = bitcast i32 %y_5

]]></Node>
<StgValue><ssdm name="bitcast_ln313_5"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc114.7.split:47 %trunc_ln313_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_5, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln313_5"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:52 %y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_6"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
for.inc114.7.split:53 %bitcast_ln313_6 = bitcast i32 %y_6

]]></Node>
<StgValue><ssdm name="bitcast_ln313_6"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc114.7.split:54 %trunc_ln313_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_6, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln313_6"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc114.7.split:59 %y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read

]]></Node>
<StgValue><ssdm name="y_7"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
for.inc114.7.split:60 %bitcast_ln313_7 = bitcast i32 %y_7

]]></Node>
<StgValue><ssdm name="bitcast_ln313_7"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc114.7.split:61 %trunc_ln313_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_7, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln313_7"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0">
<![CDATA[
for.end119.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc114.7.split:0 %specpipeline_ln305 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln305"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc114.7.split:1 %specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln304"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="13">
<![CDATA[
for.inc114.7.split:10 %zext_ln313 = zext i13 %lshr_ln313_1

]]></Node>
<StgValue><ssdm name="zext_ln313"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc114.7.split:11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln313

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
for.inc114.7.split:12 %store_ln313 = store i16 %trunc_ln5, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4

]]></Node>
<StgValue><ssdm name="store_ln313"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc114.7.split:18 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln313

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
for.inc114.7.split:19 %store_ln313 = store i16 %trunc_ln313_1, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5

]]></Node>
<StgValue><ssdm name="store_ln313"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc114.7.split:25 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln313

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
for.inc114.7.split:26 %store_ln313 = store i16 %trunc_ln313_2, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6

]]></Node>
<StgValue><ssdm name="store_ln313"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc114.7.split:32 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln313

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
for.inc114.7.split:33 %store_ln313 = store i16 %trunc_ln313_3, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7

]]></Node>
<StgValue><ssdm name="store_ln313"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc114.7.split:39 %or_ln313 = or i13 %lshr_ln313_1, i13 1

]]></Node>
<StgValue><ssdm name="or_ln313"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="13">
<![CDATA[
for.inc114.7.split:40 %zext_ln313_1 = zext i13 %or_ln313

]]></Node>
<StgValue><ssdm name="zext_ln313_1"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc114.7.split:41 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln313_1

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
for.inc114.7.split:42 %store_ln313 = store i16 %trunc_ln313_4, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8

]]></Node>
<StgValue><ssdm name="store_ln313"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc114.7.split:48 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln313_1

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
for.inc114.7.split:49 %store_ln313 = store i16 %trunc_ln313_5, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9

]]></Node>
<StgValue><ssdm name="store_ln313"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc114.7.split:55 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln313_1

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
for.inc114.7.split:56 %store_ln313 = store i16 %trunc_ln313_6, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10

]]></Node>
<StgValue><ssdm name="store_ln313"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc114.7.split:62 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln313_1

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
for.inc114.7.split:63 %store_ln313 = store i16 %trunc_ln313_7, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11

]]></Node>
<StgValue><ssdm name="store_ln313"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
for.inc114.7.split:66 %br_ln304 = br void %for.inc114.7

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
