//**********************************************************************
//**********************************************************************
//**                                                                  **
//**     Copyright (c) 2018 Shanghai Zhaoxin Semiconductor Co., Ltd.  **
//**                                                                  **
//**********************************************************************
//**********************************************************************

/* 

platform related setting

*/
#include "AsiaIoLib.h"
#include "CHX002Reg.h"


ASIA_IO_TABLE_64326408_REV	Sata_Driving_TBL[]=
{
	//20180413-Add EPHY setting for EPHY register default different from EPHY spec issue
		
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0100, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xff,	0xff},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0104, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xff,	0xff},	
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0104, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xff,	0xff},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x010C, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xff,	0x00},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0144, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xff,	0xfa},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0144, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xff,	0xfa},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0144, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xff,	0xfa},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x00F4, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xff,	0x05},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x00F4, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xff,	0x05},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x011C, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xff,	0x07},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x011C, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xff,	0x07},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0120, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xff,	0x03},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0120, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xff,	0x03},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0144, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xff,	0x30},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0148, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xff,	0x30},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0148, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xff,	0x3a},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0014,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xff,	0x44},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0014,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xff,	0x44},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0018,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xff,	0x44},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x005C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xff,	0x81},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x005C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xff,	0x0e},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x005C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xff,	0x81},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x005C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xff,	0x0e},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0064,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xff,	0x81},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0064,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xff,	0x0e},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0064,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xff,	0x81},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0064,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xff,	0x0e},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x006C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xff,	0x81},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x006C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xff,	0x0e},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x006C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xff,	0x81},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x006C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xff,	0x0e},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x008C, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xff,	0x05},		
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0090, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xff,	0x03},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x009C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xff,	0x1f},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x009C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xff,	0x1f},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00A0,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xff,	0x1f},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00A0,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xff,	0x1f},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00A4,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xff,	0x1f},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00A4,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xff,	0x1f},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00A8,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xff,	0x1f},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00A8,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xff,	0x1f},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x00AC, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xff,	0x1f},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x00AC, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xff,	0x1f},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x00B0, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xff,	0x1f},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x00B0, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xff,	0x1f},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0054, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xff,	0x0a},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0058, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xff,	0x0a},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0058, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xff,	0x0a},
	//20180413 - end
		
	//This file is auto coverted by ZhaoXin form CHX002A0_HX002EA0_SATA3_Rev1.0_18'0629.xls

	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x010C, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x1,	0x1},//RowNo 9 FHP_RTNTXSETEN_PHYB[0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x010C, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xF,	0x9},//RowNo 10 FHP_RTNTXSET_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x010C, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x2,	0x2},//RowNo 11 FHP_RTNRXSETEN_PHYB[1]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x010C, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xF0,	0x90},//RowNo 12 FHP_RTNRXSET_PHYB[7:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0144, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x30,	0x30},//RowNo 16 FRP00_TXPWRSW_G1_PHYD[5:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0144, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xC0,	0xC0},//RowNo 17 FRP01_TXPWRSW_G1_PHYD[7:6]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0144, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x30,	0x30},//RowNo 18 FRP00_TXPWRSW_G2_PHYD[5:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0144, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xC0,	0xC0},//RowNo 19 FRP01_TXPWRSW_G2_PHYD[7:6]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x001C, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xE0,	0x60},//RowNo 20 FRP00_TXPSR_PHYB[7:5]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x001C, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xE0,	0x60},//RowNo 21 FRP01_TXPSR_PHYB[7:5]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0144, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x3,	0x3},//RowNo 22 FRP00_TXSW_G1_PHYD[1:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0144, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xC,	0xC},//RowNo 23 FRP01_TXSW_G1_PHYD[3:2]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0144, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x3,	0x3},//RowNo 24 FRP00_TXSW_G2_PHYD[1:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0144, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xC,	0xC},//RowNo 25 FRP01_TXSW_G2_PHYD[3:2]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x00F4, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xF,	0x7},//RowNo 26 FRP00_TDNCIS_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x00F4, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xF,	0x7},//RowNo 27 FRP01_TDNCIS_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x00F8, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x7,	0x0},//RowNo 28 FRP00_TDPCIS_PHYB[2:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x00F8, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x7,	0x0},//RowNo 29 FRP01_TDPCIS_PHYB[2:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x00FC, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x7,	0x3},//RowNo 30 FRP00_TXNSR_PHYB[2:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x00FC, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x70,	0x30},//RowNo 31 FRP01_TXNSR_PHYB[6:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0144, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x30,	0x30},//RowNo 33 FRP00_TXPWRSW_G3_PHYD[5:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0144, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xC0,	0xC0},//RowNo 34 FRP01_TXPWRSW_G3_PHYD[7:6]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0118, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xE0,	0x60},//RowNo 35 FRP00_G3_TXPSR_PHYB[7:5]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0118, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xE0,	0x60},//RowNo 36 FRP01_G3_TXPSR_PHYB[7:5]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0144, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x3,	0x3},//RowNo 37 FRP00_TXSW_G3_PHYD[1:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0144, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xC,	0xC},//RowNo 38 FRP01_TXSW_G3_PHYD[3:2]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x011C, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xF,	0x7},//RowNo 39 FRP00_G3_TDNCIS_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x011C, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xF,	0x7},//RowNo 40 FRP01_G3_TDNCIS_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0120, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x7,	0x0},//RowNo 41 FRP00_G3_TDPCIS_PHYB[2:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0120, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x7,	0x0},//RowNo 42 FRP01_G3_TDPCIS_PHYB[2:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0124, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x7,	0x3},//RowNo 43 FRP00_G3_TXNSR_PHYB[2:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0124, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x70,	0x30},//RowNo 44 FRP01_G3_TXNSR_PHYB[6:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0100, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xF,	0xF},//RowNo 48 FRP0_TPLL_CP_G1_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0100, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xF0,	0xF0},//RowNo 49 FRP1_TPLL_CP_G1_PHYB[7:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0104, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xF,	0xF},//RowNo 51 FRP0_TPLL_CP_G2_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0104, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xF0,	0xF0},//RowNo 52 FRP1_TPLL_CP_G2_PHYB[7:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0104, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xF,	0xF},//RowNo 54 FRP0_TPLL_CP_G3_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x0104, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xF0,	0xF0},//RowNo 55 FRP1_TPLL_CP_G3_PHYB[7:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x000C, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x7,	0x2},//RowNo 9 FHP00_EIDLESQTH_PHYB[2:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF, 0x000C, (CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x70,	0x20},//RowNo 10 FHP01_EIDLESQTH_PHYB[6:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0028,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x1,	0x0},//RowNo 8 FHP00_CDR_UGB_HBW_PHYB[0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0028,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x2,	0x0},//RowNo 9 FHP01_CDR_UGB_HBW_PHYB[1]
	//20180726- patch for S4 fail issue s FHPn_CKBUFSEL_CDR<1:0>=01
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0138,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xC,	0x4},//RowNo 10 FH00_CKBUFSEL_CDR_PHYD[3:2]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0138,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x3,	0x1},//RowNo 11 FH01_CKBUFSEL_CDR_PHYD[1:0]
	//20180726- patch for S4 fail issue e FHPn_CKBUFSEL_CDR<1:0>=01
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0054,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xC,	0x8},//RowNo 13 FRP01_KLFSEL_G1_PHYB[3:2]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0054,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x3,	0x2},//RowNo 14 FRP00_KLFSEL_G1_PHYB[1:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0044,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xC,	0xC},//RowNo 15 FRP01_KIPRSEL_G1_PHYB[3:2]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0044,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x3,	0x3},//RowNo 16 FRP00_KIPRSEL_G1_PHYB[1:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0048,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xC,	0x4},//RowNo 17 FRP01_KIPCSEL_G1_PHYB[3:2]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0048,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x3,	0x1},//RowNo 18 FRP00_KIPCSEL_G1_PHYB[1:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0058,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xC,	0x8},//RowNo 20 FRP01_KLFSEL_G2_PHYB[3:2]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0058,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x3,	0x2},//RowNo 21 FRP00_KLFSEL_G2_PHYB[1:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0044,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xC,	0x8},//RowNo 22 FRP01_KIPRSEL_G2_PHYB[3:2]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0044,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x3,	0x2},//RowNo 23 FRP00_KIPRSEL_G2_PHYB[1:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x004C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xC,	0x4},//RowNo 24 FRP01_KIPCSEL_G2_PHYB[3:2]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x004C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x3,	0x1},//RowNo 25 FRP00_KIPCSEL_G2_PHYB[1:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0058,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xC,	0x8},//RowNo 27 FRP01_KLFSEL_G3_PHYB[3:2]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0058,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x3,	0x2},//RowNo 28 FRP00_KLFSEL_G3_PHYB[1:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0044,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xC,	0x8},//RowNo 29 FRP01_KIPRSEL_G3_PHYB[3:2]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0044,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x3,	0x2},//RowNo 30 FRP00_KIPRSEL_G3_PHYB[1:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x004C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xC,	0x4},//RowNo 31 FRP01_KIPCSEL_G2_PHYB[3:2]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x004C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x3,	0x1},//RowNo 32 FRP00_KIPCSEL_G2_PHYB[1:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0090,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x1,	0x1},//RowNo 36 FRP00_EQTNSPDSWEN_PHYB[0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0090,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x2,	0x2},//RowNo 37 FRP01_EQTNSPDSWEN_PHYB[1]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x009C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x1,	0x1},//RowNo 38 FRP00_DCSETEN_PHYB[0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x009C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x2,	0x2},//RowNo 39 FRP01_DCSETEN_PHYB[1]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00A8,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x1,	0x1},//RowNo 40 FRP00_HFSETEN_PHYB[0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00A8,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x2,	0x2},//RowNo 41 FRP01_HFSETEN_PHYB[1]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00B4,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x1,	0x1},//RowNo 42 FRP00_OSSETEN_PHYB[0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00B4,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x2,	0x2},//RowNo 43 FRP01_OSSETEN_PHYB[1]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00C0,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x1,	0x1},//RowNo 44 FRP00_W1SETEN_PHYB[0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00C0,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x2,	0x2},//RowNo 45 FRP01_W1SETEN_PHYB[1]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00D0,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x1,	0x1},//RowNo 46 FRP00_W2SETEN_PHYB[0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00D0,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x2,	0x2},//RowNo 47 FRP01_W2SETEN_PHYB[1]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0144,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x10,	0x10},//RowNo 49 FRP00_RCVPWRSW_G1_PHYD[4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0144,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x20,	0x20},//RowNo 50 FRP01_RCVPWRSW_G1_PHYD[5]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0144,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xC,	0x0},//RowNo 51 FRP01_RCVEQ_POW_G1_PHYD[3:2]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0144,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x3,	0x0},//RowNo 52 FRP00_RCVEQ_POW_G1_PHYD[1:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0014,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x7,	0x4},//RowNo 53 FRP00_RCV_HBW_G1_PHYB[2:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0014,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x70,	0x40},//RowNo 54 FRP01_RCV_HBW_G1_PHYB[6:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x005C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xFF,	0x81},//RowNo 55 FRP00_EQTNMODE_G1_PHYB[7:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x005C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xF,	0xE},//RowNo 56 FRP00_EQTNMODE_G1_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x005C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xFF,	0x81},//RowNo 57 FRP01_EQTNMODE_G1_PHYB[7:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x005C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xF,	0xE},//RowNo 58 FRP01_EQTNMODE_G1_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0074,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xF,	0x1},//RowNo 59 FRP00_EQTNDCBW_G1_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0074,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xF0,	0x10},//RowNo 60 FRP01_EQTNDCBW_G1_PHYB[7:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0078,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xF,	0x1},//RowNo 61 FRP00_EQTNHFBW_G1_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0078,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xF0,	0x10},//RowNo 62 FRP01_EQTNHFBW_G1_PHYB[7:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0080,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xF,	0x1},//RowNo 63 FRP00_EQTNOSBW_G1_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0080,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xF0,	0x10},//RowNo 64 FRP01_EQTNOSBW_G1_PHYB[7:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0084,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xF,	0x1},//RowNo 65 FRP00_EQTNWTBW_G1_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0084,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xF0,	0x10},//RowNo 66 FRP01_EQTNWTBW_G1_PHYB[7:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x008C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x3,	0x0},//RowNo 67 FRP00_EQTNDFE_G1_PHYB[1:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x008C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xC,	0x0},//RowNo 68 FRP01_EQTNDFE_G1_PHYB[3:2]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x008C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x1,	0x0},//RowNo 69 FRP00_EQTNALWY_G1_PHYB[0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x008C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x2,	0x0},//RowNo 70 FRP01_EQTNALWY_G1_PHYB[1]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0090,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x1F,	0xF},//RowNo 71 FRP00_EQTNVTH_G1_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0094,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x1F,	0xF},//RowNo 72 FRP01_EQTNVTH_G1_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0098,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x1,	0x1},//RowNo 73 FRP00_EQTNDFETRN_G1_PHYB[0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0098,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x2,	0x2},//RowNo 74 FRP01_EQTNDFETRN_G1_PHYB[1]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x009C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x1F,	0xF},//RowNo 75 FRP00_DCSET_G1_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x009C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x1F,	0xF},//RowNo 76 FRP01_DCSET_G1_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00A8,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x1F,	0x0},//RowNo 77 FRP00_HFSET_G1_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00A8,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x1F,	0x0},//RowNo 78 FRP00_HFSET_G1_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00B4,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x1F,	0x0},//RowNo 79 FRP00_OSSET_G1_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00B8,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x1F,	0x0},//RowNo 80 FRP01_OSSET_G1_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00C4,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x1F,	0x0},//RowNo 81 FRP00_W1SET_G1_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00C4,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x1F,	0x0},//RowNo 82 FRP01_W1SET_G1_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00D0,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x1F,	0x0},//RowNo 83 FRP00_W2SET_G1_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00D0,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x1F,	0x0},//RowNo 84 FRP01_W2SET_G1_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0148,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x10,	0x10},//RowNo 86 FRP00_RCVPWRSW_G2_PHYD[4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0148,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x20,	0x20},//RowNo 87 FRP01_RCVPWRSW_G2_PHYD[5]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0148,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xC,	0x0},//RowNo 88 FRP01_RCVEQ_POW_G2_PHYD[3:2]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0148,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x3,	0x0},//RowNo 89 FRP00_RCVEQ_POW_G2_PHYD[1:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0014,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x7,	0x4},//RowNo 90 FRP00_RCV_HBW_G2_PHYB[2:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0014,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x70,	0x40},//RowNo 91 FRP01_RCV_HBW_G2_PHYB[6:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0064,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xFF,	0x81},//RowNo 92 FRP00_EQTNMODE_G2_PHYB[7:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0064,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xF,	0xE},//RowNo 93 FRP00_EQTNMODE_G2_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0064,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xFF,	0x81},//RowNo 94 FRP01_EQTNMODE_G2_PHYB[7:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0064,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xF,	0xE},//RowNo 95 FRP01_EQTNMODE_G2_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0074,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xF,	0x1},//RowNo 96 FRP00_EQTNDCBW_G2_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0074,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xF0,	0x10},//RowNo 97 FRP01_EQTNDCBW_G2_PHYB[7:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x007C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xF,	0x1},//RowNo 98 FRP00_EQTNHFBW_G2_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x007C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xF0,	0x10},//RowNo 99 FRP01_EQTNHFBW_G2_PHYB[7:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0080,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xF,	0x1},//RowNo 100 FRP00_EQTNOSBW_G2_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0080,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xF0,	0x10},//RowNo 101 FRP01_EQTNOSBW_G2_PHYB[7:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0088,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xF,	0x1},//RowNo 102 FRP00_EQTNWTBW_G2_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0088,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xF0,	0x10},//RowNo 103 FRP01_EQTNWTBW_G2_PHYB[7:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x008C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x3,	0x1},//RowNo 104 FRP00_EQTNDFE_G2_PHYB[1:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x008C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xC,	0x4},//RowNo 105 FRP01_EQTNDFE_G2_PHYB[3:2]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0090,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x1,	0x0},//RowNo 106 FRP00_EQTNALWY_G2_PHYB[0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0090,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x2,	0x0},//RowNo 107 FRP01_EQTNALWY_G2_PHYB[1]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0094,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x1F,	0xF},//RowNo 108 FRP00_EQTNVTH_G2_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0094,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x1F,	0xF},//RowNo 109 FRP01_EQTNVTH_G2_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0098,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x1,	0x1},//RowNo 110 FRP00_EQTNDFETRN_G2_PHYB[0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0098,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x2,	0x2},//RowNo 111 FRP01_EQTNDFETRN_G2_PHYB[1]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00A0,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x1F,	0xF},//RowNo 112 FRP00_DCSET_G2_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00A0,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x1F,	0xF},//RowNo 113 FRP01_DCSET_G2_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00AC,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x1F,	0xA},//RowNo 114 FRP00_HFSET_G2_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00AC,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x1F,	0xA},//RowNo 115 FRP01_HFSET_G2_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00B8,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x1F,	0x0},//RowNo 116 FRP00_OSSET_G2_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00BC,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x1F,	0x0},//RowNo 117 FRP01_OSSET_G2_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00C8,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x1F,	0x0},//RowNo 118 FRP00_W1SET_G2_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00C8,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x1F,	0x0},//RowNo 119 FRP01_W1SET_G2_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00D4,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x1F,	0x0},//RowNo 120 FRP00_W2SET_G2_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00D4,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x1F,	0x0},//RowNo 121 FRP01_W2SET_G2_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0148,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x10,	0x10},//RowNo 123 FRP00_RCVPWRSW_G3_PHYD[4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0148,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x20,	0x20},//RowNo 124 FRP01_RCVPWRSW_G3_PHYD[5]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0148,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xC,	0x8},//RowNo 125 FRP01_RCVEQ_POW_G3_PHYD[3:2]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0148,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x3,	0x2},//RowNo 126 FRP00_RCVEQ_POW_G3_PHYD[1:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0018,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x7,	0x5},//RowNo 127 FRP00_RCV_HBW_G3_PHYB[2:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0018,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x70,	0x50},//RowNo 128 FRP01_RCV_HBW_G3_PHYB[6:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x006C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xFF,	0x81},//RowNo 129 FRP00_EQTNMODE_G3_PHYB[7:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x006C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0xF,	0xE},//RowNo 130 FRP00_EQTNMODE_G3_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x006C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xFF,	0x81},//RowNo 131 FRP01_EQTNMODE_G3_PHYB[7:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x006C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0xF,	0xE},//RowNo 132 FRP01_EQTNMODE_G3_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0078,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xF,	0x1},//RowNo 133 FRP00_EQTNDCBW_G3_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0078,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xF0,	0x10},//RowNo 134 FRP01_EQTNDCBW_G3_PHYB[7:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x007C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xF,	0x1},//RowNo 135 FRP00_EQTNHFBW_G3_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x007C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xF0,	0x10},//RowNo 136 FRP01_EQTNHFBW_G3_PHYB[7:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0084,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xF,	0x1},//RowNo 137 FRP00_EQTNOSBW_G3_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0084,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xF0,	0x10},//RowNo 138 FRP01_EQTNOSBW_G3_PHYB[7:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0088,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xF,	0x1},//RowNo 139 FRP00_EQTNWTBW_G3_PHYB[3:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0088,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xF0,	0x10},//RowNo 140 FRP01_EQTNWTBW_G3_PHYB[7:4]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x008C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x3,	0x0},//RowNo 141 FRP00_EQTNDFE_G3_PHYB[1:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x008C,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0xC,	0x0},//RowNo 142 FRP01_EQTNDFE_G3_PHYB[3:2]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0090,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x1,	0x0},//RowNo 143 FRP00_EQTNALWY_G3_PHYB[0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0090,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x2,	0x0},//RowNo 144 FRP01_EQTNALWY_G3_PHYB[1]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0094,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x1F,	0xF},//RowNo 145 FRP00_EQTNVTH_G3_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0098,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x1F,	0xF},//RowNo 146 FRP01_EQTNVTH_G3_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0098,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x1,	0x1},//RowNo 147 FRP00_EQTNDFETRN_G3_PHYB[0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0098,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x2,	0x2},//RowNo 148 FRP01_EQTNDFETRN_G3_PHYB[1]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00A4,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x1F,	0xF},//RowNo 149 FRP00_DCSET_G3_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00A4,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x1F,	0xF},//RowNo 150 FRP01_DCSET_G3_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00B0,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x1F,	0xA},//RowNo 151 FRP00_HFSET_G3_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00B0,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x1F,	0xA},//RowNo 152 FRP01_HFSET_G3_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00BC,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_3),	0x1F,	0x0},//RowNo 153 FRP00_OSSET_G3_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00C0,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x1F,	0x0},//RowNo 154 FRP01_OSSET_G3_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00CC,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0x1F,	0x0},//RowNo 155 FRP00_W1SET_G3_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00CC,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x1F,	0x0},//RowNo 156 FRP01_W1SET_G3_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00D8,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x1F,	0x0},//RowNo 157 FRP00_W2SET_G3_PHYB[4:0]
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x00D8,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_2),	0x1F,	0x0},//RowNo 158 FRP01_W2SET_G3_PHYB[4:0]
	//20180726- patch for AHCI mode S4 resume randomly read disk error issue s FHPm_TPLL0_FTUNE_EN=1,  FHPm_TPLL0_FTUNE<9:0>=00_0100_0001
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0134,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_0),	0xFF,	0x41},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0134,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x3,	0x0},
	{0x00,	0xFF,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_POINTER),	0xFFFF,	0x0134,	(CHX002_SATA|D15F0_SATA_EPHY_CTL_REG_DATA_1),	0x4,	0x4},
    //20180726- patch for AHCI mode S4 resume randomly read disk error issue e

};

UINT32 Sata_Driving_TBL_Items = sizeof(Sata_Driving_TBL)/sizeof(ASIA_IO_TABLE_64326408_REV);



//The following table is auto coverted by ZhaoXin from CHX002A0_HX002EA0_USB2_Rev1.0_18'0709.xls
//Mainboard:	EA0
//Chip Version:	A0

ASIA_IO_TABLE_64326408_REV	D14F7Ehci_Driving_TBL[]={
	//Min,	Max,                              ADDRCFGREG,	                ADDRMASK,        ADDR,                              DATACFGREG,                                DATAMASK,        DATA
	{0x00,	0xFF,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x01000,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xF,		0x7},//RowNo 4 CTRL_A[3:0]
	{0x00,	0xFF,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x02000,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xF,		0x7},//RowNo 5 CTRL_B[3:0]
	{0x00,	0xFF,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x01001,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x3,		0x2},//RowNo 7 DISCNT_A[1:0]
	{0x00,	0xFF,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x02001,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x3,		0x2},//RowNo 8 DISCNT_B[1:0]
	{0x00,	0xFF,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x01001,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0xC,		0x4},//RowNo 10 SQSET_A[3:2]
	{0x00,	0xFF,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x02001,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0xC,		0x4},//RowNo 11 SQSET_B[3:2]
	{0x00,	0xFF,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x01000,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xE0,		0x80},//RowNo 13 TXHSRCTRL_A[7:5]
	{0x00,	0xFF,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x02000,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xE0,		0x80},//RowNo 14 TXHSRCTRL_B[7:5]
	{0x00,	0xFF,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x01008,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xE,		0x8},//RowNo 16 FS_DN_EN_A[3:1]
	{0x00,	0xFF,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x02008,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xE,		0x8},//RowNo 17 FS_DN_EN_B[3:1]
	{0x00,	0xFF,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x01003,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0xE0,		0x0},//RowNo 19 TXFSRCTRL_A[7:5]
	{0x00,	0xFF,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x02003,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0xE0,		0x0},//RowNo 20 TXFSRCTRL_B[7:5]
	{0x00,	0xFF,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x01003,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x1C,		0x18},//RowNo 22 TXLSRCTRL_A[4:2]
	{0x00,	0xFF,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x02003,	(CHX002_D14F7EHCI|D14F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x1C,		0x18},//RowNo 23 TXLSRCTRL_B[4:2]
};
UINT32 D14F7Ehci_Driving_TBL_Items = sizeof(D14F7Ehci_Driving_TBL)/sizeof(ASIA_IO_TABLE_64326408_REV);


ASIA_IO_TABLE_64326408_REV	D16F7Ehci_Driving_TBL[]={
	//Min,	Max,                              ADDRCFGREG,	                ADDRMASK,        ADDR,                              DATACFGREG,                                DATAMASK,        DATA
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x01000,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xF,		0x7},//RowNo 4 CTRL_A[3:0]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x02000,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xF,		0x7},//RowNo 5 CTRL_B[3:0]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x03000,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xF,		0x7},//RowNo 6 CTRL_C[3:0]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x04000,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xF,		0x7},//RowNo 7 CTRL_D[3:0]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x01001,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x3,		0x2},//RowNo 9 DISCNT_A[1:0]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x02001,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x3,		0x2},//RowNo 10 DISCNT_B[1:0]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x03001,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x3,		0x2},//RowNo 11 DISCNT_C[1:0]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x04001,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x3,		0x2},//RowNo 12 DISCNT_D[1:0]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x01001,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0xC,		0x4},//RowNo 14 SQSET_A[3:2]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x02001,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0xC,		0x4},//RowNo 15 SQSET_B[3:2]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x03001,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0xC,		0x4},//RowNo 16 SQSET_C[3:2]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x04001,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0xC,		0x4},//RowNo 17 SQSET_D[3:2]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x01000,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xE0,		0x80},//RowNo 19 TXHSRCTRL_A[7:5]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x02000,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xE0,		0x80},//RowNo 20 TXHSRCTRL_B[7:5]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x03000,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xE0,		0x80},//RowNo 21 TXHSRCTRL_C[7:5]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x04000,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xE0,		0x80},//RowNo 22 TXHSRCTRL_D[7:5]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x01008,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xE,		0x8},//RowNo 24 FS_DN_EN_A[3:1]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x02008,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xE,		0x8},//RowNo 25 FS_DN_EN_B[3:1]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x03008,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xE,		0x8},//RowNo 26 FS_DN_EN_C[3:1]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x04008,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xE,		0x8},//RowNo 27 FS_DN_EN_D[3:1]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x01003,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0xE0,		0x0},//RowNo 29 TXFSRCTRL_A[7:5]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x02003,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0xE0,		0x0},//RowNo 30 TXFSRCTRL_B[7:5]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x03003,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0xE0,		0x0},//RowNo 31 TXFSRCTRL_C[7:5]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x04003,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0xE0,		0x0},//RowNo 32 TXFSRCTRL_D[7:5]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x01003,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x1C,		0x18},//RowNo 34 TXLSRCTRL_A[4:2]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x02003,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x1C,		0x18},//RowNo 35 TXLSRCTRL_B[4:2]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x03003,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x1C,		0x18},//RowNo 36 TXLSRCTRL_C[4:2]
	{0x00,	0xFF,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x04003,	(CHX002_D16F7EHCI|D16F7_EHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x1C,		0x18},//RowNo 37 TXLSRCTRL_D[4:2]
};
UINT32 D16F7Ehci_Driving_TBL_Items = sizeof(D16F7Ehci_Driving_TBL)/sizeof(ASIA_IO_TABLE_64326408_REV);





ASIA_IO_TABLE_64326408_REV	D18F0Xhci_Driving_TBL[]={
	//The following table is auto coverted by ZhaoXin from CHX002A0_HX002EA0_USB2_Rev1.0_18'0709.xls
	//Min,	Max,                              ADDRCFGREG,	        ADDRMASK,    ADDR,                              DATACFGREG,                    DATAMASK,    DATA
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x10600,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xF,		0x7},//RowNo 4 CTRL_A[3:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x10601,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0xF,		0x7},//RowNo 5 CTRL_B[3:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x10605,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0xC,		0x8},//RowNo 7 DISCNT_A[3:2]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x10606,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0xC,		0x8},//RowNo 8 DISCNT_B[3:2]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x10605,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x3,		0x1},//RowNo 10 SQSET_A[1:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x10606,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0x3,		0x1},//RowNo 11 SQSET_B[1:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x10600,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0x70,		0x40},//RowNo 13 TXHSRCTRL_A[6:4]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x10601,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x70,		0x40},//RowNo 14 TXHSRCTRL_B[6:4]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x10627,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x38,		0x20},//RowNo 16 DN_EN_FS_A[5:3]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x1062D,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x38,		0x20},//RowNo 17 DN_EN_LS_B[5:3]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x10611,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x70,		0x0},//RowNo 19 TXFSRCTRL_A[6:4]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x10612,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0x70,		0x0},//RowNo 20 TXFSRCTRL_B[6:4]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x10611,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x7,		0x6},//RowNo 22 TXLSRCTRL_A[2:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x10612,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0x7,		0x6},//RowNo 23 TXLSRCTRL_B[2:0]
	//This table is auto coverted by ZhaoXin from CHX002A0_ss corner_HX002EA0_USB31 G1_Rev1.1_18'0903.xls
	//min,	max,	addrcfgreg,										addrmask,	addr,		datacfgreg,												datamask,	data
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20092,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0x40,		0x40},//RowNo 9 FHU_RTNTXSETEN_5G[6]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20092,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0x80,		0x0},//RowNo 10 FHU_RTNTXSET_5G[7]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20093,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x7,		0x6},//RowNo 10 FHU_RTNTXSET_5G[2:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x201CA,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0xF,		0xD},//RowNo 19 FHU_RTNRXSET[3:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x202CA,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0xF,		0xD},//RowNo 28 FHU_RTNRXSET[3:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x201BC,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0x3,		0x1},//RowNo 31 FHU_TXPWRSW[1:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x202BC,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0x3,		0x1},//RowNo 33 FHU_TXPWRSW[1:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x201BC,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xC,		0xC},//RowNo 34 FHU_TXSW[3:2]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x202BC,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xC,		0xC},//RowNo 35 FHU_TXSW[3:2]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x201BC,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xF0,		0xB0},//RowNo 36 FHU_TDNCIS_DATA_NEW[7:4]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x201BD,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x1,		0x0},//RowNo 36 FHU_TDNCIS_DATA_NEW[0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x202BC,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xF0,		0xB0},//RowNo 39 FHU_TDNCIS_DATA_NEW[7:4]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x202BD,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x1,		0x0},//RowNo 39 FHU_TDNCIS_DATA_NEW[0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x201D6,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0x1F,		0x4},//RowNo 42 FHU_TDNCIS_LFPS_NEW[4:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x202D6,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0x1F,		0x4},//RowNo 45 FHU_TDNCIS_LFPS_NEW[4:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x201BD,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0xE,		0x2},//RowNo 48 FHU_LFPSVTH_NEW[3:1]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x202BD,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0xE,		0x2},//RowNo 51 FHU_LFPSVTH_NEW[3:1]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x201C9,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x3,		0x2},//RowNo 54 FHU_CKBUFSEL_CDR[1:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2019C,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xC,		0x8},//RowNo 55 FHU_KLFSEL_SS[3:2]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2019C,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0x3,		0x2},//RowNo 58 FHU_NLFSEL_SS[1:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2019B,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x40,		0x0},//RowNo 61 FHU_NTSEL_SS[6]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2019B,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x80,		0x0},//RowNo 63 FHU_KTSEL_SS[7]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2019A,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0xC0,		0x40},//RowNo 65 HU_NIPRSEL_SS[7:6]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2019B,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x3,		0x1},//RowNo 68 FHU_KIPRSEL_SS[1:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2019B,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0xC,		0x0},//RowNo 71 FHU_NIPCSEL_SS[3:2]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2019B,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x30,		0x0},//RowNo 74 FHU_KIPCSEL_SS[5:4]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x202C9,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x3,		0x2},//RowNo 77 FHU_CKBUFSEL_CDR[1:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2029C,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xC,		0x8},//RowNo 78 FHU_KLFSEL_SS[3:2]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2029C,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0x3,		0x2},//RowNo 79 FHU_NLFSEL_SS[1:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2029B,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x40,		0x0},//RowNo 80 FHU_NTSEL_SS[6]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2029B,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x80,		0x0},//RowNo 81 FHU_KTSEL_SS[7]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2029A,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0xC0,		0x40},//RowNo 82 HU_NIPRSEL_SS[7:6]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2029B,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x3,		0x1},//RowNo 83 FHU_KIPRSEL_SS[1:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2029B,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0xC,		0x0},//RowNo 84 FHU_NIPCSEL_SS[3:2]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2029B,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x30,		0x0},//RowNo 85 FHU_KIPCSEL_SS[5:4]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x201BD,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x40,		0x40},//RowNo 88 FHU_RCV_HBW[6]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x201BE,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0xFF,		0x60},//RowNo 89 FHU_EQTNMODE_NEW[7:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x201BF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0xF,		0x0},//RowNo 90 FHU_EQTNMODE_NEW[3:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x201C0,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0x1F,		0x5},//RowNo 91 FHU_EQTNVTH_NEW[4:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20190,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0x40,		0x0},//RowNo 94 FHU_EQTNALWY_SS[6]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20190,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0x30,		0x0},//RowNo 96 FHU_EQTNDFE_SS[5:4]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20192,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0x1,		0x1},//RowNo 98 FHU_EQTNDFETRN_SS[0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20190,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xF,		0x1},//RowNo 100 FHU_EQTNWTBW_SS[3:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2018E,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0xF0,		0x10},//RowNo 102 FHU_EQTNHFBW_SS[7:4]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2018E,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0xF,		0x1},//RowNo 104 FHU_EQTNDCBW_SS[3:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2018F,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0xF0,		0x10},//RowNo 106 FHU_EQTNOSBW_SS[7:4]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20194,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0x2,		0x0},//RowNo 108 FHU_W2SETEN_SS[1]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20194,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0x1,		0x0},//RowNo 109 FHU_W1SETEN_SS[0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20191,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x8,		0x0},//RowNo 110 FHU_HFSETEN_SS[3]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20192,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0x2,		0x0},//RowNo 111 FHU_DCSETEN_SS[1]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20192,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0x80,		0x0},//RowNo 112 FHU_OSSETEN_SS[7]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x201C3,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x7C,		0x0},//RowNo 113 FHU_W2SET_NEW[6:2]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x201C2,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0xE0,		0x0},//RowNo 115 FHU_W1SET_NEW[7:5]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x201C3,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x3,		0x0},//RowNo 115 FHU_W1SET_NEW[1:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x201C1,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0xF8,		0xF8},//RowNo 118 FHU_HFSET_NEW[7:3]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x201C0,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xC0,		0xC0},//RowNo 120 FHU_DCSET_NEW[7:6]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x201C1,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x7,		0x7},//RowNo 120 FHU_DCSET_NEW[2:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x201C2,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0x1F,		0x0},//RowNo 122 FHU_OSSET_NEW[4:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x202BD,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x40,		0x40},//RowNo 124 FHU_RCV_HBW[6]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x202BE,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0xFF,		0x60},//RowNo 125 FHU_EQTNMODE_NEW[7:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x202BF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0xF,		0x0},//RowNo 126 FHU_EQTNMODE_NEW[3:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x202C0,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0x1F,		0x5},//RowNo 127 FHU_EQTNVTH_NEW[4:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20290,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0x40,		0x0},//RowNo 128 FHU_EQTNALWY_SS[6]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20290,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0x30,		0x0},//RowNo 129 FHU_EQTNDFE_SS[5:4]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20292,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0x1,		0x1},//RowNo 130 FHU_EQTNDFETRN_SS[0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20290,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xF,		0x1},//RowNo 131 FHU_EQTNWTBW_SS[3:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2028E,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0xF0,		0x10},//RowNo 132 FHU_EQTNHFBW_SS[7:4]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2028E,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0xF,		0x1},//RowNo 133 FHU_EQTNDCBW_SS[3:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x2028F,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0xF0,		0x10},//RowNo 134 FHU_EQTNOSBW_SS[7:4]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20294,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0x2,		0x0},//RowNo 135 FHU_W2SETEN_SS[1]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20294,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0x1,		0x0},//RowNo 136 FHU_W1SETEN_SS[0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20291,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x8,		0x0},//RowNo 137 FHU_HFSETEN_SS[3]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20292,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0x2,		0x0},//RowNo 138 FHU_DCSETEN_SS[1]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x20292,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0x80,		0x0},//RowNo 139 FHU_OSSETEN_SS[7]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x202C3,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x7C,		0x0},//RowNo 140 FHU_W2SET_NEW[6:2]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x202C2,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0xE0,		0x0},//RowNo 141 FHU_W1SET_NEW[7:5]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x202C3,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte3),	0x3,		0x0},//RowNo 141 FHU_W1SET_NEW[1:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x202C1,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0xF8,		0xF8},//RowNo 143 FHU_HFSET_NEW[7:3]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x202C0,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte0),	0xC0,		0xC0},//RowNo 144 FHU_DCSET_NEW[7:6]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x202C1,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte1),	0x7,		0x7},//RowNo 144 FHU_DCSET_NEW[2:0]
	{0x00,	0xFF,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_ADR),	0xFFFFF,	0x202C2,	(CHX002_XHCI|D18F0_XHCIOPTIONAL_BITS_CFG_DATA_Byte2),	0x1F,		0x0},//RowNo 146 FHU_OSSET_NEW[4:0]
};
UINT32 D18F0Xhci_Driving_TBL_Items = sizeof(D18F0Xhci_Driving_TBL)/sizeof(ASIA_IO_TABLE_64326408_REV);




