# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FiberSurfaceCommBoard_top.srcs/sources_1/new/DlChannelDataControl_s.v" \
"../../../../FiberSurfaceCommBoard_top.srcs/sources_1/new/DlRAMRdControl_s.v" \
"../../../../FiberSurfaceCommBoard_top.srcs/sources_1/new/DlRAMWrControl_s.v" \
"../../../../FiberSurfaceCommBoard_top.srcs/sources_1/new/DualPortRAM_s.v" \
"../../../../FiberSurfaceCommBoard_top.srcs/sources_1/new/McBSPDriver_16bTo8b_s.v" \
"../../../../FiberSurfaceCommBoard_top.srcs/sources_1/new/encode_8bTo10b_new_s.v" \
"../../../../FiberSurfaceCommBoard_top.srcs/sim_1/new/DlChannelDataControl_s_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
