
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//install-info_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017f0 <.init>:
  4017f0:	stp	x29, x30, [sp, #-16]!
  4017f4:	mov	x29, sp
  4017f8:	bl	401d50 <wcrtomb@plt+0x60>
  4017fc:	ldp	x29, x30, [sp], #16
  401800:	ret

Disassembly of section .plt:

0000000000401810 <mbrtowc@plt-0x20>:
  401810:	stp	x16, x30, [sp, #-16]!
  401814:	adrp	x16, 424000 <error@@Base+0x22164>
  401818:	ldr	x17, [x16, #4088]
  40181c:	add	x16, x16, #0xff8
  401820:	br	x17
  401824:	nop
  401828:	nop
  40182c:	nop

0000000000401830 <mbrtowc@plt>:
  401830:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401834:	ldr	x17, [x16]
  401838:	add	x16, x16, #0x0
  40183c:	br	x17

0000000000401840 <memcpy@plt>:
  401840:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401844:	ldr	x17, [x16, #8]
  401848:	add	x16, x16, #0x8
  40184c:	br	x17

0000000000401850 <memmove@plt>:
  401850:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401854:	ldr	x17, [x16, #16]
  401858:	add	x16, x16, #0x10
  40185c:	br	x17

0000000000401860 <strtoul@plt>:
  401860:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401864:	ldr	x17, [x16, #24]
  401868:	add	x16, x16, #0x18
  40186c:	br	x17

0000000000401870 <strlen@plt>:
  401870:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401874:	ldr	x17, [x16, #32]
  401878:	add	x16, x16, #0x20
  40187c:	br	x17

0000000000401880 <fputs@plt>:
  401880:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401884:	ldr	x17, [x16, #40]
  401888:	add	x16, x16, #0x28
  40188c:	br	x17

0000000000401890 <exit@plt>:
  401890:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401894:	ldr	x17, [x16, #48]
  401898:	add	x16, x16, #0x30
  40189c:	br	x17

00000000004018a0 <perror@plt>:
  4018a0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #56]
  4018a8:	add	x16, x16, #0x38
  4018ac:	br	x17

00000000004018b0 <wctype@plt>:
  4018b0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #64]
  4018b8:	add	x16, x16, #0x40
  4018bc:	br	x17

00000000004018c0 <remove@plt>:
  4018c0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #72]
  4018c8:	add	x16, x16, #0x48
  4018cc:	br	x17

00000000004018d0 <sprintf@plt>:
  4018d0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #80]
  4018d8:	add	x16, x16, #0x50
  4018dc:	br	x17

00000000004018e0 <putc@plt>:
  4018e0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #88]
  4018e8:	add	x16, x16, #0x58
  4018ec:	br	x17

00000000004018f0 <iswcntrl@plt>:
  4018f0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #96]
  4018f8:	add	x16, x16, #0x60
  4018fc:	br	x17

0000000000401900 <qsort@plt>:
  401900:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401904:	ldr	x17, [x16, #104]
  401908:	add	x16, x16, #0x68
  40190c:	br	x17

0000000000401910 <__ctype_tolower_loc@plt>:
  401910:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401914:	ldr	x17, [x16, #112]
  401918:	add	x16, x16, #0x70
  40191c:	br	x17

0000000000401920 <snprintf@plt>:
  401920:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401924:	ldr	x17, [x16, #120]
  401928:	add	x16, x16, #0x78
  40192c:	br	x17

0000000000401930 <fclose@plt>:
  401930:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401934:	ldr	x17, [x16, #128]
  401938:	add	x16, x16, #0x80
  40193c:	br	x17

0000000000401940 <nl_langinfo@plt>:
  401940:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401944:	ldr	x17, [x16, #136]
  401948:	add	x16, x16, #0x88
  40194c:	br	x17

0000000000401950 <fopen@plt>:
  401950:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401954:	ldr	x17, [x16, #144]
  401958:	add	x16, x16, #0x90
  40195c:	br	x17

0000000000401960 <iswctype@plt>:
  401960:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401964:	ldr	x17, [x16, #152]
  401968:	add	x16, x16, #0x98
  40196c:	br	x17

0000000000401970 <malloc@plt>:
  401970:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401974:	ldr	x17, [x16, #160]
  401978:	add	x16, x16, #0xa0
  40197c:	br	x17

0000000000401980 <toupper@plt>:
  401980:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401984:	ldr	x17, [x16, #168]
  401988:	add	x16, x16, #0xa8
  40198c:	br	x17

0000000000401990 <wcwidth@plt>:
  401990:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401994:	ldr	x17, [x16, #176]
  401998:	add	x16, x16, #0xb0
  40199c:	br	x17

00000000004019a0 <open@plt>:
  4019a0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #184]
  4019a8:	add	x16, x16, #0xb8
  4019ac:	br	x17

00000000004019b0 <popen@plt>:
  4019b0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #192]
  4019b8:	add	x16, x16, #0xc0
  4019bc:	br	x17

00000000004019c0 <strncmp@plt>:
  4019c0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #200]
  4019c8:	add	x16, x16, #0xc8
  4019cc:	br	x17

00000000004019d0 <bindtextdomain@plt>:
  4019d0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #208]
  4019d8:	add	x16, x16, #0xd0
  4019dc:	br	x17

00000000004019e0 <__libc_start_main@plt>:
  4019e0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #216]
  4019e8:	add	x16, x16, #0xd8
  4019ec:	br	x17

00000000004019f0 <memset@plt>:
  4019f0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #224]
  4019f8:	add	x16, x16, #0xe0
  4019fc:	br	x17

0000000000401a00 <calloc@plt>:
  401a00:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #232]
  401a08:	add	x16, x16, #0xe8
  401a0c:	br	x17

0000000000401a10 <bcmp@plt>:
  401a10:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #240]
  401a18:	add	x16, x16, #0xf0
  401a1c:	br	x17

0000000000401a20 <realloc@plt>:
  401a20:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #248]
  401a28:	add	x16, x16, #0xf8
  401a2c:	br	x17

0000000000401a30 <__ctype_toupper_loc@plt>:
  401a30:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #256]
  401a38:	add	x16, x16, #0x100
  401a3c:	br	x17

0000000000401a40 <argz_add@plt>:
  401a40:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #264]
  401a48:	add	x16, x16, #0x108
  401a4c:	br	x17

0000000000401a50 <strdup@plt>:
  401a50:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #272]
  401a58:	add	x16, x16, #0x110
  401a5c:	br	x17

0000000000401a60 <strerror@plt>:
  401a60:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #280]
  401a68:	add	x16, x16, #0x118
  401a6c:	br	x17

0000000000401a70 <close@plt>:
  401a70:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #288]
  401a78:	add	x16, x16, #0x120
  401a7c:	br	x17

0000000000401a80 <strrchr@plt>:
  401a80:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #296]
  401a88:	add	x16, x16, #0x128
  401a8c:	br	x17

0000000000401a90 <__gmon_start__@plt>:
  401a90:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #304]
  401a98:	add	x16, x16, #0x130
  401a9c:	br	x17

0000000000401aa0 <btowc@plt>:
  401aa0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #312]
  401aa8:	add	x16, x16, #0x138
  401aac:	br	x17

0000000000401ab0 <fseek@plt>:
  401ab0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #320]
  401ab8:	add	x16, x16, #0x140
  401abc:	br	x17

0000000000401ac0 <abort@plt>:
  401ac0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #328]
  401ac8:	add	x16, x16, #0x148
  401acc:	br	x17

0000000000401ad0 <mbsinit@plt>:
  401ad0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #336]
  401ad8:	add	x16, x16, #0x150
  401adc:	br	x17

0000000000401ae0 <argz_next@plt>:
  401ae0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #344]
  401ae8:	add	x16, x16, #0x158
  401aec:	br	x17

0000000000401af0 <feof@plt>:
  401af0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #352]
  401af8:	add	x16, x16, #0x160
  401afc:	br	x17

0000000000401b00 <puts@plt>:
  401b00:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #360]
  401b08:	add	x16, x16, #0x168
  401b0c:	br	x17

0000000000401b10 <memcmp@plt>:
  401b10:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #368]
  401b18:	add	x16, x16, #0x170
  401b1c:	br	x17

0000000000401b20 <textdomain@plt>:
  401b20:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #376]
  401b28:	add	x16, x16, #0x178
  401b2c:	br	x17

0000000000401b30 <getopt_long@plt>:
  401b30:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #384]
  401b38:	add	x16, x16, #0x180
  401b3c:	br	x17

0000000000401b40 <argz_count@plt>:
  401b40:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #392]
  401b48:	add	x16, x16, #0x188
  401b4c:	br	x17

0000000000401b50 <strcmp@plt>:
  401b50:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #400]
  401b58:	add	x16, x16, #0x190
  401b5c:	br	x17

0000000000401b60 <__ctype_b_loc@plt>:
  401b60:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #408]
  401b68:	add	x16, x16, #0x198
  401b6c:	br	x17

0000000000401b70 <fread@plt>:
  401b70:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #416]
  401b78:	add	x16, x16, #0x1a0
  401b7c:	br	x17

0000000000401b80 <free@plt>:
  401b80:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #424]
  401b88:	add	x16, x16, #0x1a8
  401b8c:	br	x17

0000000000401b90 <__ctype_get_mb_cur_max@plt>:
  401b90:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #432]
  401b98:	add	x16, x16, #0x1b0
  401b9c:	br	x17

0000000000401ba0 <freopen@plt>:
  401ba0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #440]
  401ba8:	add	x16, x16, #0x1b8
  401bac:	br	x17

0000000000401bb0 <strchr@plt>:
  401bb0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #448]
  401bb8:	add	x16, x16, #0x1c0
  401bbc:	br	x17

0000000000401bc0 <fwrite@plt>:
  401bc0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #456]
  401bc8:	add	x16, x16, #0x1c8
  401bcc:	br	x17

0000000000401bd0 <strcpy@plt>:
  401bd0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #464]
  401bd8:	add	x16, x16, #0x1d0
  401bdc:	br	x17

0000000000401be0 <strncat@plt>:
  401be0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #472]
  401be8:	add	x16, x16, #0x1d8
  401bec:	br	x17

0000000000401bf0 <memchr@plt>:
  401bf0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #480]
  401bf8:	add	x16, x16, #0x1e0
  401bfc:	br	x17

0000000000401c00 <iswalnum@plt>:
  401c00:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #488]
  401c08:	add	x16, x16, #0x1e8
  401c0c:	br	x17

0000000000401c10 <strstr@plt>:
  401c10:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #496]
  401c18:	add	x16, x16, #0x1f0
  401c1c:	br	x17

0000000000401c20 <dcgettext@plt>:
  401c20:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #504]
  401c28:	add	x16, x16, #0x1f8
  401c2c:	br	x17

0000000000401c30 <pclose@plt>:
  401c30:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #512]
  401c38:	add	x16, x16, #0x200
  401c3c:	br	x17

0000000000401c40 <towupper@plt>:
  401c40:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #520]
  401c48:	add	x16, x16, #0x208
  401c4c:	br	x17

0000000000401c50 <vfprintf@plt>:
  401c50:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #528]
  401c58:	add	x16, x16, #0x210
  401c5c:	br	x17

0000000000401c60 <printf@plt>:
  401c60:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #536]
  401c68:	add	x16, x16, #0x218
  401c6c:	br	x17

0000000000401c70 <__assert_fail@plt>:
  401c70:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #544]
  401c78:	add	x16, x16, #0x220
  401c7c:	br	x17

0000000000401c80 <__errno_location@plt>:
  401c80:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #552]
  401c88:	add	x16, x16, #0x228
  401c8c:	br	x17

0000000000401c90 <tolower@plt>:
  401c90:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #560]
  401c98:	add	x16, x16, #0x230
  401c9c:	br	x17

0000000000401ca0 <getenv@plt>:
  401ca0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #568]
  401ca8:	add	x16, x16, #0x238
  401cac:	br	x17

0000000000401cb0 <putchar@plt>:
  401cb0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #576]
  401cb8:	add	x16, x16, #0x240
  401cbc:	br	x17

0000000000401cc0 <towlower@plt>:
  401cc0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #584]
  401cc8:	add	x16, x16, #0x248
  401ccc:	br	x17

0000000000401cd0 <fprintf@plt>:
  401cd0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401cd4:	ldr	x17, [x16, #592]
  401cd8:	add	x16, x16, #0x250
  401cdc:	br	x17

0000000000401ce0 <setlocale@plt>:
  401ce0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401ce4:	ldr	x17, [x16, #600]
  401ce8:	add	x16, x16, #0x258
  401cec:	br	x17

0000000000401cf0 <wcrtomb@plt>:
  401cf0:	adrp	x16, 425000 <mbrtowc@GLIBC_2.17>
  401cf4:	ldr	x17, [x16, #608]
  401cf8:	add	x16, x16, #0x260
  401cfc:	br	x17

Disassembly of section .text:

0000000000401d00 <error@@Base-0x19c>:
  401d00:	mov	x29, #0x0                   	// #0
  401d04:	mov	x30, #0x0                   	// #0
  401d08:	mov	x5, x0
  401d0c:	ldr	x1, [sp]
  401d10:	add	x2, sp, #0x8
  401d14:	mov	x6, sp
  401d18:	movz	x0, #0x0, lsl #48
  401d1c:	movk	x0, #0x0, lsl #32
  401d20:	movk	x0, #0x40, lsl #16
  401d24:	movk	x0, #0x3168
  401d28:	movz	x3, #0x0, lsl #48
  401d2c:	movk	x3, #0x0, lsl #32
  401d30:	movk	x3, #0x41, lsl #16
  401d34:	movk	x3, #0x2c80
  401d38:	movz	x4, #0x0, lsl #48
  401d3c:	movk	x4, #0x0, lsl #32
  401d40:	movk	x4, #0x41, lsl #16
  401d44:	movk	x4, #0x2d00
  401d48:	bl	4019e0 <__libc_start_main@plt>
  401d4c:	bl	401ac0 <abort@plt>
  401d50:	adrp	x0, 424000 <error@@Base+0x22164>
  401d54:	ldr	x0, [x0, #4064]
  401d58:	cbz	x0, 401d60 <wcrtomb@plt+0x70>
  401d5c:	b	401a90 <__gmon_start__@plt>
  401d60:	ret
  401d64:	nop
  401d68:	adrp	x0, 425000 <error@@Base+0x23164>
  401d6c:	add	x0, x0, #0x690
  401d70:	adrp	x1, 425000 <error@@Base+0x23164>
  401d74:	add	x1, x1, #0x690
  401d78:	cmp	x1, x0
  401d7c:	b.eq	401d94 <wcrtomb@plt+0xa4>  // b.none
  401d80:	adrp	x1, 412000 <error@@Base+0x10164>
  401d84:	ldr	x1, [x1, #3360]
  401d88:	cbz	x1, 401d94 <wcrtomb@plt+0xa4>
  401d8c:	mov	x16, x1
  401d90:	br	x16
  401d94:	ret
  401d98:	adrp	x0, 425000 <error@@Base+0x23164>
  401d9c:	add	x0, x0, #0x690
  401da0:	adrp	x1, 425000 <error@@Base+0x23164>
  401da4:	add	x1, x1, #0x690
  401da8:	sub	x1, x1, x0
  401dac:	lsr	x2, x1, #63
  401db0:	add	x1, x2, x1, asr #3
  401db4:	cmp	xzr, x1, asr #1
  401db8:	asr	x1, x1, #1
  401dbc:	b.eq	401dd4 <wcrtomb@plt+0xe4>  // b.none
  401dc0:	adrp	x2, 412000 <error@@Base+0x10164>
  401dc4:	ldr	x2, [x2, #3368]
  401dc8:	cbz	x2, 401dd4 <wcrtomb@plt+0xe4>
  401dcc:	mov	x16, x2
  401dd0:	br	x16
  401dd4:	ret
  401dd8:	stp	x29, x30, [sp, #-32]!
  401ddc:	mov	x29, sp
  401de0:	str	x19, [sp, #16]
  401de4:	adrp	x19, 425000 <error@@Base+0x23164>
  401de8:	ldrb	w0, [x19, #1712]
  401dec:	cbnz	w0, 401dfc <wcrtomb@plt+0x10c>
  401df0:	bl	401d68 <wcrtomb@plt+0x78>
  401df4:	mov	w0, #0x1                   	// #1
  401df8:	strb	w0, [x19, #1712]
  401dfc:	ldr	x19, [sp, #16]
  401e00:	ldp	x29, x30, [sp], #32
  401e04:	ret
  401e08:	b	401d98 <wcrtomb@plt+0xa8>
  401e0c:	sub	sp, sp, #0x50
  401e10:	stp	x22, x21, [sp, #48]
  401e14:	adrp	x22, 425000 <error@@Base+0x23164>
  401e18:	ldr	x8, [x22, #1680]
  401e1c:	stp	x20, x19, [sp, #64]
  401e20:	mov	x20, x2
  401e24:	mov	x21, x1
  401e28:	adrp	x1, 412000 <error@@Base+0x10164>
  401e2c:	adrp	x2, 414000 <error@@Base+0x12164>
  401e30:	mov	x19, x0
  401e34:	add	x1, x1, #0xf41
  401e38:	add	x2, x2, #0x1dd
  401e3c:	mov	x0, x8
  401e40:	stp	x29, x30, [sp, #32]
  401e44:	add	x29, sp, #0x20
  401e48:	bl	401cd0 <fprintf@plt>
  401e4c:	cbz	x21, 401e64 <wcrtomb@plt+0x174>
  401e50:	ldr	x0, [x22, #1680]
  401e54:	adrp	x1, 412000 <error@@Base+0x10164>
  401e58:	add	x1, x1, #0xf41
  401e5c:	mov	x2, x21
  401e60:	bl	401cd0 <fprintf@plt>
  401e64:	ldp	q1, q0, [x20]
  401e68:	ldr	x0, [x22, #1680]
  401e6c:	mov	x2, sp
  401e70:	mov	x1, x19
  401e74:	stp	q1, q0, [sp]
  401e78:	bl	401c50 <vfprintf@plt>
  401e7c:	ldr	x1, [x22, #1680]
  401e80:	mov	w0, #0xa                   	// #10
  401e84:	bl	4018e0 <putc@plt>
  401e88:	ldp	x20, x19, [sp, #64]
  401e8c:	ldp	x22, x21, [sp, #48]
  401e90:	ldp	x29, x30, [sp, #32]
  401e94:	add	sp, sp, #0x50
  401e98:	ret

0000000000401e9c <error@@Base>:
  401e9c:	sub	sp, sp, #0x120
  401ea0:	stp	x29, x30, [sp, #256]
  401ea4:	add	x29, sp, #0x100
  401ea8:	mov	x8, #0xffffffffffffffc8    	// #-56
  401eac:	mov	x9, sp
  401eb0:	sub	x10, x29, #0x78
  401eb4:	movk	x8, #0xff80, lsl #32
  401eb8:	add	x11, x29, #0x20
  401ebc:	add	x9, x9, #0x80
  401ec0:	add	x10, x10, #0x38
  401ec4:	stp	x9, x8, [x29, #-16]
  401ec8:	stp	x11, x10, [x29, #-32]
  401ecc:	stp	x1, x2, [x29, #-120]
  401ed0:	stp	x3, x4, [x29, #-104]
  401ed4:	stp	x5, x6, [x29, #-88]
  401ed8:	stur	x7, [x29, #-72]
  401edc:	stp	q0, q1, [sp]
  401ee0:	ldp	q0, q1, [x29, #-32]
  401ee4:	sub	x2, x29, #0x40
  401ee8:	mov	x1, xzr
  401eec:	str	x28, [sp, #272]
  401ef0:	stp	q2, q3, [sp, #32]
  401ef4:	stp	q4, q5, [sp, #64]
  401ef8:	stp	q6, q7, [sp, #96]
  401efc:	stp	q0, q1, [x29, #-64]
  401f00:	bl	401e0c <wcrtomb@plt+0x11c>
  401f04:	ldr	x28, [sp, #272]
  401f08:	ldp	x29, x30, [sp, #256]
  401f0c:	add	sp, sp, #0x120
  401f10:	ret
  401f14:	sub	sp, sp, #0x120
  401f18:	stp	x29, x30, [sp, #256]
  401f1c:	add	x29, sp, #0x100
  401f20:	mov	x8, #0xffffffffffffffc8    	// #-56
  401f24:	mov	x9, sp
  401f28:	sub	x10, x29, #0x78
  401f2c:	movk	x8, #0xff80, lsl #32
  401f30:	add	x11, x29, #0x20
  401f34:	add	x9, x9, #0x80
  401f38:	add	x10, x10, #0x38
  401f3c:	stp	x9, x8, [x29, #-16]
  401f40:	stp	x11, x10, [x29, #-32]
  401f44:	stp	x1, x2, [x29, #-120]
  401f48:	stp	x3, x4, [x29, #-104]
  401f4c:	stp	x5, x6, [x29, #-88]
  401f50:	stur	x7, [x29, #-72]
  401f54:	stp	q0, q1, [sp]
  401f58:	ldp	q0, q1, [x29, #-32]
  401f5c:	adrp	x1, 412000 <error@@Base+0x10164>
  401f60:	add	x1, x1, #0xf46
  401f64:	sub	x2, x29, #0x40
  401f68:	str	x28, [sp, #272]
  401f6c:	stp	q2, q3, [sp, #32]
  401f70:	stp	q4, q5, [sp, #64]
  401f74:	stp	q6, q7, [sp, #96]
  401f78:	stp	q0, q1, [x29, #-64]
  401f7c:	bl	401e0c <wcrtomb@plt+0x11c>
  401f80:	ldr	x28, [sp, #272]
  401f84:	ldp	x29, x30, [sp, #256]
  401f88:	add	sp, sp, #0x120
  401f8c:	ret
  401f90:	sub	sp, sp, #0x120
  401f94:	stp	x29, x30, [sp, #256]
  401f98:	add	x29, sp, #0x100
  401f9c:	mov	x8, #0xffffffffffffffc8    	// #-56
  401fa0:	mov	x9, sp
  401fa4:	sub	x10, x29, #0x78
  401fa8:	movk	x8, #0xff80, lsl #32
  401fac:	add	x11, x29, #0x20
  401fb0:	add	x9, x9, #0x80
  401fb4:	add	x10, x10, #0x38
  401fb8:	stp	x9, x8, [x29, #-16]
  401fbc:	stp	x11, x10, [x29, #-32]
  401fc0:	stp	x1, x2, [x29, #-120]
  401fc4:	stp	x3, x4, [x29, #-104]
  401fc8:	stp	x5, x6, [x29, #-88]
  401fcc:	stur	x7, [x29, #-72]
  401fd0:	stp	q0, q1, [sp]
  401fd4:	ldp	q0, q1, [x29, #-32]
  401fd8:	sub	x2, x29, #0x40
  401fdc:	mov	x1, xzr
  401fe0:	str	x28, [sp, #272]
  401fe4:	stp	q2, q3, [sp, #32]
  401fe8:	stp	q4, q5, [sp, #64]
  401fec:	stp	q6, q7, [sp, #96]
  401ff0:	stp	q0, q1, [x29, #-64]
  401ff4:	bl	401e0c <wcrtomb@plt+0x11c>
  401ff8:	mov	w0, #0x1                   	// #1
  401ffc:	bl	401890 <exit@plt>
  402000:	stp	x29, x30, [sp, #-80]!
  402004:	str	x25, [sp, #16]
  402008:	stp	x24, x23, [sp, #32]
  40200c:	stp	x22, x21, [sp, #48]
  402010:	stp	x20, x19, [sp, #64]
  402014:	mov	x29, sp
  402018:	mov	x19, x2
  40201c:	mov	x20, x1
  402020:	mov	x21, x0
  402024:	bl	401870 <strlen@plt>
  402028:	mov	x22, x0
  40202c:	mov	x0, x20
  402030:	bl	401870 <strlen@plt>
  402034:	mov	x23, x0
  402038:	mov	x0, x19
  40203c:	bl	401870 <strlen@plt>
  402040:	mov	x24, x0
  402044:	add	w8, w23, w22
  402048:	add	w8, w8, w24
  40204c:	add	w8, w8, #0x1
  402050:	sxtw	x0, w8
  402054:	bl	405db8 <error@@Base+0x3f1c>
  402058:	mov	x1, x21
  40205c:	mov	x25, x0
  402060:	bl	401bd0 <strcpy@plt>
  402064:	add	x0, x0, w22, sxtw
  402068:	mov	x1, x20
  40206c:	bl	401bd0 <strcpy@plt>
  402070:	add	x0, x0, w23, sxtw
  402074:	mov	x1, x19
  402078:	bl	401bd0 <strcpy@plt>
  40207c:	strb	wzr, [x0, w24, sxtw]
  402080:	mov	x0, x25
  402084:	ldp	x20, x19, [sp, #64]
  402088:	ldp	x22, x21, [sp, #48]
  40208c:	ldp	x24, x23, [sp, #32]
  402090:	ldr	x25, [sp, #16]
  402094:	ldp	x29, x30, [sp], #80
  402098:	ret
  40209c:	stp	x29, x30, [sp, #-48]!
  4020a0:	add	w8, w1, #0x1
  4020a4:	stp	x20, x19, [sp, #32]
  4020a8:	mov	x20, x0
  4020ac:	sxtw	x0, w8
  4020b0:	str	x21, [sp, #16]
  4020b4:	mov	x29, sp
  4020b8:	mov	w19, w1
  4020bc:	bl	405db8 <error@@Base+0x3f1c>
  4020c0:	cmp	w19, #0x1
  4020c4:	mov	x21, x0
  4020c8:	b.lt	4020dc <error@@Base+0x240>  // b.tstop
  4020cc:	mov	w2, w19
  4020d0:	mov	x0, x21
  4020d4:	mov	x1, x20
  4020d8:	bl	401840 <memcpy@plt>
  4020dc:	strb	wzr, [x21, w19, sxtw]
  4020e0:	mov	x0, x21
  4020e4:	ldp	x20, x19, [sp, #32]
  4020e8:	ldr	x21, [sp, #16]
  4020ec:	ldp	x29, x30, [sp], #48
  4020f0:	ret
  4020f4:	stp	x29, x30, [sp, #-32]!
  4020f8:	stp	x20, x19, [sp, #16]
  4020fc:	mov	x29, sp
  402100:	mov	x19, x0
  402104:	bl	401c80 <__errno_location@plt>
  402108:	ldr	w8, [x0]
  40210c:	cbnz	w8, 40212c <error@@Base+0x290>
  402110:	adrp	x1, 412000 <error@@Base+0x10164>
  402114:	add	x1, x1, #0xf4e
  402118:	mov	w2, #0x5                   	// #5
  40211c:	mov	x0, xzr
  402120:	bl	401c20 <dcgettext@plt>
  402124:	mov	x1, x19
  402128:	bl	401f90 <error@@Base+0xf4>
  40212c:	adrp	x1, 412000 <error@@Base+0x10164>
  402130:	mov	x20, x0
  402134:	add	x1, x1, #0xf5d
  402138:	mov	w2, #0x5                   	// #5
  40213c:	mov	x0, xzr
  402140:	bl	401c20 <dcgettext@plt>
  402144:	ldr	w8, [x20]
  402148:	mov	x20, x0
  40214c:	mov	w0, w8
  402150:	bl	401a60 <strerror@plt>
  402154:	mov	x1, x0
  402158:	mov	x0, x20
  40215c:	mov	x2, x19
  402160:	bl	401f90 <error@@Base+0xf4>
  402164:	stp	x29, x30, [sp, #-16]!
  402168:	mov	x8, x0
  40216c:	ldrb	w9, [x8], #1
  402170:	mov	x29, sp
  402174:	cmp	w9, #0x2a
  402178:	csel	x8, x8, x0, eq  // eq = none
  40217c:	sub	x0, x8, #0x1
  402180:	ldrb	w8, [x0, #1]!
  402184:	cmp	w8, #0x20
  402188:	b.eq	402180 <error@@Base+0x2e4>  // b.none
  40218c:	mov	x8, x0
  402190:	ldrb	w9, [x8]
  402194:	cbz	w9, 4021ac <error@@Base+0x310>
  402198:	cmp	w9, #0x3a
  40219c:	b.eq	4021ac <error@@Base+0x310>  // b.none
  4021a0:	add	x8, x8, #0x1
  4021a4:	ldrb	w9, [x8]
  4021a8:	cbnz	w9, 402198 <error@@Base+0x2fc>
  4021ac:	sub	w1, w8, w0
  4021b0:	bl	40209c <error@@Base+0x200>
  4021b4:	ldp	x29, x30, [sp], #16
  4021b8:	ret
  4021bc:	stp	x29, x30, [sp, #-16]!
  4021c0:	mov	x8, x0
  4021c4:	ldrb	w9, [x8], #1
  4021c8:	mov	x29, sp
  4021cc:	cmp	w9, #0x2a
  4021d0:	csel	x8, x8, x0, eq  // eq = none
  4021d4:	sub	x8, x8, #0x1
  4021d8:	ldrb	w9, [x8, #1]!
  4021dc:	cmp	w9, #0x20
  4021e0:	b.eq	4021d8 <error@@Base+0x33c>  // b.none
  4021e4:	mov	x10, #0x401                 	// #1025
  4021e8:	mov	w9, #0x1                   	// #1
  4021ec:	movk	x10, #0x400, lsl #48
  4021f0:	b	4021f8 <error@@Base+0x35c>
  4021f4:	add	x8, x8, #0x1
  4021f8:	ldrb	w11, [x8]
  4021fc:	cmp	w11, #0x3a
  402200:	b.hi	4021f4 <error@@Base+0x358>  // b.pmore
  402204:	lsl	x12, x9, x11
  402208:	tst	x12, x10
  40220c:	b.eq	4021f4 <error@@Base+0x358>  // b.none
  402210:	cmp	w11, #0x3a
  402214:	cinc	x8, x8, eq  // eq = none
  402218:	add	x0, x8, #0x1
  40221c:	b	402224 <error@@Base+0x388>
  402220:	add	x0, x0, #0x1
  402224:	ldurb	w8, [x0, #-1]
  402228:	cmp	w8, #0x9
  40222c:	b.eq	402220 <error@@Base+0x384>  // b.none
  402230:	cmp	w8, #0x20
  402234:	b.eq	402220 <error@@Base+0x384>  // b.none
  402238:	cmp	w8, #0x28
  40223c:	b.ne	402268 <error@@Base+0x3cc>  // b.any
  402240:	mov	x8, x0
  402244:	ldrb	w9, [x8]
  402248:	cbz	w9, 402268 <error@@Base+0x3cc>
  40224c:	cmp	w9, #0xa
  402250:	b.eq	402268 <error@@Base+0x3cc>  // b.none
  402254:	cmp	w9, #0x29
  402258:	b.eq	402278 <error@@Base+0x3dc>  // b.none
  40225c:	add	x8, x8, #0x1
  402260:	ldrb	w9, [x8]
  402264:	cbnz	w9, 40224c <error@@Base+0x3b0>
  402268:	adrp	x0, 412000 <error@@Base+0x10164>
  40226c:	add	x0, x0, #0xf67
  402270:	ldp	x29, x30, [sp], #16
  402274:	ret
  402278:	sub	w1, w8, w0
  40227c:	bl	40209c <error@@Base+0x200>
  402280:	ldp	x29, x30, [sp], #16
  402284:	ret
  402288:	stp	x29, x30, [sp, #-32]!
  40228c:	adrp	x8, 425000 <error@@Base+0x23164>
  402290:	str	x19, [sp, #16]
  402294:	ldr	x19, [x8, #1680]
  402298:	adrp	x1, 412000 <error@@Base+0x10164>
  40229c:	add	x1, x1, #0xf6e
  4022a0:	mov	w2, #0x5                   	// #5
  4022a4:	mov	x0, xzr
  4022a8:	mov	x29, sp
  4022ac:	bl	401c20 <dcgettext@plt>
  4022b0:	adrp	x2, 414000 <error@@Base+0x12164>
  4022b4:	mov	x1, x0
  4022b8:	add	x2, x2, #0x1dd
  4022bc:	mov	x0, x19
  4022c0:	bl	401cd0 <fprintf@plt>
  4022c4:	mov	w0, #0x1                   	// #1
  4022c8:	bl	401890 <exit@plt>
  4022cc:	stp	x29, x30, [sp, #-16]!
  4022d0:	adrp	x1, 412000 <error@@Base+0x10164>
  4022d4:	add	x1, x1, #0xfa0
  4022d8:	mov	w2, #0x5                   	// #5
  4022dc:	mov	x0, xzr
  4022e0:	mov	x29, sp
  4022e4:	bl	401c20 <dcgettext@plt>
  4022e8:	adrp	x1, 414000 <error@@Base+0x12164>
  4022ec:	add	x1, x1, #0x1dd
  4022f0:	bl	401c60 <printf@plt>
  4022f4:	mov	w0, #0xa                   	// #10
  4022f8:	bl	401cb0 <putchar@plt>
  4022fc:	adrp	x1, 412000 <error@@Base+0x10164>
  402300:	add	x1, x1, #0xfce
  402304:	mov	w2, #0x5                   	// #5
  402308:	mov	x0, xzr
  40230c:	bl	401c20 <dcgettext@plt>
  402310:	bl	401b00 <puts@plt>
  402314:	adrp	x1, 413000 <error@@Base+0x11164>
  402318:	add	x1, x1, #0x13
  40231c:	mov	w2, #0x5                   	// #5
  402320:	mov	x0, xzr
  402324:	bl	401c20 <dcgettext@plt>
  402328:	bl	401b00 <puts@plt>
  40232c:	mov	w0, #0xa                   	// #10
  402330:	bl	401cb0 <putchar@plt>
  402334:	adrp	x1, 413000 <error@@Base+0x11164>
  402338:	add	x1, x1, #0x8d
  40233c:	mov	w2, #0x5                   	// #5
  402340:	mov	x0, xzr
  402344:	bl	401c20 <dcgettext@plt>
  402348:	bl	401b00 <puts@plt>
  40234c:	adrp	x1, 413000 <error@@Base+0x11164>
  402350:	add	x1, x1, #0x190
  402354:	mov	w2, #0x5                   	// #5
  402358:	mov	x0, xzr
  40235c:	bl	401c20 <dcgettext@plt>
  402360:	bl	401b00 <puts@plt>
  402364:	adrp	x1, 413000 <error@@Base+0x11164>
  402368:	add	x1, x1, #0x426
  40236c:	mov	w2, #0x5                   	// #5
  402370:	mov	x0, xzr
  402374:	bl	401c20 <dcgettext@plt>
  402378:	bl	401b00 <puts@plt>
  40237c:	adrp	x1, 413000 <error@@Base+0x11164>
  402380:	add	x1, x1, #0x617
  402384:	mov	w2, #0x5                   	// #5
  402388:	mov	x0, xzr
  40238c:	bl	401c20 <dcgettext@plt>
  402390:	bl	401b00 <puts@plt>
  402394:	adrp	x1, 413000 <error@@Base+0x11164>
  402398:	add	x1, x1, #0x771
  40239c:	mov	w2, #0x5                   	// #5
  4023a0:	mov	x0, xzr
  4023a4:	bl	401c20 <dcgettext@plt>
  4023a8:	bl	401b00 <puts@plt>
  4023ac:	adrp	x1, 413000 <error@@Base+0x11164>
  4023b0:	add	x1, x1, #0x8d1
  4023b4:	mov	w2, #0x5                   	// #5
  4023b8:	mov	x0, xzr
  4023bc:	bl	401c20 <dcgettext@plt>
  4023c0:	bl	401b00 <puts@plt>
  4023c4:	adrp	x1, 413000 <error@@Base+0x11164>
  4023c8:	add	x1, x1, #0xc6f
  4023cc:	mov	w2, #0x5                   	// #5
  4023d0:	mov	x0, xzr
  4023d4:	bl	401c20 <dcgettext@plt>
  4023d8:	bl	401b00 <puts@plt>
  4023dc:	mov	w0, #0xa                   	// #10
  4023e0:	bl	401cb0 <putchar@plt>
  4023e4:	adrp	x1, 413000 <error@@Base+0x11164>
  4023e8:	add	x1, x1, #0xd06
  4023ec:	mov	w2, #0x5                   	// #5
  4023f0:	mov	x0, xzr
  4023f4:	bl	401c20 <dcgettext@plt>
  4023f8:	bl	401b00 <puts@plt>
  4023fc:	ldp	x29, x30, [sp], #16
  402400:	ret
  402404:	sub	sp, sp, #0x60
  402408:	stp	x29, x30, [sp, #32]
  40240c:	add	x29, sp, #0x20
  402410:	stp	x22, x21, [sp, #64]
  402414:	mov	x21, x1
  402418:	cmp	x2, #0x0
  40241c:	add	x8, x29, #0x18
  402420:	adrp	x1, 414000 <error@@Base+0x12164>
  402424:	str	x23, [sp, #48]
  402428:	csel	x23, x8, x2, eq  // eq = none
  40242c:	add	x1, x1, #0x926
  402430:	stp	x20, x19, [sp, #80]
  402434:	mov	x20, x3
  402438:	mov	x22, x0
  40243c:	str	x0, [x23]
  402440:	bl	401950 <fopen@plt>
  402444:	mov	x19, x0
  402448:	cbz	x0, 402464 <error@@Base+0x5c8>
  40244c:	cbz	x19, 402494 <error@@Base+0x5f8>
  402450:	cbz	x19, 4024cc <error@@Base+0x630>
  402454:	cbz	x19, 402504 <error@@Base+0x668>
  402458:	cbz	x19, 40253c <error@@Base+0x6a0>
  40245c:	cbnz	x19, 4025a4 <error@@Base+0x708>
  402460:	b	402574 <error@@Base+0x6d8>
  402464:	adrp	x1, 414000 <error@@Base+0x12164>
  402468:	adrp	x2, 413000 <error@@Base+0x11164>
  40246c:	add	x1, x1, #0x1ef
  402470:	add	x2, x2, #0xeec
  402474:	mov	x0, x22
  402478:	bl	402000 <error@@Base+0x164>
  40247c:	adrp	x1, 414000 <error@@Base+0x12164>
  402480:	add	x1, x1, #0x926
  402484:	str	x0, [x23]
  402488:	bl	401950 <fopen@plt>
  40248c:	mov	x19, x0
  402490:	cbnz	x19, 402450 <error@@Base+0x5b4>
  402494:	ldr	x0, [x23]
  402498:	bl	401b80 <free@plt>
  40249c:	adrp	x1, 413000 <error@@Base+0x11164>
  4024a0:	adrp	x2, 413000 <error@@Base+0x11164>
  4024a4:	add	x1, x1, #0xda2
  4024a8:	add	x2, x2, #0xeec
  4024ac:	mov	x0, x22
  4024b0:	bl	402000 <error@@Base+0x164>
  4024b4:	adrp	x1, 414000 <error@@Base+0x12164>
  4024b8:	add	x1, x1, #0x926
  4024bc:	str	x0, [x23]
  4024c0:	bl	401950 <fopen@plt>
  4024c4:	mov	x19, x0
  4024c8:	cbnz	x19, 402454 <error@@Base+0x5b8>
  4024cc:	ldr	x0, [x23]
  4024d0:	bl	401b80 <free@plt>
  4024d4:	adrp	x1, 413000 <error@@Base+0x11164>
  4024d8:	adrp	x2, 413000 <error@@Base+0x11164>
  4024dc:	add	x1, x1, #0xda6
  4024e0:	add	x2, x2, #0xeec
  4024e4:	mov	x0, x22
  4024e8:	bl	402000 <error@@Base+0x164>
  4024ec:	adrp	x1, 414000 <error@@Base+0x12164>
  4024f0:	add	x1, x1, #0x926
  4024f4:	str	x0, [x23]
  4024f8:	bl	401950 <fopen@plt>
  4024fc:	mov	x19, x0
  402500:	cbnz	x19, 402458 <error@@Base+0x5bc>
  402504:	ldr	x0, [x23]
  402508:	bl	401b80 <free@plt>
  40250c:	adrp	x1, 413000 <error@@Base+0x11164>
  402510:	adrp	x2, 413000 <error@@Base+0x11164>
  402514:	add	x1, x1, #0xdab
  402518:	add	x2, x2, #0xeec
  40251c:	mov	x0, x22
  402520:	bl	402000 <error@@Base+0x164>
  402524:	adrp	x1, 414000 <error@@Base+0x12164>
  402528:	add	x1, x1, #0x926
  40252c:	str	x0, [x23]
  402530:	bl	401950 <fopen@plt>
  402534:	mov	x19, x0
  402538:	cbnz	x19, 40245c <error@@Base+0x5c0>
  40253c:	ldr	x0, [x23]
  402540:	bl	401b80 <free@plt>
  402544:	adrp	x1, 413000 <error@@Base+0x11164>
  402548:	adrp	x2, 413000 <error@@Base+0x11164>
  40254c:	add	x1, x1, #0xdaf
  402550:	add	x2, x2, #0xeec
  402554:	mov	x0, x22
  402558:	bl	402000 <error@@Base+0x164>
  40255c:	adrp	x1, 414000 <error@@Base+0x12164>
  402560:	add	x1, x1, #0x926
  402564:	str	x0, [x23]
  402568:	bl	401950 <fopen@plt>
  40256c:	mov	x19, x0
  402570:	cbnz	x19, 4025a4 <error@@Base+0x708>
  402574:	ldr	x0, [x23]
  402578:	bl	401b80 <free@plt>
  40257c:	str	x22, [x23]
  402580:	cbz	x21, 4028ac <error@@Base+0xa10>
  402584:	mov	x0, x22
  402588:	blr	x21
  40258c:	ldr	x0, [x23]
  402590:	adrp	x1, 414000 <error@@Base+0x12164>
  402594:	add	x1, x1, #0x926
  402598:	bl	401950 <fopen@plt>
  40259c:	mov	x19, x0
  4025a0:	cbz	x0, 4028b0 <error@@Base+0xa14>
  4025a4:	add	x0, sp, #0x8
  4025a8:	mov	w1, #0xd                   	// #13
  4025ac:	mov	w2, #0x1                   	// #1
  4025b0:	mov	x3, x19
  4025b4:	bl	401b70 <fread@plt>
  4025b8:	cmp	w0, #0x1
  4025bc:	b.eq	402624 <error@@Base+0x788>  // b.none
  4025c0:	cbnz	w0, 40265c <error@@Base+0x7c0>
  4025c4:	mov	x0, x19
  4025c8:	bl	401af0 <feof@plt>
  4025cc:	cbz	x21, 40265c <error@@Base+0x7c0>
  4025d0:	cbz	w0, 40265c <error@@Base+0x7c0>
  4025d4:	mov	x0, x19
  4025d8:	bl	401930 <fclose@plt>
  4025dc:	cbnz	w0, 4028ac <error@@Base+0xa10>
  4025e0:	mov	x0, x22
  4025e4:	bl	4018c0 <remove@plt>
  4025e8:	cbnz	w0, 4028ac <error@@Base+0xa10>
  4025ec:	mov	x0, x22
  4025f0:	blr	x21
  4025f4:	ldr	x0, [x23]
  4025f8:	adrp	x1, 414000 <error@@Base+0x12164>
  4025fc:	add	x1, x1, #0x926
  402600:	bl	401950 <fopen@plt>
  402604:	mov	x19, x0
  402608:	cbz	x0, 4028b0 <error@@Base+0xa14>
  40260c:	add	x0, sp, #0x8
  402610:	mov	w1, #0xd                   	// #13
  402614:	mov	w2, #0x1                   	// #1
  402618:	mov	x3, x19
  40261c:	bl	401b70 <fread@plt>
  402620:	cbz	w0, 4028ac <error@@Base+0xa10>
  402624:	ldrb	w8, [sp, #8]
  402628:	cmp	x20, #0x0
  40262c:	sub	x9, x29, #0x8
  402630:	csel	x20, x9, x20, eq  // eq = none
  402634:	cmp	w8, #0xfd
  402638:	b.eq	402674 <error@@Base+0x7d8>  // b.none
  40263c:	cmp	w8, #0x1f
  402640:	b.ne	4026ac <error@@Base+0x810>  // b.any
  402644:	ldrb	w9, [sp, #9]
  402648:	cmp	w9, #0x8b
  40264c:	b.ne	40266c <error@@Base+0x7d0>  // b.any
  402650:	adrp	x8, 413000 <error@@Base+0x11164>
  402654:	add	x8, x8, #0xdb5
  402658:	b	40280c <error@@Base+0x970>
  40265c:	bl	401c80 <__errno_location@plt>
  402660:	mov	x19, xzr
  402664:	str	wzr, [x0]
  402668:	b	4028b0 <error@@Base+0xa14>
  40266c:	cmp	w8, #0xfd
  402670:	b.ne	4026ac <error@@Base+0x810>  // b.any
  402674:	ldrb	w9, [sp, #9]
  402678:	cmp	w9, #0x37
  40267c:	b.ne	4026ac <error@@Base+0x810>  // b.any
  402680:	ldrb	w9, [sp, #10]
  402684:	cmp	w9, #0x7a
  402688:	b.ne	4026ac <error@@Base+0x810>  // b.any
  40268c:	ldrb	w9, [sp, #11]
  402690:	cmp	w9, #0x58
  402694:	b.ne	4026ac <error@@Base+0x810>  // b.any
  402698:	ldrb	w9, [sp, #12]
  40269c:	cmp	w9, #0x5a
  4026a0:	b.ne	4026ac <error@@Base+0x810>  // b.any
  4026a4:	ldrb	w9, [sp, #13]
  4026a8:	cbz	w9, 4028cc <error@@Base+0xa30>
  4026ac:	cmp	w8, #0x42
  4026b0:	b.ne	402704 <error@@Base+0x868>  // b.any
  4026b4:	ldrb	w9, [sp, #9]
  4026b8:	cmp	w9, #0x5a
  4026bc:	b.ne	4026d8 <error@@Base+0x83c>  // b.any
  4026c0:	ldrb	w9, [sp, #10]
  4026c4:	cmp	w9, #0x68
  4026c8:	b.ne	4026d8 <error@@Base+0x83c>  // b.any
  4026cc:	adrp	x8, 413000 <error@@Base+0x11164>
  4026d0:	add	x8, x8, #0xdba
  4026d4:	b	40280c <error@@Base+0x970>
  4026d8:	cmp	w8, #0x42
  4026dc:	b.ne	402704 <error@@Base+0x868>  // b.any
  4026e0:	ldrb	w9, [sp, #9]
  4026e4:	cmp	w9, #0x5a
  4026e8:	b.ne	402704 <error@@Base+0x868>  // b.any
  4026ec:	ldrb	w9, [sp, #10]
  4026f0:	cmp	w9, #0x30
  4026f4:	b.ne	402704 <error@@Base+0x868>  // b.any
  4026f8:	adrp	x8, 413000 <error@@Base+0x11164>
  4026fc:	add	x8, x8, #0xdc0
  402700:	b	40280c <error@@Base+0x970>
  402704:	cmp	w8, #0x4c
  402708:	b.ne	402748 <error@@Base+0x8ac>  // b.any
  40270c:	ldrb	w9, [sp, #9]
  402710:	cmp	w9, #0x5a
  402714:	b.ne	402748 <error@@Base+0x8ac>  // b.any
  402718:	ldrb	w9, [sp, #10]
  40271c:	cmp	w9, #0x49
  402720:	b.ne	402748 <error@@Base+0x8ac>  // b.any
  402724:	ldrb	w9, [sp, #11]
  402728:	cmp	w9, #0x50
  40272c:	b.ne	402748 <error@@Base+0x8ac>  // b.any
  402730:	ldrb	w9, [sp, #12]
  402734:	cmp	w9, #0x1
  402738:	b.ne	402748 <error@@Base+0x8ac>  // b.any
  40273c:	adrp	x8, 413000 <error@@Base+0x11164>
  402740:	add	x8, x8, #0xdc5
  402744:	b	40280c <error@@Base+0x970>
  402748:	ldrb	w10, [sp, #17]
  40274c:	cbnz	w10, 402768 <error@@Base+0x8cc>
  402750:	ldrb	w9, [sp, #18]
  402754:	cbnz	w9, 402768 <error@@Base+0x8cc>
  402758:	ldrb	w9, [sp, #19]
  40275c:	cbnz	w9, 402768 <error@@Base+0x8cc>
  402760:	ldrb	w9, [sp, #20]
  402764:	cbz	w9, 4027fc <error@@Base+0x960>
  402768:	ldrb	w9, [sp, #13]
  40276c:	cmp	w9, #0xff
  402770:	b.ne	4027c0 <error@@Base+0x924>  // b.any
  402774:	ldrb	w11, [sp, #14]
  402778:	cmp	w11, #0xff
  40277c:	b.ne	4027c0 <error@@Base+0x924>  // b.any
  402780:	ldrb	w11, [sp, #15]
  402784:	cmp	w11, #0xff
  402788:	b.ne	4027c0 <error@@Base+0x924>  // b.any
  40278c:	ldrb	w11, [sp, #16]
  402790:	and	w10, w11, w10
  402794:	cmp	w10, #0xff
  402798:	b.ne	4027c0 <error@@Base+0x924>  // b.any
  40279c:	ldrb	w10, [sp, #18]
  4027a0:	cmp	w10, #0xff
  4027a4:	b.ne	4027c0 <error@@Base+0x924>  // b.any
  4027a8:	ldrb	w10, [sp, #19]
  4027ac:	cmp	w10, #0xff
  4027b0:	b.ne	4027c0 <error@@Base+0x924>  // b.any
  4027b4:	ldrb	w10, [sp, #20]
  4027b8:	cmp	w10, #0xff
  4027bc:	b.eq	4027fc <error@@Base+0x960>  // b.none
  4027c0:	cmp	w8, #0xff
  4027c4:	b.ne	402808 <error@@Base+0x96c>  // b.any
  4027c8:	ldrb	w8, [sp, #9]
  4027cc:	cmp	w8, #0x4c
  4027d0:	b.ne	402808 <error@@Base+0x96c>  // b.any
  4027d4:	ldrb	w8, [sp, #10]
  4027d8:	cmp	w8, #0x5a
  4027dc:	b.ne	402808 <error@@Base+0x96c>  // b.any
  4027e0:	ldrb	w8, [sp, #11]
  4027e4:	cmp	w8, #0x4d
  4027e8:	b.ne	402808 <error@@Base+0x96c>  // b.any
  4027ec:	cbnz	w9, 402808 <error@@Base+0x96c>
  4027f0:	ldrb	w8, [sp, #12]
  4027f4:	cmp	w8, #0x41
  4027f8:	b.ne	402808 <error@@Base+0x96c>  // b.any
  4027fc:	adrp	x8, 413000 <error@@Base+0x11164>
  402800:	add	x8, x8, #0xdb0
  402804:	b	40280c <error@@Base+0x970>
  402808:	mov	x8, xzr
  40280c:	mov	x0, x19
  402810:	mov	x1, xzr
  402814:	mov	w2, wzr
  402818:	str	x8, [x20]
  40281c:	bl	401ab0 <fseek@plt>
  402820:	tbnz	w0, #31, 4028ac <error@@Base+0xa10>
  402824:	ldr	x0, [x20]
  402828:	cbz	x0, 4028b0 <error@@Base+0xa14>
  40282c:	adrp	x1, 413000 <error@@Base+0x11164>
  402830:	adrp	x2, 413000 <error@@Base+0x11164>
  402834:	add	x1, x1, #0xdca
  402838:	add	x2, x2, #0xeec
  40283c:	bl	402000 <error@@Base+0x164>
  402840:	mov	x20, x0
  402844:	mov	x0, x19
  402848:	bl	401930 <fclose@plt>
  40284c:	tbnz	w0, #31, 40288c <error@@Base+0x9f0>
  402850:	adrp	x8, 425000 <error@@Base+0x23164>
  402854:	ldr	x0, [x23]
  402858:	ldr	x2, [x8, #1704]
  40285c:	adrp	x1, 414000 <error@@Base+0x12164>
  402860:	add	x1, x1, #0x926
  402864:	bl	401ba0 <freopen@plt>
  402868:	cbz	x0, 402894 <error@@Base+0x9f8>
  40286c:	adrp	x1, 414000 <error@@Base+0x12164>
  402870:	add	x1, x1, #0x926
  402874:	mov	x0, x20
  402878:	bl	4019b0 <popen@plt>
  40287c:	mov	x19, x0
  402880:	cbz	x0, 4028a0 <error@@Base+0xa04>
  402884:	mov	w8, #0x1                   	// #1
  402888:	b	4028a8 <error@@Base+0xa0c>
  40288c:	mov	w8, wzr
  402890:	b	4028a8 <error@@Base+0xa0c>
  402894:	mov	x19, xzr
  402898:	mov	w8, wzr
  40289c:	b	4028a8 <error@@Base+0xa0c>
  4028a0:	mov	w8, wzr
  4028a4:	str	x20, [x23]
  4028a8:	cbnz	w8, 4028b0 <error@@Base+0xa14>
  4028ac:	mov	x19, xzr
  4028b0:	mov	x0, x19
  4028b4:	ldp	x20, x19, [sp, #80]
  4028b8:	ldp	x22, x21, [sp, #64]
  4028bc:	ldr	x23, [sp, #48]
  4028c0:	ldp	x29, x30, [sp, #32]
  4028c4:	add	sp, sp, #0x60
  4028c8:	ret
  4028cc:	adrp	x8, 413000 <error@@Base+0x11164>
  4028d0:	add	x8, x8, #0xda3
  4028d4:	b	40280c <error@@Base+0x970>
  4028d8:	stp	x29, x30, [sp, #-64]!
  4028dc:	stp	x24, x23, [sp, #16]
  4028e0:	mov	x24, x0
  4028e4:	mov	w0, #0x2000                	// #8192
  4028e8:	stp	x22, x21, [sp, #32]
  4028ec:	stp	x20, x19, [sp, #48]
  4028f0:	mov	x29, sp
  4028f4:	mov	x21, x4
  4028f8:	mov	x22, x3
  4028fc:	mov	x23, x2
  402900:	mov	x19, x1
  402904:	bl	405db8 <error@@Base+0x3f1c>
  402908:	mov	x20, x0
  40290c:	mov	x0, x24
  402910:	mov	x1, x23
  402914:	mov	x2, x22
  402918:	mov	x3, x21
  40291c:	bl	402404 <error@@Base+0x568>
  402920:	cbz	x0, 4029b0 <error@@Base+0xb14>
  402924:	mov	x21, x0
  402928:	mov	w22, wzr
  40292c:	mov	w23, #0x2000                	// #8192
  402930:	b	40293c <error@@Base+0xaa0>
  402934:	mov	w24, #0x2                   	// #2
  402938:	cbnz	w24, 402988 <error@@Base+0xaec>
  40293c:	sub	w8, w23, w22
  402940:	add	x0, x20, w22, sxtw
  402944:	sxtw	x2, w8
  402948:	mov	w1, #0x1                   	// #1
  40294c:	mov	x3, x21
  402950:	mov	w24, #0x1                   	// #1
  402954:	bl	401b70 <fread@plt>
  402958:	tbnz	w0, #31, 402938 <error@@Base+0xa9c>
  40295c:	cbz	w0, 402934 <error@@Base+0xa98>
  402960:	add	w22, w22, w0
  402964:	cmp	w22, w23
  402968:	b.ne	402980 <error@@Base+0xae4>  // b.any
  40296c:	add	w23, w23, #0x10, lsl #12
  402970:	sxtw	x1, w23
  402974:	mov	x0, x20
  402978:	bl	405e10 <error@@Base+0x3f74>
  40297c:	mov	x20, x0
  402980:	mov	w24, wzr
  402984:	b	402938 <error@@Base+0xa9c>
  402988:	cmp	w24, #0x2
  40298c:	b.ne	4029b0 <error@@Base+0xb14>  // b.any
  402990:	adrp	x8, 425000 <error@@Base+0x23164>
  402994:	ldr	x8, [x8, #1704]
  402998:	cmp	x21, x8
  40299c:	b.eq	4029a8 <error@@Base+0xb0c>  // b.none
  4029a0:	mov	x0, x21
  4029a4:	bl	401c30 <pclose@plt>
  4029a8:	str	w22, [x19]
  4029ac:	b	4029b4 <error@@Base+0xb18>
  4029b0:	mov	x20, xzr
  4029b4:	mov	x0, x20
  4029b8:	ldp	x20, x19, [sp, #48]
  4029bc:	ldp	x22, x21, [sp, #32]
  4029c0:	ldp	x24, x23, [sp, #16]
  4029c4:	ldp	x29, x30, [sp], #64
  4029c8:	ret
  4029cc:	sub	sp, sp, #0x70
  4029d0:	stp	x29, x30, [sp, #16]
  4029d4:	stp	x28, x27, [sp, #32]
  4029d8:	stp	x26, x25, [sp, #48]
  4029dc:	stp	x24, x23, [sp, #64]
  4029e0:	stp	x22, x21, [sp, #80]
  4029e4:	stp	x20, x19, [sp, #96]
  4029e8:	ldr	x23, [x2]
  4029ec:	mov	x21, x2
  4029f0:	mov	x22, x0
  4029f4:	add	x29, sp, #0x10
  4029f8:	cbz	w4, 402a08 <error@@Base+0xb6c>
  4029fc:	mov	w28, wzr
  402a00:	cbnz	x23, 402a18 <error@@Base+0xb7c>
  402a04:	b	402a24 <error@@Base+0xb88>
  402a08:	ldr	x8, [x3]
  402a0c:	cmp	x8, #0x0
  402a10:	cset	w28, ne  // ne = any
  402a14:	cbz	x23, 402a24 <error@@Base+0xb88>
  402a18:	tbz	w28, #0, 402a24 <error@@Base+0xb88>
  402a1c:	mov	w0, wzr
  402a20:	b	402c1c <error@@Base+0xd80>
  402a24:	cmp	w1, #0x1
  402a28:	str	x3, [sp]
  402a2c:	b.lt	402be8 <error@@Base+0xd4c>  // b.tstop
  402a30:	mov	x19, xzr
  402a34:	mov	x26, xzr
  402a38:	mov	w20, w1
  402a3c:	mov	x25, x23
  402a40:	str	wzr, [sp, #8]
  402a44:	stur	wzr, [x29, #-4]
  402a48:	b	402ad0 <error@@Base+0xc34>
  402a4c:	mov	w0, #0x38                  	// #56
  402a50:	bl	405db8 <error@@Base+0x3f1c>
  402a54:	ldr	w8, [x22]
  402a58:	mov	x24, x0
  402a5c:	mov	x0, x26
  402a60:	sub	w1, w8, w26
  402a64:	bl	40209c <error@@Base+0x200>
  402a68:	str	x0, [x24, #8]
  402a6c:	ldr	x8, [x22]
  402a70:	ldr	x9, [sp]
  402a74:	stp	x25, x19, [x24, #24]
  402a78:	str	wzr, [x24, #48]
  402a7c:	sub	x8, x8, x26
  402a80:	str	x8, [x24, #16]
  402a84:	ldr	x8, [x9]
  402a88:	adrp	x0, 413000 <error@@Base+0x11164>
  402a8c:	add	x0, x0, #0xe29
  402a90:	str	x8, [x24]
  402a94:	str	x24, [x9]
  402a98:	ldr	x24, [x22]
  402a9c:	ldrsw	x26, [x22, #8]
  402aa0:	ldr	w8, [sp, #8]
  402aa4:	mov	x1, x24
  402aa8:	mov	x2, x26
  402aac:	add	w8, w8, #0x1
  402ab0:	str	w8, [sp, #8]
  402ab4:	bl	4019c0 <strncmp@plt>
  402ab8:	cmp	w0, #0x0
  402abc:	ccmp	x26, #0x12, #0x0, eq  // eq = none
  402ac0:	csel	x26, xzr, x24, eq  // eq = none
  402ac4:	subs	x20, x20, #0x1
  402ac8:	add	x22, x22, #0x28
  402acc:	b.eq	402bf8 <error@@Base+0xd5c>  // b.none
  402ad0:	cbnz	x23, 402aec <error@@Base+0xc50>
  402ad4:	ldr	x1, [x22]
  402ad8:	adrp	x0, 413000 <error@@Base+0x11164>
  402adc:	mov	w2, #0x11                  	// #17
  402ae0:	add	x0, x0, #0xdce
  402ae4:	bl	4019c0 <strncmp@plt>
  402ae8:	cbz	w0, 402ba0 <error@@Base+0xd04>
  402aec:	tbnz	w28, #0, 402ac4 <error@@Base+0xc28>
  402af0:	ldr	x27, [x22]
  402af4:	ldrsw	x24, [x22, #8]
  402af8:	adrp	x0, 413000 <error@@Base+0x11164>
  402afc:	add	x0, x0, #0xde0
  402b00:	mov	x1, x27
  402b04:	mov	x2, x24
  402b08:	bl	4019c0 <strncmp@plt>
  402b0c:	cmp	w24, #0x14
  402b10:	b.ne	402b58 <error@@Base+0xcbc>  // b.any
  402b14:	cbnz	w0, 402b58 <error@@Base+0xcbc>
  402b18:	ldr	x8, [x21]
  402b1c:	cbnz	x8, 402b44 <error@@Base+0xca8>
  402b20:	mov	w0, #0x18                  	// #24
  402b24:	bl	405db8 <error@@Base+0x3f1c>
  402b28:	adrp	x8, 413000 <error@@Base+0x11164>
  402b2c:	add	x8, x8, #0xdf5
  402b30:	str	x0, [x21]
  402b34:	stp	xzr, x8, [x0]
  402b38:	mov	w8, #0x1                   	// #1
  402b3c:	mov	x25, x0
  402b40:	str	w8, [x0, #16]
  402b44:	cbnz	x26, 402c3c <error@@Base+0xda0>
  402b48:	ldr	x26, [x22, #40]
  402b4c:	mov	w8, #0x1                   	// #1
  402b50:	stur	w8, [x29, #-4]
  402b54:	b	402ac4 <error@@Base+0xc28>
  402b58:	cbz	x26, 402ac4 <error@@Base+0xc28>
  402b5c:	adrp	x0, 413000 <error@@Base+0x11164>
  402b60:	mov	w2, #0x2                   	// #2
  402b64:	add	x0, x0, #0xe3c
  402b68:	mov	x1, x27
  402b6c:	bl	4019c0 <strncmp@plt>
  402b70:	cmp	x27, x26
  402b74:	b.ls	402b7c <error@@Base+0xce0>  // b.plast
  402b78:	cbz	w0, 402a4c <error@@Base+0xbb0>
  402b7c:	adrp	x0, 413000 <error@@Base+0x11164>
  402b80:	add	x0, x0, #0xe29
  402b84:	mov	x1, x27
  402b88:	mov	x2, x24
  402b8c:	bl	4019c0 <strncmp@plt>
  402b90:	cmp	w24, #0x12
  402b94:	b.ne	402ac4 <error@@Base+0xc28>  // b.any
  402b98:	cbz	w0, 402a4c <error@@Base+0xbb0>
  402b9c:	b	402ac4 <error@@Base+0xc28>
  402ba0:	mov	w0, #0x18                  	// #24
  402ba4:	bl	405db8 <error@@Base+0x3f1c>
  402ba8:	ldr	x8, [x22]
  402bac:	ldr	w9, [x22, #8]
  402bb0:	mov	x25, x0
  402bb4:	add	x0, x8, #0x11
  402bb8:	sub	w1, w9, #0x11
  402bbc:	bl	40209c <error@@Base+0x200>
  402bc0:	ldr	x8, [x21]
  402bc4:	mov	w9, #0x1                   	// #1
  402bc8:	str	w9, [x25, #16]
  402bcc:	stp	x8, x0, [x25]
  402bd0:	ldur	w8, [x29, #-4]
  402bd4:	cbz	w8, 402bdc <error@@Base+0xd40>
  402bd8:	ldr	x19, [x21]
  402bdc:	stur	wzr, [x29, #-4]
  402be0:	str	x25, [x21]
  402be4:	b	402ac4 <error@@Base+0xc28>
  402be8:	mov	x26, xzr
  402bec:	mov	x19, xzr
  402bf0:	str	wzr, [sp, #8]
  402bf4:	mov	x25, x23
  402bf8:	cbnz	x26, 402c3c <error@@Base+0xda0>
  402bfc:	cbz	w28, 402c18 <error@@Base+0xd7c>
  402c00:	ldr	x8, [sp]
  402c04:	ldr	x8, [x8]
  402c08:	cbz	x8, 402c18 <error@@Base+0xd7c>
  402c0c:	stp	x25, x19, [x8, #24]
  402c10:	ldr	x8, [x8]
  402c14:	cbnz	x8, 402c0c <error@@Base+0xd70>
  402c18:	ldr	w0, [sp, #8]
  402c1c:	ldp	x20, x19, [sp, #96]
  402c20:	ldp	x22, x21, [sp, #80]
  402c24:	ldp	x24, x23, [sp, #64]
  402c28:	ldp	x26, x25, [sp, #48]
  402c2c:	ldp	x28, x27, [sp, #32]
  402c30:	ldp	x29, x30, [sp, #16]
  402c34:	add	sp, sp, #0x70
  402c38:	ret
  402c3c:	adrp	x1, 413000 <error@@Base+0x11164>
  402c40:	add	x1, x1, #0xe03
  402c44:	mov	w2, #0x5                   	// #5
  402c48:	mov	x0, xzr
  402c4c:	bl	401c20 <dcgettext@plt>
  402c50:	bl	401f90 <error@@Base+0xf4>
  402c54:	stp	x29, x30, [sp, #-64]!
  402c58:	cmp	w1, #0x1
  402c5c:	stp	x24, x23, [sp, #16]
  402c60:	stp	x22, x21, [sp, #32]
  402c64:	stp	x20, x19, [sp, #48]
  402c68:	mov	x29, sp
  402c6c:	b.lt	402d50 <error@@Base+0xeb4>  // b.tstop
  402c70:	mov	x19, x2
  402c74:	mov	x20, x0
  402c78:	mov	x22, xzr
  402c7c:	mov	w21, wzr
  402c80:	mov	w23, w1
  402c84:	mov	w24, #0x28                  	// #40
  402c88:	b	402ca4 <error@@Base+0xe08>
  402c8c:	madd	x8, x22, x24, x20
  402c90:	ldur	w9, [x8, #-4]
  402c94:	str	w9, [x8, #36]
  402c98:	add	x22, x22, #0x1
  402c9c:	cmp	x22, x23
  402ca0:	b.eq	402d54 <error@@Base+0xeb8>  // b.none
  402ca4:	mul	x8, x22, x24
  402ca8:	ldr	x0, [x20, x8]
  402cac:	ldrb	w8, [x0]
  402cb0:	cmp	w8, #0x2a
  402cb4:	b.ne	402ce0 <error@@Base+0xe44>  // b.any
  402cb8:	ldrb	w8, [x0, #1]!
  402cbc:	cmp	w8, #0x20
  402cc0:	b.eq	402cb8 <error@@Base+0xe1c>  // b.none
  402cc4:	mov	x8, x0
  402cc8:	ldrb	w9, [x8]
  402ccc:	cbz	w9, 402cf8 <error@@Base+0xe5c>
  402cd0:	cmp	w9, #0x3a
  402cd4:	add	x8, x8, #0x1
  402cd8:	b.ne	402cc8 <error@@Base+0xe2c>  // b.any
  402cdc:	b	402cfc <error@@Base+0xe60>
  402ce0:	cbz	x22, 402c98 <error@@Base+0xdfc>
  402ce4:	cmp	w8, #0x20
  402ce8:	b.eq	402c8c <error@@Base+0xdf0>  // b.none
  402cec:	cmp	w8, #0x9
  402cf0:	b.eq	402c8c <error@@Base+0xdf0>  // b.none
  402cf4:	b	402c98 <error@@Base+0xdfc>
  402cf8:	add	x8, x8, #0x1
  402cfc:	ldrb	w9, [x8]
  402d00:	cmp	w9, #0x3a
  402d04:	b.ne	402d10 <error@@Base+0xe74>  // b.any
  402d08:	mov	w1, #0x3a                  	// #58
  402d0c:	b	402d34 <error@@Base+0xe98>
  402d10:	add	x0, x8, #0x1
  402d14:	ldurb	w8, [x0, #-1]
  402d18:	cmp	w8, #0x20
  402d1c:	b.ne	402d28 <error@@Base+0xe8c>  // b.any
  402d20:	add	x0, x0, #0x1
  402d24:	b	402d14 <error@@Base+0xe78>
  402d28:	cmp	w8, #0x28
  402d2c:	b.ne	402c98 <error@@Base+0xdfc>  // b.any
  402d30:	mov	w1, #0x29                  	// #41
  402d34:	mov	x2, x19
  402d38:	bl	402d6c <error@@Base+0xed0>
  402d3c:	cbz	w0, 402c98 <error@@Base+0xdfc>
  402d40:	madd	x8, x22, x24, x20
  402d44:	mov	w21, #0x1                   	// #1
  402d48:	str	w21, [x8, #36]
  402d4c:	b	402c98 <error@@Base+0xdfc>
  402d50:	mov	w21, wzr
  402d54:	mov	w0, w21
  402d58:	ldp	x20, x19, [sp, #48]
  402d5c:	ldp	x22, x21, [sp, #32]
  402d60:	ldp	x24, x23, [sp, #16]
  402d64:	ldp	x29, x30, [sp], #64
  402d68:	ret
  402d6c:	stp	x29, x30, [sp, #-80]!
  402d70:	stp	x20, x19, [sp, #64]
  402d74:	mov	x20, x0
  402d78:	mov	x0, x2
  402d7c:	stp	x26, x25, [sp, #16]
  402d80:	stp	x24, x23, [sp, #32]
  402d84:	stp	x22, x21, [sp, #48]
  402d88:	mov	x29, sp
  402d8c:	mov	x22, x2
  402d90:	mov	w19, w1
  402d94:	bl	401870 <strlen@plt>
  402d98:	adrp	x8, 425000 <error@@Base+0x23164>
  402d9c:	ldr	w8, [x8, #1728]
  402da0:	mov	x21, x0
  402da4:	cbnz	w8, 402ddc <error@@Base+0xf40>
  402da8:	add	x8, x20, #0x1
  402dac:	ldurb	w9, [x8, #-1]
  402db0:	cbz	w9, 402dd0 <error@@Base+0xf34>
  402db4:	cmp	w9, #0x2f
  402db8:	b.eq	402dd0 <error@@Base+0xf34>  // b.none
  402dbc:	cmp	w9, w19, uxtb
  402dc0:	b.eq	402dd0 <error@@Base+0xf34>  // b.none
  402dc4:	add	x8, x8, #0x1
  402dc8:	ldurb	w9, [x8, #-1]
  402dcc:	cbnz	w9, 402db4 <error@@Base+0xf18>
  402dd0:	cmp	w9, w19, uxtb
  402dd4:	ccmp	w9, #0x0, #0x4, ne  // ne = any
  402dd8:	csel	x20, x20, x8, eq  // eq = none
  402ddc:	and	x23, x21, #0xffffffff
  402de0:	mov	x0, x20
  402de4:	mov	x1, x22
  402de8:	mov	x2, x23
  402dec:	bl	405934 <error@@Base+0x3a98>
  402df0:	cmp	w0, #0x0
  402df4:	mov	w8, w0
  402df8:	cset	w0, eq  // eq = none
  402dfc:	cbnz	w8, 402e68 <error@@Base+0xfcc>
  402e00:	add	x22, x20, x23
  402e04:	adrp	x23, 413000 <error@@Base+0x11164>
  402e08:	adrp	x26, 412000 <error@@Base+0x10164>
  402e0c:	add	x23, x23, #0xeec
  402e10:	mov	w25, #0x8                   	// #8
  402e14:	add	x26, x26, #0xe28
  402e18:	mov	x0, x23
  402e1c:	bl	401870 <strlen@plt>
  402e20:	mov	x24, x0
  402e24:	and	x2, x0, #0xffffffff
  402e28:	mov	x0, x22
  402e2c:	mov	x1, x23
  402e30:	bl	405934 <error@@Base+0x3a98>
  402e34:	cbz	w0, 402e44 <error@@Base+0xfa8>
  402e38:	mov	w0, wzr
  402e3c:	cbz	w0, 402e58 <error@@Base+0xfbc>
  402e40:	b	402e68 <error@@Base+0xfcc>
  402e44:	add	w8, w24, w21
  402e48:	ldrb	w8, [x20, w8, uxtw]
  402e4c:	cmp	w8, w19, uxtb
  402e50:	cset	w0, eq  // eq = none
  402e54:	cbnz	w0, 402e68 <error@@Base+0xfcc>
  402e58:	ldr	x23, [x26, x25]
  402e5c:	add	x25, x25, #0x8
  402e60:	cmp	x25, #0x30
  402e64:	b.ne	402e18 <error@@Base+0xf7c>  // b.any
  402e68:	ldp	x20, x19, [sp, #64]
  402e6c:	ldp	x22, x21, [sp, #48]
  402e70:	ldp	x24, x23, [sp, #32]
  402e74:	ldp	x26, x25, [sp, #16]
  402e78:	ldp	x29, x30, [sp], #80
  402e7c:	ret
  402e80:	stp	x29, x30, [sp, #-80]!
  402e84:	str	x25, [sp, #16]
  402e88:	stp	x24, x23, [sp, #32]
  402e8c:	stp	x22, x21, [sp, #48]
  402e90:	stp	x20, x19, [sp, #64]
  402e94:	mov	x29, sp
  402e98:	cbz	x0, 402f4c <error@@Base+0x10b0>
  402e9c:	adrp	x21, 413000 <error@@Base+0x11164>
  402ea0:	adrp	x22, 413000 <error@@Base+0x11164>
  402ea4:	mov	x19, x1
  402ea8:	mov	x20, x0
  402eac:	add	x21, x21, #0xebc
  402eb0:	add	x22, x22, #0xe3f
  402eb4:	b	402ed8 <error@@Base+0x103c>
  402eb8:	mov	x0, x23
  402ebc:	str	x23, [x20, #8]
  402ec0:	bl	401870 <strlen@plt>
  402ec4:	str	x0, [x20, #16]
  402ec8:	str	wzr, [x20, #40]
  402ecc:	str	wzr, [x20, #48]
  402ed0:	ldr	x20, [x20]
  402ed4:	cbz	x20, 402f4c <error@@Base+0x10b0>
  402ed8:	ldr	w8, [x20, #48]
  402edc:	cbz	w8, 402ed0 <error@@Base+0x1034>
  402ee0:	ldr	x0, [x20, #8]
  402ee4:	mov	x1, x21
  402ee8:	bl	401c10 <strstr@plt>
  402eec:	cbz	x0, 402f4c <error@@Base+0x10b0>
  402ef0:	mov	x23, x0
  402ef4:	mov	x0, x19
  402ef8:	bl	401870 <strlen@plt>
  402efc:	add	x24, x0, #0x7
  402f00:	mov	x0, x24
  402f04:	strb	wzr, [x23], #6
  402f08:	bl	405db8 <error@@Base+0x3f1c>
  402f0c:	mov	x1, x24
  402f10:	mov	x2, x22
  402f14:	mov	x3, x19
  402f18:	mov	x25, x0
  402f1c:	bl	401920 <snprintf@plt>
  402f20:	ldr	x0, [x20, #8]
  402f24:	mov	x1, x25
  402f28:	mov	x2, x23
  402f2c:	bl	402000 <error@@Base+0x164>
  402f30:	mov	x23, x0
  402f34:	mov	x0, x25
  402f38:	bl	401b80 <free@plt>
  402f3c:	ldr	x0, [x20, #8]
  402f40:	cbz	x0, 402eb8 <error@@Base+0x101c>
  402f44:	bl	401b80 <free@plt>
  402f48:	b	402eb8 <error@@Base+0x101c>
  402f4c:	ldp	x20, x19, [sp, #64]
  402f50:	ldp	x22, x21, [sp, #48]
  402f54:	ldp	x24, x23, [sp, #32]
  402f58:	ldr	x25, [sp, #16]
  402f5c:	ldp	x29, x30, [sp], #80
  402f60:	ret
  402f64:	stp	x29, x30, [sp, #-80]!
  402f68:	stp	x26, x25, [sp, #16]
  402f6c:	stp	x24, x23, [sp, #32]
  402f70:	stp	x22, x21, [sp, #48]
  402f74:	stp	x20, x19, [sp, #64]
  402f78:	mov	x29, sp
  402f7c:	cbz	x0, 40308c <error@@Base+0x11f0>
  402f80:	adrp	x24, 413000 <error@@Base+0x11164>
  402f84:	adrp	x25, 413000 <error@@Base+0x11164>
  402f88:	adrp	x21, 413000 <error@@Base+0x11164>
  402f8c:	mov	x19, x1
  402f90:	mov	x20, x0
  402f94:	add	x24, x24, #0xeec
  402f98:	add	x25, x25, #0xeeb
  402f9c:	add	x21, x21, #0xe48
  402fa0:	b	402fc4 <error@@Base+0x1128>
  402fa4:	mov	x0, x22
  402fa8:	str	x22, [x20, #8]
  402fac:	bl	401870 <strlen@plt>
  402fb0:	str	x0, [x20, #16]
  402fb4:	str	wzr, [x20, #40]
  402fb8:	str	wzr, [x20, #48]
  402fbc:	ldr	x20, [x20]
  402fc0:	cbz	x20, 40308c <error@@Base+0x11f0>
  402fc4:	ldr	w8, [x20, #40]
  402fc8:	cbz	w8, 402fbc <error@@Base+0x1120>
  402fcc:	ldr	x8, [x20, #8]
  402fd0:	cbz	x8, 402fec <error@@Base+0x1150>
  402fd4:	ldr	x9, [x20, #16]
  402fd8:	add	x9, x9, x8
  402fdc:	ldurb	w9, [x9, #-1]
  402fe0:	cmp	w9, #0xa
  402fe4:	cset	w26, ne  // ne = any
  402fe8:	b	402ff0 <error@@Base+0x1154>
  402fec:	mov	w26, #0x1                   	// #1
  402ff0:	ldrb	w9, [x19]
  402ff4:	cmp	w9, #0x2a
  402ff8:	b.ne	403024 <error@@Base+0x1188>  // b.any
  402ffc:	cmp	x8, #0x0
  403000:	csel	x1, x24, x8, eq  // eq = none
  403004:	cmp	w26, #0x0
  403008:	csel	x2, x24, x25, eq  // eq = none
  40300c:	mov	x0, x19
  403010:	bl	402000 <error@@Base+0x164>
  403014:	mov	x22, x0
  403018:	ldr	x0, [x20, #8]
  40301c:	cbnz	x0, 403084 <error@@Base+0x11e8>
  403020:	b	402fa4 <error@@Base+0x1108>
  403024:	mov	x0, x19
  403028:	bl	401870 <strlen@plt>
  40302c:	lsl	x8, x0, #1
  403030:	add	x22, x8, #0x9
  403034:	mov	x0, x22
  403038:	bl	405db8 <error@@Base+0x3f1c>
  40303c:	mov	x1, x22
  403040:	mov	x2, x21
  403044:	mov	x3, x19
  403048:	mov	x4, x19
  40304c:	mov	x23, x0
  403050:	bl	401920 <snprintf@plt>
  403054:	ldr	x8, [x20, #8]
  403058:	mov	x0, x23
  40305c:	cmp	x8, #0x0
  403060:	csel	x1, x24, x8, eq  // eq = none
  403064:	cmp	w26, #0x0
  403068:	csel	x2, x24, x25, eq  // eq = none
  40306c:	bl	402000 <error@@Base+0x164>
  403070:	mov	x22, x0
  403074:	mov	x0, x23
  403078:	bl	401b80 <free@plt>
  40307c:	ldr	x0, [x20, #8]
  403080:	cbz	x0, 402fa4 <error@@Base+0x1108>
  403084:	bl	401b80 <free@plt>
  403088:	b	402fa4 <error@@Base+0x1108>
  40308c:	ldp	x20, x19, [sp, #64]
  403090:	ldp	x22, x21, [sp, #48]
  403094:	ldp	x24, x23, [sp, #32]
  403098:	ldp	x26, x25, [sp, #16]
  40309c:	ldp	x29, x30, [sp], #80
  4030a0:	ret
  4030a4:	stp	x29, x30, [sp, #-64]!
  4030a8:	str	x23, [sp, #16]
  4030ac:	stp	x22, x21, [sp, #32]
  4030b0:	stp	x20, x19, [sp, #48]
  4030b4:	mov	x29, sp
  4030b8:	cbz	x0, 403154 <error@@Base+0x12b8>
  4030bc:	adrp	x22, 413000 <error@@Base+0x11164>
  4030c0:	adrp	x23, 413000 <error@@Base+0x11164>
  4030c4:	mov	x19, x1
  4030c8:	mov	x20, x0
  4030cc:	add	x22, x22, #0xeec
  4030d0:	add	x23, x23, #0xeeb
  4030d4:	b	4030f0 <error@@Base+0x1254>
  4030d8:	mov	x0, x21
  4030dc:	str	x21, [x20, #8]
  4030e0:	bl	401870 <strlen@plt>
  4030e4:	str	x0, [x20, #16]
  4030e8:	ldr	x20, [x20]
  4030ec:	cbz	x20, 403154 <error@@Base+0x12b8>
  4030f0:	ldr	w8, [x20, #44]
  4030f4:	cbz	w8, 4030e8 <error@@Base+0x124c>
  4030f8:	mov	x0, x19
  4030fc:	bl	401870 <strlen@plt>
  403100:	cmp	x0, #0x2
  403104:	b.cc	40311c <error@@Base+0x1280>  // b.lo, b.ul, b.last
  403108:	add	x8, x0, x19
  40310c:	ldurb	w8, [x8, #-1]
  403110:	cmp	w8, #0xa
  403114:	cset	w8, ne  // ne = any
  403118:	b	403120 <error@@Base+0x1284>
  40311c:	mov	w8, #0x1                   	// #1
  403120:	ldr	x9, [x20, #8]
  403124:	mov	x1, x19
  403128:	cmp	x9, #0x0
  40312c:	csel	x0, x22, x9, eq  // eq = none
  403130:	cmp	w8, #0x0
  403134:	csel	x2, x22, x23, eq  // eq = none
  403138:	bl	402000 <error@@Base+0x164>
  40313c:	ldr	x8, [x20, #8]
  403140:	mov	x21, x0
  403144:	cbz	x8, 4030d8 <error@@Base+0x123c>
  403148:	mov	x0, x8
  40314c:	bl	401b80 <free@plt>
  403150:	b	4030d8 <error@@Base+0x123c>
  403154:	ldp	x20, x19, [sp, #48]
  403158:	ldp	x22, x21, [sp, #32]
  40315c:	ldr	x23, [sp, #16]
  403160:	ldp	x29, x30, [sp], #64
  403164:	ret
  403168:	sub	sp, sp, #0x120
  40316c:	stp	x29, x30, [sp, #192]
  403170:	add	x29, sp, #0xc0
  403174:	stp	x20, x19, [sp, #272]
  403178:	mov	x19, x1
  40317c:	stur	x1, [x29, #-24]
  403180:	adrp	x1, 413000 <error@@Base+0x11164>
  403184:	mov	w20, w0
  403188:	stur	w0, [x29, #-12]
  40318c:	add	x1, x1, #0xeec
  403190:	mov	w0, #0x6                   	// #6
  403194:	stp	x28, x27, [sp, #208]
  403198:	stp	x26, x25, [sp, #224]
  40319c:	stp	x24, x23, [sp, #240]
  4031a0:	stp	x22, x21, [sp, #256]
  4031a4:	stp	xzr, xzr, [x29, #-56]
  4031a8:	stur	xzr, [x29, #-64]
  4031ac:	bl	401ce0 <setlocale@plt>
  4031b0:	adrp	x21, 413000 <error@@Base+0x11164>
  4031b4:	add	x21, x21, #0xe54
  4031b8:	adrp	x1, 413000 <error@@Base+0x11164>
  4031bc:	add	x1, x1, #0xe5c
  4031c0:	mov	x0, x21
  4031c4:	bl	4019d0 <bindtextdomain@plt>
  4031c8:	mov	x0, x21
  4031cc:	bl	401b20 <textdomain@plt>
  4031d0:	adrp	x8, 425000 <error@@Base+0x23164>
  4031d4:	ldr	x2, [x8, #1704]
  4031d8:	adrp	x0, 413000 <error@@Base+0x11164>
  4031dc:	adrp	x1, 414000 <error@@Base+0x12164>
  4031e0:	add	x0, x0, #0xe6e
  4031e4:	add	x1, x1, #0x926
  4031e8:	bl	401ba0 <freopen@plt>
  4031ec:	cbz	x0, 404138 <error@@Base+0x229c>
  4031f0:	sub	x2, x29, #0xc
  4031f4:	sub	x3, x29, #0x18
  4031f8:	mov	w0, w20
  4031fc:	mov	x1, x19
  403200:	bl	404144 <error@@Base+0x22a8>
  403204:	mov	w8, #0xffffffff            	// #-1
  403208:	str	x8, [sp, #40]
  40320c:	adrp	x28, 413000 <error@@Base+0x11164>
  403210:	adrp	x27, 425000 <error@@Base+0x23164>
  403214:	adrp	x24, 412000 <error@@Base+0x10164>
  403218:	mov	w8, #0xffffffff            	// #-1
  40321c:	mov	w22, wzr
  403220:	mov	x25, xzr
  403224:	mov	x26, xzr
  403228:	add	x28, x28, #0xe78
  40322c:	add	x27, x27, #0x278
  403230:	add	x24, x24, #0xd30
  403234:	str	x8, [sp, #32]
  403238:	mov	w8, #0xffffffff            	// #-1
  40323c:	stp	xzr, xzr, [sp, #48]
  403240:	str	wzr, [sp, #68]
  403244:	str	xzr, [sp, #72]
  403248:	str	x8, [sp, #24]
  40324c:	b	403260 <error@@Base+0x13c4>
  403250:	mov	w8, #0x1                   	// #1
  403254:	str	w8, [sp, #52]
  403258:	mov	w8, #0x1                   	// #1
  40325c:	tbz	w8, #0, 403730 <error@@Base+0x1894>
  403260:	ldur	w0, [x29, #-12]
  403264:	ldur	x1, [x29, #-24]
  403268:	mov	x2, x28
  40326c:	mov	x3, x27
  403270:	mov	x4, xzr
  403274:	bl	401b30 <getopt_long@plt>
  403278:	add	w8, w0, #0x1
  40327c:	cmp	w8, #0x79
  403280:	b.hi	40371c <error@@Base+0x1880>  // b.pmore
  403284:	adr	x9, 403250 <error@@Base+0x13b4>
  403288:	ldrh	w10, [x24, x8, lsl #1]
  40328c:	add	x9, x9, x10, lsl #2
  403290:	mov	w8, wzr
  403294:	br	x9
  403298:	mov	w20, w0
  40329c:	mov	w0, #0x38                  	// #56
  4032a0:	mov	x27, x28
  4032a4:	mov	x28, x24
  4032a8:	mov	x24, x26
  4032ac:	mov	w26, w22
  4032b0:	bl	405db8 <error@@Base+0x3f1c>
  4032b4:	adrp	x22, 425000 <error@@Base+0x23164>
  4032b8:	ldr	x23, [x22, #1688]
  4032bc:	mov	x21, x0
  4032c0:	mov	x0, x23
  4032c4:	bl	401870 <strlen@plt>
  4032c8:	ldrb	w8, [x23]
  4032cc:	mov	x19, x0
  4032d0:	cbz	w8, 4032e4 <error@@Base+0x1448>
  4032d4:	sub	w8, w19, #0x1
  4032d8:	ldrb	w8, [x23, w8, sxtw]
  4032dc:	cmp	w8, #0xa
  4032e0:	b.eq	403304 <error@@Base+0x1468>  // b.none
  4032e4:	adrp	x1, 413000 <error@@Base+0x11164>
  4032e8:	adrp	x2, 413000 <error@@Base+0x11164>
  4032ec:	add	x1, x1, #0xeeb
  4032f0:	add	x2, x2, #0xeec
  4032f4:	mov	x0, x23
  4032f8:	bl	402000 <error@@Base+0x164>
  4032fc:	add	x19, x19, #0x1
  403300:	str	x0, [x22, #1688]
  403304:	ldr	x8, [x22, #1688]
  403308:	sxtw	x9, w19
  40330c:	cmp	w20, #0x65
  403310:	stp	xzr, xzr, [x21, #32]
  403314:	stp	x9, xzr, [x21, #16]
  403318:	str	x8, [x21, #8]
  40331c:	str	wzr, [x21, #48]
  403320:	b.ne	4035f8 <error@@Base+0x175c>  // b.any
  403324:	mov	w22, w26
  403328:	str	x25, [x21]
  40332c:	add	w22, w26, #0x1
  403330:	mov	x25, x21
  403334:	b	403608 <error@@Base+0x176c>
  403338:	adrp	x19, 425000 <error@@Base+0x23164>
  40333c:	ldr	x0, [x19, #1688]
  403340:	bl	401870 <strlen@plt>
  403344:	mov	x20, x0
  403348:	cbnz	x25, 403378 <error@@Base+0x14dc>
  40334c:	mov	w0, #0x38                  	// #56
  403350:	bl	405db8 <error@@Base+0x3f1c>
  403354:	mov	x25, x0
  403358:	movi	v0.2d, #0x0
  40335c:	mov	w8, #0x1                   	// #1
  403360:	add	w22, w22, #0x1
  403364:	str	xzr, [x0]
  403368:	stur	q0, [x0, #8]
  40336c:	stur	q0, [x0, #24]
  403370:	str	w8, [x0, #40]
  403374:	str	w8, [x0, #48]
  403378:	ldr	x0, [x25, #8]
  40337c:	str	wzr, [x25, #44]
  403380:	cbz	x0, 403394 <error@@Base+0x14f8>
  403384:	mov	w1, #0xa                   	// #10
  403388:	bl	401a80 <strrchr@plt>
  40338c:	cbz	x0, 403394 <error@@Base+0x14f8>
  403390:	strb	wzr, [x0]
  403394:	ldr	x1, [x19, #1688]
  403398:	ldr	x8, [x25, #8]
  40339c:	adrp	x9, 414000 <error@@Base+0x12164>
  4033a0:	add	x9, x9, #0x48b
  4033a4:	add	x10, x20, x1
  4033a8:	ldurb	w10, [x10, #-1]
  4033ac:	cmp	x8, #0x0
  4033b0:	csel	x0, x9, x8, eq  // eq = none
  4033b4:	adrp	x8, 413000 <error@@Base+0x11164>
  4033b8:	adrp	x9, 413000 <error@@Base+0x11164>
  4033bc:	add	x8, x8, #0xeeb
  4033c0:	cmp	w10, #0xa
  4033c4:	add	x9, x9, #0xeec
  4033c8:	csel	x2, x9, x8, eq  // eq = none
  4033cc:	bl	402000 <error@@Base+0x164>
  4033d0:	str	x0, [x25, #8]
  4033d4:	bl	401870 <strlen@plt>
  4033d8:	str	x0, [x25, #16]
  4033dc:	b	403258 <error@@Base+0x13bc>
  4033e0:	adrp	x8, 425000 <error@@Base+0x23164>
  4033e4:	mov	w9, #0x1                   	// #1
  4033e8:	str	w9, [x8, #1732]
  4033ec:	b	403258 <error@@Base+0x13bc>
  4033f0:	mov	w8, #0x1                   	// #1
  4033f4:	str	w8, [sp, #68]
  4033f8:	b	403258 <error@@Base+0x13bc>
  4033fc:	mov	w0, #0x18                  	// #24
  403400:	bl	405db8 <error@@Base+0x3f1c>
  403404:	adrp	x8, 425000 <error@@Base+0x23164>
  403408:	ldr	x8, [x8, #1688]
  40340c:	ldur	x9, [x29, #-56]
  403410:	mov	w10, #0x1                   	// #1
  403414:	str	w10, [x0, #16]
  403418:	stur	x0, [x29, #-56]
  40341c:	stp	x9, x8, [x0]
  403420:	b	403258 <error@@Base+0x13bc>
  403424:	adrp	x8, 425000 <error@@Base+0x23164>
  403428:	mov	w9, #0x1                   	// #1
  40342c:	str	w9, [x8, #1736]
  403430:	b	403258 <error@@Base+0x13bc>
  403434:	adrp	x19, 425000 <error@@Base+0x23164>
  403438:	ldr	x0, [x19, #1688]
  40343c:	sub	x1, x29, #0x20
  403440:	mov	w2, wzr
  403444:	stur	xzr, [x29, #-32]
  403448:	bl	401860 <strtoul@plt>
  40344c:	ldur	x8, [x29, #-32]
  403450:	cbz	x8, 40371c <error@@Base+0x1880>
  403454:	ldr	x9, [x19, #1688]
  403458:	cmp	x8, x9
  40345c:	b.eq	40371c <error@@Base+0x1880>  // b.none
  403460:	ldrb	w8, [x8]
  403464:	cbnz	w8, 40371c <error@@Base+0x1880>
  403468:	cmp	w0, #0x0
  40346c:	b.le	40371c <error@@Base+0x1880>
  403470:	str	x0, [sp, #24]
  403474:	b	403258 <error@@Base+0x13bc>
  403478:	adrp	x21, 425000 <error@@Base+0x23164>
  40347c:	ldr	x8, [x21, #1720]
  403480:	cbz	x8, 4036a4 <error@@Base+0x1808>
  403484:	adrp	x1, 413000 <error@@Base+0x11164>
  403488:	add	x1, x1, #0xeed
  40348c:	mov	w2, #0x5                   	// #5
  403490:	mov	x0, xzr
  403494:	bl	401c20 <dcgettext@plt>
  403498:	adrp	x8, 425000 <error@@Base+0x23164>
  40349c:	ldr	x1, [x8, #1688]
  4034a0:	bl	401f14 <error@@Base+0x78>
  4034a4:	b	403258 <error@@Base+0x13bc>
  4034a8:	adrp	x19, 425000 <error@@Base+0x23164>
  4034ac:	ldr	x0, [x19, #1688]
  4034b0:	sub	x1, x29, #0x20
  4034b4:	mov	w2, wzr
  4034b8:	stur	xzr, [x29, #-32]
  4034bc:	bl	401860 <strtoul@plt>
  4034c0:	ldur	x8, [x29, #-32]
  4034c4:	cbz	x8, 40371c <error@@Base+0x1880>
  4034c8:	ldr	x9, [x19, #1688]
  4034cc:	cmp	x8, x9
  4034d0:	b.eq	40371c <error@@Base+0x1880>  // b.none
  4034d4:	ldrb	w8, [x8]
  4034d8:	cbnz	w8, 40371c <error@@Base+0x1880>
  4034dc:	cmp	w0, #0x0
  4034e0:	b.le	40371c <error@@Base+0x1880>
  4034e4:	str	x0, [sp, #40]
  4034e8:	b	403258 <error@@Base+0x13bc>
  4034ec:	cbnz	x26, 403974 <error@@Base+0x1ad8>
  4034f0:	adrp	x8, 425000 <error@@Base+0x23164>
  4034f4:	ldr	x0, [x8, #1688]
  4034f8:	adrp	x1, 413000 <error@@Base+0x11164>
  4034fc:	adrp	x2, 413000 <error@@Base+0x11164>
  403500:	add	x1, x1, #0xeec
  403504:	add	x2, x2, #0xeb3
  403508:	bl	402000 <error@@Base+0x164>
  40350c:	mov	x26, x0
  403510:	b	403258 <error@@Base+0x13bc>
  403514:	mov	w0, #0x38                  	// #56
  403518:	bl	405db8 <error@@Base+0x3f1c>
  40351c:	adrp	x19, 425000 <error@@Base+0x23164>
  403520:	ldr	x8, [x19, #1688]
  403524:	mov	x20, x0
  403528:	ldrb	w21, [x8]
  40352c:	mov	x0, x8
  403530:	bl	401870 <strlen@plt>
  403534:	cmp	w21, #0x2a
  403538:	b.ne	403658 <error@@Base+0x17bc>  // b.any
  40353c:	add	x21, x0, #0x2
  403540:	mov	x0, x21
  403544:	bl	405db8 <error@@Base+0x3f1c>
  403548:	ldr	x3, [x19, #1688]
  40354c:	adrp	x2, 413000 <error@@Base+0x11164>
  403550:	add	x2, x2, #0xec3
  403554:	mov	x1, x21
  403558:	str	x0, [x20, #8]
  40355c:	bl	401920 <snprintf@plt>
  403560:	mov	w8, wzr
  403564:	b	403680 <error@@Base+0x17e4>
  403568:	adrp	x19, 425000 <error@@Base+0x23164>
  40356c:	ldr	x0, [x19, #1688]
  403570:	sub	x1, x29, #0x20
  403574:	mov	w2, wzr
  403578:	stur	xzr, [x29, #-32]
  40357c:	bl	401860 <strtoul@plt>
  403580:	ldur	x8, [x29, #-32]
  403584:	cbz	x8, 40371c <error@@Base+0x1880>
  403588:	ldr	x9, [x19, #1688]
  40358c:	cmp	x8, x9
  403590:	b.eq	40371c <error@@Base+0x1880>  // b.none
  403594:	ldrb	w8, [x8]
  403598:	cbnz	w8, 40371c <error@@Base+0x1880>
  40359c:	cmp	w0, #0x0
  4035a0:	b.le	40371c <error@@Base+0x1880>
  4035a4:	str	x0, [sp, #32]
  4035a8:	b	403258 <error@@Base+0x13bc>
  4035ac:	cbnz	x26, 403974 <error@@Base+0x1ad8>
  4035b0:	adrp	x8, 425000 <error@@Base+0x23164>
  4035b4:	ldr	x26, [x8, #1688]
  4035b8:	b	403258 <error@@Base+0x13bc>
  4035bc:	adrp	x8, 425000 <error@@Base+0x23164>
  4035c0:	str	wzr, [x8, #1664]
  4035c4:	b	403258 <error@@Base+0x13bc>
  4035c8:	adrp	x8, 425000 <error@@Base+0x23164>
  4035cc:	str	wzr, [x8, #1660]
  4035d0:	b	403258 <error@@Base+0x13bc>
  4035d4:	mov	w8, #0x1                   	// #1
  4035d8:	str	w8, [sp, #48]
  4035dc:	b	403258 <error@@Base+0x13bc>
  4035e0:	ldr	x8, [sp, #72]
  4035e4:	cbnz	x8, 403a04 <error@@Base+0x1b68>
  4035e8:	adrp	x8, 425000 <error@@Base+0x23164>
  4035ec:	ldr	x8, [x8, #1688]
  4035f0:	str	x8, [sp, #72]
  4035f4:	b	403258 <error@@Base+0x13bc>
  4035f8:	ldr	x8, [sp, #56]
  4035fc:	str	x21, [sp, #56]
  403600:	mov	w22, w26
  403604:	str	x8, [x21]
  403608:	mov	x26, x24
  40360c:	mov	x24, x28
  403610:	mov	x28, x27
  403614:	adrp	x27, 425000 <error@@Base+0x23164>
  403618:	add	x27, x27, #0x278
  40361c:	b	403258 <error@@Base+0x13bc>
  403620:	adrp	x8, 425000 <error@@Base+0x23164>
  403624:	mov	w10, #0x1                   	// #1
  403628:	mov	w9, #0x1                   	// #1
  40362c:	str	w9, [sp, #68]
  403630:	str	w10, [x8, #1728]
  403634:	b	403258 <error@@Base+0x13bc>
  403638:	adrp	x8, 425000 <error@@Base+0x23164>
  40363c:	str	wzr, [x8, #1668]
  403640:	b	403258 <error@@Base+0x13bc>
  403644:	adrp	x8, 425000 <error@@Base+0x23164>
  403648:	ldr	x8, [x8, #1688]
  40364c:	adrp	x9, 425000 <error@@Base+0x23164>
  403650:	str	x8, [x9, #1744]
  403654:	b	403258 <error@@Base+0x13bc>
  403658:	add	x21, x0, #0x9
  40365c:	mov	x0, x21
  403660:	bl	405db8 <error@@Base+0x3f1c>
  403664:	ldr	x3, [x19, #1688]
  403668:	adrp	x2, 413000 <error@@Base+0x11164>
  40366c:	add	x2, x2, #0xeb8
  403670:	mov	x1, x21
  403674:	str	x0, [x20, #8]
  403678:	bl	401920 <snprintf@plt>
  40367c:	mov	w8, #0x1                   	// #1
  403680:	str	w8, [x20, #48]
  403684:	sub	x8, x21, #0x1
  403688:	mov	x9, #0x100000000           	// #4294967296
  40368c:	str	x25, [x20]
  403690:	stp	x8, xzr, [x20, #16]
  403694:	stp	xzr, x9, [x20, #32]
  403698:	add	w22, w22, #0x1
  40369c:	mov	x25, x20
  4036a0:	b	403258 <error@@Base+0x13bc>
  4036a4:	mov	w0, #0x40                  	// #64
  4036a8:	bl	405db8 <error@@Base+0x3f1c>
  4036ac:	adrp	x23, 425000 <error@@Base+0x23164>
  4036b0:	ldr	x1, [x23, #1688]
  4036b4:	mov	w2, #0xa                   	// #10
  4036b8:	str	x0, [x21, #1720]
  4036bc:	bl	40669c <error@@Base+0x4800>
  4036c0:	cbz	w0, 403258 <error@@Base+0x13bc>
  4036c4:	ldr	x1, [x21, #1720]
  4036c8:	mov	x2, xzr
  4036cc:	mov	x3, xzr
  4036d0:	mov	w20, w0
  4036d4:	bl	40679c <error@@Base+0x4900>
  4036d8:	sxtw	x19, w0
  4036dc:	mov	x0, x19
  4036e0:	bl	405db8 <error@@Base+0x3f1c>
  4036e4:	ldr	x1, [x21, #1720]
  4036e8:	mov	x21, x0
  4036ec:	mov	w0, w20
  4036f0:	mov	x2, x21
  4036f4:	mov	x3, x19
  4036f8:	bl	40679c <error@@Base+0x4900>
  4036fc:	adrp	x1, 413000 <error@@Base+0x11164>
  403700:	add	x1, x1, #0xf1f
  403704:	mov	w2, #0x5                   	// #5
  403708:	mov	x0, xzr
  40370c:	bl	401c20 <dcgettext@plt>
  403710:	ldr	x1, [x23, #1688]
  403714:	mov	x2, x21
  403718:	bl	401f90 <error@@Base+0xf4>
  40371c:	bl	402288 <error@@Base+0x3ec>
  403720:	bl	4022cc <error@@Base+0x430>
  403724:	mov	w0, wzr
  403728:	bl	401890 <exit@plt>
  40372c:	bl	401ac0 <abort@plt>
  403730:	adrp	x19, 425000 <error@@Base+0x23164>
  403734:	ldr	x24, [sp, #72]
  403738:	ldr	w8, [x19, #1696]
  40373c:	ldur	w10, [x29, #-12]
  403740:	cmp	x24, #0x0
  403744:	cset	w9, eq  // eq = none
  403748:	cmp	w8, w10
  40374c:	b.ge	4037b0 <error@@Base+0x1914>  // b.tcont
  403750:	ldur	x21, [x29, #-24]
  403754:	ldur	w23, [x29, #-12]
  403758:	adrp	x20, 414000 <error@@Base+0x12164>
  40375c:	add	x20, x20, #0x5f
  403760:	tbz	w9, #0, 40376c <error@@Base+0x18d0>
  403764:	ldr	x24, [x21, w8, sxtw #3]
  403768:	b	403794 <error@@Base+0x18f8>
  40376c:	cbnz	x26, 403778 <error@@Base+0x18dc>
  403770:	ldr	x26, [x21, w8, sxtw #3]
  403774:	b	403794 <error@@Base+0x18f8>
  403778:	mov	w2, #0x5                   	// #5
  40377c:	mov	x0, xzr
  403780:	mov	x1, x20
  403784:	bl	401c20 <dcgettext@plt>
  403788:	ldrsw	x8, [x19, #1696]
  40378c:	ldr	x1, [x21, x8, lsl #3]
  403790:	bl	401e9c <error@@Base>
  403794:	ldr	w8, [x19, #1696]
  403798:	cmp	x24, #0x0
  40379c:	cset	w9, eq  // eq = none
  4037a0:	add	w8, w8, #0x1
  4037a4:	cmp	w8, w23
  4037a8:	str	w8, [x19, #1696]
  4037ac:	b.lt	403760 <error@@Base+0x18c4>  // b.tstop
  4037b0:	cbz	w9, 40380c <error@@Base+0x1970>
  4037b4:	adrp	x1, 414000 <error@@Base+0x12164>
  4037b8:	add	x1, x1, #0x81
  4037bc:	b	403818 <error@@Base+0x197c>
  4037c0:	adrp	x0, 413000 <error@@Base+0x11164>
  4037c4:	adrp	x1, 413000 <error@@Base+0x11164>
  4037c8:	adrp	x2, 413000 <error@@Base+0x11164>
  4037cc:	add	x0, x0, #0xf44
  4037d0:	add	x1, x1, #0xe54
  4037d4:	add	x2, x2, #0xf5e
  4037d8:	bl	401c60 <printf@plt>
  4037dc:	mov	w0, #0xa                   	// #10
  4037e0:	bl	401cb0 <putchar@plt>
  4037e4:	adrp	x1, 413000 <error@@Base+0x11164>
  4037e8:	add	x1, x1, #0xf62
  4037ec:	mov	w2, #0x5                   	// #5
  4037f0:	mov	x0, xzr
  4037f4:	bl	401c20 <dcgettext@plt>
  4037f8:	adrp	x1, 414000 <error@@Base+0x12164>
  4037fc:	add	x1, x1, #0x5a
  403800:	bl	401c60 <printf@plt>
  403804:	mov	w0, wzr
  403808:	bl	401890 <exit@plt>
  40380c:	cbnz	x26, 403828 <error@@Base+0x198c>
  403810:	adrp	x1, 414000 <error@@Base+0x12164>
  403814:	add	x1, x1, #0xbb
  403818:	mov	w2, #0x5                   	// #5
  40381c:	mov	x0, xzr
  403820:	bl	401c20 <dcgettext@plt>
  403824:	bl	401f90 <error@@Base+0xf4>
  403828:	ldr	w8, [sp, #52]
  40382c:	cbz	w8, 403840 <error@@Base+0x19a4>
  403830:	adrp	x0, 414000 <error@@Base+0x12164>
  403834:	add	x0, x0, #0xf3
  403838:	mov	x1, x26
  40383c:	bl	401c60 <printf@plt>
  403840:	ldr	w21, [sp, #68]
  403844:	cbz	w21, 403884 <error@@Base+0x19e8>
  403848:	sub	x1, x29, #0x44
  40384c:	sub	x3, x29, #0x20
  403850:	sub	x4, x29, #0x28
  403854:	mov	x0, x26
  403858:	mov	x2, xzr
  40385c:	bl	4028d8 <error@@Base+0xa3c>
  403860:	cbnz	x0, 4038ac <error@@Base+0x1a10>
  403864:	adrp	x1, 414000 <error@@Base+0x12164>
  403868:	add	x1, x1, #0x10f
  40386c:	mov	w2, #0x5                   	// #5
  403870:	bl	401c20 <dcgettext@plt>
  403874:	ldur	x1, [x29, #-32]
  403878:	bl	401f14 <error@@Base+0x78>
  40387c:	mov	w0, wzr
  403880:	bl	401890 <exit@plt>
  403884:	adrp	x2, 404000 <error@@Base+0x2164>
  403888:	add	x2, x2, #0x3b0
  40388c:	sub	x1, x29, #0x44
  403890:	sub	x3, x29, #0x20
  403894:	sub	x4, x29, #0x28
  403898:	mov	x0, x26
  40389c:	bl	4028d8 <error@@Base+0xa3c>
  4038a0:	cbnz	x0, 4038ac <error@@Base+0x1a10>
  4038a4:	ldur	x0, [x29, #-32]
  4038a8:	bl	4020f4 <error@@Base+0x258>
  4038ac:	ldur	w1, [x29, #-68]
  4038b0:	sub	x2, x29, #0x48
  4038b4:	bl	4044ac <error@@Base+0x2610>
  4038b8:	ldur	w27, [x29, #-72]
  4038bc:	sub	x2, x29, #0x50
  4038c0:	mov	x26, x0
  4038c4:	mov	w1, w27
  4038c8:	bl	4045d4 <error@@Base+0x2738>
  4038cc:	cbnz	w21, 403938 <error@@Base+0x1a9c>
  4038d0:	adrp	x19, 425000 <error@@Base+0x23164>
  4038d4:	ldr	x8, [x19, #1720]
  4038d8:	cbz	x8, 403938 <error@@Base+0x1a9c>
  4038dc:	ldur	x20, [x29, #-80]
  4038e0:	cbz	x20, 403938 <error@@Base+0x1a9c>
  4038e4:	ldr	x21, [x20, #32]
  4038e8:	cbz	x21, 40392c <error@@Base+0x1a90>
  4038ec:	ldr	x0, [x19, #1720]
  4038f0:	ldr	x1, [x21, #8]
  4038f4:	mov	x2, xzr
  4038f8:	mov	x3, xzr
  4038fc:	mov	w4, wzr
  403900:	bl	4069f0 <error@@Base+0x4b54>
  403904:	cbnz	w0, 403924 <error@@Base+0x1a88>
  403908:	mov	w0, #0x18                  	// #24
  40390c:	bl	405db8 <error@@Base+0x3f1c>
  403910:	ldr	x8, [x21, #8]
  403914:	ldur	x9, [x29, #-56]
  403918:	str	wzr, [x0, #16]
  40391c:	stur	x0, [x29, #-56]
  403920:	stp	x9, x8, [x0]
  403924:	ldr	x21, [x21]
  403928:	cbnz	x21, 4038ec <error@@Base+0x1a50>
  40392c:	ldr	x20, [x20]
  403930:	ldr	w21, [sp, #68]
  403934:	cbnz	x20, 4038e4 <error@@Base+0x1a48>
  403938:	adrp	x20, 425000 <error@@Base+0x23164>
  40393c:	ldr	w8, [x20, #1728]
  403940:	cbnz	w8, 4039ac <error@@Base+0x1b10>
  403944:	mov	x0, x24
  403948:	bl	401870 <strlen@plt>
  40394c:	add	x8, x24, x0
  403950:	mov	x0, x8
  403954:	cmp	x8, x24
  403958:	b.ls	40396c <error@@Base+0x1ad0>  // b.plast
  40395c:	mov	x8, x0
  403960:	ldrb	w9, [x8, #-1]!
  403964:	cmp	w9, #0x2f
  403968:	b.ne	403950 <error@@Base+0x1ab4>  // b.any
  40396c:	bl	404894 <error@@Base+0x29f8>
  403970:	b	4039b4 <error@@Base+0x1b18>
  403974:	adrp	x8, 425000 <error@@Base+0x23164>
  403978:	ldr	x19, [x8, #1680]
  40397c:	adrp	x1, 413000 <error@@Base+0x11164>
  403980:	add	x1, x1, #0xe94
  403984:	mov	w2, #0x5                   	// #5
  403988:	mov	x0, xzr
  40398c:	bl	401c20 <dcgettext@plt>
  403990:	adrp	x2, 414000 <error@@Base+0x12164>
  403994:	mov	x1, x0
  403998:	add	x2, x2, #0x1dd
  40399c:	mov	x0, x19
  4039a0:	mov	x3, x26
  4039a4:	bl	401cd0 <fprintf@plt>
  4039a8:	bl	402288 <error@@Base+0x3ec>
  4039ac:	mov	x0, x24
  4039b0:	bl	405f90 <error@@Base+0x40f4>
  4039b4:	ldr	w8, [x20, #1728]
  4039b8:	mov	x28, x0
  4039bc:	cbnz	w8, 4039fc <error@@Base+0x1b60>
  4039c0:	ldr	w8, [sp, #52]
  4039c4:	cbz	w8, 4039d8 <error@@Base+0x1b3c>
  4039c8:	adrp	x0, 414000 <error@@Base+0x12164>
  4039cc:	add	x0, x0, #0x122
  4039d0:	mov	x1, x24
  4039d4:	bl	401c60 <printf@plt>
  4039d8:	sub	x1, x29, #0x2c
  4039dc:	sub	x3, x29, #0x58
  4039e0:	mov	x0, x24
  4039e4:	mov	x2, xzr
  4039e8:	mov	x4, xzr
  4039ec:	bl	4028d8 <error@@Base+0xa3c>
  4039f0:	cbnz	x0, 403a38 <error@@Base+0x1b9c>
  4039f4:	ldur	x0, [x29, #-88]
  4039f8:	bl	4020f4 <error@@Base+0x258>
  4039fc:	mov	x0, xzr
  403a00:	b	403a44 <error@@Base+0x1ba8>
  403a04:	adrp	x8, 425000 <error@@Base+0x23164>
  403a08:	ldr	x19, [x8, #1680]
  403a0c:	adrp	x1, 413000 <error@@Base+0x11164>
  403a10:	add	x1, x1, #0xec7
  403a14:	mov	w2, #0x5                   	// #5
  403a18:	mov	x0, xzr
  403a1c:	bl	401c20 <dcgettext@plt>
  403a20:	adrp	x2, 414000 <error@@Base+0x12164>
  403a24:	mov	x1, x0
  403a28:	add	x2, x2, #0x1dd
  403a2c:	mov	x0, x19
  403a30:	bl	401cd0 <fprintf@plt>
  403a34:	bl	402288 <error@@Base+0x3ec>
  403a38:	ldur	w1, [x29, #-44]
  403a3c:	sub	x2, x29, #0x30
  403a40:	bl	4044ac <error@@Base+0x2610>
  403a44:	ldur	w1, [x29, #-48]
  403a48:	sub	x2, x29, #0x38
  403a4c:	sub	x3, x29, #0x40
  403a50:	mov	w4, w21
  403a54:	bl	4029cc <error@@Base+0xb30>
  403a58:	cbz	w21, 403afc <error@@Base+0x1c60>
  403a5c:	cbz	w21, 403b10 <error@@Base+0x1c74>
  403a60:	mov	x0, x26
  403a64:	mov	w1, w27
  403a68:	mov	x2, x28
  403a6c:	bl	402c54 <error@@Base+0xdb8>
  403a70:	ldr	w8, [x20, #1728]
  403a74:	mov	w23, w0
  403a78:	orr	w8, w8, w0
  403a7c:	cbnz	w8, 403b14 <error@@Base+0x1c78>
  403a80:	mov	w23, wzr
  403a84:	cbz	x25, 403ac4 <error@@Base+0x1c28>
  403a88:	mov	x20, x25
  403a8c:	ldr	x8, [x20, #24]
  403a90:	cbz	x8, 403abc <error@@Base+0x1c20>
  403a94:	ldr	x0, [x20, #8]
  403a98:	bl	402164 <error@@Base+0x2c8>
  403a9c:	mov	x19, x0
  403aa0:	mov	x0, x26
  403aa4:	mov	w1, w27
  403aa8:	mov	x2, x19
  403aac:	bl	402c54 <error@@Base+0xdb8>
  403ab0:	mov	w23, w0
  403ab4:	mov	x0, x19
  403ab8:	bl	401b80 <free@plt>
  403abc:	ldr	x20, [x20]
  403ac0:	cbnz	x20, 403a8c <error@@Base+0x1bf0>
  403ac4:	cbnz	w23, 403b14 <error@@Base+0x1c78>
  403ac8:	mov	w23, wzr
  403acc:	cbz	x25, 403b14 <error@@Base+0x1c78>
  403ad0:	mov	x19, x25
  403ad4:	ldr	x8, [x19, #24]
  403ad8:	cbnz	x8, 403af0 <error@@Base+0x1c54>
  403adc:	ldr	x2, [x19, #8]
  403ae0:	mov	x0, x26
  403ae4:	mov	w1, w27
  403ae8:	bl	402c54 <error@@Base+0xdb8>
  403aec:	mov	w23, w0
  403af0:	ldr	x19, [x19]
  403af4:	cbnz	x19, 403ad4 <error@@Base+0x1c38>
  403af8:	b	403b14 <error@@Base+0x1c78>
  403afc:	ldur	x8, [x29, #-64]
  403b00:	cbnz	x25, 403bdc <error@@Base+0x1d40>
  403b04:	mov	w22, w0
  403b08:	mov	x25, x8
  403b0c:	b	404068 <error@@Base+0x21cc>
  403b10:	mov	w23, wzr
  403b14:	adrp	x8, 425000 <error@@Base+0x23164>
  403b18:	ldr	w8, [x8, #1732]
  403b1c:	str	w22, [sp, #56]
  403b20:	cbnz	w8, 403bb8 <error@@Base+0x1d1c>
  403b24:	cbz	w21, 403bb8 <error@@Base+0x1d1c>
  403b28:	cbz	w23, 403bb8 <error@@Base+0x1d1c>
  403b2c:	ldur	x8, [x29, #-80]
  403b30:	cbz	x8, 403bb8 <error@@Base+0x1d1c>
  403b34:	sub	x9, x26, #0x4
  403b38:	mov	w10, #0x28                  	// #40
  403b3c:	mov	w11, #0x1                   	// #1
  403b40:	ldr	x12, [x8, #32]
  403b44:	cbz	x12, 403bb0 <error@@Base+0x1d14>
  403b48:	ldp	w16, w13, [x12, #16]
  403b4c:	sxtw	x13, w13
  403b50:	cmp	w13, w16
  403b54:	b.le	403b84 <error@@Base+0x1ce8>
  403b58:	madd	x14, x13, x10, x9
  403b5c:	mov	x15, x13
  403b60:	ldr	w16, [x14]
  403b64:	cbnz	w16, 403b70 <error@@Base+0x1cd4>
  403b68:	ldur	w16, [x14, #-28]
  403b6c:	cbnz	w16, 403ba8 <error@@Base+0x1d0c>
  403b70:	ldrsw	x16, [x12, #16]
  403b74:	sub	x15, x15, #0x1
  403b78:	sub	x14, x14, #0x28
  403b7c:	cmp	x15, x16
  403b80:	b.gt	403b60 <error@@Base+0x1cc4>
  403b84:	cmp	w13, w16
  403b88:	b.lt	403ba8 <error@@Base+0x1d0c>  // b.tstop
  403b8c:	sxtw	x14, w16
  403b90:	add	x15, x13, #0x1
  403b94:	madd	x13, x13, x10, x9
  403b98:	sub	x15, x15, #0x1
  403b9c:	cmp	x15, x14
  403ba0:	str	w11, [x13], #-40
  403ba4:	b.gt	403b98 <error@@Base+0x1cfc>
  403ba8:	ldr	x12, [x12]
  403bac:	cbnz	x12, 403b48 <error@@Base+0x1cac>
  403bb0:	ldr	x8, [x8]
  403bb4:	cbnz	x8, 403b40 <error@@Base+0x1ca4>
  403bb8:	cbnz	w21, 403fb4 <error@@Base+0x2118>
  403bbc:	ldur	x28, [x29, #-80]
  403bc0:	ldr	w8, [sp, #68]
  403bc4:	cbnz	x28, 403bf0 <error@@Base+0x1d54>
  403bc8:	cbnz	w8, 403fb4 <error@@Base+0x2118>
  403bcc:	ldur	x21, [x29, #-80]
  403bd0:	cbnz	x21, 403e84 <error@@Base+0x1fe8>
  403bd4:	mov	x19, xzr
  403bd8:	b	403ebc <error@@Base+0x2020>
  403bdc:	cbnz	x8, 403e40 <error@@Base+0x1fa4>
  403be0:	mov	x0, x25
  403be4:	mov	x1, x28
  403be8:	bl	402f64 <error@@Base+0x10c8>
  403bec:	b	404068 <error@@Base+0x21cc>
  403bf0:	ldur	x12, [x29, #-56]
  403bf4:	str	x24, [sp, #72]
  403bf8:	ldr	x22, [x28, #32]
  403bfc:	cbnz	x22, 403c10 <error@@Base+0x1d74>
  403c00:	ldr	x28, [x28]
  403c04:	ldr	x24, [sp, #72]
  403c08:	cbnz	x28, 403bf8 <error@@Base+0x1d5c>
  403c0c:	b	403bc8 <error@@Base+0x1d2c>
  403c10:	str	w27, [sp, #20]
  403c14:	ldpsw	x8, x10, [x22, #16]
  403c18:	mov	w9, #0x28                  	// #40
  403c1c:	orr	x11, xzr, #0xffffffffffffffe0
  403c20:	madd	x9, x10, x9, x11
  403c24:	mov	x24, x10
  403c28:	cmp	x10, x8
  403c2c:	b.le	403c40 <error@@Base+0x1da4>
  403c30:	ldr	w11, [x26, x9]
  403c34:	sub	x10, x24, #0x1
  403c38:	sub	x9, x9, #0x28
  403c3c:	cbz	w11, 403c24 <error@@Base+0x1d88>
  403c40:	str	w24, [x22, #20]
  403c44:	cbz	x12, 403c80 <error@@Base+0x1de4>
  403c48:	ldr	x19, [x22, #8]
  403c4c:	mov	x20, x12
  403c50:	ldr	x0, [x20, #8]
  403c54:	mov	x1, x19
  403c58:	mov	x27, x12
  403c5c:	bl	401b50 <strcmp@plt>
  403c60:	cbz	w0, 403c74 <error@@Base+0x1dd8>
  403c64:	ldr	x20, [x20]
  403c68:	mov	x12, x27
  403c6c:	cbnz	x20, 403c50 <error@@Base+0x1db4>
  403c70:	b	403c80 <error@@Base+0x1de4>
  403c74:	mov	x12, x27
  403c78:	str	wzr, [x20, #16]
  403c7c:	cbnz	x25, 403c94 <error@@Base+0x1df8>
  403c80:	ldr	x22, [x22]
  403c84:	ldr	w8, [sp, #68]
  403c88:	ldr	w27, [sp, #20]
  403c8c:	cbnz	x22, 403c14 <error@@Base+0x1d78>
  403c90:	b	403c00 <error@@Base+0x1d64>
  403c94:	mov	x21, x25
  403c98:	ldr	x19, [x21, #24]
  403c9c:	cbz	x19, 403e28 <error@@Base+0x1f8c>
  403ca0:	ldr	x20, [x21, #32]
  403ca4:	cmp	x19, x20
  403ca8:	b.eq	403e28 <error@@Base+0x1f8c>  // b.none
  403cac:	ldr	x0, [x19, #8]
  403cb0:	ldr	x1, [x22, #8]
  403cb4:	bl	401b50 <strcmp@plt>
  403cb8:	cbz	w0, 403ccc <error@@Base+0x1e30>
  403cbc:	ldr	x19, [x19]
  403cc0:	mov	x12, x27
  403cc4:	cbz	x19, 403e28 <error@@Base+0x1f8c>
  403cc8:	b	403ca4 <error@@Base+0x1e08>
  403ccc:	cmp	x19, x20
  403cd0:	b.eq	403e24 <error@@Base+0x1f88>  // b.none
  403cd4:	str	x25, [sp, #40]
  403cd8:	ldp	w8, w10, [x22, #16]
  403cdc:	sxtw	x10, w10
  403ce0:	cmp	w10, w8
  403ce4:	b.lt	403e08 <error@@Base+0x1f6c>  // b.tstop
  403ce8:	mov	w8, #0x28                  	// #40
  403cec:	mov	w9, wzr
  403cf0:	madd	x19, x10, x8, x26
  403cf4:	mov	x8, x10
  403cf8:	str	x10, [sp, #8]
  403cfc:	str	x8, [sp, #32]
  403d00:	sub	x11, x8, #0x1
  403d04:	mov	w8, #0x28                  	// #40
  403d08:	mul	x8, x11, x8
  403d0c:	ldr	x2, [x26, x8]
  403d10:	str	w9, [sp, #24]
  403d14:	ldrb	w8, [x2]
  403d18:	cmp	w8, #0x2a
  403d1c:	b.ne	403db4 <error@@Base+0x1f18>  // b.any
  403d20:	mov	w8, #0x28                  	// #40
  403d24:	madd	x8, x11, x8, x26
  403d28:	ldr	x0, [x21, #8]
  403d2c:	ldr	w1, [x21, #16]
  403d30:	ldr	w3, [x8, #8]
  403d34:	mov	x20, x2
  403d38:	mov	x25, x11
  403d3c:	bl	404d3c <error@@Base+0x2ea0>
  403d40:	mov	x2, x20
  403d44:	mov	x11, x25
  403d48:	cbz	w0, 403db4 <error@@Base+0x1f18>
  403d4c:	mov	w8, #0x28                  	// #40
  403d50:	madd	x8, x11, x8, x26
  403d54:	ldr	w9, [x8, #36]!
  403d58:	cbnz	w9, 403db4 <error@@Base+0x1f18>
  403d5c:	adrp	x9, 425000 <error@@Base+0x23164>
  403d60:	ldr	w9, [x9, #1732]
  403d64:	cbnz	w9, 403e34 <error@@Base+0x1f98>
  403d68:	ldr	x9, [sp, #32]
  403d6c:	ldr	x10, [sp, #8]
  403d70:	mov	x11, x25
  403d74:	mov	x2, x20
  403d78:	cmp	w9, w10
  403d7c:	mov	w9, #0x1                   	// #1
  403d80:	str	w9, [x8]
  403d84:	b.ge	403db4 <error@@Base+0x1f18>  // b.tcont
  403d88:	ldr	w8, [sp, #24]
  403d8c:	mov	x9, x19
  403d90:	ldr	x10, [x9]
  403d94:	ldrb	w10, [x10]
  403d98:	cmp	w10, #0x2a
  403d9c:	b.eq	403db4 <error@@Base+0x1f18>  // b.none
  403da0:	mov	w10, #0x1                   	// #1
  403da4:	str	w10, [x9, #36]
  403da8:	subs	w8, w8, #0x1
  403dac:	add	x9, x9, #0x28
  403db0:	b.ne	403d90 <error@@Base+0x1ef4>  // b.any
  403db4:	ldrb	w8, [x2]
  403db8:	cmp	w8, #0x2a
  403dbc:	b.ne	403de8 <error@@Base+0x1f4c>  // b.any
  403dc0:	mov	w8, #0x28                  	// #40
  403dc4:	madd	x8, x11, x8, x26
  403dc8:	ldr	x0, [x21, #8]
  403dcc:	ldr	w1, [x21, #16]
  403dd0:	ldr	w3, [x8, #8]
  403dd4:	mov	x25, x11
  403dd8:	bl	404d94 <error@@Base+0x2ef8>
  403ddc:	mov	x11, x25
  403de0:	cmp	w0, #0x0
  403de4:	csel	w24, w24, w11, eq  // eq = none
  403de8:	ldrsw	x8, [x22, #16]
  403dec:	ldr	x9, [sp, #32]
  403df0:	sub	x19, x19, #0x28
  403df4:	cmp	x9, x8
  403df8:	ldr	w9, [sp, #24]
  403dfc:	mov	x8, x11
  403e00:	add	w9, w9, #0x1
  403e04:	b.gt	403cfc <error@@Base+0x1e60>
  403e08:	tbnz	w24, #31, 403e20 <error@@Base+0x1f84>
  403e0c:	ldr	w3, [sp, #56]
  403e10:	mov	x0, x21
  403e14:	mov	w1, w24
  403e18:	mov	x2, x26
  403e1c:	bl	404e10 <error@@Base+0x2f74>
  403e20:	ldr	x25, [sp, #40]
  403e24:	mov	x12, x27
  403e28:	ldr	x21, [x21]
  403e2c:	cbnz	x21, 403c98 <error@@Base+0x1dfc>
  403e30:	b	403c80 <error@@Base+0x1de4>
  403e34:	mov	w24, #0xffffffff            	// #-1
  403e38:	tbz	w24, #31, 403e0c <error@@Base+0x1f70>
  403e3c:	b	403e20 <error@@Base+0x1f84>
  403e40:	stur	xzr, [x29, #-88]
  403e44:	stp	xzr, xzr, [sp, #88]
  403e48:	str	xzr, [sp, #80]
  403e4c:	ldr	x0, [x8, #8]
  403e50:	add	x1, sp, #0x58
  403e54:	add	x2, sp, #0x50
  403e58:	sub	x3, x29, #0x58
  403e5c:	add	x4, sp, #0x60
  403e60:	bl	4049e0 <error@@Base+0x2b44>
  403e64:	ldr	x19, [sp, #88]
  403e68:	cbz	x19, 40404c <error@@Base+0x21b0>
  403e6c:	ldrb	w8, [x19]
  403e70:	mov	x0, x25
  403e74:	cmp	w8, #0x2a
  403e78:	b.ne	40403c <error@@Base+0x21a0>  // b.any
  403e7c:	mov	x1, x19
  403e80:	b	404040 <error@@Base+0x21a4>
  403e84:	adrp	x20, 414000 <error@@Base+0x12164>
  403e88:	mov	x19, xzr
  403e8c:	add	x20, x20, #0x446
  403e90:	ldr	x0, [x21, #8]
  403e94:	cbnz	x0, 403ea4 <error@@Base+0x2008>
  403e98:	ldr	x21, [x21]
  403e9c:	cbnz	x21, 403e90 <error@@Base+0x1ff4>
  403ea0:	b	403ebc <error@@Base+0x2020>
  403ea4:	mov	x1, x20
  403ea8:	bl	401b50 <strcmp@plt>
  403eac:	cmp	w0, #0x0
  403eb0:	csel	x19, x21, x19, eq  // eq = none
  403eb4:	ldr	x21, [x21]
  403eb8:	cbnz	x21, 403e90 <error@@Base+0x1ff4>
  403ebc:	cbz	x19, 403fb4 <error@@Base+0x2118>
  403ec0:	ldur	x21, [x29, #-56]
  403ec4:	cbz	x21, 403fb4 <error@@Base+0x2118>
  403ec8:	adrp	x22, 425000 <error@@Base+0x23164>
  403ecc:	mov	w28, #0x28                  	// #40
  403ed0:	ldr	w8, [x21, #16]
  403ed4:	cbz	w8, 403fac <error@@Base+0x2110>
  403ed8:	ldr	w8, [x22, #1668]
  403edc:	cbnz	w8, 403ee8 <error@@Base+0x204c>
  403ee0:	mov	x20, xzr
  403ee4:	b	403f78 <error@@Base+0x20dc>
  403ee8:	ldr	x28, [x19, #32]
  403eec:	cbnz	x28, 403ef8 <error@@Base+0x205c>
  403ef0:	mov	w8, wzr
  403ef4:	b	403f5c <error@@Base+0x20c0>
  403ef8:	ldr	x20, [x21, #8]
  403efc:	ldr	x1, [x28, #8]
  403f00:	str	x24, [sp, #72]
  403f04:	mov	x0, x20
  403f08:	bl	405700 <error@@Base+0x3864>
  403f0c:	lsr	w8, w0, #31
  403f10:	tbz	w0, #31, 403f1c <error@@Base+0x2080>
  403f14:	mov	x24, xzr
  403f18:	b	403f3c <error@@Base+0x20a0>
  403f1c:	mov	x24, x28
  403f20:	ldr	x28, [x28]
  403f24:	cbz	x28, 403f58 <error@@Base+0x20bc>
  403f28:	ldr	x1, [x28, #8]
  403f2c:	mov	x0, x20
  403f30:	bl	405700 <error@@Base+0x3864>
  403f34:	lsr	w8, w0, #31
  403f38:	tbz	w0, #31, 403f1c <error@@Base+0x2080>
  403f3c:	cbnz	x24, 403f68 <error@@Base+0x20cc>
  403f40:	ldr	x9, [x19, #32]
  403f44:	mov	w28, #0x28                  	// #40
  403f48:	ldrsw	x9, [x9, #16]
  403f4c:	madd	x9, x9, x28, x26
  403f50:	sub	x20, x9, #0x50
  403f54:	b	403f74 <error@@Base+0x20d8>
  403f58:	ldr	x24, [sp, #72]
  403f5c:	mov	x20, xzr
  403f60:	mov	w28, #0x28                  	// #40
  403f64:	b	403f78 <error@@Base+0x20dc>
  403f68:	ldrsw	x9, [x24, #20]
  403f6c:	mov	w28, #0x28                  	// #40
  403f70:	madd	x20, x9, x28, x26
  403f74:	ldr	x24, [sp, #72]
  403f78:	cbnz	w8, 403f84 <error@@Base+0x20e8>
  403f7c:	ldrsw	x8, [x19, #20]
  403f80:	madd	x20, x8, x28, x26
  403f84:	ldrsw	x8, [x20, #32]
  403f88:	ldr	x0, [x20, #24]
  403f8c:	add	x8, x8, #0x1
  403f90:	lsl	x1, x8, #3
  403f94:	str	w8, [x20, #32]
  403f98:	bl	405e10 <error@@Base+0x3f74>
  403f9c:	ldrsw	x8, [x20, #32]
  403fa0:	str	x0, [x20, #24]
  403fa4:	add	x8, x0, x8, lsl #3
  403fa8:	stur	x21, [x8, #-8]
  403fac:	ldr	x21, [x21]
  403fb0:	cbnz	x21, 403ed0 <error@@Base+0x2034>
  403fb4:	ldr	w8, [sp, #68]
  403fb8:	cbz	w8, 403fe4 <error@@Base+0x2148>
  403fbc:	ldr	w8, [sp, #48]
  403fc0:	orr	w8, w23, w8
  403fc4:	cbnz	w8, 403fe4 <error@@Base+0x2148>
  403fc8:	adrp	x1, 414000 <error@@Base+0x12164>
  403fcc:	add	x1, x1, #0x171
  403fd0:	mov	w2, #0x5                   	// #5
  403fd4:	mov	x0, xzr
  403fd8:	bl	401c20 <dcgettext@plt>
  403fdc:	mov	x1, x24
  403fe0:	bl	401f14 <error@@Base+0x78>
  403fe4:	ldp	w8, w19, [sp, #52]
  403fe8:	cbz	w8, 403ffc <error@@Base+0x2160>
  403fec:	ldur	x1, [x29, #-32]
  403ff0:	adrp	x0, 414000 <error@@Base+0x12164>
  403ff4:	add	x0, x0, #0x19c
  403ff8:	bl	401c60 <printf@plt>
  403ffc:	adrp	x8, 425000 <error@@Base+0x23164>
  404000:	ldr	w8, [x8, #1736]
  404004:	ldur	x1, [x29, #-32]
  404008:	cbnz	w8, 404030 <error@@Base+0x2194>
  40400c:	ldur	x5, [x29, #-40]
  404010:	mov	x0, x1
  404014:	mov	w1, w27
  404018:	mov	x2, x26
  40401c:	mov	w3, w19
  404020:	mov	x4, x25
  404024:	bl	404f4c <error@@Base+0x30b0>
  404028:	mov	w0, wzr
  40402c:	bl	401890 <exit@plt>
  404030:	adrp	x0, 414000 <error@@Base+0x12164>
  404034:	add	x0, x0, #0x1b8
  404038:	b	403800 <error@@Base+0x1964>
  40403c:	mov	x1, x28
  404040:	bl	402f64 <error@@Base+0x10c8>
  404044:	mov	x0, x19
  404048:	bl	401b80 <free@plt>
  40404c:	ldur	x19, [x29, #-88]
  404050:	cbz	x19, 404068 <error@@Base+0x21cc>
  404054:	mov	x0, x25
  404058:	mov	x1, x19
  40405c:	bl	4030a4 <error@@Base+0x1208>
  404060:	mov	x0, x19
  404064:	bl	401b80 <free@plt>
  404068:	mov	x0, x25
  40406c:	mov	x1, x28
  404070:	bl	402e80 <error@@Base+0xfe4>
  404074:	adrp	x8, 425000 <error@@Base+0x23164>
  404078:	ldr	w8, [x8, #1664]
  40407c:	cbz	w8, 4040a0 <error@@Base+0x2204>
  404080:	adrp	x0, 414000 <error@@Base+0x12164>
  404084:	add	x0, x0, #0x140
  404088:	bl	401ca0 <getenv@plt>
  40408c:	cbnz	x0, 4040a0 <error@@Base+0x2204>
  404090:	mov	x0, x25
  404094:	ldp	x1, x2, [sp, #24]
  404098:	ldr	x3, [sp, #40]
  40409c:	bl	404be8 <error@@Base+0x2d4c>
  4040a0:	ldur	x8, [x29, #-56]
  4040a4:	cbnz	x8, 4040e0 <error@@Base+0x2244>
  4040a8:	mov	w0, #0x18                  	// #24
  4040ac:	bl	405db8 <error@@Base+0x3f1c>
  4040b0:	adrp	x8, 425000 <error@@Base+0x23164>
  4040b4:	ldr	x8, [x8, #1744]
  4040b8:	adrp	x9, 413000 <error@@Base+0x11164>
  4040bc:	add	x9, x9, #0xdf5
  4040c0:	mov	w10, #0x1                   	// #1
  4040c4:	cmp	x8, #0x0
  4040c8:	mov	x11, x0
  4040cc:	csel	x8, x9, x8, eq  // eq = none
  4040d0:	stur	x0, [x29, #-56]
  4040d4:	str	x8, [x0, #8]
  4040d8:	str	xzr, [x11]
  4040dc:	str	w10, [x11, #16]
  4040e0:	cbnz	x25, 404110 <error@@Base+0x2274>
  4040e4:	ldr	w8, [sp, #48]
  4040e8:	cbnz	w8, 404108 <error@@Base+0x226c>
  4040ec:	adrp	x1, 414000 <error@@Base+0x12164>
  4040f0:	add	x1, x1, #0x157
  4040f4:	mov	w2, #0x5                   	// #5
  4040f8:	mov	x0, xzr
  4040fc:	bl	401c20 <dcgettext@plt>
  404100:	mov	x1, x24
  404104:	bl	401f14 <error@@Base+0x78>
  404108:	mov	w0, wzr
  40410c:	bl	401890 <exit@plt>
  404110:	cmp	w22, #0x1
  404114:	b.lt	403a5c <error@@Base+0x1bc0>  // b.tstop
  404118:	ldr	x8, [x25, #24]
  40411c:	cbnz	x8, 403a5c <error@@Base+0x1bc0>
  404120:	ldur	x8, [x29, #-56]
  404124:	mov	x9, x25
  404128:	str	x8, [x9, #24]
  40412c:	ldr	x9, [x9]
  404130:	cbnz	x9, 404128 <error@@Base+0x228c>
  404134:	b	403a5c <error@@Base+0x1bc0>
  404138:	adrp	x0, 413000 <error@@Base+0x11164>
  40413c:	add	x0, x0, #0xe6e
  404140:	bl	4020f4 <error@@Base+0x258>
  404144:	sub	sp, sp, #0x70
  404148:	stp	x20, x19, [sp, #96]
  40414c:	mov	x20, x3
  404150:	mov	x19, x2
  404154:	cmp	w0, #0x1
  404158:	stp	x29, x30, [sp, #16]
  40415c:	stp	x28, x27, [sp, #32]
  404160:	stp	x26, x25, [sp, #48]
  404164:	stp	x24, x23, [sp, #64]
  404168:	stp	x22, x21, [sp, #80]
  40416c:	add	x29, sp, #0x10
  404170:	stp	xzr, xzr, [sp]
  404174:	b.lt	404314 <error@@Base+0x2478>  // b.tstop
  404178:	adrp	x23, 414000 <error@@Base+0x12164>
  40417c:	mov	x21, x1
  404180:	mov	w22, w0
  404184:	mov	w24, wzr
  404188:	mov	w26, wzr
  40418c:	add	x23, x23, #0x1fe
  404190:	ldr	x25, [x21, w26, sxtw #3]
  404194:	mov	x1, x23
  404198:	mov	x0, x25
  40419c:	bl	401b50 <strcmp@plt>
  4041a0:	cbz	w0, 4041bc <error@@Base+0x2320>
  4041a4:	add	x0, sp, #0x8
  4041a8:	mov	x1, sp
  4041ac:	mov	x2, x25
  4041b0:	bl	401a40 <argz_add@plt>
  4041b4:	mov	w28, w0
  4041b8:	b	404234 <error@@Base+0x2398>
  4041bc:	sxtw	x8, w26
  4041c0:	add	x9, x8, #0x1
  4041c4:	cmp	w9, w22
  4041c8:	b.ge	404214 <error@@Base+0x2378>  // b.tcont
  4041cc:	add	x26, x8, #0x2
  4041d0:	cmp	w26, w22
  4041d4:	b.ge	404224 <error@@Base+0x2388>  // b.tcont
  4041d8:	ldr	x28, [x21, x26, lsl #3]
  4041dc:	ldrb	w8, [x28]
  4041e0:	cmp	w8, #0x2d
  4041e4:	b.eq	404204 <error@@Base+0x2368>  // b.none
  4041e8:	ldr	x27, [x21, x9, lsl #3]
  4041ec:	adrp	x1, 414000 <error@@Base+0x12164>
  4041f0:	mov	x0, x28
  4041f4:	add	x1, x1, #0x926
  4041f8:	bl	401950 <fopen@plt>
  4041fc:	cbz	x0, 404248 <error@@Base+0x23ac>
  404200:	bl	401930 <fclose@plt>
  404204:	mov	w28, wzr
  404208:	mov	w8, #0x2                   	// #2
  40420c:	cbz	w8, 404234 <error@@Base+0x2398>
  404210:	b	404308 <error@@Base+0x246c>
  404214:	mov	w28, wzr
  404218:	mov	w8, #0x1                   	// #1
  40421c:	cbz	w8, 404234 <error@@Base+0x2398>
  404220:	b	404308 <error@@Base+0x246c>
  404224:	mov	w28, wzr
  404228:	mov	w8, #0x1                   	// #1
  40422c:	mov	w26, w9
  404230:	cbnz	w8, 404308 <error@@Base+0x246c>
  404234:	cbnz	w28, 404390 <error@@Base+0x24f4>
  404238:	add	w26, w26, #0x1
  40423c:	cmp	w26, w22
  404240:	b.lt	404190 <error@@Base+0x22f4>  // b.tstop
  404244:	b	404318 <error@@Base+0x247c>
  404248:	mov	x0, x27
  40424c:	bl	401870 <strlen@plt>
  404250:	add	x0, x0, #0x9
  404254:	bl	405db8 <error@@Base+0x3f1c>
  404258:	adrp	x1, 414000 <error@@Base+0x12164>
  40425c:	add	x1, x1, #0x208
  404260:	mov	x2, x27
  404264:	mov	x25, x0
  404268:	bl	4018d0 <sprintf@plt>
  40426c:	cmn	w0, #0x1
  404270:	cset	w27, eq  // eq = none
  404274:	b.eq	40428c <error@@Base+0x23f0>  // b.none
  404278:	add	x0, sp, #0x8
  40427c:	mov	x1, sp
  404280:	mov	x2, x25
  404284:	bl	401a40 <argz_add@plt>
  404288:	mov	w27, w0
  40428c:	mov	x0, x25
  404290:	bl	401b80 <free@plt>
  404294:	mov	x0, x28
  404298:	bl	401870 <strlen@plt>
  40429c:	add	x0, x0, #0xb
  4042a0:	bl	405db8 <error@@Base+0x3f1c>
  4042a4:	adrp	x1, 414000 <error@@Base+0x12164>
  4042a8:	add	x1, x1, #0x213
  4042ac:	mov	x2, x28
  4042b0:	mov	x25, x0
  4042b4:	bl	4018d0 <sprintf@plt>
  4042b8:	cmn	w0, #0x1
  4042bc:	csinc	w28, w27, wzr, ne  // ne = any
  4042c0:	cbnz	w28, 4042d8 <error@@Base+0x243c>
  4042c4:	add	x0, sp, #0x8
  4042c8:	mov	x1, sp
  4042cc:	mov	x2, x25
  4042d0:	bl	401a40 <argz_add@plt>
  4042d4:	mov	w28, w0
  4042d8:	mov	x0, x25
  4042dc:	bl	401b80 <free@plt>
  4042e0:	cbnz	w28, 4042fc <error@@Base+0x2460>
  4042e4:	adrp	x2, 414000 <error@@Base+0x12164>
  4042e8:	add	x0, sp, #0x8
  4042ec:	mov	x1, sp
  4042f0:	add	x2, x2, #0x220
  4042f4:	bl	401a40 <argz_add@plt>
  4042f8:	mov	w28, w0
  4042fc:	mov	w8, wzr
  404300:	mov	w24, #0x1                   	// #1
  404304:	cbz	w8, 404234 <error@@Base+0x2398>
  404308:	cmp	w8, #0x2
  40430c:	b.eq	404318 <error@@Base+0x247c>  // b.none
  404310:	b	404390 <error@@Base+0x24f4>
  404314:	mov	w24, wzr
  404318:	cbz	w24, 404388 <error@@Base+0x24ec>
  40431c:	ldp	x1, x0, [sp]
  404320:	bl	401b40 <argz_count@plt>
  404324:	mov	x8, #0x100000000           	// #4294967296
  404328:	add	x8, x8, x0, lsl #32
  40432c:	str	w0, [x19]
  404330:	asr	x0, x8, #29
  404334:	bl	405db8 <error@@Base+0x3f1c>
  404338:	str	x0, [x20]
  40433c:	ldp	x1, x0, [sp]
  404340:	mov	x2, xzr
  404344:	bl	401ae0 <argz_next@plt>
  404348:	cbz	x0, 40437c <error@@Base+0x24e0>
  40434c:	mov	x21, x0
  404350:	mov	x22, xzr
  404354:	mov	x0, x21
  404358:	bl	405f90 <error@@Base+0x40f4>
  40435c:	ldr	x8, [x20]
  404360:	mov	x2, x21
  404364:	str	x0, [x8, x22]
  404368:	ldp	x1, x0, [sp]
  40436c:	bl	401ae0 <argz_next@plt>
  404370:	mov	x21, x0
  404374:	add	x22, x22, #0x8
  404378:	cbnz	x0, 404354 <error@@Base+0x24b8>
  40437c:	ldr	x8, [x20]
  404380:	ldrsw	x9, [x19]
  404384:	str	xzr, [x8, x9, lsl #3]
  404388:	ldr	x0, [sp, #8]
  40438c:	bl	401b80 <free@plt>
  404390:	ldp	x20, x19, [sp, #96]
  404394:	ldp	x22, x21, [sp, #80]
  404398:	ldp	x24, x23, [sp, #64]
  40439c:	ldp	x26, x25, [sp, #48]
  4043a0:	ldp	x28, x27, [sp, #32]
  4043a4:	ldp	x29, x30, [sp, #16]
  4043a8:	add	sp, sp, #0x70
  4043ac:	ret
  4043b0:	stp	x29, x30, [sp, #-48]!
  4043b4:	adrp	x8, 425000 <error@@Base+0x23164>
  4043b8:	ldr	w8, [x8, #1736]
  4043bc:	stp	x22, x21, [sp, #16]
  4043c0:	stp	x20, x19, [sp, #32]
  4043c4:	mov	x29, sp
  4043c8:	cbnz	w8, 404468 <error@@Base+0x25cc>
  4043cc:	mov	w1, wzr
  4043d0:	mov	x19, x0
  4043d4:	bl	4019a0 <open@plt>
  4043d8:	mov	w21, w0
  4043dc:	tbz	w0, #31, 404460 <error@@Base+0x25c4>
  4043e0:	bl	401c80 <__errno_location@plt>
  4043e4:	ldr	w8, [x0]
  4043e8:	cmp	w8, #0x2
  4043ec:	b.ne	404460 <error@@Base+0x25c4>  // b.any
  4043f0:	mov	x20, x0
  4043f4:	mov	w0, #0x2                   	// #2
  4043f8:	bl	401a60 <strerror@plt>
  4043fc:	adrp	x1, 414000 <error@@Base+0x12164>
  404400:	mov	x21, x0
  404404:	add	x1, x1, #0x22b
  404408:	mov	x0, x19
  40440c:	bl	401950 <fopen@plt>
  404410:	cbz	x0, 404478 <error@@Base+0x25dc>
  404414:	adrp	x1, 414000 <error@@Base+0x12164>
  404418:	mov	x22, x0
  40441c:	add	x1, x1, #0x22d
  404420:	mov	w2, #0x5                   	// #5
  404424:	mov	x0, xzr
  404428:	bl	401c20 <dcgettext@plt>
  40442c:	adrp	x3, 414000 <error@@Base+0x12164>
  404430:	adrp	x4, 414000 <error@@Base+0x12164>
  404434:	mov	x1, x0
  404438:	add	x3, x3, #0x435
  40443c:	add	x4, x4, #0x44a
  404440:	mov	w2, #0x1f                  	// #31
  404444:	mov	x0, x22
  404448:	bl	401cd0 <fprintf@plt>
  40444c:	mov	x0, x22
  404450:	bl	401930 <fclose@plt>
  404454:	tbz	w0, #31, 404468 <error@@Base+0x25cc>
  404458:	mov	x0, x19
  40445c:	bl	4020f4 <error@@Base+0x258>
  404460:	mov	w0, w21
  404464:	bl	401a70 <close@plt>
  404468:	ldp	x20, x19, [sp, #32]
  40446c:	ldp	x22, x21, [sp, #16]
  404470:	ldp	x29, x30, [sp], #48
  404474:	ret
  404478:	adrp	x1, 414000 <error@@Base+0x12164>
  40447c:	add	x1, x1, #0x452
  404480:	mov	w2, #0x5                   	// #5
  404484:	bl	401c20 <dcgettext@plt>
  404488:	ldr	w8, [x20]
  40448c:	mov	x20, x0
  404490:	mov	w0, w8
  404494:	bl	401a60 <strerror@plt>
  404498:	mov	x3, x0
  40449c:	mov	x0, x20
  4044a0:	mov	x1, x19
  4044a4:	mov	x2, x21
  4044a8:	bl	401f90 <error@@Base+0xf4>
  4044ac:	stp	x29, x30, [sp, #-80]!
  4044b0:	stp	x20, x19, [sp, #64]
  4044b4:	mov	x20, x0
  4044b8:	mov	w0, #0x5000                	// #20480
  4044bc:	str	x25, [sp, #16]
  4044c0:	stp	x24, x23, [sp, #32]
  4044c4:	stp	x22, x21, [sp, #48]
  4044c8:	mov	x29, sp
  4044cc:	mov	x19, x2
  4044d0:	mov	w21, w1
  4044d4:	bl	405db8 <error@@Base+0x3f1c>
  4044d8:	cmp	w21, #0x1
  4044dc:	mov	w9, #0x1                   	// #1
  4044e0:	mov	x23, xzr
  4044e4:	mov	w22, wzr
  4044e8:	b.lt	40457c <error@@Base+0x26e0>  // b.tstop
  4044ec:	mov	w21, w21
  4044f0:	mov	w8, #0x1ff                 	// #511
  4044f4:	mov	w24, #0x28                  	// #40
  4044f8:	b	404518 <error@@Base+0x267c>
  4044fc:	add	w22, w22, #0x1
  404500:	ldrb	w9, [x20, x23]
  404504:	add	x23, x23, #0x1
  404508:	cmp	w9, #0xa
  40450c:	cset	w9, eq  // eq = none
  404510:	cmp	x21, x23
  404514:	b.eq	40457c <error@@Base+0x26e0>  // b.none
  404518:	cbz	w9, 404500 <error@@Base+0x2664>
  40451c:	cmp	w22, w8
  404520:	b.ne	404540 <error@@Base+0x26a4>  // b.any
  404524:	lsl	w9, w8, #1
  404528:	add	w9, w9, #0x2
  40452c:	mov	w25, #0x1                   	// #1
  404530:	smull	x1, w9, w24
  404534:	bfi	w25, w8, #1, #31
  404538:	bl	405e10 <error@@Base+0x3f74>
  40453c:	mov	w8, w25
  404540:	add	x10, x20, x23
  404544:	smaddl	x9, w22, w24, x0
  404548:	cmp	w22, #0x1
  40454c:	str	x10, [x9]
  404550:	stp	xzr, xzr, [x9, #24]
  404554:	str	xzr, [x9, #16]
  404558:	b.lt	4044fc <error@@Base+0x2660>  // b.tstop
  40455c:	sxtw	x10, w22
  404560:	madd	x10, x10, x24, x0
  404564:	ldur	w11, [x10, #-40]
  404568:	ldr	w9, [x9]
  40456c:	mvn	w11, w11
  404570:	add	w9, w11, w9
  404574:	stur	w9, [x10, #-32]
  404578:	b	4044fc <error@@Base+0x2660>
  40457c:	cmp	w22, #0x1
  404580:	b.lt	4045a0 <error@@Base+0x2704>  // b.tstop
  404584:	mov	w8, #0x28                  	// #40
  404588:	smaddl	x8, w22, w8, x0
  40458c:	ldur	w10, [x8, #-40]
  404590:	add	w11, w20, w23
  404594:	sub	w10, w11, w10
  404598:	sub	w9, w10, w9
  40459c:	stur	w9, [x8, #-32]
  4045a0:	mov	w8, #0x28                  	// #40
  4045a4:	smaddl	x8, w22, w8, x0
  4045a8:	str	xzr, [x8]
  4045ac:	str	wzr, [x8, #8]
  4045b0:	stp	xzr, xzr, [x8, #24]
  4045b4:	str	xzr, [x8, #16]
  4045b8:	str	w22, [x19]
  4045bc:	ldp	x20, x19, [sp, #64]
  4045c0:	ldp	x22, x21, [sp, #48]
  4045c4:	ldp	x24, x23, [sp, #32]
  4045c8:	ldr	x25, [sp, #16]
  4045cc:	ldp	x29, x30, [sp], #80
  4045d0:	ret
  4045d4:	sub	sp, sp, #0x80
  4045d8:	stp	x29, x30, [sp, #32]
  4045dc:	stp	x20, x19, [sp, #112]
  4045e0:	add	x29, sp, #0x20
  4045e4:	mov	x20, x2
  4045e8:	cmp	w1, #0x1
  4045ec:	stp	x28, x27, [sp, #48]
  4045f0:	stp	x26, x25, [sp, #64]
  4045f4:	stp	x24, x23, [sp, #80]
  4045f8:	stp	x22, x21, [sp, #96]
  4045fc:	stur	x0, [x29, #-8]
  404600:	str	w1, [sp, #12]
  404604:	str	xzr, [x2]
  404608:	b.lt	404854 <error@@Base+0x29b8>  // b.tstop
  40460c:	ldr	w8, [sp, #12]
  404610:	adrp	x23, 414000 <error@@Base+0x12164>
  404614:	mov	x22, #0x601                 	// #1537
  404618:	mov	x25, xzr
  40461c:	mov	w26, wzr
  404620:	mov	w8, w8
  404624:	mov	w28, #0x1                   	// #1
  404628:	add	x23, x23, #0x484
  40462c:	mov	x19, #0x100000000           	// #4294967296
  404630:	movk	x22, #0x1000, lsl #32
  404634:	str	x8, [sp, #16]
  404638:	b	404658 <error@@Base+0x27bc>
  40463c:	str	x24, [x8, #32]
  404640:	ldr	x8, [x20]
  404644:	str	x24, [x8, #40]
  404648:	ldr	x8, [sp, #16]
  40464c:	add	x25, x25, #0x1
  404650:	cmp	x25, x8
  404654:	b.eq	404854 <error@@Base+0x29b8>  // b.none
  404658:	cbz	w26, 404718 <error@@Base+0x287c>
  40465c:	ldur	x8, [x29, #-8]
  404660:	mov	w9, #0x28                  	// #40
  404664:	madd	x24, x25, x9, x8
  404668:	ldr	w8, [x24, #8]!
  40466c:	cmp	w8, #0x1
  404670:	b.lt	404718 <error@@Base+0x287c>  // b.tstop
  404674:	ldur	x8, [x29, #-8]
  404678:	mov	w9, #0x28                  	// #40
  40467c:	mov	w26, wzr
  404680:	madd	x27, x25, x9, x8
  404684:	b	404698 <error@@Base+0x27fc>
  404688:	ldr	w8, [x24]
  40468c:	add	w26, w26, #0x1
  404690:	cmp	w26, w8
  404694:	b.ge	404718 <error@@Base+0x287c>  // b.tcont
  404698:	ldr	x21, [x27]
  40469c:	mov	w2, #0x5                   	// #5
  4046a0:	mov	x0, x23
  4046a4:	add	x1, x21, w26, sxtw
  4046a8:	bl	4019c0 <strncmp@plt>
  4046ac:	cbnz	w0, 404688 <error@@Base+0x27ec>
  4046b0:	add	w26, w26, #0x5
  4046b4:	sbfiz	x8, x26, #32, #32
  4046b8:	add	x0, x21, w26, sxtw
  4046bc:	b	4046cc <error@@Base+0x2830>
  4046c0:	add	x8, x8, x19
  4046c4:	add	x0, x0, #0x1
  4046c8:	add	w26, w26, #0x1
  4046cc:	ldrb	w9, [x0]
  4046d0:	cmp	w9, #0x9
  4046d4:	b.eq	4046c0 <error@@Base+0x2824>  // b.none
  4046d8:	cmp	w9, #0x20
  4046dc:	b.eq	4046c0 <error@@Base+0x2824>  // b.none
  4046e0:	mov	x1, xzr
  4046e4:	add	x8, x21, w26, sxtw
  4046e8:	b	4046f0 <error@@Base+0x2854>
  4046ec:	add	x1, x1, #0x1
  4046f0:	ldrb	w9, [x8, x1]
  4046f4:	cmp	w9, #0x2c
  4046f8:	b.hi	4046ec <error@@Base+0x2850>  // b.pmore
  4046fc:	lsl	x9, x28, x9
  404700:	tst	x9, x22
  404704:	b.eq	4046ec <error@@Base+0x2850>  // b.none
  404708:	bl	40209c <error@@Base+0x200>
  40470c:	ldr	x8, [x20]
  404710:	str	x0, [x8, #8]
  404714:	b	404688 <error@@Base+0x27ec>
  404718:	ldur	x8, [x29, #-8]
  40471c:	mov	w9, #0x28                  	// #40
  404720:	madd	x27, x25, x9, x8
  404724:	ldr	x8, [x27]
  404728:	ldrb	w8, [x8]
  40472c:	cmp	w8, #0x1f
  404730:	b.ne	404784 <error@@Base+0x28e8>  // b.any
  404734:	mov	w0, #0x30                  	// #48
  404738:	bl	405db8 <error@@Base+0x3f1c>
  40473c:	ldr	x8, [x20]
  404740:	str	w25, [x0, #16]
  404744:	str	wzr, [x0, #44]
  404748:	stur	xzr, [x0, #28]
  40474c:	stur	xzr, [x0, #36]
  404750:	stp	x8, xzr, [x0]
  404754:	stur	xzr, [x0, #20]
  404758:	ldr	x8, [x20]
  40475c:	cbz	x8, 404770 <error@@Base+0x28d4>
  404760:	ldr	x9, [x8, #40]
  404764:	str	w25, [x8, #20]
  404768:	cbz	x9, 404770 <error@@Base+0x28d4>
  40476c:	str	w25, [x9, #20]
  404770:	mov	w26, #0x1                   	// #1
  404774:	str	x0, [x20]
  404778:	ldr	x21, [x20]
  40477c:	cbnz	x21, 404790 <error@@Base+0x28f4>
  404780:	b	4047a8 <error@@Base+0x290c>
  404784:	mov	w26, wzr
  404788:	ldr	x21, [x20]
  40478c:	cbz	x21, 4047a8 <error@@Base+0x290c>
  404790:	ldr	x1, [x27]
  404794:	adrp	x0, 414000 <error@@Base+0x12164>
  404798:	mov	w2, #0x7                   	// #7
  40479c:	add	x0, x0, #0x44a
  4047a0:	bl	4019c0 <strncmp@plt>
  4047a4:	cbz	w0, 404834 <error@@Base+0x2998>
  4047a8:	ldr	x8, [x20]
  4047ac:	cbz	x8, 404648 <error@@Base+0x27ac>
  4047b0:	ldr	x8, [x8, #24]
  4047b4:	cbz	x8, 404648 <error@@Base+0x27ac>
  4047b8:	ldr	x8, [x27]
  4047bc:	ldrb	w8, [x8]
  4047c0:	cmp	w8, #0x2a
  4047c4:	b.hi	4047dc <error@@Base+0x2940>  // b.pmore
  4047c8:	mov	x9, #0x600                 	// #1536
  4047cc:	lsl	x8, x28, x8
  4047d0:	movk	x9, #0x401, lsl #32
  4047d4:	tst	x8, x9
  4047d8:	b.ne	404648 <error@@Base+0x27ac>  // b.any
  4047dc:	mov	w0, #0x18                  	// #24
  4047e0:	bl	405db8 <error@@Base+0x3f1c>
  4047e4:	ldur	x9, [x29, #-8]
  4047e8:	add	w8, w25, #0x1
  4047ec:	mov	w10, #0x28                  	// #40
  4047f0:	str	xzr, [x0]
  4047f4:	madd	x9, x25, x10, x9
  4047f8:	stp	w8, wzr, [x0, #16]
  4047fc:	mov	x24, x0
  404800:	ldr	x0, [x27]
  404804:	ldr	w1, [x9, #8]
  404808:	bl	40209c <error@@Base+0x200>
  40480c:	str	x0, [x24, #8]
  404810:	ldr	x8, [x20]
  404814:	ldr	x9, [x8, #32]
  404818:	cbz	x9, 40463c <error@@Base+0x27a0>
  40481c:	ldr	x8, [x8, #40]
  404820:	str	x24, [x8]
  404824:	ldr	x8, [x20]
  404828:	ldr	x8, [x8, #40]
  40482c:	str	w25, [x8, #20]
  404830:	b	404640 <error@@Base+0x27a4>
  404834:	ldur	x8, [x29, #-8]
  404838:	mov	w9, #0x28                  	// #40
  40483c:	madd	x8, x25, x9, x8
  404840:	ldr	x8, [x8, #40]
  404844:	str	x8, [x21, #24]
  404848:	ldr	x8, [x20]
  40484c:	cbnz	x8, 4047b0 <error@@Base+0x2914>
  404850:	b	404648 <error@@Base+0x27ac>
  404854:	ldr	x8, [x20]
  404858:	cbz	x8, 404874 <error@@Base+0x29d8>
  40485c:	ldr	x9, [x8, #40]
  404860:	ldr	w10, [sp, #12]
  404864:	str	w10, [x8, #20]
  404868:	cbz	x9, 404874 <error@@Base+0x29d8>
  40486c:	ldr	w8, [sp, #12]
  404870:	str	w8, [x9, #20]
  404874:	ldp	x20, x19, [sp, #112]
  404878:	ldp	x22, x21, [sp, #96]
  40487c:	ldp	x24, x23, [sp, #80]
  404880:	ldp	x26, x25, [sp, #64]
  404884:	ldp	x28, x27, [sp, #48]
  404888:	ldp	x29, x30, [sp, #32]
  40488c:	add	sp, sp, #0x80
  404890:	ret
  404894:	stp	x29, x30, [sp, #-48]!
  404898:	stp	x22, x21, [sp, #16]
  40489c:	stp	x20, x19, [sp, #32]
  4048a0:	mov	x29, sp
  4048a4:	bl	405f90 <error@@Base+0x40f4>
  4048a8:	mov	x19, x0
  4048ac:	bl	401870 <strlen@plt>
  4048b0:	mov	x20, x0
  4048b4:	subs	w22, w20, #0x4
  4048b8:	b.cc	4048ec <error@@Base+0x2a50>  // b.lo, b.ul, b.last
  4048bc:	add	x8, x19, w20, uxtw
  4048c0:	sub	x21, x8, #0x3
  4048c4:	adrp	x1, 414000 <error@@Base+0x12164>
  4048c8:	add	x1, x1, #0x1ef
  4048cc:	mov	x0, x21
  4048d0:	bl	401b50 <strcmp@plt>
  4048d4:	cbz	w0, 404960 <error@@Base+0x2ac4>
  4048d8:	adrp	x1, 413000 <error@@Base+0x11164>
  4048dc:	add	x1, x1, #0xda2
  4048e0:	mov	x0, x21
  4048e4:	bl	401b50 <strcmp@plt>
  4048e8:	cbz	w0, 404960 <error@@Base+0x2ac4>
  4048ec:	subs	w21, w20, #0x5
  4048f0:	b.cc	40490c <error@@Base+0x2a70>  // b.lo, b.ul, b.last
  4048f4:	add	x8, x19, w20, uxtw
  4048f8:	adrp	x1, 413000 <error@@Base+0x11164>
  4048fc:	sub	x0, x8, #0x4
  404900:	add	x1, x1, #0xda6
  404904:	bl	401b50 <strcmp@plt>
  404908:	cbz	w0, 4049cc <error@@Base+0x2b30>
  40490c:	cmp	w20, #0x4
  404910:	b.cc	40492c <error@@Base+0x2a90>  // b.lo, b.ul, b.last
  404914:	add	x8, x19, w20, uxtw
  404918:	adrp	x1, 413000 <error@@Base+0x11164>
  40491c:	sub	x0, x8, #0x3
  404920:	add	x1, x1, #0xdab
  404924:	bl	401b50 <strcmp@plt>
  404928:	cbz	w0, 404960 <error@@Base+0x2ac4>
  40492c:	cmp	w20, #0x6
  404930:	b.cc	404968 <error@@Base+0x2acc>  // b.lo, b.ul, b.last
  404934:	add	x8, x19, w20, uxtw
  404938:	adrp	x1, 413000 <error@@Base+0x11164>
  40493c:	sub	x0, x8, #0x5
  404940:	add	x1, x1, #0xdaf
  404944:	bl	401b50 <strcmp@plt>
  404948:	cbnz	w0, 404968 <error@@Base+0x2acc>
  40494c:	mov	w20, w21
  404950:	strb	wzr, [x19, w21, uxtw]
  404954:	cmp	w20, #0x6
  404958:	b.cs	404970 <error@@Base+0x2ad4>  // b.hs, b.nlast
  40495c:	b	404988 <error@@Base+0x2aec>
  404960:	sub	w20, w20, #0x3
  404964:	strb	wzr, [x19, w20, uxtw]
  404968:	cmp	w20, #0x6
  40496c:	b.cc	404988 <error@@Base+0x2aec>  // b.lo, b.ul, b.last
  404970:	add	x8, x19, w20, uxtw
  404974:	adrp	x1, 414000 <error@@Base+0x12164>
  404978:	sub	x0, x8, #0x5
  40497c:	add	x1, x1, #0x1f3
  404980:	bl	401b50 <strcmp@plt>
  404984:	cbz	w0, 4049b0 <error@@Base+0x2b14>
  404988:	cmp	w20, #0x5
  40498c:	b.cc	4049b8 <error@@Base+0x2b1c>  // b.lo, b.ul, b.last
  404990:	add	x8, x19, w20, uxtw
  404994:	adrp	x1, 414000 <error@@Base+0x12164>
  404998:	sub	x0, x8, #0x4
  40499c:	add	x1, x1, #0x1f9
  4049a0:	bl	401b50 <strcmp@plt>
  4049a4:	cbnz	w0, 4049b8 <error@@Base+0x2b1c>
  4049a8:	sub	w8, w20, #0x4
  4049ac:	b	4049b4 <error@@Base+0x2b18>
  4049b0:	sub	w8, w20, #0x5
  4049b4:	strb	wzr, [x19, w8, uxtw]
  4049b8:	mov	x0, x19
  4049bc:	ldp	x20, x19, [sp, #32]
  4049c0:	ldp	x22, x21, [sp, #16]
  4049c4:	ldp	x29, x30, [sp], #48
  4049c8:	ret
  4049cc:	strb	wzr, [x19, w22, uxtw]
  4049d0:	mov	w20, w22
  4049d4:	cmp	w20, #0x6
  4049d8:	b.cs	404970 <error@@Base+0x2ad4>  // b.hs, b.nlast
  4049dc:	b	404988 <error@@Base+0x2aec>
  4049e0:	stp	x29, x30, [sp, #-96]!
  4049e4:	stp	x24, x23, [sp, #48]
  4049e8:	mov	x24, x1
  4049ec:	mov	w1, #0x2e                  	// #46
  4049f0:	str	x27, [sp, #16]
  4049f4:	stp	x26, x25, [sp, #32]
  4049f8:	stp	x22, x21, [sp, #64]
  4049fc:	stp	x20, x19, [sp, #80]
  404a00:	mov	x29, sp
  404a04:	mov	x19, x4
  404a08:	mov	x20, x3
  404a0c:	mov	x23, x2
  404a10:	mov	x22, x0
  404a14:	bl	401bb0 <strchr@plt>
  404a18:	cbz	x0, 404b84 <error@@Base+0x2ce8>
  404a1c:	mov	x27, #0x600                 	// #1536
  404a20:	mov	x25, x0
  404a24:	mov	w26, #0x1                   	// #1
  404a28:	movk	x27, #0x1, lsl #32
  404a2c:	b	404a44 <error@@Base+0x2ba8>
  404a30:	mov	w1, #0x2e                  	// #46
  404a34:	mov	x0, x21
  404a38:	bl	401bb0 <strchr@plt>
  404a3c:	mov	x25, x0
  404a40:	cbz	x0, 404b84 <error@@Base+0x2ce8>
  404a44:	mov	x21, x25
  404a48:	ldrb	w8, [x21, #1]!
  404a4c:	cmp	w8, #0x20
  404a50:	b.hi	404a30 <error@@Base+0x2b94>  // b.pmore
  404a54:	lsl	x8, x26, x8
  404a58:	tst	x8, x27
  404a5c:	b.eq	404a30 <error@@Base+0x2b94>  // b.none
  404a60:	sub	x8, x25, x22
  404a64:	add	x9, x8, #0x1
  404a68:	add	x0, x8, #0x2
  404a6c:	str	x9, [x23]
  404a70:	bl	405db8 <error@@Base+0x3f1c>
  404a74:	str	x0, [x24]
  404a78:	strb	wzr, [x0]
  404a7c:	ldr	x2, [x23]
  404a80:	mov	x1, x22
  404a84:	bl	401be0 <strncat@plt>
  404a88:	mov	x0, x22
  404a8c:	bl	401870 <strlen@plt>
  404a90:	bl	405db8 <error@@Base+0x3f1c>
  404a94:	str	x0, [x20]
  404a98:	strb	wzr, [x0]
  404a9c:	ldrb	w8, [x25, #1]
  404aa0:	cbz	w8, 404bac <error@@Base+0x2d10>
  404aa4:	bl	401b60 <__ctype_b_loc@plt>
  404aa8:	mov	x22, x0
  404aac:	mov	w25, #0x2020                	// #8224
  404ab0:	mov	w26, #0x20                  	// #32
  404ab4:	b	404ae4 <error@@Base+0x2c48>
  404ab8:	mov	x0, x21
  404abc:	bl	401870 <strlen@plt>
  404ac0:	ldr	x8, [x20]
  404ac4:	mov	x23, x0
  404ac8:	mov	x1, x21
  404acc:	mov	x2, x23
  404ad0:	mov	x0, x8
  404ad4:	bl	401be0 <strncat@plt>
  404ad8:	add	x21, x21, x23
  404adc:	ldrb	w8, [x21]
  404ae0:	cbz	w8, 404bac <error@@Base+0x2d10>
  404ae4:	ldr	x8, [x22]
  404ae8:	sub	x21, x21, #0x1
  404aec:	ldrb	w9, [x21, #1]!
  404af0:	ldrh	w10, [x8, x9, lsl #1]
  404af4:	tbnz	w10, #13, 404aec <error@@Base+0x2c50>
  404af8:	cbz	w9, 404adc <error@@Base+0x2c40>
  404afc:	mov	w1, #0xa                   	// #10
  404b00:	mov	x0, x21
  404b04:	bl	401bb0 <strchr@plt>
  404b08:	cbz	x0, 404ab8 <error@@Base+0x2c1c>
  404b0c:	mov	x23, x0
  404b10:	ldr	x0, [x20]
  404b14:	sub	x24, x23, x21
  404b18:	mov	x1, x21
  404b1c:	mov	x2, x24
  404b20:	bl	401be0 <strncat@plt>
  404b24:	cmp	x24, #0x2
  404b28:	add	x21, x23, #0x1
  404b2c:	b.cc	404adc <error@@Base+0x2c40>  // b.lo, b.ul, b.last
  404b30:	mov	x0, x21
  404b34:	bl	401870 <strlen@plt>
  404b38:	cbz	x0, 404adc <error@@Base+0x2c40>
  404b3c:	ldurb	w8, [x23, #-1]
  404b40:	cmp	x8, #0x2e
  404b44:	b.ne	404b64 <error@@Base+0x2cc8>  // b.any
  404b48:	ldr	x23, [x20]
  404b4c:	mov	x0, x23
  404b50:	bl	401870 <strlen@plt>
  404b54:	add	x8, x23, x0
  404b58:	strh	w25, [x8]
  404b5c:	strb	wzr, [x8, #2]
  404b60:	b	404adc <error@@Base+0x2c40>
  404b64:	ldr	x9, [x22]
  404b68:	ldrh	w8, [x9, x8, lsl #1]
  404b6c:	tbnz	w8, #13, 404adc <error@@Base+0x2c40>
  404b70:	ldr	x23, [x20]
  404b74:	mov	x0, x23
  404b78:	bl	401870 <strlen@plt>
  404b7c:	strh	w26, [x23, x0]
  404b80:	b	404adc <error@@Base+0x2c40>
  404b84:	mov	x0, x22
  404b88:	bl	401870 <strlen@plt>
  404b8c:	cbz	x0, 404bcc <error@@Base+0x2d30>
  404b90:	mov	x19, x0
  404b94:	mov	x0, x22
  404b98:	bl	401a50 <strdup@plt>
  404b9c:	add	x8, x19, #0x1
  404ba0:	str	x0, [x24]
  404ba4:	str	x8, [x23]
  404ba8:	b	404bcc <error@@Base+0x2d30>
  404bac:	ldr	x21, [x20]
  404bb0:	mov	x0, x21
  404bb4:	bl	401870 <strlen@plt>
  404bb8:	mov	w8, #0xa                   	// #10
  404bbc:	strh	w8, [x21, x0]
  404bc0:	ldr	x0, [x20]
  404bc4:	bl	401870 <strlen@plt>
  404bc8:	str	x0, [x19]
  404bcc:	ldp	x20, x19, [sp, #80]
  404bd0:	ldp	x22, x21, [sp, #64]
  404bd4:	ldp	x24, x23, [sp, #48]
  404bd8:	ldp	x26, x25, [sp, #32]
  404bdc:	ldr	x27, [sp, #16]
  404be0:	ldp	x29, x30, [sp], #96
  404be4:	ret
  404be8:	sub	sp, sp, #0x90
  404bec:	stp	x29, x30, [sp, #48]
  404bf0:	stp	x28, x27, [sp, #64]
  404bf4:	stp	x26, x25, [sp, #80]
  404bf8:	stp	x24, x23, [sp, #96]
  404bfc:	stp	x22, x21, [sp, #112]
  404c00:	stp	x20, x19, [sp, #128]
  404c04:	add	x29, sp, #0x30
  404c08:	cbz	x0, 404d1c <error@@Base+0x2e80>
  404c0c:	cmn	w1, #0x1
  404c10:	mov	w8, #0x31                  	// #49
  404c14:	cset	w11, eq  // eq = none
  404c18:	csel	w8, w8, w1, eq  // eq = none
  404c1c:	cmn	w2, #0x1
  404c20:	mov	w9, #0x33                  	// #51
  404c24:	str	w8, [sp, #12]
  404c28:	cset	w8, eq  // eq = none
  404c2c:	mov	w10, #0x4f                  	// #79
  404c30:	orr	w27, w11, w8
  404c34:	csel	w8, w9, w2, eq  // eq = none
  404c38:	cmn	w3, #0x1
  404c3c:	str	w8, [sp, #8]
  404c40:	csel	w8, w10, w3, eq  // eq = none
  404c44:	adrp	x23, 414000 <error@@Base+0x12164>
  404c48:	mov	w19, w2
  404c4c:	mov	w20, w1
  404c50:	mov	x21, x0
  404c54:	mov	w28, #0x23                  	// #35
  404c58:	sxtw	x22, w8
  404c5c:	add	x23, x23, #0x48d
  404c60:	b	404ca4 <error@@Base+0x2e08>
  404c64:	mov	w8, w20
  404c68:	mov	w9, w19
  404c6c:	cmn	w8, #0x1
  404c70:	mov	w10, #0x21                  	// #33
  404c74:	csel	w4, w10, w8, eq  // eq = none
  404c78:	cmn	w9, #0x1
  404c7c:	csel	w5, w28, w9, eq  // eq = none
  404c80:	ldp	x2, x0, [x29, #-16]
  404c84:	ldp	x3, x1, [sp, #16]
  404c88:	add	x8, x21, #0x10
  404c8c:	mov	x6, x22
  404c90:	mov	x7, x24
  404c94:	str	x8, [sp]
  404c98:	bl	405350 <error@@Base+0x34b4>
  404c9c:	ldr	x21, [x21]
  404ca0:	cbz	x21, 404d1c <error@@Base+0x2e80>
  404ca4:	stp	xzr, xzr, [x29, #-16]
  404ca8:	stp	xzr, xzr, [sp, #16]
  404cac:	mov	x24, x21
  404cb0:	ldr	x0, [x24, #8]!
  404cb4:	sub	x1, x29, #0x8
  404cb8:	add	x2, sp, #0x18
  404cbc:	sub	x3, x29, #0x10
  404cc0:	add	x4, sp, #0x10
  404cc4:	bl	4049e0 <error@@Base+0x2b44>
  404cc8:	ldr	x0, [x24]
  404ccc:	bl	401b80 <free@plt>
  404cd0:	mov	w4, w20
  404cd4:	mov	w5, w19
  404cd8:	cbz	w27, 404c80 <error@@Base+0x2de4>
  404cdc:	ldr	x26, [x21, #24]
  404ce0:	mov	w8, w20
  404ce4:	mov	w9, w19
  404ce8:	cbz	x26, 404c6c <error@@Base+0x2dd0>
  404cec:	ldr	x25, [x21, #32]
  404cf0:	cmp	x26, x25
  404cf4:	b.eq	404c64 <error@@Base+0x2dc8>  // b.none
  404cf8:	ldr	x0, [x26, #8]
  404cfc:	mov	x1, x23
  404d00:	bl	401b50 <strcmp@plt>
  404d04:	cbz	w0, 404d14 <error@@Base+0x2e78>
  404d08:	ldr	x26, [x26]
  404d0c:	cbnz	x26, 404cf0 <error@@Base+0x2e54>
  404d10:	b	404c64 <error@@Base+0x2dc8>
  404d14:	ldp	w9, w8, [sp, #8]
  404d18:	b	404c6c <error@@Base+0x2dd0>
  404d1c:	ldp	x20, x19, [sp, #128]
  404d20:	ldp	x22, x21, [sp, #112]
  404d24:	ldp	x24, x23, [sp, #96]
  404d28:	ldp	x26, x25, [sp, #80]
  404d2c:	ldp	x28, x27, [sp, #64]
  404d30:	ldp	x29, x30, [sp, #48]
  404d34:	add	sp, sp, #0x90
  404d38:	ret
  404d3c:	cmp	w1, w3
  404d40:	csel	w9, w1, w3, lt  // lt = tstop
  404d44:	cmp	w9, #0x1
  404d48:	b.lt	404d84 <error@@Base+0x2ee8>  // b.tstop
  404d4c:	mov	x8, xzr
  404d50:	sxtw	x9, w9
  404d54:	ldrb	w10, [x0, x8]
  404d58:	cmp	w10, #0x3a
  404d5c:	b.ne	404d6c <error@@Base+0x2ed0>  // b.any
  404d60:	ldrb	w11, [x2, x8]
  404d64:	cmp	w11, #0x3a
  404d68:	b.eq	404d84 <error@@Base+0x2ee8>  // b.none
  404d6c:	ldrb	w11, [x2, x8]
  404d70:	cmp	w10, w11
  404d74:	b.ne	404d8c <error@@Base+0x2ef0>  // b.any
  404d78:	add	x8, x8, #0x1
  404d7c:	cmp	x8, x9
  404d80:	b.lt	404d54 <error@@Base+0x2eb8>  // b.tstop
  404d84:	mov	w0, #0x1                   	// #1
  404d88:	ret
  404d8c:	mov	w0, wzr
  404d90:	ret
  404d94:	cmp	w1, w3
  404d98:	csel	w8, w1, w3, lt  // lt = tstop
  404d9c:	cmp	w8, #0x1
  404da0:	b.lt	404e00 <error@@Base+0x2f64>  // b.tstop
  404da4:	mov	x9, xzr
  404da8:	sxtw	x10, w8
  404dac:	ldrb	w8, [x0, x9]
  404db0:	cmp	w8, #0x3a
  404db4:	b.ne	404dc4 <error@@Base+0x2f28>  // b.any
  404db8:	ldrb	w11, [x2, x9]
  404dbc:	cmp	w11, #0x3a
  404dc0:	b.ne	404e08 <error@@Base+0x2f6c>  // b.any
  404dc4:	ldrb	w11, [x2, x9]
  404dc8:	cmp	w8, #0x3a
  404dcc:	b.eq	404dd8 <error@@Base+0x2f3c>  // b.none
  404dd0:	cmp	w11, #0x3a
  404dd4:	b.eq	404e00 <error@@Base+0x2f64>  // b.none
  404dd8:	cmp	w8, w11
  404ddc:	b.cc	404e08 <error@@Base+0x2f6c>  // b.lo, b.ul, b.last
  404de0:	cmp	w8, w11
  404de4:	mov	w8, wzr
  404de8:	b.hi	404df8 <error@@Base+0x2f5c>  // b.pmore
  404dec:	add	x9, x9, #0x1
  404df0:	cmp	x9, x10
  404df4:	b.lt	404dac <error@@Base+0x2f10>  // b.tstop
  404df8:	mov	w0, w8
  404dfc:	ret
  404e00:	mov	w0, wzr
  404e04:	ret
  404e08:	mov	w0, #0x1                   	// #1
  404e0c:	ret
  404e10:	stp	x29, x30, [sp, #-96]!
  404e14:	mov	w8, #0x28                  	// #40
  404e18:	stp	x28, x27, [sp, #16]
  404e1c:	stp	x26, x25, [sp, #32]
  404e20:	stp	x24, x23, [sp, #48]
  404e24:	stp	x22, x21, [sp, #64]
  404e28:	stp	x20, x19, [sp, #80]
  404e2c:	smaddl	x24, w1, w8, x2
  404e30:	ldr	x8, [x24, #16]!
  404e34:	mov	w20, w3
  404e38:	mov	x19, x0
  404e3c:	mov	w25, w3
  404e40:	mov	x29, sp
  404e44:	cbnz	x8, 404e78 <error@@Base+0x2fdc>
  404e48:	sbfiz	x0, x20, #3, #32
  404e4c:	bl	405db8 <error@@Base+0x3f1c>
  404e50:	cmp	w20, #0x1
  404e54:	str	x0, [x24]
  404e58:	b.lt	404e78 <error@@Base+0x2fdc>  // b.tstop
  404e5c:	mov	x8, xzr
  404e60:	lsl	x9, x25, #3
  404e64:	ldr	x10, [x24]
  404e68:	str	xzr, [x10, x8]
  404e6c:	add	x8, x8, #0x8
  404e70:	cmp	x9, x8
  404e74:	b.ne	404e64 <error@@Base+0x2fc8>  // b.any
  404e78:	subs	w26, w20, #0x1
  404e7c:	b.lt	404ed8 <error@@Base+0x303c>  // b.tstop
  404e80:	ldr	x28, [x24]
  404e84:	mov	x27, xzr
  404e88:	ldr	x22, [x28, x27, lsl #3]
  404e8c:	cbz	x22, 404edc <error@@Base+0x3040>
  404e90:	ldr	x21, [x19, #8]
  404e94:	mov	x0, x21
  404e98:	bl	401870 <strlen@plt>
  404e9c:	ldr	x22, [x22, #8]
  404ea0:	mov	x23, x0
  404ea4:	mov	x0, x22
  404ea8:	bl	401870 <strlen@plt>
  404eac:	mov	x3, x0
  404eb0:	mov	x0, x21
  404eb4:	mov	w1, w23
  404eb8:	mov	x2, x22
  404ebc:	bl	404d94 <error@@Base+0x2ef8>
  404ec0:	cbnz	w0, 404edc <error@@Base+0x3040>
  404ec4:	add	x27, x27, #0x1
  404ec8:	cmp	x25, x27
  404ecc:	b.ne	404e88 <error@@Base+0x2fec>  // b.any
  404ed0:	mov	w27, w25
  404ed4:	b	404edc <error@@Base+0x3040>
  404ed8:	mov	w27, wzr
  404edc:	cmp	w27, w20
  404ee0:	b.eq	404f48 <error@@Base+0x30ac>  // b.none
  404ee4:	ldr	x8, [x24]
  404ee8:	ldr	x9, [x8, w27, uxtw #3]
  404eec:	mov	w8, w27
  404ef0:	cbz	x9, 404f24 <error@@Base+0x3088>
  404ef4:	cmp	w26, w27
  404ef8:	b.le	404f24 <error@@Base+0x3088>
  404efc:	sxtw	x9, w26
  404f00:	sxtw	x10, w27
  404f04:	sub	w11, w20, #0x2
  404f08:	ldr	x12, [x24]
  404f0c:	ldr	x13, [x12, w11, sxtw #3]
  404f10:	sub	w11, w11, #0x1
  404f14:	str	x13, [x12, x9, lsl #3]
  404f18:	sub	x9, x9, #0x1
  404f1c:	cmp	x9, x10
  404f20:	b.gt	404f08 <error@@Base+0x306c>
  404f24:	ldr	x9, [x24]
  404f28:	str	x19, [x9, x8, lsl #3]
  404f2c:	ldp	x20, x19, [sp, #80]
  404f30:	ldp	x22, x21, [sp, #64]
  404f34:	ldp	x24, x23, [sp, #48]
  404f38:	ldp	x26, x25, [sp, #32]
  404f3c:	ldp	x28, x27, [sp, #16]
  404f40:	ldp	x29, x30, [sp], #96
  404f44:	ret
  404f48:	bl	401ac0 <abort@plt>
  404f4c:	sub	sp, sp, #0xb0
  404f50:	stp	x26, x25, [sp, #112]
  404f54:	stp	x24, x23, [sp, #128]
  404f58:	stp	x22, x21, [sp, #144]
  404f5c:	stp	x20, x19, [sp, #160]
  404f60:	mov	x19, x4
  404f64:	mov	w22, w3
  404f68:	mov	x26, x2
  404f6c:	mov	w24, w1
  404f70:	mov	x25, x0
  404f74:	stp	x29, x30, [sp, #80]
  404f78:	stp	x28, x27, [sp, #96]
  404f7c:	add	x29, sp, #0x50
  404f80:	str	x5, [sp]
  404f84:	cbz	x5, 405248 <error@@Base+0x33ac>
  404f88:	adrp	x1, 414000 <error@@Base+0x12164>
  404f8c:	add	x1, x1, #0x4a2
  404f90:	mov	x0, x5
  404f94:	mov	x2, x25
  404f98:	bl	402000 <error@@Base+0x164>
  404f9c:	adrp	x1, 414000 <error@@Base+0x12164>
  404fa0:	add	x1, x1, #0x22b
  404fa4:	bl	4019b0 <popen@plt>
  404fa8:	mov	x23, x0
  404fac:	cbz	x0, 405260 <error@@Base+0x33c4>
  404fb0:	tbnz	w24, #31, 405234 <error@@Base+0x3398>
  404fb4:	sxtw	x28, w22
  404fb8:	sxtw	x8, w24
  404fbc:	add	w24, w24, #0x1
  404fc0:	mov	x27, xzr
  404fc4:	mov	w25, wzr
  404fc8:	stur	x8, [x29, #-24]
  404fcc:	stp	x26, x22, [sp, #24]
  404fd0:	str	x19, [sp, #40]
  404fd4:	stp	x24, x28, [sp, #8]
  404fd8:	mov	w8, #0x28                  	// #40
  404fdc:	madd	x20, x27, x8, x26
  404fe0:	ldr	x8, [x20, #16]!
  404fe4:	cbz	x8, 405044 <error@@Base+0x31a8>
  404fe8:	cmp	w22, #0x1
  404fec:	b.lt	405044 <error@@Base+0x31a8>  // b.tstop
  404ff0:	mov	x21, xzr
  404ff4:	ldr	x8, [x20]
  404ff8:	ldr	x8, [x8, x21, lsl #3]
  404ffc:	cbz	x8, 405018 <error@@Base+0x317c>
  405000:	cmp	w25, #0x1
  405004:	b.lt	405020 <error@@Base+0x3184>  // b.tstop
  405008:	adrp	x9, 425000 <error@@Base+0x23164>
  40500c:	ldr	w9, [x9, #1660]
  405010:	cbnz	w9, 405020 <error@@Base+0x3184>
  405014:	mov	w8, wzr
  405018:	cbnz	w8, 405038 <error@@Base+0x319c>
  40501c:	b	405044 <error@@Base+0x31a8>
  405020:	ldr	x0, [x8, #8]
  405024:	mov	x1, x23
  405028:	bl	401880 <fputs@plt>
  40502c:	add	w25, w25, #0x1
  405030:	mov	w8, #0x1                   	// #1
  405034:	cbz	w8, 405044 <error@@Base+0x31a8>
  405038:	add	x21, x21, #0x1
  40503c:	cmp	x21, x28
  405040:	b.lt	404ff4 <error@@Base+0x3158>  // b.tstop
  405044:	mov	w9, #0x28                  	// #40
  405048:	madd	x8, x27, x9, x26
  40504c:	ldr	x0, [x8, #24]!
  405050:	stur	x8, [x29, #-8]
  405054:	cbz	x0, 4051e4 <error@@Base+0x3348>
  405058:	cmp	w25, #0x1
  40505c:	b.lt	405078 <error@@Base+0x31dc>  // b.tstop
  405060:	adrp	x8, 425000 <error@@Base+0x23164>
  405064:	ldr	w8, [x8, #1660]
  405068:	cbnz	w8, 405078 <error@@Base+0x31dc>
  40506c:	mov	w8, #0x2                   	// #2
  405070:	cbnz	w8, 405224 <error@@Base+0x3388>
  405074:	b	4051e4 <error@@Base+0x3348>
  405078:	madd	x8, x27, x9, x26
  40507c:	ldrsw	x1, [x8, #32]!
  405080:	adrp	x3, 405000 <error@@Base+0x3164>
  405084:	mov	w2, #0x8                   	// #8
  405088:	add	x3, x3, #0x298
  40508c:	stur	x8, [x29, #-16]
  405090:	bl	401900 <qsort@plt>
  405094:	mov	w8, wzr
  405098:	stur	x27, [x29, #-32]
  40509c:	cbz	x19, 4050b0 <error@@Base+0x3214>
  4050a0:	mov	x9, x19
  4050a4:	ldr	x9, [x9]
  4050a8:	add	w8, w8, #0x1
  4050ac:	cbnz	x9, 4050a4 <error@@Base+0x3208>
  4050b0:	mov	w26, w8
  4050b4:	lsl	x0, x26, #3
  4050b8:	bl	405db8 <error@@Base+0x3f1c>
  4050bc:	mov	x27, x0
  4050c0:	cbz	x19, 4050d8 <error@@Base+0x323c>
  4050c4:	mov	x8, x27
  4050c8:	mov	x9, x19
  4050cc:	str	x9, [x8], #8
  4050d0:	ldr	x9, [x9]
  4050d4:	cbnz	x9, 4050cc <error@@Base+0x3230>
  4050d8:	adrp	x3, 405000 <error@@Base+0x3164>
  4050dc:	mov	w2, #0x8                   	// #8
  4050e0:	mov	x0, x27
  4050e4:	mov	x1, x26
  4050e8:	add	x3, x3, #0x2bc
  4050ec:	bl	401900 <qsort@plt>
  4050f0:	ldur	x8, [x29, #-16]
  4050f4:	ldr	w8, [x8]
  4050f8:	cmp	w8, #0x1
  4050fc:	b.lt	4051bc <error@@Base+0x3320>  // b.tstop
  405100:	mov	x22, xzr
  405104:	b	40511c <error@@Base+0x3280>
  405108:	ldur	x8, [x29, #-16]
  40510c:	add	x22, x22, #0x1
  405110:	ldrsw	x8, [x8]
  405114:	cmp	x22, x8
  405118:	b.ge	4051bc <error@@Base+0x3320>  // b.tcont
  40511c:	ldur	x8, [x29, #-8]
  405120:	ldr	x8, [x8]
  405124:	ldr	x20, [x8, x22, lsl #3]
  405128:	ldr	w8, [x20, #16]
  40512c:	cbz	w8, 405108 <error@@Base+0x326c>
  405130:	mov	w0, #0xa                   	// #10
  405134:	mov	x1, x23
  405138:	bl	4018e0 <putc@plt>
  40513c:	ldr	x0, [x20, #8]
  405140:	mov	x1, x23
  405144:	bl	401880 <fputs@plt>
  405148:	mov	w0, #0xa                   	// #10
  40514c:	mov	x1, x23
  405150:	bl	4018e0 <putc@plt>
  405154:	str	wzr, [x20, #16]
  405158:	cbz	w26, 405108 <error@@Base+0x326c>
  40515c:	mov	x28, xzr
  405160:	b	405170 <error@@Base+0x32d4>
  405164:	add	x28, x28, #0x1
  405168:	cmp	x28, x26
  40516c:	b.eq	405108 <error@@Base+0x326c>  // b.none
  405170:	ldr	x21, [x27, x28, lsl #3]
  405174:	ldr	x19, [x21, #24]
  405178:	cbz	x19, 405164 <error@@Base+0x32c8>
  40517c:	ldr	x24, [x21, #32]
  405180:	cmp	x19, x24
  405184:	b.eq	405164 <error@@Base+0x32c8>  // b.none
  405188:	ldr	x0, [x19, #8]
  40518c:	ldr	x1, [x20, #8]
  405190:	bl	401b50 <strcmp@plt>
  405194:	cbz	w0, 4051a4 <error@@Base+0x3308>
  405198:	ldr	x19, [x19]
  40519c:	cbnz	x19, 405180 <error@@Base+0x32e4>
  4051a0:	b	405164 <error@@Base+0x32c8>
  4051a4:	cmp	x19, x24
  4051a8:	b.eq	405164 <error@@Base+0x32c8>  // b.none
  4051ac:	ldr	x0, [x21, #8]
  4051b0:	mov	x1, x23
  4051b4:	bl	401880 <fputs@plt>
  4051b8:	b	405164 <error@@Base+0x32c8>
  4051bc:	mov	x0, x27
  4051c0:	add	w25, w25, #0x1
  4051c4:	bl	401b80 <free@plt>
  4051c8:	ldp	x22, x19, [sp, #32]
  4051cc:	ldp	x28, x26, [sp, #16]
  4051d0:	ldur	x27, [x29, #-32]
  4051d4:	ldr	x24, [sp, #8]
  4051d8:	mov	w8, wzr
  4051dc:	mov	w9, #0x28                  	// #40
  4051e0:	cbnz	w8, 405224 <error@@Base+0x3388>
  4051e4:	ldur	x8, [x29, #-24]
  4051e8:	cmp	x27, x8
  4051ec:	b.ge	405220 <error@@Base+0x3384>  // b.tcont
  4051f0:	madd	x8, x27, x9, x26
  4051f4:	ldr	w8, [x8, #36]
  4051f8:	cbnz	w8, 405220 <error@@Base+0x3384>
  4051fc:	madd	x8, x27, x9, x26
  405200:	ldr	x0, [x8]
  405204:	ldrsw	x2, [x8, #8]
  405208:	mov	w1, #0x1                   	// #1
  40520c:	mov	x3, x23
  405210:	bl	401bc0 <fwrite@plt>
  405214:	mov	w0, #0xa                   	// #10
  405218:	mov	x1, x23
  40521c:	bl	4018e0 <putc@plt>
  405220:	mov	w8, wzr
  405224:	cbnz	w8, 405234 <error@@Base+0x3398>
  405228:	add	x27, x27, #0x1
  40522c:	cmp	x27, x24
  405230:	b.ne	404fd8 <error@@Base+0x313c>  // b.any
  405234:	ldr	x8, [sp]
  405238:	cbz	x8, 405270 <error@@Base+0x33d4>
  40523c:	mov	x0, x23
  405240:	bl	401c30 <pclose@plt>
  405244:	b	405278 <error@@Base+0x33dc>
  405248:	adrp	x1, 414000 <error@@Base+0x12164>
  40524c:	add	x1, x1, #0x22b
  405250:	mov	x0, x25
  405254:	bl	401950 <fopen@plt>
  405258:	mov	x23, x0
  40525c:	cbnz	x0, 404fb0 <error@@Base+0x3114>
  405260:	mov	x0, x25
  405264:	bl	4018a0 <perror@plt>
  405268:	mov	w0, #0x1                   	// #1
  40526c:	bl	401890 <exit@plt>
  405270:	mov	x0, x23
  405274:	bl	401930 <fclose@plt>
  405278:	ldp	x20, x19, [sp, #160]
  40527c:	ldp	x22, x21, [sp, #144]
  405280:	ldp	x24, x23, [sp, #128]
  405284:	ldp	x26, x25, [sp, #112]
  405288:	ldp	x28, x27, [sp, #96]
  40528c:	ldp	x29, x30, [sp, #80]
  405290:	add	sp, sp, #0xb0
  405294:	ret
  405298:	stp	x29, x30, [sp, #-16]!
  40529c:	ldr	x8, [x0]
  4052a0:	ldr	x9, [x1]
  4052a4:	mov	x29, sp
  4052a8:	ldr	x0, [x8, #8]
  4052ac:	ldr	x1, [x9, #8]
  4052b0:	bl	401b50 <strcmp@plt>
  4052b4:	ldp	x29, x30, [sp], #16
  4052b8:	ret
  4052bc:	stp	x29, x30, [sp, #-48]!
  4052c0:	stp	x22, x21, [sp, #16]
  4052c4:	stp	x20, x19, [sp, #32]
  4052c8:	ldr	x8, [x0]
  4052cc:	ldr	x9, [x1]
  4052d0:	mov	w1, #0x3a                  	// #58
  4052d4:	mov	x29, sp
  4052d8:	ldr	x20, [x8, #8]
  4052dc:	ldr	x19, [x9, #8]
  4052e0:	mov	x0, x20
  4052e4:	bl	401bb0 <strchr@plt>
  4052e8:	mov	x21, x0
  4052ec:	mov	w1, #0x3a                  	// #58
  4052f0:	mov	x0, x19
  4052f4:	bl	401bb0 <strchr@plt>
  4052f8:	mov	x22, x0
  4052fc:	cbz	x21, 405310 <error@@Base+0x3474>
  405300:	sub	x21, x21, x20
  405304:	cbz	x22, 405320 <error@@Base+0x3484>
  405308:	sub	x0, x22, x19
  40530c:	b	405328 <error@@Base+0x348c>
  405310:	mov	x0, x20
  405314:	bl	401870 <strlen@plt>
  405318:	mov	x21, x0
  40531c:	cbnz	x22, 405308 <error@@Base+0x346c>
  405320:	mov	x0, x19
  405324:	bl	401870 <strlen@plt>
  405328:	cmp	w21, w0
  40532c:	csel	x8, x0, x21, gt
  405330:	sxtw	x2, w8
  405334:	mov	x0, x20
  405338:	mov	x1, x19
  40533c:	bl	405934 <error@@Base+0x3a98>
  405340:	ldp	x20, x19, [sp, #32]
  405344:	ldp	x22, x21, [sp, #16]
  405348:	ldp	x29, x30, [sp], #48
  40534c:	ret
  405350:	sub	sp, sp, #0x80
  405354:	stp	x29, x30, [sp, #32]
  405358:	add	x29, sp, #0x20
  40535c:	stp	x28, x27, [sp, #48]
  405360:	stp	x26, x25, [sp, #64]
  405364:	stp	x24, x23, [sp, #80]
  405368:	stp	x22, x21, [sp, #96]
  40536c:	stp	x20, x19, [sp, #112]
  405370:	stur	w5, [x29, #-4]
  405374:	str	x3, [sp, #16]
  405378:	cbz	x0, 405698 <error@@Base+0x37fc>
  40537c:	mov	x24, x2
  405380:	cbz	x2, 405698 <error@@Base+0x37fc>
  405384:	ldr	x21, [sp, #16]
  405388:	ldur	w9, [x29, #-4]
  40538c:	mov	x27, x0
  405390:	mov	x19, x7
  405394:	add	x8, x6, x21
  405398:	sub	x9, x6, w9, sxtw
  40539c:	udiv	x8, x8, x9
  4053a0:	mul	x8, x6, x8
  4053a4:	add	x0, x6, x8, lsl #1
  4053a8:	mov	x22, x6
  4053ac:	mov	w26, w4
  4053b0:	mov	x25, x1
  4053b4:	bl	405db8 <error@@Base+0x3f1c>
  4053b8:	mov	x1, x27
  4053bc:	mov	x2, x25
  4053c0:	mov	x20, x0
  4053c4:	strb	wzr, [x0]
  4053c8:	bl	401be0 <strncat@plt>
  4053cc:	sub	w8, w26, #0x2
  4053d0:	sxtw	x8, w8
  4053d4:	cmp	x8, x25
  4053d8:	str	x19, [sp]
  4053dc:	b.cs	405438 <error@@Base+0x359c>  // b.hs, b.nlast
  4053e0:	cmp	x21, #0x2
  4053e4:	mov	x27, x21
  4053e8:	b.cc	405488 <error@@Base+0x35ec>  // b.lo, b.ul, b.last
  4053ec:	mov	x0, x20
  4053f0:	bl	401870 <strlen@plt>
  4053f4:	mov	w8, #0xa                   	// #10
  4053f8:	cmp	w26, #0x2
  4053fc:	mov	x25, xzr
  405400:	strh	w8, [x20, x0]
  405404:	b.lt	405488 <error@@Base+0x35ec>  // b.tstop
  405408:	sub	w19, w26, #0x1
  40540c:	mov	w21, #0x20                  	// #32
  405410:	mov	w1, #0x20                  	// #32
  405414:	mov	x0, x25
  405418:	bl	4056b8 <error@@Base+0x381c>
  40541c:	mov	x25, x0
  405420:	mov	x0, x20
  405424:	bl	401870 <strlen@plt>
  405428:	subs	w19, w19, #0x1
  40542c:	strh	w21, [x20, x0]
  405430:	b.ne	405410 <error@@Base+0x3574>  // b.any
  405434:	b	405488 <error@@Base+0x35ec>
  405438:	cmp	x21, #0x3
  40543c:	mov	x27, x21
  405440:	b.cc	405488 <error@@Base+0x35ec>  // b.lo, b.ul, b.last
  405444:	mvn	x8, x25
  405448:	add	x19, x8, w26, sxtw
  40544c:	cbz	x19, 405488 <error@@Base+0x35ec>
  405450:	mov	w21, #0x1                   	// #1
  405454:	mov	w23, #0x20                  	// #32
  405458:	mov	w1, #0x20                  	// #32
  40545c:	mov	x0, x25
  405460:	bl	4056b8 <error@@Base+0x381c>
  405464:	mov	x25, x0
  405468:	mov	x0, x20
  40546c:	bl	401870 <strlen@plt>
  405470:	cmp	x27, #0x3
  405474:	strh	w23, [x20, x0]
  405478:	b.cc	405488 <error@@Base+0x35ec>  // b.lo, b.ul, b.last
  40547c:	cmp	x19, x21
  405480:	add	x21, x21, #0x1
  405484:	b.hi	405458 <error@@Base+0x35bc>  // b.pmore
  405488:	cmp	x27, #0x3
  40548c:	adrp	x19, 425000 <error@@Base+0x23164>
  405490:	b.cs	40549c <error@@Base+0x3600>  // b.hs, b.nlast
  405494:	mov	x21, xzr
  405498:	b	405654 <error@@Base+0x37b8>
  40549c:	ldur	w8, [x29, #-4]
  4054a0:	str	x24, [sp, #8]
  4054a4:	mov	x24, xzr
  4054a8:	mov	x21, xzr
  4054ac:	sub	w8, w8, #0x1
  4054b0:	mov	w23, #0x20                  	// #32
  4054b4:	stur	w8, [x29, #-8]
  4054b8:	ldr	x9, [sp, #8]
  4054bc:	adrp	x8, 425000 <error@@Base+0x23164>
  4054c0:	ldr	x8, [x8, #1760]
  4054c4:	add	x28, x21, #0x1
  4054c8:	ldrb	w27, [x9, x24]
  4054cc:	cmp	x28, x8
  4054d0:	b.cc	4054ec <error@@Base+0x3650>  // b.lo, b.ul, b.last
  4054d4:	ldr	x0, [x19, #1752]
  4054d8:	adrp	x8, 425000 <error@@Base+0x23164>
  4054dc:	add	x1, x21, #0x2
  4054e0:	str	x28, [x8, #1760]
  4054e4:	bl	405e10 <error@@Base+0x3f74>
  4054e8:	str	x0, [x19, #1752]
  4054ec:	cmp	w27, #0xa
  4054f0:	b.ne	405538 <error@@Base+0x369c>  // b.any
  4054f4:	ldr	x1, [x19, #1752]
  4054f8:	mov	x0, x20
  4054fc:	mov	x2, x28
  405500:	strb	w27, [x1, x21]
  405504:	bl	401be0 <strncat@plt>
  405508:	mov	x25, xzr
  40550c:	mov	x21, xzr
  405510:	b	40563c <error@@Base+0x37a0>
  405514:	add	x2, x21, #0x1
  405518:	mov	w8, #0xa                   	// #10
  40551c:	mov	x0, x20
  405520:	strb	w8, [x1, x21]
  405524:	bl	401be0 <strncat@plt>
  405528:	mov	x25, xzr
  40552c:	mov	x21, xzr
  405530:	mov	w8, #0x1                   	// #1
  405534:	tbz	w8, #0, 40563c <error@@Base+0x37a0>
  405538:	mov	x0, x25
  40553c:	mov	w1, w27
  405540:	bl	4056b8 <error@@Base+0x381c>
  405544:	ldr	x8, [x19, #1752]
  405548:	mov	x25, x0
  40554c:	cmp	x0, x22
  405550:	b.ls	405630 <error@@Base+0x3794>  // b.plast
  405554:	sub	x9, x8, #0x1
  405558:	mov	x10, x21
  40555c:	cbz	x10, 4055a0 <error@@Base+0x3704>
  405560:	ldrb	w11, [x9, x10]
  405564:	sub	x8, x10, #0x1
  405568:	cmp	w11, #0x20
  40556c:	b.eq	40557c <error@@Base+0x36e0>  // b.none
  405570:	cmp	w11, #0x9
  405574:	mov	x10, x8
  405578:	b.ne	40555c <error@@Base+0x36c0>  // b.any
  40557c:	mov	w9, #0x1                   	// #1
  405580:	cbnz	w9, 4055ac <error@@Base+0x3710>
  405584:	ldr	x1, [x19, #1752]
  405588:	cbnz	x21, 405514 <error@@Base+0x3678>
  40558c:	mov	w21, #0x1                   	// #1
  405590:	mov	w8, wzr
  405594:	strb	w27, [x1]
  405598:	tbnz	wzr, #0, 405538 <error@@Base+0x369c>
  40559c:	b	40563c <error@@Base+0x37a0>
  4055a0:	mov	w9, wzr
  4055a4:	mov	x8, xzr
  4055a8:	cbz	w9, 405584 <error@@Base+0x36e8>
  4055ac:	ldr	x1, [x19, #1752]
  4055b0:	add	x25, x8, #0x1
  4055b4:	mov	x0, x20
  4055b8:	mov	x2, x25
  4055bc:	bl	401be0 <strncat@plt>
  4055c0:	bl	401870 <strlen@plt>
  4055c4:	ldur	w8, [x29, #-4]
  4055c8:	cmp	w8, #0x2
  4055cc:	mov	w8, #0xa                   	// #10
  4055d0:	strh	w8, [x20, x0]
  4055d4:	b.lt	4055f0 <error@@Base+0x3754>  // b.tstop
  4055d8:	ldur	w26, [x29, #-8]
  4055dc:	mov	x0, x20
  4055e0:	bl	401870 <strlen@plt>
  4055e4:	subs	w26, w26, #0x1
  4055e8:	strh	w23, [x20, x0]
  4055ec:	b.ne	4055dc <error@@Base+0x3740>  // b.any
  4055f0:	ldr	x28, [x19, #1752]
  4055f4:	sub	x21, x21, x25
  4055f8:	mov	x2, x21
  4055fc:	add	x1, x28, x25
  405600:	mov	x0, x28
  405604:	bl	401850 <memmove@plt>
  405608:	mov	x25, xzr
  40560c:	cbz	x21, 405530 <error@@Base+0x3694>
  405610:	mov	x26, x21
  405614:	ldrb	w1, [x28], #1
  405618:	mov	x0, x25
  40561c:	bl	4056b8 <error@@Base+0x381c>
  405620:	subs	x26, x26, #0x1
  405624:	mov	x25, x0
  405628:	b.ne	405614 <error@@Base+0x3778>  // b.any
  40562c:	b	405530 <error@@Base+0x3694>
  405630:	add	x9, x21, #0x1
  405634:	strb	w27, [x8, x21]
  405638:	mov	x21, x9
  40563c:	ldr	x27, [sp, #16]
  405640:	cmp	x27, #0x3
  405644:	b.cc	405654 <error@@Base+0x37b8>  // b.lo, b.ul, b.last
  405648:	add	x24, x24, #0x1
  40564c:	cmp	x24, x27
  405650:	b.cc	4054b8 <error@@Base+0x361c>  // b.lo, b.ul, b.last
  405654:	ldr	x22, [x29, #96]
  405658:	cmp	x27, #0x2
  40565c:	b.hi	405670 <error@@Base+0x37d4>  // b.pmore
  405660:	mov	x0, x20
  405664:	bl	401870 <strlen@plt>
  405668:	mov	w8, #0xa                   	// #10
  40566c:	strh	w8, [x20, x0]
  405670:	cbz	x21, 405684 <error@@Base+0x37e8>
  405674:	ldr	x1, [x19, #1752]
  405678:	mov	x0, x20
  40567c:	mov	x2, x21
  405680:	bl	401be0 <strncat@plt>
  405684:	ldr	x8, [sp]
  405688:	mov	x0, x20
  40568c:	str	x20, [x8]
  405690:	bl	401870 <strlen@plt>
  405694:	str	x0, [x22]
  405698:	ldp	x20, x19, [sp, #112]
  40569c:	ldp	x22, x21, [sp, #96]
  4056a0:	ldp	x24, x23, [sp, #80]
  4056a4:	ldp	x26, x25, [sp, #64]
  4056a8:	ldp	x28, x27, [sp, #48]
  4056ac:	ldp	x29, x30, [sp, #32]
  4056b0:	add	sp, sp, #0x80
  4056b4:	ret
  4056b8:	and	w8, w1, #0xff
  4056bc:	cmp	w8, #0xd
  4056c0:	b.eq	4056e4 <error@@Base+0x3848>  // b.none
  4056c4:	cmp	w8, #0x9
  4056c8:	b.eq	4056ec <error@@Base+0x3850>  // b.none
  4056cc:	cmp	w8, #0x8
  4056d0:	b.ne	4056f8 <error@@Base+0x385c>  // b.any
  4056d4:	sub	x8, x0, #0x1
  4056d8:	cmp	x0, #0x0
  4056dc:	csel	x0, xzr, x8, eq  // eq = none
  4056e0:	ret
  4056e4:	mov	x0, xzr
  4056e8:	ret
  4056ec:	and	x8, x0, #0xfffffffffffffff8
  4056f0:	add	x0, x8, #0x8
  4056f4:	ret
  4056f8:	add	x0, x0, #0x1
  4056fc:	ret
  405700:	sub	sp, sp, #0xc0
  405704:	cmp	x0, x1
  405708:	stp	x29, x30, [sp, #128]
  40570c:	str	x23, [sp, #144]
  405710:	stp	x22, x21, [sp, #160]
  405714:	stp	x20, x19, [sp, #176]
  405718:	add	x29, sp, #0x80
  40571c:	b.eq	405874 <error@@Base+0x39d8>  // b.none
  405720:	mov	x19, x1
  405724:	mov	x20, x0
  405728:	bl	401b90 <__ctype_get_mb_cur_max@plt>
  40572c:	cmp	x0, #0x1
  405730:	b.ls	40587c <error@@Base+0x39e0>  // b.plast
  405734:	str	x20, [sp, #80]
  405738:	mov	w20, #0xffffffff            	// #-1
  40573c:	mov	w21, #0x1                   	// #1
  405740:	strb	wzr, [sp, #64]
  405744:	stur	xzr, [sp, #68]
  405748:	strb	wzr, [sp, #76]
  40574c:	str	x19, [sp, #16]
  405750:	strb	wzr, [sp]
  405754:	stur	xzr, [sp, #4]
  405758:	strb	wzr, [sp, #12]
  40575c:	b	40578c <error@@Base+0x38f0>
  405760:	ldp	x9, x8, [sp, #80]
  405764:	ldp	x11, x10, [sp, #16]
  405768:	mov	w0, w22
  40576c:	strb	wzr, [sp, #76]
  405770:	add	x8, x9, x8
  405774:	add	x9, x11, x10
  405778:	str	x8, [sp, #80]
  40577c:	mov	w8, #0x1                   	// #1
  405780:	strb	wzr, [sp, #12]
  405784:	str	x9, [sp, #16]
  405788:	tbz	w8, #0, 40591c <error@@Base+0x3a80>
  40578c:	add	x0, sp, #0x40
  405790:	bl	405b88 <error@@Base+0x3cec>
  405794:	ldrb	w8, [sp, #96]
  405798:	cbz	w8, 4057a4 <error@@Base+0x3908>
  40579c:	ldr	w8, [sp, #100]
  4057a0:	cbz	w8, 4058d8 <error@@Base+0x3a3c>
  4057a4:	mov	x0, sp
  4057a8:	bl	405b88 <error@@Base+0x3cec>
  4057ac:	ldrb	w8, [sp, #32]
  4057b0:	cbz	w8, 4057bc <error@@Base+0x3920>
  4057b4:	ldr	w9, [sp, #36]
  4057b8:	cbz	w9, 4058d8 <error@@Base+0x3a3c>
  4057bc:	ldrb	w9, [sp, #96]
  4057c0:	cbz	w9, 4057ec <error@@Base+0x3950>
  4057c4:	cbz	w8, 4057fc <error@@Base+0x3960>
  4057c8:	ldr	w0, [sp, #100]
  4057cc:	bl	401cc0 <towlower@plt>
  4057d0:	ldr	w8, [sp, #36]
  4057d4:	mov	w19, w0
  4057d8:	mov	w0, w8
  4057dc:	bl	401cc0 <towlower@plt>
  4057e0:	sub	w0, w19, w0
  4057e4:	cbnz	w0, 405864 <error@@Base+0x39c8>
  4057e8:	b	405760 <error@@Base+0x38c4>
  4057ec:	cbz	w8, 405808 <error@@Base+0x396c>
  4057f0:	mov	w0, #0x1                   	// #1
  4057f4:	cbnz	w0, 405864 <error@@Base+0x39c8>
  4057f8:	b	405760 <error@@Base+0x38c4>
  4057fc:	mov	w0, #0xffffffff            	// #-1
  405800:	cbnz	w0, 405864 <error@@Base+0x39c8>
  405804:	b	405760 <error@@Base+0x38c4>
  405808:	ldr	x2, [sp, #88]
  40580c:	ldr	x8, [sp, #24]
  405810:	cmp	x2, x8
  405814:	b.ne	40582c <error@@Base+0x3990>  // b.any
  405818:	ldr	x0, [sp, #80]
  40581c:	ldr	x1, [sp, #16]
  405820:	bl	401b10 <memcmp@plt>
  405824:	cbnz	w0, 405864 <error@@Base+0x39c8>
  405828:	b	405760 <error@@Base+0x38c4>
  40582c:	ldr	x0, [sp, #80]
  405830:	ldr	x1, [sp, #16]
  405834:	cmp	x2, x8
  405838:	b.cs	405850 <error@@Base+0x39b4>  // b.hs, b.nlast
  40583c:	bl	401b10 <memcmp@plt>
  405840:	cmp	w0, #0x1
  405844:	cneg	w0, w20, ge  // ge = tcont
  405848:	cbnz	w0, 405864 <error@@Base+0x39c8>
  40584c:	b	405760 <error@@Base+0x38c4>
  405850:	mov	x2, x8
  405854:	bl	401b10 <memcmp@plt>
  405858:	cmp	w0, #0x0
  40585c:	cneg	w0, w21, lt  // lt = tstop
  405860:	cbz	w0, 405760 <error@@Base+0x38c4>
  405864:	mov	w22, w0
  405868:	mov	w8, wzr
  40586c:	tbnz	wzr, #0, 40578c <error@@Base+0x38f0>
  405870:	b	40591c <error@@Base+0x3a80>
  405874:	mov	w0, wzr
  405878:	b	40591c <error@@Base+0x3a80>
  40587c:	bl	401b60 <__ctype_b_loc@plt>
  405880:	ldr	x21, [x0]
  405884:	ldrb	w22, [x20]
  405888:	ldrh	w8, [x21, x22, lsl #1]
  40588c:	tbz	w8, #8, 4058a0 <error@@Base+0x3a04>
  405890:	bl	401910 <__ctype_tolower_loc@plt>
  405894:	ldr	x8, [x0]
  405898:	lsl	x9, x22, #2
  40589c:	ldrb	w22, [x8, x9]
  4058a0:	ldrb	w23, [x19]
  4058a4:	ldrh	w8, [x21, x23, lsl #1]
  4058a8:	tbz	w8, #8, 4058bc <error@@Base+0x3a20>
  4058ac:	bl	401910 <__ctype_tolower_loc@plt>
  4058b0:	ldr	x8, [x0]
  4058b4:	lsl	x9, x23, #2
  4058b8:	ldrb	w23, [x8, x9]
  4058bc:	cbz	w22, 4058d0 <error@@Base+0x3a34>
  4058c0:	add	x20, x20, #0x1
  4058c4:	cmp	w22, w23
  4058c8:	add	x19, x19, #0x1
  4058cc:	b.eq	405884 <error@@Base+0x39e8>  // b.none
  4058d0:	sub	w0, w22, w23
  4058d4:	b	40591c <error@@Base+0x3a80>
  4058d8:	add	x0, sp, #0x40
  4058dc:	bl	405b88 <error@@Base+0x3cec>
  4058e0:	ldrb	w8, [sp, #96]
  4058e4:	mov	w0, #0x1                   	// #1
  4058e8:	cbz	w8, 40591c <error@@Base+0x3a80>
  4058ec:	ldr	w8, [sp, #100]
  4058f0:	cbnz	w8, 40591c <error@@Base+0x3a80>
  4058f4:	mov	x0, sp
  4058f8:	bl	405b88 <error@@Base+0x3cec>
  4058fc:	ldrb	w8, [sp, #32]
  405900:	ldr	w9, [sp, #36]
  405904:	cmp	w8, #0x0
  405908:	cset	w8, eq  // eq = none
  40590c:	cmp	w9, #0x0
  405910:	cset	w9, ne  // ne = any
  405914:	orr	w8, w8, w9
  405918:	sbfx	w0, w8, #0, #1
  40591c:	ldp	x20, x19, [sp, #176]
  405920:	ldp	x22, x21, [sp, #160]
  405924:	ldr	x23, [sp, #144]
  405928:	ldp	x29, x30, [sp, #128]
  40592c:	add	sp, sp, #0xc0
  405930:	ret
  405934:	sub	sp, sp, #0xc0
  405938:	stp	x22, x21, [sp, #160]
  40593c:	mov	x21, x0
  405940:	cmp	x0, x1
  405944:	mov	w0, wzr
  405948:	stp	x29, x30, [sp, #128]
  40594c:	stp	x24, x23, [sp, #144]
  405950:	stp	x20, x19, [sp, #176]
  405954:	add	x29, sp, #0x80
  405958:	b.eq	405b70 <error@@Base+0x3cd4>  // b.none
  40595c:	mov	x19, x2
  405960:	cbz	x2, 405b70 <error@@Base+0x3cd4>
  405964:	mov	x20, x1
  405968:	bl	401b90 <__ctype_get_mb_cur_max@plt>
  40596c:	cmp	x0, #0x1
  405970:	b.ls	405ac4 <error@@Base+0x3c28>  // b.plast
  405974:	str	x21, [sp, #80]
  405978:	mov	w21, #0xffffffff            	// #-1
  40597c:	mov	w22, #0x1                   	// #1
  405980:	strb	wzr, [sp, #64]
  405984:	stur	xzr, [sp, #68]
  405988:	strb	wzr, [sp, #76]
  40598c:	str	x20, [sp, #16]
  405990:	strb	wzr, [sp]
  405994:	stur	xzr, [sp, #4]
  405998:	strb	wzr, [sp, #12]
  40599c:	b	4059ac <error@@Base+0x3b10>
  4059a0:	mov	w8, wzr
  4059a4:	mov	w23, w0
  4059a8:	tbz	w8, #0, 405b70 <error@@Base+0x3cd4>
  4059ac:	add	x0, sp, #0x40
  4059b0:	bl	405b88 <error@@Base+0x3cec>
  4059b4:	ldrb	w8, [sp, #96]
  4059b8:	cbz	w8, 4059c4 <error@@Base+0x3b28>
  4059bc:	ldr	w8, [sp, #100]
  4059c0:	cbz	w8, 405b2c <error@@Base+0x3c90>
  4059c4:	mov	x0, sp
  4059c8:	bl	405b88 <error@@Base+0x3cec>
  4059cc:	ldrb	w8, [sp, #32]
  4059d0:	cbz	w8, 4059dc <error@@Base+0x3b40>
  4059d4:	ldr	w9, [sp, #36]
  4059d8:	cbz	w9, 405b2c <error@@Base+0x3c90>
  4059dc:	ldrb	w9, [sp, #96]
  4059e0:	cbz	w9, 405a0c <error@@Base+0x3b70>
  4059e4:	cbz	w8, 405a1c <error@@Base+0x3b80>
  4059e8:	ldr	w0, [sp, #100]
  4059ec:	bl	401cc0 <towlower@plt>
  4059f0:	ldr	w8, [sp, #36]
  4059f4:	mov	w20, w0
  4059f8:	mov	w0, w8
  4059fc:	bl	401cc0 <towlower@plt>
  405a00:	sub	w0, w20, w0
  405a04:	cbnz	w0, 4059a0 <error@@Base+0x3b04>
  405a08:	b	405a84 <error@@Base+0x3be8>
  405a0c:	cbz	w8, 405a28 <error@@Base+0x3b8c>
  405a10:	mov	w0, #0x1                   	// #1
  405a14:	cbnz	w0, 4059a0 <error@@Base+0x3b04>
  405a18:	b	405a84 <error@@Base+0x3be8>
  405a1c:	mov	w0, #0xffffffff            	// #-1
  405a20:	cbnz	w0, 4059a0 <error@@Base+0x3b04>
  405a24:	b	405a84 <error@@Base+0x3be8>
  405a28:	ldr	x2, [sp, #88]
  405a2c:	ldr	x8, [sp, #24]
  405a30:	cmp	x2, x8
  405a34:	b.ne	405a4c <error@@Base+0x3bb0>  // b.any
  405a38:	ldr	x0, [sp, #80]
  405a3c:	ldr	x1, [sp, #16]
  405a40:	bl	401b10 <memcmp@plt>
  405a44:	cbnz	w0, 4059a0 <error@@Base+0x3b04>
  405a48:	b	405a84 <error@@Base+0x3be8>
  405a4c:	ldr	x0, [sp, #80]
  405a50:	ldr	x1, [sp, #16]
  405a54:	cmp	x2, x8
  405a58:	b.cs	405a70 <error@@Base+0x3bd4>  // b.hs, b.nlast
  405a5c:	bl	401b10 <memcmp@plt>
  405a60:	cmp	w0, #0x1
  405a64:	cneg	w0, w21, ge  // ge = tcont
  405a68:	cbnz	w0, 4059a0 <error@@Base+0x3b04>
  405a6c:	b	405a84 <error@@Base+0x3be8>
  405a70:	mov	x2, x8
  405a74:	bl	401b10 <memcmp@plt>
  405a78:	cmp	w0, #0x0
  405a7c:	cneg	w0, w22, lt  // lt = tstop
  405a80:	cbnz	w0, 4059a0 <error@@Base+0x3b04>
  405a84:	subs	x19, x19, #0x1
  405a88:	b.eq	405ab8 <error@@Base+0x3c1c>  // b.none
  405a8c:	ldp	x9, x8, [sp, #80]
  405a90:	ldp	x11, x10, [sp, #16]
  405a94:	mov	w0, w23
  405a98:	strb	wzr, [sp, #76]
  405a9c:	add	x8, x9, x8
  405aa0:	add	x9, x11, x10
  405aa4:	str	x8, [sp, #80]
  405aa8:	mov	w8, #0x1                   	// #1
  405aac:	strb	wzr, [sp, #12]
  405ab0:	str	x9, [sp, #16]
  405ab4:	b	4059a4 <error@@Base+0x3b08>
  405ab8:	mov	w8, wzr
  405abc:	mov	w0, wzr
  405ac0:	b	4059a4 <error@@Base+0x3b08>
  405ac4:	bl	401b60 <__ctype_b_loc@plt>
  405ac8:	ldr	x22, [x0]
  405acc:	ldrb	w23, [x21]
  405ad0:	sub	x19, x19, #0x1
  405ad4:	ldrh	w8, [x22, x23, lsl #1]
  405ad8:	tbz	w8, #8, 405aec <error@@Base+0x3c50>
  405adc:	bl	401910 <__ctype_tolower_loc@plt>
  405ae0:	ldr	x8, [x0]
  405ae4:	lsl	x9, x23, #2
  405ae8:	ldrb	w23, [x8, x9]
  405aec:	ldrb	w24, [x20]
  405af0:	ldrh	w8, [x22, x24, lsl #1]
  405af4:	tbz	w8, #8, 405b08 <error@@Base+0x3c6c>
  405af8:	bl	401910 <__ctype_tolower_loc@plt>
  405afc:	ldr	x8, [x0]
  405b00:	lsl	x9, x24, #2
  405b04:	ldrb	w24, [x8, x9]
  405b08:	cbz	x19, 405b24 <error@@Base+0x3c88>
  405b0c:	cbz	w23, 405b24 <error@@Base+0x3c88>
  405b10:	cmp	w23, w24
  405b14:	b.ne	405b24 <error@@Base+0x3c88>  // b.any
  405b18:	add	x21, x21, #0x1
  405b1c:	add	x20, x20, #0x1
  405b20:	b	405acc <error@@Base+0x3c30>
  405b24:	sub	w0, w23, w24
  405b28:	b	405b70 <error@@Base+0x3cd4>
  405b2c:	add	x0, sp, #0x40
  405b30:	bl	405b88 <error@@Base+0x3cec>
  405b34:	ldrb	w8, [sp, #96]
  405b38:	mov	w0, #0x1                   	// #1
  405b3c:	cbz	w8, 405b70 <error@@Base+0x3cd4>
  405b40:	ldr	w8, [sp, #100]
  405b44:	cbnz	w8, 405b70 <error@@Base+0x3cd4>
  405b48:	mov	x0, sp
  405b4c:	bl	405b88 <error@@Base+0x3cec>
  405b50:	ldrb	w8, [sp, #32]
  405b54:	ldr	w9, [sp, #36]
  405b58:	cmp	w8, #0x0
  405b5c:	cset	w8, eq  // eq = none
  405b60:	cmp	w9, #0x0
  405b64:	cset	w9, ne  // ne = any
  405b68:	orr	w8, w8, w9
  405b6c:	sbfx	w0, w8, #0, #1
  405b70:	ldp	x20, x19, [sp, #176]
  405b74:	ldp	x22, x21, [sp, #160]
  405b78:	ldp	x24, x23, [sp, #144]
  405b7c:	ldp	x29, x30, [sp, #128]
  405b80:	add	sp, sp, #0xc0
  405b84:	ret
  405b88:	stp	x29, x30, [sp, #-48]!
  405b8c:	stp	x22, x21, [sp, #16]
  405b90:	stp	x20, x19, [sp, #32]
  405b94:	ldrb	w8, [x0, #12]
  405b98:	mov	x29, sp
  405b9c:	cbnz	w8, 405c90 <error@@Base+0x3df4>
  405ba0:	ldrb	w8, [x0]
  405ba4:	mov	x19, x0
  405ba8:	cbnz	w8, 405bec <error@@Base+0x3d50>
  405bac:	ldr	x8, [x19, #16]
  405bb0:	ldrb	w0, [x8]
  405bb4:	bl	412c5c <error@@Base+0x10dc0>
  405bb8:	tbz	w0, #0, 405bd8 <error@@Base+0x3d3c>
  405bbc:	ldr	x8, [x19, #16]
  405bc0:	mov	w9, #0x1                   	// #1
  405bc4:	str	x9, [x19, #24]
  405bc8:	ldrb	w8, [x8]
  405bcc:	strb	w9, [x19, #32]
  405bd0:	str	w8, [x19, #36]
  405bd4:	b	405c88 <error@@Base+0x3dec>
  405bd8:	add	x0, x19, #0x4
  405bdc:	bl	401ad0 <mbsinit@plt>
  405be0:	cbz	w0, 405ca0 <error@@Base+0x3e04>
  405be4:	mov	w8, #0x1                   	// #1
  405be8:	strb	w8, [x19]
  405bec:	ldr	x22, [x19, #16]
  405bf0:	add	x21, x19, #0x24
  405bf4:	bl	401b90 <__ctype_get_mb_cur_max@plt>
  405bf8:	mov	x1, x0
  405bfc:	mov	x0, x22
  405c00:	bl	405d54 <error@@Base+0x3eb8>
  405c04:	add	x20, x19, #0x4
  405c08:	mov	x2, x0
  405c0c:	mov	x0, x21
  405c10:	mov	x1, x22
  405c14:	mov	x3, x20
  405c18:	bl	406000 <error@@Base+0x4164>
  405c1c:	cmn	x0, #0x2
  405c20:	str	x0, [x19, #24]
  405c24:	b.eq	405c78 <error@@Base+0x3ddc>  // b.none
  405c28:	cbz	x0, 405c40 <error@@Base+0x3da4>
  405c2c:	cmn	x0, #0x1
  405c30:	b.ne	405c5c <error@@Base+0x3dc0>  // b.any
  405c34:	mov	w8, #0x1                   	// #1
  405c38:	str	x8, [x19, #24]
  405c3c:	b	405c84 <error@@Base+0x3de8>
  405c40:	ldr	x8, [x19, #16]
  405c44:	mov	w9, #0x1                   	// #1
  405c48:	str	x9, [x19, #24]
  405c4c:	ldrb	w8, [x8]
  405c50:	cbnz	w8, 405cc0 <error@@Base+0x3e24>
  405c54:	ldr	w8, [x21]
  405c58:	cbnz	w8, 405ce0 <error@@Base+0x3e44>
  405c5c:	mov	w8, #0x1                   	// #1
  405c60:	mov	x0, x20
  405c64:	strb	w8, [x19, #32]
  405c68:	bl	401ad0 <mbsinit@plt>
  405c6c:	cbz	w0, 405c88 <error@@Base+0x3dec>
  405c70:	strb	wzr, [x19]
  405c74:	b	405c88 <error@@Base+0x3dec>
  405c78:	ldr	x0, [x19, #16]
  405c7c:	bl	401870 <strlen@plt>
  405c80:	str	x0, [x19, #24]
  405c84:	strb	wzr, [x19, #32]
  405c88:	mov	w8, #0x1                   	// #1
  405c8c:	strb	w8, [x19, #12]
  405c90:	ldp	x20, x19, [sp, #32]
  405c94:	ldp	x22, x21, [sp, #16]
  405c98:	ldp	x29, x30, [sp], #48
  405c9c:	ret
  405ca0:	adrp	x0, 414000 <error@@Base+0x12164>
  405ca4:	adrp	x1, 414000 <error@@Base+0x12164>
  405ca8:	adrp	x3, 414000 <error@@Base+0x12164>
  405cac:	add	x0, x0, #0x4a4
  405cb0:	add	x1, x1, #0x4bb
  405cb4:	add	x3, x3, #0x4c7
  405cb8:	mov	w2, #0x96                  	// #150
  405cbc:	bl	401c70 <__assert_fail@plt>
  405cc0:	adrp	x0, 414000 <error@@Base+0x12164>
  405cc4:	adrp	x1, 414000 <error@@Base+0x12164>
  405cc8:	adrp	x3, 414000 <error@@Base+0x12164>
  405ccc:	add	x0, x0, #0x4f7
  405cd0:	add	x1, x1, #0x4bb
  405cd4:	add	x3, x3, #0x4c7
  405cd8:	mov	w2, #0xb2                  	// #178
  405cdc:	bl	401c70 <__assert_fail@plt>
  405ce0:	adrp	x0, 414000 <error@@Base+0x12164>
  405ce4:	adrp	x1, 414000 <error@@Base+0x12164>
  405ce8:	adrp	x3, 414000 <error@@Base+0x12164>
  405cec:	add	x0, x0, #0x50e
  405cf0:	add	x1, x1, #0x4bb
  405cf4:	add	x3, x3, #0x4c7
  405cf8:	mov	w2, #0xb3                  	// #179
  405cfc:	bl	401c70 <__assert_fail@plt>
  405d00:	ldr	x8, [x0, #16]
  405d04:	add	x8, x8, x1
  405d08:	str	x8, [x0, #16]
  405d0c:	ret
  405d10:	stp	x29, x30, [sp, #-16]!
  405d14:	ldrb	w8, [x1]
  405d18:	mov	x29, sp
  405d1c:	strb	w8, [x0]
  405d20:	cbz	w8, 405d30 <error@@Base+0x3e94>
  405d24:	ldur	x8, [x1, #4]
  405d28:	stur	x8, [x0, #4]
  405d2c:	b	405d34 <error@@Base+0x3e98>
  405d30:	stur	xzr, [x0, #4]
  405d34:	ldrb	w9, [x1, #12]
  405d38:	add	x8, x0, #0x10
  405d3c:	add	x1, x1, #0x10
  405d40:	strb	w9, [x0, #12]
  405d44:	mov	x0, x8
  405d48:	bl	412bf8 <error@@Base+0x10d5c>
  405d4c:	ldp	x29, x30, [sp], #16
  405d50:	ret
  405d54:	stp	x29, x30, [sp, #-32]!
  405d58:	stp	x20, x19, [sp, #16]
  405d5c:	mov	x19, x1
  405d60:	mov	w1, wzr
  405d64:	mov	x2, x19
  405d68:	mov	x29, sp
  405d6c:	mov	x20, x0
  405d70:	bl	401bf0 <memchr@plt>
  405d74:	sub	x8, x0, x20
  405d78:	cmp	x0, #0x0
  405d7c:	csinc	x0, x19, x8, eq  // eq = none
  405d80:	ldp	x20, x19, [sp, #16]
  405d84:	ldp	x29, x30, [sp], #32
  405d88:	ret
  405d8c:	stp	x29, x30, [sp, #-16]!
  405d90:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405d94:	udiv	x8, x8, x1
  405d98:	cmp	x8, x0
  405d9c:	mov	x29, sp
  405da0:	b.cc	405db4 <error@@Base+0x3f18>  // b.lo, b.ul, b.last
  405da4:	mul	x0, x1, x0
  405da8:	bl	405db8 <error@@Base+0x3f1c>
  405dac:	ldp	x29, x30, [sp], #16
  405db0:	ret
  405db4:	bl	405fbc <error@@Base+0x4120>
  405db8:	stp	x29, x30, [sp, #-32]!
  405dbc:	str	x19, [sp, #16]
  405dc0:	mov	x29, sp
  405dc4:	mov	x19, x0
  405dc8:	bl	401970 <malloc@plt>
  405dcc:	cbz	x19, 405dd4 <error@@Base+0x3f38>
  405dd0:	cbz	x0, 405de0 <error@@Base+0x3f44>
  405dd4:	ldr	x19, [sp, #16]
  405dd8:	ldp	x29, x30, [sp], #32
  405ddc:	ret
  405de0:	bl	405fbc <error@@Base+0x4120>
  405de4:	stp	x29, x30, [sp, #-16]!
  405de8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405dec:	udiv	x8, x8, x2
  405df0:	cmp	x8, x1
  405df4:	mov	x29, sp
  405df8:	b.cc	405e0c <error@@Base+0x3f70>  // b.lo, b.ul, b.last
  405dfc:	mul	x1, x2, x1
  405e00:	bl	405e10 <error@@Base+0x3f74>
  405e04:	ldp	x29, x30, [sp], #16
  405e08:	ret
  405e0c:	bl	405fbc <error@@Base+0x4120>
  405e10:	stp	x29, x30, [sp, #-32]!
  405e14:	str	x19, [sp, #16]
  405e18:	mov	x19, x1
  405e1c:	mov	x29, sp
  405e20:	cbz	x0, 405e34 <error@@Base+0x3f98>
  405e24:	cbnz	x19, 405e34 <error@@Base+0x3f98>
  405e28:	bl	401b80 <free@plt>
  405e2c:	mov	x0, xzr
  405e30:	b	405e44 <error@@Base+0x3fa8>
  405e34:	mov	x1, x19
  405e38:	bl	401a20 <realloc@plt>
  405e3c:	cbz	x19, 405e44 <error@@Base+0x3fa8>
  405e40:	cbz	x0, 405e50 <error@@Base+0x3fb4>
  405e44:	ldr	x19, [sp, #16]
  405e48:	ldp	x29, x30, [sp], #32
  405e4c:	ret
  405e50:	bl	405fbc <error@@Base+0x4120>
  405e54:	stp	x29, x30, [sp, #-16]!
  405e58:	ldr	x8, [x1]
  405e5c:	mov	x29, sp
  405e60:	cbz	x0, 405e84 <error@@Base+0x3fe8>
  405e64:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  405e68:	movk	x9, #0x5554
  405e6c:	udiv	x9, x9, x2
  405e70:	cmp	x9, x8
  405e74:	b.ls	405ebc <error@@Base+0x4020>  // b.plast
  405e78:	add	x8, x8, x8, lsr #1
  405e7c:	add	x8, x8, #0x1
  405e80:	b	405ea8 <error@@Base+0x400c>
  405e84:	cbnz	x8, 405e98 <error@@Base+0x3ffc>
  405e88:	mov	w8, #0x80                  	// #128
  405e8c:	udiv	x8, x8, x2
  405e90:	cmp	x2, #0x80
  405e94:	cinc	x8, x8, hi  // hi = pmore
  405e98:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  405e9c:	udiv	x9, x9, x2
  405ea0:	cmp	x9, x8
  405ea4:	b.cc	405ebc <error@@Base+0x4020>  // b.lo, b.ul, b.last
  405ea8:	str	x8, [x1]
  405eac:	mul	x1, x8, x2
  405eb0:	bl	405e10 <error@@Base+0x3f74>
  405eb4:	ldp	x29, x30, [sp], #16
  405eb8:	ret
  405ebc:	bl	405fbc <error@@Base+0x4120>
  405ec0:	stp	x29, x30, [sp, #-16]!
  405ec4:	mov	x29, sp
  405ec8:	bl	405db8 <error@@Base+0x3f1c>
  405ecc:	ldp	x29, x30, [sp], #16
  405ed0:	ret
  405ed4:	stp	x29, x30, [sp, #-16]!
  405ed8:	mov	w2, #0x1                   	// #1
  405edc:	mov	x29, sp
  405ee0:	bl	405e54 <error@@Base+0x3fb8>
  405ee4:	ldp	x29, x30, [sp], #16
  405ee8:	ret
  405eec:	stp	x29, x30, [sp, #-32]!
  405ef0:	stp	x20, x19, [sp, #16]
  405ef4:	mov	x29, sp
  405ef8:	mov	x19, x0
  405efc:	bl	405db8 <error@@Base+0x3f1c>
  405f00:	mov	w1, wzr
  405f04:	mov	x2, x19
  405f08:	mov	x20, x0
  405f0c:	bl	4019f0 <memset@plt>
  405f10:	mov	x0, x20
  405f14:	ldp	x20, x19, [sp, #16]
  405f18:	ldp	x29, x30, [sp], #32
  405f1c:	ret
  405f20:	stp	x29, x30, [sp, #-16]!
  405f24:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405f28:	udiv	x8, x8, x1
  405f2c:	cmp	x8, x0
  405f30:	mov	x29, sp
  405f34:	b.cc	405f48 <error@@Base+0x40ac>  // b.lo, b.ul, b.last
  405f38:	bl	401a00 <calloc@plt>
  405f3c:	cbz	x0, 405f48 <error@@Base+0x40ac>
  405f40:	ldp	x29, x30, [sp], #16
  405f44:	ret
  405f48:	bl	405fbc <error@@Base+0x4120>
  405f4c:	stp	x29, x30, [sp, #-48]!
  405f50:	stp	x20, x19, [sp, #32]
  405f54:	mov	x20, x0
  405f58:	mov	x0, x1
  405f5c:	str	x21, [sp, #16]
  405f60:	mov	x29, sp
  405f64:	mov	x19, x1
  405f68:	bl	405db8 <error@@Base+0x3f1c>
  405f6c:	mov	x1, x20
  405f70:	mov	x2, x19
  405f74:	mov	x21, x0
  405f78:	bl	401840 <memcpy@plt>
  405f7c:	mov	x0, x21
  405f80:	ldp	x20, x19, [sp, #32]
  405f84:	ldr	x21, [sp, #16]
  405f88:	ldp	x29, x30, [sp], #48
  405f8c:	ret
  405f90:	stp	x29, x30, [sp, #-32]!
  405f94:	str	x19, [sp, #16]
  405f98:	mov	x29, sp
  405f9c:	mov	x19, x0
  405fa0:	bl	401870 <strlen@plt>
  405fa4:	add	x1, x0, #0x1
  405fa8:	mov	x0, x19
  405fac:	bl	405f4c <error@@Base+0x40b0>
  405fb0:	ldr	x19, [sp, #16]
  405fb4:	ldp	x29, x30, [sp], #32
  405fb8:	ret
  405fbc:	stp	x29, x30, [sp, #-32]!
  405fc0:	str	x19, [sp, #16]
  405fc4:	adrp	x8, 425000 <error@@Base+0x23164>
  405fc8:	ldr	w19, [x8, #1672]
  405fcc:	adrp	x1, 414000 <error@@Base+0x12164>
  405fd0:	add	x1, x1, #0x520
  405fd4:	mov	w2, #0x5                   	// #5
  405fd8:	mov	x0, xzr
  405fdc:	mov	x29, sp
  405fe0:	bl	401c20 <dcgettext@plt>
  405fe4:	adrp	x2, 413000 <error@@Base+0x11164>
  405fe8:	mov	x3, x0
  405fec:	add	x2, x2, #0xf41
  405ff0:	mov	w0, w19
  405ff4:	mov	w1, wzr
  405ff8:	bl	401e9c <error@@Base>
  405ffc:	bl	401ac0 <abort@plt>
  406000:	sub	sp, sp, #0x40
  406004:	stp	x29, x30, [sp, #16]
  406008:	add	x29, sp, #0x10
  40600c:	cmp	x0, #0x0
  406010:	sub	x8, x29, #0x4
  406014:	stp	x20, x19, [sp, #48]
  406018:	csel	x20, x8, x0, eq  // eq = none
  40601c:	mov	x0, x20
  406020:	stp	x22, x21, [sp, #32]
  406024:	mov	x22, x2
  406028:	mov	x19, x1
  40602c:	bl	401830 <mbrtowc@plt>
  406030:	mov	x21, x0
  406034:	cbz	x22, 406058 <error@@Base+0x41bc>
  406038:	cmn	x21, #0x2
  40603c:	b.cc	406058 <error@@Base+0x41bc>  // b.lo, b.ul, b.last
  406040:	mov	w0, wzr
  406044:	bl	412b6c <error@@Base+0x10cd0>
  406048:	tbnz	w0, #0, 406058 <error@@Base+0x41bc>
  40604c:	ldrb	w8, [x19]
  406050:	mov	w21, #0x1                   	// #1
  406054:	str	w8, [x20]
  406058:	mov	x0, x21
  40605c:	ldp	x20, x19, [sp, #48]
  406060:	ldp	x22, x21, [sp, #32]
  406064:	ldp	x29, x30, [sp, #16]
  406068:	add	sp, sp, #0x40
  40606c:	ret
  406070:	stp	x29, x30, [sp, #-16]!
  406074:	adrp	x9, 425000 <error@@Base+0x23164>
  406078:	ldr	x3, [x9, #1768]
  40607c:	ldrb	w9, [x2, #56]
  406080:	mov	x8, x1
  406084:	mov	x1, x0
  406088:	ubfx	x10, x3, #21, #11
  40608c:	and	w10, w10, #0x10
  406090:	and	w9, w9, #0xffffffef
  406094:	orr	w9, w9, w10
  406098:	orr	w9, w9, #0x80
  40609c:	strb	w9, [x2, #56]
  4060a0:	mov	x0, x2
  4060a4:	mov	x2, x8
  4060a8:	mov	x29, sp
  4060ac:	bl	4060ec <error@@Base+0x4250>
  4060b0:	cbz	w0, 4060e0 <error@@Base+0x4244>
  4060b4:	adrp	x8, 414000 <error@@Base+0x12164>
  4060b8:	add	x8, x8, #0x7e0
  4060bc:	ldr	x8, [x8, w0, sxtw #3]
  4060c0:	adrp	x9, 414000 <error@@Base+0x12164>
  4060c4:	add	x9, x9, #0x661
  4060c8:	mov	w2, #0x5                   	// #5
  4060cc:	add	x1, x9, x8
  4060d0:	mov	x0, xzr
  4060d4:	bl	401c20 <dcgettext@plt>
  4060d8:	ldp	x29, x30, [sp], #16
  4060dc:	ret
  4060e0:	mov	x0, xzr
  4060e4:	ldp	x29, x30, [sp], #16
  4060e8:	ret
  4060ec:	sub	sp, sp, #0xe0
  4060f0:	stp	x29, x30, [sp, #160]
  4060f4:	add	x29, sp, #0xa0
  4060f8:	str	x23, [sp, #176]
  4060fc:	stp	x22, x21, [sp, #192]
  406100:	stp	x20, x19, [sp, #208]
  406104:	str	wzr, [x29, #28]
  406108:	ldrb	w8, [x0, #56]
  40610c:	ldp	x20, x9, [x0]
  406110:	mov	w10, #0x90                  	// #144
  406114:	mov	x21, x3
  406118:	mov	x22, x2
  40611c:	mov	x23, x1
  406120:	mov	x19, x0
  406124:	and	w8, w8, w10
  406128:	cmp	x9, #0xe7
  40612c:	stp	xzr, x3, [x0, #16]
  406130:	str	xzr, [x0, #48]
  406134:	strb	w8, [x0, #56]
  406138:	b.ls	406228 <error@@Base+0x438c>  // b.plast
  40613c:	mov	w8, #0xe8                  	// #232
  406140:	mov	x0, x20
  406144:	mov	x1, x22
  406148:	str	x8, [x19, #16]
  40614c:	bl	407708 <error@@Base+0x586c>
  406150:	str	w0, [x29, #28]
  406154:	cbnz	w0, 406218 <error@@Base+0x437c>
  406158:	ldr	x3, [x19, #40]
  40615c:	ubfx	x4, x21, #22, #1
  406160:	add	x0, sp, #0x8
  406164:	mov	x1, x23
  406168:	mov	x2, x22
  40616c:	mov	x5, x20
  406170:	bl	407900 <error@@Base+0x5a64>
  406174:	str	w0, [x29, #28]
  406178:	cbnz	w0, 406208 <error@@Base+0x436c>
  40617c:	add	x0, sp, #0x8
  406180:	add	x3, x29, #0x1c
  406184:	mov	x1, x19
  406188:	mov	x2, x21
  40618c:	str	xzr, [x19, #48]
  406190:	bl	407ab8 <error@@Base+0x5c1c>
  406194:	str	x0, [x20, #104]
  406198:	cbz	x0, 406208 <error@@Base+0x436c>
  40619c:	mov	x0, x19
  4061a0:	bl	407b8c <error@@Base+0x5cf0>
  4061a4:	str	w0, [x29, #28]
  4061a8:	cbnz	w0, 406208 <error@@Base+0x436c>
  4061ac:	tbnz	w21, #22, 4061c8 <error@@Base+0x432c>
  4061b0:	ldrb	w8, [x20, #176]
  4061b4:	tbz	w8, #2, 4061c8 <error@@Base+0x432c>
  4061b8:	ldr	x8, [x19, #40]
  4061bc:	cbnz	x8, 4061c8 <error@@Base+0x432c>
  4061c0:	mov	x0, x20
  4061c4:	bl	407d68 <error@@Base+0x5ecc>
  4061c8:	mov	x0, x20
  4061cc:	bl	407ef0 <error@@Base+0x6054>
  4061d0:	str	w0, [x29, #28]
  4061d4:	mov	x0, x19
  4061d8:	bl	407a30 <error@@Base+0x5b94>
  4061dc:	add	x0, sp, #0x8
  4061e0:	bl	407a7c <error@@Base+0x5be0>
  4061e4:	ldr	w8, [x29, #28]
  4061e8:	cbnz	w8, 406218 <error@@Base+0x437c>
  4061ec:	ldr	w0, [x29, #28]
  4061f0:	ldp	x20, x19, [sp, #208]
  4061f4:	ldp	x22, x21, [sp, #192]
  4061f8:	ldr	x23, [sp, #176]
  4061fc:	ldp	x29, x30, [sp, #160]
  406200:	add	sp, sp, #0xe0
  406204:	ret
  406208:	mov	x0, x19
  40620c:	bl	407a30 <error@@Base+0x5b94>
  406210:	add	x0, sp, #0x8
  406214:	bl	407a7c <error@@Base+0x5be0>
  406218:	mov	x0, x20
  40621c:	bl	406870 <error@@Base+0x49d4>
  406220:	stp	xzr, xzr, [x19]
  406224:	b	4061ec <error@@Base+0x4350>
  406228:	mov	w1, #0xe8                  	// #232
  40622c:	mov	x0, x20
  406230:	bl	401a20 <realloc@plt>
  406234:	cbz	x0, 406248 <error@@Base+0x43ac>
  406238:	mov	x20, x0
  40623c:	mov	w8, #0xe8                  	// #232
  406240:	stp	x0, x8, [x19]
  406244:	b	40613c <error@@Base+0x42a0>
  406248:	mov	w0, #0xc                   	// #12
  40624c:	b	4061f0 <error@@Base+0x4354>
  406250:	adrp	x9, 425000 <error@@Base+0x23164>
  406254:	ldr	x8, [x9, #1768]
  406258:	str	x0, [x9, #1768]
  40625c:	mov	x0, x8
  406260:	ret
  406264:	stp	x29, x30, [sp, #-48]!
  406268:	stp	x20, x19, [sp, #32]
  40626c:	ldr	x20, [x0, #32]
  406270:	str	x21, [sp, #16]
  406274:	ldr	x21, [x0]
  406278:	movi	v0.2d, #0x0
  40627c:	stp	q0, q0, [x20, #224]
  406280:	stp	q0, q0, [x20, #192]
  406284:	stp	q0, q0, [x20, #160]
  406288:	stp	q0, q0, [x20, #128]
  40628c:	stp	q0, q0, [x20, #96]
  406290:	stp	q0, q0, [x20, #64]
  406294:	stp	q0, q0, [x20, #32]
  406298:	stp	q0, q0, [x20]
  40629c:	ldr	x1, [x21, #72]
  4062a0:	mov	x2, x20
  4062a4:	mov	x29, sp
  4062a8:	mov	x19, x0
  4062ac:	bl	406320 <error@@Base+0x4484>
  4062b0:	ldp	x8, x1, [x21, #72]
  4062b4:	cmp	x8, x1
  4062b8:	b.eq	4062c8 <error@@Base+0x442c>  // b.none
  4062bc:	mov	x0, x19
  4062c0:	mov	x2, x20
  4062c4:	bl	406320 <error@@Base+0x4484>
  4062c8:	ldr	x8, [x21, #72]
  4062cc:	ldr	x1, [x21, #88]
  4062d0:	cmp	x8, x1
  4062d4:	b.eq	4062e4 <error@@Base+0x4448>  // b.none
  4062d8:	mov	x0, x19
  4062dc:	mov	x2, x20
  4062e0:	bl	406320 <error@@Base+0x4484>
  4062e4:	ldr	x8, [x21, #72]
  4062e8:	ldr	x1, [x21, #96]
  4062ec:	cmp	x8, x1
  4062f0:	b.eq	406300 <error@@Base+0x4464>  // b.none
  4062f4:	mov	x0, x19
  4062f8:	mov	x2, x20
  4062fc:	bl	406320 <error@@Base+0x4484>
  406300:	ldrb	w8, [x19, #56]
  406304:	ldr	x21, [sp, #16]
  406308:	mov	w0, wzr
  40630c:	orr	w8, w8, #0x8
  406310:	strb	w8, [x19, #56]
  406314:	ldp	x20, x19, [sp, #32]
  406318:	ldp	x29, x30, [sp], #48
  40631c:	ret
  406320:	sub	sp, sp, #0x1a0
  406324:	stp	x29, x30, [sp, #320]
  406328:	stp	x28, x27, [sp, #336]
  40632c:	stp	x26, x25, [sp, #352]
  406330:	stp	x24, x23, [sp, #368]
  406334:	stp	x22, x21, [sp, #384]
  406338:	stp	x20, x19, [sp, #400]
  40633c:	ldr	x23, [x0]
  406340:	mov	x20, x2
  406344:	add	x29, sp, #0x140
  406348:	str	x0, [sp, #32]
  40634c:	ldr	w8, [x23, #180]
  406350:	cmp	w8, #0x1
  406354:	b.ne	406364 <error@@Base+0x44c8>  // b.any
  406358:	ldrb	w8, [x0, #26]
  40635c:	ubfx	w24, w8, #6, #1
  406360:	b	406368 <error@@Base+0x44cc>
  406364:	mov	w24, wzr
  406368:	ldr	x8, [x1, #16]
  40636c:	cmp	x8, #0x1
  406370:	b.lt	40667c <error@@Base+0x47e0>  // b.tstop
  406374:	add	x8, sp, #0x28
  406378:	mov	x10, xzr
  40637c:	mov	w27, #0x1                   	// #1
  406380:	orr	x8, x8, #0x1
  406384:	stp	x8, x1, [sp, #8]
  406388:	b	4063a0 <error@@Base+0x4504>
  40638c:	ldp	x1, x10, [sp, #16]
  406390:	ldr	x8, [x1, #16]
  406394:	add	x10, x10, #0x1
  406398:	cmp	x10, x8
  40639c:	b.ge	40667c <error@@Base+0x47e0>  // b.tcont
  4063a0:	ldr	x8, [x1, #24]
  4063a4:	str	x10, [sp, #24]
  4063a8:	ldr	x21, [x8, x10, lsl #3]
  4063ac:	ldr	x8, [x23]
  4063b0:	lsl	x22, x21, #4
  4063b4:	add	x9, x8, x21, lsl #4
  4063b8:	ldrb	w8, [x9, #8]
  4063bc:	cmp	w8, #0x1
  4063c0:	b.eq	406434 <error@@Base+0x4598>  // b.none
  4063c4:	cmp	w8, #0x6
  4063c8:	b.eq	406518 <error@@Base+0x467c>  // b.none
  4063cc:	cmp	w8, #0x3
  4063d0:	b.ne	406584 <error@@Base+0x46e8>  // b.any
  4063d4:	mov	x26, xzr
  4063d8:	mov	x28, xzr
  4063dc:	b	4063f0 <error@@Base+0x4554>
  4063e0:	add	x26, x26, #0x1
  4063e4:	cmp	x26, #0x4
  4063e8:	add	x28, x21, w28, sxtw
  4063ec:	b.eq	40638c <error@@Base+0x44f0>  // b.none
  4063f0:	ldr	x8, [x23]
  4063f4:	mov	x21, xzr
  4063f8:	add	x25, x20, w28, sxtw
  4063fc:	ldr	x8, [x8, x22]
  406400:	ldr	x19, [x8, x26, lsl #3]
  406404:	b	406414 <error@@Base+0x4578>
  406408:	add	x21, x21, #0x1
  40640c:	cmp	x21, #0x40
  406410:	b.eq	4063e0 <error@@Base+0x4544>  // b.none
  406414:	lsr	x8, x19, x21
  406418:	tbz	w8, #0, 406408 <error@@Base+0x456c>
  40641c:	strb	w27, [x25, x21]
  406420:	cbz	w24, 406408 <error@@Base+0x456c>
  406424:	add	w0, w28, w21
  406428:	bl	401c90 <tolower@plt>
  40642c:	strb	w27, [x20, w0, sxtw]
  406430:	b	406408 <error@@Base+0x456c>
  406434:	ldrb	w0, [x9]
  406438:	strb	w27, [x20, x0]
  40643c:	cbz	w24, 406448 <error@@Base+0x45ac>
  406440:	bl	401c90 <tolower@plt>
  406444:	strb	w27, [x20, w0, sxtw]
  406448:	ldr	x8, [sp, #32]
  40644c:	ldrb	w8, [x8, #26]
  406450:	tbz	w8, #6, 40638c <error@@Base+0x44f0>
  406454:	ldr	w8, [x23, #180]
  406458:	cmp	w8, #0x2
  40645c:	b.lt	40638c <error@@Base+0x44f0>  // b.tstop
  406460:	ldr	x8, [x23]
  406464:	add	x9, x21, #0x1
  406468:	mov	w13, #0x1                   	// #1
  40646c:	movk	w13, #0x20, lsl #16
  406470:	ldrb	w8, [x8, x22]
  406474:	strb	w8, [sp, #40]
  406478:	ldr	x8, [x23, #16]
  40647c:	cmp	x9, x8
  406480:	ldr	x8, [sp, #8]
  406484:	b.cs	4064c4 <error@@Base+0x4628>  // b.hs, b.nlast
  406488:	ldr	x8, [sp, #8]
  40648c:	ldr	x10, [x23]
  406490:	add	w12, w13, #0xfe
  406494:	add	x10, x10, x22
  406498:	ldr	w11, [x10, #24]
  40649c:	and	w11, w11, w12
  4064a0:	cmp	w11, w13
  4064a4:	b.ne	4064c4 <error@@Base+0x4628>  // b.any
  4064a8:	ldrb	w10, [x10, #16]
  4064ac:	add	x9, x9, #0x1
  4064b0:	add	x22, x22, #0x10
  4064b4:	strb	w10, [x8], #1
  4064b8:	ldr	x10, [x23, #16]
  4064bc:	cmp	x9, x10
  4064c0:	b.cc	40648c <error@@Base+0x45f0>  // b.lo, b.ul, b.last
  4064c4:	add	x9, sp, #0x28
  4064c8:	sub	x22, x8, x9
  4064cc:	sub	x0, x29, #0xc
  4064d0:	add	x1, sp, #0x28
  4064d4:	sub	x3, x29, #0x18
  4064d8:	mov	x2, x22
  4064dc:	stur	xzr, [x29, #-24]
  4064e0:	bl	406000 <error@@Base+0x4164>
  4064e4:	cmp	x0, x22
  4064e8:	b.ne	40638c <error@@Base+0x44f0>  // b.any
  4064ec:	ldur	w0, [x29, #-12]
  4064f0:	bl	401cc0 <towlower@plt>
  4064f4:	mov	w1, w0
  4064f8:	add	x0, sp, #0x28
  4064fc:	sub	x2, x29, #0x18
  406500:	bl	401cf0 <wcrtomb@plt>
  406504:	cmn	x0, #0x1
  406508:	b.eq	40638c <error@@Base+0x44f0>  // b.none
  40650c:	ldrb	w8, [sp, #40]
  406510:	strb	w27, [x20, x8]
  406514:	b	40638c <error@@Base+0x44f0>
  406518:	ldr	w8, [x23, #180]
  40651c:	ldr	x22, [x9]
  406520:	cmp	w8, #0x2
  406524:	b.lt	4065a0 <error@@Base+0x4704>  // b.tstop
  406528:	ldr	x8, [x22, #72]
  40652c:	cbnz	x8, 406540 <error@@Base+0x46a4>
  406530:	ldrb	w8, [x22, #32]
  406534:	tbnz	w8, #0, 406540 <error@@Base+0x46a4>
  406538:	ldr	x8, [x22, #64]
  40653c:	cbz	x8, 4065a0 <error@@Base+0x4704>
  406540:	sturb	wzr, [x29, #-24]
  406544:	b	406558 <error@@Base+0x46bc>
  406548:	ldurb	w8, [x29, #-24]
  40654c:	add	w8, w8, #0x1
  406550:	sturb	w8, [x29, #-24]
  406554:	tbnz	w8, #8, 40638c <error@@Base+0x44f0>
  406558:	sub	x1, x29, #0x18
  40655c:	add	x3, sp, #0x28
  406560:	mov	w2, #0x1                   	// #1
  406564:	mov	x0, xzr
  406568:	str	xzr, [sp, #40]
  40656c:	bl	406000 <error@@Base+0x4164>
  406570:	cmn	x0, #0x2
  406574:	b.ne	406548 <error@@Base+0x46ac>  // b.any
  406578:	ldurb	w8, [x29, #-24]
  40657c:	strb	w27, [x20, x8]
  406580:	b	406548 <error@@Base+0x46ac>
  406584:	cmp	w8, #0x7
  406588:	b.hi	40638c <error@@Base+0x44f0>  // b.pmore
  40658c:	lsl	w9, w27, w8
  406590:	mov	w10, #0xa4                  	// #164
  406594:	tst	w9, w10
  406598:	b.eq	40638c <error@@Base+0x44f0>  // b.none
  40659c:	b	406640 <error@@Base+0x47a4>
  4065a0:	ldr	x8, [x22, #40]
  4065a4:	cmp	x8, #0x1
  4065a8:	b.lt	40638c <error@@Base+0x44f0>  // b.tstop
  4065ac:	mov	x26, xzr
  4065b0:	b	4065c4 <error@@Base+0x4728>
  4065b4:	ldr	x8, [x22, #40]
  4065b8:	add	x26, x26, #0x1
  4065bc:	cmp	x26, x8
  4065c0:	b.ge	40638c <error@@Base+0x44f0>  // b.tcont
  4065c4:	stur	xzr, [x29, #-24]
  4065c8:	ldr	x8, [x22]
  4065cc:	add	x0, sp, #0x28
  4065d0:	sub	x2, x29, #0x18
  4065d4:	ldr	w1, [x8, x26, lsl #2]
  4065d8:	bl	401cf0 <wcrtomb@plt>
  4065dc:	cmn	x0, #0x1
  4065e0:	b.eq	4065f8 <error@@Base+0x475c>  // b.none
  4065e4:	ldrb	w0, [sp, #40]
  4065e8:	strb	w27, [x20, x0]
  4065ec:	cbz	w24, 4065f8 <error@@Base+0x475c>
  4065f0:	bl	401c90 <tolower@plt>
  4065f4:	strb	w27, [x20, w0, sxtw]
  4065f8:	ldr	x8, [sp, #32]
  4065fc:	ldrb	w8, [x8, #26]
  406600:	tbz	w8, #6, 4065b4 <error@@Base+0x4718>
  406604:	ldr	w8, [x23, #180]
  406608:	cmp	w8, #0x2
  40660c:	b.lt	4065b4 <error@@Base+0x4718>  // b.tstop
  406610:	ldr	x8, [x22]
  406614:	ldr	w0, [x8, x26, lsl #2]
  406618:	bl	401cc0 <towlower@plt>
  40661c:	mov	w1, w0
  406620:	add	x0, sp, #0x28
  406624:	sub	x2, x29, #0x18
  406628:	bl	401cf0 <wcrtomb@plt>
  40662c:	cmn	x0, #0x1
  406630:	b.eq	4065b4 <error@@Base+0x4718>  // b.none
  406634:	ldrb	w8, [sp, #40]
  406638:	strb	w27, [x20, x8]
  40663c:	b	4065b4 <error@@Base+0x4718>
  406640:	movi	v0.16b, #0x1
  406644:	cmp	w8, #0x2
  406648:	stp	q0, q0, [x20, #224]
  40664c:	stp	q0, q0, [x20, #192]
  406650:	stp	q0, q0, [x20, #160]
  406654:	stp	q0, q0, [x20, #128]
  406658:	stp	q0, q0, [x20, #96]
  40665c:	stp	q0, q0, [x20, #64]
  406660:	stp	q0, q0, [x20, #32]
  406664:	stp	q0, q0, [x20]
  406668:	b.ne	40667c <error@@Base+0x47e0>  // b.any
  40666c:	ldr	x9, [sp, #32]
  406670:	ldrb	w8, [x9, #56]
  406674:	orr	w8, w8, #0x1
  406678:	strb	w8, [x9, #56]
  40667c:	ldp	x20, x19, [sp, #400]
  406680:	ldp	x22, x21, [sp, #384]
  406684:	ldp	x24, x23, [sp, #368]
  406688:	ldp	x26, x25, [sp, #352]
  40668c:	ldp	x28, x27, [sp, #336]
  406690:	ldp	x29, x30, [sp, #320]
  406694:	add	sp, sp, #0x1a0
  406698:	ret
  40669c:	stp	x29, x30, [sp, #-48]!
  4066a0:	stp	x20, x19, [sp, #32]
  4066a4:	mov	x19, x0
  4066a8:	stp	xzr, xzr, [x0]
  4066ac:	str	xzr, [x0, #16]
  4066b0:	mov	w0, #0x100                 	// #256
  4066b4:	stp	x22, x21, [sp, #16]
  4066b8:	mov	x29, sp
  4066bc:	mov	w21, w2
  4066c0:	mov	x20, x1
  4066c4:	bl	401970 <malloc@plt>
  4066c8:	str	x0, [x19, #32]
  4066cc:	cbz	x0, 406784 <error@@Base+0x48e8>
  4066d0:	mov	w8, #0xb2fc                	// #45820
  4066d4:	mov	w9, #0x2c6                 	// #710
  4066d8:	tst	w21, #0x1
  4066dc:	movk	w8, #0x3, lsl #16
  4066e0:	movk	w9, #0x101, lsl #16
  4066e4:	lsl	w10, w21, #21
  4066e8:	csel	x8, x9, x8, eq  // eq = none
  4066ec:	and	w9, w10, #0x400000
  4066f0:	orr	x22, x8, x9
  4066f4:	tbnz	w21, #2, 406704 <error@@Base+0x4868>
  4066f8:	ldrb	w8, [x19, #56]
  4066fc:	and	w8, w8, #0x7f
  406700:	b	40671c <error@@Base+0x4880>
  406704:	ldrb	w8, [x19, #56]
  406708:	mov	w9, #0xb2be                	// #45758
  40670c:	movk	w9, #0x143, lsl #16
  406710:	and	x9, x22, x9
  406714:	orr	x22, x9, #0x100
  406718:	orr	w8, w8, #0x80
  40671c:	strb	w8, [x19, #56]
  406720:	and	w8, w8, #0xff
  406724:	lsl	w9, w21, #1
  406728:	and	w9, w9, #0x10
  40672c:	and	w8, w8, #0xffffffef
  406730:	orr	w8, w8, w9
  406734:	mov	x0, x20
  406738:	strb	w8, [x19, #56]
  40673c:	str	xzr, [x19, #40]
  406740:	bl	401870 <strlen@plt>
  406744:	mov	x2, x0
  406748:	mov	x0, x19
  40674c:	mov	x1, x20
  406750:	mov	x3, x22
  406754:	bl	4060ec <error@@Base+0x4250>
  406758:	cmp	w0, #0x10
  40675c:	mov	w8, #0x8                   	// #8
  406760:	csel	w20, w8, w0, eq  // eq = none
  406764:	cbnz	w20, 40678c <error@@Base+0x48f0>
  406768:	mov	x0, x19
  40676c:	bl	406264 <error@@Base+0x43c8>
  406770:	mov	w0, w20
  406774:	ldp	x20, x19, [sp, #32]
  406778:	ldp	x22, x21, [sp, #16]
  40677c:	ldp	x29, x30, [sp], #48
  406780:	ret
  406784:	mov	w20, #0xc                   	// #12
  406788:	b	406770 <error@@Base+0x48d4>
  40678c:	ldr	x0, [x19, #32]
  406790:	bl	401b80 <free@plt>
  406794:	str	xzr, [x19, #32]
  406798:	b	406770 <error@@Base+0x48d4>
  40679c:	stp	x29, x30, [sp, #-48]!
  4067a0:	cmp	w0, #0x11
  4067a4:	stp	x22, x21, [sp, #16]
  4067a8:	stp	x20, x19, [sp, #32]
  4067ac:	mov	x29, sp
  4067b0:	b.cs	406828 <error@@Base+0x498c>  // b.hs, b.nlast
  4067b4:	adrp	x8, 414000 <error@@Base+0x12164>
  4067b8:	add	x8, x8, #0x7e0
  4067bc:	ldr	x8, [x8, w0, sxtw #3]
  4067c0:	adrp	x9, 414000 <error@@Base+0x12164>
  4067c4:	add	x9, x9, #0x661
  4067c8:	mov	x19, x2
  4067cc:	add	x1, x9, x8
  4067d0:	mov	w2, #0x5                   	// #5
  4067d4:	mov	x0, xzr
  4067d8:	mov	x20, x3
  4067dc:	bl	401c20 <dcgettext@plt>
  4067e0:	mov	x21, x0
  4067e4:	bl	401870 <strlen@plt>
  4067e8:	add	x22, x0, #0x1
  4067ec:	cbz	x20, 406808 <error@@Base+0x496c>
  4067f0:	cmp	x22, x20
  4067f4:	mov	x2, x22
  4067f8:	b.hi	40681c <error@@Base+0x4980>  // b.pmore
  4067fc:	mov	x0, x19
  406800:	mov	x1, x21
  406804:	bl	401840 <memcpy@plt>
  406808:	mov	x0, x22
  40680c:	ldp	x20, x19, [sp, #32]
  406810:	ldp	x22, x21, [sp, #16]
  406814:	ldp	x29, x30, [sp], #48
  406818:	ret
  40681c:	sub	x2, x20, #0x1
  406820:	strb	wzr, [x19, x2]
  406824:	b	4067fc <error@@Base+0x4960>
  406828:	bl	401ac0 <abort@plt>
  40682c:	stp	x29, x30, [sp, #-32]!
  406830:	str	x19, [sp, #16]
  406834:	mov	x19, x0
  406838:	ldr	x0, [x0]
  40683c:	mov	x29, sp
  406840:	cbz	x0, 406848 <error@@Base+0x49ac>
  406844:	bl	406870 <error@@Base+0x49d4>
  406848:	ldr	x0, [x19, #32]
  40684c:	stp	xzr, xzr, [x19]
  406850:	bl	401b80 <free@plt>
  406854:	ldr	x0, [x19, #40]
  406858:	str	xzr, [x19, #32]
  40685c:	bl	401b80 <free@plt>
  406860:	str	xzr, [x19, #40]
  406864:	ldr	x19, [sp, #16]
  406868:	ldp	x29, x30, [sp], #32
  40686c:	ret
  406870:	stp	x29, x30, [sp, #-64]!
  406874:	stp	x24, x23, [sp, #16]
  406878:	stp	x22, x21, [sp, #32]
  40687c:	stp	x20, x19, [sp, #48]
  406880:	ldr	x8, [x0]
  406884:	mov	x19, x0
  406888:	mov	x29, sp
  40688c:	cbz	x8, 4068c0 <error@@Base+0x4a24>
  406890:	ldr	x8, [x19, #16]
  406894:	cbz	x8, 4068c0 <error@@Base+0x4a24>
  406898:	mov	x20, xzr
  40689c:	mov	x21, xzr
  4068a0:	ldr	x8, [x19]
  4068a4:	add	x0, x8, x20
  4068a8:	bl	407610 <error@@Base+0x5774>
  4068ac:	ldr	x8, [x19, #16]
  4068b0:	add	x21, x21, #0x1
  4068b4:	add	x20, x20, #0x10
  4068b8:	cmp	x21, x8
  4068bc:	b.cc	4068a0 <error@@Base+0x4a04>  // b.lo, b.ul, b.last
  4068c0:	ldr	x0, [x19, #24]
  4068c4:	bl	401b80 <free@plt>
  4068c8:	ldr	x8, [x19, #16]
  4068cc:	cbz	x8, 406924 <error@@Base+0x4a88>
  4068d0:	mov	x20, xzr
  4068d4:	mov	w21, #0x10                  	// #16
  4068d8:	b	4068f0 <error@@Base+0x4a54>
  4068dc:	ldr	x8, [x19, #16]
  4068e0:	add	x20, x20, #0x1
  4068e4:	add	x21, x21, #0x18
  4068e8:	cmp	x20, x8
  4068ec:	b.cs	406924 <error@@Base+0x4a88>  // b.hs, b.nlast
  4068f0:	ldr	x8, [x19, #48]
  4068f4:	cbz	x8, 406900 <error@@Base+0x4a64>
  4068f8:	ldr	x0, [x8, x21]
  4068fc:	bl	401b80 <free@plt>
  406900:	ldr	x8, [x19, #56]
  406904:	cbz	x8, 406910 <error@@Base+0x4a74>
  406908:	ldr	x0, [x8, x21]
  40690c:	bl	401b80 <free@plt>
  406910:	ldr	x8, [x19, #40]
  406914:	cbz	x8, 4068dc <error@@Base+0x4a40>
  406918:	ldr	x0, [x8, x21]
  40691c:	bl	401b80 <free@plt>
  406920:	b	4068dc <error@@Base+0x4a40>
  406924:	ldr	x0, [x19, #40]
  406928:	bl	401b80 <free@plt>
  40692c:	ldr	x0, [x19, #48]
  406930:	bl	401b80 <free@plt>
  406934:	ldr	x0, [x19, #56]
  406938:	bl	401b80 <free@plt>
  40693c:	ldr	x0, [x19]
  406940:	bl	401b80 <free@plt>
  406944:	ldr	x8, [x19, #64]
  406948:	cbz	x8, 4069ac <error@@Base+0x4b10>
  40694c:	mov	x20, xzr
  406950:	mov	w21, #0x18                  	// #24
  406954:	b	406970 <error@@Base+0x4ad4>
  406958:	ldr	x0, [x22]
  40695c:	bl	401b80 <free@plt>
  406960:	ldr	x8, [x19, #136]
  406964:	cmp	x20, x8
  406968:	add	x20, x20, #0x1
  40696c:	b.cs	4069ac <error@@Base+0x4b10>  // b.hs, b.nlast
  406970:	ldr	x8, [x19, #64]
  406974:	madd	x23, x20, x21, x8
  406978:	mov	x22, x23
  40697c:	ldr	x8, [x22], #16
  406980:	cmp	x8, #0x1
  406984:	b.lt	406958 <error@@Base+0x4abc>  // b.tstop
  406988:	mov	x24, xzr
  40698c:	ldr	x8, [x22]
  406990:	ldr	x0, [x8, x24, lsl #3]
  406994:	bl	407658 <error@@Base+0x57bc>
  406998:	ldr	x8, [x23]
  40699c:	add	x24, x24, #0x1
  4069a0:	cmp	x24, x8
  4069a4:	b.lt	40698c <error@@Base+0x4af0>  // b.tstop
  4069a8:	b	406958 <error@@Base+0x4abc>
  4069ac:	ldr	x0, [x19, #64]
  4069b0:	bl	401b80 <free@plt>
  4069b4:	ldr	x0, [x19, #120]
  4069b8:	adrp	x8, 414000 <error@@Base+0x12164>
  4069bc:	add	x8, x8, #0x868
  4069c0:	cmp	x0, x8
  4069c4:	b.eq	4069cc <error@@Base+0x4b30>  // b.none
  4069c8:	bl	401b80 <free@plt>
  4069cc:	ldr	x0, [x19, #224]
  4069d0:	bl	401b80 <free@plt>
  4069d4:	mov	x0, x19
  4069d8:	bl	401b80 <free@plt>
  4069dc:	ldp	x20, x19, [sp, #48]
  4069e0:	ldp	x22, x21, [sp, #32]
  4069e4:	ldp	x24, x23, [sp, #16]
  4069e8:	ldp	x29, x30, [sp], #64
  4069ec:	ret
  4069f0:	cmp	w4, #0x7
  4069f4:	b.ls	406a00 <error@@Base+0x4b64>  // b.plast
  4069f8:	mov	w0, #0x2                   	// #2
  4069fc:	ret
  406a00:	sub	sp, sp, #0x50
  406a04:	str	x23, [sp, #32]
  406a08:	stp	x22, x21, [sp, #48]
  406a0c:	stp	x20, x19, [sp, #64]
  406a10:	mov	w22, w4
  406a14:	mov	x19, x3
  406a18:	mov	x21, x2
  406a1c:	mov	x20, x1
  406a20:	mov	x23, x0
  406a24:	stp	x29, x30, [sp, #16]
  406a28:	add	x29, sp, #0x10
  406a2c:	tbnz	w4, #2, 406a68 <error@@Base+0x4bcc>
  406a30:	mov	x0, x20
  406a34:	bl	401870 <strlen@plt>
  406a38:	mov	x2, x0
  406a3c:	mov	x3, xzr
  406a40:	ldrb	w8, [x23, #56]
  406a44:	tbz	w8, #4, 406a74 <error@@Base+0x4bd8>
  406a48:	str	w22, [sp]
  406a4c:	mov	x0, x23
  406a50:	mov	x1, x20
  406a54:	mov	x4, x2
  406a58:	mov	x5, x2
  406a5c:	mov	x6, xzr
  406a60:	mov	x7, xzr
  406a64:	b	406a90 <error@@Base+0x4bf4>
  406a68:	ldp	x3, x2, [x19]
  406a6c:	ldrb	w8, [x23, #56]
  406a70:	tbnz	w8, #4, 406a48 <error@@Base+0x4bac>
  406a74:	mov	x0, x23
  406a78:	mov	x1, x20
  406a7c:	mov	x4, x2
  406a80:	mov	x5, x2
  406a84:	mov	x6, x21
  406a88:	mov	x7, x19
  406a8c:	str	w22, [sp]
  406a90:	bl	406ab4 <error@@Base+0x4c18>
  406a94:	ldp	x20, x19, [sp, #64]
  406a98:	ldp	x22, x21, [sp, #48]
  406a9c:	ldr	x23, [sp, #32]
  406aa0:	ldp	x29, x30, [sp, #16]
  406aa4:	cmp	w0, #0x0
  406aa8:	cset	w0, ne  // ne = any
  406aac:	add	sp, sp, #0x50
  406ab0:	ret
  406ab4:	sub	sp, sp, #0x1d0
  406ab8:	stp	x29, x30, [sp, #368]
  406abc:	stp	x28, x27, [sp, #384]
  406ac0:	stp	x26, x25, [sp, #400]
  406ac4:	stp	x24, x23, [sp, #416]
  406ac8:	stp	x22, x21, [sp, #432]
  406acc:	stp	x20, x19, [sp, #448]
  406ad0:	ldr	x27, [x0]
  406ad4:	movi	v0.2d, #0x0
  406ad8:	stp	q0, q0, [sp, #320]
  406adc:	stp	q0, q0, [sp, #288]
  406ae0:	stp	q0, q0, [sp, #256]
  406ae4:	stp	q0, q0, [sp, #224]
  406ae8:	stp	q0, q0, [sp, #192]
  406aec:	stp	q0, q0, [sp, #160]
  406af0:	stp	q0, q0, [sp, #128]
  406af4:	stp	q0, q0, [sp, #96]
  406af8:	str	x27, [sp, #248]
  406afc:	ldr	x8, [x0, #32]
  406b00:	mov	x28, x5
  406b04:	mov	x22, x3
  406b08:	mov	x24, x2
  406b0c:	mov	x23, x0
  406b10:	mov	x25, x1
  406b14:	add	x29, sp, #0x170
  406b18:	cbz	x8, 406b38 <error@@Base+0x4c9c>
  406b1c:	ldrb	w9, [x23, #56]
  406b20:	mov	w10, #0x9                   	// #9
  406b24:	and	w9, w9, w10
  406b28:	cmp	w9, #0x8
  406b2c:	ccmp	x22, x4, #0x4, eq  // eq = none
  406b30:	csel	x21, x8, xzr, ne  // ne = any
  406b34:	b	406b3c <error@@Base+0x4ca0>
  406b38:	mov	x21, xzr
  406b3c:	ldr	x8, [x23, #48]
  406b40:	ldr	x9, [x23, #16]
  406b44:	mvn	x10, x8
  406b48:	add	x10, x10, x6
  406b4c:	cmp	x8, x6
  406b50:	csel	x12, x10, xzr, cc  // cc = lo, ul, last
  406b54:	cbz	x9, 407094 <error@@Base+0x51f8>
  406b58:	ldr	x10, [x27, #72]
  406b5c:	cbz	x10, 407094 <error@@Base+0x51f8>
  406b60:	ldr	x9, [x27, #80]
  406b64:	cbz	x9, 407094 <error@@Base+0x51f8>
  406b68:	ldr	x8, [x27, #88]
  406b6c:	cbz	x8, 407094 <error@@Base+0x51f8>
  406b70:	ldr	x11, [x27, #96]
  406b74:	cbz	x11, 407094 <error@@Base+0x51f8>
  406b78:	ldr	x10, [x10, #16]
  406b7c:	ldr	x26, [x23, #40]
  406b80:	cbnz	x10, 406b8c <error@@Base+0x4cf0>
  406b84:	ldr	x9, [x9, #16]
  406b88:	cbz	x9, 407074 <error@@Base+0x51d8>
  406b8c:	mov	x20, x4
  406b90:	sub	x8, x6, x12
  406b94:	mov	x19, x7
  406b98:	str	x12, [sp, #40]
  406b9c:	str	x8, [sp, #80]
  406ba0:	str	x6, [sp, #16]
  406ba4:	cbz	x8, 406bb0 <error@@Base+0x4d14>
  406ba8:	mov	w8, #0x1                   	// #1
  406bac:	b	406bbc <error@@Base+0x4d20>
  406bb0:	ldr	x8, [x27, #152]
  406bb4:	cmp	x8, #0x0
  406bb8:	cset	w8, ne  // ne = any
  406bbc:	str	w8, [sp, #60]
  406bc0:	ldr	x8, [x27, #16]
  406bc4:	ldr	x9, [x23, #24]
  406bc8:	add	x0, sp, #0x60
  406bcc:	mov	x1, x25
  406bd0:	add	x3, x8, #0x1
  406bd4:	ubfx	x5, x9, #22, #1
  406bd8:	mov	x2, x24
  406bdc:	mov	x4, x26
  406be0:	mov	x6, x27
  406be4:	bl	40d148 <error@@Base+0xb2ac>
  406be8:	mov	x9, x27
  406bec:	str	x27, [sp, #88]
  406bf0:	cbnz	w0, 4071e0 <error@@Base+0x5344>
  406bf4:	stp	x28, x28, [sp, #192]
  406bf8:	ldrb	w8, [x23, #56]
  406bfc:	str	x23, [sp, #72]
  406c00:	ldr	w23, [x29, #96]
  406c04:	add	x0, sp, #0x60
  406c08:	lsr	w8, w8, #7
  406c0c:	strb	w8, [sp, #237]
  406c10:	ldr	x8, [x9, #152]
  406c14:	mov	w1, w23
  406c18:	lsl	x2, x8, #1
  406c1c:	bl	40d204 <error@@Base+0xb368>
  406c20:	cbnz	w0, 4071e0 <error@@Base+0x5344>
  406c24:	ldp	x8, x27, [sp, #80]
  406c28:	cmp	x8, #0x1
  406c2c:	b.hi	406c40 <error@@Base+0x4da4>  // b.pmore
  406c30:	ldrb	w8, [x27, #176]
  406c34:	tbnz	w8, #1, 406c40 <error@@Base+0x4da4>
  406c38:	str	xzr, [sp, #280]
  406c3c:	b	406c64 <error@@Base+0x4dc8>
  406c40:	ldr	x8, [sp, #160]
  406c44:	mov	x9, #0x1ffffffffffffffe    	// #2305843009213693950
  406c48:	cmp	x8, x9
  406c4c:	b.hi	4071e8 <error@@Base+0x534c>  // b.pmore
  406c50:	lsl	x8, x8, #3
  406c54:	add	x0, x8, #0x8
  406c58:	bl	401970 <malloc@plt>
  406c5c:	str	x0, [sp, #280]
  406c60:	cbz	x0, 4071e8 <error@@Base+0x534c>
  406c64:	tst	w23, #0x1
  406c68:	mov	w8, #0x4                   	// #4
  406c6c:	mov	w9, #0x6                   	// #6
  406c70:	csel	w8, w9, w8, eq  // eq = none
  406c74:	stur	x22, [x29, #-16]
  406c78:	str	w8, [sp, #208]
  406c7c:	ldr	w10, [x27, #180]
  406c80:	cmp	x20, x22
  406c84:	mov	w8, #0xffffffff            	// #-1
  406c88:	str	w23, [sp, #68]
  406c8c:	cneg	w8, w8, ge  // ge = tcont
  406c90:	csel	x28, x20, x22, lt  // lt = tstop
  406c94:	csel	x23, x22, x20, lt  // lt = tstop
  406c98:	str	x19, [sp, #48]
  406c9c:	str	w10, [sp, #64]
  406ca0:	cbz	x21, 406cb8 <error@@Base+0x4e1c>
  406ca4:	ldr	x9, [sp, #72]
  406ca8:	cmp	w10, #0x1
  406cac:	b.ne	406cc0 <error@@Base+0x4e24>  // b.any
  406cb0:	mov	w9, #0x4                   	// #4
  406cb4:	b	406cd8 <error@@Base+0x4e3c>
  406cb8:	mov	w9, #0x8                   	// #8
  406cbc:	b	406cf0 <error@@Base+0x4e54>
  406cc0:	ldr	x9, [x9, #24]
  406cc4:	and	x9, x9, #0x400000
  406cc8:	orr	x9, x26, x9
  406ccc:	cmp	x9, #0x0
  406cd0:	cset	w9, eq  // eq = none
  406cd4:	lsl	w9, w9, #2
  406cd8:	cmp	x20, x22
  406cdc:	cset	w10, ge  // ge = tcont
  406ce0:	cmp	x26, #0x0
  406ce4:	cset	w11, ne  // ne = any
  406ce8:	bfi	w11, w10, #1, #1
  406cec:	orr	w9, w11, w9
  406cf0:	ldur	x10, [x29, #-16]
  406cf4:	mov	w27, #0x1                   	// #1
  406cf8:	cmp	x10, x28
  406cfc:	b.lt	4071ec <error@@Base+0x5350>  // b.tstop
  406d00:	cmp	x23, x10
  406d04:	b.lt	4071ec <error@@Base+0x5350>  // b.tstop
  406d08:	sxtw	x10, w8
  406d0c:	add	x8, sp, #0x60
  406d10:	cmp	x20, x22
  406d14:	mov	x22, x10
  406d18:	sub	x10, x29, #0x10
  406d1c:	add	x8, x8, #0xc0
  406d20:	sub	w20, w9, #0x4
  406d24:	str	x8, [sp, #32]
  406d28:	csel	x8, xzr, x10, lt  // lt = tstop
  406d2c:	str	x8, [sp, #24]
  406d30:	cmp	w20, #0x4
  406d34:	b.hi	406da0 <error@@Base+0x4f04>  // b.pmore
  406d38:	adrp	x10, 414000 <error@@Base+0x12164>
  406d3c:	add	x10, x10, #0x538
  406d40:	adr	x8, 406d50 <error@@Base+0x4eb4>
  406d44:	ldrb	w9, [x10, x20]
  406d48:	add	x8, x8, x9, lsl #2
  406d4c:	br	x8
  406d50:	ldur	x8, [x29, #-16]
  406d54:	cmp	x8, x28
  406d58:	cset	w9, lt  // lt = tstop
  406d5c:	b.lt	407008 <error@@Base+0x516c>  // b.tstop
  406d60:	cmp	x8, x24
  406d64:	b.ge	406d74 <error@@Base+0x4ed8>  // b.tcont
  406d68:	ldrb	w10, [x25, x8]
  406d6c:	cbnz	x26, 406d7c <error@@Base+0x4ee0>
  406d70:	b	406d80 <error@@Base+0x4ee4>
  406d74:	mov	w10, wzr
  406d78:	cbz	x26, 406d80 <error@@Base+0x4ee4>
  406d7c:	ldrb	w10, [x26, w10, uxtw]
  406d80:	ldrb	w10, [x21, w10, uxtw]
  406d84:	cbnz	w10, 406edc <error@@Base+0x5040>
  406d88:	cmp	x8, x28
  406d8c:	sub	x8, x8, #0x1
  406d90:	cset	w9, le
  406d94:	stur	x8, [x29, #-16]
  406d98:	b.gt	406d60 <error@@Base+0x4ec4>
  406d9c:	b	407008 <error@@Base+0x516c>
  406da0:	mov	w27, #0x1                   	// #1
  406da4:	mov	w11, #0x2                   	// #2
  406da8:	b	406dc0 <error@@Base+0x4f24>
  406dac:	mov	x9, xzr
  406db0:	ldrb	w9, [x21, x9]
  406db4:	cbz	w9, 406df4 <error@@Base+0x4f58>
  406db8:	mov	w8, #0xe                   	// #14
  406dbc:	cbnz	w8, 406ec8 <error@@Base+0x502c>
  406dc0:	ldur	x1, [x29, #-16]
  406dc4:	ldr	x8, [sp, #136]
  406dc8:	ldr	x10, [sp, #152]
  406dcc:	sub	x9, x1, x8
  406dd0:	cmp	x9, x10
  406dd4:	b.cs	406e20 <error@@Base+0x4f84>  // b.hs, b.nlast
  406dd8:	ldur	x8, [x29, #-16]
  406ddc:	cmp	x8, x24
  406de0:	b.ge	406dac <error@@Base+0x4f10>  // b.tcont
  406de4:	ldr	x10, [sp, #104]
  406de8:	ldrb	w9, [x10, x9]
  406dec:	ldrb	w9, [x21, x9]
  406df0:	cbnz	w9, 406db8 <error@@Base+0x4f1c>
  406df4:	add	x8, x8, x22
  406df8:	cmp	x8, x28
  406dfc:	cset	w9, lt  // lt = tstop
  406e00:	cmp	x8, x23
  406e04:	stur	x8, [x29, #-16]
  406e08:	cset	w8, gt
  406e0c:	orr	w8, w9, w8
  406e10:	cmp	w8, #0x0
  406e14:	csinc	w27, w27, wzr, eq  // eq = none
  406e18:	csel	w8, w11, wzr, ne  // ne = any
  406e1c:	b	406dbc <error@@Base+0x4f20>
  406e20:	ldr	w2, [sp, #68]
  406e24:	add	x0, sp, #0x60
  406e28:	bl	40d29c <error@@Base+0xb400>
  406e2c:	mov	w27, w0
  406e30:	cbnz	w0, 406e48 <error@@Base+0x4fac>
  406e34:	ldur	x8, [x29, #-16]
  406e38:	ldr	x9, [sp, #136]
  406e3c:	mov	w11, #0x2                   	// #2
  406e40:	sub	x9, x8, x9
  406e44:	b	406dd8 <error@@Base+0x4f3c>
  406e48:	mov	w8, #0x2                   	// #2
  406e4c:	mov	w11, #0x2                   	// #2
  406e50:	b	406dbc <error@@Base+0x4f20>
  406e54:	ldur	x8, [x29, #-16]
  406e58:	cmp	x8, x23
  406e5c:	b.ge	406eac <error@@Base+0x5010>  // b.tcont
  406e60:	ldrb	w9, [x25, x8]
  406e64:	ldrb	w9, [x21, x9]
  406e68:	cbnz	w9, 406eac <error@@Base+0x5010>
  406e6c:	add	x8, x8, #0x1
  406e70:	cmp	x8, x23
  406e74:	stur	x8, [x29, #-16]
  406e78:	b.lt	406e60 <error@@Base+0x4fc4>  // b.tstop
  406e7c:	b	406eac <error@@Base+0x5010>
  406e80:	ldur	x8, [x29, #-16]
  406e84:	cmp	x8, x23
  406e88:	b.ge	406eac <error@@Base+0x5010>  // b.tcont
  406e8c:	ldrb	w9, [x25, x8]
  406e90:	ldrb	w9, [x26, x9]
  406e94:	ldrb	w9, [x21, x9]
  406e98:	cbnz	w9, 406eac <error@@Base+0x5010>
  406e9c:	add	x8, x8, #0x1
  406ea0:	cmp	x8, x23
  406ea4:	stur	x8, [x29, #-16]
  406ea8:	b.lt	406e8c <error@@Base+0x4ff0>  // b.tstop
  406eac:	ldur	x8, [x29, #-16]
  406eb0:	cmp	x8, x23
  406eb4:	b.ne	406ee0 <error@@Base+0x5044>  // b.any
  406eb8:	cmp	x8, x24
  406ebc:	b.ge	406ff4 <error@@Base+0x5158>  // b.tcont
  406ec0:	ldrb	w8, [x25, x8]
  406ec4:	b	406ff8 <error@@Base+0x515c>
  406ec8:	cmp	w8, #0x2
  406ecc:	b.eq	4071ec <error@@Base+0x5350>  // b.none
  406ed0:	cmp	w8, #0xe
  406ed4:	b.eq	406ee0 <error@@Base+0x5044>  // b.none
  406ed8:	b	40709c <error@@Base+0x5200>
  406edc:	tbnz	w9, #0, 407008 <error@@Base+0x516c>
  406ee0:	ldur	x1, [x29, #-16]
  406ee4:	ldr	w2, [sp, #68]
  406ee8:	add	x0, sp, #0x60
  406eec:	bl	40d29c <error@@Base+0xb400>
  406ef0:	mov	w27, w0
  406ef4:	cbnz	w0, 4071ec <error@@Base+0x5350>
  406ef8:	ldr	w8, [sp, #64]
  406efc:	cmp	w8, #0x1
  406f00:	b.eq	406f1c <error@@Base+0x5080>  // b.none
  406f04:	ldr	x8, [sp, #144]
  406f08:	cbz	x8, 406f1c <error@@Base+0x5080>
  406f0c:	ldr	x8, [sp, #112]
  406f10:	ldr	w8, [x8]
  406f14:	cmn	w8, #0x1
  406f18:	b.eq	406fd0 <error@@Base+0x5134>  // b.none
  406f1c:	ldp	x2, x8, [sp, #24]
  406f20:	ldr	w1, [sp, #60]
  406f24:	add	x0, sp, #0x60
  406f28:	str	wzr, [sp, #320]
  406f2c:	stp	xzr, xzr, [x8]
  406f30:	bl	40d868 <error@@Base+0xb9cc>
  406f34:	cmn	x0, #0x1
  406f38:	b.eq	406fc8 <error@@Base+0x512c>  // b.none
  406f3c:	mov	x2, x0
  406f40:	cmn	x0, #0x2
  406f44:	b.eq	4071e8 <error@@Base+0x534c>  // b.none
  406f48:	ldp	x8, x9, [sp, #72]
  406f4c:	str	x2, [sp, #264]
  406f50:	str	x22, [sp, #8]
  406f54:	ldrb	w8, [x8, #56]
  406f58:	cmp	x9, #0x1
  406f5c:	cset	w9, hi  // hi = pmore
  406f60:	tst	w8, #0x10
  406f64:	cset	w8, eq  // eq = none
  406f68:	and	w22, w9, w8
  406f6c:	tbnz	w22, #0, 406f7c <error@@Base+0x50e0>
  406f70:	ldr	x8, [sp, #88]
  406f74:	ldr	x8, [x8, #152]
  406f78:	cbz	x8, 406f90 <error@@Base+0x50f4>
  406f7c:	ldr	x8, [sp, #280]
  406f80:	add	x0, sp, #0x60
  406f84:	ldr	x1, [x8, x2, lsl #3]
  406f88:	bl	40dbbc <error@@Base+0xbd20>
  406f8c:	str	x0, [sp, #272]
  406f90:	cbz	w22, 406fa0 <error@@Base+0x5104>
  406f94:	ldr	x8, [sp, #88]
  406f98:	ldrb	w8, [x8, #176]
  406f9c:	tbnz	w8, #0, 406fac <error@@Base+0x5110>
  406fa0:	ldr	x8, [sp, #88]
  406fa4:	ldr	x8, [x8, #152]
  406fa8:	cbz	x8, 407010 <error@@Base+0x5174>
  406fac:	add	x0, sp, #0x60
  406fb0:	bl	40dc48 <error@@Base+0xbdac>
  406fb4:	mov	w27, w0
  406fb8:	cbz	w0, 407010 <error@@Base+0x5174>
  406fbc:	ldr	x22, [sp, #8]
  406fc0:	cmp	w27, #0x1
  406fc4:	b.ne	4071ec <error@@Base+0x5350>  // b.any
  406fc8:	add	x0, sp, #0x60
  406fcc:	bl	40de30 <error@@Base+0xbf94>
  406fd0:	ldur	x8, [x29, #-16]
  406fd4:	mov	w27, #0x1                   	// #1
  406fd8:	add	x8, x8, x22
  406fdc:	cmp	x8, x28
  406fe0:	stur	x8, [x29, #-16]
  406fe4:	b.lt	4071ec <error@@Base+0x5350>  // b.tstop
  406fe8:	cmp	x23, x8
  406fec:	b.ge	406d30 <error@@Base+0x4e94>  // b.tcont
  406ff0:	b	4071ec <error@@Base+0x5350>
  406ff4:	mov	w8, wzr
  406ff8:	cbz	x26, 407000 <error@@Base+0x5164>
  406ffc:	ldrb	w8, [x26, w8, uxtw]
  407000:	ldrb	w8, [x21, w8, uxtw]
  407004:	cbnz	w8, 406ee0 <error@@Base+0x5044>
  407008:	mov	w27, #0x1                   	// #1
  40700c:	b	4071ec <error@@Base+0x5350>
  407010:	ldr	x21, [sp, #80]
  407014:	cbz	x21, 4071ec <error@@Base+0x5350>
  407018:	ldr	x20, [sp, #48]
  40701c:	cmp	x21, #0x1
  407020:	b.eq	407044 <error@@Base+0x51a8>  // b.none
  407024:	ldr	x8, [sp, #40]
  407028:	ldr	x9, [sp, #16]
  40702c:	add	x0, x20, #0x10
  407030:	mov	w1, #0xff                  	// #255
  407034:	mvn	x8, x8
  407038:	add	x8, x8, x9
  40703c:	lsl	x2, x8, #4
  407040:	bl	4019f0 <memset@plt>
  407044:	ldr	x8, [sp, #264]
  407048:	cmp	x21, #0x2
  40704c:	stp	xzr, x8, [x20]
  407050:	ldr	x8, [sp, #72]
  407054:	b.cc	4070cc <error@@Base+0x5230>  // b.lo, b.ul, b.last
  407058:	ldrb	w8, [x8, #56]
  40705c:	tbnz	w8, #4, 4070cc <error@@Base+0x5230>
  407060:	ldr	x9, [sp, #88]
  407064:	ldrb	w8, [x9, #176]
  407068:	tbnz	w8, #0, 4070a8 <error@@Base+0x520c>
  40706c:	mov	w4, wzr
  407070:	b	4070b4 <error@@Base+0x5218>
  407074:	ldr	x8, [x8, #16]
  407078:	cbz	x8, 407084 <error@@Base+0x51e8>
  40707c:	ldrsb	w8, [x23, #56]
  407080:	tbnz	w8, #31, 406b8c <error@@Base+0x4cf0>
  407084:	mov	x20, xzr
  407088:	cbz	x22, 4070a0 <error@@Base+0x5204>
  40708c:	mov	x22, x20
  407090:	cbz	x4, 406b90 <error@@Base+0x4cf4>
  407094:	mov	w27, #0x1                   	// #1
  407098:	b	407210 <error@@Base+0x5374>
  40709c:	b	407210 <error@@Base+0x5374>
  4070a0:	mov	x22, x20
  4070a4:	b	406b90 <error@@Base+0x4cf4>
  4070a8:	ldr	x8, [x9, #152]
  4070ac:	cmp	x8, #0x0
  4070b0:	cset	w4, gt
  4070b4:	ldr	x3, [sp, #48]
  4070b8:	ldp	x0, x2, [sp, #72]
  4070bc:	add	x1, sp, #0x60
  4070c0:	bl	40def4 <error@@Base+0xc058>
  4070c4:	mov	w27, w0
  4070c8:	cbnz	w0, 4071ec <error@@Base+0x5350>
  4070cc:	ldr	x20, [sp, #48]
  4070d0:	ldrb	w9, [sp, #236]
  4070d4:	ldr	x10, [sp, #144]
  4070d8:	ldr	x11, [sp, #120]
  4070dc:	ldur	x12, [x29, #-16]
  4070e0:	ldr	x21, [sp, #80]
  4070e4:	add	x13, sp, #0x60
  4070e8:	mov	x8, xzr
  4070ec:	add	x13, x13, #0x38
  4070f0:	add	x14, x20, #0x8
  4070f4:	b	407118 <error@@Base+0x527c>
  4070f8:	ldp	x15, x16, [x14, #-8]
  4070fc:	add	x15, x15, x12
  407100:	add	x16, x16, x12
  407104:	stp	x15, x16, [x14, #-8]
  407108:	add	x8, x8, #0x1
  40710c:	cmp	x8, x21
  407110:	add	x14, x14, #0x10
  407114:	b.cs	407158 <error@@Base+0x52bc>  // b.hs, b.nlast
  407118:	ldur	x15, [x14, #-8]
  40711c:	cmn	x15, #0x1
  407120:	b.eq	407108 <error@@Base+0x526c>  // b.none
  407124:	cbz	w9, 4070f8 <error@@Base+0x525c>
  407128:	add	x16, x11, x15, lsl #3
  40712c:	cmp	x15, x10
  407130:	ldr	x15, [x14]
  407134:	csel	x16, x13, x16, eq  // eq = none
  407138:	ldr	x16, [x16]
  40713c:	add	x17, x11, x15, lsl #3
  407140:	cmp	x15, x10
  407144:	stur	x16, [x14, #-8]
  407148:	csel	x15, x13, x17, eq  // eq = none
  40714c:	ldr	x15, [x15]
  407150:	str	x15, [x14]
  407154:	b	4070f8 <error@@Base+0x525c>
  407158:	ldr	x10, [sp, #40]
  40715c:	cmp	x10, #0x1
  407160:	b.lt	407178 <error@@Base+0x52dc>  // b.tstop
  407164:	add	x0, x20, x21, lsl #4
  407168:	lsl	x2, x10, #4
  40716c:	mov	w1, #0xff                  	// #255
  407170:	bl	4019f0 <memset@plt>
  407174:	ldr	x10, [sp, #40]
  407178:	ldr	x8, [sp, #88]
  40717c:	ldr	x8, [x8, #224]
  407180:	cbz	x8, 4071ec <error@@Base+0x5350>
  407184:	cmp	x21, #0x2
  407188:	b.cc	4071ec <error@@Base+0x5350>  // b.lo, b.ul, b.last
  40718c:	ldr	x11, [sp, #16]
  407190:	mvn	x10, x10
  407194:	mov	x9, xzr
  407198:	add	x10, x10, x11
  40719c:	add	x11, x20, #0x18
  4071a0:	b	4071b4 <error@@Base+0x5318>
  4071a4:	add	x9, x9, #0x1
  4071a8:	cmp	x10, x9
  4071ac:	add	x11, x11, #0x10
  4071b0:	b.eq	4071ec <error@@Base+0x5350>  // b.none
  4071b4:	ldr	x12, [x8, x9, lsl #3]
  4071b8:	cmp	x9, x12
  4071bc:	b.eq	4071a4 <error@@Base+0x5308>  // b.none
  4071c0:	add	x12, x20, x12, lsl #4
  4071c4:	ldr	x12, [x12, #16]
  4071c8:	stur	x12, [x11, #-8]
  4071cc:	ldr	x12, [x8, x9, lsl #3]
  4071d0:	add	x12, x20, x12, lsl #4
  4071d4:	ldr	x12, [x12, #24]
  4071d8:	str	x12, [x11]
  4071dc:	b	4071a4 <error@@Base+0x5308>
  4071e0:	mov	w27, w0
  4071e4:	b	4071ec <error@@Base+0x5350>
  4071e8:	mov	w27, #0xc                   	// #12
  4071ec:	ldr	x0, [sp, #280]
  4071f0:	bl	401b80 <free@plt>
  4071f4:	ldr	x8, [sp, #88]
  4071f8:	ldr	x8, [x8, #152]
  4071fc:	cbz	x8, 407208 <error@@Base+0x536c>
  407200:	add	x0, sp, #0x60
  407204:	bl	40e1a4 <error@@Base+0xc308>
  407208:	add	x0, sp, #0x60
  40720c:	bl	407a7c <error@@Base+0x5be0>
  407210:	mov	w0, w27
  407214:	ldp	x20, x19, [sp, #448]
  407218:	ldp	x22, x21, [sp, #432]
  40721c:	ldp	x24, x23, [sp, #416]
  407220:	ldp	x26, x25, [sp, #400]
  407224:	ldp	x28, x27, [sp, #384]
  407228:	ldp	x29, x30, [sp, #368]
  40722c:	add	sp, sp, #0x1d0
  407230:	ret
  407234:	stp	x29, x30, [sp, #-16]!
  407238:	mov	x6, x4
  40723c:	mov	w7, #0x1                   	// #1
  407240:	mov	x4, xzr
  407244:	mov	x5, x2
  407248:	mov	x29, sp
  40724c:	bl	407258 <error@@Base+0x53bc>
  407250:	ldp	x29, x30, [sp], #16
  407254:	ret
  407258:	sub	sp, sp, #0x70
  40725c:	cmp	x3, x2
  407260:	cset	w8, gt
  407264:	orr	x8, x8, x3, lsr #63
  407268:	stp	x29, x30, [sp, #16]
  40726c:	stp	x28, x27, [sp, #32]
  407270:	stp	x26, x25, [sp, #48]
  407274:	stp	x24, x23, [sp, #64]
  407278:	stp	x22, x21, [sp, #80]
  40727c:	stp	x20, x19, [sp, #96]
  407280:	add	x29, sp, #0x10
  407284:	cbnz	x8, 407400 <error@@Base+0x5564>
  407288:	add	x8, x4, x3
  40728c:	ldrb	w20, [x0, #56]
  407290:	bic	x9, x8, x8, asr #63
  407294:	cmp	x8, x2
  407298:	csel	x26, x2, x9, gt
  40729c:	mov	x25, x6
  4072a0:	mov	x22, x5
  4072a4:	mov	x19, x3
  4072a8:	mov	x23, x2
  4072ac:	mov	x24, x1
  4072b0:	mov	x21, x0
  4072b4:	cmp	x26, x3
  4072b8:	stur	w7, [x29, #-4]
  4072bc:	b.le	4072d4 <error@@Base+0x5438>
  4072c0:	tbnz	w20, #3, 4072d4 <error@@Base+0x5438>
  4072c4:	ldr	x8, [x21, #32]
  4072c8:	cbz	x8, 4072d4 <error@@Base+0x5438>
  4072cc:	mov	x0, x21
  4072d0:	bl	406264 <error@@Base+0x43c8>
  4072d4:	ldrb	w8, [x21, #56]
  4072d8:	tst	w8, #0x10
  4072dc:	csel	x27, x25, xzr, eq  // eq = none
  4072e0:	cbz	x27, 40730c <error@@Base+0x5470>
  4072e4:	and	w8, w8, #0x6
  4072e8:	cmp	w8, #0x4
  4072ec:	b.ne	407300 <error@@Base+0x5464>  // b.any
  4072f0:	ldr	x8, [x27]
  4072f4:	ldr	x9, [x21, #48]
  4072f8:	cmp	x8, x9
  4072fc:	b.ls	407410 <error@@Base+0x5574>  // b.plast
  407300:	ldr	x8, [x21, #48]
  407304:	add	x28, x8, #0x1
  407308:	b	407310 <error@@Base+0x5474>
  40730c:	mov	w28, #0x1                   	// #1
  407310:	lsl	x0, x28, #4
  407314:	bl	401970 <malloc@plt>
  407318:	cbz	x0, 407408 <error@@Base+0x556c>
  40731c:	mov	x25, x0
  407320:	ubfx	w8, w20, #5, #2
  407324:	mov	x0, x21
  407328:	mov	x1, x24
  40732c:	mov	x2, x23
  407330:	mov	x3, x19
  407334:	mov	x4, x26
  407338:	mov	x5, x22
  40733c:	mov	x6, x28
  407340:	mov	x7, x25
  407344:	str	w8, [sp]
  407348:	bl	406ab4 <error@@Base+0x4c18>
  40734c:	cbz	w0, 407368 <error@@Base+0x54cc>
  407350:	cmp	w0, #0x1
  407354:	mov	x8, #0xfffffffffffffffe    	// #-2
  407358:	cinc	x21, x8, eq  // eq = none
  40735c:	ldur	w8, [x29, #-4]
  407360:	cbz	x21, 4073bc <error@@Base+0x5520>
  407364:	b	4073d4 <error@@Base+0x5538>
  407368:	cbz	x27, 4073b0 <error@@Base+0x5514>
  40736c:	ldrb	w8, [x21, #56]
  407370:	mov	x0, x27
  407374:	mov	x1, x25
  407378:	mov	x2, x28
  40737c:	ubfx	w3, w8, #1, #2
  407380:	bl	40cfc0 <error@@Base+0xb124>
  407384:	ldrb	w8, [x21, #56]
  407388:	ubfiz	w9, w0, #1, #2
  40738c:	tst	w0, #0x3
  407390:	mov	x10, #0xfffffffffffffffe    	// #-2
  407394:	and	w8, w8, #0xfffffff9
  407398:	orr	w8, w9, w8
  40739c:	strb	w8, [x21, #56]
  4073a0:	csel	x21, x10, xzr, eq  // eq = none
  4073a4:	ldur	w8, [x29, #-4]
  4073a8:	cbz	x21, 4073bc <error@@Base+0x5520>
  4073ac:	b	4073d4 <error@@Base+0x5538>
  4073b0:	mov	x21, xzr
  4073b4:	ldur	w8, [x29, #-4]
  4073b8:	cbnz	x21, 4073d4 <error@@Base+0x5538>
  4073bc:	ldr	x21, [x25]
  4073c0:	tbz	w8, #0, 4073d4 <error@@Base+0x5538>
  4073c4:	cmp	x21, x19
  4073c8:	b.ne	407420 <error@@Base+0x5584>  // b.any
  4073cc:	ldr	x8, [x25, #8]
  4073d0:	sub	x21, x8, x19
  4073d4:	mov	x0, x25
  4073d8:	bl	401b80 <free@plt>
  4073dc:	mov	x0, x21
  4073e0:	ldp	x20, x19, [sp, #96]
  4073e4:	ldp	x22, x21, [sp, #80]
  4073e8:	ldp	x24, x23, [sp, #64]
  4073ec:	ldp	x26, x25, [sp, #48]
  4073f0:	ldp	x28, x27, [sp, #32]
  4073f4:	ldp	x29, x30, [sp, #16]
  4073f8:	add	sp, sp, #0x70
  4073fc:	ret
  407400:	mov	x21, #0xffffffffffffffff    	// #-1
  407404:	b	4073dc <error@@Base+0x5540>
  407408:	mov	x21, #0xfffffffffffffffe    	// #-2
  40740c:	b	4073dc <error@@Base+0x5540>
  407410:	cmp	x8, #0x1
  407414:	csel	x27, xzr, x27, lt  // lt = tstop
  407418:	csinc	x28, x8, xzr, ge  // ge = tcont
  40741c:	b	407310 <error@@Base+0x5474>
  407420:	adrp	x0, 414000 <error@@Base+0x12164>
  407424:	adrp	x1, 414000 <error@@Base+0x12164>
  407428:	adrp	x3, 414000 <error@@Base+0x12164>
  40742c:	add	x0, x0, #0x9d8
  407430:	add	x1, x1, #0x9f1
  407434:	add	x3, x3, #0x9fd
  407438:	mov	w2, #0x1be                 	// #446
  40743c:	bl	401c70 <__assert_fail@plt>
  407440:	stp	x29, x30, [sp, #-16]!
  407444:	mov	x6, x5
  407448:	mov	x5, x2
  40744c:	mov	w7, wzr
  407450:	mov	x29, sp
  407454:	bl	407258 <error@@Base+0x53bc>
  407458:	ldp	x29, x30, [sp], #16
  40745c:	ret
  407460:	sub	sp, sp, #0x20
  407464:	mov	x8, x6
  407468:	mov	w9, #0x1                   	// #1
  40746c:	str	x7, [sp]
  407470:	mov	x6, xzr
  407474:	mov	x7, x8
  407478:	stp	x29, x30, [sp, #16]
  40747c:	add	x29, sp, #0x10
  407480:	strb	w9, [sp, #8]
  407484:	bl	407494 <error@@Base+0x55f8>
  407488:	ldp	x29, x30, [sp, #16]
  40748c:	add	sp, sp, #0x20
  407490:	ret
  407494:	sub	sp, sp, #0x70
  407498:	stp	x29, x30, [sp, #16]
  40749c:	add	x29, sp, #0x10
  4074a0:	stp	x22, x21, [sp, #80]
  4074a4:	ldr	x22, [x29, #96]
  4074a8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4074ac:	sub	x9, x9, x4
  4074b0:	orr	x8, x4, x2
  4074b4:	cmp	x9, x2
  4074b8:	orr	x8, x8, x22
  4074bc:	cset	w9, lt  // lt = tstop
  4074c0:	orr	x8, x9, x8, lsr #63
  4074c4:	stp	x28, x27, [sp, #32]
  4074c8:	stp	x26, x25, [sp, #48]
  4074cc:	stp	x24, x23, [sp, #64]
  4074d0:	stp	x20, x19, [sp, #96]
  4074d4:	cbnz	x8, 4075b0 <error@@Base+0x5714>
  4074d8:	mov	x10, x7
  4074dc:	mov	x20, x6
  4074e0:	mov	x21, x5
  4074e4:	mov	x28, x4
  4074e8:	mov	x19, x2
  4074ec:	mov	x24, x1
  4074f0:	mov	x23, x0
  4074f4:	cmp	x4, #0x1
  4074f8:	add	x25, x4, x2
  4074fc:	b.lt	407548 <error@@Base+0x56ac>  // b.tstop
  407500:	mov	x27, x3
  407504:	cmp	x19, #0x1
  407508:	b.lt	407550 <error@@Base+0x56b4>  // b.tstop
  40750c:	mov	x0, x25
  407510:	str	x10, [sp, #8]
  407514:	bl	401970 <malloc@plt>
  407518:	cbz	x0, 4075b0 <error@@Base+0x5714>
  40751c:	mov	x1, x24
  407520:	mov	x2, x19
  407524:	mov	x26, x0
  407528:	bl	401840 <memcpy@plt>
  40752c:	add	x0, x26, x19
  407530:	mov	x1, x27
  407534:	mov	x2, x28
  407538:	bl	401840 <memcpy@plt>
  40753c:	ldr	x10, [sp, #8]
  407540:	mov	x24, x26
  407544:	b	407558 <error@@Base+0x56bc>
  407548:	mov	x26, xzr
  40754c:	b	407558 <error@@Base+0x56bc>
  407550:	mov	x26, xzr
  407554:	mov	x24, x27
  407558:	ldrb	w8, [x29, #104]
  40755c:	mov	x0, x23
  407560:	mov	x1, x24
  407564:	mov	x2, x25
  407568:	and	w7, w8, #0x1
  40756c:	mov	x3, x21
  407570:	mov	x4, x20
  407574:	mov	x5, x22
  407578:	mov	x6, x10
  40757c:	bl	407258 <error@@Base+0x53bc>
  407580:	mov	x19, x0
  407584:	mov	x0, x26
  407588:	bl	401b80 <free@plt>
  40758c:	mov	x0, x19
  407590:	ldp	x20, x19, [sp, #96]
  407594:	ldp	x22, x21, [sp, #80]
  407598:	ldp	x24, x23, [sp, #64]
  40759c:	ldp	x26, x25, [sp, #48]
  4075a0:	ldp	x28, x27, [sp, #32]
  4075a4:	ldp	x29, x30, [sp, #16]
  4075a8:	add	sp, sp, #0x70
  4075ac:	ret
  4075b0:	mov	x19, #0xfffffffffffffffe    	// #-2
  4075b4:	b	40758c <error@@Base+0x56f0>
  4075b8:	sub	sp, sp, #0x20
  4075bc:	stp	x29, x30, [sp, #16]
  4075c0:	add	x29, sp, #0x10
  4075c4:	ldr	x8, [x29, #16]
  4075c8:	strb	wzr, [sp, #8]
  4075cc:	str	x8, [sp]
  4075d0:	bl	407494 <error@@Base+0x55f8>
  4075d4:	ldp	x29, x30, [sp, #16]
  4075d8:	add	sp, sp, #0x20
  4075dc:	ret
  4075e0:	ldrb	w8, [x0, #56]
  4075e4:	and	w8, w8, #0xfffffff9
  4075e8:	cbz	x2, 407600 <error@@Base+0x5764>
  4075ec:	orr	w8, w8, #0x2
  4075f0:	strb	w8, [x0, #56]
  4075f4:	stp	x2, x3, [x1]
  4075f8:	str	x4, [x1, #16]
  4075fc:	ret
  407600:	strb	w8, [x0, #56]
  407604:	stp	xzr, xzr, [x1]
  407608:	str	xzr, [x1, #16]
  40760c:	ret
  407610:	stp	x29, x30, [sp, #-16]!
  407614:	ldr	w8, [x0, #8]
  407618:	mov	w9, #0xff                  	// #255
  40761c:	movk	w9, #0x4, lsl #16
  407620:	mov	x29, sp
  407624:	and	w8, w8, w9
  407628:	cmp	w8, #0x6
  40762c:	b.ne	407640 <error@@Base+0x57a4>  // b.any
  407630:	ldr	x0, [x0]
  407634:	bl	4076c4 <error@@Base+0x5828>
  407638:	ldp	x29, x30, [sp], #16
  40763c:	ret
  407640:	cmp	w8, #0x3
  407644:	b.ne	407650 <error@@Base+0x57b4>  // b.any
  407648:	ldr	x0, [x0]
  40764c:	bl	401b80 <free@plt>
  407650:	ldp	x29, x30, [sp], #16
  407654:	ret
  407658:	stp	x29, x30, [sp, #-32]!
  40765c:	str	x19, [sp, #16]
  407660:	mov	x19, x0
  407664:	ldr	x0, [x0, #48]
  407668:	mov	x29, sp
  40766c:	bl	401b80 <free@plt>
  407670:	ldr	x0, [x19, #72]
  407674:	bl	401b80 <free@plt>
  407678:	ldr	x8, [x19, #80]
  40767c:	add	x9, x19, #0x8
  407680:	cmp	x8, x9
  407684:	b.eq	407698 <error@@Base+0x57fc>  // b.none
  407688:	ldr	x0, [x8, #16]
  40768c:	bl	401b80 <free@plt>
  407690:	ldr	x0, [x19, #80]
  407694:	bl	401b80 <free@plt>
  407698:	ldr	x0, [x19, #24]
  40769c:	bl	401b80 <free@plt>
  4076a0:	ldr	x0, [x19, #96]
  4076a4:	bl	401b80 <free@plt>
  4076a8:	ldr	x0, [x19, #88]
  4076ac:	bl	401b80 <free@plt>
  4076b0:	mov	x0, x19
  4076b4:	bl	401b80 <free@plt>
  4076b8:	ldr	x19, [sp, #16]
  4076bc:	ldp	x29, x30, [sp], #32
  4076c0:	ret
  4076c4:	stp	x29, x30, [sp, #-32]!
  4076c8:	str	x19, [sp, #16]
  4076cc:	mov	x19, x0
  4076d0:	ldr	x0, [x0]
  4076d4:	mov	x29, sp
  4076d8:	bl	401b80 <free@plt>
  4076dc:	ldr	x0, [x19, #8]
  4076e0:	bl	401b80 <free@plt>
  4076e4:	ldr	x0, [x19, #16]
  4076e8:	bl	401b80 <free@plt>
  4076ec:	ldr	x0, [x19, #24]
  4076f0:	bl	401b80 <free@plt>
  4076f4:	mov	x0, x19
  4076f8:	bl	401b80 <free@plt>
  4076fc:	ldr	x19, [sp, #16]
  407700:	ldp	x29, x30, [sp], #32
  407704:	ret
  407708:	stp	x29, x30, [sp, #-64]!
  40770c:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  407710:	movk	x8, #0x5554
  407714:	movk	x8, #0x555, lsl #48
  407718:	movi	v0.2d, #0x0
  40771c:	cmp	x1, x8
  407720:	mov	w8, #0xf                   	// #15
  407724:	stp	x24, x23, [sp, #16]
  407728:	stp	x22, x21, [sp, #32]
  40772c:	stp	x20, x19, [sp, #48]
  407730:	mov	x29, sp
  407734:	str	xzr, [x0, #224]
  407738:	stp	q0, q0, [x0, #192]
  40773c:	stp	q0, q0, [x0, #160]
  407740:	stp	q0, q0, [x0, #128]
  407744:	stp	q0, q0, [x0, #96]
  407748:	stp	q0, q0, [x0, #64]
  40774c:	stp	q0, q0, [x0, #32]
  407750:	stp	q0, q0, [x0]
  407754:	str	w8, [x0, #128]
  407758:	b.hi	4078f8 <error@@Base+0x5a5c>  // b.pmore
  40775c:	add	x8, x1, #0x1
  407760:	mov	x19, x0
  407764:	str	x8, [x0, #8]
  407768:	lsl	x0, x8, #4
  40776c:	mov	x20, x1
  407770:	bl	401970 <malloc@plt>
  407774:	mov	w8, #0x1                   	// #1
  407778:	str	x0, [x19]
  40777c:	mov	x21, x8
  407780:	cmp	x8, x20
  407784:	lsl	x8, x8, #1
  407788:	b.ls	40777c <error@@Base+0x58e0>  // b.plast
  40778c:	mov	w0, #0x18                  	// #24
  407790:	mov	x1, x21
  407794:	bl	401a00 <calloc@plt>
  407798:	sub	x8, x21, #0x1
  40779c:	str	x0, [x19, #64]
  4077a0:	str	x8, [x19, #136]
  4077a4:	bl	401b90 <__ctype_get_mb_cur_max@plt>
  4077a8:	str	w0, [x19, #180]
  4077ac:	mov	w0, #0xe                   	// #14
  4077b0:	bl	401940 <nl_langinfo@plt>
  4077b4:	ldrb	w8, [x0]
  4077b8:	orr	w8, w8, #0x20
  4077bc:	cmp	w8, #0x75
  4077c0:	b.ne	40780c <error@@Base+0x5970>  // b.any
  4077c4:	ldrb	w8, [x0, #1]
  4077c8:	orr	w8, w8, #0x20
  4077cc:	cmp	w8, #0x74
  4077d0:	b.ne	40780c <error@@Base+0x5970>  // b.any
  4077d4:	ldrb	w8, [x0, #2]
  4077d8:	orr	w8, w8, #0x20
  4077dc:	cmp	w8, #0x66
  4077e0:	b.ne	40780c <error@@Base+0x5970>  // b.any
  4077e4:	ldrb	w8, [x0, #3]!
  4077e8:	adrp	x1, 414000 <error@@Base+0x12164>
  4077ec:	add	x1, x1, #0x8a0
  4077f0:	cmp	w8, #0x2d
  4077f4:	cinc	x0, x0, eq  // eq = none
  4077f8:	bl	401b50 <strcmp@plt>
  4077fc:	cbnz	w0, 40780c <error@@Base+0x5970>
  407800:	ldrb	w8, [x19, #176]
  407804:	orr	w8, w8, #0x4
  407808:	strb	w8, [x19, #176]
  40780c:	ldrb	w8, [x19, #176]
  407810:	ldr	w9, [x19, #180]
  407814:	and	w10, w8, #0xfffffff7
  407818:	cmp	w9, #0x2
  40781c:	strb	w10, [x19, #176]
  407820:	b.lt	4078cc <error@@Base+0x5a30>  // b.tstop
  407824:	tbnz	w8, #2, 4078c0 <error@@Base+0x5a24>
  407828:	mov	w0, #0x20                  	// #32
  40782c:	mov	w1, #0x1                   	// #1
  407830:	bl	401a00 <calloc@plt>
  407834:	str	x0, [x19, #120]
  407838:	cbz	x0, 4078f8 <error@@Base+0x5a5c>
  40783c:	mov	x21, xzr
  407840:	mov	w8, wzr
  407844:	mov	w22, #0x1                   	// #1
  407848:	b	40785c <error@@Base+0x59c0>
  40784c:	add	x21, x21, #0x1
  407850:	cmp	x21, #0x4
  407854:	add	w8, w24, w23
  407858:	b.eq	4078cc <error@@Base+0x5a30>  // b.none
  40785c:	mov	x23, xzr
  407860:	mov	w24, w8
  407864:	b	407874 <error@@Base+0x59d8>
  407868:	add	x23, x23, #0x1
  40786c:	cmp	x23, #0x40
  407870:	b.eq	40784c <error@@Base+0x59b0>  // b.none
  407874:	add	x20, x24, x23
  407878:	mov	w0, w20
  40787c:	bl	401aa0 <btowc@plt>
  407880:	cmn	w0, #0x1
  407884:	b.eq	4078a0 <error@@Base+0x5a04>  // b.none
  407888:	ldr	x8, [x19, #120]
  40788c:	lsl	x9, x21, #3
  407890:	lsl	x11, x22, x23
  407894:	ldr	x10, [x8, x9]
  407898:	orr	x10, x10, x11
  40789c:	str	x10, [x8, x9]
  4078a0:	cmp	w20, #0x7f
  4078a4:	b.hi	407868 <error@@Base+0x59cc>  // b.pmore
  4078a8:	cmp	w20, w0
  4078ac:	b.eq	407868 <error@@Base+0x59cc>  // b.none
  4078b0:	ldrb	w8, [x19, #176]
  4078b4:	orr	w8, w8, #0x8
  4078b8:	strb	w8, [x19, #176]
  4078bc:	b	407868 <error@@Base+0x59cc>
  4078c0:	adrp	x8, 414000 <error@@Base+0x12164>
  4078c4:	add	x8, x8, #0x868
  4078c8:	str	x8, [x19, #120]
  4078cc:	ldr	x8, [x19]
  4078d0:	mov	w0, #0xc                   	// #12
  4078d4:	cbz	x8, 4078e4 <error@@Base+0x5a48>
  4078d8:	ldr	x8, [x19, #64]
  4078dc:	cmp	x8, #0x0
  4078e0:	csel	w0, w0, wzr, eq  // eq = none
  4078e4:	ldp	x20, x19, [sp, #48]
  4078e8:	ldp	x22, x21, [sp, #32]
  4078ec:	ldp	x24, x23, [sp, #16]
  4078f0:	ldp	x29, x30, [sp], #64
  4078f4:	ret
  4078f8:	mov	w0, #0xc                   	// #12
  4078fc:	b	4078e4 <error@@Base+0x5a48>
  407900:	stp	x29, x30, [sp, #-64]!
  407904:	stp	x20, x19, [sp, #48]
  407908:	mov	x19, x0
  40790c:	movi	v0.2d, #0x0
  407910:	stp	x24, x23, [sp, #16]
  407914:	stp	x22, x21, [sp, #32]
  407918:	mov	w23, w4
  40791c:	mov	x21, x2
  407920:	mov	x24, x1
  407924:	str	xzr, [x0, #144]
  407928:	stp	q0, q0, [x0, #112]
  40792c:	stp	q0, q0, [x0, #80]
  407930:	stp	q0, q0, [x0, #48]
  407934:	stp	q0, q0, [x0, #16]
  407938:	str	q0, [x0]
  40793c:	and	w4, w4, #0x1
  407940:	mov	x0, x1
  407944:	mov	x1, x2
  407948:	mov	x2, x19
  40794c:	mov	x29, sp
  407950:	mov	x20, x5
  407954:	mov	x22, x3
  407958:	bl	408114 <error@@Base+0x6278>
  40795c:	cmp	x21, #0x1
  407960:	b.lt	407974 <error@@Base+0x5ad8>  // b.tstop
  407964:	add	x1, x21, #0x1
  407968:	mov	x0, x19
  40796c:	bl	408164 <error@@Base+0x62c8>
  407970:	cbnz	w0, 407a1c <error@@Base+0x5b80>
  407974:	ldrb	w8, [x19, #139]
  407978:	cbz	w8, 407980 <error@@Base+0x5ae4>
  40797c:	ldr	x24, [x19, #8]
  407980:	str	x24, [x19, #8]
  407984:	ldr	w8, [x20, #180]
  407988:	cmp	w8, #0x2
  40798c:	tbz	w23, #0, 4079d8 <error@@Base+0x5b3c>
  407990:	b.lt	4079ec <error@@Base+0x5b50>  // b.tstop
  407994:	mov	x0, x19
  407998:	bl	408218 <error@@Base+0x637c>
  40799c:	cbnz	w0, 407a1c <error@@Base+0x5b80>
  4079a0:	ldr	x8, [x19, #56]
  4079a4:	cmp	x8, x21
  4079a8:	b.ge	407a08 <error@@Base+0x5b6c>  // b.tcont
  4079ac:	ldr	x9, [x19, #48]
  4079b0:	ldrsw	x10, [x20, #180]
  4079b4:	ldr	x8, [x19, #64]
  4079b8:	add	x9, x9, x10
  4079bc:	cmp	x8, x9
  4079c0:	b.gt	407a08 <error@@Base+0x5b6c>
  4079c4:	lsl	x1, x8, #1
  4079c8:	mov	x0, x19
  4079cc:	bl	408164 <error@@Base+0x62c8>
  4079d0:	cbz	w0, 407994 <error@@Base+0x5af8>
  4079d4:	b	407a1c <error@@Base+0x5b80>
  4079d8:	b.lt	4079fc <error@@Base+0x5b60>  // b.tstop
  4079dc:	mov	x0, x19
  4079e0:	bl	408890 <error@@Base+0x69f4>
  4079e4:	mov	w0, wzr
  4079e8:	b	407a1c <error@@Base+0x5b80>
  4079ec:	mov	x0, x19
  4079f0:	bl	408810 <error@@Base+0x6974>
  4079f4:	mov	w0, wzr
  4079f8:	b	407a1c <error@@Base+0x5b80>
  4079fc:	cbz	x22, 407a10 <error@@Base+0x5b74>
  407a00:	mov	x0, x19
  407a04:	bl	408a34 <error@@Base+0x6b98>
  407a08:	mov	w0, wzr
  407a0c:	b	407a1c <error@@Base+0x5b80>
  407a10:	ldr	x8, [x19, #64]
  407a14:	mov	w0, wzr
  407a18:	stp	x8, x8, [x19, #48]
  407a1c:	ldp	x20, x19, [sp, #48]
  407a20:	ldp	x22, x21, [sp, #32]
  407a24:	ldp	x24, x23, [sp, #16]
  407a28:	ldp	x29, x30, [sp], #64
  407a2c:	ret
  407a30:	stp	x29, x30, [sp, #-32]!
  407a34:	stp	x20, x19, [sp, #16]
  407a38:	ldr	x19, [x0]
  407a3c:	mov	x29, sp
  407a40:	ldr	x0, [x19, #112]
  407a44:	cbz	x0, 407a58 <error@@Base+0x5bbc>
  407a48:	ldr	x20, [x0]
  407a4c:	bl	401b80 <free@plt>
  407a50:	mov	x0, x20
  407a54:	cbnz	x20, 407a48 <error@@Base+0x5bac>
  407a58:	ldr	x0, [x19, #32]
  407a5c:	mov	w8, #0xf                   	// #15
  407a60:	str	w8, [x19, #128]
  407a64:	stp	xzr, xzr, [x19, #104]
  407a68:	bl	401b80 <free@plt>
  407a6c:	str	xzr, [x19, #32]
  407a70:	ldp	x20, x19, [sp, #16]
  407a74:	ldp	x29, x30, [sp], #32
  407a78:	ret
  407a7c:	stp	x29, x30, [sp, #-32]!
  407a80:	str	x19, [sp, #16]
  407a84:	mov	x19, x0
  407a88:	ldr	x0, [x0, #16]
  407a8c:	mov	x29, sp
  407a90:	bl	401b80 <free@plt>
  407a94:	ldr	x0, [x19, #24]
  407a98:	bl	401b80 <free@plt>
  407a9c:	ldrb	w8, [x19, #139]
  407aa0:	cbz	w8, 407aac <error@@Base+0x5c10>
  407aa4:	ldr	x0, [x19, #8]
  407aa8:	bl	401b80 <free@plt>
  407aac:	ldr	x19, [sp, #16]
  407ab0:	ldp	x29, x30, [sp], #32
  407ab4:	ret
  407ab8:	sub	sp, sp, #0x50
  407abc:	stp	x29, x30, [sp, #16]
  407ac0:	stp	x22, x21, [sp, #48]
  407ac4:	stp	x20, x19, [sp, #64]
  407ac8:	ldr	x20, [x1]
  407acc:	str	x23, [sp, #32]
  407ad0:	mov	x23, x0
  407ad4:	mov	x21, x2
  407ad8:	mov	x22, x1
  407adc:	str	x2, [x20, #216]
  407ae0:	orr	x2, x2, #0x800000
  407ae4:	mov	x0, sp
  407ae8:	mov	x1, x23
  407aec:	add	x29, sp, #0x10
  407af0:	mov	x19, x3
  407af4:	bl	408a80 <error@@Base+0x6be4>
  407af8:	mov	x2, sp
  407afc:	mov	x0, x23
  407b00:	mov	x1, x22
  407b04:	mov	x3, x21
  407b08:	mov	x4, xzr
  407b0c:	mov	x5, x19
  407b10:	bl	408aac <error@@Base+0x6c10>
  407b14:	mov	x21, x0
  407b18:	cbnz	x0, 407b24 <error@@Base+0x5c88>
  407b1c:	ldr	w8, [x19]
  407b20:	cbnz	w8, 407b74 <error@@Base+0x5cd8>
  407b24:	mov	w3, #0x2                   	// #2
  407b28:	mov	x0, x20
  407b2c:	mov	x1, xzr
  407b30:	mov	x2, xzr
  407b34:	bl	408bf4 <error@@Base+0x6d58>
  407b38:	mov	x22, x0
  407b3c:	cbz	x21, 407b54 <error@@Base+0x5cb8>
  407b40:	mov	w3, #0x10                  	// #16
  407b44:	mov	x0, x20
  407b48:	mov	x1, x21
  407b4c:	mov	x2, x22
  407b50:	bl	408bf4 <error@@Base+0x6d58>
  407b54:	cbz	x22, 407b7c <error@@Base+0x5ce0>
  407b58:	cbz	x0, 407b7c <error@@Base+0x5ce0>
  407b5c:	ldp	x20, x19, [sp, #64]
  407b60:	ldp	x22, x21, [sp, #48]
  407b64:	ldr	x23, [sp, #32]
  407b68:	ldp	x29, x30, [sp, #16]
  407b6c:	add	sp, sp, #0x50
  407b70:	ret
  407b74:	mov	x0, xzr
  407b78:	b	407b5c <error@@Base+0x5cc0>
  407b7c:	mov	x0, xzr
  407b80:	mov	w8, #0xc                   	// #12
  407b84:	str	w8, [x19]
  407b88:	b	407b5c <error@@Base+0x5cc0>
  407b8c:	stp	x29, x30, [sp, #-32]!
  407b90:	stp	x20, x19, [sp, #16]
  407b94:	ldr	x19, [x0]
  407b98:	mov	x20, x0
  407b9c:	mov	x29, sp
  407ba0:	ldr	x8, [x19, #8]
  407ba4:	lsl	x0, x8, #3
  407ba8:	bl	401970 <malloc@plt>
  407bac:	ldr	x8, [x19, #8]
  407bb0:	str	x0, [x19, #24]
  407bb4:	lsl	x0, x8, #3
  407bb8:	bl	401970 <malloc@plt>
  407bbc:	ldr	x8, [x19, #8]
  407bc0:	str	x0, [x19, #32]
  407bc4:	add	x8, x8, x8, lsl #1
  407bc8:	lsl	x0, x8, #3
  407bcc:	bl	401970 <malloc@plt>
  407bd0:	ldr	x8, [x19, #8]
  407bd4:	str	x0, [x19, #40]
  407bd8:	add	x8, x8, x8, lsl #1
  407bdc:	lsl	x0, x8, #3
  407be0:	bl	401970 <malloc@plt>
  407be4:	ldr	x9, [x19, #24]
  407be8:	str	x0, [x19, #48]
  407bec:	cbz	x9, 407d60 <error@@Base+0x5ec4>
  407bf0:	ldr	x9, [x19, #32]
  407bf4:	cbz	x9, 407d60 <error@@Base+0x5ec4>
  407bf8:	mov	x8, x0
  407bfc:	mov	w0, #0xc                   	// #12
  407c00:	cbz	x8, 407d2c <error@@Base+0x5e90>
  407c04:	ldr	x8, [x19, #40]
  407c08:	cbz	x8, 407d2c <error@@Base+0x5e90>
  407c0c:	ldr	x8, [x20, #48]
  407c10:	lsl	x0, x8, #3
  407c14:	bl	401970 <malloc@plt>
  407c18:	str	x0, [x19, #224]
  407c1c:	cbz	x0, 407c84 <error@@Base+0x5de8>
  407c20:	ldr	x8, [x20, #48]
  407c24:	cbz	x8, 407c44 <error@@Base+0x5da8>
  407c28:	ldr	x8, [x19, #224]
  407c2c:	mov	x9, xzr
  407c30:	str	x9, [x8, x9, lsl #3]
  407c34:	ldr	x10, [x20, #48]
  407c38:	add	x9, x9, #0x1
  407c3c:	cmp	x9, x10
  407c40:	b.cc	407c30 <error@@Base+0x5d94>  // b.lo, b.ul, b.last
  407c44:	ldr	x0, [x19, #104]
  407c48:	adrp	x1, 40b000 <error@@Base+0x9164>
  407c4c:	add	x1, x1, #0x7d0
  407c50:	mov	x2, x19
  407c54:	bl	40b71c <error@@Base+0x9880>
  407c58:	ldr	x8, [x20, #48]
  407c5c:	cbz	x8, 407c6c <error@@Base+0x5dd0>
  407c60:	ldr	x10, [x19, #224]
  407c64:	ldr	x9, [x10]
  407c68:	cbz	x9, 407d38 <error@@Base+0x5e9c>
  407c6c:	mov	x9, xzr
  407c70:	cmp	x9, x8
  407c74:	b.ne	407c84 <error@@Base+0x5de8>  // b.any
  407c78:	ldr	x0, [x19, #224]
  407c7c:	bl	401b80 <free@plt>
  407c80:	str	xzr, [x19, #224]
  407c84:	ldr	x0, [x19, #104]
  407c88:	adrp	x1, 40b000 <error@@Base+0x9164>
  407c8c:	add	x1, x1, #0x878
  407c90:	mov	x2, x20
  407c94:	bl	40935c <error@@Base+0x74c0>
  407c98:	cbnz	w0, 407d2c <error@@Base+0x5e90>
  407c9c:	ldr	x0, [x19, #104]
  407ca0:	adrp	x1, 40b000 <error@@Base+0x9164>
  407ca4:	add	x1, x1, #0x900
  407ca8:	mov	x2, x19
  407cac:	bl	40935c <error@@Base+0x74c0>
  407cb0:	cbnz	w0, 407d2c <error@@Base+0x5e90>
  407cb4:	ldr	x0, [x19, #104]
  407cb8:	adrp	x1, 40b000 <error@@Base+0x9164>
  407cbc:	add	x1, x1, #0x99c
  407cc0:	mov	x2, x19
  407cc4:	bl	40b71c <error@@Base+0x9880>
  407cc8:	ldr	x0, [x19, #104]
  407ccc:	adrp	x1, 40b000 <error@@Base+0x9164>
  407cd0:	add	x1, x1, #0x9f8
  407cd4:	mov	x2, x19
  407cd8:	bl	40b71c <error@@Base+0x9880>
  407cdc:	cbnz	w0, 407d2c <error@@Base+0x5e90>
  407ce0:	mov	x0, x19
  407ce4:	bl	40bb94 <error@@Base+0x9cf8>
  407ce8:	cbnz	w0, 407d2c <error@@Base+0x5e90>
  407cec:	ldrb	w8, [x20, #56]
  407cf0:	tbnz	w8, #4, 407d04 <error@@Base+0x5e68>
  407cf4:	ldr	x8, [x20, #48]
  407cf8:	cbz	x8, 407d04 <error@@Base+0x5e68>
  407cfc:	ldrb	w8, [x19, #176]
  407d00:	tbnz	w8, #0, 407d0c <error@@Base+0x5e70>
  407d04:	ldr	x8, [x19, #152]
  407d08:	cbz	x8, 407d2c <error@@Base+0x5e90>
  407d0c:	ldr	x8, [x19, #16]
  407d10:	add	x8, x8, x8, lsl #1
  407d14:	lsl	x0, x8, #3
  407d18:	bl	401970 <malloc@plt>
  407d1c:	str	x0, [x19, #56]
  407d20:	cbz	x0, 407d60 <error@@Base+0x5ec4>
  407d24:	mov	x0, x19
  407d28:	bl	40bca8 <error@@Base+0x9e0c>
  407d2c:	ldp	x20, x19, [sp, #16]
  407d30:	ldp	x29, x30, [sp], #32
  407d34:	ret
  407d38:	mov	w11, #0x1                   	// #1
  407d3c:	ldr	x8, [x20, #48]
  407d40:	mov	x9, x11
  407d44:	cmp	x11, x8
  407d48:	b.cs	407c70 <error@@Base+0x5dd4>  // b.hs, b.nlast
  407d4c:	ldr	x11, [x10, x9, lsl #3]
  407d50:	cmp	x9, x11
  407d54:	add	x11, x9, #0x1
  407d58:	b.eq	407d3c <error@@Base+0x5ea0>  // b.none
  407d5c:	b	407c70 <error@@Base+0x5dd4>
  407d60:	mov	w0, #0xc                   	// #12
  407d64:	b	407d2c <error@@Base+0x5e90>
  407d68:	stp	x29, x30, [sp, #-16]!
  407d6c:	ldr	x8, [x0, #16]
  407d70:	mov	x29, sp
  407d74:	cbz	x8, 407d9c <error@@Base+0x5f00>
  407d78:	ldr	x11, [x0]
  407d7c:	adrp	x12, 414000 <error@@Base+0x12164>
  407d80:	mov	w8, wzr
  407d84:	mov	w9, wzr
  407d88:	mov	x10, xzr
  407d8c:	add	x12, x12, #0x53d
  407d90:	mov	w13, #0x1                   	// #1
  407d94:	mov	w14, #0x8b                  	// #139
  407d98:	b	407e74 <error@@Base+0x5fd8>
  407d9c:	mov	w9, wzr
  407da0:	tbnz	w9, #0, 407da8 <error@@Base+0x5f0c>
  407da4:	tbz	w8, #0, 407e18 <error@@Base+0x5f7c>
  407da8:	ldr	x9, [x0, #16]
  407dac:	cbz	x9, 407e18 <error@@Base+0x5f7c>
  407db0:	mov	x9, xzr
  407db4:	mov	x10, xzr
  407db8:	b	407ddc <error@@Base+0x5f40>
  407dbc:	and	w12, w12, #0xffffff00
  407dc0:	orr	w12, w12, #0x7
  407dc4:	str	w12, [x11, #8]
  407dc8:	ldr	x11, [x0, #16]
  407dcc:	add	x10, x10, #0x1
  407dd0:	add	x9, x9, #0x10
  407dd4:	cmp	x10, x11
  407dd8:	b.cs	407e18 <error@@Base+0x5f7c>  // b.hs, b.nlast
  407ddc:	ldr	x13, [x0]
  407de0:	add	x11, x13, x9
  407de4:	ldr	w12, [x11, #8]
  407de8:	and	w14, w12, #0xff
  407dec:	cmp	w14, #0x5
  407df0:	b.eq	407dbc <error@@Base+0x5f20>  // b.none
  407df4:	cmp	w14, #0x1
  407df8:	b.ne	407dc8 <error@@Base+0x5f2c>  // b.any
  407dfc:	ldrsb	w13, [x13, x9]
  407e00:	tbnz	w13, #31, 407e10 <error@@Base+0x5f74>
  407e04:	cmp	w14, #0x5
  407e08:	b.eq	407dbc <error@@Base+0x5f20>  // b.none
  407e0c:	b	407dc8 <error@@Base+0x5f2c>
  407e10:	and	w12, w12, #0xffdfffff
  407e14:	b	407dc4 <error@@Base+0x5f28>
  407e18:	ldr	x10, [x0, #152]
  407e1c:	mov	w9, #0x1                   	// #1
  407e20:	ldrb	w11, [x0, #176]
  407e24:	str	w9, [x0, #180]
  407e28:	cmp	x10, #0x0
  407e2c:	cset	w9, gt
  407e30:	orr	w8, w8, w9
  407e34:	mov	w12, #0x2                   	// #2
  407e38:	tst	w8, #0x1
  407e3c:	csel	w8, w12, wzr, ne  // ne = any
  407e40:	and	w9, w11, #0xfffffff9
  407e44:	orr	w8, w8, w9
  407e48:	strb	w8, [x0, #176]
  407e4c:	ldp	x29, x30, [sp], #16
  407e50:	ret
  407e54:	ldrsb	w15, [x15]
  407e58:	cmp	w15, #0x0
  407e5c:	cset	w15, lt  // lt = tstop
  407e60:	orr	w9, w9, w15
  407e64:	ldr	x15, [x0, #16]
  407e68:	add	x10, x10, #0x1
  407e6c:	cmp	x10, x15
  407e70:	b.cs	407da0 <error@@Base+0x5f04>  // b.hs, b.nlast
  407e74:	add	x15, x11, x10, lsl #4
  407e78:	ldrb	w16, [x15, #8]
  407e7c:	sub	w16, w16, #0x1
  407e80:	cmp	w16, #0xb
  407e84:	b.hi	407eec <error@@Base+0x6050>  // b.pmore
  407e88:	adr	x17, 407e4c <error@@Base+0x5fb0>
  407e8c:	ldrb	w18, [x12, x16]
  407e90:	add	x17, x17, x18, lsl #2
  407e94:	br	x17
  407e98:	lsl	x16, x10, #4
  407e9c:	ldr	x16, [x11, x16]
  407ea0:	mov	x15, xzr
  407ea4:	add	x16, x16, #0x10
  407ea8:	ldr	x17, [x16, x15]
  407eac:	cbnz	x17, 407e4c <error@@Base+0x5fb0>
  407eb0:	add	x15, x15, #0x8
  407eb4:	cmp	x15, #0x10
  407eb8:	b.ne	407ea8 <error@@Base+0x600c>  // b.any
  407ebc:	b	407e64 <error@@Base+0x5fc8>
  407ec0:	ldr	w15, [x15]
  407ec4:	sub	w15, w15, #0x10
  407ec8:	ror	w15, w15, #4
  407ecc:	cmp	w15, #0x7
  407ed0:	b.hi	407e4c <error@@Base+0x5fb0>  // b.pmore
  407ed4:	lsl	w15, w13, w15
  407ed8:	tst	w15, w14
  407edc:	b.ne	407e64 <error@@Base+0x5fc8>  // b.any
  407ee0:	b	407e4c <error@@Base+0x5fb0>
  407ee4:	mov	w8, #0x1                   	// #1
  407ee8:	b	407e64 <error@@Base+0x5fc8>
  407eec:	bl	401ac0 <abort@plt>
  407ef0:	sub	sp, sp, #0x60
  407ef4:	stp	x29, x30, [sp, #32]
  407ef8:	stp	x22, x21, [sp, #64]
  407efc:	stp	x20, x19, [sp, #80]
  407f00:	ldr	x8, [x0, #104]
  407f04:	ldr	x9, [x0, #48]
  407f08:	mov	w10, #0x18                  	// #24
  407f0c:	mov	x19, x0
  407f10:	ldr	x8, [x8, #24]
  407f14:	str	x23, [sp, #48]
  407f18:	add	x29, sp, #0x20
  407f1c:	ldr	x8, [x8, #56]
  407f20:	str	x8, [x0, #144]
  407f24:	madd	x1, x8, x10, x9
  407f28:	add	x0, sp, #0x8
  407f2c:	bl	40ca08 <error@@Base+0xab6c>
  407f30:	str	w0, [x29, #28]
  407f34:	cbnz	w0, 40810c <error@@Base+0x6270>
  407f38:	ldr	x8, [x19, #152]
  407f3c:	cmp	x8, #0x1
  407f40:	b.lt	408050 <error@@Base+0x61b4>  // b.tstop
  407f44:	ldr	x8, [sp, #16]
  407f48:	cmp	x8, #0x1
  407f4c:	b.lt	408050 <error@@Base+0x61b4>  // b.tstop
  407f50:	mov	x22, xzr
  407f54:	mov	w23, #0x18                  	// #24
  407f58:	ldr	x10, [sp, #24]
  407f5c:	ldr	x11, [x19]
  407f60:	ldr	x9, [x10, x22, lsl #3]
  407f64:	add	x12, x11, x9, lsl #4
  407f68:	ldrb	w12, [x12, #8]
  407f6c:	cmp	w12, #0x4
  407f70:	b.ne	407fc4 <error@@Base+0x6128>  // b.any
  407f74:	cmp	x8, #0x1
  407f78:	b.lt	408000 <error@@Base+0x6164>  // b.tstop
  407f7c:	mov	x12, xzr
  407f80:	add	x13, x11, x9, lsl #4
  407f84:	b	407f94 <error@@Base+0x60f8>
  407f88:	add	x12, x12, #0x1
  407f8c:	cmp	x8, x12
  407f90:	b.eq	407fcc <error@@Base+0x6130>  // b.none
  407f94:	ldr	x14, [x10, x12, lsl #3]
  407f98:	add	x15, x11, x14, lsl #4
  407f9c:	ldrb	w15, [x15, #8]
  407fa0:	cmp	w15, #0x9
  407fa4:	b.ne	407f88 <error@@Base+0x60ec>  // b.any
  407fa8:	lsl	x14, x14, #4
  407fac:	ldr	x14, [x11, x14]
  407fb0:	ldr	x15, [x13]
  407fb4:	cmp	x14, x15
  407fb8:	b.ne	407f88 <error@@Base+0x60ec>  // b.any
  407fbc:	cmp	x12, x8
  407fc0:	b.ne	407fd8 <error@@Base+0x613c>  // b.any
  407fc4:	mov	w8, #0x4                   	// #4
  407fc8:	b	408034 <error@@Base+0x6198>
  407fcc:	mov	x12, x8
  407fd0:	cmp	x12, x8
  407fd4:	b.eq	407fc4 <error@@Base+0x6128>  // b.none
  407fd8:	ldr	x8, [x19, #40]
  407fdc:	add	x0, sp, #0x8
  407fe0:	madd	x8, x9, x23, x8
  407fe4:	ldr	x8, [x8, #16]
  407fe8:	ldr	x21, [x8]
  407fec:	mov	x1, x21
  407ff0:	bl	40ca84 <error@@Base+0xabe8>
  407ff4:	cbz	x0, 408010 <error@@Base+0x6174>
  407ff8:	mov	w8, wzr
  407ffc:	b	408034 <error@@Base+0x6198>
  408000:	mov	x12, xzr
  408004:	cmp	x12, x8
  408008:	b.eq	407fc4 <error@@Base+0x6128>  // b.none
  40800c:	b	407fd8 <error@@Base+0x613c>
  408010:	ldr	x8, [x19, #48]
  408014:	add	x0, sp, #0x8
  408018:	madd	x1, x21, x23, x8
  40801c:	bl	40c618 <error@@Base+0xa77c>
  408020:	cmp	w0, #0x0
  408024:	cset	w8, ne  // ne = any
  408028:	csel	x22, xzr, x22, eq  // eq = none
  40802c:	csel	w20, w20, w0, eq  // eq = none
  408030:	cbz	w0, 407ff8 <error@@Base+0x615c>
  408034:	orr	w8, w8, #0x4
  408038:	cmp	w8, #0x4
  40803c:	b.ne	4080e8 <error@@Base+0x624c>  // b.any
  408040:	ldr	x8, [sp, #16]
  408044:	add	x22, x22, #0x1
  408048:	cmp	x22, x8
  40804c:	b.lt	407f58 <error@@Base+0x60bc>  // b.tstop
  408050:	add	x0, x29, #0x1c
  408054:	add	x2, sp, #0x8
  408058:	mov	x1, x19
  40805c:	mov	w3, wzr
  408060:	bl	40cae0 <error@@Base+0xac44>
  408064:	str	x0, [x19, #72]
  408068:	cbz	x0, 408104 <error@@Base+0x6268>
  40806c:	ldrsb	w8, [x0, #104]
  408070:	tbnz	w8, #31, 408080 <error@@Base+0x61e4>
  408074:	stp	x0, x0, [x19, #88]
  408078:	str	x0, [x19, #80]
  40807c:	b	4080dc <error@@Base+0x6240>
  408080:	add	x0, x29, #0x1c
  408084:	add	x2, sp, #0x8
  408088:	mov	w3, #0x1                   	// #1
  40808c:	mov	x1, x19
  408090:	bl	40cae0 <error@@Base+0xac44>
  408094:	str	x0, [x19, #80]
  408098:	add	x0, x29, #0x1c
  40809c:	add	x2, sp, #0x8
  4080a0:	mov	w3, #0x2                   	// #2
  4080a4:	mov	x1, x19
  4080a8:	bl	40cae0 <error@@Base+0xac44>
  4080ac:	str	x0, [x19, #88]
  4080b0:	add	x0, x29, #0x1c
  4080b4:	add	x2, sp, #0x8
  4080b8:	mov	w3, #0x6                   	// #6
  4080bc:	mov	x1, x19
  4080c0:	bl	40cae0 <error@@Base+0xac44>
  4080c4:	ldr	x8, [x19, #80]
  4080c8:	str	x0, [x19, #96]
  4080cc:	cbz	x8, 408104 <error@@Base+0x6268>
  4080d0:	cbz	x0, 408104 <error@@Base+0x6268>
  4080d4:	ldr	x8, [x19, #88]
  4080d8:	cbz	x8, 408104 <error@@Base+0x6268>
  4080dc:	ldr	x0, [sp, #24]
  4080e0:	bl	401b80 <free@plt>
  4080e4:	mov	w20, wzr
  4080e8:	mov	w0, w20
  4080ec:	ldp	x20, x19, [sp, #80]
  4080f0:	ldp	x22, x21, [sp, #64]
  4080f4:	ldr	x23, [sp, #48]
  4080f8:	ldp	x29, x30, [sp, #32]
  4080fc:	add	sp, sp, #0x60
  408100:	ret
  408104:	ldr	w20, [x29, #28]
  408108:	b	4080e8 <error@@Base+0x624c>
  40810c:	mov	w20, w0
  408110:	b	4080e8 <error@@Base+0x624c>
  408114:	and	w8, w4, #0x1
  408118:	cmp	x3, #0x0
  40811c:	strb	w8, [x2, #136]
  408120:	cset	w8, ne  // ne = any
  408124:	orr	w8, w8, w4
  408128:	and	w8, w8, #0x1
  40812c:	str	x0, [x2]
  408130:	stp	x1, x1, [x2, #80]
  408134:	str	x3, [x2, #120]
  408138:	strb	w8, [x2, #139]
  40813c:	ldr	w8, [x5, #180]
  408140:	str	w8, [x2, #144]
  408144:	ldrb	w8, [x5, #176]
  408148:	ubfx	w8, w8, #2, #1
  40814c:	strb	w8, [x2, #137]
  408150:	ldrb	w8, [x5, #176]
  408154:	stp	x1, x1, [x2, #96]
  408158:	ubfx	w8, w8, #3, #1
  40815c:	strb	w8, [x2, #138]
  408160:	ret
  408164:	stp	x29, x30, [sp, #-32]!
  408168:	stp	x20, x19, [sp, #16]
  40816c:	ldr	w8, [x0, #144]
  408170:	mov	x19, x0
  408174:	mov	x20, x1
  408178:	mov	x29, sp
  40817c:	cmp	w8, #0x2
  408180:	b.lt	4081d4 <error@@Base+0x6338>  // b.tstop
  408184:	lsr	x8, x20, #61
  408188:	cbnz	x8, 408204 <error@@Base+0x6368>
  40818c:	ldr	x0, [x19, #16]
  408190:	lsl	x1, x20, #2
  408194:	bl	401a20 <realloc@plt>
  408198:	cbz	x0, 408204 <error@@Base+0x6368>
  40819c:	mov	x8, x0
  4081a0:	ldr	x0, [x19, #24]
  4081a4:	str	x8, [x19, #16]
  4081a8:	cbz	x0, 4081c4 <error@@Base+0x6328>
  4081ac:	lsl	x1, x20, #3
  4081b0:	bl	401a20 <realloc@plt>
  4081b4:	cbz	x0, 40820c <error@@Base+0x6370>
  4081b8:	mov	w8, wzr
  4081bc:	str	x0, [x19, #24]
  4081c0:	cbnz	w8, 4081c8 <error@@Base+0x632c>
  4081c4:	mov	w8, wzr
  4081c8:	cbz	w8, 4081d4 <error@@Base+0x6338>
  4081cc:	mov	w0, #0xc                   	// #12
  4081d0:	b	4081f8 <error@@Base+0x635c>
  4081d4:	ldrb	w8, [x19, #139]
  4081d8:	cbz	w8, 4081f0 <error@@Base+0x6354>
  4081dc:	ldr	x0, [x19, #8]
  4081e0:	mov	x1, x20
  4081e4:	bl	401a20 <realloc@plt>
  4081e8:	cbz	x0, 4081cc <error@@Base+0x6330>
  4081ec:	str	x0, [x19, #8]
  4081f0:	mov	w0, wzr
  4081f4:	str	x20, [x19, #64]
  4081f8:	ldp	x20, x19, [sp, #16]
  4081fc:	ldp	x29, x30, [sp], #32
  408200:	ret
  408204:	mov	w8, #0x1                   	// #1
  408208:	b	4081c8 <error@@Base+0x632c>
  40820c:	mov	w8, #0x1                   	// #1
  408210:	cbnz	w8, 4081c8 <error@@Base+0x632c>
  408214:	b	4081c4 <error@@Base+0x6328>
  408218:	sub	sp, sp, #0xb0
  40821c:	stp	x29, x30, [sp, #80]
  408220:	stp	x28, x27, [sp, #96]
  408224:	stp	x26, x25, [sp, #112]
  408228:	stp	x24, x23, [sp, #128]
  40822c:	stp	x22, x21, [sp, #144]
  408230:	stp	x20, x19, [sp, #160]
  408234:	ldr	x8, [x0, #64]
  408238:	ldr	x9, [x0, #88]
  40823c:	ldrb	w10, [x0, #138]
  408240:	ldr	x27, [x0, #48]
  408244:	mov	x19, x0
  408248:	cmp	x8, x9
  40824c:	csel	x26, x9, x8, gt
  408250:	add	x29, sp, #0x50
  408254:	cbnz	w10, 408268 <error@@Base+0x63cc>
  408258:	ldr	x8, [x19, #120]
  40825c:	cbnz	x8, 408268 <error@@Base+0x63cc>
  408260:	ldrb	w8, [x19, #140]
  408264:	cbz	w8, 408270 <error@@Base+0x63d4>
  408268:	ldr	x25, [x19, #56]
  40826c:	b	40847c <error@@Base+0x65e0>
  408270:	cmp	x26, x27
  408274:	b.le	40846c <error@@Base+0x65d0>
  408278:	adrp	x23, 414000 <error@@Base+0x12164>
  40827c:	add	x20, x19, #0x20
  408280:	add	x23, x23, #0x549
  408284:	mov	x28, x26
  408288:	ldr	x21, [x19, #40]
  40828c:	ldr	x22, [x19]
  408290:	add	x8, x21, x27
  408294:	ldrsb	w24, [x22, x8]
  408298:	tbnz	w24, #31, 4082d8 <error@@Base+0x643c>
  40829c:	mov	x0, x20
  4082a0:	bl	401ad0 <mbsinit@plt>
  4082a4:	cbz	w0, 4082d8 <error@@Base+0x643c>
  4082a8:	and	x21, x24, #0xff
  4082ac:	bl	401a30 <__ctype_toupper_loc@plt>
  4082b0:	ldr	x8, [x0]
  4082b4:	ldr	x9, [x19, #8]
  4082b8:	ldr	w8, [x8, x21, lsl #2]
  4082bc:	strb	w8, [x9, x27]
  4082c0:	ldp	x8, x9, [x19, #8]
  4082c4:	ldrb	w8, [x8, x27]
  4082c8:	str	w8, [x9, x27, lsl #2]
  4082cc:	add	x27, x27, #0x1
  4082d0:	mov	w8, #0x2                   	// #2
  4082d4:	b	408448 <error@@Base+0x65ac>
  4082d8:	ldr	x8, [x20]
  4082dc:	add	x9, x22, x21
  4082e0:	sub	x2, x26, x27
  4082e4:	add	x1, x9, x27
  4082e8:	add	x0, sp, #0x4
  4082ec:	mov	x3, x20
  4082f0:	stur	x8, [x29, #-8]
  4082f4:	bl	406000 <error@@Base+0x4164>
  4082f8:	sub	x24, x0, #0x1
  4082fc:	mov	x21, x0
  408300:	cmn	x24, #0x4
  408304:	b.hi	408384 <error@@Base+0x64e8>  // b.pmore
  408308:	ldr	w0, [sp, #4]
  40830c:	bl	401c40 <towupper@plt>
  408310:	ldr	w8, [sp, #4]
  408314:	mov	w22, w0
  408318:	cmp	w0, w8
  40831c:	b.ne	408340 <error@@Base+0x64a4>  // b.any
  408320:	ldp	x9, x8, [x19]
  408324:	ldr	x10, [x19, #40]
  408328:	mov	x2, x21
  40832c:	add	x0, x8, x27
  408330:	add	x8, x9, x10
  408334:	add	x1, x8, x27
  408338:	bl	401840 <memcpy@plt>
  40833c:	b	4083f8 <error@@Base+0x655c>
  408340:	add	x0, sp, #0x8
  408344:	sub	x2, x29, #0x8
  408348:	mov	w1, w22
  40834c:	bl	401cf0 <wcrtomb@plt>
  408350:	cmp	x21, x0
  408354:	b.ne	4083ec <error@@Base+0x6550>  // b.any
  408358:	ldr	x8, [x19, #8]
  40835c:	add	x1, sp, #0x8
  408360:	mov	x2, x21
  408364:	add	x0, x8, x27
  408368:	bl	401840 <memcpy@plt>
  40836c:	mov	w8, wzr
  408370:	cbz	w8, 4083f8 <error@@Base+0x655c>
  408374:	mov	x26, x27
  408378:	mov	x27, x26
  40837c:	cbnz	w8, 408448 <error@@Base+0x65ac>
  408380:	b	408440 <error@@Base+0x65a4>
  408384:	add	x8, x21, #0x1
  408388:	cmp	x8, #0x2
  40838c:	b.cs	4083c4 <error@@Base+0x6528>  // b.hs, b.nlast
  408390:	ldr	x8, [x19, #40]
  408394:	ldp	x9, x10, [x19]
  408398:	add	x26, x27, #0x1
  40839c:	cmn	x21, #0x1
  4083a0:	add	x8, x8, x27
  4083a4:	ldrb	w8, [x9, x8]
  4083a8:	strb	w8, [x10, x27]
  4083ac:	ldr	x9, [x19, #16]
  4083b0:	str	w8, [x9, x27, lsl #2]
  4083b4:	b.ne	408440 <error@@Base+0x65a4>  // b.any
  4083b8:	ldur	x8, [x29, #-8]
  4083bc:	str	x8, [x20]
  4083c0:	b	408440 <error@@Base+0x65a4>
  4083c4:	cmn	x21, #0x2
  4083c8:	b.ne	4083dc <error@@Base+0x6540>  // b.any
  4083cc:	ldr	x8, [x19, #64]
  4083d0:	ldr	x9, [x19, #88]
  4083d4:	cmp	x8, x9
  4083d8:	b.ge	408390 <error@@Base+0x64f4>  // b.tcont
  4083dc:	ldur	x8, [x29, #-8]
  4083e0:	str	x8, [x20]
  4083e4:	mov	w8, #0x3                   	// #3
  4083e8:	b	408448 <error@@Base+0x65ac>
  4083ec:	mov	w8, #0x4                   	// #4
  4083f0:	mov	x25, x27
  4083f4:	cbnz	w8, 408374 <error@@Base+0x64d8>
  4083f8:	ldr	x8, [x19, #16]
  4083fc:	add	x9, x21, x27
  408400:	add	x26, x27, #0x1
  408404:	cmp	x26, x9
  408408:	str	w22, [x8, x27, lsl #2]
  40840c:	b.ge	408434 <error@@Base+0x6598>  // b.tcont
  408410:	add	x8, x8, x27, lsl #2
  408414:	lsl	x9, x21, #2
  408418:	add	x0, x8, #0x4
  40841c:	sub	x2, x9, #0x4
  408420:	mov	w1, #0xff                  	// #255
  408424:	bl	4019f0 <memset@plt>
  408428:	subs	x24, x24, #0x1
  40842c:	add	x26, x26, #0x1
  408430:	b.ne	408428 <error@@Base+0x658c>  // b.any
  408434:	mov	w8, wzr
  408438:	mov	x27, x26
  40843c:	cbnz	w8, 408448 <error@@Base+0x65ac>
  408440:	mov	w8, wzr
  408444:	mov	x27, x26
  408448:	cmp	w8, #0x4
  40844c:	b.hi	408478 <error@@Base+0x65dc>  // b.pmore
  408450:	adr	x9, 408464 <error@@Base+0x65c8>
  408454:	ldrb	w10, [x23, x8]
  408458:	add	x9, x9, x10, lsl #2
  40845c:	mov	x26, x28
  408460:	br	x9
  408464:	cmp	x26, x27
  408468:	b.gt	408288 <error@@Base+0x63ec>
  40846c:	mov	w0, wzr
  408470:	stp	x27, x27, [x19, #48]
  408474:	b	4085a8 <error@@Base+0x670c>
  408478:	b	4085a8 <error@@Base+0x670c>
  40847c:	cmp	x27, x26
  408480:	b.ge	408598 <error@@Base+0x66fc>  // b.tcont
  408484:	mov	x22, x19
  408488:	ldr	x8, [x22, #32]!
  40848c:	sub	x2, x26, x27
  408490:	stur	x8, [x29, #-8]
  408494:	ldr	x8, [x22, #88]
  408498:	cbnz	x8, 4085c8 <error@@Base+0x672c>
  40849c:	ldr	x8, [x19]
  4084a0:	ldr	x9, [x19, #40]
  4084a4:	add	x8, x8, x9
  4084a8:	add	x24, x8, x25
  4084ac:	mov	x0, sp
  4084b0:	mov	x1, x24
  4084b4:	mov	x3, x22
  4084b8:	bl	406000 <error@@Base+0x4164>
  4084bc:	sub	x28, x0, #0x1
  4084c0:	mov	x20, x0
  4084c4:	cmn	x28, #0x4
  4084c8:	b.hi	408620 <error@@Base+0x6784>  // b.pmore
  4084cc:	ldr	w0, [sp]
  4084d0:	bl	401c40 <towupper@plt>
  4084d4:	ldr	w8, [sp]
  4084d8:	mov	w21, w0
  4084dc:	cmp	w0, w8
  4084e0:	b.ne	4084fc <error@@Base+0x6660>  // b.any
  4084e4:	ldr	x8, [x19, #8]
  4084e8:	mov	x1, x24
  4084ec:	mov	x2, x20
  4084f0:	add	x0, x8, x27
  4084f4:	bl	401840 <memcpy@plt>
  4084f8:	b	408530 <error@@Base+0x6694>
  4084fc:	add	x0, sp, #0x8
  408500:	sub	x2, x29, #0x8
  408504:	mov	w1, w21
  408508:	bl	401cf0 <wcrtomb@plt>
  40850c:	subs	x9, x0, x20
  408510:	b.ne	40868c <error@@Base+0x67f0>  // b.any
  408514:	ldr	x8, [x19, #8]
  408518:	add	x1, sp, #0x8
  40851c:	add	x0, x8, x27
  408520:	mov	x2, x20
  408524:	bl	401840 <memcpy@plt>
  408528:	mov	w8, wzr
  40852c:	cbnz	wzr, 408584 <error@@Base+0x66e8>
  408530:	ldrb	w8, [x19, #140]
  408534:	cbz	w8, 40853c <error@@Base+0x66a0>
  408538:	cbnz	x20, 4086bc <error@@Base+0x6820>
  40853c:	ldr	x8, [x19, #16]
  408540:	add	x9, x27, x20
  408544:	add	x22, x27, #0x1
  408548:	add	x25, x25, x20
  40854c:	cmp	x22, x9
  408550:	str	w21, [x8, x27, lsl #2]
  408554:	b.ge	40857c <error@@Base+0x66e0>  // b.tcont
  408558:	add	x8, x8, x27, lsl #2
  40855c:	lsl	x9, x20, #2
  408560:	add	x0, x8, #0x4
  408564:	sub	x2, x9, #0x4
  408568:	mov	w1, #0xff                  	// #255
  40856c:	bl	4019f0 <memset@plt>
  408570:	subs	x28, x28, #0x1
  408574:	add	x22, x22, #0x1
  408578:	b.ne	408570 <error@@Base+0x66d4>  // b.any
  40857c:	mov	w8, wzr
  408580:	mov	x27, x22
  408584:	cbz	w8, 40847c <error@@Base+0x65e0>
  408588:	cmp	w8, #0x8
  40858c:	b.eq	40847c <error@@Base+0x65e0>  // b.none
  408590:	cmp	w8, #0x7
  408594:	b.ne	4085a4 <error@@Base+0x6708>  // b.any
  408598:	mov	w0, wzr
  40859c:	stp	x27, x25, [x19, #48]
  4085a0:	b	4085a8 <error@@Base+0x670c>
  4085a4:	mov	w0, #0xc                   	// #12
  4085a8:	ldp	x20, x19, [sp, #160]
  4085ac:	ldp	x22, x21, [sp, #144]
  4085b0:	ldp	x24, x23, [sp, #128]
  4085b4:	ldp	x26, x25, [sp, #112]
  4085b8:	ldp	x28, x27, [sp, #96]
  4085bc:	ldp	x29, x30, [sp, #80]
  4085c0:	add	sp, sp, #0xb0
  4085c4:	ret
  4085c8:	ldr	w9, [x19, #144]
  4085cc:	add	x24, sp, #0x8
  4085d0:	cmp	w9, #0x1
  4085d4:	b.lt	4084ac <error@@Base+0x6610>  // b.tstop
  4085d8:	cmp	x2, #0x1
  4085dc:	b.lt	4084ac <error@@Base+0x6610>  // b.tstop
  4085e0:	ldr	x11, [x19, #40]
  4085e4:	ldr	x12, [x19]
  4085e8:	ldrsw	x10, [x19, #144]
  4085ec:	mov	x9, xzr
  4085f0:	add	x11, x25, x11
  4085f4:	add	x11, x12, x11
  4085f8:	ldrb	w12, [x11, x9]
  4085fc:	add	x24, sp, #0x8
  408600:	ldrb	w12, [x8, x12]
  408604:	strb	w12, [x24, x9]
  408608:	add	x9, x9, #0x1
  40860c:	cmp	x9, x10
  408610:	b.ge	4084ac <error@@Base+0x6610>  // b.tcont
  408614:	cmp	x2, x9
  408618:	b.gt	4085f8 <error@@Base+0x675c>
  40861c:	b	4084ac <error@@Base+0x6610>
  408620:	add	x8, x20, #0x1
  408624:	cmp	x8, #0x2
  408628:	b.cc	408644 <error@@Base+0x67a8>  // b.lo, b.ul, b.last
  40862c:	cmn	x20, #0x2
  408630:	b.ne	4087d4 <error@@Base+0x6938>  // b.any
  408634:	ldr	x8, [x19, #64]
  408638:	ldr	x9, [x19, #88]
  40863c:	cmp	x8, x9
  408640:	b.lt	4087d4 <error@@Base+0x6938>  // b.tstop
  408644:	ldr	x8, [x19, #40]
  408648:	ldr	x10, [x19]
  40864c:	ldr	x9, [x19, #120]
  408650:	add	x8, x8, x25
  408654:	ldrb	w8, [x10, x8]
  408658:	cbnz	x9, 4087ec <error@@Base+0x6950>
  40865c:	ldr	x9, [x19, #8]
  408660:	strb	w8, [x9, x27]
  408664:	ldrb	w9, [x19, #140]
  408668:	cbnz	w9, 4087f4 <error@@Base+0x6958>
  40866c:	ldr	x10, [x19, #16]
  408670:	add	x25, x25, #0x1
  408674:	add	x9, x27, #0x1
  408678:	cmn	x20, #0x1
  40867c:	str	w8, [x10, x27, lsl #2]
  408680:	b.eq	408800 <error@@Base+0x6964>  // b.none
  408684:	mov	x27, x9
  408688:	b	40847c <error@@Base+0x65e0>
  40868c:	mov	x23, x0
  408690:	cmn	x0, #0x1
  408694:	b.eq	4086e0 <error@@Base+0x6844>  // b.none
  408698:	ldr	x8, [x19, #64]
  40869c:	add	x24, x23, x27
  4086a0:	cmp	x24, x8
  4086a4:	b.ls	4086ec <error@@Base+0x6850>  // b.plast
  4086a8:	ldur	x8, [x29, #-8]
  4086ac:	str	x8, [x22]
  4086b0:	mov	w8, #0x7                   	// #7
  4086b4:	cbnz	w8, 408584 <error@@Base+0x66e8>
  4086b8:	b	408530 <error@@Base+0x6694>
  4086bc:	ldr	x8, [x19, #24]
  4086c0:	mov	x9, x25
  4086c4:	mov	x10, x20
  4086c8:	add	x8, x8, x27, lsl #3
  4086cc:	str	x9, [x8], #8
  4086d0:	subs	x10, x10, #0x1
  4086d4:	add	x9, x9, #0x1
  4086d8:	b.ne	4086cc <error@@Base+0x6830>  // b.any
  4086dc:	b	40853c <error@@Base+0x66a0>
  4086e0:	ldr	x8, [x19, #8]
  4086e4:	mov	x1, x24
  4086e8:	b	40851c <error@@Base+0x6680>
  4086ec:	mov	x22, x9
  4086f0:	ldr	x9, [x19, #24]
  4086f4:	cbnz	x9, 408708 <error@@Base+0x686c>
  4086f8:	lsl	x0, x8, #3
  4086fc:	bl	401970 <malloc@plt>
  408700:	str	x0, [x19, #24]
  408704:	cbz	x0, 4087e0 <error@@Base+0x6944>
  408708:	ldrb	w8, [x19, #140]
  40870c:	cbnz	w8, 408734 <error@@Base+0x6898>
  408710:	cbz	x27, 40872c <error@@Base+0x6890>
  408714:	ldr	x8, [x19, #24]
  408718:	mov	x9, xzr
  40871c:	str	x9, [x8, x9, lsl #3]
  408720:	add	x9, x9, #0x1
  408724:	cmp	x27, x9
  408728:	b.ne	40871c <error@@Base+0x6880>  // b.any
  40872c:	mov	w8, #0x1                   	// #1
  408730:	strb	w8, [x19, #140]
  408734:	ldr	x8, [x19, #8]
  408738:	add	x1, sp, #0x8
  40873c:	mov	x2, x23
  408740:	add	x0, x8, x27
  408744:	bl	401840 <memcpy@plt>
  408748:	ldr	x8, [x19, #16]
  40874c:	cmp	x23, #0x2
  408750:	mov	x13, x25
  408754:	str	w21, [x8, x27, lsl #2]
  408758:	ldr	x9, [x19, #24]
  40875c:	str	x25, [x9, x27, lsl #3]
  408760:	b.cc	408794 <error@@Base+0x68f8>  // b.lo, b.ul, b.last
  408764:	add	x8, x8, x27, lsl #2
  408768:	add	x9, x9, x27, lsl #3
  40876c:	mov	w10, #0x1                   	// #1
  408770:	mov	w11, #0xffffffff            	// #-1
  408774:	cmp	x10, x20
  408778:	csel	x12, x10, x28, cc  // cc = lo, ul, last
  40877c:	add	x12, x12, x13
  408780:	str	x12, [x9, x10, lsl #3]
  408784:	str	w11, [x8, x10, lsl #2]
  408788:	add	x10, x10, #0x1
  40878c:	cmp	x23, x10
  408790:	b.ne	408774 <error@@Base+0x68d8>  // b.any
  408794:	ldp	x8, x9, [x19, #88]
  408798:	add	x8, x8, x22
  40879c:	cmp	x9, x13
  4087a0:	str	x8, [x19, #88]
  4087a4:	b.le	4087b4 <error@@Base+0x6918>
  4087a8:	ldr	x9, [x19, #104]
  4087ac:	add	x9, x9, x22
  4087b0:	str	x9, [x19, #104]
  4087b4:	ldr	x9, [x19, #64]
  4087b8:	add	x25, x20, x25
  4087bc:	mov	x27, x24
  4087c0:	cmp	x9, x8
  4087c4:	csel	x26, x8, x9, gt
  4087c8:	mov	w8, #0x8                   	// #8
  4087cc:	cbnz	w8, 408584 <error@@Base+0x66e8>
  4087d0:	b	408530 <error@@Base+0x6694>
  4087d4:	ldur	x8, [x29, #-8]
  4087d8:	str	x8, [x22]
  4087dc:	b	408598 <error@@Base+0x66fc>
  4087e0:	mov	w8, #0x1                   	// #1
  4087e4:	cbnz	w8, 408584 <error@@Base+0x66e8>
  4087e8:	b	408530 <error@@Base+0x6694>
  4087ec:	ldrb	w8, [x9, x8]
  4087f0:	b	40865c <error@@Base+0x67c0>
  4087f4:	ldr	x9, [x19, #24]
  4087f8:	str	x25, [x9, x27, lsl #3]
  4087fc:	b	40866c <error@@Base+0x67d0>
  408800:	ldur	x8, [x29, #-8]
  408804:	mov	x27, x9
  408808:	str	x8, [x22]
  40880c:	b	40847c <error@@Base+0x65e0>
  408810:	stp	x29, x30, [sp, #-48]!
  408814:	stp	x20, x19, [sp, #32]
  408818:	ldr	x8, [x0, #64]
  40881c:	ldr	x9, [x0, #88]
  408820:	ldr	x20, [x0, #48]
  408824:	str	x21, [sp, #16]
  408828:	mov	x19, x0
  40882c:	cmp	x8, x9
  408830:	csel	x21, x9, x8, gt
  408834:	mov	x29, sp
  408838:	cmp	x20, x21
  40883c:	b.ge	40887c <error@@Base+0x69e0>  // b.tcont
  408840:	ldr	x8, [x19]
  408844:	ldr	x9, [x19, #40]
  408848:	add	x9, x8, x9
  40884c:	ldr	x8, [x19, #120]
  408850:	ldrb	w0, [x9, x20]
  408854:	cbnz	x8, 408874 <error@@Base+0x69d8>
  408858:	bl	401980 <toupper@plt>
  40885c:	ldr	x8, [x19, #8]
  408860:	strb	w0, [x8, x20]
  408864:	add	x20, x20, #0x1
  408868:	cmp	x20, x21
  40886c:	b.lt	408840 <error@@Base+0x69a4>  // b.tstop
  408870:	b	40887c <error@@Base+0x69e0>
  408874:	ldrb	w0, [x8, x0]
  408878:	b	408858 <error@@Base+0x69bc>
  40887c:	stp	x20, x20, [x19, #48]
  408880:	ldp	x20, x19, [sp, #32]
  408884:	ldr	x21, [sp, #16]
  408888:	ldp	x29, x30, [sp], #48
  40888c:	ret
  408890:	sub	sp, sp, #0x90
  408894:	stp	x29, x30, [sp, #80]
  408898:	stp	x24, x23, [sp, #96]
  40889c:	stp	x22, x21, [sp, #112]
  4088a0:	stp	x20, x19, [sp, #128]
  4088a4:	ldr	x8, [x0, #64]
  4088a8:	ldr	x9, [x0, #88]
  4088ac:	ldr	x23, [x0, #48]
  4088b0:	mov	x19, x0
  4088b4:	add	x20, x0, #0x20
  4088b8:	cmp	x8, x9
  4088bc:	csel	x22, x9, x8, gt
  4088c0:	add	x29, sp, #0x50
  4088c4:	b	4088d4 <error@@Base+0x6a38>
  4088c8:	mov	w8, #0x1                   	// #1
  4088cc:	mov	x23, x24
  4088d0:	tbz	w8, #0, 408a18 <error@@Base+0x6b7c>
  4088d4:	subs	x2, x22, x23
  4088d8:	b.le	408a18 <error@@Base+0x6b7c>
  4088dc:	ldr	x8, [x19, #120]
  4088e0:	ldr	x24, [x19, #32]
  4088e4:	cbnz	x8, 4089a8 <error@@Base+0x6b0c>
  4088e8:	ldr	x8, [x19]
  4088ec:	ldr	x9, [x19, #40]
  4088f0:	add	x8, x8, x9
  4088f4:	add	x1, x8, x23
  4088f8:	add	x0, sp, #0xc
  4088fc:	mov	x3, x20
  408900:	bl	406000 <error@@Base+0x4164>
  408904:	add	x8, x0, #0x1
  408908:	cmp	x8, #0x2
  40890c:	b.cc	40893c <error@@Base+0x6aa0>  // b.lo, b.ul, b.last
  408910:	mov	x21, x0
  408914:	cmn	x0, #0x2
  408918:	b.ne	408960 <error@@Base+0x6ac4>  // b.any
  40891c:	ldr	x8, [x19, #64]
  408920:	ldr	x9, [x19, #88]
  408924:	cmp	x8, x9
  408928:	b.ge	40893c <error@@Base+0x6aa0>  // b.tcont
  40892c:	mov	w8, wzr
  408930:	str	x24, [x20]
  408934:	tbnz	w8, #0, 4088d4 <error@@Base+0x6a38>
  408938:	b	408a18 <error@@Base+0x6b7c>
  40893c:	ldr	x8, [x19, #40]
  408940:	ldr	x9, [x19]
  408944:	add	x8, x8, x23
  408948:	ldrb	w8, [x9, x8]
  40894c:	str	w8, [sp, #12]
  408950:	ldr	x9, [x19, #120]
  408954:	cbnz	x9, 408a0c <error@@Base+0x6b70>
  408958:	mov	w21, #0x1                   	// #1
  40895c:	str	x24, [x20]
  408960:	ldr	w9, [sp, #12]
  408964:	ldr	x8, [x19, #16]
  408968:	add	x10, x21, x23
  40896c:	add	x24, x23, #0x1
  408970:	cmp	x24, x10
  408974:	str	w9, [x8, x23, lsl #2]
  408978:	b.ge	4088c8 <error@@Base+0x6a2c>  // b.tcont
  40897c:	add	x8, x8, x23, lsl #2
  408980:	lsl	x9, x21, #2
  408984:	add	x0, x8, #0x4
  408988:	sub	x2, x9, #0x4
  40898c:	mov	w1, #0xff                  	// #255
  408990:	bl	4019f0 <memset@plt>
  408994:	sub	x8, x21, #0x1
  408998:	subs	x8, x8, #0x1
  40899c:	add	x24, x24, #0x1
  4089a0:	b.ne	408998 <error@@Base+0x6afc>  // b.any
  4089a4:	b	4088c8 <error@@Base+0x6a2c>
  4089a8:	ldr	w8, [x19, #144]
  4089ac:	add	x1, sp, #0x10
  4089b0:	cmp	w8, #0x1
  4089b4:	b.lt	4088f8 <error@@Base+0x6a5c>  // b.tstop
  4089b8:	cmp	x2, #0x1
  4089bc:	b.lt	4088f8 <error@@Base+0x6a5c>  // b.tstop
  4089c0:	mov	x8, xzr
  4089c4:	ldr	x9, [x19, #40]
  4089c8:	ldp	x10, x12, [x19]
  4089cc:	ldr	x11, [x19, #120]
  4089d0:	add	x1, sp, #0x10
  4089d4:	add	x9, x10, x9
  4089d8:	add	x9, x9, x23
  4089dc:	ldrb	w9, [x9, x8]
  4089e0:	add	x10, x12, x23
  4089e4:	ldrb	w9, [x11, x9]
  4089e8:	strb	w9, [x10, x8]
  4089ec:	strb	w9, [x1, x8]
  4089f0:	ldr	w9, [x19, #144]
  4089f4:	add	x8, x8, #0x1
  4089f8:	cmp	w9, w8
  4089fc:	b.le	4088f8 <error@@Base+0x6a5c>
  408a00:	cmp	x2, x8
  408a04:	b.gt	4089c4 <error@@Base+0x6b28>
  408a08:	b	4088f8 <error@@Base+0x6a5c>
  408a0c:	ldrb	w8, [x9, x8]
  408a10:	str	w8, [sp, #12]
  408a14:	b	408958 <error@@Base+0x6abc>
  408a18:	stp	x23, x23, [x19, #48]
  408a1c:	ldp	x20, x19, [sp, #128]
  408a20:	ldp	x22, x21, [sp, #112]
  408a24:	ldp	x24, x23, [sp, #96]
  408a28:	ldp	x29, x30, [sp, #80]
  408a2c:	add	sp, sp, #0x90
  408a30:	ret
  408a34:	ldr	x9, [x0, #64]
  408a38:	ldr	x10, [x0, #88]
  408a3c:	ldr	x8, [x0, #48]
  408a40:	cmp	x9, x10
  408a44:	csel	x9, x10, x9, gt
  408a48:	cmp	x8, x9
  408a4c:	b.ge	408a78 <error@@Base+0x6bdc>  // b.tcont
  408a50:	ldr	x10, [x0, #40]
  408a54:	ldp	x11, x13, [x0]
  408a58:	ldr	x12, [x0, #120]
  408a5c:	add	x10, x11, x10
  408a60:	ldrb	w10, [x10, x8]
  408a64:	ldrb	w10, [x12, x10]
  408a68:	strb	w10, [x13, x8]
  408a6c:	add	x8, x8, #0x1
  408a70:	cmp	x8, x9
  408a74:	b.lt	408a50 <error@@Base+0x6bb4>  // b.tstop
  408a78:	stp	x8, x8, [x0, #48]
  408a7c:	ret
  408a80:	stp	x29, x30, [sp, #-32]!
  408a84:	str	x19, [sp, #16]
  408a88:	mov	x29, sp
  408a8c:	mov	x19, x1
  408a90:	bl	408c18 <error@@Base+0x6d7c>
  408a94:	ldr	x8, [x19, #72]
  408a98:	add	x8, x8, w0, sxtw
  408a9c:	str	x8, [x19, #72]
  408aa0:	ldr	x19, [sp, #16]
  408aa4:	ldp	x29, x30, [sp], #32
  408aa8:	ret
  408aac:	sub	sp, sp, #0x70
  408ab0:	stp	x29, x30, [sp, #16]
  408ab4:	stp	x28, x27, [sp, #32]
  408ab8:	stp	x26, x25, [sp, #48]
  408abc:	stp	x24, x23, [sp, #64]
  408ac0:	stp	x22, x21, [sp, #80]
  408ac4:	stp	x20, x19, [sp, #96]
  408ac8:	ldr	x25, [x1]
  408acc:	add	x29, sp, #0x10
  408ad0:	mov	x20, x5
  408ad4:	mov	x21, x4
  408ad8:	ldr	x8, [x25, #168]
  408adc:	mov	x22, x3
  408ae0:	mov	x23, x2
  408ae4:	mov	x24, x1
  408ae8:	str	x8, [sp, #8]
  408aec:	mov	x26, x0
  408af0:	bl	409214 <error@@Base+0x7378>
  408af4:	mov	x19, x0
  408af8:	cbnz	x0, 408b04 <error@@Base+0x6c68>
  408afc:	ldr	w8, [x20]
  408b00:	cbnz	w8, 408bec <error@@Base+0x6d50>
  408b04:	orr	x27, x22, #0x800000
  408b08:	b	408b28 <error@@Base+0x6c8c>
  408b0c:	mov	x2, xzr
  408b10:	mov	w3, #0xa                   	// #10
  408b14:	mov	x0, x25
  408b18:	mov	x1, x19
  408b1c:	bl	408bf4 <error@@Base+0x6d58>
  408b20:	mov	x19, x0
  408b24:	cbz	x0, 408ba8 <error@@Base+0x6d0c>
  408b28:	ldrb	w8, [x23, #8]
  408b2c:	cmp	w8, #0xa
  408b30:	b.ne	408bb0 <error@@Base+0x6d14>  // b.any
  408b34:	mov	x0, x23
  408b38:	mov	x1, x26
  408b3c:	mov	x2, x27
  408b40:	bl	408a80 <error@@Base+0x6be4>
  408b44:	ldrb	w8, [x23, #8]
  408b48:	orr	w9, w8, #0x8
  408b4c:	cmp	w9, #0xa
  408b50:	b.eq	408b0c <error@@Base+0x6c70>  // b.none
  408b54:	cbz	x21, 408b60 <error@@Base+0x6cc4>
  408b58:	cmp	w8, #0x9
  408b5c:	b.eq	408b0c <error@@Base+0x6c70>  // b.none
  408b60:	ldr	x8, [sp, #8]
  408b64:	ldr	x28, [x25, #168]
  408b68:	mov	x0, x26
  408b6c:	mov	x1, x24
  408b70:	mov	x2, x23
  408b74:	mov	x3, x22
  408b78:	mov	x4, x21
  408b7c:	mov	x5, x20
  408b80:	str	x8, [x25, #168]
  408b84:	bl	409214 <error@@Base+0x7378>
  408b88:	mov	x2, x0
  408b8c:	cbnz	x0, 408b98 <error@@Base+0x6cfc>
  408b90:	ldr	w8, [x20]
  408b94:	cbnz	w8, 408bd4 <error@@Base+0x6d38>
  408b98:	ldr	x8, [x25, #168]
  408b9c:	orr	x8, x8, x28
  408ba0:	str	x8, [x25, #168]
  408ba4:	b	408b10 <error@@Base+0x6c74>
  408ba8:	mov	w8, #0xc                   	// #12
  408bac:	str	w8, [x20]
  408bb0:	mov	x0, x19
  408bb4:	ldp	x20, x19, [sp, #96]
  408bb8:	ldp	x22, x21, [sp, #80]
  408bbc:	ldp	x24, x23, [sp, #64]
  408bc0:	ldp	x26, x25, [sp, #48]
  408bc4:	ldp	x28, x27, [sp, #32]
  408bc8:	ldp	x29, x30, [sp, #16]
  408bcc:	add	sp, sp, #0x70
  408bd0:	ret
  408bd4:	cbz	x19, 408bb0 <error@@Base+0x6d14>
  408bd8:	adrp	x1, 409000 <error@@Base+0x7164>
  408bdc:	add	x1, x1, #0x400
  408be0:	mov	x0, x19
  408be4:	mov	x2, xzr
  408be8:	bl	40935c <error@@Base+0x74c0>
  408bec:	mov	x19, xzr
  408bf0:	b	408bb0 <error@@Base+0x6d14>
  408bf4:	sub	sp, sp, #0x20
  408bf8:	strb	w3, [sp, #8]
  408bfc:	mov	x3, sp
  408c00:	stp	x29, x30, [sp, #16]
  408c04:	add	x29, sp, #0x10
  408c08:	bl	4098e8 <error@@Base+0x7a4c>
  408c0c:	ldp	x29, x30, [sp, #16]
  408c10:	add	sp, sp, #0x20
  408c14:	ret
  408c18:	sub	sp, sp, #0x60
  408c1c:	stp	x29, x30, [sp, #16]
  408c20:	stp	x26, x25, [sp, #32]
  408c24:	stp	x24, x23, [sp, #48]
  408c28:	stp	x22, x21, [sp, #64]
  408c2c:	stp	x20, x19, [sp, #80]
  408c30:	ldr	x9, [x1, #104]
  408c34:	ldr	x8, [x1, #72]
  408c38:	mov	x19, x0
  408c3c:	add	x29, sp, #0x10
  408c40:	cmp	x9, x8
  408c44:	b.le	408d20 <error@@Base+0x6e84>
  408c48:	ldr	x9, [x1, #8]
  408c4c:	mov	x23, x19
  408c50:	mov	w26, #0xff00                	// #65280
  408c54:	mov	x20, x2
  408c58:	ldrb	w24, [x9, x8]
  408c5c:	mov	x21, x1
  408c60:	movk	w26, #0xff9f, lsl #16
  408c64:	strb	w24, [x23], #8
  408c68:	ldr	w25, [x23]
  408c6c:	and	w8, w25, #0xff9fffff
  408c70:	str	w8, [x23]
  408c74:	ldr	w8, [x1, #144]
  408c78:	cmp	w8, #0x2
  408c7c:	b.lt	408ca0 <error@@Base+0x6e04>  // b.tstop
  408c80:	ldr	x8, [x21, #72]
  408c84:	ldr	x9, [x21, #48]
  408c88:	cmp	x8, x9
  408c8c:	b.eq	408ca0 <error@@Base+0x6e04>  // b.none
  408c90:	ldr	x9, [x21, #16]
  408c94:	ldr	w8, [x9, x8, lsl #2]
  408c98:	cmn	w8, #0x1
  408c9c:	b.eq	408e68 <error@@Base+0x6fcc>  // b.none
  408ca0:	cmp	w24, #0x5c
  408ca4:	b.ne	408d30 <error@@Base+0x6e94>  // b.any
  408ca8:	ldr	x8, [x21, #72]
  408cac:	ldr	x9, [x21, #88]
  408cb0:	add	x8, x8, #0x1
  408cb4:	cmp	x8, x9
  408cb8:	b.ge	408d80 <error@@Base+0x6ee4>  // b.tcont
  408cbc:	mov	x0, x21
  408cc0:	bl	40913c <error@@Base+0x72a0>
  408cc4:	and	w8, w25, w26
  408cc8:	orr	w24, w8, #0x1
  408ccc:	strb	w0, [x19]
  408cd0:	str	w24, [x19, #8]
  408cd4:	ldr	w8, [x21, #144]
  408cd8:	mov	w22, w0
  408cdc:	cmp	w8, #0x2
  408ce0:	b.lt	408dec <error@@Base+0x6f50>  // b.tstop
  408ce4:	ldr	x8, [x21, #72]
  408ce8:	mov	x0, x21
  408cec:	add	x1, x8, #0x1
  408cf0:	bl	4091f0 <error@@Base+0x7354>
  408cf4:	mov	w21, w0
  408cf8:	bl	401c00 <iswalnum@plt>
  408cfc:	ldr	w9, [x23]
  408d00:	cmp	w0, #0x0
  408d04:	mov	w8, #0x5f                  	// #95
  408d08:	ccmp	w21, w8, #0x4, eq  // eq = none
  408d0c:	mov	w8, #0x400000              	// #4194304
  408d10:	csel	w8, w8, wzr, eq  // eq = none
  408d14:	and	w9, w9, #0xffbfffff
  408d18:	orr	w8, w8, w9
  408d1c:	b	408e14 <error@@Base+0x6f78>
  408d20:	mov	w8, #0x2                   	// #2
  408d24:	mov	w0, wzr
  408d28:	strb	w8, [x19, #8]
  408d2c:	b	408f94 <error@@Base+0x70f8>
  408d30:	and	w8, w25, w26
  408d34:	orr	w22, w8, #0x1
  408d38:	str	w22, [x23]
  408d3c:	ldr	w8, [x21, #144]
  408d40:	cmp	w8, #0x2
  408d44:	b.lt	408d8c <error@@Base+0x6ef0>  // b.tstop
  408d48:	ldr	x1, [x21, #72]
  408d4c:	mov	x0, x21
  408d50:	bl	4091f0 <error@@Base+0x7354>
  408d54:	mov	w22, w0
  408d58:	bl	401c00 <iswalnum@plt>
  408d5c:	ldr	w9, [x23]
  408d60:	cmp	w0, #0x0
  408d64:	mov	w8, #0x5f                  	// #95
  408d68:	ccmp	w22, w8, #0x4, eq  // eq = none
  408d6c:	mov	w8, #0x400000              	// #4194304
  408d70:	csel	w8, w8, wzr, eq  // eq = none
  408d74:	and	w9, w9, #0xffbfffff
  408d78:	orr	w8, w8, w9
  408d7c:	b	408db8 <error@@Base+0x6f1c>
  408d80:	and	w8, w25, w26
  408d84:	mov	w9, #0x24                  	// #36
  408d88:	b	408e74 <error@@Base+0x6fd8>
  408d8c:	bl	401b60 <__ctype_b_loc@plt>
  408d90:	ldr	x8, [x0]
  408d94:	cmp	w24, #0x5f
  408d98:	cset	w9, eq  // eq = none
  408d9c:	ldrh	w8, [x8, x24, lsl #1]
  408da0:	and	w8, w8, #0x8
  408da4:	orr	w8, w9, w8, lsr #3
  408da8:	cmp	w8, #0x0
  408dac:	mov	w8, #0x400000              	// #4194304
  408db0:	csel	w8, w8, wzr, ne  // ne = any
  408db4:	orr	w8, w8, w22
  408db8:	sub	w9, w24, #0xa
  408dbc:	cmp	w9, #0x73
  408dc0:	mov	w0, #0x1                   	// #1
  408dc4:	str	w8, [x23]
  408dc8:	b.hi	408f94 <error@@Base+0x70f8>  // b.pmore
  408dcc:	adrp	x10, 414000 <error@@Base+0x12164>
  408dd0:	add	x10, x10, #0x54e
  408dd4:	adr	x11, 408de4 <error@@Base+0x6f48>
  408dd8:	ldrb	w12, [x10, x9]
  408ddc:	add	x11, x11, x12, lsl #2
  408de0:	br	x11
  408de4:	tbnz	w20, #11, 408f84 <error@@Base+0x70e8>
  408de8:	b	408f90 <error@@Base+0x70f4>
  408dec:	bl	401b60 <__ctype_b_loc@plt>
  408df0:	ldr	x8, [x0]
  408df4:	and	x9, x22, #0xff
  408df8:	ldrh	w8, [x8, x9, lsl #1]
  408dfc:	and	w9, w22, #0xff
  408e00:	cmp	w9, #0x5f
  408e04:	cset	w9, eq  // eq = none
  408e08:	ubfx	w8, w8, #3, #1
  408e0c:	orr	w8, w8, w9
  408e10:	orr	w8, w24, w8, lsl #22
  408e14:	and	w9, w22, #0xff
  408e18:	sub	w9, w9, #0x27
  408e1c:	cmp	w9, #0x56
  408e20:	mov	w0, #0x2                   	// #2
  408e24:	str	w8, [x23]
  408e28:	b.hi	408f94 <error@@Base+0x70f8>  // b.pmore
  408e2c:	adrp	x10, 414000 <error@@Base+0x12164>
  408e30:	add	x10, x10, #0x5c2
  408e34:	adr	x11, 408e44 <error@@Base+0x6fa8>
  408e38:	ldrb	w12, [x10, x9]
  408e3c:	add	x11, x11, x12, lsl #2
  408e40:	br	x11
  408e44:	tbnz	w20, #14, 409134 <error@@Base+0x7298>
  408e48:	and	x9, x22, #0xff
  408e4c:	and	w8, w8, #0xffffff00
  408e50:	orr	w8, w8, #0x4
  408e54:	sub	x9, x9, #0x31
  408e58:	str	w8, [x19, #8]
  408e5c:	str	x9, [x19]
  408e60:	mov	w0, #0x2                   	// #2
  408e64:	b	408f94 <error@@Base+0x70f8>
  408e68:	mov	w9, #0x1                   	// #1
  408e6c:	and	w8, w25, w26
  408e70:	movk	w9, #0x20, lsl #16
  408e74:	orr	w8, w8, w9
  408e78:	b	408f8c <error@@Base+0x70f0>
  408e7c:	tbnz	w20, #3, 408ec4 <error@@Base+0x7028>
  408e80:	ldr	x8, [x21, #72]
  408e84:	ldr	x9, [x21, #88]
  408e88:	add	x8, x8, #0x1
  408e8c:	cmp	x8, x9
  408e90:	b.eq	408ec4 <error@@Base+0x7028>  // b.none
  408e94:	mov	x0, sp
  408e98:	mov	x1, x21
  408e9c:	mov	x2, x20
  408ea0:	str	x8, [x21, #72]
  408ea4:	bl	408c18 <error@@Base+0x6d7c>
  408ea8:	ldr	x8, [x21, #72]
  408eac:	sub	x8, x8, #0x1
  408eb0:	str	x8, [x21, #72]
  408eb4:	ldrb	w8, [sp, #8]
  408eb8:	sub	w8, w8, #0x9
  408ebc:	cmp	w8, #0x1
  408ec0:	b.hi	408f90 <error@@Base+0x70f4>  // b.pmore
  408ec4:	mov	w8, #0xc                   	// #12
  408ec8:	mov	w9, #0x20                  	// #32
  408ecc:	strb	w8, [x19, #8]
  408ed0:	str	w9, [x19]
  408ed4:	b	408f90 <error@@Base+0x70f4>
  408ed8:	tbz	w20, #13, 408f90 <error@@Base+0x70f4>
  408edc:	and	w8, w8, #0xffffff00
  408ee0:	orr	w8, w8, #0x8
  408ee4:	b	408f8c <error@@Base+0x70f0>
  408ee8:	tbz	w20, #13, 408f90 <error@@Base+0x70f4>
  408eec:	mov	w9, #0x9                   	// #9
  408ef0:	b	408f88 <error@@Base+0x70ec>
  408ef4:	mov	w9, #0xb                   	// #11
  408ef8:	b	408f88 <error@@Base+0x70ec>
  408efc:	mov	w9, #0x402                 	// #1026
  408f00:	tst	x20, x9
  408f04:	b.ne	408f90 <error@@Base+0x70f4>  // b.any
  408f08:	mov	w9, #0x12                  	// #18
  408f0c:	b	408f88 <error@@Base+0x70ec>
  408f10:	mov	w9, #0x5                   	// #5
  408f14:	b	408f88 <error@@Base+0x70ec>
  408f18:	mov	w9, #0x402                 	// #1026
  408f1c:	tst	x20, x9
  408f20:	b.ne	408f90 <error@@Base+0x70f4>  // b.any
  408f24:	mov	w9, #0x13                  	// #19
  408f28:	b	408f88 <error@@Base+0x70ec>
  408f2c:	mov	w9, #0x14                  	// #20
  408f30:	b	408f88 <error@@Base+0x70ec>
  408f34:	mov	w9, #0x8                   	// #8
  408f38:	movk	w9, #0x80, lsl #16
  408f3c:	tst	x20, x9
  408f40:	b.eq	408fcc <error@@Base+0x7130>  // b.none
  408f44:	and	w8, w8, #0xffffff00
  408f48:	mov	w9, #0x10                  	// #16
  408f4c:	orr	w8, w8, #0xc
  408f50:	str	w9, [x19]
  408f54:	str	w8, [x19, #8]
  408f58:	b	408f90 <error@@Base+0x70f4>
  408f5c:	mvn	w9, w20
  408f60:	mov	w10, #0x1200                	// #4608
  408f64:	tst	x9, x10
  408f68:	b.ne	408f90 <error@@Base+0x70f4>  // b.any
  408f6c:	mov	w9, #0x17                  	// #23
  408f70:	b	408f88 <error@@Base+0x70ec>
  408f74:	mov	w9, #0x8400                	// #33792
  408f78:	and	x9, x20, x9
  408f7c:	cmp	x9, #0x8, lsl #12
  408f80:	b.ne	408f90 <error@@Base+0x70f4>  // b.any
  408f84:	mov	w9, #0xa                   	// #10
  408f88:	bfxil	w8, w9, #0, #8
  408f8c:	str	w8, [x23]
  408f90:	mov	w0, #0x1                   	// #1
  408f94:	ldp	x20, x19, [sp, #80]
  408f98:	ldp	x22, x21, [sp, #64]
  408f9c:	ldp	x24, x23, [sp, #48]
  408fa0:	ldp	x26, x25, [sp, #32]
  408fa4:	ldp	x29, x30, [sp, #16]
  408fa8:	add	sp, sp, #0x60
  408fac:	ret
  408fb0:	mvn	w9, w20
  408fb4:	mov	w10, #0x1200                	// #4608
  408fb8:	tst	x9, x10
  408fbc:	b.ne	408f90 <error@@Base+0x70f4>  // b.any
  408fc0:	and	w8, w8, #0xffffff00
  408fc4:	orr	w8, w8, #0x18
  408fc8:	b	408f8c <error@@Base+0x70f0>
  408fcc:	ldr	x9, [x21, #72]
  408fd0:	cbz	x9, 408f44 <error@@Base+0x70a8>
  408fd4:	tbz	w20, #11, 408f90 <error@@Base+0x70f4>
  408fd8:	ldr	x10, [x21, #8]
  408fdc:	add	x9, x9, x10
  408fe0:	ldurb	w9, [x9, #-1]
  408fe4:	cmp	w9, #0xa
  408fe8:	b.eq	408f44 <error@@Base+0x70a8>  // b.none
  408fec:	b	408f90 <error@@Base+0x70f4>
  408ff0:	tbnz	w20, #19, 409134 <error@@Base+0x7298>
  408ff4:	and	w8, w8, #0xffffff00
  408ff8:	mov	w9, #0x80                  	// #128
  408ffc:	b	4090b0 <error@@Base+0x7214>
  409000:	tbnz	w20, #13, 409134 <error@@Base+0x7298>
  409004:	and	w8, w8, #0xffffff00
  409008:	orr	w8, w8, #0x8
  40900c:	b	40910c <error@@Base+0x7270>
  409010:	tbnz	w20, #13, 409134 <error@@Base+0x7298>
  409014:	mov	w9, #0x9                   	// #9
  409018:	b	409108 <error@@Base+0x726c>
  40901c:	mov	w9, #0x402                 	// #1026
  409020:	and	x9, x20, x9
  409024:	cmp	x9, #0x2
  409028:	b.ne	409134 <error@@Base+0x7298>  // b.any
  40902c:	mov	w9, #0x12                  	// #18
  409030:	b	409108 <error@@Base+0x726c>
  409034:	tbnz	w20, #19, 409134 <error@@Base+0x7298>
  409038:	and	w8, w8, #0xffffff00
  40903c:	mov	w9, #0x6                   	// #6
  409040:	b	4090b0 <error@@Base+0x7214>
  409044:	tbnz	w20, #19, 409134 <error@@Base+0x7298>
  409048:	and	w8, w8, #0xffffff00
  40904c:	mov	w9, #0x9                   	// #9
  409050:	b	4090b0 <error@@Base+0x7214>
  409054:	mov	w9, #0x402                 	// #1026
  409058:	and	x9, x20, x9
  40905c:	cmp	x9, #0x2
  409060:	b.ne	409134 <error@@Base+0x7298>  // b.any
  409064:	mov	w9, #0x13                  	// #19
  409068:	b	409108 <error@@Base+0x726c>
  40906c:	tbnz	w20, #19, 409134 <error@@Base+0x7298>
  409070:	and	w8, w8, #0xffffff00
  409074:	mov	w9, #0x200                 	// #512
  409078:	b	4090b0 <error@@Base+0x7214>
  40907c:	tbnz	w20, #19, 409134 <error@@Base+0x7298>
  409080:	mov	w9, #0x23                  	// #35
  409084:	b	409108 <error@@Base+0x726c>
  409088:	tbnz	w20, #19, 409134 <error@@Base+0x7298>
  40908c:	mov	w9, #0x21                  	// #33
  409090:	b	409108 <error@@Base+0x726c>
  409094:	tbnz	w20, #19, 409134 <error@@Base+0x7298>
  409098:	and	w8, w8, #0xffffff00
  40909c:	mov	w9, #0x40                  	// #64
  4090a0:	b	4090b0 <error@@Base+0x7214>
  4090a4:	tbnz	w20, #19, 409134 <error@@Base+0x7298>
  4090a8:	and	w8, w8, #0xffffff00
  4090ac:	mov	w9, #0x100                 	// #256
  4090b0:	orr	w8, w8, #0xc
  4090b4:	str	w9, [x19]
  4090b8:	str	w8, [x19, #8]
  4090bc:	mov	w0, #0x2                   	// #2
  4090c0:	b	408f94 <error@@Base+0x70f8>
  4090c4:	tbnz	w20, #19, 409134 <error@@Base+0x7298>
  4090c8:	mov	w9, #0x22                  	// #34
  4090cc:	b	409108 <error@@Base+0x726c>
  4090d0:	tbnz	w20, #19, 409134 <error@@Base+0x7298>
  4090d4:	and	w8, w8, #0xffffff00
  4090d8:	orr	w8, w8, #0x20
  4090dc:	b	40910c <error@@Base+0x7270>
  4090e0:	mov	w9, #0x1200                	// #4608
  4090e4:	and	x9, x20, x9
  4090e8:	cmp	x9, #0x200
  4090ec:	b.ne	409134 <error@@Base+0x7298>  // b.any
  4090f0:	mov	w9, #0x17                  	// #23
  4090f4:	b	409108 <error@@Base+0x726c>
  4090f8:	mov	w9, #0x8400                	// #33792
  4090fc:	tst	x20, x9
  409100:	b.ne	409134 <error@@Base+0x7298>  // b.any
  409104:	mov	w9, #0xa                   	// #10
  409108:	bfxil	w8, w9, #0, #8
  40910c:	str	w8, [x23]
  409110:	mov	w0, #0x2                   	// #2
  409114:	b	408f94 <error@@Base+0x70f8>
  409118:	mov	w9, #0x1200                	// #4608
  40911c:	and	x9, x20, x9
  409120:	cmp	x9, #0x200
  409124:	b.ne	409134 <error@@Base+0x7298>  // b.any
  409128:	and	w8, w8, #0xffffff00
  40912c:	orr	w8, w8, #0x18
  409130:	b	40910c <error@@Base+0x7270>
  409134:	mov	w0, #0x2                   	// #2
  409138:	b	408f94 <error@@Base+0x70f8>
  40913c:	ldrb	w8, [x0, #139]
  409140:	cbnz	w8, 409160 <error@@Base+0x72c4>
  409144:	ldr	x8, [x0, #8]
  409148:	ldr	x9, [x0, #72]
  40914c:	add	x8, x9, x8
  409150:	add	x8, x8, #0x1
  409154:	ldrb	w8, [x8]
  409158:	mov	w0, w8
  40915c:	ret
  409160:	ldr	w8, [x0, #144]
  409164:	cmp	w8, #0x2
  409168:	b.lt	4091a0 <error@@Base+0x7304>  // b.tstop
  40916c:	ldr	x10, [x0, #72]
  409170:	ldr	x9, [x0, #16]
  409174:	add	x8, x10, #0x1
  409178:	ldr	w11, [x9, x8, lsl #2]
  40917c:	cmn	w11, #0x1
  409180:	b.eq	4091e4 <error@@Base+0x7348>  // b.none
  409184:	ldr	x11, [x0, #48]
  409188:	add	x10, x10, #0x2
  40918c:	cmp	x11, x10
  409190:	b.eq	4091a0 <error@@Base+0x7304>  // b.none
  409194:	ldr	w9, [x9, x10, lsl #2]
  409198:	cmn	w9, #0x1
  40919c:	b.eq	4091e4 <error@@Base+0x7348>  // b.none
  4091a0:	ldr	x8, [x0, #72]
  4091a4:	ldrb	w10, [x0, #140]
  4091a8:	add	x9, x8, #0x1
  4091ac:	cbz	w10, 4091bc <error@@Base+0x7320>
  4091b0:	ldr	x8, [x0, #24]
  4091b4:	ldr	x8, [x8, x9, lsl #3]
  4091b8:	b	4091c0 <error@@Base+0x7324>
  4091bc:	mov	x8, x9
  4091c0:	ldr	x11, [x0, #40]
  4091c4:	ldr	x12, [x0]
  4091c8:	add	x8, x11, x8
  4091cc:	ldrsb	w8, [x12, x8]
  4091d0:	cbz	w10, 409158 <error@@Base+0x72bc>
  4091d4:	tbz	w8, #31, 409158 <error@@Base+0x72bc>
  4091d8:	ldr	x8, [x0, #8]
  4091dc:	add	x8, x8, x9
  4091e0:	b	409154 <error@@Base+0x72b8>
  4091e4:	ldr	x9, [x0, #8]
  4091e8:	add	x8, x9, x8
  4091ec:	b	409154 <error@@Base+0x72b8>
  4091f0:	ldr	w8, [x0, #144]
  4091f4:	cmp	w8, #0x1
  4091f8:	b.ne	409208 <error@@Base+0x736c>  // b.any
  4091fc:	ldr	x8, [x0, #8]
  409200:	ldrb	w0, [x8, x1]
  409204:	ret
  409208:	ldr	x8, [x0, #16]
  40920c:	ldr	w0, [x8, x1, lsl #2]
  409210:	ret
  409214:	stp	x29, x30, [sp, #-96]!
  409218:	stp	x28, x27, [sp, #16]
  40921c:	stp	x26, x25, [sp, #32]
  409220:	stp	x24, x23, [sp, #48]
  409224:	stp	x22, x21, [sp, #64]
  409228:	stp	x20, x19, [sp, #80]
  40922c:	ldr	x25, [x1]
  409230:	mov	x29, sp
  409234:	mov	x20, x5
  409238:	mov	x21, x4
  40923c:	mov	x22, x3
  409240:	mov	x23, x2
  409244:	mov	x24, x1
  409248:	mov	x26, x0
  40924c:	bl	40941c <error@@Base+0x7580>
  409250:	mov	x19, x0
  409254:	cbnz	x0, 409260 <error@@Base+0x73c4>
  409258:	ldr	w8, [x20]
  40925c:	cbnz	w8, 40931c <error@@Base+0x7480>
  409260:	adrp	x27, 409000 <error@@Base+0x7164>
  409264:	add	x27, x27, #0x400
  409268:	b	409274 <error@@Base+0x73d8>
  40926c:	cmp	x19, #0x0
  409270:	csel	x19, x28, x19, eq  // eq = none
  409274:	ldrb	w8, [x23, #8]
  409278:	orr	w9, w8, #0x8
  40927c:	cmp	w9, #0xa
  409280:	b.eq	409320 <error@@Base+0x7484>  // b.none
  409284:	cbz	x21, 409290 <error@@Base+0x73f4>
  409288:	cmp	w8, #0x9
  40928c:	b.eq	409320 <error@@Base+0x7484>  // b.none
  409290:	mov	x0, x26
  409294:	mov	x1, x24
  409298:	mov	x2, x23
  40929c:	mov	x3, x22
  4092a0:	mov	x4, x21
  4092a4:	mov	x5, x20
  4092a8:	bl	40941c <error@@Base+0x7580>
  4092ac:	mov	x28, x0
  4092b0:	cbnz	x0, 4092bc <error@@Base+0x7420>
  4092b4:	ldr	w8, [x20]
  4092b8:	cbnz	w8, 409340 <error@@Base+0x74a4>
  4092bc:	cbz	x19, 40926c <error@@Base+0x73d0>
  4092c0:	cbz	x28, 40926c <error@@Base+0x73d0>
  4092c4:	mov	w3, #0x10                  	// #16
  4092c8:	mov	x0, x25
  4092cc:	mov	x1, x19
  4092d0:	mov	x2, x28
  4092d4:	bl	408bf4 <error@@Base+0x6d58>
  4092d8:	cbz	x0, 4092ec <error@@Base+0x7450>
  4092dc:	mov	w8, #0x1                   	// #1
  4092e0:	mov	x19, x0
  4092e4:	tbnz	w8, #0, 409274 <error@@Base+0x73d8>
  4092e8:	b	40931c <error@@Base+0x7480>
  4092ec:	mov	x0, x28
  4092f0:	mov	x1, x27
  4092f4:	mov	x2, xzr
  4092f8:	bl	40935c <error@@Base+0x74c0>
  4092fc:	mov	x0, x19
  409300:	mov	x1, x27
  409304:	mov	x2, xzr
  409308:	bl	40935c <error@@Base+0x74c0>
  40930c:	mov	w8, wzr
  409310:	mov	w9, #0xc                   	// #12
  409314:	str	w9, [x20]
  409318:	tbnz	w8, #0, 409274 <error@@Base+0x73d8>
  40931c:	mov	x19, xzr
  409320:	mov	x0, x19
  409324:	ldp	x20, x19, [sp, #80]
  409328:	ldp	x22, x21, [sp, #64]
  40932c:	ldp	x24, x23, [sp, #48]
  409330:	ldp	x26, x25, [sp, #32]
  409334:	ldp	x28, x27, [sp, #16]
  409338:	ldp	x29, x30, [sp], #96
  40933c:	ret
  409340:	cbz	x19, 409320 <error@@Base+0x7484>
  409344:	adrp	x1, 409000 <error@@Base+0x7164>
  409348:	add	x1, x1, #0x400
  40934c:	mov	x0, x19
  409350:	mov	x2, xzr
  409354:	bl	40935c <error@@Base+0x74c0>
  409358:	b	40931c <error@@Base+0x7480>
  40935c:	stp	x29, x30, [sp, #-64]!
  409360:	stp	x20, x19, [sp, #48]
  409364:	mov	x19, x2
  409368:	mov	x20, x1
  40936c:	str	x23, [sp, #16]
  409370:	stp	x22, x21, [sp, #32]
  409374:	mov	x29, sp
  409378:	mov	x22, x0
  40937c:	ldr	x0, [x0, #8]
  409380:	cbnz	x0, 409378 <error@@Base+0x74dc>
  409384:	ldr	x8, [x22, #16]
  409388:	cbz	x8, 4093a8 <error@@Base+0x750c>
  40938c:	cbnz	x0, 409378 <error@@Base+0x74dc>
  409390:	ldr	x0, [x22, #16]
  409394:	b	409378 <error@@Base+0x74dc>
  409398:	mov	w8, wzr
  40939c:	mov	w21, w0
  4093a0:	cbnz	w8, 4093d4 <error@@Base+0x7538>
  4093a4:	b	4093e8 <error@@Base+0x754c>
  4093a8:	mov	x0, x19
  4093ac:	mov	x1, x22
  4093b0:	blr	x20
  4093b4:	cbnz	w0, 409398 <error@@Base+0x74fc>
  4093b8:	ldr	x9, [x22]
  4093bc:	cmp	x9, #0x0
  4093c0:	cset	w8, ne  // ne = any
  4093c4:	csel	x23, x23, x22, eq  // eq = none
  4093c8:	csel	x22, x22, x9, eq  // eq = none
  4093cc:	csel	w21, wzr, w21, eq  // eq = none
  4093d0:	cbz	w8, 4093e8 <error@@Base+0x754c>
  4093d4:	ldr	x0, [x22, #16]
  4093d8:	cmp	x0, x23
  4093dc:	b.eq	4093a8 <error@@Base+0x750c>  // b.none
  4093e0:	cbz	x0, 4093a8 <error@@Base+0x750c>
  4093e4:	b	409378 <error@@Base+0x74dc>
  4093e8:	mov	w0, w21
  4093ec:	ldp	x20, x19, [sp, #48]
  4093f0:	ldp	x22, x21, [sp, #32]
  4093f4:	ldr	x23, [sp, #16]
  4093f8:	ldp	x29, x30, [sp], #64
  4093fc:	ret
  409400:	stp	x29, x30, [sp, #-16]!
  409404:	add	x0, x1, #0x28
  409408:	mov	x29, sp
  40940c:	bl	407610 <error@@Base+0x5774>
  409410:	mov	w0, wzr
  409414:	ldp	x29, x30, [sp], #16
  409418:	ret
  40941c:	stp	x29, x30, [sp, #-96]!
  409420:	stp	x28, x27, [sp, #16]
  409424:	stp	x26, x25, [sp, #32]
  409428:	stp	x24, x23, [sp, #48]
  40942c:	stp	x22, x21, [sp, #64]
  409430:	stp	x20, x19, [sp, #80]
  409434:	ldr	w8, [x2, #8]
  409438:	mov	x24, xzr
  40943c:	mov	x29, sp
  409440:	and	w9, w8, #0xff
  409444:	sub	w9, w9, #0x1
  409448:	cmp	w9, #0x23
  40944c:	b.hi	4097f4 <error@@Base+0x7958>  // b.pmore
  409450:	ldr	x23, [x1]
  409454:	adrp	x10, 414000 <error@@Base+0x12164>
  409458:	add	x10, x10, #0x619
  40945c:	adr	x11, 409484 <error@@Base+0x75e8>
  409460:	ldrb	w12, [x10, x9]
  409464:	add	x11, x11, x12, lsl #2
  409468:	mov	x19, x5
  40946c:	mov	x25, x4
  409470:	mov	x20, x3
  409474:	mov	x21, x2
  409478:	mov	x26, x1
  40947c:	mov	x22, x0
  409480:	br	x11
  409484:	tbnz	w20, #5, 4097e0 <error@@Base+0x7944>
  409488:	tbnz	w20, #4, 409814 <error@@Base+0x7978>
  40948c:	tbnz	w20, #17, 409500 <error@@Base+0x7664>
  409490:	and	w9, w8, #0xff
  409494:	cmp	w9, #0x9
  409498:	b.ne	409500 <error@@Base+0x7664>  // b.any
  40949c:	mov	w8, #0x10                  	// #16
  4094a0:	b	4097ec <error@@Base+0x7950>
  4094a4:	ldr	x1, [x22, #120]
  4094a8:	and	w8, w8, #0xff
  4094ac:	cmp	w8, #0x21
  4094b0:	adrp	x2, 414000 <error@@Base+0x12164>
  4094b4:	adrp	x3, 414000 <error@@Base+0x12164>
  4094b8:	cset	w4, eq  // eq = none
  4094bc:	add	x2, x2, #0x8a2
  4094c0:	add	x3, x3, #0x8a8
  4094c4:	b	4094e8 <error@@Base+0x764c>
  4094c8:	ldr	x1, [x22, #120]
  4094cc:	and	w8, w8, #0xff
  4094d0:	cmp	w8, #0x23
  4094d4:	adrp	x2, 414000 <error@@Base+0x12164>
  4094d8:	adrp	x3, 413000 <error@@Base+0x11164>
  4094dc:	cset	w4, eq  // eq = none
  4094e0:	add	x2, x2, #0x8aa
  4094e4:	add	x3, x3, #0xeec
  4094e8:	mov	x0, x23
  4094ec:	mov	x5, x19
  4094f0:	bl	40a138 <error@@Base+0x829c>
  4094f4:	mov	x24, x0
  4094f8:	cbz	x0, 4096f8 <error@@Base+0x785c>
  4094fc:	b	409700 <error@@Base+0x7864>
  409500:	and	w8, w8, #0xffffff00
  409504:	orr	w8, w8, #0x1
  409508:	mov	x0, x23
  40950c:	mov	x1, xzr
  409510:	mov	x2, xzr
  409514:	mov	x3, x21
  409518:	str	w8, [x21, #8]
  40951c:	bl	4098e8 <error@@Base+0x7a4c>
  409520:	mov	x24, x0
  409524:	cbnz	x0, 409700 <error@@Base+0x7864>
  409528:	b	4095cc <error@@Base+0x7730>
  40952c:	mov	x0, x23
  409530:	mov	x1, xzr
  409534:	mov	x2, xzr
  409538:	mov	x3, x21
  40953c:	bl	4098e8 <error@@Base+0x7a4c>
  409540:	mov	x24, x0
  409544:	cbz	x0, 4095cc <error@@Base+0x7730>
  409548:	ldr	w8, [x23, #180]
  40954c:	cmp	w8, #0x2
  409550:	b.lt	409700 <error@@Base+0x7864>  // b.tstop
  409554:	ldr	x9, [x22, #104]
  409558:	ldr	x8, [x22, #72]
  40955c:	cmp	x9, x8
  409560:	b.le	409700 <error@@Base+0x7864>
  409564:	ldr	x9, [x22, #48]
  409568:	cmp	x8, x9
  40956c:	b.eq	409700 <error@@Base+0x7864>  // b.none
  409570:	ldr	x9, [x22, #16]
  409574:	ldr	w8, [x9, x8, lsl #2]
  409578:	cmn	w8, #0x1
  40957c:	b.ne	409700 <error@@Base+0x7864>  // b.any
  409580:	mov	x0, x21
  409584:	mov	x1, x22
  409588:	mov	x2, x20
  40958c:	bl	408a80 <error@@Base+0x6be4>
  409590:	mov	x0, x23
  409594:	mov	x1, xzr
  409598:	mov	x2, xzr
  40959c:	mov	x3, x21
  4095a0:	bl	4098e8 <error@@Base+0x7a4c>
  4095a4:	mov	x25, x0
  4095a8:	mov	w3, #0x10                  	// #16
  4095ac:	mov	x0, x23
  4095b0:	mov	x1, x24
  4095b4:	mov	x2, x25
  4095b8:	bl	408bf4 <error@@Base+0x6d58>
  4095bc:	cbz	x25, 4095c8 <error@@Base+0x772c>
  4095c0:	mov	x24, x0
  4095c4:	cbnz	x0, 409554 <error@@Base+0x76b8>
  4095c8:	mov	x24, xzr
  4095cc:	mov	w8, #0xc                   	// #12
  4095d0:	str	w8, [x19]
  4095d4:	b	4097f4 <error@@Base+0x7958>
  4095d8:	ldr	w8, [x21]
  4095dc:	ldr	x9, [x23, #168]
  4095e0:	mov	w10, #0x1                   	// #1
  4095e4:	lsl	w8, w10, w8
  4095e8:	sxtw	x8, w8
  4095ec:	tst	x9, x8
  4095f0:	b.eq	4098e0 <error@@Base+0x7a44>  // b.none
  4095f4:	ldr	x9, [x23, #160]
  4095f8:	mov	x0, x23
  4095fc:	mov	x1, xzr
  409600:	mov	x2, xzr
  409604:	orr	x8, x9, x8
  409608:	mov	x3, x21
  40960c:	str	x8, [x23, #160]
  409610:	bl	4098e8 <error@@Base+0x7a4c>
  409614:	mov	x24, x0
  409618:	cbz	x0, 4095cc <error@@Base+0x7730>
  40961c:	ldr	x8, [x23, #152]
  409620:	ldrb	w9, [x23, #176]
  409624:	add	x8, x8, #0x1
  409628:	orr	w9, w9, #0x2
  40962c:	str	x8, [x23, #152]
  409630:	strb	w9, [x23, #176]
  409634:	b	409700 <error@@Base+0x7864>
  409638:	mov	x0, x23
  40963c:	mov	x1, xzr
  409640:	mov	x2, xzr
  409644:	mov	x3, x21
  409648:	bl	4098e8 <error@@Base+0x7a4c>
  40964c:	mov	x24, x0
  409650:	cbz	x0, 4095cc <error@@Base+0x7730>
  409654:	ldr	w8, [x23, #180]
  409658:	cmp	w8, #0x2
  40965c:	b.lt	409700 <error@@Base+0x7864>  // b.tstop
  409660:	ldrb	w8, [x23, #176]
  409664:	orr	w8, w8, #0x2
  409668:	strb	w8, [x23, #176]
  40966c:	b	409700 <error@@Base+0x7864>
  409670:	add	x4, x25, #0x1
  409674:	mov	x0, x22
  409678:	mov	x1, x26
  40967c:	mov	x2, x21
  409680:	mov	x3, x20
  409684:	mov	x5, x19
  409688:	bl	409990 <error@@Base+0x7af4>
  40968c:	mov	x24, x0
  409690:	cbz	x0, 4096f8 <error@@Base+0x785c>
  409694:	b	409700 <error@@Base+0x7864>
  409698:	ldrh	w8, [x21]
  40969c:	mov	w9, #0x30f                 	// #783
  4096a0:	tst	w8, w9
  4096a4:	b.eq	4096b8 <error@@Base+0x781c>  // b.none
  4096a8:	ldrb	w8, [x23, #176]
  4096ac:	tbnz	w8, #4, 4096b8 <error@@Base+0x781c>
  4096b0:	mov	x0, x23
  4096b4:	bl	40a06c <error@@Base+0x81d0>
  4096b8:	ldr	w8, [x21]
  4096bc:	cmp	w8, #0x100
  4096c0:	b.eq	409848 <error@@Base+0x79ac>  // b.none
  4096c4:	cmp	w8, #0x200
  4096c8:	b.ne	4098b0 <error@@Base+0x7a14>  // b.any
  4096cc:	mov	w24, #0xa                   	// #10
  4096d0:	mov	w8, #0x5                   	// #5
  4096d4:	b	409850 <error@@Base+0x79b4>
  4096d8:	mov	x0, x22
  4096dc:	mov	x1, x23
  4096e0:	mov	x2, x21
  4096e4:	mov	x3, x20
  4096e8:	mov	x4, x19
  4096ec:	bl	409ac8 <error@@Base+0x7c2c>
  4096f0:	mov	x24, x0
  4096f4:	cbnz	x0, 409700 <error@@Base+0x7864>
  4096f8:	ldr	w8, [x19]
  4096fc:	cbnz	w8, 4097d4 <error@@Base+0x7938>
  409700:	mov	x0, x21
  409704:	mov	x1, x22
  409708:	mov	x2, x20
  40970c:	bl	408a80 <error@@Base+0x6be4>
  409710:	mov	w28, #0x800                 	// #2048
  409714:	mov	w27, #0x1                   	// #1
  409718:	movk	w28, #0x8c, lsl #16
  40971c:	mov	w25, #0xd                   	// #13
  409720:	b	409730 <error@@Base+0x7894>
  409724:	mov	w8, #0x1                   	// #1
  409728:	mov	x24, x26
  40972c:	tbz	w8, #0, 4097d4 <error@@Base+0x7938>
  409730:	ldrb	w8, [x21, #8]
  409734:	cmp	w8, #0x17
  409738:	b.hi	4097f4 <error@@Base+0x7958>  // b.pmore
  40973c:	lsl	w8, w27, w8
  409740:	tst	w8, w28
  409744:	b.eq	4097f4 <error@@Base+0x7958>  // b.none
  409748:	mov	x0, x24
  40974c:	mov	x1, x22
  409750:	mov	x2, x23
  409754:	mov	x3, x21
  409758:	mov	x4, x20
  40975c:	mov	x5, x19
  409760:	bl	40a314 <error@@Base+0x8478>
  409764:	mov	x26, x0
  409768:	cbnz	x0, 409774 <error@@Base+0x78d8>
  40976c:	ldr	w8, [x19]
  409770:	cbnz	w8, 4097b0 <error@@Base+0x7914>
  409774:	tbz	w20, #24, 409724 <error@@Base+0x7888>
  409778:	ldrb	w8, [x21, #8]
  40977c:	cmp	w8, #0x17
  409780:	b.eq	40978c <error@@Base+0x78f0>  // b.none
  409784:	cmp	w8, #0xb
  409788:	b.ne	409724 <error@@Base+0x7888>  // b.any
  40978c:	cbz	x26, 4097a4 <error@@Base+0x7908>
  409790:	adrp	x1, 409000 <error@@Base+0x7164>
  409794:	mov	x0, x26
  409798:	add	x1, x1, #0x400
  40979c:	mov	x2, xzr
  4097a0:	bl	40935c <error@@Base+0x74c0>
  4097a4:	mov	w8, wzr
  4097a8:	str	w25, [x19]
  4097ac:	b	409728 <error@@Base+0x788c>
  4097b0:	cbz	x24, 4097c8 <error@@Base+0x792c>
  4097b4:	adrp	x1, 409000 <error@@Base+0x7164>
  4097b8:	mov	x0, x24
  4097bc:	add	x1, x1, #0x400
  4097c0:	mov	x2, xzr
  4097c4:	bl	40935c <error@@Base+0x74c0>
  4097c8:	mov	w8, wzr
  4097cc:	mov	x26, x24
  4097d0:	b	409728 <error@@Base+0x788c>
  4097d4:	mov	x24, xzr
  4097d8:	b	4097f4 <error@@Base+0x7958>
  4097dc:	tbz	w20, #24, 409484 <error@@Base+0x75e8>
  4097e0:	mov	w8, #0xd                   	// #13
  4097e4:	b	4097ec <error@@Base+0x7950>
  4097e8:	mov	w8, #0x5                   	// #5
  4097ec:	mov	x24, xzr
  4097f0:	str	w8, [x19]
  4097f4:	mov	x0, x24
  4097f8:	ldp	x20, x19, [sp, #80]
  4097fc:	ldp	x22, x21, [sp, #64]
  409800:	ldp	x24, x23, [sp, #48]
  409804:	ldp	x26, x25, [sp, #32]
  409808:	ldp	x28, x27, [sp, #16]
  40980c:	ldp	x29, x30, [sp], #96
  409810:	ret
  409814:	mov	x0, x21
  409818:	mov	x1, x22
  40981c:	mov	x2, x20
  409820:	bl	408a80 <error@@Base+0x6be4>
  409824:	mov	x0, x22
  409828:	mov	x1, x26
  40982c:	mov	x2, x21
  409830:	mov	x3, x20
  409834:	mov	x4, x25
  409838:	mov	x5, x19
  40983c:	bl	40941c <error@@Base+0x7580>
  409840:	mov	x24, x0
  409844:	b	4097f4 <error@@Base+0x7958>
  409848:	mov	w24, #0x9                   	// #9
  40984c:	mov	w8, #0x6                   	// #6
  409850:	mov	x0, x23
  409854:	mov	x1, xzr
  409858:	mov	x2, xzr
  40985c:	mov	x3, x21
  409860:	str	w8, [x21]
  409864:	bl	4098e8 <error@@Base+0x7a4c>
  409868:	mov	x26, x0
  40986c:	mov	x0, x23
  409870:	mov	x1, xzr
  409874:	mov	x2, xzr
  409878:	mov	x3, x21
  40987c:	str	w24, [x21]
  409880:	bl	4098e8 <error@@Base+0x7a4c>
  409884:	mov	x25, x0
  409888:	mov	w3, #0xa                   	// #10
  40988c:	mov	x0, x23
  409890:	mov	x1, x26
  409894:	mov	x2, x25
  409898:	bl	408bf4 <error@@Base+0x6d58>
  40989c:	cbz	x26, 4095c8 <error@@Base+0x772c>
  4098a0:	cbz	x25, 4095c8 <error@@Base+0x772c>
  4098a4:	mov	x24, x0
  4098a8:	cbnz	x0, 4098cc <error@@Base+0x7a30>
  4098ac:	b	4095c8 <error@@Base+0x772c>
  4098b0:	mov	x0, x23
  4098b4:	mov	x1, xzr
  4098b8:	mov	x2, xzr
  4098bc:	mov	x3, x21
  4098c0:	bl	4098e8 <error@@Base+0x7a4c>
  4098c4:	mov	x24, x0
  4098c8:	cbz	x0, 4095cc <error@@Base+0x7730>
  4098cc:	mov	x0, x21
  4098d0:	mov	x1, x22
  4098d4:	mov	x2, x20
  4098d8:	bl	408a80 <error@@Base+0x6be4>
  4098dc:	b	4097f4 <error@@Base+0x7958>
  4098e0:	mov	w8, #0x6                   	// #6
  4098e4:	b	4097ec <error@@Base+0x7950>
  4098e8:	stp	x29, x30, [sp, #-48]!
  4098ec:	stp	x22, x21, [sp, #16]
  4098f0:	stp	x20, x19, [sp, #32]
  4098f4:	ldr	w8, [x0, #128]
  4098f8:	mov	x21, x3
  4098fc:	mov	x19, x2
  409900:	mov	x22, x0
  409904:	cmp	w8, #0xf
  409908:	mov	x20, x1
  40990c:	mov	x29, sp
  409910:	b.eq	409970 <error@@Base+0x7ad4>  // b.none
  409914:	ldrsw	x8, [x22, #128]
  409918:	ldr	x9, [x22, #112]
  40991c:	add	w10, w8, #0x1
  409920:	add	x0, x9, x8, lsl #6
  409924:	str	w10, [x22, #128]
  409928:	str	xzr, [x0, #8]!
  40992c:	stp	x20, x19, [x0, #8]
  409930:	ldr	q0, [x21]
  409934:	mov	x9, #0xffffffffffffffff    	// #-1
  409938:	stp	xzr, xzr, [x0, #24]
  40993c:	str	x9, [x0, #56]
  409940:	stur	q0, [x0, #40]
  409944:	ldr	w8, [x0, #48]
  409948:	and	w8, w8, #0xfff3ffff
  40994c:	str	w8, [x0, #48]
  409950:	cbz	x20, 409958 <error@@Base+0x7abc>
  409954:	str	x0, [x20]
  409958:	cbz	x19, 409960 <error@@Base+0x7ac4>
  40995c:	str	x0, [x19]
  409960:	ldp	x20, x19, [sp, #32]
  409964:	ldp	x22, x21, [sp, #16]
  409968:	ldp	x29, x30, [sp], #48
  40996c:	ret
  409970:	mov	w0, #0x3c8                 	// #968
  409974:	bl	401970 <malloc@plt>
  409978:	cbz	x0, 409960 <error@@Base+0x7ac4>
  40997c:	ldr	x8, [x22, #112]
  409980:	str	x8, [x0]
  409984:	str	x0, [x22, #112]
  409988:	str	wzr, [x22, #128]
  40998c:	b	409914 <error@@Base+0x7a78>
  409990:	stp	x29, x30, [sp, #-80]!
  409994:	stp	x26, x25, [sp, #16]
  409998:	stp	x24, x23, [sp, #32]
  40999c:	stp	x22, x21, [sp, #48]
  4099a0:	stp	x20, x19, [sp, #64]
  4099a4:	ldr	x26, [x1, #48]
  4099a8:	ldr	x20, [x1]
  4099ac:	mov	x21, x2
  4099b0:	mov	x25, x0
  4099b4:	add	x8, x26, #0x1
  4099b8:	mov	x24, x1
  4099bc:	str	x8, [x1, #48]
  4099c0:	orr	x2, x3, #0x800000
  4099c4:	mov	x0, x21
  4099c8:	mov	x1, x25
  4099cc:	mov	x29, sp
  4099d0:	mov	x19, x5
  4099d4:	mov	x22, x4
  4099d8:	mov	x23, x3
  4099dc:	bl	408a80 <error@@Base+0x6be4>
  4099e0:	ldrb	w8, [x21, #8]
  4099e4:	cmp	w8, #0x9
  4099e8:	b.ne	4099f4 <error@@Base+0x7b58>  // b.any
  4099ec:	mov	x1, xzr
  4099f0:	b	409a30 <error@@Base+0x7b94>
  4099f4:	mov	x0, x25
  4099f8:	mov	x1, x24
  4099fc:	mov	x2, x21
  409a00:	mov	x3, x23
  409a04:	mov	x4, x22
  409a08:	mov	x5, x19
  409a0c:	bl	408aac <error@@Base+0x6c10>
  409a10:	ldr	w8, [x19]
  409a14:	mov	x1, x0
  409a18:	cbnz	w8, 409a28 <error@@Base+0x7b8c>
  409a1c:	ldrb	w8, [x21, #8]
  409a20:	cmp	w8, #0x9
  409a24:	b.ne	409a8c <error@@Base+0x7bf0>  // b.any
  409a28:	ldr	w8, [x19]
  409a2c:	cbnz	w8, 409ac0 <error@@Base+0x7c24>
  409a30:	cmp	x26, #0x8
  409a34:	b.hi	409a50 <error@@Base+0x7bb4>  // b.pmore
  409a38:	ldr	x8, [x20, #168]
  409a3c:	mov	w9, #0x1                   	// #1
  409a40:	lsl	w9, w9, w26
  409a44:	sxtw	x9, w9
  409a48:	orr	x8, x8, x9
  409a4c:	str	x8, [x20, #168]
  409a50:	mov	w3, #0x11                  	// #17
  409a54:	mov	x0, x20
  409a58:	mov	x2, xzr
  409a5c:	bl	408bf4 <error@@Base+0x6d58>
  409a60:	cbz	x0, 409a80 <error@@Base+0x7be4>
  409a64:	str	x26, [x0, #40]
  409a68:	ldp	x20, x19, [sp, #64]
  409a6c:	ldp	x22, x21, [sp, #48]
  409a70:	ldp	x24, x23, [sp, #32]
  409a74:	ldp	x26, x25, [sp, #16]
  409a78:	ldp	x29, x30, [sp], #80
  409a7c:	ret
  409a80:	mov	w8, #0xc                   	// #12
  409a84:	str	w8, [x19]
  409a88:	b	409a68 <error@@Base+0x7bcc>
  409a8c:	cbz	x1, 409ab0 <error@@Base+0x7c14>
  409a90:	adrp	x8, 409000 <error@@Base+0x7164>
  409a94:	add	x8, x8, #0x400
  409a98:	mov	x0, x1
  409a9c:	mov	x21, x1
  409aa0:	mov	x1, x8
  409aa4:	mov	x2, xzr
  409aa8:	bl	40935c <error@@Base+0x74c0>
  409aac:	mov	x1, x21
  409ab0:	mov	w8, #0x8                   	// #8
  409ab4:	str	w8, [x19]
  409ab8:	ldr	w8, [x19]
  409abc:	cbz	w8, 409a30 <error@@Base+0x7b94>
  409ac0:	mov	x0, xzr
  409ac4:	b	409a68 <error@@Base+0x7bcc>
  409ac8:	sub	sp, sp, #0x100
  409acc:	stp	x29, x30, [sp, #160]
  409ad0:	stp	x24, x23, [sp, #208]
  409ad4:	stp	x20, x19, [sp, #240]
  409ad8:	add	x29, sp, #0xa0
  409adc:	mov	x19, x1
  409ae0:	mov	x23, x0
  409ae4:	mov	w0, #0x20                  	// #32
  409ae8:	mov	w1, #0x1                   	// #1
  409aec:	stp	x28, x27, [sp, #176]
  409af0:	stp	x26, x25, [sp, #192]
  409af4:	stp	x22, x21, [sp, #224]
  409af8:	str	x4, [sp, #24]
  409afc:	mov	x24, x3
  409b00:	mov	x25, x2
  409b04:	stp	xzr, xzr, [x29, #-16]
  409b08:	bl	401a00 <calloc@plt>
  409b0c:	mov	x20, x0
  409b10:	mov	w0, #0x50                  	// #80
  409b14:	mov	w1, #0x1                   	// #1
  409b18:	bl	401a00 <calloc@plt>
  409b1c:	mov	x21, x0
  409b20:	cbz	x20, 40a010 <error@@Base+0x8174>
  409b24:	cbz	x21, 40a010 <error@@Base+0x8174>
  409b28:	mov	x0, x25
  409b2c:	mov	x1, x23
  409b30:	mov	x2, x24
  409b34:	bl	40a634 <error@@Base+0x8798>
  409b38:	ldrb	w8, [x25, #8]
  409b3c:	mov	w26, w0
  409b40:	cmp	w8, #0x19
  409b44:	b.eq	409b58 <error@@Base+0x7cbc>  // b.none
  409b48:	cmp	w8, #0x2
  409b4c:	b.eq	409f80 <error@@Base+0x80e4>  // b.none
  409b50:	str	wzr, [sp, #12]
  409b54:	b	409ba8 <error@@Base+0x7d0c>
  409b58:	ldrb	w8, [x21, #32]
  409b5c:	orr	w8, w8, #0x1
  409b60:	strb	w8, [x21, #32]
  409b64:	tbz	w24, #8, 409b74 <error@@Base+0x7cd8>
  409b68:	mov	w1, #0xa                   	// #10
  409b6c:	mov	x0, x20
  409b70:	bl	40a794 <error@@Base+0x88f8>
  409b74:	ldr	x8, [x23, #72]
  409b78:	mov	x0, x25
  409b7c:	mov	x1, x23
  409b80:	mov	x2, x24
  409b84:	add	x8, x8, w26, sxtw
  409b88:	str	x8, [x23, #72]
  409b8c:	bl	40a634 <error@@Base+0x8798>
  409b90:	ldrb	w8, [x25, #8]
  409b94:	cmp	w8, #0x2
  409b98:	b.eq	409f80 <error@@Base+0x80e4>  // b.none
  409b9c:	mov	w26, w0
  409ba0:	mov	w8, #0x1                   	// #1
  409ba4:	str	w8, [sp, #12]
  409ba8:	ldr	w8, [x25, #8]
  409bac:	and	w9, w8, #0xff
  409bb0:	cmp	w9, #0x15
  409bb4:	b.ne	409bc4 <error@@Base+0x7d28>  // b.any
  409bb8:	and	w8, w8, #0xffffff00
  409bbc:	orr	w8, w8, #0x1
  409bc0:	str	w8, [x25, #8]
  409bc4:	add	x28, sp, #0x50
  409bc8:	mov	w27, #0x3                   	// #3
  409bcc:	mov	w22, #0x1                   	// #1
  409bd0:	str	xzr, [sp, #16]
  409bd4:	b	409be4 <error@@Base+0x7d48>
  409bd8:	mov	w22, wzr
  409bdc:	mov	w8, #0x4                   	// #4
  409be0:	cbnz	w8, 409e60 <error@@Base+0x7fc4>
  409be4:	and	w5, w22, #0x1
  409be8:	sub	x0, x29, #0x20
  409bec:	mov	x1, x23
  409bf0:	mov	x2, x25
  409bf4:	mov	w3, w26
  409bf8:	mov	x4, x24
  409bfc:	stur	x28, [x29, #-24]
  409c00:	stur	w27, [x29, #-32]
  409c04:	bl	40a7c0 <error@@Base+0x8924>
  409c08:	cbnz	w0, 409e14 <error@@Base+0x7f78>
  409c0c:	mov	x0, x25
  409c10:	mov	x1, x23
  409c14:	mov	x2, x24
  409c18:	bl	40a634 <error@@Base+0x8798>
  409c1c:	ldur	w22, [x29, #-32]
  409c20:	mov	w26, w0
  409c24:	mov	w3, wzr
  409c28:	cmp	w22, #0x2
  409c2c:	b.eq	409c5c <error@@Base+0x7dc0>  // b.none
  409c30:	cmp	w22, #0x4
  409c34:	mov	w8, w3
  409c38:	b.eq	409c60 <error@@Base+0x7dc4>  // b.none
  409c3c:	ldrb	w8, [x25, #8]
  409c40:	cmp	w8, #0x16
  409c44:	b.eq	409d24 <error@@Base+0x7e88>  // b.none
  409c48:	cmp	w8, #0x2
  409c4c:	b.eq	409dec <error@@Base+0x7f50>  // b.none
  409c50:	mov	w3, wzr
  409c54:	mov	w8, wzr
  409c58:	b	409c60 <error@@Base+0x7dc4>
  409c5c:	mov	w8, w3
  409c60:	cbz	w8, 409cf0 <error@@Base+0x7e54>
  409c64:	add	x8, sp, #0x30
  409c68:	sub	x0, x29, #0x30
  409c6c:	add	x2, sp, #0x20
  409c70:	mov	w5, #0x1                   	// #1
  409c74:	mov	x1, x23
  409c78:	mov	x4, x24
  409c7c:	stur	x8, [x29, #-40]
  409c80:	stur	w27, [x29, #-48]
  409c84:	bl	40a7c0 <error@@Base+0x8924>
  409c88:	cbnz	w0, 409e10 <error@@Base+0x7f74>
  409c8c:	mov	x0, x25
  409c90:	mov	x1, x23
  409c94:	mov	x2, x24
  409c98:	bl	40a634 <error@@Base+0x8798>
  409c9c:	ldr	w8, [x19, #180]
  409ca0:	mov	w26, w0
  409ca4:	sub	x3, x29, #0x8
  409ca8:	sub	x4, x29, #0x20
  409cac:	cmp	w8, #0x1
  409cb0:	csel	x2, x21, xzr, gt
  409cb4:	sub	x5, x29, #0x30
  409cb8:	mov	x0, x24
  409cbc:	mov	x1, x20
  409cc0:	bl	40a8d8 <error@@Base+0x8a3c>
  409cc4:	ldr	x8, [sp, #24]
  409cc8:	str	w0, [x8]
  409ccc:	cbnz	w0, 409e04 <error@@Base+0x7f68>
  409cd0:	ldrb	w8, [x25, #8]
  409cd4:	cmp	w8, #0x15
  409cd8:	b.eq	409bd8 <error@@Base+0x7d3c>  // b.none
  409cdc:	cmp	w8, #0x2
  409ce0:	b.eq	409dec <error@@Base+0x7f50>  // b.none
  409ce4:	mov	w22, wzr
  409ce8:	mov	w8, wzr
  409cec:	b	409be0 <error@@Base+0x7d44>
  409cf0:	cmp	w22, #0x4
  409cf4:	b.hi	40a04c <error@@Base+0x81b0>  // b.pmore
  409cf8:	adrp	x11, 414000 <error@@Base+0x12164>
  409cfc:	mov	w8, w22
  409d00:	add	x11, x11, #0x63d
  409d04:	adr	x9, 409d14 <error@@Base+0x7e78>
  409d08:	ldrb	w10, [x11, x8]
  409d0c:	add	x9, x9, x10, lsl #2
  409d10:	br	x9
  409d14:	ldurb	w1, [x29, #-24]
  409d18:	mov	x0, x20
  409d1c:	bl	40a794 <error@@Base+0x88f8>
  409d20:	b	409cd0 <error@@Base+0x7e34>
  409d24:	ldr	x8, [x23, #72]
  409d28:	add	x0, sp, #0x20
  409d2c:	mov	x1, x23
  409d30:	mov	x2, x24
  409d34:	add	x8, x8, w26, sxtw
  409d38:	str	x8, [x23, #72]
  409d3c:	bl	40a634 <error@@Base+0x8798>
  409d40:	ldrb	w8, [sp, #40]
  409d44:	mov	w3, w0
  409d48:	cmp	w8, #0x15
  409d4c:	b.eq	409dcc <error@@Base+0x7f30>  // b.none
  409d50:	cmp	w8, #0x2
  409d54:	b.eq	409dec <error@@Base+0x7f50>  // b.none
  409d58:	mov	w8, #0x1                   	// #1
  409d5c:	b	409c60 <error@@Base+0x7dc4>
  409d60:	ldr	x0, [x23, #120]
  409d64:	ldur	x4, [x29, #-24]
  409d68:	sub	x3, x29, #0x10
  409d6c:	mov	x1, x20
  409d70:	mov	x2, x21
  409d74:	mov	x5, x24
  409d78:	bl	40abdc <error@@Base+0x8d40>
  409d7c:	b	409cc4 <error@@Base+0x7e28>
  409d80:	ldur	x1, [x29, #-24]
  409d84:	mov	x0, x20
  409d88:	bl	40ab4c <error@@Base+0x8cb0>
  409d8c:	b	409cc4 <error@@Base+0x7e28>
  409d90:	ldur	x1, [x29, #-24]
  409d94:	mov	x0, x20
  409d98:	bl	40ab94 <error@@Base+0x8cf8>
  409d9c:	b	409cc4 <error@@Base+0x7e28>
  409da0:	ldr	x8, [x21, #40]
  409da4:	ldr	x9, [sp, #16]
  409da8:	cmp	x9, x8
  409dac:	b.eq	409e24 <error@@Base+0x7f88>  // b.none
  409db0:	ldr	x8, [x21, #40]
  409db4:	ldur	w9, [x29, #-24]
  409db8:	ldr	x10, [x21]
  409dbc:	add	x11, x8, #0x1
  409dc0:	str	x11, [x21, #40]
  409dc4:	str	w9, [x10, x8, lsl #2]
  409dc8:	b	409cd0 <error@@Base+0x7e34>
  409dcc:	ldr	x9, [x23, #72]
  409dd0:	neg	w10, w26
  409dd4:	mov	w8, wzr
  409dd8:	add	x9, x9, w10, sxtw
  409ddc:	str	x9, [x23, #72]
  409de0:	mov	w9, #0x1                   	// #1
  409de4:	strb	w9, [x25, #8]
  409de8:	b	409c60 <error@@Base+0x7dc4>
  409dec:	ldr	x8, [sp, #24]
  409df0:	mov	w9, #0x7                   	// #7
  409df4:	mov	w22, wzr
  409df8:	str	w9, [x8]
  409dfc:	mov	w8, #0x2                   	// #2
  409e00:	b	409be0 <error@@Base+0x7d44>
  409e04:	mov	w22, wzr
  409e08:	mov	w8, #0x2                   	// #2
  409e0c:	b	409be0 <error@@Base+0x7d44>
  409e10:	mov	w22, wzr
  409e14:	ldr	x8, [sp, #24]
  409e18:	str	w0, [x8]
  409e1c:	mov	w8, #0x2                   	// #2
  409e20:	b	409be0 <error@@Base+0x7d44>
  409e24:	ldr	x0, [x21]
  409e28:	mov	w9, #0x1                   	// #1
  409e2c:	bfi	x9, x8, #1, #63
  409e30:	lsl	x1, x9, #2
  409e34:	str	x9, [sp, #16]
  409e38:	bl	401a20 <realloc@plt>
  409e3c:	cbz	x0, 409e54 <error@@Base+0x7fb8>
  409e40:	mov	w8, wzr
  409e44:	str	x0, [x21]
  409e48:	cbz	w8, 409db0 <error@@Base+0x7f14>
  409e4c:	mov	w22, wzr
  409e50:	b	409be0 <error@@Base+0x7d44>
  409e54:	mov	w8, #0x6                   	// #6
  409e58:	cbnz	w8, 409e4c <error@@Base+0x7fb0>
  409e5c:	b	409db0 <error@@Base+0x7f14>
  409e60:	cmp	w8, #0x2
  409e64:	b.eq	409f88 <error@@Base+0x80ec>  // b.none
  409e68:	cmp	w8, #0x6
  409e6c:	b.eq	409f7c <error@@Base+0x80e0>  // b.none
  409e70:	cmp	w8, #0x4
  409e74:	b.ne	409f30 <error@@Base+0x8094>  // b.any
  409e78:	ldr	x8, [x23, #72]
  409e7c:	add	x8, x8, w26, sxtw
  409e80:	str	x8, [x23, #72]
  409e84:	ldr	w8, [sp, #12]
  409e88:	cbz	w8, 409e94 <error@@Base+0x7ff8>
  409e8c:	mov	x0, x20
  409e90:	bl	40b298 <error@@Base+0x93fc>
  409e94:	ldr	w8, [x19, #180]
  409e98:	cmp	w8, #0x2
  409e9c:	b.lt	409eac <error@@Base+0x8010>  // b.tstop
  409ea0:	ldr	x1, [x19, #120]
  409ea4:	mov	x0, x20
  409ea8:	bl	40b2b8 <error@@Base+0x941c>
  409eac:	ldr	x8, [x21, #40]
  409eb0:	cbnz	x8, 409ecc <error@@Base+0x8030>
  409eb4:	ldr	x8, [x21, #48]
  409eb8:	cbnz	x8, 409ecc <error@@Base+0x8030>
  409ebc:	ldr	x8, [x21, #56]
  409ec0:	cbnz	x8, 409ecc <error@@Base+0x8030>
  409ec4:	ldr	x8, [x21, #64]
  409ec8:	cbz	x8, 409fc0 <error@@Base+0x8124>
  409ecc:	ldrb	w8, [x19, #176]
  409ed0:	add	x3, sp, #0x50
  409ed4:	mov	x0, x19
  409ed8:	mov	x1, xzr
  409edc:	orr	w8, w8, #0x2
  409ee0:	strb	w8, [x19, #176]
  409ee4:	ldr	w22, [sp, #88]
  409ee8:	mov	w8, #0x6                   	// #6
  409eec:	mov	x2, xzr
  409ef0:	strb	w8, [sp, #88]
  409ef4:	str	x21, [sp, #80]
  409ef8:	bl	4098e8 <error@@Base+0x7a4c>
  409efc:	cbz	x0, 40a040 <error@@Base+0x81a4>
  409f00:	mov	x23, x0
  409f04:	mov	x9, xzr
  409f08:	and	w8, w22, #0xffffff00
  409f0c:	ldr	x10, [x20, x9]
  409f10:	cbnz	x10, 409f34 <error@@Base+0x8098>
  409f14:	add	x9, x9, #0x8
  409f18:	cmp	x9, #0x20
  409f1c:	b.ne	409f0c <error@@Base+0x8070>  // b.any
  409f20:	mov	x0, x20
  409f24:	bl	401b80 <free@plt>
  409f28:	mov	x1, x23
  409f2c:	b	409f74 <error@@Base+0x80d8>
  409f30:	b	409f9c <error@@Base+0x8100>
  409f34:	orr	w8, w8, #0x3
  409f38:	add	x3, sp, #0x50
  409f3c:	mov	x0, x19
  409f40:	mov	x1, xzr
  409f44:	mov	x2, xzr
  409f48:	str	w8, [sp, #88]
  409f4c:	str	x20, [sp, #80]
  409f50:	bl	4098e8 <error@@Base+0x7a4c>
  409f54:	mov	x1, x0
  409f58:	cbz	x0, 40a034 <error@@Base+0x8198>
  409f5c:	mov	w3, #0xa                   	// #10
  409f60:	mov	x0, x19
  409f64:	mov	x2, x23
  409f68:	bl	408bf4 <error@@Base+0x6d58>
  409f6c:	mov	x1, x0
  409f70:	cbz	x0, 40a034 <error@@Base+0x8198>
  409f74:	mov	w8, wzr
  409f78:	tbz	wzr, #0, 409f9c <error@@Base+0x8100>
  409f7c:	mov	w8, #0xc                   	// #12
  409f80:	ldr	x9, [sp, #24]
  409f84:	str	w8, [x9]
  409f88:	mov	x0, x20
  409f8c:	bl	401b80 <free@plt>
  409f90:	mov	x0, x21
  409f94:	bl	4076c4 <error@@Base+0x5828>
  409f98:	mov	x1, xzr
  409f9c:	ldp	x20, x19, [sp, #240]
  409fa0:	ldp	x22, x21, [sp, #224]
  409fa4:	ldp	x24, x23, [sp, #208]
  409fa8:	ldp	x26, x25, [sp, #192]
  409fac:	ldp	x28, x27, [sp, #176]
  409fb0:	ldp	x29, x30, [sp, #160]
  409fb4:	mov	x0, x1
  409fb8:	add	sp, sp, #0x100
  409fbc:	ret
  409fc0:	ldr	w8, [x19, #180]
  409fc4:	cmp	w8, #0x2
  409fc8:	b.lt	409fdc <error@@Base+0x8140>  // b.tstop
  409fcc:	ldr	x8, [x21, #72]
  409fd0:	cbnz	x8, 409ecc <error@@Base+0x8030>
  409fd4:	ldrb	w8, [x21, #32]
  409fd8:	tbnz	w8, #0, 409ecc <error@@Base+0x8030>
  409fdc:	mov	x0, x21
  409fe0:	bl	4076c4 <error@@Base+0x5828>
  409fe4:	mov	w8, #0x3                   	// #3
  409fe8:	add	x3, sp, #0x50
  409fec:	mov	x0, x19
  409ff0:	mov	x1, xzr
  409ff4:	mov	x2, xzr
  409ff8:	strb	w8, [sp, #88]
  409ffc:	str	x20, [sp, #80]
  40a000:	bl	4098e8 <error@@Base+0x7a4c>
  40a004:	mov	x1, x0
  40a008:	cbnz	x0, 409f9c <error@@Base+0x8100>
  40a00c:	b	409f7c <error@@Base+0x80e0>
  40a010:	mov	x0, x20
  40a014:	bl	401b80 <free@plt>
  40a018:	mov	x0, x21
  40a01c:	bl	401b80 <free@plt>
  40a020:	ldr	x9, [sp, #24]
  40a024:	mov	w8, #0xc                   	// #12
  40a028:	mov	x1, xzr
  40a02c:	str	w8, [x9]
  40a030:	b	409f9c <error@@Base+0x8100>
  40a034:	mov	w8, #0x1                   	// #1
  40a038:	tbnz	w8, #0, 409f7c <error@@Base+0x80e0>
  40a03c:	b	409f9c <error@@Base+0x8100>
  40a040:	mov	w8, #0x1                   	// #1
  40a044:	tbnz	w8, #0, 409f7c <error@@Base+0x80e0>
  40a048:	b	409f9c <error@@Base+0x8100>
  40a04c:	adrp	x0, 414000 <error@@Base+0x12164>
  40a050:	adrp	x1, 414000 <error@@Base+0x12164>
  40a054:	adrp	x3, 414000 <error@@Base+0x12164>
  40a058:	add	x0, x0, #0x51e
  40a05c:	add	x1, x1, #0x8b0
  40a060:	add	x3, x3, #0x8bc
  40a064:	mov	w2, #0xced                 	// #3309
  40a068:	bl	401c70 <__assert_fail@plt>
  40a06c:	stp	x29, x30, [sp, #-48]!
  40a070:	stp	x20, x19, [sp, #32]
  40a074:	ldrb	w8, [x0, #176]
  40a078:	mov	x19, x0
  40a07c:	str	x21, [sp, #16]
  40a080:	mov	x29, sp
  40a084:	orr	w9, w8, #0x10
  40a088:	strb	w9, [x0, #176]
  40a08c:	tbnz	w8, #3, 40a0b8 <error@@Base+0x821c>
  40a090:	mov	x10, #0x7fffffe07fffffe     	// #576460743847706622
  40a094:	mov	x9, #0x3ff000000000000     	// #287948901175001088
  40a098:	movk	x10, #0x87ff, lsl #16
  40a09c:	stp	x9, x10, [x19, #184]
  40a0a0:	tbz	w8, #2, 40a0c4 <error@@Base+0x8228>
  40a0a4:	stp	xzr, xzr, [x19, #200]
  40a0a8:	ldp	x20, x19, [sp, #32]
  40a0ac:	ldr	x21, [sp, #16]
  40a0b0:	ldp	x29, x30, [sp], #48
  40a0b4:	ret
  40a0b8:	mov	x21, xzr
  40a0bc:	mov	x20, xzr
  40a0c0:	b	40a0cc <error@@Base+0x8230>
  40a0c4:	mov	w20, #0x2                   	// #2
  40a0c8:	mov	w21, #0x80                  	// #128
  40a0cc:	bl	401b60 <__ctype_b_loc@plt>
  40a0d0:	ldr	x8, [x0]
  40a0d4:	mov	w9, #0x1                   	// #1
  40a0d8:	add	x8, x8, x21, lsl #1
  40a0dc:	b	40a0f4 <error@@Base+0x8258>
  40a0e0:	add	x20, x20, #0x1
  40a0e4:	add	x21, x21, #0x40
  40a0e8:	cmp	x20, #0x4
  40a0ec:	add	x8, x8, #0x80
  40a0f0:	b.eq	40a0a8 <error@@Base+0x820c>  // b.none
  40a0f4:	add	x11, x19, x20, lsl #3
  40a0f8:	mov	x10, xzr
  40a0fc:	add	x11, x11, #0xb8
  40a100:	b	40a120 <error@@Base+0x8284>
  40a104:	ldr	x12, [x11]
  40a108:	lsl	x13, x9, x10
  40a10c:	orr	x12, x12, x13
  40a110:	str	x12, [x11]
  40a114:	add	x10, x10, #0x1
  40a118:	cmp	x10, #0x40
  40a11c:	b.eq	40a0e0 <error@@Base+0x8244>  // b.none
  40a120:	add	x12, x21, x10
  40a124:	cmp	x12, #0x5f
  40a128:	b.eq	40a104 <error@@Base+0x8268>  // b.none
  40a12c:	ldrh	w12, [x8, x10, lsl #1]
  40a130:	tbz	w12, #3, 40a114 <error@@Base+0x8278>
  40a134:	b	40a104 <error@@Base+0x8268>
  40a138:	sub	sp, sp, #0x70
  40a13c:	stp	x29, x30, [sp, #32]
  40a140:	stp	x26, x25, [sp, #48]
  40a144:	stp	x22, x21, [sp, #80]
  40a148:	add	x29, sp, #0x20
  40a14c:	mov	x26, x1
  40a150:	mov	x22, x0
  40a154:	mov	w0, #0x20                  	// #32
  40a158:	mov	w1, #0x1                   	// #1
  40a15c:	stp	x24, x23, [sp, #64]
  40a160:	stp	x20, x19, [sp, #96]
  40a164:	mov	x19, x5
  40a168:	mov	w23, w4
  40a16c:	mov	x24, x3
  40a170:	mov	x25, x2
  40a174:	stur	xzr, [x29, #-8]
  40a178:	bl	401a00 <calloc@plt>
  40a17c:	cbz	x0, 40a2a4 <error@@Base+0x8408>
  40a180:	mov	x20, x0
  40a184:	mov	w0, #0x50                  	// #80
  40a188:	mov	w1, #0x1                   	// #1
  40a18c:	bl	401a00 <calloc@plt>
  40a190:	cbz	x0, 40a2dc <error@@Base+0x8440>
  40a194:	ldrb	w8, [x0, #32]
  40a198:	mov	x21, x0
  40a19c:	sub	x3, x29, #0x8
  40a1a0:	mov	x1, x20
  40a1a4:	bfxil	w8, w23, #0, #1
  40a1a8:	strb	w8, [x0, #32]
  40a1ac:	mov	x0, x26
  40a1b0:	mov	x2, x21
  40a1b4:	mov	x4, x25
  40a1b8:	mov	x5, xzr
  40a1bc:	bl	40abdc <error@@Base+0x8d40>
  40a1c0:	cbnz	w0, 40a2e8 <error@@Base+0x844c>
  40a1c4:	ldrb	w8, [x24]
  40a1c8:	cbz	w8, 40a1e4 <error@@Base+0x8348>
  40a1cc:	add	x24, x24, #0x1
  40a1d0:	and	x1, x8, #0xff
  40a1d4:	mov	x0, x20
  40a1d8:	bl	40a794 <error@@Base+0x88f8>
  40a1dc:	ldrb	w8, [x24], #1
  40a1e0:	cbnz	w8, 40a1d0 <error@@Base+0x8334>
  40a1e4:	tbz	w23, #0, 40a1f0 <error@@Base+0x8354>
  40a1e8:	mov	x0, x20
  40a1ec:	bl	40b298 <error@@Base+0x93fc>
  40a1f0:	ldr	w8, [x22, #180]
  40a1f4:	cmp	w8, #0x2
  40a1f8:	b.lt	40a208 <error@@Base+0x836c>  // b.tstop
  40a1fc:	ldr	x1, [x22, #120]
  40a200:	mov	x0, x20
  40a204:	bl	40b2b8 <error@@Base+0x941c>
  40a208:	ldr	w24, [sp, #16]
  40a20c:	mov	w8, #0x3                   	// #3
  40a210:	add	x3, sp, #0x8
  40a214:	mov	x0, x22
  40a218:	mov	x1, xzr
  40a21c:	mov	x2, xzr
  40a220:	strb	w8, [sp, #16]
  40a224:	str	x20, [sp, #8]
  40a228:	bl	4098e8 <error@@Base+0x7a4c>
  40a22c:	cbz	x0, 40a294 <error@@Base+0x83f8>
  40a230:	ldr	w8, [x22, #180]
  40a234:	mov	x23, x0
  40a238:	cmp	w8, #0x2
  40a23c:	b.lt	40a2b4 <error@@Base+0x8418>  // b.tstop
  40a240:	and	w8, w24, #0xffffff00
  40a244:	orr	w8, w8, #0x6
  40a248:	str	w8, [sp, #16]
  40a24c:	str	x21, [sp, #8]
  40a250:	ldrb	w8, [x22, #176]
  40a254:	add	x3, sp, #0x8
  40a258:	mov	x0, x22
  40a25c:	mov	x1, xzr
  40a260:	orr	w8, w8, #0x2
  40a264:	mov	x2, xzr
  40a268:	strb	w8, [x22, #176]
  40a26c:	bl	4098e8 <error@@Base+0x7a4c>
  40a270:	cbz	x0, 40a308 <error@@Base+0x846c>
  40a274:	mov	x2, x0
  40a278:	mov	w3, #0xa                   	// #10
  40a27c:	mov	x0, x22
  40a280:	mov	x1, x23
  40a284:	bl	408bf4 <error@@Base+0x6d58>
  40a288:	mov	x23, x0
  40a28c:	mov	w8, wzr
  40a290:	tbz	w8, #0, 40a2bc <error@@Base+0x8420>
  40a294:	mov	x0, x20
  40a298:	bl	401b80 <free@plt>
  40a29c:	mov	x0, x21
  40a2a0:	bl	4076c4 <error@@Base+0x5828>
  40a2a4:	mov	x23, xzr
  40a2a8:	mov	w8, #0xc                   	// #12
  40a2ac:	str	w8, [x19]
  40a2b0:	b	40a2bc <error@@Base+0x8420>
  40a2b4:	mov	x0, x21
  40a2b8:	bl	4076c4 <error@@Base+0x5828>
  40a2bc:	mov	x0, x23
  40a2c0:	ldp	x20, x19, [sp, #96]
  40a2c4:	ldp	x22, x21, [sp, #80]
  40a2c8:	ldp	x24, x23, [sp, #64]
  40a2cc:	ldp	x26, x25, [sp, #48]
  40a2d0:	ldp	x29, x30, [sp, #32]
  40a2d4:	add	sp, sp, #0x70
  40a2d8:	ret
  40a2dc:	mov	x0, x20
  40a2e0:	bl	401b80 <free@plt>
  40a2e4:	b	40a2a4 <error@@Base+0x8408>
  40a2e8:	mov	w25, w0
  40a2ec:	mov	x0, x20
  40a2f0:	bl	401b80 <free@plt>
  40a2f4:	mov	x0, x21
  40a2f8:	bl	4076c4 <error@@Base+0x5828>
  40a2fc:	mov	x23, xzr
  40a300:	str	w25, [x19]
  40a304:	b	40a2bc <error@@Base+0x8420>
  40a308:	mov	w8, #0x1                   	// #1
  40a30c:	tbnz	w8, #0, 40a294 <error@@Base+0x83f8>
  40a310:	b	40a2bc <error@@Base+0x8420>
  40a314:	sub	sp, sp, #0x70
  40a318:	stp	x29, x30, [sp, #16]
  40a31c:	stp	x26, x25, [sp, #48]
  40a320:	stp	x24, x23, [sp, #64]
  40a324:	stp	x22, x21, [sp, #80]
  40a328:	stp	x20, x19, [sp, #96]
  40a32c:	ldr	q0, [x3]
  40a330:	str	x27, [sp, #32]
  40a334:	ldr	x27, [x1, #72]
  40a338:	mov	x20, x5
  40a33c:	str	q0, [sp]
  40a340:	ldrb	w8, [x3, #8]
  40a344:	mov	x25, x4
  40a348:	mov	x24, x3
  40a34c:	mov	x21, x2
  40a350:	mov	x26, x1
  40a354:	cmp	w8, #0x17
  40a358:	mov	x19, x0
  40a35c:	add	x29, sp, #0x10
  40a360:	b.ne	40a3c4 <error@@Base+0x8528>  // b.any
  40a364:	mov	x0, x26
  40a368:	mov	x1, x24
  40a36c:	mov	x2, x25
  40a370:	bl	40b534 <error@@Base+0x9698>
  40a374:	mov	x23, x0
  40a378:	cmn	x0, #0x1
  40a37c:	b.eq	40a3dc <error@@Base+0x8540>  // b.none
  40a380:	cmn	x23, #0x2
  40a384:	b.eq	40a400 <error@@Base+0x8564>  // b.none
  40a388:	ldrb	w8, [x24, #8]
  40a38c:	mov	x22, x23
  40a390:	cmp	w8, #0x18
  40a394:	b.eq	40a40c <error@@Base+0x8570>  // b.none
  40a398:	cmp	w8, #0x1
  40a39c:	b.ne	40a408 <error@@Base+0x856c>  // b.any
  40a3a0:	ldrb	w8, [x24]
  40a3a4:	cmp	w8, #0x2c
  40a3a8:	b.ne	40a408 <error@@Base+0x856c>  // b.any
  40a3ac:	mov	x0, x26
  40a3b0:	mov	x1, x24
  40a3b4:	mov	x2, x25
  40a3b8:	bl	40b534 <error@@Base+0x9698>
  40a3bc:	mov	x22, x0
  40a3c0:	b	40a40c <error@@Base+0x8570>
  40a3c4:	cmp	w8, #0x12
  40a3c8:	cset	w23, eq  // eq = none
  40a3cc:	cmp	w8, #0x13
  40a3d0:	mov	w8, #0x1                   	// #1
  40a3d4:	cneg	x22, x8, ne  // ne = any
  40a3d8:	b	40a448 <error@@Base+0x85ac>
  40a3dc:	ldrb	w8, [x24, #8]
  40a3e0:	cmp	w8, #0x1
  40a3e4:	b.ne	40a540 <error@@Base+0x86a4>  // b.any
  40a3e8:	ldrb	w8, [x24]
  40a3ec:	cmp	w8, #0x2c
  40a3f0:	b.ne	40a540 <error@@Base+0x86a4>  // b.any
  40a3f4:	mov	x23, xzr
  40a3f8:	cmn	x23, #0x2
  40a3fc:	b.ne	40a388 <error@@Base+0x84ec>  // b.any
  40a400:	mov	x22, xzr
  40a404:	b	40a40c <error@@Base+0x8570>
  40a408:	mov	x22, #0xfffffffffffffffe    	// #-2
  40a40c:	cmn	x23, #0x2
  40a410:	b.eq	40a5f8 <error@@Base+0x875c>  // b.none
  40a414:	cmn	x22, #0x2
  40a418:	b.eq	40a5f8 <error@@Base+0x875c>  // b.none
  40a41c:	cmn	x22, #0x1
  40a420:	b.eq	40a42c <error@@Base+0x8590>  // b.none
  40a424:	cmp	x23, x22
  40a428:	b.gt	40a540 <error@@Base+0x86a4>
  40a42c:	ldrb	w8, [x24, #8]
  40a430:	cmp	w8, #0x18
  40a434:	b.ne	40a540 <error@@Base+0x86a4>  // b.any
  40a438:	cmn	x22, #0x1
  40a43c:	csel	x8, x23, x22, eq  // eq = none
  40a440:	cmp	x8, #0x8, lsl #12
  40a444:	b.ge	40a614 <error@@Base+0x8778>  // b.tcont
  40a448:	mov	x0, x24
  40a44c:	mov	x1, x26
  40a450:	mov	x2, x25
  40a454:	bl	408a80 <error@@Base+0x6be4>
  40a458:	cbz	x19, 40a54c <error@@Base+0x86b0>
  40a45c:	orr	x8, x22, x23
  40a460:	cbz	x8, 40a570 <error@@Base+0x86d4>
  40a464:	subs	x25, x23, #0x1
  40a468:	b.ge	40a58c <error@@Base+0x86f0>  // b.tcont
  40a46c:	mov	x24, xzr
  40a470:	ldrb	w8, [x19, #48]
  40a474:	cmp	w8, #0x11
  40a478:	b.ne	40a490 <error@@Base+0x85f4>  // b.any
  40a47c:	ldr	x2, [x19, #40]
  40a480:	adrp	x1, 40b000 <error@@Base+0x9164>
  40a484:	add	x1, x1, #0x6f0
  40a488:	mov	x0, x19
  40a48c:	bl	40935c <error@@Base+0x74c0>
  40a490:	cmn	x22, #0x1
  40a494:	mov	w8, #0xa                   	// #10
  40a498:	cinc	w3, w8, eq  // eq = none
  40a49c:	mov	x0, x21
  40a4a0:	mov	x1, x19
  40a4a4:	mov	x2, xzr
  40a4a8:	bl	408bf4 <error@@Base+0x6d58>
  40a4ac:	cbz	x0, 40a5f0 <error@@Base+0x8754>
  40a4b0:	add	x8, x23, #0x2
  40a4b4:	mov	x25, x0
  40a4b8:	cmp	x8, x22
  40a4bc:	b.gt	40a518 <error@@Base+0x867c>
  40a4c0:	add	x23, x23, #0x1
  40a4c4:	mov	x0, x19
  40a4c8:	mov	x1, x21
  40a4cc:	bl	40b608 <error@@Base+0x976c>
  40a4d0:	mov	x19, x0
  40a4d4:	mov	w3, #0x10                  	// #16
  40a4d8:	mov	x0, x21
  40a4dc:	mov	x1, x25
  40a4e0:	mov	x2, x19
  40a4e4:	bl	408bf4 <error@@Base+0x6d58>
  40a4e8:	cbz	x19, 40a5f0 <error@@Base+0x8754>
  40a4ec:	mov	x1, x0
  40a4f0:	cbz	x0, 40a5f0 <error@@Base+0x8754>
  40a4f4:	mov	w3, #0xa                   	// #10
  40a4f8:	mov	x0, x21
  40a4fc:	mov	x2, xzr
  40a500:	bl	408bf4 <error@@Base+0x6d58>
  40a504:	cbz	x0, 40a5f0 <error@@Base+0x8754>
  40a508:	add	x23, x23, #0x1
  40a50c:	mov	x25, x0
  40a510:	cmp	x23, x22
  40a514:	b.lt	40a4c4 <error@@Base+0x8628>  // b.tstop
  40a518:	cbz	x24, 40a538 <error@@Base+0x869c>
  40a51c:	mov	w3, #0x10                  	// #16
  40a520:	mov	x0, x21
  40a524:	mov	x1, x24
  40a528:	mov	x2, x25
  40a52c:	bl	408bf4 <error@@Base+0x6d58>
  40a530:	mov	x19, x0
  40a534:	b	40a54c <error@@Base+0x86b0>
  40a538:	mov	x19, x25
  40a53c:	b	40a54c <error@@Base+0x86b0>
  40a540:	mov	w8, #0xa                   	// #10
  40a544:	mov	x19, xzr
  40a548:	str	w8, [x20]
  40a54c:	mov	x0, x19
  40a550:	ldp	x20, x19, [sp, #96]
  40a554:	ldp	x22, x21, [sp, #80]
  40a558:	ldp	x24, x23, [sp, #64]
  40a55c:	ldp	x26, x25, [sp, #48]
  40a560:	ldr	x27, [sp, #32]
  40a564:	ldp	x29, x30, [sp, #16]
  40a568:	add	sp, sp, #0x70
  40a56c:	ret
  40a570:	adrp	x1, 409000 <error@@Base+0x7164>
  40a574:	add	x1, x1, #0x400
  40a578:	mov	x0, x19
  40a57c:	mov	x2, xzr
  40a580:	bl	40935c <error@@Base+0x74c0>
  40a584:	mov	x19, xzr
  40a588:	b	40a54c <error@@Base+0x86b0>
  40a58c:	mov	x24, x19
  40a590:	b.eq	40a5cc <error@@Base+0x8730>  // b.none
  40a594:	mov	x0, x19
  40a598:	mov	x1, x21
  40a59c:	bl	40b608 <error@@Base+0x976c>
  40a5a0:	mov	x19, x0
  40a5a4:	mov	w3, #0x10                  	// #16
  40a5a8:	mov	x0, x21
  40a5ac:	mov	x1, x24
  40a5b0:	mov	x2, x19
  40a5b4:	bl	408bf4 <error@@Base+0x6d58>
  40a5b8:	cbz	x19, 40a5f0 <error@@Base+0x8754>
  40a5bc:	mov	x24, x0
  40a5c0:	cbz	x0, 40a5f0 <error@@Base+0x8754>
  40a5c4:	subs	x25, x25, #0x1
  40a5c8:	b.ne	40a594 <error@@Base+0x86f8>  // b.any
  40a5cc:	cmp	x23, x22
  40a5d0:	b.ne	40a5dc <error@@Base+0x8740>  // b.any
  40a5d4:	mov	x19, x24
  40a5d8:	b	40a54c <error@@Base+0x86b0>
  40a5dc:	mov	x0, x19
  40a5e0:	mov	x1, x21
  40a5e4:	bl	40b608 <error@@Base+0x976c>
  40a5e8:	mov	x19, x0
  40a5ec:	cbnz	x0, 40a470 <error@@Base+0x85d4>
  40a5f0:	mov	w8, #0xc                   	// #12
  40a5f4:	b	40a544 <error@@Base+0x86a8>
  40a5f8:	tbz	w25, #21, 40a61c <error@@Base+0x8780>
  40a5fc:	str	x27, [x26, #72]
  40a600:	ldr	q0, [sp]
  40a604:	mov	w8, #0x1                   	// #1
  40a608:	str	q0, [x24]
  40a60c:	strb	w8, [x24, #8]
  40a610:	b	40a54c <error@@Base+0x86b0>
  40a614:	mov	w8, #0xf                   	// #15
  40a618:	b	40a544 <error@@Base+0x86a8>
  40a61c:	ldrb	w8, [x24, #8]
  40a620:	mov	x19, xzr
  40a624:	cmp	w8, #0x2
  40a628:	mov	w8, #0x9                   	// #9
  40a62c:	cinc	w8, w8, ne  // ne = any
  40a630:	b	40a548 <error@@Base+0x86ac>
  40a634:	ldr	x9, [x1, #104]
  40a638:	ldr	x8, [x1, #72]
  40a63c:	cmp	x9, x8
  40a640:	b.le	40a6b4 <error@@Base+0x8818>
  40a644:	ldr	x9, [x1, #8]
  40a648:	ldrb	w9, [x9, x8]
  40a64c:	strb	w9, [x0]
  40a650:	ldr	w8, [x1, #144]
  40a654:	cmp	w8, #0x2
  40a658:	b.lt	40a67c <error@@Base+0x87e0>  // b.tstop
  40a65c:	ldr	x8, [x1, #72]
  40a660:	ldr	x10, [x1, #48]
  40a664:	cmp	x8, x10
  40a668:	b.eq	40a67c <error@@Base+0x87e0>  // b.none
  40a66c:	ldr	x10, [x1, #16]
  40a670:	ldr	w8, [x10, x8, lsl #2]
  40a674:	cmn	w8, #0x1
  40a678:	b.eq	40a714 <error@@Base+0x8878>  // b.none
  40a67c:	tbz	w2, #0, 40a6c4 <error@@Base+0x8828>
  40a680:	cmp	w9, #0x5c
  40a684:	b.ne	40a6c4 <error@@Base+0x8828>  // b.any
  40a688:	ldr	x8, [x1, #72]
  40a68c:	ldr	x10, [x1, #88]
  40a690:	add	x8, x8, #0x1
  40a694:	cmp	x8, x10
  40a698:	b.ge	40a6c4 <error@@Base+0x8828>  // b.tcont
  40a69c:	ldr	x9, [x1, #8]
  40a6a0:	str	x8, [x1, #72]
  40a6a4:	ldrb	w9, [x9, x8]
  40a6a8:	mov	w8, #0x1                   	// #1
  40a6ac:	strb	w9, [x0]
  40a6b0:	b	40a718 <error@@Base+0x887c>
  40a6b4:	mov	w9, #0x2                   	// #2
  40a6b8:	strb	w9, [x0, #8]
  40a6bc:	mov	w0, wzr
  40a6c0:	ret
  40a6c4:	cmp	w9, #0x5c
  40a6c8:	b.gt	40a6fc <error@@Base+0x8860>
  40a6cc:	cmp	w9, #0x2d
  40a6d0:	b.eq	40a724 <error@@Base+0x8888>  // b.none
  40a6d4:	cmp	w9, #0x5b
  40a6d8:	b.ne	40a714 <error@@Base+0x8878>  // b.any
  40a6dc:	ldr	x8, [x1, #72]
  40a6e0:	ldr	x10, [x1, #88]
  40a6e4:	add	x8, x8, #0x1
  40a6e8:	cmp	x8, x10
  40a6ec:	b.ge	40a73c <error@@Base+0x88a0>  // b.tcont
  40a6f0:	ldr	x10, [x1, #8]
  40a6f4:	ldrb	w8, [x10, x8]
  40a6f8:	b	40a740 <error@@Base+0x88a4>
  40a6fc:	cmp	w9, #0x5d
  40a700:	b.eq	40a72c <error@@Base+0x8890>  // b.none
  40a704:	cmp	w9, #0x5e
  40a708:	b.ne	40a714 <error@@Base+0x8878>  // b.any
  40a70c:	mov	w8, #0x19                  	// #25
  40a710:	b	40a730 <error@@Base+0x8894>
  40a714:	mov	w8, #0x1                   	// #1
  40a718:	strb	w8, [x0, #8]
  40a71c:	mov	w0, w8
  40a720:	ret
  40a724:	mov	w8, #0x16                  	// #22
  40a728:	b	40a730 <error@@Base+0x8894>
  40a72c:	mov	w8, #0x15                  	// #21
  40a730:	strb	w8, [x0, #8]
  40a734:	mov	w0, #0x1                   	// #1
  40a738:	ret
  40a73c:	mov	w8, wzr
  40a740:	cmp	w8, #0x3d
  40a744:	strb	w8, [x0]
  40a748:	b.eq	40a77c <error@@Base+0x88e0>  // b.none
  40a74c:	cmp	w8, #0x3a
  40a750:	b.eq	40a764 <error@@Base+0x88c8>  // b.none
  40a754:	cmp	w8, #0x2e
  40a758:	b.ne	40a768 <error@@Base+0x88cc>  // b.any
  40a75c:	mov	w8, #0x1a                  	// #26
  40a760:	b	40a788 <error@@Base+0x88ec>
  40a764:	tbnz	w2, #2, 40a784 <error@@Base+0x88e8>
  40a768:	mov	w8, #0x1                   	// #1
  40a76c:	strb	w8, [x0, #8]
  40a770:	strb	w9, [x0]
  40a774:	mov	w0, w8
  40a778:	ret
  40a77c:	mov	w8, #0x1c                  	// #28
  40a780:	b	40a788 <error@@Base+0x88ec>
  40a784:	mov	w8, #0x1e                  	// #30
  40a788:	strb	w8, [x0, #8]
  40a78c:	mov	w0, #0x2                   	// #2
  40a790:	ret
  40a794:	add	x8, x1, #0x3f
  40a798:	cmp	x1, #0x0
  40a79c:	csel	x8, x8, x1, lt  // lt = tstop
  40a7a0:	asr	x8, x8, #6
  40a7a4:	lsl	x8, x8, #3
  40a7a8:	ldr	x9, [x0, x8]
  40a7ac:	mov	w10, #0x1                   	// #1
  40a7b0:	lsl	x10, x10, x1
  40a7b4:	orr	x9, x9, x10
  40a7b8:	str	x9, [x0, x8]
  40a7bc:	ret
  40a7c0:	sub	sp, sp, #0x60
  40a7c4:	stp	x29, x30, [sp, #16]
  40a7c8:	stp	x26, x25, [sp, #32]
  40a7cc:	stp	x24, x23, [sp, #48]
  40a7d0:	stp	x22, x21, [sp, #64]
  40a7d4:	stp	x20, x19, [sp, #80]
  40a7d8:	ldr	x24, [x1, #72]
  40a7dc:	mov	x20, x1
  40a7e0:	mov	x19, x0
  40a7e4:	mov	x0, x1
  40a7e8:	mov	x1, x24
  40a7ec:	add	x29, sp, #0x10
  40a7f0:	mov	w23, w5
  40a7f4:	mov	x22, x4
  40a7f8:	mov	w26, w3
  40a7fc:	mov	x21, x2
  40a800:	bl	40b2dc <error@@Base+0x9440>
  40a804:	cmp	w0, #0x2
  40a808:	b.lt	40a840 <error@@Base+0x89a4>  // b.tstop
  40a80c:	mov	w25, w0
  40a810:	mov	w8, #0x1                   	// #1
  40a814:	mov	x0, x20
  40a818:	mov	x1, x24
  40a81c:	str	w8, [x19]
  40a820:	bl	4091f0 <error@@Base+0x7354>
  40a824:	mov	w8, w0
  40a828:	str	w8, [x19, #8]
  40a82c:	ldr	x8, [x20, #72]
  40a830:	mov	w0, wzr
  40a834:	add	x8, x8, w25, sxtw
  40a838:	str	x8, [x20, #72]
  40a83c:	b	40a8b4 <error@@Base+0x8a18>
  40a840:	add	x8, x24, w26, sxtw
  40a844:	str	x8, [x20, #72]
  40a848:	ldrb	w8, [x21, #8]
  40a84c:	sub	w8, w8, #0x16
  40a850:	cmp	w8, #0x8
  40a854:	b.hi	40a8a4 <error@@Base+0x8a08>  // b.pmore
  40a858:	adrp	x9, 414000 <error@@Base+0x12164>
  40a85c:	add	x9, x9, #0x642
  40a860:	adr	x10, 40a870 <error@@Base+0x89d4>
  40a864:	ldrb	w11, [x9, x8]
  40a868:	add	x10, x10, x11, lsl #2
  40a86c:	br	x10
  40a870:	mov	x0, x19
  40a874:	mov	x1, x20
  40a878:	mov	x2, x21
  40a87c:	bl	40b334 <error@@Base+0x9498>
  40a880:	b	40a8b4 <error@@Base+0x8a18>
  40a884:	tbnz	w23, #0, 40a8a4 <error@@Base+0x8a08>
  40a888:	mov	x0, sp
  40a88c:	mov	x1, x20
  40a890:	mov	x2, x22
  40a894:	bl	40a634 <error@@Base+0x8798>
  40a898:	ldrb	w8, [sp, #8]
  40a89c:	cmp	w8, #0x15
  40a8a0:	b.ne	40a8d0 <error@@Base+0x8a34>  // b.any
  40a8a4:	str	wzr, [x19]
  40a8a8:	ldrb	w8, [x21]
  40a8ac:	mov	w0, wzr
  40a8b0:	strb	w8, [x19, #8]
  40a8b4:	ldp	x20, x19, [sp, #80]
  40a8b8:	ldp	x22, x21, [sp, #64]
  40a8bc:	ldp	x24, x23, [sp, #48]
  40a8c0:	ldp	x26, x25, [sp, #32]
  40a8c4:	ldp	x29, x30, [sp, #16]
  40a8c8:	add	sp, sp, #0x60
  40a8cc:	ret
  40a8d0:	mov	w0, #0xb                   	// #11
  40a8d4:	b	40a8b4 <error@@Base+0x8a18>
  40a8d8:	stp	x29, x30, [sp, #-80]!
  40a8dc:	stp	x26, x25, [sp, #16]
  40a8e0:	stp	x24, x23, [sp, #32]
  40a8e4:	stp	x22, x21, [sp, #48]
  40a8e8:	stp	x20, x19, [sp, #64]
  40a8ec:	ldr	w26, [x4]
  40a8f0:	mov	x22, x0
  40a8f4:	mov	w0, #0xb                   	// #11
  40a8f8:	mov	x29, sp
  40a8fc:	cmp	w26, #0x2
  40a900:	b.eq	40aab8 <error@@Base+0x8c1c>  // b.none
  40a904:	cmp	w26, #0x4
  40a908:	b.eq	40aab8 <error@@Base+0x8c1c>  // b.none
  40a90c:	ldr	w25, [x5]
  40a910:	mov	x23, x5
  40a914:	mov	w0, #0xb                   	// #11
  40a918:	cmp	w25, #0x2
  40a91c:	b.eq	40aab8 <error@@Base+0x8c1c>  // b.none
  40a920:	cmp	w25, #0x4
  40a924:	b.eq	40aab8 <error@@Base+0x8c1c>  // b.none
  40a928:	mov	x24, x4
  40a92c:	mov	x21, x3
  40a930:	mov	x20, x2
  40a934:	mov	x19, x1
  40a938:	cmp	w26, #0x3
  40a93c:	b.ne	40a950 <error@@Base+0x8ab4>  // b.any
  40a940:	ldr	x0, [x24, #8]
  40a944:	bl	401870 <strlen@plt>
  40a948:	cmp	x0, #0x1
  40a94c:	b.hi	40aad0 <error@@Base+0x8c34>  // b.pmore
  40a950:	cmp	w25, #0x3
  40a954:	b.ne	40a968 <error@@Base+0x8acc>  // b.any
  40a958:	ldr	x0, [x23, #8]
  40a95c:	bl	401870 <strlen@plt>
  40a960:	cmp	x0, #0x1
  40a964:	b.hi	40aad0 <error@@Base+0x8c34>  // b.pmore
  40a968:	cmp	w26, #0x3
  40a96c:	b.eq	40a994 <error@@Base+0x8af8>  // b.none
  40a970:	cbnz	w26, 40a9a8 <error@@Base+0x8b0c>
  40a974:	ldrb	w0, [x24, #8]
  40a978:	cmp	w25, #0x3
  40a97c:	b.ne	40a9b4 <error@@Base+0x8b18>  // b.any
  40a980:	ldr	x8, [x23, #8]
  40a984:	ldrb	w25, [x8]
  40a988:	cmp	w26, #0x3
  40a98c:	b.ne	40a9d4 <error@@Base+0x8b38>  // b.any
  40a990:	b	40a9d8 <error@@Base+0x8b3c>
  40a994:	ldr	x8, [x24, #8]
  40a998:	ldrb	w0, [x8]
  40a99c:	cmp	w25, #0x3
  40a9a0:	b.ne	40a9b4 <error@@Base+0x8b18>  // b.any
  40a9a4:	b	40a980 <error@@Base+0x8ae4>
  40a9a8:	mov	w0, wzr
  40a9ac:	cmp	w25, #0x3
  40a9b0:	b.eq	40a980 <error@@Base+0x8ae4>  // b.none
  40a9b4:	cbnz	w25, 40a9c8 <error@@Base+0x8b2c>
  40a9b8:	ldrb	w25, [x23, #8]
  40a9bc:	cmp	w26, #0x3
  40a9c0:	b.ne	40a9d4 <error@@Base+0x8b38>  // b.any
  40a9c4:	b	40a9d8 <error@@Base+0x8b3c>
  40a9c8:	mov	w25, wzr
  40a9cc:	cmp	w26, #0x3
  40a9d0:	b.eq	40a9d8 <error@@Base+0x8b3c>  // b.none
  40a9d4:	cbnz	w26, 40a9e8 <error@@Base+0x8b4c>
  40a9d8:	mov	x1, x20
  40a9dc:	bl	40b518 <error@@Base+0x967c>
  40a9e0:	mov	w24, w0
  40a9e4:	b	40a9ec <error@@Base+0x8b50>
  40a9e8:	ldr	w24, [x24, #8]
  40a9ec:	ldr	w8, [x23]
  40a9f0:	cmp	w8, #0x3
  40a9f4:	b.eq	40a9fc <error@@Base+0x8b60>  // b.none
  40a9f8:	cbnz	w8, 40aa10 <error@@Base+0x8b74>
  40a9fc:	mov	w0, w25
  40aa00:	mov	x1, x20
  40aa04:	bl	40b518 <error@@Base+0x967c>
  40aa08:	mov	w23, w0
  40aa0c:	b	40aa14 <error@@Base+0x8b78>
  40aa10:	ldr	w23, [x23, #8]
  40aa14:	mov	w9, #0x3                   	// #3
  40aa18:	cmn	w24, #0x1
  40aa1c:	mov	w8, #0x1                   	// #1
  40aa20:	b.eq	40aab0 <error@@Base+0x8c14>  // b.none
  40aa24:	cmn	w23, #0x1
  40aa28:	b.eq	40aab0 <error@@Base+0x8c14>  // b.none
  40aa2c:	tbz	w22, #16, 40aa38 <error@@Base+0x8b9c>
  40aa30:	cmp	w24, w23
  40aa34:	b.hi	40aad8 <error@@Base+0x8c3c>  // b.pmore
  40aa38:	cbz	x20, 40aa6c <error@@Base+0x8bd0>
  40aa3c:	ldr	x9, [x21]
  40aa40:	ldr	x8, [x20, #64]
  40aa44:	cmp	x9, x8
  40aa48:	b.eq	40aae4 <error@@Base+0x8c48>  // b.none
  40aa4c:	ldr	x8, [x20, #64]
  40aa50:	ldr	x9, [x20, #8]
  40aa54:	lsl	x10, x8, #2
  40aa58:	str	w24, [x9, x10]
  40aa5c:	ldr	x9, [x20, #16]
  40aa60:	add	x8, x8, #0x1
  40aa64:	str	x8, [x20, #64]
  40aa68:	str	w23, [x9, x10]
  40aa6c:	mov	x20, xzr
  40aa70:	mov	w21, w23
  40aa74:	mov	w22, w24
  40aa78:	b	40aa88 <error@@Base+0x8bec>
  40aa7c:	add	x20, x20, #0x1
  40aa80:	cmp	x20, #0x100
  40aa84:	b.eq	40aaa8 <error@@Base+0x8c0c>  // b.none
  40aa88:	cmp	x20, x22
  40aa8c:	b.cc	40aa7c <error@@Base+0x8be0>  // b.lo, b.ul, b.last
  40aa90:	cmp	x20, x21
  40aa94:	b.hi	40aa7c <error@@Base+0x8be0>  // b.pmore
  40aa98:	mov	x0, x19
  40aa9c:	mov	x1, x20
  40aaa0:	bl	40a794 <error@@Base+0x88f8>
  40aaa4:	b	40aa7c <error@@Base+0x8be0>
  40aaa8:	mov	w8, wzr
  40aaac:	mov	w9, #0xc                   	// #12
  40aab0:	cmp	w8, #0x0
  40aab4:	csel	w0, wzr, w9, eq  // eq = none
  40aab8:	ldp	x20, x19, [sp, #64]
  40aabc:	ldp	x22, x21, [sp, #48]
  40aac0:	ldp	x24, x23, [sp, #32]
  40aac4:	ldp	x26, x25, [sp, #16]
  40aac8:	ldp	x29, x30, [sp], #80
  40aacc:	ret
  40aad0:	mov	w0, #0x3                   	// #3
  40aad4:	b	40aab8 <error@@Base+0x8c1c>
  40aad8:	mov	w9, #0xb                   	// #11
  40aadc:	mov	w8, #0x1                   	// #1
  40aae0:	b	40aab0 <error@@Base+0x8c14>
  40aae4:	ldr	x0, [x20, #8]
  40aae8:	mov	w26, #0x1                   	// #1
  40aaec:	bfi	x26, x8, #1, #63
  40aaf0:	lsl	x25, x26, #2
  40aaf4:	mov	x1, x25
  40aaf8:	bl	401a20 <realloc@plt>
  40aafc:	ldr	x8, [x20, #16]
  40ab00:	mov	x22, x0
  40ab04:	mov	x1, x25
  40ab08:	mov	x0, x8
  40ab0c:	bl	401a20 <realloc@plt>
  40ab10:	mov	x25, x0
  40ab14:	cbz	x22, 40ab30 <error@@Base+0x8c94>
  40ab18:	cbz	x25, 40ab30 <error@@Base+0x8c94>
  40ab1c:	mov	w8, wzr
  40ab20:	stp	x22, x25, [x20, #8]
  40ab24:	str	x26, [x21]
  40ab28:	cbnz	w8, 40aaac <error@@Base+0x8c10>
  40ab2c:	b	40aa4c <error@@Base+0x8bb0>
  40ab30:	mov	x0, x22
  40ab34:	bl	401b80 <free@plt>
  40ab38:	mov	x0, x25
  40ab3c:	bl	401b80 <free@plt>
  40ab40:	mov	w8, #0x1                   	// #1
  40ab44:	cbnz	w8, 40aaac <error@@Base+0x8c10>
  40ab48:	b	40aa4c <error@@Base+0x8bb0>
  40ab4c:	stp	x29, x30, [sp, #-32]!
  40ab50:	stp	x20, x19, [sp, #16]
  40ab54:	mov	x19, x0
  40ab58:	mov	x0, x1
  40ab5c:	mov	x29, sp
  40ab60:	mov	x20, x1
  40ab64:	bl	401870 <strlen@plt>
  40ab68:	cmp	x0, #0x1
  40ab6c:	b.ne	40ab8c <error@@Base+0x8cf0>  // b.any
  40ab70:	ldrb	w1, [x20]
  40ab74:	mov	x0, x19
  40ab78:	bl	40a794 <error@@Base+0x88f8>
  40ab7c:	mov	w0, wzr
  40ab80:	ldp	x20, x19, [sp, #16]
  40ab84:	ldp	x29, x30, [sp], #32
  40ab88:	ret
  40ab8c:	mov	w0, #0x3                   	// #3
  40ab90:	b	40ab80 <error@@Base+0x8ce4>
  40ab94:	stp	x29, x30, [sp, #-32]!
  40ab98:	stp	x20, x19, [sp, #16]
  40ab9c:	mov	x19, x0
  40aba0:	mov	x0, x1
  40aba4:	mov	x29, sp
  40aba8:	mov	x20, x1
  40abac:	bl	401870 <strlen@plt>
  40abb0:	cmp	x0, #0x1
  40abb4:	b.ne	40abd4 <error@@Base+0x8d38>  // b.any
  40abb8:	ldrb	w1, [x20]
  40abbc:	mov	x0, x19
  40abc0:	bl	40a794 <error@@Base+0x88f8>
  40abc4:	mov	w0, wzr
  40abc8:	ldp	x20, x19, [sp, #16]
  40abcc:	ldp	x29, x30, [sp], #32
  40abd0:	ret
  40abd4:	mov	w0, #0x3                   	// #3
  40abd8:	b	40abc8 <error@@Base+0x8d2c>
  40abdc:	stp	x29, x30, [sp, #-64]!
  40abe0:	stp	x24, x23, [sp, #16]
  40abe4:	stp	x22, x21, [sp, #32]
  40abe8:	stp	x20, x19, [sp, #48]
  40abec:	mov	x21, x4
  40abf0:	mov	x23, x3
  40abf4:	mov	x22, x2
  40abf8:	mov	x19, x1
  40abfc:	mov	x20, x0
  40ac00:	mov	x29, sp
  40ac04:	tbz	w5, #22, 40ac38 <error@@Base+0x8d9c>
  40ac08:	adrp	x1, 414000 <error@@Base+0x12164>
  40ac0c:	add	x1, x1, #0x922
  40ac10:	mov	x0, x21
  40ac14:	bl	401b50 <strcmp@plt>
  40ac18:	cbz	w0, 40ac30 <error@@Base+0x8d94>
  40ac1c:	adrp	x1, 414000 <error@@Base+0x12164>
  40ac20:	add	x1, x1, #0x928
  40ac24:	mov	x0, x21
  40ac28:	bl	401b50 <strcmp@plt>
  40ac2c:	cbnz	w0, 40ac38 <error@@Base+0x8d9c>
  40ac30:	adrp	x21, 414000 <error@@Base+0x12164>
  40ac34:	add	x21, x21, #0x92e
  40ac38:	ldr	x9, [x23]
  40ac3c:	ldr	x8, [x22, #72]
  40ac40:	cmp	x9, x8
  40ac44:	b.eq	40b164 <error@@Base+0x92c8>  // b.none
  40ac48:	mov	x0, x21
  40ac4c:	bl	4018b0 <wctype@plt>
  40ac50:	ldr	x8, [x22, #72]
  40ac54:	ldr	x9, [x22, #24]
  40ac58:	adrp	x1, 414000 <error@@Base+0x12164>
  40ac5c:	add	x1, x1, #0x8a2
  40ac60:	add	x10, x8, #0x1
  40ac64:	str	x10, [x22, #72]
  40ac68:	str	x0, [x9, x8, lsl #3]
  40ac6c:	mov	x0, x21
  40ac70:	bl	401b50 <strcmp@plt>
  40ac74:	cbz	w0, 40ad5c <error@@Base+0x8ec0>
  40ac78:	adrp	x1, 414000 <error@@Base+0x12164>
  40ac7c:	add	x1, x1, #0x934
  40ac80:	mov	x0, x21
  40ac84:	bl	401b50 <strcmp@plt>
  40ac88:	cbz	w0, 40ad98 <error@@Base+0x8efc>
  40ac8c:	adrp	x1, 414000 <error@@Base+0x12164>
  40ac90:	add	x1, x1, #0x928
  40ac94:	mov	x0, x21
  40ac98:	bl	401b50 <strcmp@plt>
  40ac9c:	cbz	w0, 40add4 <error@@Base+0x8f38>
  40aca0:	adrp	x1, 414000 <error@@Base+0x12164>
  40aca4:	add	x1, x1, #0x8aa
  40aca8:	mov	x0, x21
  40acac:	bl	401b50 <strcmp@plt>
  40acb0:	cbz	w0, 40ae10 <error@@Base+0x8f74>
  40acb4:	adrp	x1, 414000 <error@@Base+0x12164>
  40acb8:	add	x1, x1, #0x92e
  40acbc:	mov	x0, x21
  40acc0:	bl	401b50 <strcmp@plt>
  40acc4:	cbz	w0, 40ae4c <error@@Base+0x8fb0>
  40acc8:	adrp	x1, 414000 <error@@Base+0x12164>
  40accc:	add	x1, x1, #0x953
  40acd0:	mov	x0, x21
  40acd4:	bl	401b50 <strcmp@plt>
  40acd8:	cbz	w0, 40ae88 <error@@Base+0x8fec>
  40acdc:	adrp	x1, 414000 <error@@Base+0x12164>
  40ace0:	add	x1, x1, #0x93a
  40ace4:	mov	x0, x21
  40ace8:	bl	401b50 <strcmp@plt>
  40acec:	cbz	w0, 40aedc <error@@Base+0x9040>
  40acf0:	adrp	x1, 414000 <error@@Base+0x12164>
  40acf4:	add	x1, x1, #0x922
  40acf8:	mov	x0, x21
  40acfc:	bl	401b50 <strcmp@plt>
  40ad00:	cbz	w0, 40af1c <error@@Base+0x9080>
  40ad04:	adrp	x1, 414000 <error@@Base+0x12164>
  40ad08:	add	x1, x1, #0x940
  40ad0c:	mov	x0, x21
  40ad10:	bl	401b50 <strcmp@plt>
  40ad14:	cbz	w0, 40af5c <error@@Base+0x90c0>
  40ad18:	adrp	x1, 414000 <error@@Base+0x12164>
  40ad1c:	add	x1, x1, #0x946
  40ad20:	mov	x0, x21
  40ad24:	bl	401b50 <strcmp@plt>
  40ad28:	cbz	w0, 40afc8 <error@@Base+0x912c>
  40ad2c:	adrp	x1, 414000 <error@@Base+0x12164>
  40ad30:	add	x1, x1, #0x94c
  40ad34:	mov	x0, x21
  40ad38:	bl	401b50 <strcmp@plt>
  40ad3c:	cbz	w0, 40b034 <error@@Base+0x9198>
  40ad40:	adrp	x1, 414000 <error@@Base+0x12164>
  40ad44:	add	x1, x1, #0x952
  40ad48:	mov	x0, x21
  40ad4c:	bl	401b50 <strcmp@plt>
  40ad50:	cbz	w0, 40b0a0 <error@@Base+0x9204>
  40ad54:	mov	w0, #0x4                   	// #4
  40ad58:	b	40aec8 <error@@Base+0x902c>
  40ad5c:	bl	401b60 <__ctype_b_loc@plt>
  40ad60:	mov	x21, x0
  40ad64:	cbz	x20, 40ad7c <error@@Base+0x8ee0>
  40ad68:	mov	x22, xzr
  40ad6c:	b	40afac <error@@Base+0x9110>
  40ad70:	add	x20, x20, #0x1
  40ad74:	cmp	x20, #0x100
  40ad78:	b.eq	40aec4 <error@@Base+0x9028>  // b.none
  40ad7c:	ldr	x8, [x21]
  40ad80:	ldrh	w8, [x8, x20, lsl #1]
  40ad84:	tbz	w8, #3, 40ad70 <error@@Base+0x8ed4>
  40ad88:	mov	x0, x19
  40ad8c:	mov	x1, x20
  40ad90:	bl	40a794 <error@@Base+0x88f8>
  40ad94:	b	40ad70 <error@@Base+0x8ed4>
  40ad98:	bl	401b60 <__ctype_b_loc@plt>
  40ad9c:	mov	x21, x0
  40ada0:	cbz	x20, 40adb8 <error@@Base+0x8f1c>
  40ada4:	mov	x22, xzr
  40ada8:	b	40b018 <error@@Base+0x917c>
  40adac:	add	x20, x20, #0x1
  40adb0:	cmp	x20, #0x100
  40adb4:	b.eq	40aec4 <error@@Base+0x9028>  // b.none
  40adb8:	ldr	x8, [x21]
  40adbc:	ldrh	w8, [x8, x20, lsl #1]
  40adc0:	tbz	w8, #1, 40adac <error@@Base+0x8f10>
  40adc4:	mov	x0, x19
  40adc8:	mov	x1, x20
  40adcc:	bl	40a794 <error@@Base+0x88f8>
  40add0:	b	40adac <error@@Base+0x8f10>
  40add4:	bl	401b60 <__ctype_b_loc@plt>
  40add8:	mov	x21, x0
  40addc:	cbz	x20, 40adf4 <error@@Base+0x8f58>
  40ade0:	mov	x22, xzr
  40ade4:	b	40b084 <error@@Base+0x91e8>
  40ade8:	add	x20, x20, #0x1
  40adec:	cmp	x20, #0x100
  40adf0:	b.eq	40aec4 <error@@Base+0x9028>  // b.none
  40adf4:	ldr	x8, [x21]
  40adf8:	ldrh	w8, [x8, x20, lsl #1]
  40adfc:	tbz	w8, #9, 40ade8 <error@@Base+0x8f4c>
  40ae00:	mov	x0, x19
  40ae04:	mov	x1, x20
  40ae08:	bl	40a794 <error@@Base+0x88f8>
  40ae0c:	b	40ade8 <error@@Base+0x8f4c>
  40ae10:	bl	401b60 <__ctype_b_loc@plt>
  40ae14:	mov	x21, x0
  40ae18:	cbz	x20, 40ae30 <error@@Base+0x8f94>
  40ae1c:	mov	x22, xzr
  40ae20:	b	40b0f0 <error@@Base+0x9254>
  40ae24:	add	x20, x20, #0x1
  40ae28:	cmp	x20, #0x100
  40ae2c:	b.eq	40aec4 <error@@Base+0x9028>  // b.none
  40ae30:	ldr	x8, [x21]
  40ae34:	ldrh	w8, [x8, x20, lsl #1]
  40ae38:	tbz	w8, #13, 40ae24 <error@@Base+0x8f88>
  40ae3c:	mov	x0, x19
  40ae40:	mov	x1, x20
  40ae44:	bl	40a794 <error@@Base+0x88f8>
  40ae48:	b	40ae24 <error@@Base+0x8f88>
  40ae4c:	bl	401b60 <__ctype_b_loc@plt>
  40ae50:	mov	x21, x0
  40ae54:	cbz	x20, 40ae6c <error@@Base+0x8fd0>
  40ae58:	mov	x22, xzr
  40ae5c:	b	40b11c <error@@Base+0x9280>
  40ae60:	add	x20, x20, #0x1
  40ae64:	cmp	x20, #0x100
  40ae68:	b.eq	40aec4 <error@@Base+0x9028>  // b.none
  40ae6c:	ldr	x8, [x21]
  40ae70:	ldrh	w8, [x8, x20, lsl #1]
  40ae74:	tbz	w8, #10, 40ae60 <error@@Base+0x8fc4>
  40ae78:	mov	x0, x19
  40ae7c:	mov	x1, x20
  40ae80:	bl	40a794 <error@@Base+0x88f8>
  40ae84:	b	40ae60 <error@@Base+0x8fc4>
  40ae88:	bl	401b60 <__ctype_b_loc@plt>
  40ae8c:	mov	x21, x0
  40ae90:	cbz	x20, 40aea8 <error@@Base+0x900c>
  40ae94:	mov	x22, xzr
  40ae98:	b	40b148 <error@@Base+0x92ac>
  40ae9c:	add	x20, x20, #0x1
  40aea0:	cmp	x20, #0x100
  40aea4:	b.eq	40aec4 <error@@Base+0x9028>  // b.none
  40aea8:	ldr	x8, [x21]
  40aeac:	ldrh	w8, [x8, x20, lsl #1]
  40aeb0:	tbz	w8, #11, 40ae9c <error@@Base+0x9000>
  40aeb4:	mov	x0, x19
  40aeb8:	mov	x1, x20
  40aebc:	bl	40a794 <error@@Base+0x88f8>
  40aec0:	b	40ae9c <error@@Base+0x9000>
  40aec4:	mov	w0, wzr
  40aec8:	ldp	x20, x19, [sp, #48]
  40aecc:	ldp	x22, x21, [sp, #32]
  40aed0:	ldp	x24, x23, [sp, #16]
  40aed4:	ldp	x29, x30, [sp], #64
  40aed8:	ret
  40aedc:	bl	401b60 <__ctype_b_loc@plt>
  40aee0:	mov	x21, x0
  40aee4:	cbz	x20, 40af00 <error@@Base+0x9064>
  40aee8:	mov	x22, xzr
  40aeec:	b	40b198 <error@@Base+0x92fc>
  40aef0:	add	x20, x20, #0x1
  40aef4:	cmp	x20, #0x100
  40aef8:	mov	w0, wzr
  40aefc:	b.eq	40aec8 <error@@Base+0x902c>  // b.none
  40af00:	ldr	x8, [x21]
  40af04:	ldrh	w8, [x8, x20, lsl #1]
  40af08:	tbz	w8, #14, 40aef0 <error@@Base+0x9054>
  40af0c:	mov	x0, x19
  40af10:	mov	x1, x20
  40af14:	bl	40a794 <error@@Base+0x88f8>
  40af18:	b	40aef0 <error@@Base+0x9054>
  40af1c:	bl	401b60 <__ctype_b_loc@plt>
  40af20:	mov	x21, x0
  40af24:	cbz	x20, 40af40 <error@@Base+0x90a4>
  40af28:	mov	x22, xzr
  40af2c:	b	40b1c4 <error@@Base+0x9328>
  40af30:	add	x20, x20, #0x1
  40af34:	cmp	x20, #0x100
  40af38:	mov	w0, wzr
  40af3c:	b.eq	40aec8 <error@@Base+0x902c>  // b.none
  40af40:	ldr	x8, [x21]
  40af44:	ldrh	w8, [x8, x20, lsl #1]
  40af48:	tbz	w8, #8, 40af30 <error@@Base+0x9094>
  40af4c:	mov	x0, x19
  40af50:	mov	x1, x20
  40af54:	bl	40a794 <error@@Base+0x88f8>
  40af58:	b	40af30 <error@@Base+0x9094>
  40af5c:	bl	401b60 <__ctype_b_loc@plt>
  40af60:	mov	x21, x0
  40af64:	cbz	x20, 40af80 <error@@Base+0x90e4>
  40af68:	mov	x22, xzr
  40af6c:	b	40b1f0 <error@@Base+0x9354>
  40af70:	add	x20, x20, #0x1
  40af74:	cmp	x20, #0x100
  40af78:	mov	w0, wzr
  40af7c:	b.eq	40aec8 <error@@Base+0x902c>  // b.none
  40af80:	ldr	x8, [x21]
  40af84:	ldrh	w8, [x8, x20, lsl #1]
  40af88:	tbz	w8, #0, 40af70 <error@@Base+0x90d4>
  40af8c:	mov	x0, x19
  40af90:	mov	x1, x20
  40af94:	bl	40a794 <error@@Base+0x88f8>
  40af98:	b	40af70 <error@@Base+0x90d4>
  40af9c:	add	x22, x22, #0x1
  40afa0:	cmp	x22, #0x100
  40afa4:	mov	w0, wzr
  40afa8:	b.eq	40aec8 <error@@Base+0x902c>  // b.none
  40afac:	ldr	x8, [x21]
  40afb0:	ldrh	w8, [x8, x22, lsl #1]
  40afb4:	tbz	w8, #3, 40af9c <error@@Base+0x9100>
  40afb8:	ldrb	w1, [x20, x22]
  40afbc:	mov	x0, x19
  40afc0:	bl	40a794 <error@@Base+0x88f8>
  40afc4:	b	40af9c <error@@Base+0x9100>
  40afc8:	bl	401b60 <__ctype_b_loc@plt>
  40afcc:	mov	x21, x0
  40afd0:	cbz	x20, 40afec <error@@Base+0x9150>
  40afd4:	mov	x22, xzr
  40afd8:	b	40b21c <error@@Base+0x9380>
  40afdc:	add	x20, x20, #0x1
  40afe0:	cmp	x20, #0x100
  40afe4:	mov	w0, wzr
  40afe8:	b.eq	40aec8 <error@@Base+0x902c>  // b.none
  40afec:	ldr	x8, [x21]
  40aff0:	ldrsh	w8, [x8, x20, lsl #1]
  40aff4:	tbz	w8, #31, 40afdc <error@@Base+0x9140>
  40aff8:	mov	x0, x19
  40affc:	mov	x1, x20
  40b000:	bl	40a794 <error@@Base+0x88f8>
  40b004:	b	40afdc <error@@Base+0x9140>
  40b008:	add	x22, x22, #0x1
  40b00c:	cmp	x22, #0x100
  40b010:	mov	w0, wzr
  40b014:	b.eq	40aec8 <error@@Base+0x902c>  // b.none
  40b018:	ldr	x8, [x21]
  40b01c:	ldrh	w8, [x8, x22, lsl #1]
  40b020:	tbz	w8, #1, 40b008 <error@@Base+0x916c>
  40b024:	ldrb	w1, [x20, x22]
  40b028:	mov	x0, x19
  40b02c:	bl	40a794 <error@@Base+0x88f8>
  40b030:	b	40b008 <error@@Base+0x916c>
  40b034:	bl	401b60 <__ctype_b_loc@plt>
  40b038:	mov	x21, x0
  40b03c:	cbz	x20, 40b058 <error@@Base+0x91bc>
  40b040:	mov	x22, xzr
  40b044:	b	40b248 <error@@Base+0x93ac>
  40b048:	add	x20, x20, #0x1
  40b04c:	cmp	x20, #0x100
  40b050:	mov	w0, wzr
  40b054:	b.eq	40aec8 <error@@Base+0x902c>  // b.none
  40b058:	ldr	x8, [x21]
  40b05c:	ldrh	w8, [x8, x20, lsl #1]
  40b060:	tbz	w8, #2, 40b048 <error@@Base+0x91ac>
  40b064:	mov	x0, x19
  40b068:	mov	x1, x20
  40b06c:	bl	40a794 <error@@Base+0x88f8>
  40b070:	b	40b048 <error@@Base+0x91ac>
  40b074:	add	x22, x22, #0x1
  40b078:	cmp	x22, #0x100
  40b07c:	mov	w0, wzr
  40b080:	b.eq	40aec8 <error@@Base+0x902c>  // b.none
  40b084:	ldr	x8, [x21]
  40b088:	ldrh	w8, [x8, x22, lsl #1]
  40b08c:	tbz	w8, #9, 40b074 <error@@Base+0x91d8>
  40b090:	ldrb	w1, [x20, x22]
  40b094:	mov	x0, x19
  40b098:	bl	40a794 <error@@Base+0x88f8>
  40b09c:	b	40b074 <error@@Base+0x91d8>
  40b0a0:	bl	401b60 <__ctype_b_loc@plt>
  40b0a4:	mov	x21, x0
  40b0a8:	cbz	x20, 40b0c4 <error@@Base+0x9228>
  40b0ac:	mov	x22, xzr
  40b0b0:	b	40b274 <error@@Base+0x93d8>
  40b0b4:	add	x20, x20, #0x1
  40b0b8:	cmp	x20, #0x100
  40b0bc:	mov	w0, wzr
  40b0c0:	b.eq	40aec8 <error@@Base+0x902c>  // b.none
  40b0c4:	ldr	x8, [x21]
  40b0c8:	ldrh	w8, [x8, x20, lsl #1]
  40b0cc:	tbz	w8, #12, 40b0b4 <error@@Base+0x9218>
  40b0d0:	mov	x0, x19
  40b0d4:	mov	x1, x20
  40b0d8:	bl	40a794 <error@@Base+0x88f8>
  40b0dc:	b	40b0b4 <error@@Base+0x9218>
  40b0e0:	add	x22, x22, #0x1
  40b0e4:	cmp	x22, #0x100
  40b0e8:	mov	w0, wzr
  40b0ec:	b.eq	40aec8 <error@@Base+0x902c>  // b.none
  40b0f0:	ldr	x8, [x21]
  40b0f4:	ldrh	w8, [x8, x22, lsl #1]
  40b0f8:	tbz	w8, #13, 40b0e0 <error@@Base+0x9244>
  40b0fc:	ldrb	w1, [x20, x22]
  40b100:	mov	x0, x19
  40b104:	bl	40a794 <error@@Base+0x88f8>
  40b108:	b	40b0e0 <error@@Base+0x9244>
  40b10c:	add	x22, x22, #0x1
  40b110:	cmp	x22, #0x100
  40b114:	mov	w0, wzr
  40b118:	b.eq	40aec8 <error@@Base+0x902c>  // b.none
  40b11c:	ldr	x8, [x21]
  40b120:	ldrh	w8, [x8, x22, lsl #1]
  40b124:	tbz	w8, #10, 40b10c <error@@Base+0x9270>
  40b128:	ldrb	w1, [x20, x22]
  40b12c:	mov	x0, x19
  40b130:	bl	40a794 <error@@Base+0x88f8>
  40b134:	b	40b10c <error@@Base+0x9270>
  40b138:	add	x22, x22, #0x1
  40b13c:	cmp	x22, #0x100
  40b140:	mov	w0, wzr
  40b144:	b.eq	40aec8 <error@@Base+0x902c>  // b.none
  40b148:	ldr	x8, [x21]
  40b14c:	ldrh	w8, [x8, x22, lsl #1]
  40b150:	tbz	w8, #11, 40b138 <error@@Base+0x929c>
  40b154:	ldrb	w1, [x20, x22]
  40b158:	mov	x0, x19
  40b15c:	bl	40a794 <error@@Base+0x88f8>
  40b160:	b	40b138 <error@@Base+0x929c>
  40b164:	ldr	x0, [x22, #24]
  40b168:	mov	w24, #0x1                   	// #1
  40b16c:	bfi	x24, x8, #1, #63
  40b170:	lsl	x1, x24, #3
  40b174:	bl	401a20 <realloc@plt>
  40b178:	cbz	x0, 40b290 <error@@Base+0x93f4>
  40b17c:	str	x0, [x22, #24]
  40b180:	str	x24, [x23]
  40b184:	b	40ac48 <error@@Base+0x8dac>
  40b188:	add	x22, x22, #0x1
  40b18c:	cmp	x22, #0x100
  40b190:	mov	w0, wzr
  40b194:	b.eq	40aec8 <error@@Base+0x902c>  // b.none
  40b198:	ldr	x8, [x21]
  40b19c:	ldrh	w8, [x8, x22, lsl #1]
  40b1a0:	tbz	w8, #14, 40b188 <error@@Base+0x92ec>
  40b1a4:	ldrb	w1, [x20, x22]
  40b1a8:	mov	x0, x19
  40b1ac:	bl	40a794 <error@@Base+0x88f8>
  40b1b0:	b	40b188 <error@@Base+0x92ec>
  40b1b4:	add	x22, x22, #0x1
  40b1b8:	cmp	x22, #0x100
  40b1bc:	mov	w0, wzr
  40b1c0:	b.eq	40aec8 <error@@Base+0x902c>  // b.none
  40b1c4:	ldr	x8, [x21]
  40b1c8:	ldrh	w8, [x8, x22, lsl #1]
  40b1cc:	tbz	w8, #8, 40b1b4 <error@@Base+0x9318>
  40b1d0:	ldrb	w1, [x20, x22]
  40b1d4:	mov	x0, x19
  40b1d8:	bl	40a794 <error@@Base+0x88f8>
  40b1dc:	b	40b1b4 <error@@Base+0x9318>
  40b1e0:	add	x22, x22, #0x1
  40b1e4:	cmp	x22, #0x100
  40b1e8:	mov	w0, wzr
  40b1ec:	b.eq	40aec8 <error@@Base+0x902c>  // b.none
  40b1f0:	ldr	x8, [x21]
  40b1f4:	ldrh	w8, [x8, x22, lsl #1]
  40b1f8:	tbz	w8, #0, 40b1e0 <error@@Base+0x9344>
  40b1fc:	ldrb	w1, [x20, x22]
  40b200:	mov	x0, x19
  40b204:	bl	40a794 <error@@Base+0x88f8>
  40b208:	b	40b1e0 <error@@Base+0x9344>
  40b20c:	add	x22, x22, #0x1
  40b210:	cmp	x22, #0x100
  40b214:	mov	w0, wzr
  40b218:	b.eq	40aec8 <error@@Base+0x902c>  // b.none
  40b21c:	ldr	x8, [x21]
  40b220:	ldrsh	w8, [x8, x22, lsl #1]
  40b224:	tbz	w8, #31, 40b20c <error@@Base+0x9370>
  40b228:	ldrb	w1, [x20, x22]
  40b22c:	mov	x0, x19
  40b230:	bl	40a794 <error@@Base+0x88f8>
  40b234:	b	40b20c <error@@Base+0x9370>
  40b238:	add	x22, x22, #0x1
  40b23c:	cmp	x22, #0x100
  40b240:	mov	w0, wzr
  40b244:	b.eq	40aec8 <error@@Base+0x902c>  // b.none
  40b248:	ldr	x8, [x21]
  40b24c:	ldrh	w8, [x8, x22, lsl #1]
  40b250:	tbz	w8, #2, 40b238 <error@@Base+0x939c>
  40b254:	ldrb	w1, [x20, x22]
  40b258:	mov	x0, x19
  40b25c:	bl	40a794 <error@@Base+0x88f8>
  40b260:	b	40b238 <error@@Base+0x939c>
  40b264:	add	x22, x22, #0x1
  40b268:	cmp	x22, #0x100
  40b26c:	mov	w0, wzr
  40b270:	b.eq	40aec8 <error@@Base+0x902c>  // b.none
  40b274:	ldr	x8, [x21]
  40b278:	ldrh	w8, [x8, x22, lsl #1]
  40b27c:	tbz	w8, #12, 40b264 <error@@Base+0x93c8>
  40b280:	ldrb	w1, [x20, x22]
  40b284:	mov	x0, x19
  40b288:	bl	40a794 <error@@Base+0x88f8>
  40b28c:	b	40b264 <error@@Base+0x93c8>
  40b290:	mov	w0, #0xc                   	// #12
  40b294:	b	40aec8 <error@@Base+0x902c>
  40b298:	mov	x8, xzr
  40b29c:	ldr	x9, [x0, x8]
  40b2a0:	mvn	x9, x9
  40b2a4:	str	x9, [x0, x8]
  40b2a8:	add	x8, x8, #0x8
  40b2ac:	cmp	x8, #0x20
  40b2b0:	b.ne	40b29c <error@@Base+0x9400>  // b.any
  40b2b4:	ret
  40b2b8:	mov	x8, xzr
  40b2bc:	ldr	x9, [x1, x8]
  40b2c0:	ldr	x10, [x0, x8]
  40b2c4:	and	x9, x10, x9
  40b2c8:	str	x9, [x0, x8]
  40b2cc:	add	x8, x8, #0x8
  40b2d0:	cmp	x8, #0x20
  40b2d4:	b.ne	40b2bc <error@@Base+0x9420>  // b.any
  40b2d8:	ret
  40b2dc:	ldr	w9, [x0, #144]
  40b2e0:	cmp	w9, #0x1
  40b2e4:	b.eq	40b32c <error@@Base+0x9490>  // b.none
  40b2e8:	ldr	x9, [x0, #48]
  40b2ec:	add	x10, x1, #0x1
  40b2f0:	mov	x8, x0
  40b2f4:	cmp	x10, x9
  40b2f8:	b.ge	40b32c <error@@Base+0x9490>  // b.tcont
  40b2fc:	ldr	x9, [x8, #16]
  40b300:	mov	w0, #0x1                   	// #1
  40b304:	add	x9, x9, x1, lsl #2
  40b308:	ldr	w10, [x9, x0, lsl #2]
  40b30c:	cmn	w10, #0x1
  40b310:	b.ne	40b328 <error@@Base+0x948c>  // b.any
  40b314:	ldr	x10, [x8, #48]
  40b318:	add	x0, x0, #0x1
  40b31c:	add	x11, x1, x0
  40b320:	cmp	x11, x10
  40b324:	b.lt	40b308 <error@@Base+0x946c>  // b.tstop
  40b328:	ret
  40b32c:	mov	w0, #0x1                   	// #1
  40b330:	ret
  40b334:	stp	x29, x30, [sp, #-64]!
  40b338:	stp	x22, x21, [sp, #32]
  40b33c:	stp	x20, x19, [sp, #48]
  40b340:	ldr	x8, [x1, #104]
  40b344:	ldr	x9, [x1, #72]
  40b348:	str	x23, [sp, #16]
  40b34c:	mov	x29, sp
  40b350:	cmp	x8, x9
  40b354:	b.le	40b414 <error@@Base+0x9578>
  40b358:	ldrb	w23, [x2]
  40b35c:	mov	x20, x2
  40b360:	mov	x21, x1
  40b364:	mov	x19, x0
  40b368:	mov	x22, xzr
  40b36c:	b	40b384 <error@@Base+0x94e8>
  40b370:	ldr	x8, [x19, #8]
  40b374:	strb	w0, [x8, x22]
  40b378:	add	x22, x22, #0x1
  40b37c:	cmp	x22, #0x20
  40b380:	b.eq	40b414 <error@@Base+0x9578>  // b.none
  40b384:	ldrb	w8, [x20, #8]
  40b388:	cmp	w8, #0x1e
  40b38c:	b.ne	40b39c <error@@Base+0x9500>  // b.any
  40b390:	mov	x0, x21
  40b394:	bl	40b448 <error@@Base+0x95ac>
  40b398:	b	40b3b0 <error@@Base+0x9514>
  40b39c:	ldr	x8, [x21, #72]
  40b3a0:	ldr	x9, [x21, #8]
  40b3a4:	add	x10, x8, #0x1
  40b3a8:	str	x10, [x21, #72]
  40b3ac:	ldrb	w0, [x9, x8]
  40b3b0:	ldr	x9, [x21, #104]
  40b3b4:	ldr	x8, [x21, #72]
  40b3b8:	cmp	x9, x8
  40b3bc:	b.le	40b414 <error@@Base+0x9578>
  40b3c0:	cmp	w23, w0, uxtb
  40b3c4:	b.ne	40b370 <error@@Base+0x94d4>  // b.any
  40b3c8:	ldr	x9, [x21, #8]
  40b3cc:	ldrb	w9, [x9, x8]
  40b3d0:	cmp	w9, #0x5d
  40b3d4:	b.ne	40b370 <error@@Base+0x94d4>  // b.any
  40b3d8:	add	x8, x8, #0x1
  40b3dc:	str	x8, [x21, #72]
  40b3e0:	ldr	x8, [x19, #8]
  40b3e4:	strb	wzr, [x8, x22]
  40b3e8:	ldrb	w8, [x20, #8]
  40b3ec:	cmp	w8, #0x1e
  40b3f0:	b.eq	40b42c <error@@Base+0x9590>  // b.none
  40b3f4:	cmp	w8, #0x1c
  40b3f8:	b.eq	40b438 <error@@Base+0x959c>  // b.none
  40b3fc:	cmp	w8, #0x1a
  40b400:	mov	w0, wzr
  40b404:	b.ne	40b418 <error@@Base+0x957c>  // b.any
  40b408:	mov	w0, wzr
  40b40c:	mov	w8, #0x3                   	// #3
  40b410:	b	40b440 <error@@Base+0x95a4>
  40b414:	mov	w0, #0x7                   	// #7
  40b418:	ldp	x20, x19, [sp, #48]
  40b41c:	ldp	x22, x21, [sp, #32]
  40b420:	ldr	x23, [sp, #16]
  40b424:	ldp	x29, x30, [sp], #64
  40b428:	ret
  40b42c:	mov	w0, wzr
  40b430:	mov	w8, #0x4                   	// #4
  40b434:	b	40b440 <error@@Base+0x95a4>
  40b438:	mov	w0, wzr
  40b43c:	mov	w8, #0x2                   	// #2
  40b440:	str	w8, [x19]
  40b444:	b	40b418 <error@@Base+0x957c>
  40b448:	stp	x29, x30, [sp, #-48]!
  40b44c:	stp	x20, x19, [sp, #32]
  40b450:	ldrb	w8, [x0, #139]
  40b454:	str	x21, [sp, #16]
  40b458:	mov	x29, sp
  40b45c:	cbnz	w8, 40b488 <error@@Base+0x95ec>
  40b460:	ldr	x8, [x0, #72]
  40b464:	ldr	x9, [x0, #8]
  40b468:	add	x10, x8, #0x1
  40b46c:	str	x10, [x0, #72]
  40b470:	ldrb	w19, [x9, x8]
  40b474:	mov	w0, w19
  40b478:	ldp	x20, x19, [sp, #32]
  40b47c:	ldr	x21, [sp, #16]
  40b480:	ldp	x29, x30, [sp], #48
  40b484:	ret
  40b488:	ldrb	w8, [x0, #140]
  40b48c:	cbz	w8, 40b4e4 <error@@Base+0x9648>
  40b490:	ldr	x21, [x0, #72]
  40b494:	ldr	x8, [x0, #48]
  40b498:	cmp	x21, x8
  40b49c:	b.eq	40b4b0 <error@@Base+0x9614>  // b.none
  40b4a0:	ldr	x8, [x0, #16]
  40b4a4:	ldr	w8, [x8, x21, lsl #2]
  40b4a8:	cmn	w8, #0x1
  40b4ac:	b.eq	40b504 <error@@Base+0x9668>  // b.none
  40b4b0:	ldr	x8, [x0, #24]
  40b4b4:	ldr	x9, [x0, #40]
  40b4b8:	ldr	x10, [x0]
  40b4bc:	ldr	x8, [x8, x21, lsl #3]
  40b4c0:	add	x8, x9, x8
  40b4c4:	ldrsb	w19, [x10, x8]
  40b4c8:	tbnz	w19, #31, 40b504 <error@@Base+0x9668>
  40b4cc:	mov	x1, x21
  40b4d0:	mov	x20, x0
  40b4d4:	bl	40b2dc <error@@Base+0x9440>
  40b4d8:	add	x8, x21, w0, sxtw
  40b4dc:	str	x8, [x20, #72]
  40b4e0:	b	40b474 <error@@Base+0x95d8>
  40b4e4:	ldr	x8, [x0, #72]
  40b4e8:	ldr	x9, [x0, #40]
  40b4ec:	ldr	x10, [x0]
  40b4f0:	add	x11, x8, #0x1
  40b4f4:	str	x11, [x0, #72]
  40b4f8:	add	x8, x8, x9
  40b4fc:	ldrb	w19, [x10, x8]
  40b500:	b	40b474 <error@@Base+0x95d8>
  40b504:	ldr	x8, [x0, #8]
  40b508:	add	x9, x21, #0x1
  40b50c:	str	x9, [x0, #72]
  40b510:	ldrb	w19, [x8, x21]
  40b514:	b	40b474 <error@@Base+0x95d8>
  40b518:	and	w0, w0, #0xff
  40b51c:	cbz	x1, 40b530 <error@@Base+0x9694>
  40b520:	stp	x29, x30, [sp, #-16]!
  40b524:	mov	x29, sp
  40b528:	bl	401aa0 <btowc@plt>
  40b52c:	ldp	x29, x30, [sp], #16
  40b530:	ret
  40b534:	stp	x29, x30, [sp, #-80]!
  40b538:	str	x25, [sp, #16]
  40b53c:	stp	x24, x23, [sp, #32]
  40b540:	stp	x22, x21, [sp, #48]
  40b544:	stp	x20, x19, [sp, #64]
  40b548:	mov	x19, x2
  40b54c:	mov	x20, x1
  40b550:	mov	x21, x0
  40b554:	mov	x9, #0xffffffffffffffff    	// #-1
  40b558:	mov	w23, #0xa                   	// #10
  40b55c:	mov	w24, #0x8030                	// #32816
  40b560:	mov	w25, #0x8000                	// #32768
  40b564:	mov	x29, sp
  40b568:	mov	x0, x20
  40b56c:	mov	x1, x21
  40b570:	mov	x2, x19
  40b574:	mov	x22, x9
  40b578:	bl	408a80 <error@@Base+0x6be4>
  40b57c:	ldrb	w10, [x20, #8]
  40b580:	cmp	w10, #0x18
  40b584:	b.eq	40b5ec <error@@Base+0x9750>  // b.none
  40b588:	cmp	w10, #0x2
  40b58c:	b.eq	40b5e8 <error@@Base+0x974c>  // b.none
  40b590:	ldrb	w8, [x20]
  40b594:	cmp	w8, #0x2c
  40b598:	b.eq	40b5ec <error@@Base+0x9750>  // b.none
  40b59c:	cmp	w8, #0x30
  40b5a0:	mov	x9, #0xfffffffffffffffe    	// #-2
  40b5a4:	b.cc	40b568 <error@@Base+0x96cc>  // b.lo, b.ul, b.last
  40b5a8:	cmp	w10, #0x1
  40b5ac:	b.ne	40b568 <error@@Base+0x96cc>  // b.any
  40b5b0:	cmn	x22, #0x2
  40b5b4:	mov	x9, #0xfffffffffffffffe    	// #-2
  40b5b8:	b.eq	40b568 <error@@Base+0x96cc>  // b.none
  40b5bc:	cmp	w8, #0x39
  40b5c0:	b.hi	40b568 <error@@Base+0x96cc>  // b.pmore
  40b5c4:	cmn	x22, #0x1
  40b5c8:	b.eq	40b5e0 <error@@Base+0x9744>  // b.none
  40b5cc:	madd	x8, x22, x23, x8
  40b5d0:	sub	x9, x8, #0x30
  40b5d4:	cmp	x8, x24
  40b5d8:	csel	x9, x25, x9, gt
  40b5dc:	b	40b568 <error@@Base+0x96cc>
  40b5e0:	sub	x9, x8, #0x30
  40b5e4:	b	40b568 <error@@Base+0x96cc>
  40b5e8:	mov	x22, #0xfffffffffffffffe    	// #-2
  40b5ec:	mov	x0, x22
  40b5f0:	ldp	x20, x19, [sp, #64]
  40b5f4:	ldp	x22, x21, [sp, #48]
  40b5f8:	ldp	x24, x23, [sp, #32]
  40b5fc:	ldr	x25, [sp, #16]
  40b600:	ldp	x29, x30, [sp], #80
  40b604:	ret
  40b608:	stp	x29, x30, [sp, #-64]!
  40b60c:	str	x23, [sp, #16]
  40b610:	stp	x22, x21, [sp, #32]
  40b614:	stp	x20, x19, [sp, #48]
  40b618:	mov	x3, x0
  40b61c:	ldr	x22, [x3], #40
  40b620:	mov	x20, x0
  40b624:	mov	x19, x1
  40b628:	mov	x0, x1
  40b62c:	mov	x1, xzr
  40b630:	mov	x2, xzr
  40b634:	mov	x29, sp
  40b638:	bl	4098e8 <error@@Base+0x7a4c>
  40b63c:	str	x0, [x29, #24]
  40b640:	cbz	x0, 40b6d4 <error@@Base+0x9838>
  40b644:	add	x23, x29, #0x18
  40b648:	b	40b65c <error@@Base+0x97c0>
  40b64c:	ldr	x21, [x29, #24]
  40b650:	mov	w8, wzr
  40b654:	cbnz	w8, 40b6b8 <error@@Base+0x981c>
  40b658:	b	40b6d8 <error@@Base+0x983c>
  40b65c:	str	x22, [x0]
  40b660:	ldr	x8, [x23]
  40b664:	ldr	w9, [x8, #48]
  40b668:	orr	w9, w9, #0x40000
  40b66c:	str	w9, [x8, #48]
  40b670:	ldr	x8, [x20, #8]
  40b674:	ldr	x22, [x23]
  40b678:	cbz	x8, 40b694 <error@@Base+0x97f8>
  40b67c:	add	x23, x22, #0x8
  40b680:	mov	x20, x8
  40b684:	b	40b6b8 <error@@Base+0x981c>
  40b688:	ldr	x20, [x8]
  40b68c:	ldr	x22, [x22]
  40b690:	cbz	x20, 40b64c <error@@Base+0x97b0>
  40b694:	mov	x9, x8
  40b698:	mov	x8, x20
  40b69c:	ldr	x20, [x20, #16]
  40b6a0:	cmp	x20, x9
  40b6a4:	b.eq	40b688 <error@@Base+0x97ec>  // b.none
  40b6a8:	cbz	x20, 40b688 <error@@Base+0x97ec>
  40b6ac:	add	x23, x22, #0x10
  40b6b0:	mov	w8, #0x1                   	// #1
  40b6b4:	cbz	w8, 40b6d8 <error@@Base+0x983c>
  40b6b8:	add	x3, x20, #0x28
  40b6bc:	mov	x0, x19
  40b6c0:	mov	x1, xzr
  40b6c4:	mov	x2, xzr
  40b6c8:	bl	4098e8 <error@@Base+0x7a4c>
  40b6cc:	str	x0, [x23]
  40b6d0:	cbnz	x0, 40b65c <error@@Base+0x97c0>
  40b6d4:	mov	x21, xzr
  40b6d8:	mov	x0, x21
  40b6dc:	ldp	x20, x19, [sp, #48]
  40b6e0:	ldp	x22, x21, [sp, #32]
  40b6e4:	ldr	x23, [sp, #16]
  40b6e8:	ldp	x29, x30, [sp], #64
  40b6ec:	ret
  40b6f0:	ldr	w8, [x1, #48]
  40b6f4:	and	w9, w8, #0xff
  40b6f8:	cmp	w9, #0x11
  40b6fc:	b.ne	40b714 <error@@Base+0x9878>  // b.any
  40b700:	ldr	x9, [x1, #40]
  40b704:	cmp	x9, x0
  40b708:	b.ne	40b714 <error@@Base+0x9878>  // b.any
  40b70c:	orr	w8, w8, #0x80000
  40b710:	str	w8, [x1, #48]
  40b714:	mov	w0, wzr
  40b718:	ret
  40b71c:	stp	x29, x30, [sp, #-48]!
  40b720:	stp	x22, x21, [sp, #16]
  40b724:	stp	x20, x19, [sp, #32]
  40b728:	mov	x19, x2
  40b72c:	mov	x20, x1
  40b730:	mov	x22, x0
  40b734:	mov	x29, sp
  40b738:	b	40b748 <error@@Base+0x98ac>
  40b73c:	mov	w9, wzr
  40b740:	mov	x22, x8
  40b744:	cbnz	w9, 40b7bc <error@@Base+0x9920>
  40b748:	mov	x0, x19
  40b74c:	mov	x1, x22
  40b750:	blr	x20
  40b754:	cbnz	w0, 40b7b0 <error@@Base+0x9914>
  40b758:	ldr	x8, [x22, #8]
  40b75c:	cbnz	x8, 40b73c <error@@Base+0x98a0>
  40b760:	mov	x9, xzr
  40b764:	b	40b770 <error@@Base+0x98d4>
  40b768:	ldr	x22, [x9]
  40b76c:	cbz	x22, 40b798 <error@@Base+0x98fc>
  40b770:	ldr	x8, [x22, #16]
  40b774:	mov	x10, x9
  40b778:	mov	x9, x22
  40b77c:	cmp	x8, x10
  40b780:	b.eq	40b768 <error@@Base+0x98cc>  // b.none
  40b784:	cbz	x8, 40b768 <error@@Base+0x98cc>
  40b788:	mov	w9, wzr
  40b78c:	mov	x22, x8
  40b790:	cbnz	w9, 40b744 <error@@Base+0x98a8>
  40b794:	b	40b73c <error@@Base+0x98a0>
  40b798:	mov	x8, xzr
  40b79c:	mov	w21, wzr
  40b7a0:	mov	w9, #0x1                   	// #1
  40b7a4:	mov	x22, x8
  40b7a8:	cbnz	w9, 40b744 <error@@Base+0x98a8>
  40b7ac:	b	40b73c <error@@Base+0x98a0>
  40b7b0:	mov	w9, #0x1                   	// #1
  40b7b4:	mov	w21, w0
  40b7b8:	b	40b744 <error@@Base+0x98a8>
  40b7bc:	mov	w0, w21
  40b7c0:	ldp	x20, x19, [sp, #32]
  40b7c4:	ldp	x22, x21, [sp, #16]
  40b7c8:	ldp	x29, x30, [sp], #48
  40b7cc:	ret
  40b7d0:	ldrb	w8, [x1, #48]
  40b7d4:	cmp	w8, #0x11
  40b7d8:	b.eq	40b81c <error@@Base+0x9980>  // b.none
  40b7dc:	cmp	w8, #0x4
  40b7e0:	b.ne	40b870 <error@@Base+0x99d4>  // b.any
  40b7e4:	ldr	x9, [x0, #224]
  40b7e8:	cbz	x9, 40b814 <error@@Base+0x9978>
  40b7ec:	ldr	x8, [x1, #40]
  40b7f0:	mov	w10, #0x1                   	// #1
  40b7f4:	sbfiz	x8, x8, #3, #32
  40b7f8:	ldr	x8, [x9, x8]
  40b7fc:	str	x8, [x1, #40]
  40b800:	ldr	x9, [x0, #160]
  40b804:	lsl	w8, w10, w8
  40b808:	sxtw	x8, w8
  40b80c:	orr	x8, x9, x8
  40b810:	b	40b86c <error@@Base+0x99d0>
  40b814:	cmp	w8, #0x11
  40b818:	b.ne	40b870 <error@@Base+0x99d4>  // b.any
  40b81c:	ldr	x8, [x1, #8]
  40b820:	cbz	x8, 40b870 <error@@Base+0x99d4>
  40b824:	ldrb	w9, [x8, #48]
  40b828:	cmp	w9, #0x11
  40b82c:	b.ne	40b870 <error@@Base+0x99d4>  // b.any
  40b830:	ldr	x9, [x8, #8]
  40b834:	ldr	x8, [x8, #40]
  40b838:	str	x9, [x1, #8]
  40b83c:	cbz	x9, 40b844 <error@@Base+0x99a8>
  40b840:	str	x1, [x9]
  40b844:	ldr	x9, [x0, #224]
  40b848:	ldr	x10, [x1, #40]
  40b84c:	cmp	x8, #0x3f
  40b850:	ldr	x10, [x9, x10, lsl #3]
  40b854:	str	x10, [x9, x8, lsl #3]
  40b858:	b.gt	40b870 <error@@Base+0x99d4>
  40b85c:	ldr	x9, [x0, #160]
  40b860:	mov	w10, #0x1                   	// #1
  40b864:	lsl	x8, x10, x8
  40b868:	bic	x8, x9, x8
  40b86c:	str	x8, [x0, #160]
  40b870:	mov	w0, wzr
  40b874:	ret
  40b878:	sub	sp, sp, #0x30
  40b87c:	stp	x29, x30, [sp, #16]
  40b880:	add	x29, sp, #0x10
  40b884:	stp	x20, x19, [sp, #32]
  40b888:	stur	wzr, [x29, #-4]
  40b88c:	ldr	x2, [x1, #8]
  40b890:	mov	x19, x1
  40b894:	mov	x20, x0
  40b898:	cbz	x2, 40b8c0 <error@@Base+0x9a24>
  40b89c:	ldrb	w8, [x2, #48]
  40b8a0:	cmp	w8, #0x11
  40b8a4:	b.ne	40b8c0 <error@@Base+0x9a24>  // b.any
  40b8a8:	sub	x0, x29, #0x4
  40b8ac:	mov	x1, x20
  40b8b0:	bl	40bd88 <error@@Base+0x9eec>
  40b8b4:	str	x0, [x19, #8]
  40b8b8:	cbz	x0, 40b8c0 <error@@Base+0x9a24>
  40b8bc:	str	x19, [x0]
  40b8c0:	ldr	x2, [x19, #16]
  40b8c4:	cbz	x2, 40b8ec <error@@Base+0x9a50>
  40b8c8:	ldrb	w8, [x2, #48]
  40b8cc:	cmp	w8, #0x11
  40b8d0:	b.ne	40b8ec <error@@Base+0x9a50>  // b.any
  40b8d4:	sub	x0, x29, #0x4
  40b8d8:	mov	x1, x20
  40b8dc:	bl	40bd88 <error@@Base+0x9eec>
  40b8e0:	str	x0, [x19, #16]
  40b8e4:	cbz	x0, 40b8ec <error@@Base+0x9a50>
  40b8e8:	str	x19, [x0]
  40b8ec:	ldur	w0, [x29, #-4]
  40b8f0:	ldp	x20, x19, [sp, #32]
  40b8f4:	ldp	x29, x30, [sp, #16]
  40b8f8:	add	sp, sp, #0x30
  40b8fc:	ret
  40b900:	stp	x29, x30, [sp, #-32]!
  40b904:	stp	x20, x19, [sp, #16]
  40b908:	ldrb	w8, [x1, #48]
  40b90c:	mov	x19, x1
  40b910:	mov	x29, sp
  40b914:	cmp	w8, #0x10
  40b918:	b.ne	40b938 <error@@Base+0x9a9c>  // b.any
  40b91c:	ldr	x8, [x19, #8]
  40b920:	mov	w0, wzr
  40b924:	ldr	x9, [x8, #24]
  40b928:	str	x9, [x19, #24]
  40b92c:	ldr	x8, [x8, #56]
  40b930:	str	x8, [x19, #56]
  40b934:	b	40b988 <error@@Base+0x9aec>
  40b938:	ldp	x1, x2, [x19, #40]
  40b93c:	mov	x20, x0
  40b940:	str	x19, [x19, #24]
  40b944:	bl	40beac <error@@Base+0xa010>
  40b948:	cmn	x0, #0x1
  40b94c:	str	x0, [x19, #56]
  40b950:	b.eq	40b994 <error@@Base+0x9af8>  // b.none
  40b954:	ldrb	w9, [x19, #48]
  40b958:	cmp	w9, #0xc
  40b95c:	b.ne	40b984 <error@@Base+0x9ae8>  // b.any
  40b960:	ldr	x9, [x20]
  40b964:	mov	x8, x0
  40b968:	ldr	w10, [x19, #40]
  40b96c:	mov	w0, wzr
  40b970:	add	x8, x9, x8, lsl #4
  40b974:	ldr	w9, [x8, #8]
  40b978:	bfi	w9, w10, #8, #10
  40b97c:	str	w9, [x8, #8]
  40b980:	b	40b988 <error@@Base+0x9aec>
  40b984:	mov	w0, wzr
  40b988:	ldp	x20, x19, [sp, #16]
  40b98c:	ldp	x29, x30, [sp], #32
  40b990:	ret
  40b994:	mov	w0, #0xc                   	// #12
  40b998:	b	40b988 <error@@Base+0x9aec>
  40b99c:	ldrb	w8, [x1, #48]
  40b9a0:	cmp	w8, #0x10
  40b9a4:	b.eq	40b9c0 <error@@Base+0x9b24>  // b.none
  40b9a8:	cmp	w8, #0xb
  40b9ac:	b.ne	40b9d0 <error@@Base+0x9b34>  // b.any
  40b9b0:	ldr	x8, [x1, #8]
  40b9b4:	mov	w0, wzr
  40b9b8:	str	x1, [x8, #32]
  40b9bc:	ret
  40b9c0:	ldp	x9, x8, [x1, #8]
  40b9c4:	ldr	x10, [x8, #24]
  40b9c8:	str	x10, [x9, #32]
  40b9cc:	b	40b9e8 <error@@Base+0x9b4c>
  40b9d0:	ldr	x8, [x1, #8]
  40b9d4:	cbz	x8, 40b9e0 <error@@Base+0x9b44>
  40b9d8:	ldr	x9, [x1, #32]
  40b9dc:	str	x9, [x8, #32]
  40b9e0:	ldr	x8, [x1, #16]
  40b9e4:	cbz	x8, 40b9f0 <error@@Base+0x9b54>
  40b9e8:	ldr	x9, [x1, #32]
  40b9ec:	str	x9, [x8, #32]
  40b9f0:	mov	w0, wzr
  40b9f4:	ret
  40b9f8:	stp	x29, x30, [sp, #-16]!
  40b9fc:	ldr	w8, [x1, #48]
  40ba00:	ldr	x9, [x1, #56]
  40ba04:	mov	x29, sp
  40ba08:	and	w10, w8, #0xff
  40ba0c:	sub	w10, w10, #0x2
  40ba10:	cmp	w10, #0xe
  40ba14:	b.hi	40baf0 <error@@Base+0x9c54>  // b.pmore
  40ba18:	adrp	x11, 414000 <error@@Base+0x12164>
  40ba1c:	add	x11, x11, #0x64b
  40ba20:	adr	x12, 40ba34 <error@@Base+0x9b98>
  40ba24:	ldrb	w13, [x11, x10]
  40ba28:	add	x12, x12, x13, lsl #2
  40ba2c:	mov	w2, wzr
  40ba30:	br	x12
  40ba34:	ldr	x8, [x1, #32]
  40ba38:	ldr	x10, [x0, #40]
  40ba3c:	ldr	x1, [x8, #56]
  40ba40:	mov	w8, #0x18                  	// #24
  40ba44:	madd	x0, x9, x8, x10
  40ba48:	bl	40c108 <error@@Base+0xa26c>
  40ba4c:	mov	w2, w0
  40ba50:	b	40bb08 <error@@Base+0x9c6c>
  40ba54:	ldrb	w8, [x0, #176]
  40ba58:	add	x10, x1, #0x20
  40ba5c:	orr	w8, w8, #0x1
  40ba60:	strb	w8, [x0, #176]
  40ba64:	ldp	x8, x11, [x1, #8]
  40ba68:	add	x12, x8, #0x18
  40ba6c:	cmp	x8, #0x0
  40ba70:	csel	x8, x10, x12, eq  // eq = none
  40ba74:	ldr	x8, [x8]
  40ba78:	cmp	x11, #0x0
  40ba7c:	ldr	x1, [x8, #56]
  40ba80:	add	x8, x11, #0x18
  40ba84:	csel	x8, x10, x8, eq  // eq = none
  40ba88:	tbnz	x1, #63, 40bb14 <error@@Base+0x9c78>
  40ba8c:	ldr	x8, [x8]
  40ba90:	ldr	x2, [x8, #56]
  40ba94:	tbnz	x2, #63, 40bb34 <error@@Base+0x9c98>
  40ba98:	ldr	x8, [x0, #40]
  40ba9c:	mov	w10, #0x18                  	// #24
  40baa0:	madd	x0, x9, x10, x8
  40baa4:	bl	40c078 <error@@Base+0xa1dc>
  40baa8:	mov	w2, w0
  40baac:	b	40bb08 <error@@Base+0x9c6c>
  40bab0:	ldr	x8, [x1, #32]
  40bab4:	ldr	x10, [x0, #24]
  40bab8:	ldr	x8, [x8, #56]
  40babc:	str	x8, [x10, x9, lsl #3]
  40bac0:	ldrb	w10, [x1, #48]
  40bac4:	cmp	w10, #0x4
  40bac8:	b.ne	40bae8 <error@@Base+0x9c4c>  // b.any
  40bacc:	ldr	x10, [x0, #40]
  40bad0:	mov	w11, #0x18                  	// #24
  40bad4:	mov	x1, x8
  40bad8:	madd	x0, x9, x11, x10
  40badc:	b	40ba48 <error@@Base+0x9bac>
  40bae0:	ldr	x8, [x1, #32]
  40bae4:	cbnz	x8, 40bb54 <error@@Base+0x9cb8>
  40bae8:	mov	w2, wzr
  40baec:	b	40bb08 <error@@Base+0x9c6c>
  40baf0:	tbnz	w8, #3, 40bb74 <error@@Base+0x9cd8>
  40baf4:	ldr	x8, [x1, #32]
  40baf8:	ldr	x10, [x0, #24]
  40bafc:	mov	w2, wzr
  40bb00:	ldr	x8, [x8, #56]
  40bb04:	str	x8, [x10, x9, lsl #3]
  40bb08:	mov	w0, w2
  40bb0c:	ldp	x29, x30, [sp], #16
  40bb10:	ret
  40bb14:	adrp	x0, 414000 <error@@Base+0x12164>
  40bb18:	adrp	x1, 414000 <error@@Base+0x12164>
  40bb1c:	adrp	x3, 414000 <error@@Base+0x12164>
  40bb20:	add	x0, x0, #0x99f
  40bb24:	add	x1, x1, #0x8b0
  40bb28:	add	x3, x3, #0x96c
  40bb2c:	mov	w2, #0x5af                 	// #1455
  40bb30:	bl	401c70 <__assert_fail@plt>
  40bb34:	adrp	x0, 414000 <error@@Base+0x12164>
  40bb38:	adrp	x1, 414000 <error@@Base+0x12164>
  40bb3c:	adrp	x3, 414000 <error@@Base+0x12164>
  40bb40:	add	x0, x0, #0x9a9
  40bb44:	add	x1, x1, #0x8b0
  40bb48:	add	x3, x3, #0x96c
  40bb4c:	mov	w2, #0x5b0                 	// #1456
  40bb50:	bl	401c70 <__assert_fail@plt>
  40bb54:	adrp	x0, 414000 <error@@Base+0x12164>
  40bb58:	adrp	x1, 414000 <error@@Base+0x12164>
  40bb5c:	adrp	x3, 414000 <error@@Base+0x12164>
  40bb60:	add	x0, x0, #0x959
  40bb64:	add	x1, x1, #0x8b0
  40bb68:	add	x3, x3, #0x96c
  40bb6c:	mov	w2, #0x59f                 	// #1439
  40bb70:	bl	401c70 <__assert_fail@plt>
  40bb74:	adrp	x0, 414000 <error@@Base+0x12164>
  40bb78:	adrp	x1, 414000 <error@@Base+0x12164>
  40bb7c:	adrp	x3, 414000 <error@@Base+0x12164>
  40bb80:	add	x0, x0, #0x9b4
  40bb84:	add	x1, x1, #0x8b0
  40bb88:	add	x3, x3, #0x96c
  40bb8c:	mov	w2, #0x5c2                 	// #1474
  40bb90:	bl	401c70 <__assert_fail@plt>
  40bb94:	sub	sp, sp, #0x60
  40bb98:	stp	x24, x23, [sp, #48]
  40bb9c:	stp	x22, x21, [sp, #64]
  40bba0:	stp	x20, x19, [sp, #80]
  40bba4:	mov	x19, x0
  40bba8:	mov	x8, xzr
  40bbac:	mov	w23, wzr
  40bbb0:	mov	w22, #0x18                  	// #24
  40bbb4:	stp	x29, x30, [sp, #32]
  40bbb8:	add	x29, sp, #0x20
  40bbbc:	b	40bbc4 <error@@Base+0x9d28>
  40bbc0:	add	x8, x8, #0x1
  40bbc4:	ldr	x10, [x19, #16]
  40bbc8:	cmp	x8, x10
  40bbcc:	cset	w9, ne  // ne = any
  40bbd0:	csel	x21, x8, xzr, ne  // ne = any
  40bbd4:	tbnz	w23, #0, 40bbec <error@@Base+0x9d50>
  40bbd8:	cmp	x8, x10
  40bbdc:	b.ne	40bbec <error@@Base+0x9d50>  // b.any
  40bbe0:	mov	w24, #0x2                   	// #2
  40bbe4:	cbnz	w24, 40bc64 <error@@Base+0x9dc8>
  40bbe8:	b	40bbc0 <error@@Base+0x9d24>
  40bbec:	ldr	x8, [x19, #48]
  40bbf0:	and	w23, w23, w9
  40bbf4:	madd	x8, x21, x22, x8
  40bbf8:	ldr	x8, [x8, #8]
  40bbfc:	cbz	x8, 40bc10 <error@@Base+0x9d74>
  40bc00:	mov	w24, #0x4                   	// #4
  40bc04:	mov	x8, x21
  40bc08:	cbnz	w24, 40bc64 <error@@Base+0x9dc8>
  40bc0c:	b	40bbc0 <error@@Base+0x9d24>
  40bc10:	add	x0, sp, #0x8
  40bc14:	mov	w3, #0x1                   	// #1
  40bc18:	mov	x1, x19
  40bc1c:	mov	x2, x21
  40bc20:	mov	w24, #0x1                   	// #1
  40bc24:	bl	40c158 <error@@Base+0xa2bc>
  40bc28:	cbnz	w0, 40bc70 <error@@Base+0x9dd4>
  40bc2c:	ldr	x8, [x19, #48]
  40bc30:	madd	x8, x21, x22, x8
  40bc34:	ldr	x8, [x8, #8]
  40bc38:	cbz	x8, 40bc4c <error@@Base+0x9db0>
  40bc3c:	mov	w24, wzr
  40bc40:	mov	x8, x21
  40bc44:	cbnz	w24, 40bc64 <error@@Base+0x9dc8>
  40bc48:	b	40bbc0 <error@@Base+0x9d24>
  40bc4c:	ldr	x0, [sp, #24]
  40bc50:	bl	401b80 <free@plt>
  40bc54:	mov	w24, wzr
  40bc58:	mov	w23, #0x1                   	// #1
  40bc5c:	mov	x8, x21
  40bc60:	cbz	w24, 40bbc0 <error@@Base+0x9d24>
  40bc64:	cmp	w24, #0x4
  40bc68:	b.eq	40bbc0 <error@@Base+0x9d24>  // b.none
  40bc6c:	b	40bc80 <error@@Base+0x9de4>
  40bc70:	mov	x8, x21
  40bc74:	mov	w20, w0
  40bc78:	cbnz	w24, 40bc64 <error@@Base+0x9dc8>
  40bc7c:	b	40bbc0 <error@@Base+0x9d24>
  40bc80:	cmp	w24, #0x2
  40bc84:	b.ne	40bc8c <error@@Base+0x9df0>  // b.any
  40bc88:	mov	w20, wzr
  40bc8c:	mov	w0, w20
  40bc90:	ldp	x20, x19, [sp, #80]
  40bc94:	ldp	x22, x21, [sp, #64]
  40bc98:	ldp	x24, x23, [sp, #48]
  40bc9c:	ldp	x29, x30, [sp, #32]
  40bca0:	add	sp, sp, #0x60
  40bca4:	ret
  40bca8:	stp	x29, x30, [sp, #-64]!
  40bcac:	stp	x22, x21, [sp, #32]
  40bcb0:	stp	x20, x19, [sp, #48]
  40bcb4:	ldr	x8, [x0, #16]
  40bcb8:	mov	x19, x0
  40bcbc:	str	x23, [sp, #16]
  40bcc0:	mov	x29, sp
  40bcc4:	cbz	x8, 40bcf4 <error@@Base+0x9e58>
  40bcc8:	mov	x8, xzr
  40bccc:	mov	x9, xzr
  40bcd0:	ldr	x10, [x19, #56]
  40bcd4:	add	x9, x9, #0x1
  40bcd8:	add	x10, x10, x8
  40bcdc:	stp	xzr, xzr, [x10]
  40bce0:	str	xzr, [x10, #16]
  40bce4:	ldr	x10, [x19, #16]
  40bce8:	add	x8, x8, #0x18
  40bcec:	cmp	x9, x10
  40bcf0:	b.cc	40bcd0 <error@@Base+0x9e34>  // b.lo, b.ul, b.last
  40bcf4:	ldr	x8, [x19, #16]
  40bcf8:	cbz	x8, 40bd68 <error@@Base+0x9ecc>
  40bcfc:	mov	x20, xzr
  40bd00:	mov	w21, #0x18                  	// #24
  40bd04:	b	40bd18 <error@@Base+0x9e7c>
  40bd08:	ldr	x8, [x19, #16]
  40bd0c:	add	x20, x20, #0x1
  40bd10:	cmp	x20, x8
  40bd14:	b.cs	40bd68 <error@@Base+0x9ecc>  // b.hs, b.nlast
  40bd18:	ldr	x8, [x19, #48]
  40bd1c:	madd	x8, x20, x21, x8
  40bd20:	ldr	x9, [x8, #8]
  40bd24:	cmp	x9, #0x1
  40bd28:	b.lt	40bd08 <error@@Base+0x9e6c>  // b.tstop
  40bd2c:	ldr	x22, [x8, #16]
  40bd30:	mov	x23, xzr
  40bd34:	ldr	x8, [x19, #56]
  40bd38:	ldr	x9, [x22, x23, lsl #3]
  40bd3c:	mov	x1, x20
  40bd40:	madd	x0, x9, x21, x8
  40bd44:	bl	40c9a8 <error@@Base+0xab0c>
  40bd48:	tbz	w0, #0, 40bd80 <error@@Base+0x9ee4>
  40bd4c:	ldr	x8, [x19, #48]
  40bd50:	add	x23, x23, #0x1
  40bd54:	madd	x8, x20, x21, x8
  40bd58:	ldr	x8, [x8, #8]
  40bd5c:	cmp	x23, x8
  40bd60:	b.lt	40bd34 <error@@Base+0x9e98>  // b.tstop
  40bd64:	b	40bd08 <error@@Base+0x9e6c>
  40bd68:	mov	w0, wzr
  40bd6c:	ldp	x20, x19, [sp, #48]
  40bd70:	ldp	x22, x21, [sp, #32]
  40bd74:	ldr	x23, [sp, #16]
  40bd78:	ldp	x29, x30, [sp], #64
  40bd7c:	ret
  40bd80:	mov	w0, #0xc                   	// #12
  40bd84:	b	40bd6c <error@@Base+0x9ed0>
  40bd88:	stp	x29, x30, [sp, #-80]!
  40bd8c:	stp	x24, x23, [sp, #32]
  40bd90:	stp	x22, x21, [sp, #48]
  40bd94:	stp	x20, x19, [sp, #64]
  40bd98:	ldr	x19, [x2, #8]
  40bd9c:	ldr	x23, [x1]
  40bda0:	mov	x20, x2
  40bda4:	mov	x21, x0
  40bda8:	str	x25, [sp, #16]
  40bdac:	mov	x29, sp
  40bdb0:	cbz	x19, 40bdd4 <error@@Base+0x9f38>
  40bdb4:	ldrb	w8, [x1, #56]
  40bdb8:	tbz	w8, #4, 40bdd4 <error@@Base+0x9f38>
  40bdbc:	ldr	x8, [x20, #40]
  40bdc0:	cmp	x8, #0x3f
  40bdc4:	b.gt	40be80 <error@@Base+0x9fe4>
  40bdc8:	ldr	x9, [x23, #160]
  40bdcc:	lsr	x8, x9, x8
  40bdd0:	tbz	w8, #0, 40be80 <error@@Base+0x9fe4>
  40bdd4:	mov	w3, #0x8                   	// #8
  40bdd8:	mov	x0, x23
  40bddc:	mov	x1, xzr
  40bde0:	mov	x2, xzr
  40bde4:	bl	408bf4 <error@@Base+0x6d58>
  40bde8:	mov	x22, x0
  40bdec:	mov	w3, #0x9                   	// #9
  40bdf0:	mov	x0, x23
  40bdf4:	mov	x1, xzr
  40bdf8:	mov	x2, xzr
  40bdfc:	bl	408bf4 <error@@Base+0x6d58>
  40be00:	mov	x24, x0
  40be04:	mov	x25, x0
  40be08:	cbz	x19, 40be24 <error@@Base+0x9f88>
  40be0c:	mov	w3, #0x10                  	// #16
  40be10:	mov	x0, x23
  40be14:	mov	x1, x19
  40be18:	mov	x2, x24
  40be1c:	bl	408bf4 <error@@Base+0x6d58>
  40be20:	mov	x25, x0
  40be24:	mov	w3, #0x10                  	// #16
  40be28:	mov	x0, x23
  40be2c:	mov	x1, x22
  40be30:	mov	x2, x25
  40be34:	bl	408bf4 <error@@Base+0x6d58>
  40be38:	cbz	x24, 40be9c <error@@Base+0xa000>
  40be3c:	cbz	x22, 40be9c <error@@Base+0xa000>
  40be40:	cbz	x25, 40be9c <error@@Base+0xa000>
  40be44:	mov	x19, x0
  40be48:	cbz	x0, 40be9c <error@@Base+0xa000>
  40be4c:	ldr	x8, [x20, #40]
  40be50:	str	x8, [x24, #40]
  40be54:	str	x8, [x22, #40]
  40be58:	ldr	w8, [x20, #48]
  40be5c:	ldr	w9, [x24, #48]
  40be60:	and	w8, w8, #0x80000
  40be64:	and	w9, w9, #0xfff7ffff
  40be68:	orr	w9, w9, w8
  40be6c:	str	w9, [x24, #48]
  40be70:	ldr	w9, [x22, #48]
  40be74:	and	w9, w9, #0xfff7ffff
  40be78:	orr	w8, w9, w8
  40be7c:	str	w8, [x22, #48]
  40be80:	mov	x0, x19
  40be84:	ldp	x20, x19, [sp, #64]
  40be88:	ldp	x22, x21, [sp, #48]
  40be8c:	ldp	x24, x23, [sp, #32]
  40be90:	ldr	x25, [sp, #16]
  40be94:	ldp	x29, x30, [sp], #80
  40be98:	ret
  40be9c:	mov	w8, #0xc                   	// #12
  40bea0:	mov	x19, xzr
  40bea4:	str	w8, [x21]
  40bea8:	b	40be80 <error@@Base+0x9fe4>
  40beac:	stp	x29, x30, [sp, #-80]!
  40beb0:	stp	x26, x25, [sp, #16]
  40beb4:	stp	x24, x23, [sp, #32]
  40beb8:	stp	x22, x21, [sp, #48]
  40bebc:	stp	x20, x19, [sp, #64]
  40bec0:	ldp	x24, x8, [x0, #8]
  40bec4:	mov	x20, x2
  40bec8:	mov	x19, x0
  40becc:	mov	x21, x1
  40bed0:	cmp	x8, x24
  40bed4:	mov	x29, sp
  40bed8:	b.cs	40bfa8 <error@@Base+0xa10c>  // b.hs, b.nlast
  40bedc:	ldr	x8, [x19]
  40bee0:	ldr	x9, [x19, #16]
  40bee4:	add	x8, x8, x9, lsl #4
  40bee8:	stp	x21, x20, [x8]
  40beec:	ldr	x8, [x19]
  40bef0:	ldr	x9, [x19, #16]
  40bef4:	add	x9, x8, x9, lsl #4
  40bef8:	ldr	w10, [x9, #8]
  40befc:	and	w8, w20, #0xff
  40bf00:	cmp	w8, #0x5
  40bf04:	and	w10, w10, #0xfffc00ff
  40bf08:	str	w10, [x9, #8]
  40bf0c:	b.ne	40bf24 <error@@Base+0xa088>  // b.any
  40bf10:	ldr	w9, [x19, #180]
  40bf14:	cmp	w9, #0x1
  40bf18:	b.le	40bf24 <error@@Base+0xa088>
  40bf1c:	mov	w8, #0x100000              	// #1048576
  40bf20:	b	40bf30 <error@@Base+0xa094>
  40bf24:	cmp	w8, #0x6
  40bf28:	cset	w8, eq  // eq = none
  40bf2c:	lsl	w8, w8, #20
  40bf30:	ldr	x9, [x19]
  40bf34:	ldr	x10, [x19, #16]
  40bf38:	add	x9, x9, x10, lsl #4
  40bf3c:	ldr	w10, [x9, #8]
  40bf40:	and	w10, w10, #0xffefffff
  40bf44:	orr	w8, w10, w8
  40bf48:	str	w8, [x9, #8]
  40bf4c:	ldp	x9, x8, [x19, #16]
  40bf50:	mov	x10, #0xffffffffffffffff    	// #-1
  40bf54:	str	x10, [x8, x9, lsl #3]
  40bf58:	ldr	x8, [x19, #40]
  40bf5c:	ldr	x9, [x19, #16]
  40bf60:	mov	w10, #0x18                  	// #24
  40bf64:	madd	x8, x9, x10, x8
  40bf68:	stp	xzr, xzr, [x8]
  40bf6c:	str	xzr, [x8, #16]
  40bf70:	ldr	x8, [x19, #48]
  40bf74:	ldr	x9, [x19, #16]
  40bf78:	madd	x8, x9, x10, x8
  40bf7c:	stp	xzr, xzr, [x8]
  40bf80:	str	xzr, [x8, #16]
  40bf84:	ldr	x0, [x19, #16]
  40bf88:	add	x8, x0, #0x1
  40bf8c:	str	x8, [x19, #16]
  40bf90:	ldp	x20, x19, [sp, #64]
  40bf94:	ldp	x22, x21, [sp, #48]
  40bf98:	ldp	x24, x23, [sp, #32]
  40bf9c:	ldp	x26, x25, [sp, #16]
  40bfa0:	ldp	x29, x30, [sp], #80
  40bfa4:	ret
  40bfa8:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40bfac:	lsl	x26, x24, #1
  40bfb0:	movk	x8, #0xaaa, lsl #48
  40bfb4:	cmp	x26, x8
  40bfb8:	b.hi	40c044 <error@@Base+0xa1a8>  // b.pmore
  40bfbc:	ldr	x0, [x19]
  40bfc0:	lsl	x1, x24, #5
  40bfc4:	bl	401a20 <realloc@plt>
  40bfc8:	cbz	x0, 40c044 <error@@Base+0xa1a8>
  40bfcc:	ldr	x8, [x19, #24]
  40bfd0:	lsl	x23, x24, #4
  40bfd4:	str	x0, [x19]
  40bfd8:	mov	x1, x23
  40bfdc:	mov	x0, x8
  40bfe0:	bl	401a20 <realloc@plt>
  40bfe4:	ldr	x8, [x19, #32]
  40bfe8:	mov	x22, x0
  40bfec:	mov	x1, x23
  40bff0:	mov	x0, x8
  40bff4:	bl	401a20 <realloc@plt>
  40bff8:	mov	x23, x0
  40bffc:	ldr	x0, [x19, #40]
  40c000:	add	x8, x24, x24, lsl #1
  40c004:	lsl	x25, x8, #4
  40c008:	mov	x1, x25
  40c00c:	bl	401a20 <realloc@plt>
  40c010:	ldr	x8, [x19, #48]
  40c014:	mov	x24, x0
  40c018:	mov	x1, x25
  40c01c:	mov	x0, x8
  40c020:	bl	401a20 <realloc@plt>
  40c024:	cbz	x22, 40c04c <error@@Base+0xa1b0>
  40c028:	cbz	x23, 40c04c <error@@Base+0xa1b0>
  40c02c:	cbz	x24, 40c04c <error@@Base+0xa1b0>
  40c030:	cbz	x0, 40c04c <error@@Base+0xa1b0>
  40c034:	stp	x22, x23, [x19, #24]
  40c038:	stp	x24, x0, [x19, #40]
  40c03c:	str	x26, [x19, #8]
  40c040:	b	40bedc <error@@Base+0xa040>
  40c044:	mov	x0, #0xffffffffffffffff    	// #-1
  40c048:	b	40bf90 <error@@Base+0xa0f4>
  40c04c:	mov	x19, x0
  40c050:	mov	x0, x22
  40c054:	bl	401b80 <free@plt>
  40c058:	mov	x0, x23
  40c05c:	bl	401b80 <free@plt>
  40c060:	mov	x0, x24
  40c064:	bl	401b80 <free@plt>
  40c068:	mov	x0, x19
  40c06c:	bl	401b80 <free@plt>
  40c070:	mov	x0, #0xffffffffffffffff    	// #-1
  40c074:	b	40bf90 <error@@Base+0xa0f4>
  40c078:	stp	x29, x30, [sp, #-48]!
  40c07c:	mov	w8, #0x2                   	// #2
  40c080:	str	x21, [sp, #16]
  40c084:	stp	x20, x19, [sp, #32]
  40c088:	mov	x21, x0
  40c08c:	str	x8, [x0]
  40c090:	mov	w0, #0x10                  	// #16
  40c094:	mov	x29, sp
  40c098:	mov	x20, x2
  40c09c:	mov	x19, x1
  40c0a0:	bl	401970 <malloc@plt>
  40c0a4:	str	x0, [x21, #16]
  40c0a8:	cbz	x0, 40c100 <error@@Base+0xa264>
  40c0ac:	cmp	x19, x20
  40c0b0:	b.ne	40c0cc <error@@Base+0xa230>  // b.any
  40c0b4:	ldr	x8, [x21, #16]
  40c0b8:	mov	w9, #0x1                   	// #1
  40c0bc:	mov	w0, wzr
  40c0c0:	str	x9, [x21, #8]
  40c0c4:	str	x19, [x8]
  40c0c8:	b	40c0f0 <error@@Base+0xa254>
  40c0cc:	ldr	x8, [x21, #16]
  40c0d0:	mov	w9, #0x2                   	// #2
  40c0d4:	cmp	x19, x20
  40c0d8:	mov	w0, wzr
  40c0dc:	str	x9, [x21, #8]
  40c0e0:	b.ge	40c0ec <error@@Base+0xa250>  // b.tcont
  40c0e4:	stp	x19, x20, [x8]
  40c0e8:	b	40c0f0 <error@@Base+0xa254>
  40c0ec:	stp	x20, x19, [x8]
  40c0f0:	ldp	x20, x19, [sp, #32]
  40c0f4:	ldr	x21, [sp, #16]
  40c0f8:	ldp	x29, x30, [sp], #48
  40c0fc:	ret
  40c100:	mov	w0, #0xc                   	// #12
  40c104:	b	40c0f0 <error@@Base+0xa254>
  40c108:	stp	x29, x30, [sp, #-32]!
  40c10c:	mov	w8, #0x1                   	// #1
  40c110:	stp	x20, x19, [sp, #16]
  40c114:	mov	x19, x0
  40c118:	stp	x8, x8, [x0]
  40c11c:	mov	w0, #0x8                   	// #8
  40c120:	mov	x29, sp
  40c124:	mov	x20, x1
  40c128:	bl	401970 <malloc@plt>
  40c12c:	str	x0, [x19, #16]
  40c130:	cbz	x0, 40c14c <error@@Base+0xa2b0>
  40c134:	mov	x8, x0
  40c138:	mov	w0, wzr
  40c13c:	str	x20, [x8]
  40c140:	ldp	x20, x19, [sp, #16]
  40c144:	ldp	x29, x30, [sp], #32
  40c148:	ret
  40c14c:	stp	xzr, xzr, [x19]
  40c150:	mov	w0, #0xc                   	// #12
  40c154:	b	40c140 <error@@Base+0xa2a4>
  40c158:	sub	sp, sp, #0x90
  40c15c:	stp	x29, x30, [sp, #48]
  40c160:	stp	x26, x25, [sp, #80]
  40c164:	stp	x24, x23, [sp, #96]
  40c168:	stp	x22, x21, [sp, #112]
  40c16c:	stp	x20, x19, [sp, #128]
  40c170:	ldr	x8, [x1, #40]
  40c174:	mov	w9, #0x18                  	// #24
  40c178:	mov	x22, x1
  40c17c:	mov	x19, x0
  40c180:	madd	x8, x2, x9, x8
  40c184:	ldr	x8, [x8, #8]
  40c188:	add	x0, sp, #0x18
  40c18c:	str	x27, [sp, #64]
  40c190:	add	x29, sp, #0x30
  40c194:	add	x1, x8, #0x1
  40c198:	mov	w21, w3
  40c19c:	mov	x20, x2
  40c1a0:	bl	40c3b0 <error@@Base+0xa514>
  40c1a4:	cbnz	w0, 40c3a0 <error@@Base+0xa504>
  40c1a8:	ldr	x8, [x22, #48]
  40c1ac:	mov	w9, #0x18                  	// #24
  40c1b0:	madd	x8, x20, x9, x8
  40c1b4:	mov	x9, #0xffffffffffffffff    	// #-1
  40c1b8:	str	x9, [x8, #8]
  40c1bc:	ldr	x8, [x22]
  40c1c0:	add	x9, x8, x20, lsl #4
  40c1c4:	ldr	w9, [x9, #8]
  40c1c8:	ubfx	w4, w9, #8, #10
  40c1cc:	cbz	w4, 40c218 <error@@Base+0xa37c>
  40c1d0:	ldr	x9, [x22, #40]
  40c1d4:	mov	w10, #0x18                  	// #24
  40c1d8:	madd	x10, x20, x10, x9
  40c1dc:	ldr	x10, [x10, #8]
  40c1e0:	cbz	x10, 40c218 <error@@Base+0xa37c>
  40c1e4:	mov	w10, #0x18                  	// #24
  40c1e8:	madd	x9, x20, x10, x9
  40c1ec:	ldr	x9, [x9, #16]
  40c1f0:	ldr	x9, [x9]
  40c1f4:	add	x8, x8, x9, lsl #4
  40c1f8:	ldrb	w8, [x8, #10]
  40c1fc:	tbnz	w8, #2, 40c218 <error@@Base+0xa37c>
  40c200:	mov	x0, x22
  40c204:	mov	x1, x20
  40c208:	mov	x2, x20
  40c20c:	mov	x3, x20
  40c210:	bl	40c3ec <error@@Base+0xa550>
  40c214:	cbnz	w0, 40c3a0 <error@@Base+0xa504>
  40c218:	ldr	x8, [x22]
  40c21c:	add	x8, x8, x20, lsl #4
  40c220:	ldrb	w8, [x8, #8]
  40c224:	tbz	w8, #3, 40c314 <error@@Base+0xa478>
  40c228:	ldr	x8, [x22, #40]
  40c22c:	mov	w9, #0x18                  	// #24
  40c230:	madd	x9, x20, x9, x8
  40c234:	ldr	x9, [x9, #8]
  40c238:	cmp	x9, #0x1
  40c23c:	b.lt	40c314 <error@@Base+0xa478>  // b.tstop
  40c240:	mov	w27, wzr
  40c244:	mov	x25, xzr
  40c248:	mov	w26, #0x18                  	// #24
  40c24c:	madd	x8, x20, x26, x8
  40c250:	ldr	x8, [x8, #16]
  40c254:	ldr	x24, [x8, x25, lsl #3]
  40c258:	ldr	x8, [x22, #48]
  40c25c:	madd	x9, x24, x26, x8
  40c260:	ldr	x9, [x9, #8]
  40c264:	cmn	x9, #0x1
  40c268:	b.eq	40c28c <error@@Base+0xa3f0>  // b.none
  40c26c:	cbnz	x9, 40c294 <error@@Base+0xa3f8>
  40c270:	mov	x0, sp
  40c274:	mov	x1, x22
  40c278:	mov	x2, x24
  40c27c:	mov	w3, wzr
  40c280:	bl	40c158 <error@@Base+0xa2bc>
  40c284:	cbz	w0, 40c2a8 <error@@Base+0xa40c>
  40c288:	b	40c308 <error@@Base+0xa46c>
  40c28c:	mov	w8, #0x4                   	// #4
  40c290:	b	40c2dc <error@@Base+0xa440>
  40c294:	madd	x8, x24, x26, x8
  40c298:	ldr	x9, [x8, #16]
  40c29c:	ldr	q0, [x8]
  40c2a0:	str	x9, [sp, #16]
  40c2a4:	str	q0, [sp]
  40c2a8:	add	x0, sp, #0x18
  40c2ac:	mov	x1, sp
  40c2b0:	bl	40c618 <error@@Base+0xa77c>
  40c2b4:	cbnz	w0, 40c308 <error@@Base+0xa46c>
  40c2b8:	ldr	x8, [x22, #48]
  40c2bc:	madd	x8, x24, x26, x8
  40c2c0:	ldr	x8, [x8, #8]
  40c2c4:	cbz	x8, 40c2d0 <error@@Base+0xa434>
  40c2c8:	mov	w8, wzr
  40c2cc:	b	40c2e0 <error@@Base+0xa444>
  40c2d0:	ldr	x0, [sp, #16]
  40c2d4:	bl	401b80 <free@plt>
  40c2d8:	mov	w8, wzr
  40c2dc:	mov	w27, #0x1                   	// #1
  40c2e0:	orr	w8, w8, #0x4
  40c2e4:	cmp	w8, #0x4
  40c2e8:	b.ne	40c370 <error@@Base+0xa4d4>  // b.any
  40c2ec:	ldr	x8, [x22, #40]
  40c2f0:	add	x25, x25, #0x1
  40c2f4:	madd	x9, x20, x26, x8
  40c2f8:	ldr	x9, [x9, #8]
  40c2fc:	cmp	x25, x9
  40c300:	b.lt	40c24c <error@@Base+0xa3b0>  // b.tstop
  40c304:	b	40c394 <error@@Base+0xa4f8>
  40c308:	mov	w8, #0x1                   	// #1
  40c30c:	mov	w23, w0
  40c310:	b	40c2e0 <error@@Base+0xa444>
  40c314:	mov	w23, #0x1                   	// #1
  40c318:	add	x0, sp, #0x18
  40c31c:	mov	x1, x20
  40c320:	bl	40c7a8 <error@@Base+0xa90c>
  40c324:	tbz	w0, #0, 40c3a8 <error@@Base+0xa50c>
  40c328:	ldr	x8, [x22, #48]
  40c32c:	orr	w9, w23, w21
  40c330:	tbz	w9, #0, 40c350 <error@@Base+0xa4b4>
  40c334:	ldr	x9, [sp, #40]
  40c338:	ldur	q0, [sp, #24]
  40c33c:	mov	w10, #0x18                  	// #24
  40c340:	madd	x8, x20, x10, x8
  40c344:	str	x9, [x8, #16]
  40c348:	str	q0, [x8]
  40c34c:	b	40c35c <error@@Base+0xa4c0>
  40c350:	mov	w9, #0x18                  	// #24
  40c354:	madd	x8, x20, x9, x8
  40c358:	str	xzr, [x8, #8]
  40c35c:	ldr	x8, [sp, #40]
  40c360:	ldur	q0, [sp, #24]
  40c364:	mov	w23, wzr
  40c368:	str	x8, [x19, #16]
  40c36c:	str	q0, [x19]
  40c370:	mov	w0, w23
  40c374:	ldp	x20, x19, [sp, #128]
  40c378:	ldp	x22, x21, [sp, #112]
  40c37c:	ldp	x24, x23, [sp, #96]
  40c380:	ldp	x26, x25, [sp, #80]
  40c384:	ldr	x27, [sp, #64]
  40c388:	ldp	x29, x30, [sp, #48]
  40c38c:	add	sp, sp, #0x90
  40c390:	ret
  40c394:	tst	w27, #0x1
  40c398:	cset	w23, eq  // eq = none
  40c39c:	b	40c318 <error@@Base+0xa47c>
  40c3a0:	mov	w23, w0
  40c3a4:	b	40c370 <error@@Base+0xa4d4>
  40c3a8:	mov	w23, #0xc                   	// #12
  40c3ac:	b	40c370 <error@@Base+0xa4d4>
  40c3b0:	stp	x29, x30, [sp, #-32]!
  40c3b4:	str	x19, [sp, #16]
  40c3b8:	mov	x19, x0
  40c3bc:	stp	x1, xzr, [x0]
  40c3c0:	lsl	x0, x1, #3
  40c3c4:	mov	x29, sp
  40c3c8:	bl	401970 <malloc@plt>
  40c3cc:	str	x0, [x19, #16]
  40c3d0:	ldr	x19, [sp, #16]
  40c3d4:	cmp	x0, #0x0
  40c3d8:	mov	w8, #0xc                   	// #12
  40c3dc:	csel	w8, w8, wzr, eq  // eq = none
  40c3e0:	mov	w0, w8
  40c3e4:	ldp	x29, x30, [sp], #32
  40c3e8:	ret
  40c3ec:	stp	x29, x30, [sp, #-96]!
  40c3f0:	stp	x28, x27, [sp, #16]
  40c3f4:	stp	x24, x23, [sp, #48]
  40c3f8:	stp	x22, x21, [sp, #64]
  40c3fc:	stp	x20, x19, [sp, #80]
  40c400:	mov	w19, w4
  40c404:	mov	x20, x3
  40c408:	mov	x24, x2
  40c40c:	mov	x23, x1
  40c410:	mov	x21, x0
  40c414:	mov	w27, #0x18                  	// #24
  40c418:	mov	w28, #0xc                   	// #12
  40c41c:	stp	x26, x25, [sp, #32]
  40c420:	mov	x29, sp
  40c424:	b	40c43c <error@@Base+0xa5a0>
  40c428:	ldr	x8, [x21, #24]
  40c42c:	ldr	x9, [x8, x23, lsl #3]
  40c430:	str	x9, [x8, x24, lsl #3]
  40c434:	mov	w8, #0x2                   	// #2
  40c438:	cbnz	w8, 40c5ec <error@@Base+0xa750>
  40c43c:	ldr	x8, [x21]
  40c440:	add	x8, x8, x23, lsl #4
  40c444:	ldrb	w9, [x8, #8]!
  40c448:	cmp	w9, #0x4
  40c44c:	b.ne	40c490 <error@@Base+0xa5f4>  // b.any
  40c450:	ldr	x8, [x21, #24]
  40c454:	ldr	x9, [x21, #40]
  40c458:	mov	x0, x21
  40c45c:	mov	w2, w19
  40c460:	ldr	x25, [x8, x23, lsl #3]
  40c464:	madd	x8, x24, x27, x9
  40c468:	str	xzr, [x8, #8]
  40c46c:	mov	x1, x25
  40c470:	bl	40c894 <error@@Base+0xa9f8>
  40c474:	cmn	x0, #0x1
  40c478:	b.eq	40c5d0 <error@@Base+0xa734>  // b.none
  40c47c:	ldr	x8, [x21, #24]
  40c480:	mov	x26, x0
  40c484:	ldr	x9, [x8, x23, lsl #3]
  40c488:	str	x9, [x8, x24, lsl #3]
  40c48c:	b	40c550 <error@@Base+0xa6b4>
  40c490:	ldr	x26, [x21, #40]
  40c494:	madd	x9, x23, x27, x26
  40c498:	ldr	x9, [x9, #8]
  40c49c:	cbz	x9, 40c428 <error@@Base+0xa58c>
  40c4a0:	madd	x10, x23, x27, x26
  40c4a4:	ldr	x10, [x10, #16]
  40c4a8:	cmp	x9, #0x1
  40c4ac:	ldr	x25, [x10]
  40c4b0:	madd	x10, x24, x27, x26
  40c4b4:	str	xzr, [x10, #8]
  40c4b8:	b.ne	40c4ec <error@@Base+0xa650>  // b.any
  40c4bc:	cmp	x23, x20
  40c4c0:	b.ne	40c528 <error@@Base+0xa68c>  // b.any
  40c4c4:	cmp	x24, x23
  40c4c8:	b.eq	40c528 <error@@Base+0xa68c>  // b.none
  40c4cc:	madd	x0, x24, x27, x26
  40c4d0:	mov	x1, x25
  40c4d4:	bl	40c7a8 <error@@Base+0xa90c>
  40c4d8:	tst	w0, #0x1
  40c4dc:	mov	w8, #0x1                   	// #1
  40c4e0:	cinc	w8, w8, ne  // ne = any
  40c4e4:	csel	w22, w22, w28, ne  // ne = any
  40c4e8:	b	40c438 <error@@Base+0xa59c>
  40c4ec:	mov	x0, x21
  40c4f0:	mov	x1, x25
  40c4f4:	mov	w2, w19
  40c4f8:	bl	40c930 <error@@Base+0xaa94>
  40c4fc:	cmn	x0, #0x1
  40c500:	b.eq	40c574 <error@@Base+0xa6d8>  // b.none
  40c504:	mov	x1, x0
  40c508:	madd	x0, x24, x27, x26
  40c50c:	bl	40c7a8 <error@@Base+0xa90c>
  40c510:	tbz	w0, #0, 40c5d0 <error@@Base+0xa734>
  40c514:	ldr	x8, [x21, #40]
  40c518:	madd	x8, x23, x27, x8
  40c51c:	ldr	x8, [x8, #16]
  40c520:	ldr	x25, [x8, #8]
  40c524:	b	40c534 <error@@Base+0xa698>
  40c528:	ldr	w8, [x8]
  40c52c:	ubfx	w8, w8, #8, #10
  40c530:	orr	w19, w8, w19
  40c534:	mov	x0, x21
  40c538:	mov	x1, x25
  40c53c:	mov	w2, w19
  40c540:	bl	40c894 <error@@Base+0xa9f8>
  40c544:	cmn	x0, #0x1
  40c548:	b.eq	40c5d0 <error@@Base+0xa734>  // b.none
  40c54c:	mov	x26, x0
  40c550:	ldr	x8, [x21, #40]
  40c554:	mov	x1, x26
  40c558:	madd	x0, x24, x27, x8
  40c55c:	bl	40c7a8 <error@@Base+0xa90c>
  40c560:	tbz	w0, #0, 40c5d0 <error@@Base+0xa734>
  40c564:	mov	w8, wzr
  40c568:	mov	x23, x25
  40c56c:	mov	x24, x26
  40c570:	b	40c438 <error@@Base+0xa59c>
  40c574:	mov	x0, x21
  40c578:	mov	x1, x25
  40c57c:	mov	w2, w19
  40c580:	bl	40c894 <error@@Base+0xa9f8>
  40c584:	cmn	x0, #0x1
  40c588:	b.eq	40c5dc <error@@Base+0xa740>  // b.none
  40c58c:	ldr	x8, [x21, #40]
  40c590:	mov	x26, x0
  40c594:	mov	x1, x26
  40c598:	madd	x0, x24, x27, x8
  40c59c:	bl	40c7a8 <error@@Base+0xa90c>
  40c5a0:	tbz	w0, #0, 40c5dc <error@@Base+0xa740>
  40c5a4:	mov	x0, x21
  40c5a8:	mov	x1, x25
  40c5ac:	mov	x2, x26
  40c5b0:	mov	x3, x20
  40c5b4:	mov	w4, w19
  40c5b8:	bl	40c3ec <error@@Base+0xa550>
  40c5bc:	cmp	w0, #0x0
  40c5c0:	cset	w8, ne  // ne = any
  40c5c4:	csel	w22, w22, w0, eq  // eq = none
  40c5c8:	cbnz	w8, 40c438 <error@@Base+0xa59c>
  40c5cc:	b	40c514 <error@@Base+0xa678>
  40c5d0:	mov	w22, #0xc                   	// #12
  40c5d4:	mov	w8, #0x1                   	// #1
  40c5d8:	b	40c438 <error@@Base+0xa59c>
  40c5dc:	mov	w22, #0xc                   	// #12
  40c5e0:	mov	w8, #0x1                   	// #1
  40c5e4:	cbnz	w8, 40c438 <error@@Base+0xa59c>
  40c5e8:	b	40c514 <error@@Base+0xa678>
  40c5ec:	cmp	w8, #0x2
  40c5f0:	b.ne	40c5f8 <error@@Base+0xa75c>  // b.any
  40c5f4:	mov	w22, wzr
  40c5f8:	mov	w0, w22
  40c5fc:	ldp	x20, x19, [sp, #80]
  40c600:	ldp	x22, x21, [sp, #64]
  40c604:	ldp	x24, x23, [sp, #48]
  40c608:	ldp	x26, x25, [sp, #32]
  40c60c:	ldp	x28, x27, [sp, #16]
  40c610:	ldp	x29, x30, [sp], #96
  40c614:	ret
  40c618:	stp	x29, x30, [sp, #-48]!
  40c61c:	str	x21, [sp, #16]
  40c620:	stp	x20, x19, [sp, #32]
  40c624:	mov	x29, sp
  40c628:	cbz	x1, 40c710 <error@@Base+0xa874>
  40c62c:	ldr	x8, [x1, #8]
  40c630:	mov	x20, x1
  40c634:	cbz	x8, 40c710 <error@@Base+0xa874>
  40c638:	ldp	x9, x10, [x0]
  40c63c:	mov	x19, x0
  40c640:	add	x10, x10, x8, lsl #1
  40c644:	cmp	x9, x10
  40c648:	b.ge	40c66c <error@@Base+0xa7d0>  // b.tcont
  40c64c:	ldr	x0, [x19, #16]
  40c650:	add	x21, x9, x8
  40c654:	lsl	x1, x21, #4
  40c658:	bl	401a20 <realloc@plt>
  40c65c:	cbz	x0, 40c7a0 <error@@Base+0xa904>
  40c660:	lsl	x8, x21, #1
  40c664:	str	x0, [x19, #16]
  40c668:	str	x8, [x19]
  40c66c:	ldr	x11, [x19, #8]
  40c670:	ldr	x10, [x20, #8]
  40c674:	cbz	x11, 40c78c <error@@Base+0xa8f0>
  40c678:	sub	x8, x10, #0x1
  40c67c:	sub	x9, x11, #0x1
  40c680:	orr	x12, x8, x9
  40c684:	add	x21, x11, x10, lsl #1
  40c688:	tbnz	x12, #63, 40c6d4 <error@@Base+0xa838>
  40c68c:	ldr	x10, [x19, #16]
  40c690:	ldr	x11, [x20, #16]
  40c694:	b	40c6ac <error@@Base+0xa810>
  40c698:	sub	x8, x8, #0x1
  40c69c:	sub	x21, x21, #0x1
  40c6a0:	str	x12, [x10, x21, lsl #3]
  40c6a4:	orr	x12, x8, x9
  40c6a8:	tbnz	x12, #63, 40c6d4 <error@@Base+0xa838>
  40c6ac:	ldr	x13, [x10, x9, lsl #3]
  40c6b0:	ldr	x12, [x11, x8, lsl #3]
  40c6b4:	cmp	x13, x12
  40c6b8:	b.ne	40c6c4 <error@@Base+0xa828>  // b.any
  40c6bc:	sub	x8, x8, #0x1
  40c6c0:	b	40c6c8 <error@@Base+0xa82c>
  40c6c4:	b.lt	40c698 <error@@Base+0xa7fc>  // b.tstop
  40c6c8:	sub	x9, x9, #0x1
  40c6cc:	orr	x12, x8, x9
  40c6d0:	tbz	x12, #63, 40c6ac <error@@Base+0xa810>
  40c6d4:	tbnz	x8, #63, 40c6f4 <error@@Base+0xa858>
  40c6d8:	ldr	x9, [x19, #16]
  40c6dc:	ldr	x1, [x20, #16]
  40c6e0:	add	x8, x8, #0x1
  40c6e4:	sub	x21, x21, x8
  40c6e8:	add	x0, x9, x21, lsl #3
  40c6ec:	lsl	x2, x8, #3
  40c6f0:	bl	401840 <memcpy@plt>
  40c6f4:	ldr	x9, [x19, #8]
  40c6f8:	ldr	x8, [x20, #8]
  40c6fc:	add	x8, x9, x8, lsl #1
  40c700:	sub	x8, x8, #0x1
  40c704:	sub	x10, x8, x21
  40c708:	adds	x11, x10, #0x1
  40c70c:	b.cc	40c724 <error@@Base+0xa888>  // b.lo, b.ul, b.last
  40c710:	mov	w0, wzr
  40c714:	ldp	x20, x19, [sp, #32]
  40c718:	ldr	x21, [sp, #16]
  40c71c:	ldp	x29, x30, [sp], #48
  40c720:	ret
  40c724:	ldr	x0, [x19, #16]
  40c728:	sub	x10, x9, #0x1
  40c72c:	add	x9, x11, x9
  40c730:	str	x9, [x19, #8]
  40c734:	add	x9, x0, x10, lsl #3
  40c738:	lsl	x2, x11, #3
  40c73c:	neg	x11, x11
  40c740:	ldr	x12, [x0, x8, lsl #3]
  40c744:	ldr	x13, [x0, x10, lsl #3]
  40c748:	cmp	x12, x13
  40c74c:	b.le	40c768 <error@@Base+0xa8cc>
  40c750:	sub	x8, x8, #0x1
  40c754:	str	x12, [x9, x2]
  40c758:	adds	x11, x11, #0x1
  40c75c:	sub	x2, x2, #0x8
  40c760:	b.cc	40c740 <error@@Base+0xa8a4>  // b.lo, b.ul, b.last
  40c764:	b	40c710 <error@@Base+0xa874>
  40c768:	str	x13, [x9, x2]
  40c76c:	cmp	x10, #0x0
  40c770:	sub	x10, x10, #0x1
  40c774:	neg	x11, x11
  40c778:	sub	x9, x9, #0x8
  40c77c:	b.gt	40c738 <error@@Base+0xa89c>
  40c780:	add	x1, x0, x21, lsl #3
  40c784:	bl	401840 <memcpy@plt>
  40c788:	b	40c710 <error@@Base+0xa874>
  40c78c:	str	x10, [x19, #8]
  40c790:	ldp	x8, x1, [x20, #8]
  40c794:	ldr	x0, [x19, #16]
  40c798:	lsl	x2, x8, #3
  40c79c:	b	40c784 <error@@Base+0xa8e8>
  40c7a0:	mov	w0, #0xc                   	// #12
  40c7a4:	b	40c714 <error@@Base+0xa878>
  40c7a8:	stp	x29, x30, [sp, #-32]!
  40c7ac:	stp	x20, x19, [sp, #16]
  40c7b0:	ldr	x8, [x0]
  40c7b4:	mov	x19, x0
  40c7b8:	mov	x20, x1
  40c7bc:	mov	x29, sp
  40c7c0:	cbz	x8, 40c7e8 <error@@Base+0xa94c>
  40c7c4:	ldr	x9, [x19, #8]
  40c7c8:	cbnz	x9, 40c808 <error@@Base+0xa96c>
  40c7cc:	ldr	x8, [x19, #16]
  40c7d0:	str	x20, [x8]
  40c7d4:	ldr	x8, [x19, #8]
  40c7d8:	mov	w0, #0x1                   	// #1
  40c7dc:	add	x8, x8, #0x1
  40c7e0:	str	x8, [x19, #8]
  40c7e4:	b	40c7fc <error@@Base+0xa960>
  40c7e8:	mov	x0, x19
  40c7ec:	mov	x1, x20
  40c7f0:	bl	40c108 <error@@Base+0xa26c>
  40c7f4:	cmp	w0, #0x0
  40c7f8:	cset	w0, eq  // eq = none
  40c7fc:	ldp	x20, x19, [sp, #16]
  40c800:	ldp	x29, x30, [sp], #32
  40c804:	ret
  40c808:	cmp	x8, x9
  40c80c:	b.ne	40c82c <error@@Base+0xa990>  // b.any
  40c810:	ldr	x0, [x19, #16]
  40c814:	lsl	x9, x8, #1
  40c818:	lsl	x1, x8, #4
  40c81c:	str	x9, [x19]
  40c820:	bl	401a20 <realloc@plt>
  40c824:	cbz	x0, 40c7fc <error@@Base+0xa960>
  40c828:	str	x0, [x19, #16]
  40c82c:	ldp	x9, x8, [x19, #8]
  40c830:	ldr	x10, [x8]
  40c834:	cmp	x10, x20
  40c838:	b.le	40c864 <error@@Base+0xa9c8>
  40c83c:	cmp	x9, #0x1
  40c840:	b.lt	40c88c <error@@Base+0xa9f0>  // b.tstop
  40c844:	mov	x10, x9
  40c848:	add	x11, x8, x10, lsl #3
  40c84c:	ldur	x12, [x11, #-8]
  40c850:	subs	x9, x10, #0x1
  40c854:	mov	x10, x9
  40c858:	str	x12, [x11]
  40c85c:	b.gt	40c848 <error@@Base+0xa9ac>
  40c860:	b	40c88c <error@@Base+0xa9f0>
  40c864:	add	x10, x8, x9, lsl #3
  40c868:	ldur	x10, [x10, #-8]
  40c86c:	cmp	x10, x20
  40c870:	b.le	40c88c <error@@Base+0xa9f0>
  40c874:	add	x11, x8, x9, lsl #3
  40c878:	str	x10, [x11]
  40c87c:	ldur	x10, [x11, #-16]
  40c880:	sub	x9, x9, #0x1
  40c884:	cmp	x10, x20
  40c888:	b.gt	40c874 <error@@Base+0xa9d8>
  40c88c:	str	x20, [x8, x9, lsl #3]
  40c890:	b	40c7d4 <error@@Base+0xa938>
  40c894:	stp	x29, x30, [sp, #-48]!
  40c898:	stp	x20, x19, [sp, #32]
  40c89c:	ldr	x8, [x0]
  40c8a0:	str	x21, [sp, #16]
  40c8a4:	mov	x19, x1
  40c8a8:	mov	w21, w2
  40c8ac:	add	x8, x8, x1, lsl #4
  40c8b0:	ldp	x1, x8, [x8]
  40c8b4:	mov	x29, sp
  40c8b8:	mov	x20, x0
  40c8bc:	mov	x2, x8
  40c8c0:	bl	40beac <error@@Base+0xa010>
  40c8c4:	cmn	x0, #0x1
  40c8c8:	b.eq	40c920 <error@@Base+0xaa84>  // b.none
  40c8cc:	ldr	x8, [x20]
  40c8d0:	lsl	x9, x0, #4
  40c8d4:	add	x8, x8, x9
  40c8d8:	ldr	w10, [x8, #8]
  40c8dc:	bfi	w10, w21, #8, #10
  40c8e0:	str	w10, [x8, #8]
  40c8e4:	ldr	x8, [x20]
  40c8e8:	add	x10, x8, x19, lsl #4
  40c8ec:	ldr	w10, [x10, #8]
  40c8f0:	add	x8, x8, x9
  40c8f4:	ldr	w11, [x8, #8]
  40c8f8:	and	w10, w10, #0x3ff00
  40c8fc:	orr	w10, w10, w11
  40c900:	str	w10, [x8, #8]
  40c904:	ldr	x8, [x20]
  40c908:	add	x8, x8, x9
  40c90c:	ldr	w9, [x8, #8]
  40c910:	orr	w9, w9, #0x40000
  40c914:	str	w9, [x8, #8]
  40c918:	ldr	x8, [x20, #32]
  40c91c:	str	x19, [x8, x0, lsl #3]
  40c920:	ldp	x20, x19, [sp, #32]
  40c924:	ldr	x21, [sp, #16]
  40c928:	ldp	x29, x30, [sp], #48
  40c92c:	ret
  40c930:	ldr	x11, [x0, #16]
  40c934:	mov	x8, #0xffffffffffffffff    	// #-1
  40c938:	sub	x9, x11, #0x1
  40c93c:	cmp	x9, #0x1
  40c940:	b.lt	40c998 <error@@Base+0xaafc>  // b.tstop
  40c944:	ldr	x10, [x0]
  40c948:	add	x10, x10, x9, lsl #4
  40c94c:	ldr	w12, [x10, #8]
  40c950:	tbz	w12, #18, 40c998 <error@@Base+0xaafc>
  40c954:	ldr	x10, [x0, #32]
  40c958:	lsl	x8, x11, #4
  40c95c:	sub	x11, x8, #0x18
  40c960:	ldr	x8, [x10, x9, lsl #3]
  40c964:	cmp	x8, x1
  40c968:	b.ne	40c978 <error@@Base+0xaadc>  // b.any
  40c96c:	ubfx	w8, w12, #8, #10
  40c970:	cmp	w8, w2
  40c974:	b.eq	40c9a0 <error@@Base+0xab04>  // b.none
  40c978:	sub	x9, x9, #0x1
  40c97c:	cmp	x9, #0x1
  40c980:	mov	x8, #0xffffffffffffffff    	// #-1
  40c984:	b.lt	40c998 <error@@Base+0xaafc>  // b.tstop
  40c988:	ldr	x12, [x0]
  40c98c:	ldr	w12, [x12, x11]
  40c990:	sub	x11, x11, #0x10
  40c994:	tbnz	w12, #18, 40c960 <error@@Base+0xaac4>
  40c998:	mov	x0, x8
  40c99c:	ret
  40c9a0:	mov	x0, x9
  40c9a4:	ret
  40c9a8:	stp	x29, x30, [sp, #-32]!
  40c9ac:	stp	x20, x19, [sp, #16]
  40c9b0:	ldp	x8, x9, [x0]
  40c9b4:	mov	x19, x0
  40c9b8:	mov	x20, x1
  40c9bc:	mov	x29, sp
  40c9c0:	cmp	x8, x9
  40c9c4:	b.ne	40c9e8 <error@@Base+0xab4c>  // b.any
  40c9c8:	ldr	x0, [x19, #16]
  40c9cc:	lsl	x8, x8, #1
  40c9d0:	add	x8, x8, #0x2
  40c9d4:	lsl	x1, x8, #3
  40c9d8:	str	x8, [x19]
  40c9dc:	bl	401a20 <realloc@plt>
  40c9e0:	cbz	x0, 40c9fc <error@@Base+0xab60>
  40c9e4:	str	x0, [x19, #16]
  40c9e8:	ldp	x8, x9, [x19, #8]
  40c9ec:	mov	w0, #0x1                   	// #1
  40c9f0:	add	x10, x8, #0x1
  40c9f4:	str	x10, [x19, #8]
  40c9f8:	str	x20, [x9, x8, lsl #3]
  40c9fc:	ldp	x20, x19, [sp, #16]
  40ca00:	ldp	x29, x30, [sp], #32
  40ca04:	ret
  40ca08:	stp	x29, x30, [sp, #-48]!
  40ca0c:	stp	x20, x19, [sp, #32]
  40ca10:	ldr	x8, [x1, #8]
  40ca14:	str	x21, [sp, #16]
  40ca18:	mov	x19, x0
  40ca1c:	mov	x29, sp
  40ca20:	str	x8, [x0, #8]
  40ca24:	ldr	x21, [x1, #8]
  40ca28:	cmp	x21, #0x1
  40ca2c:	b.lt	40ca5c <error@@Base+0xabc0>  // b.tstop
  40ca30:	lsl	x0, x8, #3
  40ca34:	mov	x20, x1
  40ca38:	str	x8, [x19]
  40ca3c:	bl	401970 <malloc@plt>
  40ca40:	str	x0, [x19, #16]
  40ca44:	cbz	x0, 40ca78 <error@@Base+0xabdc>
  40ca48:	ldr	x1, [x20, #16]
  40ca4c:	lsl	x2, x21, #3
  40ca50:	bl	401840 <memcpy@plt>
  40ca54:	mov	w0, wzr
  40ca58:	b	40ca68 <error@@Base+0xabcc>
  40ca5c:	mov	w0, wzr
  40ca60:	stp	xzr, xzr, [x19]
  40ca64:	str	xzr, [x19, #16]
  40ca68:	ldp	x20, x19, [sp, #32]
  40ca6c:	ldr	x21, [sp, #16]
  40ca70:	ldp	x29, x30, [sp], #48
  40ca74:	ret
  40ca78:	stp	xzr, xzr, [x19]
  40ca7c:	mov	w0, #0xc                   	// #12
  40ca80:	b	40ca68 <error@@Base+0xabcc>
  40ca84:	ldr	x8, [x0, #8]
  40ca88:	subs	x8, x8, #0x1
  40ca8c:	b.lt	40cac0 <error@@Base+0xac24>  // b.tstop
  40ca90:	b.eq	40cac8 <error@@Base+0xac2c>  // b.none
  40ca94:	ldr	x10, [x0, #16]
  40ca98:	mov	x9, xzr
  40ca9c:	add	x11, x8, x9
  40caa0:	lsr	x11, x11, #1
  40caa4:	ldr	x12, [x10, x11, lsl #3]
  40caa8:	cmp	x12, x1
  40caac:	csinc	x9, x9, x11, ge  // ge = tcont
  40cab0:	csel	x8, x8, x11, lt  // lt = tstop
  40cab4:	cmp	x9, x8
  40cab8:	b.cc	40ca9c <error@@Base+0xac00>  // b.lo, b.ul, b.last
  40cabc:	b	40cacc <error@@Base+0xac30>
  40cac0:	mov	x0, xzr
  40cac4:	ret
  40cac8:	mov	x9, xzr
  40cacc:	ldr	x8, [x0, #16]
  40cad0:	ldr	x8, [x8, x9, lsl #3]
  40cad4:	cmp	x8, x1
  40cad8:	csinc	x0, xzr, x9, ne  // ne = any
  40cadc:	ret
  40cae0:	stp	x29, x30, [sp, #-96]!
  40cae4:	stp	x28, x27, [sp, #16]
  40cae8:	stp	x26, x25, [sp, #32]
  40caec:	stp	x24, x23, [sp, #48]
  40caf0:	stp	x22, x21, [sp, #64]
  40caf4:	stp	x20, x19, [sp, #80]
  40caf8:	ldr	x8, [x2, #8]
  40cafc:	mov	x19, x0
  40cb00:	mov	x29, sp
  40cb04:	cbz	x8, 40cbd4 <error@@Base+0xad38>
  40cb08:	mov	x22, x1
  40cb0c:	mov	x0, x2
  40cb10:	mov	w1, w3
  40cb14:	mov	w20, w3
  40cb18:	mov	x21, x2
  40cb1c:	bl	40cbfc <error@@Base+0xad60>
  40cb20:	ldr	x9, [x22, #136]
  40cb24:	ldr	x8, [x22, #64]
  40cb28:	mov	w10, #0x18                  	// #24
  40cb2c:	mov	x23, x0
  40cb30:	and	x9, x9, x0
  40cb34:	madd	x25, x9, x10, x8
  40cb38:	ldr	x10, [x25]
  40cb3c:	cmp	x10, #0x1
  40cb40:	b.lt	40cbac <error@@Base+0xad10>  // b.tstop
  40cb44:	mov	w10, #0x18                  	// #24
  40cb48:	madd	x8, x9, x10, x8
  40cb4c:	ldr	x27, [x8, #16]
  40cb50:	mov	x26, xzr
  40cb54:	ldr	x28, [x27, x26, lsl #3]
  40cb58:	ldr	x8, [x28]
  40cb5c:	cmp	x8, x23
  40cb60:	b.ne	40cb94 <error@@Base+0xacf8>  // b.any
  40cb64:	ldrb	w8, [x28, #104]
  40cb68:	and	w8, w8, #0xf
  40cb6c:	cmp	w8, w20
  40cb70:	b.ne	40cb94 <error@@Base+0xacf8>  // b.any
  40cb74:	ldr	x0, [x28, #80]
  40cb78:	mov	x1, x21
  40cb7c:	bl	40cc28 <error@@Base+0xad8c>
  40cb80:	tbz	w0, #0, 40cb94 <error@@Base+0xacf8>
  40cb84:	mov	x24, x28
  40cb88:	mov	w8, wzr
  40cb8c:	tbnz	wzr, #0, 40cb9c <error@@Base+0xad00>
  40cb90:	b	40cbdc <error@@Base+0xad40>
  40cb94:	mov	w8, #0x1                   	// #1
  40cb98:	tbz	w8, #0, 40cbdc <error@@Base+0xad40>
  40cb9c:	ldr	x8, [x25]
  40cba0:	add	x26, x26, #0x1
  40cba4:	cmp	x26, x8
  40cba8:	b.lt	40cb54 <error@@Base+0xacb8>  // b.tstop
  40cbac:	mov	x0, x22
  40cbb0:	mov	x1, x21
  40cbb4:	mov	w2, w20
  40cbb8:	mov	x3, x23
  40cbbc:	bl	40cc88 <error@@Base+0xadec>
  40cbc0:	mov	x24, x0
  40cbc4:	cbnz	x0, 40cbdc <error@@Base+0xad40>
  40cbc8:	mov	w8, #0xc                   	// #12
  40cbcc:	str	w8, [x19]
  40cbd0:	b	40cbdc <error@@Base+0xad40>
  40cbd4:	mov	x24, xzr
  40cbd8:	str	wzr, [x19]
  40cbdc:	mov	x0, x24
  40cbe0:	ldp	x20, x19, [sp, #80]
  40cbe4:	ldp	x22, x21, [sp, #64]
  40cbe8:	ldp	x24, x23, [sp, #48]
  40cbec:	ldp	x26, x25, [sp, #32]
  40cbf0:	ldp	x28, x27, [sp, #16]
  40cbf4:	ldp	x29, x30, [sp], #96
  40cbf8:	ret
  40cbfc:	ldr	x9, [x0, #8]
  40cc00:	mov	x8, x0
  40cc04:	cmp	x9, #0x1
  40cc08:	add	x0, x9, w1, uxtw
  40cc0c:	b.lt	40cc24 <error@@Base+0xad88>  // b.tstop
  40cc10:	ldr	x8, [x8, #16]
  40cc14:	ldr	x10, [x8], #8
  40cc18:	subs	x9, x9, #0x1
  40cc1c:	add	x0, x10, x0
  40cc20:	b.ne	40cc14 <error@@Base+0xad78>  // b.any
  40cc24:	ret
  40cc28:	mov	w8, wzr
  40cc2c:	cbz	x0, 40cc78 <error@@Base+0xaddc>
  40cc30:	cbz	x1, 40cc78 <error@@Base+0xaddc>
  40cc34:	ldr	x8, [x0, #8]
  40cc38:	ldr	x9, [x1, #8]
  40cc3c:	cmp	x8, x9
  40cc40:	b.ne	40cc74 <error@@Base+0xadd8>  // b.any
  40cc44:	sub	x8, x8, #0x1
  40cc48:	add	x9, x8, #0x1
  40cc4c:	cmp	x9, #0x1
  40cc50:	b.lt	40cc80 <error@@Base+0xade4>  // b.tstop
  40cc54:	ldr	x9, [x0, #16]
  40cc58:	ldr	x10, [x1, #16]
  40cc5c:	lsl	x11, x8, #3
  40cc60:	sub	x8, x8, #0x1
  40cc64:	ldr	x9, [x9, x11]
  40cc68:	ldr	x10, [x10, x11]
  40cc6c:	cmp	x9, x10
  40cc70:	b.eq	40cc48 <error@@Base+0xadac>  // b.none
  40cc74:	mov	w8, wzr
  40cc78:	mov	w0, w8
  40cc7c:	ret
  40cc80:	mov	w0, #0x1                   	// #1
  40cc84:	ret
  40cc88:	stp	x29, x30, [sp, #-96]!
  40cc8c:	stp	x24, x23, [sp, #48]
  40cc90:	stp	x22, x21, [sp, #64]
  40cc94:	mov	x23, x1
  40cc98:	mov	x21, x0
  40cc9c:	mov	w0, #0x70                  	// #112
  40cca0:	mov	w1, #0x1                   	// #1
  40cca4:	str	x27, [sp, #16]
  40cca8:	stp	x26, x25, [sp, #32]
  40ccac:	stp	x20, x19, [sp, #80]
  40ccb0:	mov	x29, sp
  40ccb4:	mov	x20, x3
  40ccb8:	mov	w22, w2
  40ccbc:	bl	401a00 <calloc@plt>
  40ccc0:	mov	x19, x0
  40ccc4:	cbz	x0, 40ce44 <error@@Base+0xafa8>
  40ccc8:	add	x24, x19, #0x8
  40cccc:	mov	x0, x24
  40ccd0:	mov	x1, x23
  40ccd4:	bl	40ca08 <error@@Base+0xab6c>
  40ccd8:	cbnz	w0, 40ce38 <error@@Base+0xaf9c>
  40ccdc:	ldrb	w8, [x19, #104]
  40cce0:	str	x24, [x19, #80]
  40cce4:	bfxil	w8, w22, #0, #4
  40cce8:	strb	w8, [x19, #104]
  40ccec:	ldr	x8, [x23, #8]
  40ccf0:	cmp	x8, #0x1
  40ccf4:	b.lt	40ce18 <error@@Base+0xaf7c>  // b.tstop
  40ccf8:	mov	x25, xzr
  40ccfc:	mov	x26, xzr
  40cd00:	ldr	x8, [x23, #16]
  40cd04:	ldr	x9, [x21]
  40cd08:	ldr	x8, [x8, x25, lsl #3]
  40cd0c:	add	x8, x9, x8, lsl #4
  40cd10:	ldr	w27, [x8, #8]
  40cd14:	and	w8, w27, #0x3ffff
  40cd18:	cmp	w8, #0x1
  40cd1c:	b.ne	40cd28 <error@@Base+0xae8c>  // b.any
  40cd20:	mov	w8, #0x4                   	// #4
  40cd24:	b	40cdd4 <error@@Base+0xaf38>
  40cd28:	ldrb	w9, [x19, #104]
  40cd2c:	lsr	w11, w27, #15
  40cd30:	and	w10, w27, #0xff
  40cd34:	and	w11, w11, #0x20
  40cd38:	and	w8, w27, #0x3ff00
  40cd3c:	orr	w9, w9, w11
  40cd40:	cmp	w10, #0x2
  40cd44:	strb	w9, [x19, #104]
  40cd48:	b.eq	40cd5c <error@@Base+0xaec0>  // b.none
  40cd4c:	cmp	w10, #0x4
  40cd50:	b.ne	40cd68 <error@@Base+0xaecc>  // b.any
  40cd54:	mov	w10, #0x40                  	// #64
  40cd58:	b	40cd60 <error@@Base+0xaec4>
  40cd5c:	mov	w10, #0x10                  	// #16
  40cd60:	orr	w9, w9, w10
  40cd64:	strb	w9, [x19, #104]
  40cd68:	cbz	w8, 40cdd4 <error@@Base+0xaf38>
  40cd6c:	ldr	x8, [x19, #80]
  40cd70:	cmp	x8, x24
  40cd74:	b.eq	40cdb4 <error@@Base+0xaf18>  // b.none
  40cd78:	tbnz	w22, #0, 40cd80 <error@@Base+0xaee4>
  40cd7c:	tbnz	w27, #8, 40cd9c <error@@Base+0xaf00>
  40cd80:	tbz	w22, #0, 40cd88 <error@@Base+0xaeec>
  40cd84:	tbnz	w27, #9, 40cd9c <error@@Base+0xaf00>
  40cd88:	tbnz	w22, #1, 40cd90 <error@@Base+0xaef4>
  40cd8c:	tbnz	w27, #12, 40cd9c <error@@Base+0xaf00>
  40cd90:	mov	w8, wzr
  40cd94:	tbnz	w22, #2, 40cdd4 <error@@Base+0xaf38>
  40cd98:	tbz	w27, #14, 40cdd4 <error@@Base+0xaf38>
  40cd9c:	sub	x1, x25, x26
  40cda0:	mov	x0, x24
  40cda4:	bl	40ce64 <error@@Base+0xafc8>
  40cda8:	mov	w8, wzr
  40cdac:	add	x26, x26, #0x1
  40cdb0:	b	40cdd4 <error@@Base+0xaf38>
  40cdb4:	mov	w0, #0x18                  	// #24
  40cdb8:	bl	401970 <malloc@plt>
  40cdbc:	str	x0, [x19, #80]
  40cdc0:	cbz	x0, 40ce0c <error@@Base+0xaf70>
  40cdc4:	mov	x1, x23
  40cdc8:	bl	40ca08 <error@@Base+0xab6c>
  40cdcc:	cbz	w0, 40cdf4 <error@@Base+0xaf58>
  40cdd0:	mov	w8, #0x1                   	// #1
  40cdd4:	orr	w8, w8, #0x4
  40cdd8:	cmp	w8, #0x4
  40cddc:	b.ne	40ce40 <error@@Base+0xafa4>  // b.any
  40cde0:	ldr	x8, [x23, #8]
  40cde4:	add	x25, x25, #0x1
  40cde8:	cmp	x25, x8
  40cdec:	b.lt	40cd00 <error@@Base+0xae64>  // b.tstop
  40cdf0:	b	40ce18 <error@@Base+0xaf7c>
  40cdf4:	ldrb	w8, [x19, #104]
  40cdf8:	mov	x26, xzr
  40cdfc:	orr	w8, w8, #0x80
  40ce00:	strb	w8, [x19, #104]
  40ce04:	tbz	w22, #0, 40cd7c <error@@Base+0xaee0>
  40ce08:	b	40cd80 <error@@Base+0xaee4>
  40ce0c:	mov	x0, x19
  40ce10:	bl	407658 <error@@Base+0x57bc>
  40ce14:	b	40cdd0 <error@@Base+0xaf34>
  40ce18:	mov	x0, x21
  40ce1c:	mov	x1, x19
  40ce20:	mov	x2, x20
  40ce24:	bl	40cea8 <error@@Base+0xb00c>
  40ce28:	cbz	w0, 40ce44 <error@@Base+0xafa8>
  40ce2c:	mov	x0, x19
  40ce30:	bl	407658 <error@@Base+0x57bc>
  40ce34:	b	40ce40 <error@@Base+0xafa4>
  40ce38:	mov	x0, x19
  40ce3c:	bl	401b80 <free@plt>
  40ce40:	mov	x19, xzr
  40ce44:	mov	x0, x19
  40ce48:	ldp	x20, x19, [sp, #80]
  40ce4c:	ldp	x22, x21, [sp, #64]
  40ce50:	ldp	x24, x23, [sp, #48]
  40ce54:	ldp	x26, x25, [sp, #32]
  40ce58:	ldr	x27, [sp, #16]
  40ce5c:	ldp	x29, x30, [sp], #96
  40ce60:	ret
  40ce64:	tbnz	x1, #63, 40cea4 <error@@Base+0xb008>
  40ce68:	ldr	x8, [x0, #8]
  40ce6c:	cmp	x8, x1
  40ce70:	b.le	40cea4 <error@@Base+0xb008>
  40ce74:	sub	x8, x8, #0x1
  40ce78:	cmp	x8, x1
  40ce7c:	str	x8, [x0, #8]
  40ce80:	b.le	40cea4 <error@@Base+0xb008>
  40ce84:	ldr	x8, [x0, #16]
  40ce88:	add	x9, x8, x1, lsl #3
  40ce8c:	ldr	x10, [x9, #8]
  40ce90:	add	x1, x1, #0x1
  40ce94:	str	x10, [x9]
  40ce98:	ldr	x9, [x0, #8]
  40ce9c:	cmp	x1, x9
  40cea0:	b.lt	40ce88 <error@@Base+0xafec>  // b.tstop
  40cea4:	ret
  40cea8:	stp	x29, x30, [sp, #-80]!
  40ceac:	stp	x24, x23, [sp, #32]
  40ceb0:	stp	x22, x21, [sp, #48]
  40ceb4:	stp	x20, x19, [sp, #64]
  40ceb8:	mov	x19, x1
  40cebc:	ldr	x1, [x1, #16]
  40cec0:	add	x22, x19, #0x20
  40cec4:	mov	x21, x0
  40cec8:	mov	x0, x22
  40cecc:	str	x25, [sp, #16]
  40ced0:	mov	x29, sp
  40ced4:	mov	x20, x2
  40ced8:	str	x2, [x19]
  40cedc:	bl	40c3b0 <error@@Base+0xa514>
  40cee0:	cbnz	w0, 40cf2c <error@@Base+0xb090>
  40cee4:	ldr	x8, [x19, #16]
  40cee8:	cmp	x8, #0x1
  40ceec:	b.lt	40cf34 <error@@Base+0xb098>  // b.tstop
  40cef0:	mov	x23, xzr
  40cef4:	b	40cf08 <error@@Base+0xb06c>
  40cef8:	ldr	x8, [x19, #16]
  40cefc:	add	x23, x23, #0x1
  40cf00:	cmp	x23, x8
  40cf04:	b.ge	40cf34 <error@@Base+0xb098>  // b.tcont
  40cf08:	ldr	x8, [x19, #24]
  40cf0c:	ldr	x1, [x8, x23, lsl #3]
  40cf10:	ldr	x8, [x21]
  40cf14:	add	x8, x8, x1, lsl #4
  40cf18:	ldrb	w8, [x8, #8]
  40cf1c:	tbnz	w8, #3, 40cef8 <error@@Base+0xb05c>
  40cf20:	mov	x0, x22
  40cf24:	bl	40c9a8 <error@@Base+0xab0c>
  40cf28:	tbnz	w0, #0, 40cef8 <error@@Base+0xb05c>
  40cf2c:	mov	w0, #0xc                   	// #12
  40cf30:	b	40cf7c <error@@Base+0xb0e0>
  40cf34:	ldr	x8, [x21, #136]
  40cf38:	ldr	x21, [x21, #64]
  40cf3c:	mov	w9, #0x18                  	// #24
  40cf40:	and	x22, x8, x20
  40cf44:	madd	x20, x22, x9, x21
  40cf48:	mov	x23, x20
  40cf4c:	ldr	x9, [x23, #8]!
  40cf50:	ldr	x8, [x20]
  40cf54:	cmp	x9, x8
  40cf58:	b.le	40cf94 <error@@Base+0xb0f8>
  40cf5c:	mov	w8, #0x18                  	// #24
  40cf60:	ldr	x9, [x20]
  40cf64:	madd	x8, x22, x8, x21
  40cf68:	ldr	x8, [x8, #16]
  40cf6c:	mov	w0, wzr
  40cf70:	add	x10, x9, #0x1
  40cf74:	str	x10, [x20]
  40cf78:	str	x19, [x8, x9, lsl #3]
  40cf7c:	ldp	x20, x19, [sp, #64]
  40cf80:	ldp	x22, x21, [sp, #48]
  40cf84:	ldp	x24, x23, [sp, #32]
  40cf88:	ldr	x25, [sp, #16]
  40cf8c:	ldp	x29, x30, [sp], #80
  40cf90:	ret
  40cf94:	mov	w9, #0x18                  	// #24
  40cf98:	madd	x24, x22, x9, x21
  40cf9c:	ldr	x0, [x24, #16]!
  40cfa0:	lsl	x8, x8, #1
  40cfa4:	add	x25, x8, #0x2
  40cfa8:	lsl	x1, x25, #3
  40cfac:	bl	401a20 <realloc@plt>
  40cfb0:	cbz	x0, 40cf2c <error@@Base+0xb090>
  40cfb4:	str	x0, [x24]
  40cfb8:	str	x25, [x23]
  40cfbc:	b	40cf5c <error@@Base+0xb0c0>
  40cfc0:	stp	x29, x30, [sp, #-64]!
  40cfc4:	stp	x22, x21, [sp, #32]
  40cfc8:	stp	x20, x19, [sp, #48]
  40cfcc:	mov	x19, x2
  40cfd0:	mov	x21, x1
  40cfd4:	cmp	w3, #0x2
  40cfd8:	mov	x20, x0
  40cfdc:	stp	x24, x23, [sp, #16]
  40cfe0:	mov	x29, sp
  40cfe4:	b.eq	40d068 <error@@Base+0xb1cc>  // b.none
  40cfe8:	cmp	w3, #0x1
  40cfec:	add	x24, x19, #0x1
  40cff0:	b.eq	40d028 <error@@Base+0xb18c>  // b.none
  40cff4:	cbnz	w3, 40d108 <error@@Base+0xb26c>
  40cff8:	lsl	x23, x24, #3
  40cffc:	mov	x0, x23
  40d000:	bl	401970 <malloc@plt>
  40d004:	str	x0, [x20, #8]
  40d008:	cbz	x0, 40d0b4 <error@@Base+0xb218>
  40d00c:	mov	x22, x0
  40d010:	mov	x0, x23
  40d014:	bl	401970 <malloc@plt>
  40d018:	str	x0, [x20, #16]
  40d01c:	cbz	x0, 40d0f8 <error@@Base+0xb25c>
  40d020:	str	x24, [x20]
  40d024:	b	40d034 <error@@Base+0xb198>
  40d028:	ldr	x8, [x20]
  40d02c:	cmp	x24, x8
  40d030:	b.hi	40d0c8 <error@@Base+0xb22c>  // b.pmore
  40d034:	mov	w0, #0x1                   	// #1
  40d038:	cmp	x19, #0x1
  40d03c:	b.lt	40d080 <error@@Base+0xb1e4>  // b.tstop
  40d040:	ldp	x8, x9, [x20, #8]
  40d044:	add	x10, x21, #0x8
  40d048:	mov	x11, x19
  40d04c:	ldur	x12, [x10, #-8]
  40d050:	subs	x11, x11, #0x1
  40d054:	str	x12, [x8], #8
  40d058:	ldr	x12, [x10], #16
  40d05c:	str	x12, [x9], #8
  40d060:	b.ne	40d04c <error@@Base+0xb1b0>  // b.any
  40d064:	b	40d084 <error@@Base+0xb1e8>
  40d068:	ldr	x8, [x20]
  40d06c:	cmp	x8, x19
  40d070:	b.cc	40d128 <error@@Base+0xb28c>  // b.lo, b.ul, b.last
  40d074:	mov	w0, #0x2                   	// #2
  40d078:	cmp	x19, #0x1
  40d07c:	b.ge	40d040 <error@@Base+0xb1a4>  // b.tcont
  40d080:	mov	x19, xzr
  40d084:	ldr	x8, [x20]
  40d088:	cmp	x19, x8
  40d08c:	b.cs	40d0b4 <error@@Base+0xb218>  // b.hs, b.nlast
  40d090:	ldp	x9, x8, [x20, #8]
  40d094:	mov	x10, #0xffffffffffffffff    	// #-1
  40d098:	lsl	x11, x19, #3
  40d09c:	str	x10, [x8, x11]
  40d0a0:	str	x10, [x9, x11]
  40d0a4:	ldr	x11, [x20]
  40d0a8:	add	x19, x19, #0x1
  40d0ac:	cmp	x19, x11
  40d0b0:	b.cc	40d098 <error@@Base+0xb1fc>  // b.lo, b.ul, b.last
  40d0b4:	ldp	x20, x19, [sp, #48]
  40d0b8:	ldp	x22, x21, [sp, #32]
  40d0bc:	ldp	x24, x23, [sp, #16]
  40d0c0:	ldp	x29, x30, [sp], #64
  40d0c4:	ret
  40d0c8:	ldr	x0, [x20, #8]
  40d0cc:	lsl	x23, x24, #3
  40d0d0:	mov	x1, x23
  40d0d4:	bl	401a20 <realloc@plt>
  40d0d8:	cbz	x0, 40d0b4 <error@@Base+0xb218>
  40d0dc:	mov	x22, x0
  40d0e0:	ldr	x0, [x20, #16]
  40d0e4:	mov	x1, x23
  40d0e8:	bl	401a20 <realloc@plt>
  40d0ec:	cbz	x0, 40d0f8 <error@@Base+0xb25c>
  40d0f0:	stp	x22, x0, [x20, #8]
  40d0f4:	b	40d020 <error@@Base+0xb184>
  40d0f8:	mov	x0, x22
  40d0fc:	bl	401b80 <free@plt>
  40d100:	mov	w0, wzr
  40d104:	b	40d0b4 <error@@Base+0xb218>
  40d108:	adrp	x0, 414000 <error@@Base+0x12164>
  40d10c:	adrp	x1, 414000 <error@@Base+0x12164>
  40d110:	adrp	x3, 414000 <error@@Base+0x12164>
  40d114:	add	x0, x0, #0xa76
  40d118:	add	x1, x1, #0x9f1
  40d11c:	add	x3, x3, #0xa93
  40d120:	mov	w2, #0x1f9                 	// #505
  40d124:	bl	401c70 <__assert_fail@plt>
  40d128:	adrp	x0, 414000 <error@@Base+0x12164>
  40d12c:	adrp	x1, 414000 <error@@Base+0x12164>
  40d130:	adrp	x3, 414000 <error@@Base+0x12164>
  40d134:	add	x0, x0, #0xadc
  40d138:	add	x1, x1, #0x9f1
  40d13c:	add	x3, x3, #0xa93
  40d140:	mov	w2, #0x1fb                 	// #507
  40d144:	bl	401c70 <__assert_fail@plt>
  40d148:	stp	x29, x30, [sp, #-64]!
  40d14c:	stp	x22, x21, [sp, #32]
  40d150:	stp	x20, x19, [sp, #48]
  40d154:	ldrsw	x9, [x6, #180]
  40d158:	add	x10, x2, #0x1
  40d15c:	mov	x8, x4
  40d160:	mov	x19, x0
  40d164:	cmp	x9, x3
  40d168:	csel	x9, x9, x3, gt
  40d16c:	cmp	x10, x9
  40d170:	str	x23, [sp, #16]
  40d174:	mov	x21, x2
  40d178:	mov	x22, x1
  40d17c:	csinc	x23, x9, x2, ge  // ge = tcont
  40d180:	and	w4, w5, #0x1
  40d184:	mov	x0, x1
  40d188:	mov	x1, x2
  40d18c:	mov	x2, x19
  40d190:	mov	x3, x8
  40d194:	mov	x5, x6
  40d198:	mov	x29, sp
  40d19c:	mov	x20, x6
  40d1a0:	bl	408114 <error@@Base+0x6278>
  40d1a4:	mov	x0, x19
  40d1a8:	mov	x1, x23
  40d1ac:	bl	408164 <error@@Base+0x62c8>
  40d1b0:	cbnz	w0, 40d1f0 <error@@Base+0xb354>
  40d1b4:	add	x8, x20, #0xb8
  40d1b8:	str	x8, [x19, #128]
  40d1bc:	ldrb	w8, [x20, #176]
  40d1c0:	ldrb	w9, [x19, #139]
  40d1c4:	ubfx	w8, w8, #4, #1
  40d1c8:	strb	w8, [x19, #142]
  40d1cc:	cbz	w9, 40d1d8 <error@@Base+0xb33c>
  40d1d0:	mov	x8, xzr
  40d1d4:	b	40d1e8 <error@@Base+0xb34c>
  40d1d8:	str	x22, [x19, #8]
  40d1dc:	ldr	w8, [x20, #180]
  40d1e0:	cmp	w8, #0x1
  40d1e4:	csel	x8, xzr, x21, gt
  40d1e8:	mov	w0, wzr
  40d1ec:	stp	x8, x8, [x19, #48]
  40d1f0:	ldp	x20, x19, [sp, #48]
  40d1f4:	ldp	x22, x21, [sp, #32]
  40d1f8:	ldr	x23, [sp, #16]
  40d1fc:	ldp	x29, x30, [sp], #64
  40d200:	ret
  40d204:	stp	x29, x30, [sp, #-48]!
  40d208:	stp	x20, x19, [sp, #32]
  40d20c:	mov	x19, x2
  40d210:	mov	x20, x0
  40d214:	mov	x8, #0xffffffffffffffff    	// #-1
  40d218:	cmp	x2, #0x1
  40d21c:	str	x21, [sp, #16]
  40d220:	mov	x29, sp
  40d224:	str	w1, [x0, #160]
  40d228:	str	x8, [x0, #168]
  40d22c:	b.lt	40d270 <error@@Base+0xb3d4>  // b.tstop
  40d230:	mov	x8, #0x6666666666666666    	// #7378697629483820646
  40d234:	movk	x8, #0x666, lsl #48
  40d238:	cmp	x19, x8
  40d23c:	b.hi	40d294 <error@@Base+0xb3f8>  // b.pmore
  40d240:	add	x8, x19, x19, lsl #2
  40d244:	lsl	x0, x8, #3
  40d248:	bl	401970 <malloc@plt>
  40d24c:	mov	x21, x0
  40d250:	str	x0, [x20, #216]
  40d254:	lsl	x0, x19, #3
  40d258:	bl	401970 <malloc@plt>
  40d25c:	mov	x8, x0
  40d260:	str	x0, [x20, #248]
  40d264:	mov	w0, #0xc                   	// #12
  40d268:	cbz	x21, 40d284 <error@@Base+0xb3e8>
  40d26c:	cbz	x8, 40d284 <error@@Base+0xb3e8>
  40d270:	mov	w0, wzr
  40d274:	mov	w8, #0x1                   	// #1
  40d278:	str	x19, [x20, #208]
  40d27c:	str	w8, [x20, #224]
  40d280:	str	x19, [x20, #240]
  40d284:	ldp	x20, x19, [sp, #32]
  40d288:	ldr	x21, [sp, #16]
  40d28c:	ldp	x29, x30, [sp], #48
  40d290:	ret
  40d294:	mov	w0, #0xc                   	// #12
  40d298:	b	40d284 <error@@Base+0xb3e8>
  40d29c:	sub	sp, sp, #0x60
  40d2a0:	stp	x29, x30, [sp, #16]
  40d2a4:	str	x25, [sp, #32]
  40d2a8:	stp	x24, x23, [sp, #48]
  40d2ac:	stp	x22, x21, [sp, #64]
  40d2b0:	stp	x20, x19, [sp, #80]
  40d2b4:	mov	x8, x0
  40d2b8:	ldr	x9, [x8, #40]!
  40d2bc:	mov	x19, x0
  40d2c0:	mov	x20, x1
  40d2c4:	mov	w21, w2
  40d2c8:	cmp	x9, x1
  40d2cc:	add	x29, sp, #0x10
  40d2d0:	b.le	40d424 <error@@Base+0xb588>
  40d2d4:	ldr	w9, [x19, #144]
  40d2d8:	cmp	w9, #0x2
  40d2dc:	b.lt	40d2e4 <error@@Base+0xb448>  // b.tstop
  40d2e0:	str	xzr, [x19, #32]
  40d2e4:	ldr	x9, [x19, #80]
  40d2e8:	ldr	x10, [x19, #96]
  40d2ec:	strb	wzr, [x19, #140]
  40d2f0:	tst	w21, #0x1
  40d2f4:	str	x9, [x19, #88]
  40d2f8:	str	x10, [x19, #104]
  40d2fc:	stp	xzr, xzr, [x8]
  40d300:	str	xzr, [x8, #16]
  40d304:	ldrb	w8, [x19, #139]
  40d308:	mov	w9, #0x4                   	// #4
  40d30c:	mov	w10, #0x6                   	// #6
  40d310:	csel	w9, w10, w9, eq  // eq = none
  40d314:	mov	x22, x20
  40d318:	str	w9, [x19, #112]
  40d31c:	cbnz	w8, 40d32c <error@@Base+0xb490>
  40d320:	ldr	x8, [x19]
  40d324:	mov	x22, x20
  40d328:	str	x8, [x19, #8]
  40d32c:	cbz	x22, 40d3a8 <error@@Base+0xb50c>
  40d330:	ldr	x8, [x19, #56]
  40d334:	cmp	x22, x8
  40d338:	b.ge	40d430 <error@@Base+0xb594>  // b.tcont
  40d33c:	ldrb	w8, [x19, #140]
  40d340:	cbnz	w8, 40d544 <error@@Base+0xb6a8>
  40d344:	sub	x1, x22, #0x1
  40d348:	mov	x0, x19
  40d34c:	mov	w2, w21
  40d350:	bl	40e1d4 <error@@Base+0xc338>
  40d354:	ldr	w8, [x19, #144]
  40d358:	str	w0, [x19, #112]
  40d35c:	cmp	w8, #0x2
  40d360:	b.lt	40d37c <error@@Base+0xb4e0>  // b.tstop
  40d364:	ldr	x8, [x19, #48]
  40d368:	ldr	x0, [x19, #16]
  40d36c:	sub	x8, x8, x22
  40d370:	add	x1, x0, x22, lsl #2
  40d374:	lsl	x2, x8, #2
  40d378:	bl	401850 <memmove@plt>
  40d37c:	ldrb	w8, [x19, #139]
  40d380:	cbnz	w8, 40d638 <error@@Base+0xb79c>
  40d384:	ldp	x8, x9, [x19, #48]
  40d388:	sub	x8, x8, x22
  40d38c:	sub	x9, x9, x22
  40d390:	stp	x8, x9, [x19, #48]
  40d394:	ldrb	w8, [x19, #139]
  40d398:	cbnz	w8, 40d3a8 <error@@Base+0xb50c>
  40d39c:	ldr	x8, [x19, #8]
  40d3a0:	add	x8, x8, x22
  40d3a4:	str	x8, [x19, #8]
  40d3a8:	ldr	x8, [x19, #88]
  40d3ac:	ldr	x9, [x19, #104]
  40d3b0:	ldr	w10, [x19, #144]
  40d3b4:	str	x20, [x19, #40]
  40d3b8:	sub	x8, x8, x22
  40d3bc:	sub	x9, x9, x22
  40d3c0:	cmp	w10, #0x2
  40d3c4:	str	x8, [x19, #88]
  40d3c8:	str	x9, [x19, #104]
  40d3cc:	b.lt	40d3e8 <error@@Base+0xb54c>  // b.tstop
  40d3d0:	ldrb	w8, [x19, #136]
  40d3d4:	cbz	w8, 40d3f8 <error@@Base+0xb55c>
  40d3d8:	mov	x0, x19
  40d3dc:	bl	408218 <error@@Base+0x637c>
  40d3e0:	cbnz	w0, 40d408 <error@@Base+0xb56c>
  40d3e4:	b	40d400 <error@@Base+0xb564>
  40d3e8:	ldrb	w9, [x19, #139]
  40d3ec:	cbnz	w9, 40d6c4 <error@@Base+0xb828>
  40d3f0:	str	x8, [x19, #48]
  40d3f4:	b	40d400 <error@@Base+0xb564>
  40d3f8:	mov	x0, x19
  40d3fc:	bl	408890 <error@@Base+0x69f4>
  40d400:	mov	w0, wzr
  40d404:	str	xzr, [x19, #72]
  40d408:	ldp	x20, x19, [sp, #80]
  40d40c:	ldp	x22, x21, [sp, #64]
  40d410:	ldp	x24, x23, [sp, #48]
  40d414:	ldr	x25, [sp, #32]
  40d418:	ldp	x29, x30, [sp, #16]
  40d41c:	add	sp, sp, #0x60
  40d420:	ret
  40d424:	sub	x22, x20, x9
  40d428:	cbnz	x22, 40d330 <error@@Base+0xb494>
  40d42c:	b	40d3a8 <error@@Base+0xb50c>
  40d430:	ldrb	w8, [x19, #140]
  40d434:	ldr	x23, [x19, #48]
  40d438:	cbnz	w8, 40d7bc <error@@Base+0xb920>
  40d43c:	ldrsw	x8, [x19, #144]
  40d440:	str	xzr, [x19, #48]
  40d444:	cmp	w8, #0x2
  40d448:	b.lt	40d6d8 <error@@Base+0xb83c>  // b.tstop
  40d44c:	mov	w9, #0xffffffff            	// #-1
  40d450:	str	w9, [x29, #28]
  40d454:	ldrb	w9, [x19, #137]
  40d458:	cbz	w9, 40d4f0 <error@@Base+0xb654>
  40d45c:	ldr	x9, [x19]
  40d460:	ldr	x11, [x19, #40]
  40d464:	sub	x8, x22, x8
  40d468:	add	x10, x9, x11
  40d46c:	add	x11, x22, x11
  40d470:	add	x8, x10, x8
  40d474:	add	x11, x11, x9
  40d478:	cmp	x8, x9
  40d47c:	add	x24, x10, x22
  40d480:	csel	x9, x9, x8, cc  // cc = lo, ul, last
  40d484:	sub	x8, x11, #0x1
  40d488:	cmp	x8, x9
  40d48c:	b.cc	40d4f0 <error@@Base+0xb654>  // b.lo, b.ul, b.last
  40d490:	ldrb	w11, [x8], #-1
  40d494:	and	w11, w11, #0xc0
  40d498:	cmp	w11, #0x80
  40d49c:	b.eq	40d488 <error@@Base+0xb5ec>  // b.none
  40d4a0:	ldr	x11, [x19, #88]
  40d4a4:	ldr	x9, [x19, #120]
  40d4a8:	add	x25, x8, #0x1
  40d4ac:	mov	x1, x25
  40d4b0:	add	x10, x10, x11
  40d4b4:	sub	x2, x10, x25
  40d4b8:	cbnz	x9, 40d82c <error@@Base+0xb990>
  40d4bc:	add	x0, x29, #0x18
  40d4c0:	add	x3, sp, #0x8
  40d4c4:	str	xzr, [sp, #8]
  40d4c8:	bl	406000 <error@@Base+0x4164>
  40d4cc:	sub	x8, x24, x25
  40d4d0:	subs	x8, x0, x8
  40d4d4:	b.cc	40d4f0 <error@@Base+0xb654>  // b.lo, b.ul, b.last
  40d4d8:	cmn	x0, #0x3
  40d4dc:	b.hi	40d4f0 <error@@Base+0xb654>  // b.pmore
  40d4e0:	str	xzr, [x19, #32]
  40d4e4:	str	x8, [x19, #48]
  40d4e8:	ldr	w8, [x29, #24]
  40d4ec:	str	w8, [x29, #28]
  40d4f0:	ldr	w8, [x29, #28]
  40d4f4:	cmn	w8, #0x1
  40d4f8:	b.ne	40d514 <error@@Base+0xb678>  // b.any
  40d4fc:	add	x2, x29, #0x1c
  40d500:	mov	x0, x19
  40d504:	mov	x1, x20
  40d508:	bl	40e2b8 <error@@Base+0xc41c>
  40d50c:	sub	x8, x0, x20
  40d510:	str	x8, [x19, #48]
  40d514:	ldr	w9, [x29, #28]
  40d518:	cmn	w9, #0x1
  40d51c:	b.eq	40d780 <error@@Base+0xb8e4>  // b.none
  40d520:	ldrb	w8, [x19, #142]
  40d524:	cbnz	w8, 40d804 <error@@Base+0xb968>
  40d528:	cmp	w9, #0xa
  40d52c:	b.ne	40d794 <error@@Base+0xb8f8>  // b.any
  40d530:	ldrb	w8, [x19, #141]
  40d534:	cmp	w8, #0x0
  40d538:	cset	w8, ne  // ne = any
  40d53c:	lsl	w0, w8, #1
  40d540:	b	40d798 <error@@Base+0xb8fc>
  40d544:	ldr	x24, [x19, #48]
  40d548:	ldr	x23, [x19, #24]
  40d54c:	mov	x8, xzr
  40d550:	mov	x10, x24
  40d554:	b	40d564 <error@@Base+0xb6c8>
  40d558:	cmp	x8, x12
  40d55c:	mov	x10, x12
  40d560:	b.ge	40d594 <error@@Base+0xb6f8>  // b.tcont
  40d564:	add	x9, x8, x10
  40d568:	cmp	x9, #0x0
  40d56c:	cinc	x9, x9, lt  // lt = tstop
  40d570:	asr	x9, x9, #1
  40d574:	ldr	x11, [x23, x9, lsl #3]
  40d578:	mov	x12, x9
  40d57c:	cmp	x11, x22
  40d580:	b.gt	40d558 <error@@Base+0xb6bc>
  40d584:	b.ge	40d594 <error@@Base+0xb6f8>  // b.tcont
  40d588:	add	x8, x9, #0x1
  40d58c:	mov	x12, x10
  40d590:	b	40d558 <error@@Base+0xb6bc>
  40d594:	cmp	x11, x22
  40d598:	cinc	x25, x9, lt  // lt = tstop
  40d59c:	sub	x1, x25, #0x1
  40d5a0:	mov	x0, x19
  40d5a4:	mov	w2, w21
  40d5a8:	bl	40e1d4 <error@@Base+0xc338>
  40d5ac:	subs	x8, x24, x22
  40d5b0:	str	w0, [x19, #112]
  40d5b4:	b.le	40d650 <error@@Base+0xb7b4>
  40d5b8:	cmp	x25, x22
  40d5bc:	b.ne	40d650 <error@@Base+0xb7b4>  // b.any
  40d5c0:	ldr	x9, [x23, x25, lsl #3]
  40d5c4:	cmp	x9, x22
  40d5c8:	b.ne	40d650 <error@@Base+0xb7b4>  // b.any
  40d5cc:	ldr	x0, [x19, #16]
  40d5d0:	lsl	x2, x8, #2
  40d5d4:	add	x1, x0, x22, lsl #2
  40d5d8:	bl	401850 <memmove@plt>
  40d5dc:	ldr	x0, [x19, #8]
  40d5e0:	ldr	x8, [x19, #48]
  40d5e4:	add	x1, x0, x22
  40d5e8:	sub	x2, x8, x22
  40d5ec:	bl	401850 <memmove@plt>
  40d5f0:	ldp	x8, x9, [x19, #48]
  40d5f4:	sub	x8, x8, x22
  40d5f8:	sub	x9, x9, x22
  40d5fc:	cmp	x8, #0x1
  40d600:	stp	x8, x9, [x19, #48]
  40d604:	b.lt	40d394 <error@@Base+0xb4f8>  // b.tstop
  40d608:	ldr	x9, [x19, #24]
  40d60c:	mov	x8, xzr
  40d610:	add	x10, x9, x22, lsl #3
  40d614:	lsl	x11, x8, #3
  40d618:	ldr	x12, [x10, x11]
  40d61c:	add	x8, x8, #0x1
  40d620:	sub	x12, x12, x22
  40d624:	str	x12, [x9, x11]
  40d628:	ldr	x11, [x19, #48]
  40d62c:	cmp	x8, x11
  40d630:	b.lt	40d614 <error@@Base+0xb778>  // b.tstop
  40d634:	b	40d394 <error@@Base+0xb4f8>
  40d638:	ldr	x0, [x19, #8]
  40d63c:	ldr	x8, [x19, #48]
  40d640:	add	x1, x0, x22
  40d644:	sub	x2, x8, x22
  40d648:	bl	401850 <memmove@plt>
  40d64c:	b	40d384 <error@@Base+0xb4e8>
  40d650:	ldr	x9, [x19, #96]
  40d654:	ldr	x8, [x19, #80]
  40d658:	sub	x10, x22, x20
  40d65c:	strb	wzr, [x19, #140]
  40d660:	add	x9, x10, x9
  40d664:	add	x8, x10, x8
  40d668:	str	x9, [x19, #104]
  40d66c:	sub	x9, x23, #0x8
  40d670:	str	x8, [x19, #88]
  40d674:	mov	x8, x25
  40d678:	subs	x25, x25, #0x1
  40d67c:	b.lt	40d68c <error@@Base+0xb7f0>  // b.tstop
  40d680:	ldr	x10, [x9, x8, lsl #3]
  40d684:	cmp	x10, x22
  40d688:	b.eq	40d674 <error@@Base+0xb7d8>  // b.none
  40d68c:	cmp	x8, x24
  40d690:	b.ge	40d6b4 <error@@Base+0xb818>  // b.tcont
  40d694:	ldr	x9, [x19, #16]
  40d698:	ldr	w10, [x9, x8, lsl #2]
  40d69c:	cmn	w10, #0x1
  40d6a0:	b.ne	40d6b4 <error@@Base+0xb818>  // b.any
  40d6a4:	add	x8, x8, #0x1
  40d6a8:	cmp	x24, x8
  40d6ac:	b.ne	40d698 <error@@Base+0xb7fc>  // b.any
  40d6b0:	mov	x8, x24
  40d6b4:	cmp	x8, x24
  40d6b8:	b.ne	40d714 <error@@Base+0xb878>  // b.any
  40d6bc:	str	xzr, [x19, #48]
  40d6c0:	b	40d7a4 <error@@Base+0xb908>
  40d6c4:	ldrb	w8, [x19, #136]
  40d6c8:	cbz	w8, 40d76c <error@@Base+0xb8d0>
  40d6cc:	mov	x0, x19
  40d6d0:	bl	408810 <error@@Base+0x6974>
  40d6d4:	b	40d400 <error@@Base+0xb564>
  40d6d8:	ldr	x8, [x19, #40]
  40d6dc:	ldr	x9, [x19]
  40d6e0:	add	x8, x22, x8
  40d6e4:	add	x9, x8, x9
  40d6e8:	ldr	x8, [x19, #120]
  40d6ec:	ldurb	w21, [x9, #-1]
  40d6f0:	str	xzr, [x19, #56]
  40d6f4:	cbz	x8, 40d6fc <error@@Base+0xb860>
  40d6f8:	ldrb	w21, [x8, x21]
  40d6fc:	ldr	x0, [x19, #128]
  40d700:	mov	x1, x21
  40d704:	bl	40e37c <error@@Base+0xc4e0>
  40d708:	tbz	w0, #0, 40d750 <error@@Base+0xb8b4>
  40d70c:	mov	w8, #0x1                   	// #1
  40d710:	b	40d7b4 <error@@Base+0xb918>
  40d714:	ldr	x8, [x23, x8, lsl #3]
  40d718:	subs	x21, x8, x22
  40d71c:	str	x21, [x19, #48]
  40d720:	b.eq	40d7a4 <error@@Base+0xb908>  // b.none
  40d724:	cmp	x21, #0x1
  40d728:	b.lt	40d73c <error@@Base+0xb8a0>  // b.tstop
  40d72c:	ldr	x0, [x19, #16]
  40d730:	lsl	x2, x21, #2
  40d734:	mov	w1, #0xff                  	// #255
  40d738:	bl	4019f0 <memset@plt>
  40d73c:	ldr	x0, [x19, #8]
  40d740:	mov	w1, #0xff                  	// #255
  40d744:	mov	x2, x21
  40d748:	bl	4019f0 <memset@plt>
  40d74c:	b	40d7a4 <error@@Base+0xb908>
  40d750:	cmp	w21, #0xa
  40d754:	b.ne	40d7b0 <error@@Base+0xb914>  // b.any
  40d758:	ldrb	w8, [x19, #141]
  40d75c:	cmp	w8, #0x0
  40d760:	cset	w8, ne  // ne = any
  40d764:	lsl	w8, w8, #1
  40d768:	b	40d7b4 <error@@Base+0xb918>
  40d76c:	ldr	x8, [x19, #120]
  40d770:	cbz	x8, 40d400 <error@@Base+0xb564>
  40d774:	mov	x0, x19
  40d778:	bl	408a34 <error@@Base+0x6b98>
  40d77c:	b	40d400 <error@@Base+0xb564>
  40d780:	sub	x1, x23, #0x1
  40d784:	mov	x0, x19
  40d788:	mov	w2, w21
  40d78c:	bl	40e1d4 <error@@Base+0xc338>
  40d790:	b	40d798 <error@@Base+0xb8fc>
  40d794:	mov	w0, wzr
  40d798:	ldr	x21, [x19, #48]
  40d79c:	str	w0, [x19, #112]
  40d7a0:	cbnz	x21, 40d7e0 <error@@Base+0xb944>
  40d7a4:	ldr	x8, [x19, #48]
  40d7a8:	str	x8, [x19, #56]
  40d7ac:	b	40d394 <error@@Base+0xb4f8>
  40d7b0:	mov	w8, wzr
  40d7b4:	str	w8, [x19, #112]
  40d7b8:	b	40d394 <error@@Base+0xb4f8>
  40d7bc:	ldr	x8, [x19, #80]
  40d7c0:	ldr	x9, [x19, #96]
  40d7c4:	sub	x10, x22, x20
  40d7c8:	strb	wzr, [x19, #140]
  40d7cc:	add	x8, x10, x8
  40d7d0:	add	x9, x10, x9
  40d7d4:	str	x8, [x19, #88]
  40d7d8:	str	x9, [x19, #104]
  40d7dc:	b	40d43c <error@@Base+0xb5a0>
  40d7e0:	cmp	x21, #0x1
  40d7e4:	b.lt	40d7f8 <error@@Base+0xb95c>  // b.tstop
  40d7e8:	ldr	x0, [x19, #16]
  40d7ec:	lsl	x2, x21, #2
  40d7f0:	mov	w1, #0xff                  	// #255
  40d7f4:	bl	4019f0 <memset@plt>
  40d7f8:	ldrb	w8, [x19, #139]
  40d7fc:	cbnz	w8, 40d73c <error@@Base+0xb8a0>
  40d800:	b	40d7a4 <error@@Base+0xb908>
  40d804:	mov	w0, w9
  40d808:	mov	w21, w9
  40d80c:	bl	401c00 <iswalnum@plt>
  40d810:	mov	w8, w0
  40d814:	cmp	w21, #0x5f
  40d818:	mov	w0, #0x1                   	// #1
  40d81c:	b.eq	40d798 <error@@Base+0xb8fc>  // b.none
  40d820:	mov	w9, w21
  40d824:	cbz	w8, 40d528 <error@@Base+0xb68c>
  40d828:	b	40d798 <error@@Base+0xb8fc>
  40d82c:	cmp	x2, #0x6
  40d830:	mov	w10, #0x6                   	// #6
  40d834:	csel	x10, x2, x10, lt  // lt = tstop
  40d838:	cmp	w10, #0x1
  40d83c:	mov	x1, sp
  40d840:	b.lt	40d4bc <error@@Base+0xb620>  // b.tstop
  40d844:	sxtw	x10, w10
  40d848:	sub	x11, x1, #0x1
  40d84c:	ldrb	w12, [x8, x10]
  40d850:	mov	x1, sp
  40d854:	ldrb	w12, [x9, x12]
  40d858:	strb	w12, [x11, x10]
  40d85c:	subs	x10, x10, #0x1
  40d860:	b.gt	40d84c <error@@Base+0xb9b0>
  40d864:	b	40d4bc <error@@Base+0xb620>
  40d868:	sub	sp, sp, #0x70
  40d86c:	stp	x29, x30, [sp, #16]
  40d870:	stp	x28, x27, [sp, #32]
  40d874:	stp	x26, x25, [sp, #48]
  40d878:	stp	x24, x23, [sp, #64]
  40d87c:	stp	x22, x21, [sp, #80]
  40d880:	stp	x20, x19, [sp, #96]
  40d884:	ldr	x23, [x0, #152]
  40d888:	add	x29, sp, #0x10
  40d88c:	ldr	x20, [x0, #72]
  40d890:	stur	wzr, [x29, #-4]
  40d894:	ldr	x24, [x23, #72]
  40d898:	cmp	x2, #0x0
  40d89c:	mov	x25, x2
  40d8a0:	mov	w21, w1
  40d8a4:	ldrsb	w8, [x24, #104]
  40d8a8:	mov	x22, x0
  40d8ac:	cset	w19, ne  // ne = any
  40d8b0:	tbz	w8, #31, 40d8e4 <error@@Base+0xba48>
  40d8b4:	ldr	w2, [x22, #160]
  40d8b8:	sub	x1, x20, #0x1
  40d8bc:	mov	x0, x22
  40d8c0:	bl	40e1d4 <error@@Base+0xc338>
  40d8c4:	tbnz	w0, #0, 40d8e0 <error@@Base+0xba44>
  40d8c8:	mov	w3, w0
  40d8cc:	cbz	w0, 40d8e4 <error@@Base+0xba48>
  40d8d0:	tbz	w3, #1, 40d914 <error@@Base+0xba78>
  40d8d4:	tbz	w3, #2, 40d914 <error@@Base+0xba78>
  40d8d8:	ldr	x24, [x23, #96]
  40d8dc:	b	40d8e4 <error@@Base+0xba48>
  40d8e0:	ldr	x24, [x23, #80]
  40d8e4:	cbz	x24, 40d93c <error@@Base+0xbaa0>
  40d8e8:	ldr	x8, [x22, #184]
  40d8ec:	cbz	x8, 40d8fc <error@@Base+0xba60>
  40d8f0:	str	x24, [x8, x20, lsl #3]
  40d8f4:	ldr	x8, [x23, #152]
  40d8f8:	cbnz	x8, 40d97c <error@@Base+0xbae0>
  40d8fc:	ldrsb	w8, [x24, #104]
  40d900:	str	x25, [sp]
  40d904:	tbnz	w8, #4, 40d968 <error@@Base+0xbacc>
  40d908:	mov	x27, xzr
  40d90c:	mov	x23, #0xffffffffffffffff    	// #-1
  40d910:	b	40d9fc <error@@Base+0xbb60>
  40d914:	tbnz	w3, #1, 40d934 <error@@Base+0xba98>
  40d918:	tbz	w3, #2, 40d8e4 <error@@Base+0xba48>
  40d91c:	ldr	x2, [x24, #80]
  40d920:	sub	x0, x29, #0x4
  40d924:	mov	x1, x23
  40d928:	bl	40cae0 <error@@Base+0xac44>
  40d92c:	mov	x24, x0
  40d930:	b	40d8e4 <error@@Base+0xba48>
  40d934:	ldr	x24, [x23, #88]
  40d938:	b	40d8e4 <error@@Base+0xba48>
  40d93c:	ldur	w8, [x29, #-4]
  40d940:	cmp	w8, #0xc
  40d944:	b.eq	40db6c <error@@Base+0xbcd0>  // b.none
  40d948:	adrp	x0, 414000 <error@@Base+0x12164>
  40d94c:	adrp	x1, 414000 <error@@Base+0x12164>
  40d950:	adrp	x3, 414000 <error@@Base+0x12164>
  40d954:	add	x0, x0, #0xaf4
  40d958:	add	x1, x1, #0x9f1
  40d95c:	add	x3, x3, #0xb06
  40d960:	mov	w2, #0x435                 	// #1077
  40d964:	bl	401c70 <__assert_fail@plt>
  40d968:	tbnz	w8, #31, 40d9bc <error@@Base+0xbb20>
  40d96c:	tbz	w21, #0, 40d9e0 <error@@Base+0xbb44>
  40d970:	mov	w27, #0x1                   	// #1
  40d974:	mov	x23, x20
  40d978:	b	40d9fc <error@@Base+0xbb60>
  40d97c:	add	x23, x24, #0x8
  40d980:	mov	x0, x22
  40d984:	mov	x1, x23
  40d988:	mov	x2, xzr
  40d98c:	bl	40e39c <error@@Base+0xc500>
  40d990:	stur	w0, [x29, #-4]
  40d994:	cbnz	w0, 40db94 <error@@Base+0xbcf8>
  40d998:	ldrb	w8, [x24, #104]
  40d99c:	tbz	w8, #6, 40d9b4 <error@@Base+0xbb18>
  40d9a0:	mov	x0, x22
  40d9a4:	mov	x1, x23
  40d9a8:	bl	40e460 <error@@Base+0xc5c4>
  40d9ac:	stur	w0, [x29, #-4]
  40d9b0:	cbnz	w0, 40db94 <error@@Base+0xbcf8>
  40d9b4:	mov	w19, wzr
  40d9b8:	b	40d8fc <error@@Base+0xba60>
  40d9bc:	mov	x0, x22
  40d9c0:	mov	x1, x24
  40d9c4:	mov	x2, x20
  40d9c8:	bl	40dbbc <error@@Base+0xbd20>
  40d9cc:	cmp	x0, #0x0
  40d9d0:	cset	w27, ne  // ne = any
  40d9d4:	csinv	x23, x20, xzr, ne  // ne = any
  40d9d8:	cbz	x0, 40d9fc <error@@Base+0xbb60>
  40d9dc:	tbnz	w21, #0, 40d9fc <error@@Base+0xbb60>
  40d9e0:	mov	x23, x20
  40d9e4:	b	40db70 <error@@Base+0xbcd4>
  40d9e8:	mov	w27, #0x1                   	// #1
  40d9ec:	mov	w8, wzr
  40d9f0:	mov	x24, x25
  40d9f4:	mov	w19, w26
  40d9f8:	cbnz	w8, 40db4c <error@@Base+0xbcb0>
  40d9fc:	ldr	x9, [x22, #104]
  40da00:	ldr	x8, [x22, #72]
  40da04:	cmp	x9, x8
  40da08:	b.le	40db54 <error@@Base+0xbcb8>
  40da0c:	ldr	x9, [x22, #64]
  40da10:	add	x28, x8, #0x1
  40da14:	cmp	x28, x9
  40da18:	b.ge	40daf4 <error@@Base+0xbc58>  // b.tcont
  40da1c:	ldr	x9, [x22, #48]
  40da20:	cmp	x28, x9
  40da24:	b.ge	40db04 <error@@Base+0xbc68>  // b.tcont
  40da28:	sub	x0, x29, #0x4
  40da2c:	mov	x1, x22
  40da30:	mov	x2, x24
  40da34:	bl	40e848 <error@@Base+0xc9ac>
  40da38:	ldr	x8, [x22, #184]
  40da3c:	mov	x25, x0
  40da40:	cbz	x8, 40da58 <error@@Base+0xbbbc>
  40da44:	sub	x0, x29, #0x4
  40da48:	mov	x1, x22
  40da4c:	mov	x2, x25
  40da50:	bl	40e90c <error@@Base+0xca70>
  40da54:	mov	x25, x0
  40da58:	cbz	x25, 40daa8 <error@@Base+0xbc0c>
  40da5c:	cmp	x24, x25
  40da60:	ldrsb	w8, [x25, #104]
  40da64:	cset	w9, eq  // eq = none
  40da68:	tst	w19, w9
  40da6c:	and	w26, w19, w9
  40da70:	csel	x20, x28, x20, ne  // ne = any
  40da74:	tbz	w8, #4, 40d9ec <error@@Base+0xbb50>
  40da78:	tbz	w8, #31, 40da90 <error@@Base+0xbbf4>
  40da7c:	ldr	x2, [x22, #72]
  40da80:	mov	x0, x22
  40da84:	mov	x1, x25
  40da88:	bl	40dbbc <error@@Base+0xbd20>
  40da8c:	cbz	x0, 40d9ec <error@@Base+0xbb50>
  40da90:	ldr	x23, [x22, #72]
  40da94:	str	xzr, [sp]
  40da98:	tbnz	w21, #0, 40d9e8 <error@@Base+0xbb4c>
  40da9c:	mov	w8, #0x3                   	// #3
  40daa0:	mov	w27, #0x1                   	// #1
  40daa4:	b	40d9f0 <error@@Base+0xbb54>
  40daa8:	ldur	w8, [x29, #-4]
  40daac:	cbnz	w8, 40db3c <error@@Base+0xbca0>
  40dab0:	cmp	x27, #0x0
  40dab4:	cset	w8, ne  // ne = any
  40dab8:	eor	w9, w21, #0x1
  40dabc:	mov	x25, xzr
  40dac0:	and	w9, w8, w9
  40dac4:	mov	w8, #0x3                   	// #3
  40dac8:	tbnz	w9, #0, 40daec <error@@Base+0xbc50>
  40dacc:	ldr	x9, [x22, #184]
  40dad0:	cbz	x9, 40daec <error@@Base+0xbc50>
  40dad4:	sub	x0, x29, #0x4
  40dad8:	mov	x1, x22
  40dadc:	bl	40ea58 <error@@Base+0xcbbc>
  40dae0:	mov	x25, x0
  40dae4:	cbnz	x0, 40da5c <error@@Base+0xbbc0>
  40dae8:	mov	w8, #0x3                   	// #3
  40daec:	mov	w26, w19
  40daf0:	b	40d9f0 <error@@Base+0xbb54>
  40daf4:	ldr	x10, [x22, #88]
  40daf8:	cmp	x9, x10
  40dafc:	b.ge	40da1c <error@@Base+0xbb80>  // b.tcont
  40db00:	b	40db10 <error@@Base+0xbc74>
  40db04:	ldr	x10, [x22, #88]
  40db08:	cmp	x9, x10
  40db0c:	b.ge	40da28 <error@@Base+0xbb8c>  // b.tcont
  40db10:	add	w1, w8, #0x2
  40db14:	mov	x0, x22
  40db18:	bl	40e780 <error@@Base+0xc8e4>
  40db1c:	stur	w0, [x29, #-4]
  40db20:	cbz	w0, 40da28 <error@@Base+0xbb8c>
  40db24:	cmp	w0, #0xc
  40db28:	b.ne	40db9c <error@@Base+0xbd00>  // b.any
  40db2c:	mov	w8, #0x1                   	// #1
  40db30:	mov	x25, x24
  40db34:	mov	w26, w19
  40db38:	b	40d9f0 <error@@Base+0xbb54>
  40db3c:	mov	x25, xzr
  40db40:	mov	w8, #0x1                   	// #1
  40db44:	mov	w26, w19
  40db48:	b	40d9f0 <error@@Base+0xbb54>
  40db4c:	cmp	w8, #0x3
  40db50:	b.ne	40db6c <error@@Base+0xbcd0>  // b.any
  40db54:	ldr	x9, [sp]
  40db58:	cbz	x9, 40db70 <error@@Base+0xbcd4>
  40db5c:	ldr	x8, [x9]
  40db60:	add	x8, x8, x20
  40db64:	str	x8, [x9]
  40db68:	b	40db70 <error@@Base+0xbcd4>
  40db6c:	mov	x23, #0xfffffffffffffffe    	// #-2
  40db70:	mov	x0, x23
  40db74:	ldp	x20, x19, [sp, #96]
  40db78:	ldp	x22, x21, [sp, #80]
  40db7c:	ldp	x24, x23, [sp, #64]
  40db80:	ldp	x26, x25, [sp, #48]
  40db84:	ldp	x28, x27, [sp, #32]
  40db88:	ldp	x29, x30, [sp, #16]
  40db8c:	add	sp, sp, #0x70
  40db90:	ret
  40db94:	sxtw	x23, w0
  40db98:	b	40db70 <error@@Base+0xbcd4>
  40db9c:	adrp	x0, 414000 <error@@Base+0x12164>
  40dba0:	adrp	x1, 414000 <error@@Base+0x12164>
  40dba4:	adrp	x3, 414000 <error@@Base+0x12164>
  40dba8:	add	x0, x0, #0xaf4
  40dbac:	add	x1, x1, #0x9f1
  40dbb0:	add	x3, x3, #0xb06
  40dbb4:	mov	w2, #0x46c                 	// #1132
  40dbb8:	bl	401c70 <__assert_fail@plt>
  40dbbc:	stp	x29, x30, [sp, #-64]!
  40dbc0:	stp	x24, x23, [sp, #16]
  40dbc4:	stp	x22, x21, [sp, #32]
  40dbc8:	stp	x20, x19, [sp, #48]
  40dbcc:	mov	x8, x2
  40dbd0:	ldr	w2, [x0, #160]
  40dbd4:	mov	x19, x1
  40dbd8:	mov	x1, x8
  40dbdc:	mov	x29, sp
  40dbe0:	mov	x21, x0
  40dbe4:	bl	40e1d4 <error@@Base+0xc338>
  40dbe8:	ldr	x8, [x19, #16]
  40dbec:	cmp	x8, #0x1
  40dbf0:	b.lt	40dc2c <error@@Base+0xbd90>  // b.tstop
  40dbf4:	ldr	x21, [x21, #152]
  40dbf8:	ldr	x23, [x19, #24]
  40dbfc:	mov	w20, w0
  40dc00:	mov	x24, xzr
  40dc04:	ldr	x22, [x23, x24, lsl #3]
  40dc08:	mov	x0, x21
  40dc0c:	mov	w2, w20
  40dc10:	mov	x1, x22
  40dc14:	bl	4111b8 <error@@Base+0xf31c>
  40dc18:	tbnz	w0, #0, 40dc30 <error@@Base+0xbd94>
  40dc1c:	ldr	x8, [x19, #16]
  40dc20:	add	x24, x24, #0x1
  40dc24:	cmp	x24, x8
  40dc28:	b.lt	40dc04 <error@@Base+0xbd68>  // b.tstop
  40dc2c:	mov	x22, xzr
  40dc30:	mov	x0, x22
  40dc34:	ldp	x20, x19, [sp, #48]
  40dc38:	ldp	x22, x21, [sp, #32]
  40dc3c:	ldp	x24, x23, [sp, #16]
  40dc40:	ldp	x29, x30, [sp], #64
  40dc44:	ret
  40dc48:	sub	sp, sp, #0x90
  40dc4c:	stp	x29, x30, [sp, #64]
  40dc50:	stp	x26, x25, [sp, #80]
  40dc54:	stp	x24, x23, [sp, #96]
  40dc58:	stp	x22, x21, [sp, #112]
  40dc5c:	stp	x20, x19, [sp, #128]
  40dc60:	ldr	x21, [x0, #168]
  40dc64:	mov	x8, #0x1ffffffffffffffe    	// #2305843009213693950
  40dc68:	add	x29, sp, #0x40
  40dc6c:	cmp	x21, x8
  40dc70:	b.hi	40de14 <error@@Base+0xbf78>  // b.pmore
  40dc74:	ldr	x24, [x0, #152]
  40dc78:	ldr	x23, [x0, #176]
  40dc7c:	lsl	x8, x21, #3
  40dc80:	add	x22, x8, #0x8
  40dc84:	mov	x20, x0
  40dc88:	mov	x0, x22
  40dc8c:	bl	401970 <malloc@plt>
  40dc90:	mov	x19, x0
  40dc94:	cbz	x0, 40de1c <error@@Base+0xbf80>
  40dc98:	ldr	x8, [x24, #152]
  40dc9c:	cbz	x8, 40dd58 <error@@Base+0xbebc>
  40dca0:	mov	x0, x22
  40dca4:	bl	401970 <malloc@plt>
  40dca8:	mov	x22, x0
  40dcac:	cbz	x0, 40de20 <error@@Base+0xbf84>
  40dcb0:	add	x26, x21, #0x1
  40dcb4:	lsl	x2, x26, #3
  40dcb8:	mov	x0, x22
  40dcbc:	mov	w1, wzr
  40dcc0:	bl	4019f0 <memset@plt>
  40dcc4:	add	x0, sp, #0x8
  40dcc8:	mov	x1, x19
  40dccc:	mov	x2, x22
  40dcd0:	mov	x3, x23
  40dcd4:	mov	x4, x21
  40dcd8:	bl	411214 <error@@Base+0xf378>
  40dcdc:	add	x1, sp, #0x8
  40dce0:	mov	x0, x20
  40dce4:	bl	411228 <error@@Base+0xf38c>
  40dce8:	ldr	x8, [sp, #56]
  40dcec:	mov	w25, w0
  40dcf0:	mov	x0, x8
  40dcf4:	bl	401b80 <free@plt>
  40dcf8:	cbnz	w25, 40dde4 <error@@Base+0xbf48>
  40dcfc:	ldr	x8, [x19]
  40dd00:	cbnz	x8, 40dda4 <error@@Base+0xbf08>
  40dd04:	ldr	x8, [x22]
  40dd08:	cbnz	x8, 40dda4 <error@@Base+0xbf08>
  40dd0c:	subs	x21, x21, #0x1
  40dd10:	b.lt	40dd50 <error@@Base+0xbeb4>  // b.tstop
  40dd14:	ldr	x8, [x20, #184]
  40dd18:	b	40dd2c <error@@Base+0xbe90>
  40dd1c:	add	x9, x21, #0x1
  40dd20:	sub	x21, x21, #0x1
  40dd24:	cmp	x9, #0x2
  40dd28:	b.lt	40dd50 <error@@Base+0xbeb4>  // b.tstop
  40dd2c:	ldr	x1, [x8, x21, lsl #3]
  40dd30:	cbz	x1, 40dd1c <error@@Base+0xbe80>
  40dd34:	ldrb	w9, [x1, #104]
  40dd38:	tbz	w9, #4, 40dd1c <error@@Base+0xbe80>
  40dd3c:	mov	x0, x20
  40dd40:	mov	x2, x21
  40dd44:	bl	40dbbc <error@@Base+0xbd20>
  40dd48:	mov	x23, x0
  40dd4c:	b	40dcb0 <error@@Base+0xbe14>
  40dd50:	mov	w25, #0x1                   	// #1
  40dd54:	b	40dde4 <error@@Base+0xbf48>
  40dd58:	add	x0, sp, #0x8
  40dd5c:	mov	x1, x19
  40dd60:	mov	x2, xzr
  40dd64:	mov	x3, x23
  40dd68:	mov	x4, x21
  40dd6c:	bl	411214 <error@@Base+0xf378>
  40dd70:	add	x1, sp, #0x8
  40dd74:	mov	x0, x20
  40dd78:	bl	411228 <error@@Base+0xf38c>
  40dd7c:	ldr	x8, [sp, #56]
  40dd80:	mov	w25, w0
  40dd84:	mov	x0, x8
  40dd88:	bl	401b80 <free@plt>
  40dd8c:	cbnz	w25, 40de28 <error@@Base+0xbf8c>
  40dd90:	ldr	x8, [x19]
  40dd94:	cbnz	x8, 40ddc8 <error@@Base+0xbf2c>
  40dd98:	mov	x22, xzr
  40dd9c:	mov	w25, #0x1                   	// #1
  40dda0:	b	40dde4 <error@@Base+0xbf48>
  40dda4:	mov	x0, x24
  40dda8:	mov	x1, x19
  40ddac:	mov	x2, x22
  40ddb0:	mov	x3, x26
  40ddb4:	bl	411324 <error@@Base+0xf488>
  40ddb8:	mov	w25, w0
  40ddbc:	mov	x0, x22
  40ddc0:	bl	401b80 <free@plt>
  40ddc4:	cbnz	w25, 40de28 <error@@Base+0xbf8c>
  40ddc8:	ldr	x0, [x20, #184]
  40ddcc:	bl	401b80 <free@plt>
  40ddd0:	mov	w25, wzr
  40ddd4:	mov	x22, xzr
  40ddd8:	stp	x23, x19, [x20, #176]
  40dddc:	mov	x19, xzr
  40dde0:	str	x21, [x20, #168]
  40dde4:	mov	x0, x19
  40dde8:	bl	401b80 <free@plt>
  40ddec:	mov	x0, x22
  40ddf0:	bl	401b80 <free@plt>
  40ddf4:	mov	w0, w25
  40ddf8:	ldp	x20, x19, [sp, #128]
  40ddfc:	ldp	x22, x21, [sp, #112]
  40de00:	ldp	x24, x23, [sp, #96]
  40de04:	ldp	x26, x25, [sp, #80]
  40de08:	ldp	x29, x30, [sp, #64]
  40de0c:	add	sp, sp, #0x90
  40de10:	ret
  40de14:	mov	w25, #0xc                   	// #12
  40de18:	b	40ddf4 <error@@Base+0xbf58>
  40de1c:	mov	x22, xzr
  40de20:	mov	w25, #0xc                   	// #12
  40de24:	b	40dde4 <error@@Base+0xbf48>
  40de28:	mov	x22, xzr
  40de2c:	b	40dde4 <error@@Base+0xbf48>
  40de30:	stp	x29, x30, [sp, #-64]!
  40de34:	stp	x22, x21, [sp, #32]
  40de38:	stp	x20, x19, [sp, #48]
  40de3c:	ldr	x8, [x0, #232]
  40de40:	mov	x19, x0
  40de44:	str	x23, [sp, #16]
  40de48:	mov	x29, sp
  40de4c:	cmp	x8, #0x1
  40de50:	b.lt	40ded8 <error@@Base+0xc03c>  // b.tstop
  40de54:	mov	x22, xzr
  40de58:	b	40de74 <error@@Base+0xbfd8>
  40de5c:	mov	x0, x20
  40de60:	bl	401b80 <free@plt>
  40de64:	ldr	x8, [x19, #232]
  40de68:	add	x22, x22, #0x1
  40de6c:	cmp	x22, x8
  40de70:	b.ge	40ded8 <error@@Base+0xc03c>  // b.tcont
  40de74:	ldr	x8, [x19, #248]
  40de78:	ldr	x20, [x8, x22, lsl #3]
  40de7c:	ldr	x8, [x20, #32]
  40de80:	cmp	x8, #0x1
  40de84:	b.lt	40deb4 <error@@Base+0xc018>  // b.tstop
  40de88:	mov	x23, xzr
  40de8c:	ldr	x8, [x20, #40]
  40de90:	ldr	x21, [x8, x23, lsl #3]
  40de94:	ldr	x0, [x21, #32]
  40de98:	bl	401b80 <free@plt>
  40de9c:	mov	x0, x21
  40dea0:	bl	401b80 <free@plt>
  40dea4:	ldr	x8, [x20, #32]
  40dea8:	add	x23, x23, #0x1
  40deac:	cmp	x23, x8
  40deb0:	b.lt	40de8c <error@@Base+0xbff0>  // b.tstop
  40deb4:	ldr	x0, [x20, #40]
  40deb8:	bl	401b80 <free@plt>
  40debc:	ldr	x8, [x20, #16]
  40dec0:	cbz	x8, 40de5c <error@@Base+0xbfc0>
  40dec4:	ldr	x0, [x8, #16]
  40dec8:	bl	401b80 <free@plt>
  40decc:	ldr	x0, [x20, #16]
  40ded0:	bl	401b80 <free@plt>
  40ded4:	b	40de5c <error@@Base+0xbfc0>
  40ded8:	str	xzr, [x19, #232]
  40dedc:	str	xzr, [x19, #200]
  40dee0:	ldp	x20, x19, [sp, #48]
  40dee4:	ldp	x22, x21, [sp, #32]
  40dee8:	ldr	x23, [sp, #16]
  40deec:	ldp	x29, x30, [sp], #64
  40def0:	ret
  40def4:	stp	x29, x30, [sp, #-96]!
  40def8:	stp	x28, x27, [sp, #16]
  40defc:	stp	x26, x25, [sp, #32]
  40df00:	stp	x24, x23, [sp, #48]
  40df04:	stp	x22, x21, [sp, #64]
  40df08:	stp	x20, x19, [sp, #80]
  40df0c:	mov	x29, sp
  40df10:	sub	sp, sp, #0x40
  40df14:	adrp	x8, 414000 <error@@Base+0x12164>
  40df18:	add	x8, x8, #0x888
  40df1c:	ldr	q0, [x8]
  40df20:	ldr	x8, [x8, #16]
  40df24:	ldr	x23, [x0]
  40df28:	mov	x20, x3
  40df2c:	mov	x21, x2
  40df30:	mov	x22, x1
  40df34:	stur	q0, [x29, #-64]
  40df38:	stur	x8, [x29, #-48]
  40df3c:	tbz	w4, #0, 40df60 <error@@Base+0xc0c4>
  40df40:	ldur	x8, [x29, #-56]
  40df44:	add	x8, x8, x8, lsl #1
  40df48:	lsl	x0, x8, #4
  40df4c:	bl	401970 <malloc@plt>
  40df50:	stur	x0, [x29, #-48]
  40df54:	cbz	x0, 40e180 <error@@Base+0xc2e4>
  40df58:	sub	x19, x29, #0x40
  40df5c:	b	40df64 <error@@Base+0xc0c8>
  40df60:	mov	x19, xzr
  40df64:	ldr	x25, [x23, #144]
  40df68:	lsl	x26, x21, #4
  40df6c:	cmp	x26, #0xfbf
  40df70:	stp	xzr, xzr, [x29, #-32]
  40df74:	stur	xzr, [x29, #-16]
  40df78:	b.hi	40df98 <error@@Base+0xc0fc>  // b.pmore
  40df7c:	add	x9, x26, #0xf
  40df80:	mov	x8, sp
  40df84:	and	x9, x9, #0xfffffffffffffff0
  40df88:	sub	x24, x8, x9
  40df8c:	mov	sp, x24
  40df90:	mov	w27, wzr
  40df94:	b	40dfac <error@@Base+0xc110>
  40df98:	mov	x0, x26
  40df9c:	bl	401970 <malloc@plt>
  40dfa0:	cbz	x0, 40e178 <error@@Base+0xc2dc>
  40dfa4:	mov	x24, x0
  40dfa8:	mov	w27, #0x1                   	// #1
  40dfac:	mov	x0, x24
  40dfb0:	mov	x1, x20
  40dfb4:	mov	x2, x26
  40dfb8:	bl	401840 <memcpy@plt>
  40dfbc:	ldp	x26, x8, [x20]
  40dfc0:	cmp	x26, x8
  40dfc4:	stur	x26, [x29, #-8]
  40dfc8:	b.le	40dff0 <error@@Base+0xc154>
  40dfcc:	ldur	x0, [x29, #-16]
  40dfd0:	bl	401b80 <free@plt>
  40dfd4:	cbz	w27, 40dfe0 <error@@Base+0xc144>
  40dfd8:	mov	x0, x24
  40dfdc:	bl	401b80 <free@plt>
  40dfe0:	mov	x0, x19
  40dfe4:	bl	412564 <error@@Base+0x106c8>
  40dfe8:	mov	w0, wzr
  40dfec:	b	40e184 <error@@Base+0xc2e8>
  40dff0:	add	x28, x20, #0x8
  40dff4:	mov	x0, x23
  40dff8:	mov	x1, x20
  40dffc:	mov	x2, x24
  40e000:	mov	x3, x25
  40e004:	mov	x4, x26
  40e008:	mov	x5, x21
  40e00c:	bl	4125dc <error@@Base+0x10740>
  40e010:	ldr	x8, [x20, #8]
  40e014:	cmp	x26, x8
  40e018:	b.ne	40e0e0 <error@@Base+0xc244>  // b.any
  40e01c:	ldr	x8, [x22, #176]
  40e020:	cmp	x25, x8
  40e024:	b.ne	40e0e0 <error@@Base+0xc244>  // b.any
  40e028:	cbz	x19, 40e090 <error@@Base+0xc1f4>
  40e02c:	mov	x8, xzr
  40e030:	cbz	x21, 40e060 <error@@Base+0xc1c4>
  40e034:	mov	x9, x28
  40e038:	b	40e04c <error@@Base+0xc1b0>
  40e03c:	add	x8, x8, #0x1
  40e040:	cmp	x21, x8
  40e044:	add	x9, x9, #0x10
  40e048:	b.eq	40e0b0 <error@@Base+0xc214>  // b.none
  40e04c:	ldur	x10, [x9, #-8]
  40e050:	tbnz	x10, #63, 40e03c <error@@Base+0xc1a0>
  40e054:	ldr	x10, [x9]
  40e058:	cmn	x10, #0x1
  40e05c:	b.ne	40e03c <error@@Base+0xc1a0>  // b.any
  40e060:	cmp	x8, x21
  40e064:	b.ne	40e0bc <error@@Base+0xc220>  // b.any
  40e068:	ldur	x0, [x29, #-16]
  40e06c:	bl	401b80 <free@plt>
  40e070:	cbz	w27, 40e07c <error@@Base+0xc1e0>
  40e074:	mov	x0, x24
  40e078:	bl	401b80 <free@plt>
  40e07c:	mov	x0, x19
  40e080:	bl	412564 <error@@Base+0x106c8>
  40e084:	mov	w8, wzr
  40e088:	cbnz	w8, 40e0e0 <error@@Base+0xc244>
  40e08c:	b	40dfe8 <error@@Base+0xc14c>
  40e090:	ldur	x0, [x29, #-16]
  40e094:	bl	401b80 <free@plt>
  40e098:	cbz	w27, 40e0a4 <error@@Base+0xc208>
  40e09c:	mov	x0, x24
  40e0a0:	bl	401b80 <free@plt>
  40e0a4:	mov	w8, wzr
  40e0a8:	cbnz	w8, 40e0e0 <error@@Base+0xc244>
  40e0ac:	b	40dfe8 <error@@Base+0xc14c>
  40e0b0:	mov	x8, x21
  40e0b4:	cmp	x8, x21
  40e0b8:	b.eq	40e068 <error@@Base+0xc1cc>  // b.none
  40e0bc:	sub	x1, x29, #0x8
  40e0c0:	sub	x4, x29, #0x20
  40e0c4:	mov	x0, x19
  40e0c8:	mov	x2, x21
  40e0cc:	mov	x3, x20
  40e0d0:	bl	412698 <error@@Base+0x107fc>
  40e0d4:	mov	x25, x0
  40e0d8:	mov	w8, #0x1                   	// #1
  40e0dc:	cbz	w8, 40dfe8 <error@@Base+0xc14c>
  40e0e0:	sub	x3, x29, #0x8
  40e0e4:	sub	x5, x29, #0x20
  40e0e8:	mov	x0, x22
  40e0ec:	mov	x1, x21
  40e0f0:	mov	x2, x20
  40e0f4:	mov	x4, x25
  40e0f8:	mov	x6, x19
  40e0fc:	bl	412758 <error@@Base+0x108bc>
  40e100:	mov	x25, x0
  40e104:	tbnz	x0, #63, 40e11c <error@@Base+0xc280>
  40e108:	ldur	x26, [x29, #-8]
  40e10c:	ldr	x8, [x20, #8]
  40e110:	cmp	x26, x8
  40e114:	b.le	40dff4 <error@@Base+0xc158>
  40e118:	b	40dfcc <error@@Base+0xc130>
  40e11c:	cmn	x25, #0x2
  40e120:	b.eq	40e164 <error@@Base+0xc2c8>  // b.none
  40e124:	cbz	x19, 40e148 <error@@Base+0xc2ac>
  40e128:	sub	x1, x29, #0x8
  40e12c:	sub	x4, x29, #0x20
  40e130:	mov	x0, x19
  40e134:	mov	x2, x21
  40e138:	mov	x3, x20
  40e13c:	bl	412698 <error@@Base+0x107fc>
  40e140:	mov	x25, x0
  40e144:	b	40e108 <error@@Base+0xc26c>
  40e148:	ldur	x0, [x29, #-16]
  40e14c:	bl	401b80 <free@plt>
  40e150:	cbz	w27, 40e15c <error@@Base+0xc2c0>
  40e154:	mov	x0, x24
  40e158:	bl	401b80 <free@plt>
  40e15c:	mov	w0, #0x1                   	// #1
  40e160:	b	40e184 <error@@Base+0xc2e8>
  40e164:	ldur	x0, [x29, #-16]
  40e168:	bl	401b80 <free@plt>
  40e16c:	cbz	w27, 40e178 <error@@Base+0xc2dc>
  40e170:	mov	x0, x24
  40e174:	bl	401b80 <free@plt>
  40e178:	mov	x0, x19
  40e17c:	bl	412564 <error@@Base+0x106c8>
  40e180:	mov	w0, #0xc                   	// #12
  40e184:	mov	sp, x29
  40e188:	ldp	x20, x19, [sp, #80]
  40e18c:	ldp	x22, x21, [sp, #64]
  40e190:	ldp	x24, x23, [sp, #48]
  40e194:	ldp	x26, x25, [sp, #32]
  40e198:	ldp	x28, x27, [sp, #16]
  40e19c:	ldp	x29, x30, [sp], #96
  40e1a0:	ret
  40e1a4:	stp	x29, x30, [sp, #-32]!
  40e1a8:	str	x19, [sp, #16]
  40e1ac:	mov	x29, sp
  40e1b0:	mov	x19, x0
  40e1b4:	bl	40de30 <error@@Base+0xbf94>
  40e1b8:	ldr	x0, [x19, #248]
  40e1bc:	bl	401b80 <free@plt>
  40e1c0:	ldr	x0, [x19, #216]
  40e1c4:	bl	401b80 <free@plt>
  40e1c8:	ldr	x19, [sp, #16]
  40e1cc:	ldp	x29, x30, [sp], #32
  40e1d0:	ret
  40e1d4:	stp	x29, x30, [sp, #-32]!
  40e1d8:	stp	x20, x19, [sp, #16]
  40e1dc:	mov	x19, x0
  40e1e0:	mov	x29, sp
  40e1e4:	tbnz	x1, #63, 40e21c <error@@Base+0xc380>
  40e1e8:	ldr	x8, [x19, #88]
  40e1ec:	cmp	x8, x1
  40e1f0:	b.eq	40e280 <error@@Base+0xc3e4>  // b.none
  40e1f4:	ldr	w8, [x19, #144]
  40e1f8:	cmp	w8, #0x2
  40e1fc:	b.lt	40e224 <error@@Base+0xc388>  // b.tstop
  40e200:	ldr	x9, [x19, #16]
  40e204:	ldr	w8, [x9, x1, lsl #2]
  40e208:	cmn	w8, #0x1
  40e20c:	b.ne	40e244 <error@@Base+0xc3a8>  // b.any
  40e210:	cmp	x1, #0x0
  40e214:	sub	x1, x1, #0x1
  40e218:	b.gt	40e204 <error@@Base+0xc368>
  40e21c:	ldr	w0, [x19, #112]
  40e220:	b	40e274 <error@@Base+0xc3d8>
  40e224:	ldr	x8, [x19, #8]
  40e228:	ldr	x0, [x19, #128]
  40e22c:	ldrb	w20, [x8, x1]
  40e230:	mov	x1, x20
  40e234:	bl	40e37c <error@@Base+0xc4e0>
  40e238:	tbz	w0, #0, 40e268 <error@@Base+0xc3cc>
  40e23c:	mov	w0, #0x1                   	// #1
  40e240:	b	40e274 <error@@Base+0xc3d8>
  40e244:	ldrb	w9, [x19, #142]
  40e248:	cbnz	w9, 40e290 <error@@Base+0xc3f4>
  40e24c:	cmp	w8, #0xa
  40e250:	b.ne	40e270 <error@@Base+0xc3d4>  // b.any
  40e254:	ldrb	w8, [x19, #141]
  40e258:	cmp	w8, #0x0
  40e25c:	cset	w8, ne  // ne = any
  40e260:	lsl	w0, w8, #1
  40e264:	b	40e274 <error@@Base+0xc3d8>
  40e268:	cmp	w20, #0xa
  40e26c:	b.eq	40e254 <error@@Base+0xc3b8>  // b.none
  40e270:	mov	w0, wzr
  40e274:	ldp	x20, x19, [sp, #16]
  40e278:	ldp	x29, x30, [sp], #32
  40e27c:	ret
  40e280:	and	w8, w2, #0x2
  40e284:	mov	w9, #0xa                   	// #10
  40e288:	eor	w0, w8, w9
  40e28c:	b	40e274 <error@@Base+0xc3d8>
  40e290:	mov	w0, w8
  40e294:	mov	w20, w8
  40e298:	bl	401c00 <iswalnum@plt>
  40e29c:	mov	w9, w0
  40e2a0:	cmp	w20, #0x5f
  40e2a4:	mov	w0, #0x1                   	// #1
  40e2a8:	b.eq	40e274 <error@@Base+0xc3d8>  // b.none
  40e2ac:	mov	w8, w20
  40e2b0:	cbz	w9, 40e24c <error@@Base+0xc3b0>
  40e2b4:	b	40e274 <error@@Base+0xc3d8>
  40e2b8:	stp	x29, x30, [sp, #-80]!
  40e2bc:	stp	x24, x23, [sp, #32]
  40e2c0:	stp	x22, x21, [sp, #48]
  40e2c4:	stp	x20, x19, [sp, #64]
  40e2c8:	ldr	x8, [x0, #40]
  40e2cc:	ldr	x9, [x0, #56]
  40e2d0:	mov	x20, x2
  40e2d4:	str	x25, [sp, #16]
  40e2d8:	mov	x29, sp
  40e2dc:	add	x19, x9, x8
  40e2e0:	cmp	x19, x1
  40e2e4:	b.ge	40e358 <error@@Base+0xc4bc>  // b.tcont
  40e2e8:	mov	x21, x1
  40e2ec:	mov	x22, x0
  40e2f0:	add	x23, x0, #0x20
  40e2f4:	ldr	x8, [x22, #80]
  40e2f8:	ldr	x9, [x22]
  40e2fc:	ldr	x25, [x22, #32]
  40e300:	add	x0, x29, #0x1c
  40e304:	sub	x24, x8, x19
  40e308:	add	x1, x9, x19
  40e30c:	mov	x2, x24
  40e310:	mov	x3, x23
  40e314:	bl	406000 <error@@Base+0x4164>
  40e318:	sub	x8, x0, #0x1
  40e31c:	cmn	x8, #0x3
  40e320:	b.cs	40e338 <error@@Base+0xc49c>  // b.hs, b.nlast
  40e324:	ldr	w8, [x29, #28]
  40e328:	add	x19, x0, x19
  40e32c:	cmp	x19, x21
  40e330:	b.lt	40e2f4 <error@@Base+0xc458>  // b.tstop
  40e334:	b	40e35c <error@@Base+0xc4c0>
  40e338:	mov	w8, wzr
  40e33c:	cbz	x24, 40e34c <error@@Base+0xc4b0>
  40e340:	cbz	x0, 40e34c <error@@Base+0xc4b0>
  40e344:	ldr	x8, [x22]
  40e348:	ldrb	w8, [x8, x19]
  40e34c:	str	x25, [x23]
  40e350:	mov	w0, #0x1                   	// #1
  40e354:	b	40e328 <error@@Base+0xc48c>
  40e358:	mov	w8, #0xffffffff            	// #-1
  40e35c:	str	w8, [x20]
  40e360:	mov	x0, x19
  40e364:	ldp	x20, x19, [sp, #64]
  40e368:	ldp	x22, x21, [sp, #48]
  40e36c:	ldp	x24, x23, [sp, #32]
  40e370:	ldr	x25, [sp, #16]
  40e374:	ldp	x29, x30, [sp], #80
  40e378:	ret
  40e37c:	add	x8, x1, #0x3f
  40e380:	cmp	x1, #0x0
  40e384:	csel	x8, x8, x1, lt  // lt = tstop
  40e388:	asr	x8, x8, #6
  40e38c:	ldr	x8, [x0, x8, lsl #3]
  40e390:	lsr	x8, x8, x1
  40e394:	and	w0, w8, #0x1
  40e398:	ret
  40e39c:	stp	x29, x30, [sp, #-64]!
  40e3a0:	stp	x24, x23, [sp, #16]
  40e3a4:	stp	x22, x21, [sp, #32]
  40e3a8:	stp	x20, x19, [sp, #48]
  40e3ac:	ldr	x8, [x1, #8]
  40e3b0:	mov	x29, sp
  40e3b4:	cmp	x8, #0x1
  40e3b8:	b.lt	40e444 <error@@Base+0xc5a8>  // b.tstop
  40e3bc:	ldr	x24, [x0, #152]
  40e3c0:	mov	x19, x2
  40e3c4:	mov	x20, x1
  40e3c8:	mov	x21, x0
  40e3cc:	mov	x23, xzr
  40e3d0:	ldr	x8, [x20, #16]
  40e3d4:	ldr	x1, [x8, x23, lsl #3]
  40e3d8:	ldr	x8, [x24]
  40e3dc:	add	x9, x8, x1, lsl #4
  40e3e0:	ldrb	w9, [x9, #8]
  40e3e4:	cmp	w9, #0x8
  40e3e8:	b.ne	40e418 <error@@Base+0xc57c>  // b.any
  40e3ec:	lsl	x9, x1, #4
  40e3f0:	ldr	x8, [x8, x9]
  40e3f4:	cmp	x8, #0x3f
  40e3f8:	b.gt	40e418 <error@@Base+0xc57c>
  40e3fc:	ldr	x9, [x24, #160]
  40e400:	lsr	x8, x9, x8
  40e404:	tbz	w8, #0, 40e418 <error@@Base+0xc57c>
  40e408:	mov	x0, x21
  40e40c:	mov	x2, x19
  40e410:	bl	40eae0 <error@@Base+0xcc44>
  40e414:	cbnz	w0, 40e434 <error@@Base+0xc598>
  40e418:	mov	w8, #0x1                   	// #1
  40e41c:	tbz	w8, #0, 40e448 <error@@Base+0xc5ac>
  40e420:	ldr	x8, [x20, #8]
  40e424:	add	x23, x23, #0x1
  40e428:	cmp	x23, x8
  40e42c:	b.lt	40e3d0 <error@@Base+0xc534>  // b.tstop
  40e430:	b	40e444 <error@@Base+0xc5a8>
  40e434:	mov	w8, wzr
  40e438:	mov	w22, w0
  40e43c:	tbnz	w8, #0, 40e420 <error@@Base+0xc584>
  40e440:	b	40e448 <error@@Base+0xc5ac>
  40e444:	mov	w22, wzr
  40e448:	mov	w0, w22
  40e44c:	ldp	x20, x19, [sp, #48]
  40e450:	ldp	x22, x21, [sp, #32]
  40e454:	ldp	x24, x23, [sp, #16]
  40e458:	ldp	x29, x30, [sp], #64
  40e45c:	ret
  40e460:	sub	sp, sp, #0xa0
  40e464:	stp	x29, x30, [sp, #64]
  40e468:	stp	x28, x27, [sp, #80]
  40e46c:	stp	x26, x25, [sp, #96]
  40e470:	stp	x24, x23, [sp, #112]
  40e474:	stp	x22, x21, [sp, #128]
  40e478:	stp	x20, x19, [sp, #144]
  40e47c:	ldr	x8, [x1, #8]
  40e480:	add	x29, sp, #0x40
  40e484:	cmp	x8, #0x1
  40e488:	b.lt	40e74c <error@@Base+0xc8b0>  // b.tstop
  40e48c:	ldr	x25, [x0, #152]
  40e490:	ldr	x22, [x0, #72]
  40e494:	mov	x24, x1
  40e498:	mov	x20, x0
  40e49c:	mov	x26, xzr
  40e4a0:	str	x1, [sp]
  40e4a4:	str	x25, [sp, #16]
  40e4a8:	b	40e4bc <error@@Base+0xc620>
  40e4ac:	ldr	x8, [x24, #8]
  40e4b0:	add	x26, x26, #0x1
  40e4b4:	cmp	x26, x8
  40e4b8:	b.ge	40e74c <error@@Base+0xc8b0>  // b.tcont
  40e4bc:	ldr	x8, [x24, #16]
  40e4c0:	ldr	x23, [x8, x26, lsl #3]
  40e4c4:	ldr	x8, [x25]
  40e4c8:	add	x8, x8, x23, lsl #4
  40e4cc:	ldr	w19, [x8, #8]
  40e4d0:	and	w8, w19, #0xff
  40e4d4:	cmp	w8, #0x4
  40e4d8:	b.ne	40e518 <error@@Base+0xc67c>  // b.any
  40e4dc:	tst	w19, #0x3ff00
  40e4e0:	b.eq	40e524 <error@@Base+0xc688>  // b.none
  40e4e4:	ldr	w2, [x20, #160]
  40e4e8:	mov	x0, x20
  40e4ec:	mov	x1, x22
  40e4f0:	bl	40e1d4 <error@@Base+0xc338>
  40e4f4:	and	w8, w0, #0x1
  40e4f8:	tbz	w19, #10, 40e500 <error@@Base+0xc664>
  40e4fc:	cbz	w8, 40e518 <error@@Base+0xc67c>
  40e500:	tbz	w19, #11, 40e508 <error@@Base+0xc66c>
  40e504:	cbnz	w8, 40e518 <error@@Base+0xc67c>
  40e508:	tbz	w19, #13, 40e510 <error@@Base+0xc674>
  40e50c:	tbz	w0, #1, 40e518 <error@@Base+0xc67c>
  40e510:	tbz	w19, #15, 40e524 <error@@Base+0xc688>
  40e514:	tbnz	w0, #3, 40e524 <error@@Base+0xc688>
  40e518:	mov	w8, #0x4                   	// #4
  40e51c:	cbnz	w8, 40e734 <error@@Base+0xc898>
  40e520:	b	40e4ac <error@@Base+0xc610>
  40e524:	ldr	x28, [x20, #200]
  40e528:	mov	x0, x20
  40e52c:	mov	x1, x23
  40e530:	mov	x2, x22
  40e534:	bl	40eb78 <error@@Base+0xccdc>
  40e538:	stur	w0, [x29, #-4]
  40e53c:	cbnz	w0, 40e740 <error@@Base+0xc8a4>
  40e540:	ldr	x8, [x20, #200]
  40e544:	cmp	x28, x8
  40e548:	b.ge	40e72c <error@@Base+0xc890>  // b.tcont
  40e54c:	add	x8, x28, x28, lsl #2
  40e550:	lsl	x27, x8, #3
  40e554:	ldr	x8, [x20, #216]
  40e558:	ldr	x9, [x8, x27]
  40e55c:	cmp	x9, x23
  40e560:	b.ne	40e598 <error@@Base+0xc6fc>  // b.any
  40e564:	add	x8, x8, x27
  40e568:	ldr	x9, [x8, #8]
  40e56c:	cmp	x9, x22
  40e570:	b.ne	40e598 <error@@Base+0xc6fc>  // b.any
  40e574:	ldp	x21, x19, [x8, #16]
  40e578:	ldr	x8, [x25, #48]
  40e57c:	cmp	x19, x21
  40e580:	b.ne	40e5c0 <error@@Base+0xc724>  // b.any
  40e584:	ldr	x9, [x25, #40]
  40e588:	mov	w11, #0x18                  	// #24
  40e58c:	madd	x9, x23, x11, x9
  40e590:	ldr	x9, [x9, #16]
  40e594:	b	40e5cc <error@@Base+0xc730>
  40e598:	mov	w8, #0x8                   	// #8
  40e59c:	orr	w9, w8, #0x8
  40e5a0:	cmp	w9, #0x8
  40e5a4:	b.ne	40e730 <error@@Base+0xc894>  // b.any
  40e5a8:	ldr	x8, [x20, #200]
  40e5ac:	add	x28, x28, #0x1
  40e5b0:	add	x27, x27, #0x28
  40e5b4:	cmp	x28, x8
  40e5b8:	b.lt	40e554 <error@@Base+0xc6b8>  // b.tstop
  40e5bc:	b	40e72c <error@@Base+0xc890>
  40e5c0:	ldr	x9, [x25, #24]
  40e5c4:	mov	w11, #0x18                  	// #24
  40e5c8:	add	x9, x9, x23, lsl #3
  40e5cc:	ldr	x9, [x9]
  40e5d0:	ldr	w2, [x20, #160]
  40e5d4:	add	x10, x19, x22
  40e5d8:	sub	x24, x10, x21
  40e5dc:	madd	x8, x9, x11, x8
  40e5e0:	sub	x1, x24, #0x1
  40e5e4:	mov	x0, x20
  40e5e8:	str	x8, [sp, #24]
  40e5ec:	bl	40e1d4 <error@@Base+0xc338>
  40e5f0:	ldr	x8, [x20, #184]
  40e5f4:	mov	w25, w0
  40e5f8:	ldr	x9, [x8, x22, lsl #3]
  40e5fc:	ldr	x8, [x8, x24, lsl #3]
  40e600:	cbz	x9, 40e67c <error@@Base+0xc7e0>
  40e604:	ldr	x9, [x9, #16]
  40e608:	str	x9, [sp, #8]
  40e60c:	cbz	x8, 40e684 <error@@Base+0xc7e8>
  40e610:	ldr	x1, [x8, #80]
  40e614:	ldr	x2, [sp, #24]
  40e618:	add	x0, sp, #0x20
  40e61c:	bl	40ef34 <error@@Base+0xd098>
  40e620:	stur	w0, [x29, #-4]
  40e624:	cbnz	w0, 40e71c <error@@Base+0xc880>
  40e628:	ldr	x1, [sp, #16]
  40e62c:	sub	x0, x29, #0x4
  40e630:	add	x2, sp, #0x20
  40e634:	mov	w3, w25
  40e638:	bl	40cae0 <error@@Base+0xac44>
  40e63c:	ldr	x8, [x20, #184]
  40e640:	lsl	x24, x24, #3
  40e644:	str	x0, [x8, x24]
  40e648:	ldr	x0, [sp, #48]
  40e64c:	bl	401b80 <free@plt>
  40e650:	ldr	x8, [x20, #184]
  40e654:	ldur	w9, [x29, #-4]
  40e658:	ldr	x8, [x8, x24]
  40e65c:	cmp	w9, #0x0
  40e660:	ccmp	x8, #0x0, #0x0, ne  // ne = any
  40e664:	mov	w8, #0x5                   	// #5
  40e668:	csel	w8, w8, wzr, eq  // eq = none
  40e66c:	ldr	x24, [sp]
  40e670:	ldr	x25, [sp, #16]
  40e674:	cbnz	w8, 40e59c <error@@Base+0xc700>
  40e678:	b	40e6bc <error@@Base+0xc820>
  40e67c:	str	xzr, [sp, #8]
  40e680:	cbnz	x8, 40e610 <error@@Base+0xc774>
  40e684:	ldp	x1, x2, [sp, #16]
  40e688:	sub	x0, x29, #0x4
  40e68c:	mov	w3, w25
  40e690:	mov	x25, x1
  40e694:	bl	40cae0 <error@@Base+0xac44>
  40e698:	ldr	x8, [x20, #184]
  40e69c:	lsl	x9, x24, #3
  40e6a0:	ldr	x24, [sp]
  40e6a4:	str	x0, [x8, x9]
  40e6a8:	ldr	x8, [x20, #184]
  40e6ac:	ldr	x8, [x8, x9]
  40e6b0:	cbnz	x8, 40e6bc <error@@Base+0xc820>
  40e6b4:	ldur	w8, [x29, #-4]
  40e6b8:	cbnz	w8, 40e714 <error@@Base+0xc878>
  40e6bc:	cmp	x19, x21
  40e6c0:	b.ne	40e70c <error@@Base+0xc870>  // b.any
  40e6c4:	ldr	x8, [x20, #184]
  40e6c8:	ldr	x9, [sp, #8]
  40e6cc:	ldr	x8, [x8, x22, lsl #3]
  40e6d0:	ldr	x8, [x8, #16]
  40e6d4:	cmp	x8, x9
  40e6d8:	b.le	40e70c <error@@Base+0xc870>
  40e6dc:	ldr	x19, [sp, #24]
  40e6e0:	mov	x0, x20
  40e6e4:	mov	x2, x22
  40e6e8:	mov	x1, x19
  40e6ec:	bl	40e39c <error@@Base+0xc500>
  40e6f0:	stur	w0, [x29, #-4]
  40e6f4:	cbnz	w0, 40e714 <error@@Base+0xc878>
  40e6f8:	mov	x0, x20
  40e6fc:	mov	x1, x19
  40e700:	bl	40e460 <error@@Base+0xc5c4>
  40e704:	stur	w0, [x29, #-4]
  40e708:	cbnz	w0, 40e714 <error@@Base+0xc878>
  40e70c:	mov	w8, wzr
  40e710:	b	40e59c <error@@Base+0xc700>
  40e714:	mov	w8, #0x5                   	// #5
  40e718:	b	40e59c <error@@Base+0xc700>
  40e71c:	ldr	x0, [sp, #48]
  40e720:	bl	401b80 <free@plt>
  40e724:	mov	w8, #0x5                   	// #5
  40e728:	b	40e66c <error@@Base+0xc7d0>
  40e72c:	mov	w8, wzr
  40e730:	cbz	w8, 40e4ac <error@@Base+0xc610>
  40e734:	cmp	w8, #0x4
  40e738:	b.eq	40e4ac <error@@Base+0xc610>  // b.none
  40e73c:	b	40e774 <error@@Base+0xc8d8>
  40e740:	mov	w8, #0x5                   	// #5
  40e744:	cbnz	w8, 40e734 <error@@Base+0xc898>
  40e748:	b	40e4ac <error@@Base+0xc610>
  40e74c:	stur	wzr, [x29, #-4]
  40e750:	ldur	w0, [x29, #-4]
  40e754:	ldp	x20, x19, [sp, #144]
  40e758:	ldp	x22, x21, [sp, #128]
  40e75c:	ldp	x24, x23, [sp, #112]
  40e760:	ldp	x26, x25, [sp, #96]
  40e764:	ldp	x28, x27, [sp, #80]
  40e768:	ldp	x29, x30, [sp, #64]
  40e76c:	add	sp, sp, #0xa0
  40e770:	ret
  40e774:	cmp	w8, #0x5
  40e778:	b.eq	40e750 <error@@Base+0xc8b4>  // b.none
  40e77c:	b	40e754 <error@@Base+0xc8b8>
  40e780:	stp	x29, x30, [sp, #-32]!
  40e784:	ldr	x8, [x0, #64]
  40e788:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  40e78c:	str	x19, [sp, #16]
  40e790:	mov	x29, sp
  40e794:	cmp	x8, x9
  40e798:	b.hi	40e840 <error@@Base+0xc9a4>  // b.pmore
  40e79c:	ldr	x9, [x0, #88]
  40e7a0:	lsl	x8, x8, #1
  40e7a4:	sxtw	x10, w1
  40e7a8:	mov	x19, x0
  40e7ac:	cmp	x9, x8
  40e7b0:	csel	x8, x9, x8, lt  // lt = tstop
  40e7b4:	cmp	x8, x10
  40e7b8:	csel	x1, x8, x10, gt
  40e7bc:	bl	408164 <error@@Base+0x62c8>
  40e7c0:	cbnz	w0, 40e834 <error@@Base+0xc998>
  40e7c4:	ldr	x0, [x19, #184]
  40e7c8:	cbz	x0, 40e7e4 <error@@Base+0xc948>
  40e7cc:	ldr	x8, [x19, #64]
  40e7d0:	lsl	x8, x8, #3
  40e7d4:	add	x1, x8, #0x8
  40e7d8:	bl	401a20 <realloc@plt>
  40e7dc:	cbz	x0, 40e840 <error@@Base+0xc9a4>
  40e7e0:	str	x0, [x19, #184]
  40e7e4:	ldr	w8, [x19, #144]
  40e7e8:	ldrb	w9, [x19, #136]
  40e7ec:	cmp	w8, #0x2
  40e7f0:	cbz	w9, 40e808 <error@@Base+0xc96c>
  40e7f4:	mov	x0, x19
  40e7f8:	b.lt	40e818 <error@@Base+0xc97c>  // b.tstop
  40e7fc:	bl	408218 <error@@Base+0x637c>
  40e800:	cbz	w0, 40e830 <error@@Base+0xc994>
  40e804:	b	40e834 <error@@Base+0xc998>
  40e808:	b.lt	40e820 <error@@Base+0xc984>  // b.tstop
  40e80c:	mov	x0, x19
  40e810:	bl	408890 <error@@Base+0x69f4>
  40e814:	b	40e830 <error@@Base+0xc994>
  40e818:	bl	408810 <error@@Base+0x6974>
  40e81c:	b	40e830 <error@@Base+0xc994>
  40e820:	ldr	x8, [x19, #120]
  40e824:	cbz	x8, 40e830 <error@@Base+0xc994>
  40e828:	mov	x0, x19
  40e82c:	bl	408a34 <error@@Base+0x6b98>
  40e830:	mov	w0, wzr
  40e834:	ldr	x19, [sp, #16]
  40e838:	ldp	x29, x30, [sp], #32
  40e83c:	ret
  40e840:	mov	w0, #0xc                   	// #12
  40e844:	b	40e834 <error@@Base+0xc998>
  40e848:	stp	x29, x30, [sp, #-64]!
  40e84c:	stp	x22, x21, [sp, #32]
  40e850:	stp	x20, x19, [sp, #48]
  40e854:	ldrb	w8, [x2, #104]
  40e858:	mov	x20, x2
  40e85c:	mov	x19, x1
  40e860:	mov	x21, x0
  40e864:	str	x23, [sp, #16]
  40e868:	mov	x29, sp
  40e86c:	tbnz	w8, #5, 40e8cc <error@@Base+0xca30>
  40e870:	ldr	x8, [x19, #72]
  40e874:	ldr	x9, [x19, #8]
  40e878:	add	x10, x8, #0x1
  40e87c:	str	x10, [x19, #72]
  40e880:	ldrb	w22, [x9, x8]
  40e884:	ldr	x8, [x20, #88]
  40e888:	cbnz	x8, 40e8b4 <error@@Base+0xca18>
  40e88c:	ldr	x23, [x20, #96]
  40e890:	cbnz	x23, 40e8e8 <error@@Base+0xca4c>
  40e894:	ldr	x0, [x19, #152]
  40e898:	mov	x1, x20
  40e89c:	bl	4106c4 <error@@Base+0xe828>
  40e8a0:	tbnz	w0, #0, 40e884 <error@@Base+0xc9e8>
  40e8a4:	mov	x0, xzr
  40e8a8:	mov	w8, #0xc                   	// #12
  40e8ac:	str	w8, [x21]
  40e8b0:	b	40e8b8 <error@@Base+0xca1c>
  40e8b4:	ldr	x0, [x8, x22, lsl #3]
  40e8b8:	ldp	x20, x19, [sp, #48]
  40e8bc:	ldp	x22, x21, [sp, #32]
  40e8c0:	ldr	x23, [sp, #16]
  40e8c4:	ldp	x29, x30, [sp], #64
  40e8c8:	ret
  40e8cc:	mov	x0, x19
  40e8d0:	mov	x1, x20
  40e8d4:	bl	4104f8 <error@@Base+0xe65c>
  40e8d8:	str	w0, [x21]
  40e8dc:	cbz	w0, 40e870 <error@@Base+0xc9d4>
  40e8e0:	mov	x0, xzr
  40e8e4:	b	40e8b8 <error@@Base+0xca1c>
  40e8e8:	ldr	x8, [x19, #72]
  40e8ec:	ldr	w2, [x19, #160]
  40e8f0:	mov	x0, x19
  40e8f4:	sub	x1, x8, #0x1
  40e8f8:	bl	40e1d4 <error@@Base+0xc338>
  40e8fc:	ubfiz	w8, w0, #8, #1
  40e900:	orr	x8, x8, x22
  40e904:	ldr	x0, [x23, x8, lsl #3]
  40e908:	b	40e8b8 <error@@Base+0xca1c>
  40e90c:	sub	sp, sp, #0x60
  40e910:	stp	x29, x30, [sp, #32]
  40e914:	stp	x24, x23, [sp, #48]
  40e918:	stp	x22, x21, [sp, #64]
  40e91c:	stp	x20, x19, [sp, #80]
  40e920:	ldr	x20, [x1, #72]
  40e924:	ldp	x8, x9, [x1, #184]
  40e928:	ldr	x23, [x1, #152]
  40e92c:	mov	x22, x2
  40e930:	mov	x19, x1
  40e934:	cmp	x20, x9
  40e938:	mov	x21, x0
  40e93c:	add	x29, sp, #0x20
  40e940:	b.le	40e950 <error@@Base+0xcab4>
  40e944:	str	x22, [x8, x20, lsl #3]
  40e948:	str	x20, [x19, #192]
  40e94c:	b	40e9e8 <error@@Base+0xcb4c>
  40e950:	ldr	x9, [x8, x20, lsl #3]
  40e954:	cbz	x9, 40e984 <error@@Base+0xcae8>
  40e958:	ldr	x8, [x8, x20, lsl #3]
  40e95c:	ldr	x2, [x8, #80]
  40e960:	cbz	x22, 40e98c <error@@Base+0xcaf0>
  40e964:	ldr	x24, [x22, #80]
  40e968:	mov	x0, sp
  40e96c:	mov	x1, x24
  40e970:	bl	40ef34 <error@@Base+0xd098>
  40e974:	str	w0, [x21]
  40e978:	cbz	w0, 40e9a0 <error@@Base+0xcb04>
  40e97c:	mov	w8, wzr
  40e980:	b	40e9e4 <error@@Base+0xcb48>
  40e984:	str	x22, [x8, x20, lsl #3]
  40e988:	b	40e9e8 <error@@Base+0xcb4c>
  40e98c:	ldr	x8, [x2, #16]
  40e990:	ldr	q0, [x2]
  40e994:	mov	x24, xzr
  40e998:	str	x8, [sp, #16]
  40e99c:	str	q0, [sp]
  40e9a0:	ldr	x8, [x19, #72]
  40e9a4:	ldr	w2, [x19, #160]
  40e9a8:	mov	x0, x19
  40e9ac:	sub	x1, x8, #0x1
  40e9b0:	bl	40e1d4 <error@@Base+0xc338>
  40e9b4:	mov	w3, w0
  40e9b8:	mov	x2, sp
  40e9bc:	mov	x0, x21
  40e9c0:	mov	x1, x23
  40e9c4:	bl	40cae0 <error@@Base+0xac44>
  40e9c8:	ldr	x8, [x19, #184]
  40e9cc:	mov	x22, x0
  40e9d0:	str	x0, [x8, x20, lsl #3]
  40e9d4:	cbz	x24, 40e9e0 <error@@Base+0xcb44>
  40e9d8:	ldr	x0, [sp, #16]
  40e9dc:	bl	401b80 <free@plt>
  40e9e0:	mov	w8, #0x1                   	// #1
  40e9e4:	cbz	w8, 40ea38 <error@@Base+0xcb9c>
  40e9e8:	cbz	x22, 40ea3c <error@@Base+0xcba0>
  40e9ec:	ldr	x8, [x23, #152]
  40e9f0:	cbz	x8, 40ea3c <error@@Base+0xcba0>
  40e9f4:	add	x23, x22, #0x8
  40e9f8:	mov	x0, x19
  40e9fc:	mov	x1, x23
  40ea00:	mov	x2, x20
  40ea04:	bl	40e39c <error@@Base+0xc500>
  40ea08:	str	w0, [x21]
  40ea0c:	cbnz	w0, 40ea38 <error@@Base+0xcb9c>
  40ea10:	ldrb	w8, [x22, #104]
  40ea14:	tbz	w8, #6, 40ea3c <error@@Base+0xcba0>
  40ea18:	mov	x0, x19
  40ea1c:	mov	x1, x23
  40ea20:	bl	40e460 <error@@Base+0xc5c4>
  40ea24:	str	w0, [x21]
  40ea28:	cbnz	w0, 40ea38 <error@@Base+0xcb9c>
  40ea2c:	ldr	x8, [x19, #184]
  40ea30:	ldr	x22, [x8, x20, lsl #3]
  40ea34:	b	40ea3c <error@@Base+0xcba0>
  40ea38:	mov	x22, xzr
  40ea3c:	mov	x0, x22
  40ea40:	ldp	x20, x19, [sp, #80]
  40ea44:	ldp	x22, x21, [sp, #64]
  40ea48:	ldp	x24, x23, [sp, #48]
  40ea4c:	ldp	x29, x30, [sp, #32]
  40ea50:	add	sp, sp, #0x60
  40ea54:	ret
  40ea58:	stp	x29, x30, [sp, #-32]!
  40ea5c:	stp	x20, x19, [sp, #16]
  40ea60:	mov	x19, x1
  40ea64:	mov	x20, x0
  40ea68:	mov	x29, sp
  40ea6c:	ldr	x8, [x19, #192]
  40ea70:	ldr	x9, [x19, #72]
  40ea74:	cmp	x9, x8
  40ea78:	b.ge	40eab8 <error@@Base+0xcc1c>  // b.tcont
  40ea7c:	ldr	x10, [x19, #72]
  40ea80:	ldr	x11, [x19, #184]
  40ea84:	add	x10, x10, #0x1
  40ea88:	str	x10, [x19, #72]
  40ea8c:	add	x10, x11, x9, lsl #3
  40ea90:	ldr	x10, [x10, #8]
  40ea94:	add	x9, x9, #0x1
  40ea98:	cbz	x10, 40ea74 <error@@Base+0xcbd8>
  40ea9c:	mov	x0, x20
  40eaa0:	mov	x1, x19
  40eaa4:	mov	x2, xzr
  40eaa8:	bl	40e90c <error@@Base+0xca70>
  40eaac:	mov	w8, #0x1                   	// #1
  40eab0:	cbnz	w8, 40eac0 <error@@Base+0xcc24>
  40eab4:	b	40ead0 <error@@Base+0xcc34>
  40eab8:	mov	w8, wzr
  40eabc:	cbz	w8, 40ead0 <error@@Base+0xcc34>
  40eac0:	cbnz	x0, 40ead4 <error@@Base+0xcc38>
  40eac4:	ldr	w8, [x20]
  40eac8:	cbz	w8, 40ea6c <error@@Base+0xcbd0>
  40eacc:	b	40ead4 <error@@Base+0xcc38>
  40ead0:	mov	x0, xzr
  40ead4:	ldp	x20, x19, [sp, #16]
  40ead8:	ldp	x29, x30, [sp], #32
  40eadc:	ret
  40eae0:	stp	x29, x30, [sp, #-48]!
  40eae4:	stp	x22, x21, [sp, #16]
  40eae8:	stp	x20, x19, [sp, #32]
  40eaec:	ldp	x8, x22, [x0, #232]
  40eaf0:	mov	x19, x2
  40eaf4:	mov	x20, x0
  40eaf8:	mov	x21, x1
  40eafc:	cmp	x8, x22
  40eb00:	mov	x29, sp
  40eb04:	b.eq	40eb54 <error@@Base+0xccb8>  // b.none
  40eb08:	mov	w0, #0x1                   	// #1
  40eb0c:	mov	w1, #0x30                  	// #48
  40eb10:	bl	401a00 <calloc@plt>
  40eb14:	ldr	x8, [x20, #232]
  40eb18:	ldr	x9, [x20, #248]
  40eb1c:	lsl	x10, x8, #3
  40eb20:	str	x0, [x9, x10]
  40eb24:	ldr	x9, [x20, #248]
  40eb28:	ldr	x9, [x9, x10]
  40eb2c:	cbz	x9, 40eb70 <error@@Base+0xccd4>
  40eb30:	mov	w0, wzr
  40eb34:	add	x8, x8, #0x1
  40eb38:	str	x21, [x9, #8]
  40eb3c:	str	x8, [x20, #232]
  40eb40:	str	x19, [x9]
  40eb44:	ldp	x20, x19, [sp, #32]
  40eb48:	ldp	x22, x21, [sp, #16]
  40eb4c:	ldp	x29, x30, [sp], #48
  40eb50:	ret
  40eb54:	ldr	x0, [x20, #248]
  40eb58:	lsl	x1, x22, #4
  40eb5c:	bl	401a20 <realloc@plt>
  40eb60:	cbz	x0, 40eb70 <error@@Base+0xccd4>
  40eb64:	lsl	x8, x22, #1
  40eb68:	stp	x8, x0, [x20, #240]
  40eb6c:	b	40eb08 <error@@Base+0xcc6c>
  40eb70:	mov	w0, #0xc                   	// #12
  40eb74:	b	40eb44 <error@@Base+0xcca8>
  40eb78:	sub	sp, sp, #0x90
  40eb7c:	stp	x29, x30, [sp, #48]
  40eb80:	stp	x28, x27, [sp, #64]
  40eb84:	stp	x26, x25, [sp, #80]
  40eb88:	stp	x24, x23, [sp, #96]
  40eb8c:	stp	x22, x21, [sp, #112]
  40eb90:	stp	x20, x19, [sp, #128]
  40eb94:	ldr	x21, [x0, #152]
  40eb98:	ldr	x28, [x0, #8]
  40eb9c:	add	x29, sp, #0x30
  40eba0:	stp	x1, x2, [x29, #-16]
  40eba4:	mov	x1, x2
  40eba8:	mov	x20, x0
  40ebac:	bl	40f134 <error@@Base+0xd298>
  40ebb0:	cmn	x0, #0x1
  40ebb4:	b.eq	40ebe0 <error@@Base+0xcd44>  // b.none
  40ebb8:	ldr	x8, [x20, #216]
  40ebbc:	ldur	x10, [x29, #-16]
  40ebc0:	mov	w9, #0x28                  	// #40
  40ebc4:	madd	x8, x0, x9, x8
  40ebc8:	ldr	x9, [x8]
  40ebcc:	cmp	x9, x10
  40ebd0:	b.eq	40ef10 <error@@Base+0xd074>  // b.none
  40ebd4:	ldrb	w9, [x8, #32]
  40ebd8:	add	x8, x8, #0x28
  40ebdc:	cbnz	w9, 40ebc8 <error@@Base+0xcd2c>
  40ebe0:	ldr	x8, [x20, #232]
  40ebe4:	cmp	x8, #0x1
  40ebe8:	b.lt	40ef10 <error@@Base+0xd074>  // b.tstop
  40ebec:	ldur	x9, [x29, #-16]
  40ebf0:	ldr	x8, [x21]
  40ebf4:	mov	x24, xzr
  40ebf8:	str	wzr, [sp, #12]
  40ebfc:	lsl	x9, x9, #4
  40ec00:	ldr	x22, [x8, x9]
  40ec04:	stp	x22, x21, [sp, #16]
  40ec08:	b	40ec1c <error@@Base+0xcd80>
  40ec0c:	ldr	x8, [x20, #232]
  40ec10:	add	x24, x24, #0x1
  40ec14:	cmp	x24, x8
  40ec18:	b.ge	40ef10 <error@@Base+0xd074>  // b.tcont
  40ec1c:	ldr	x8, [x20, #248]
  40ec20:	ldr	x9, [x21]
  40ec24:	ldr	x25, [x8, x24, lsl #3]
  40ec28:	ldr	x8, [x25, #8]
  40ec2c:	lsl	x8, x8, #4
  40ec30:	ldr	x8, [x9, x8]
  40ec34:	cmp	x8, x22
  40ec38:	b.ne	40ed30 <error@@Base+0xce94>  // b.any
  40ec3c:	ldr	x8, [x25, #32]
  40ec40:	ldr	x23, [x25]
  40ec44:	cmp	x8, #0x1
  40ec48:	b.lt	40ed38 <error@@Base+0xce9c>  // b.tstop
  40ec4c:	ldur	x19, [x29, #-8]
  40ec50:	mov	x21, xzr
  40ec54:	b	40ec68 <error@@Base+0xcdcc>
  40ec58:	ldr	x8, [x25, #32]
  40ec5c:	add	x21, x21, #0x1
  40ec60:	cmp	x21, x8
  40ec64:	b.ge	40ed4c <error@@Base+0xceb0>  // b.tcont
  40ec68:	ldr	x8, [x25, #40]
  40ec6c:	ldr	x26, [x8, x21, lsl #3]
  40ec70:	ldr	x22, [x26, #8]
  40ec74:	sub	x27, x22, x23
  40ec78:	cmp	x27, #0x1
  40ec7c:	b.lt	40ecac <error@@Base+0xce10>  // b.tstop
  40ec80:	ldr	x8, [x20, #48]
  40ec84:	add	x1, x27, x19
  40ec88:	cmp	x1, x8
  40ec8c:	b.gt	40ecf4 <error@@Base+0xce58>
  40ec90:	add	x0, x28, x19
  40ec94:	add	x1, x28, x23
  40ec98:	mov	x2, x27
  40ec9c:	bl	401a10 <bcmp@plt>
  40eca0:	cbz	w0, 40ecac <error@@Base+0xce10>
  40eca4:	mov	w8, #0x7                   	// #7
  40eca8:	b	40ece4 <error@@Base+0xce48>
  40ecac:	ldp	x3, x4, [x29, #-16]
  40ecb0:	mov	x0, x20
  40ecb4:	mov	x1, x25
  40ecb8:	mov	x2, x26
  40ecbc:	add	x19, x27, x19
  40ecc0:	bl	40f258 <error@@Base+0xd3bc>
  40ecc4:	ldr	x28, [x20, #8]
  40ecc8:	cmp	w0, #0x1
  40eccc:	b.ne	40ecd8 <error@@Base+0xce3c>  // b.any
  40ecd0:	mov	w8, #0x9                   	// #9
  40ecd4:	b	40ece0 <error@@Base+0xce44>
  40ecd8:	cbnz	w0, 40ed14 <error@@Base+0xce78>
  40ecdc:	mov	w8, wzr
  40ece0:	mov	x23, x22
  40ece4:	cbz	w8, 40ec58 <error@@Base+0xcdbc>
  40ece8:	cmp	w8, #0x9
  40ecec:	b.eq	40ec58 <error@@Base+0xcdbc>  // b.none
  40ecf0:	b	40ed44 <error@@Base+0xcea8>
  40ecf4:	ldr	x8, [x20, #88]
  40ecf8:	cmp	x1, x8
  40ecfc:	b.gt	40eca4 <error@@Base+0xce08>
  40ed00:	mov	x0, x20
  40ed04:	bl	40f1b8 <error@@Base+0xd31c>
  40ed08:	cbnz	w0, 40ed24 <error@@Base+0xce88>
  40ed0c:	ldr	x28, [x20, #8]
  40ed10:	b	40ec90 <error@@Base+0xcdf4>
  40ed14:	mov	w8, #0x1                   	// #1
  40ed18:	mov	x23, x22
  40ed1c:	str	w0, [sp, #12]
  40ed20:	b	40ece4 <error@@Base+0xce48>
  40ed24:	mov	w8, #0x1                   	// #1
  40ed28:	str	w0, [sp, #12]
  40ed2c:	b	40ece4 <error@@Base+0xce48>
  40ed30:	mov	w8, #0x6                   	// #6
  40ed34:	b	40eefc <error@@Base+0xd060>
  40ed38:	ldur	x19, [x29, #-8]
  40ed3c:	mov	x21, xzr
  40ed40:	b	40ed4c <error@@Base+0xceb0>
  40ed44:	cmp	w8, #0x7
  40ed48:	b.ne	40ed5c <error@@Base+0xcec0>  // b.any
  40ed4c:	ldr	x8, [x25, #32]
  40ed50:	cmp	x21, x8
  40ed54:	b.ge	40ed64 <error@@Base+0xcec8>  // b.tcont
  40ed58:	mov	w8, #0x6                   	// #6
  40ed5c:	ldp	x22, x21, [sp, #16]
  40ed60:	b	40eefc <error@@Base+0xd060>
  40ed64:	ldur	x8, [x29, #-8]
  40ed68:	ldr	x22, [sp, #16]
  40ed6c:	cmp	x21, #0x0
  40ed70:	cinc	x26, x23, ne  // ne = any
  40ed74:	cmp	x26, x8
  40ed78:	b.le	40ed84 <error@@Base+0xcee8>
  40ed7c:	ldr	x21, [sp, #24]
  40ed80:	b	40eef8 <error@@Base+0xd05c>
  40ed84:	ldr	x21, [sp, #24]
  40ed88:	b	40ed9c <error@@Base+0xcf00>
  40ed8c:	ldur	x8, [x29, #-8]
  40ed90:	cmp	x26, x8
  40ed94:	add	x26, x26, #0x1
  40ed98:	b.ge	40eef8 <error@@Base+0xd05c>  // b.tcont
  40ed9c:	ldr	x8, [x25]
  40eda0:	cmp	x26, x8
  40eda4:	b.le	40edcc <error@@Base+0xcf30>
  40eda8:	ldr	x8, [x20, #48]
  40edac:	cmp	x19, x8
  40edb0:	b.ge	40eea8 <error@@Base+0xd00c>  // b.tcont
  40edb4:	add	x9, x28, x26
  40edb8:	ldrb	w8, [x28, x19]
  40edbc:	ldurb	w9, [x9, #-1]
  40edc0:	add	x19, x19, #0x1
  40edc4:	cmp	w8, w9
  40edc8:	b.ne	40eecc <error@@Base+0xd030>  // b.any
  40edcc:	ldr	x8, [x20, #184]
  40edd0:	ldr	x8, [x8, x26, lsl #3]
  40edd4:	cbz	x8, 40ee78 <error@@Base+0xcfdc>
  40edd8:	add	x1, x8, #0x8
  40eddc:	mov	w3, #0x9                   	// #9
  40ede0:	mov	x0, x21
  40ede4:	mov	x2, x22
  40ede8:	bl	40f2e8 <error@@Base+0xd44c>
  40edec:	cmn	x0, #0x1
  40edf0:	b.eq	40ee78 <error@@Base+0xcfdc>  // b.none
  40edf4:	ldr	x8, [x25, #16]
  40edf8:	mov	x27, x0
  40edfc:	cbnz	x8, 40ee1c <error@@Base+0xcf80>
  40ee00:	ldr	x8, [x25]
  40ee04:	mov	w0, #0x18                  	// #24
  40ee08:	sub	x8, x26, x8
  40ee0c:	add	x1, x8, #0x1
  40ee10:	bl	401a00 <calloc@plt>
  40ee14:	str	x0, [x25, #16]
  40ee18:	cbz	x0, 40ee94 <error@@Base+0xcff8>
  40ee1c:	ldp	x2, x1, [x25, #8]
  40ee20:	ldr	x3, [x25]
  40ee24:	mov	w6, #0x9                   	// #9
  40ee28:	mov	x0, x20
  40ee2c:	mov	x4, x27
  40ee30:	mov	x5, x26
  40ee34:	bl	40f358 <error@@Base+0xd4bc>
  40ee38:	cmp	w0, #0x1
  40ee3c:	b.eq	40ee78 <error@@Base+0xcfdc>  // b.none
  40ee40:	cbnz	w0, 40eee0 <error@@Base+0xd044>
  40ee44:	mov	x0, x25
  40ee48:	mov	x1, x27
  40ee4c:	mov	x2, x26
  40ee50:	bl	40f6a4 <error@@Base+0xd808>
  40ee54:	cbz	x0, 40ee94 <error@@Base+0xcff8>
  40ee58:	ldp	x3, x4, [x29, #-16]
  40ee5c:	mov	x2, x0
  40ee60:	mov	x0, x20
  40ee64:	mov	x1, x25
  40ee68:	bl	40f258 <error@@Base+0xd3bc>
  40ee6c:	ldr	x28, [x20, #8]
  40ee70:	cmp	w0, #0x1
  40ee74:	b.ne	40ee84 <error@@Base+0xcfe8>  // b.any
  40ee78:	mov	w8, #0xc                   	// #12
  40ee7c:	cbnz	w8, 40eed4 <error@@Base+0xd038>
  40ee80:	b	40ed8c <error@@Base+0xcef0>
  40ee84:	cbnz	w0, 40eee0 <error@@Base+0xd044>
  40ee88:	mov	w8, wzr
  40ee8c:	cbnz	w8, 40eed4 <error@@Base+0xd038>
  40ee90:	b	40ed8c <error@@Base+0xcef0>
  40ee94:	mov	w8, #0xc                   	// #12
  40ee98:	str	w8, [sp, #12]
  40ee9c:	mov	w8, #0x1                   	// #1
  40eea0:	cbnz	w8, 40eed4 <error@@Base+0xd038>
  40eea4:	b	40ed8c <error@@Base+0xcef0>
  40eea8:	ldr	x8, [x20, #88]
  40eeac:	cmp	x19, x8
  40eeb0:	b.ge	40eecc <error@@Base+0xd030>  // b.tcont
  40eeb4:	add	w1, w19, #0x1
  40eeb8:	mov	x0, x20
  40eebc:	bl	40e780 <error@@Base+0xc8e4>
  40eec0:	cbnz	w0, 40eee0 <error@@Base+0xd044>
  40eec4:	ldr	x28, [x20, #8]
  40eec8:	b	40edb4 <error@@Base+0xcf18>
  40eecc:	mov	w8, #0xa                   	// #10
  40eed0:	cbz	w8, 40ed8c <error@@Base+0xcef0>
  40eed4:	cmp	w8, #0xc
  40eed8:	b.eq	40ed8c <error@@Base+0xcef0>  // b.none
  40eedc:	b	40eef0 <error@@Base+0xd054>
  40eee0:	mov	w8, #0x1                   	// #1
  40eee4:	str	w0, [sp, #12]
  40eee8:	cbnz	w8, 40eed4 <error@@Base+0xd038>
  40eeec:	b	40ed8c <error@@Base+0xcef0>
  40eef0:	cmp	w8, #0xa
  40eef4:	b.ne	40eefc <error@@Base+0xd060>  // b.any
  40eef8:	mov	w8, wzr
  40eefc:	cmp	w8, #0x6
  40ef00:	b.eq	40ec0c <error@@Base+0xcd70>  // b.none
  40ef04:	cbz	w8, 40ec0c <error@@Base+0xcd70>
  40ef08:	ldr	w0, [sp, #12]
  40ef0c:	b	40ef14 <error@@Base+0xd078>
  40ef10:	mov	w0, wzr
  40ef14:	ldp	x20, x19, [sp, #128]
  40ef18:	ldp	x22, x21, [sp, #112]
  40ef1c:	ldp	x24, x23, [sp, #96]
  40ef20:	ldp	x26, x25, [sp, #80]
  40ef24:	ldp	x28, x27, [sp, #64]
  40ef28:	ldp	x29, x30, [sp, #48]
  40ef2c:	add	sp, sp, #0x90
  40ef30:	ret
  40ef34:	stp	x29, x30, [sp, #-64]!
  40ef38:	stp	x20, x19, [sp, #48]
  40ef3c:	mov	x20, x2
  40ef40:	mov	x19, x0
  40ef44:	stp	x24, x23, [sp, #16]
  40ef48:	stp	x22, x21, [sp, #32]
  40ef4c:	mov	x29, sp
  40ef50:	cbz	x1, 40f064 <error@@Base+0xd1c8>
  40ef54:	ldr	x8, [x1, #8]
  40ef58:	mov	x21, x1
  40ef5c:	cbz	x20, 40f04c <error@@Base+0xd1b0>
  40ef60:	cmp	x8, #0x1
  40ef64:	b.lt	40f04c <error@@Base+0xd1b0>  // b.tstop
  40ef68:	ldr	x9, [x20, #8]
  40ef6c:	cmp	x9, #0x1
  40ef70:	b.lt	40f04c <error@@Base+0xd1b0>  // b.tstop
  40ef74:	add	x8, x9, x8
  40ef78:	lsl	x0, x8, #3
  40ef7c:	str	x8, [x19]
  40ef80:	bl	401970 <malloc@plt>
  40ef84:	str	x0, [x19, #16]
  40ef88:	cbz	x0, 40f12c <error@@Base+0xd290>
  40ef8c:	ldr	x8, [x21, #8]
  40ef90:	cmp	x8, #0x0
  40ef94:	cset	w9, gt
  40ef98:	cmp	x8, #0x1
  40ef9c:	b.lt	40f094 <error@@Base+0xd1f8>  // b.tstop
  40efa0:	ldr	x10, [x20, #8]
  40efa4:	cmp	x10, #0x1
  40efa8:	b.lt	40f0a0 <error@@Base+0xd204>  // b.tstop
  40efac:	mov	x24, xzr
  40efb0:	mov	x13, xzr
  40efb4:	mov	x23, xzr
  40efb8:	mov	x22, x13
  40efbc:	mov	x10, x23
  40efc0:	ldr	x8, [x21, #16]
  40efc4:	ldr	x9, [x20, #16]
  40efc8:	ldr	x12, [x8, x24, lsl #3]
  40efcc:	ldr	x11, [x9, x22, lsl #3]
  40efd0:	cmp	x12, x11
  40efd4:	b.le	40f00c <error@@Base+0xd170>
  40efd8:	ldr	x8, [x19, #16]
  40efdc:	add	x22, x22, #0x1
  40efe0:	add	x23, x10, #0x1
  40efe4:	str	x11, [x8, x10, lsl #3]
  40efe8:	ldr	x8, [x21, #8]
  40efec:	cmp	x8, x24
  40eff0:	cset	w9, gt
  40eff4:	b.le	40f0e0 <error@@Base+0xd244>
  40eff8:	ldr	x10, [x20, #8]
  40effc:	cmp	x22, x10
  40f000:	mov	x10, x23
  40f004:	b.lt	40efc0 <error@@Base+0xd124>  // b.tstop
  40f008:	b	40f0ac <error@@Base+0xd210>
  40f00c:	ldr	x8, [x19, #16]
  40f010:	add	x24, x24, #0x1
  40f014:	cinc	x13, x22, eq  // eq = none
  40f018:	add	x23, x10, #0x1
  40f01c:	str	x12, [x8, x10, lsl #3]
  40f020:	ldr	x8, [x21, #8]
  40f024:	cmp	x8, x24
  40f028:	cset	w9, gt
  40f02c:	b.le	40f0d8 <error@@Base+0xd23c>
  40f030:	ldr	x14, [x20, #8]
  40f034:	cmp	x13, x14
  40f038:	b.lt	40efb8 <error@@Base+0xd11c>  // b.tstop
  40f03c:	cmp	x12, x11
  40f040:	cinc	x22, x22, eq  // eq = none
  40f044:	add	x23, x10, #0x1
  40f048:	b	40f0ac <error@@Base+0xd210>
  40f04c:	cmp	x8, #0x1
  40f050:	b.lt	40f064 <error@@Base+0xd1c8>  // b.tstop
  40f054:	mov	x0, x19
  40f058:	mov	x1, x21
  40f05c:	bl	40ca08 <error@@Base+0xab6c>
  40f060:	b	40f118 <error@@Base+0xd27c>
  40f064:	cbz	x20, 40f084 <error@@Base+0xd1e8>
  40f068:	ldr	x8, [x20, #8]
  40f06c:	cmp	x8, #0x1
  40f070:	b.lt	40f084 <error@@Base+0xd1e8>  // b.tstop
  40f074:	mov	x0, x19
  40f078:	mov	x1, x20
  40f07c:	bl	40ca08 <error@@Base+0xab6c>
  40f080:	b	40f118 <error@@Base+0xd27c>
  40f084:	mov	w0, wzr
  40f088:	stp	xzr, xzr, [x19]
  40f08c:	str	xzr, [x19, #16]
  40f090:	b	40f118 <error@@Base+0xd27c>
  40f094:	mov	x22, xzr
  40f098:	mov	x23, xzr
  40f09c:	b	40f0e0 <error@@Base+0xd244>
  40f0a0:	mov	x24, xzr
  40f0a4:	mov	x23, xzr
  40f0a8:	mov	x22, xzr
  40f0ac:	cbz	w9, 40f0e0 <error@@Base+0xd244>
  40f0b0:	ldr	x9, [x19, #16]
  40f0b4:	ldr	x10, [x21, #16]
  40f0b8:	sub	x8, x8, x24
  40f0bc:	lsl	x2, x8, #3
  40f0c0:	add	x0, x9, x23, lsl #3
  40f0c4:	add	x1, x10, x24, lsl #3
  40f0c8:	bl	401840 <memcpy@plt>
  40f0cc:	ldr	x8, [x21, #8]
  40f0d0:	sub	x9, x23, x24
  40f0d4:	b	40f10c <error@@Base+0xd270>
  40f0d8:	cmp	x12, x11
  40f0dc:	cinc	x22, x22, eq  // eq = none
  40f0e0:	ldr	x8, [x20, #8]
  40f0e4:	subs	x8, x8, x22
  40f0e8:	b.le	40f110 <error@@Base+0xd274>
  40f0ec:	ldr	x9, [x19, #16]
  40f0f0:	ldr	x10, [x20, #16]
  40f0f4:	lsl	x2, x8, #3
  40f0f8:	add	x0, x9, x23, lsl #3
  40f0fc:	add	x1, x10, x22, lsl #3
  40f100:	bl	401840 <memcpy@plt>
  40f104:	ldr	x8, [x20, #8]
  40f108:	sub	x9, x23, x22
  40f10c:	add	x23, x9, x8
  40f110:	mov	w0, wzr
  40f114:	str	x23, [x19, #8]
  40f118:	ldp	x20, x19, [sp, #48]
  40f11c:	ldp	x22, x21, [sp, #32]
  40f120:	ldp	x24, x23, [sp, #16]
  40f124:	ldp	x29, x30, [sp], #64
  40f128:	ret
  40f12c:	mov	w0, #0xc                   	// #12
  40f130:	b	40f118 <error@@Base+0xd27c>
  40f134:	ldr	x9, [x0, #200]
  40f138:	mov	x8, x0
  40f13c:	cmp	x9, #0x1
  40f140:	b.lt	40f18c <error@@Base+0xd2f0>  // b.tstop
  40f144:	ldr	x10, [x8, #216]
  40f148:	mov	x0, xzr
  40f14c:	mov	w11, #0x28                  	// #40
  40f150:	mov	x12, x9
  40f154:	add	x13, x0, x12
  40f158:	cmp	x13, #0x0
  40f15c:	cinc	x13, x13, lt  // lt = tstop
  40f160:	asr	x13, x13, #1
  40f164:	madd	x14, x13, x11, x10
  40f168:	ldr	x14, [x14, #8]
  40f16c:	cmp	x14, x1
  40f170:	csel	x12, x12, x13, lt  // lt = tstop
  40f174:	csinc	x0, x0, x13, ge  // ge = tcont
  40f178:	cmp	x0, x12
  40f17c:	b.lt	40f154 <error@@Base+0xd2b8>  // b.tstop
  40f180:	cmp	x0, x9
  40f184:	b.lt	40f198 <error@@Base+0xd2fc>  // b.tstop
  40f188:	b	40f1b0 <error@@Base+0xd314>
  40f18c:	mov	x0, xzr
  40f190:	cmp	x0, x9
  40f194:	b.ge	40f1b0 <error@@Base+0xd314>  // b.tcont
  40f198:	ldr	x8, [x8, #216]
  40f19c:	mov	w9, #0x28                  	// #40
  40f1a0:	madd	x8, x0, x9, x8
  40f1a4:	ldr	x8, [x8, #8]
  40f1a8:	cmp	x8, x1
  40f1ac:	b.eq	40f1b4 <error@@Base+0xd318>  // b.none
  40f1b0:	mov	x0, #0xffffffffffffffff    	// #-1
  40f1b4:	ret
  40f1b8:	stp	x29, x30, [sp, #-48]!
  40f1bc:	stp	x20, x19, [sp, #32]
  40f1c0:	ldr	x8, [x0, #64]
  40f1c4:	str	x21, [sp, #16]
  40f1c8:	ldr	x21, [x0, #192]
  40f1cc:	mov	x19, x0
  40f1d0:	mov	x20, x1
  40f1d4:	cmp	x8, x1
  40f1d8:	mov	x29, sp
  40f1dc:	b.gt	40f1ec <error@@Base+0xd350>
  40f1e0:	ldr	x9, [x19, #88]
  40f1e4:	cmp	x8, x9
  40f1e8:	b.lt	40f204 <error@@Base+0xd368>  // b.tstop
  40f1ec:	ldr	x8, [x19, #48]
  40f1f0:	cmp	x8, x20
  40f1f4:	b.gt	40f214 <error@@Base+0xd378>
  40f1f8:	ldr	x9, [x19, #88]
  40f1fc:	cmp	x8, x9
  40f200:	b.ge	40f214 <error@@Base+0xd378>  // b.tcont
  40f204:	add	w1, w20, #0x1
  40f208:	mov	x0, x19
  40f20c:	bl	40e780 <error@@Base+0xc8e4>
  40f210:	cbnz	w0, 40f248 <error@@Base+0xd3ac>
  40f214:	cmp	x21, x20
  40f218:	b.ge	40f244 <error@@Base+0xd3a8>  // b.tcont
  40f21c:	ldr	x8, [x19, #184]
  40f220:	sub	x9, x20, x21
  40f224:	lsl	x2, x9, #3
  40f228:	mov	w1, wzr
  40f22c:	add	x8, x8, x21, lsl #3
  40f230:	add	x0, x8, #0x8
  40f234:	bl	4019f0 <memset@plt>
  40f238:	mov	w0, wzr
  40f23c:	str	x20, [x19, #192]
  40f240:	b	40f248 <error@@Base+0xd3ac>
  40f244:	mov	w0, wzr
  40f248:	ldp	x20, x19, [sp, #32]
  40f24c:	ldr	x21, [sp, #16]
  40f250:	ldp	x29, x30, [sp], #48
  40f254:	ret
  40f258:	stp	x29, x30, [sp, #-64]!
  40f25c:	stp	x22, x21, [sp, #32]
  40f260:	stp	x20, x19, [sp, #48]
  40f264:	mov	x22, x2
  40f268:	str	x23, [sp, #16]
  40f26c:	mov	x23, x3
  40f270:	ldr	x2, [x2]
  40f274:	ldr	x3, [x22, #8]
  40f278:	mov	x19, x4
  40f27c:	mov	x21, x1
  40f280:	add	x1, x22, #0x10
  40f284:	mov	w6, #0x8                   	// #8
  40f288:	mov	x4, x23
  40f28c:	mov	x5, x19
  40f290:	mov	x29, sp
  40f294:	mov	x20, x0
  40f298:	bl	40f358 <error@@Base+0xd4bc>
  40f29c:	cbnz	w0, 40f2d4 <error@@Base+0xd438>
  40f2a0:	ldr	x3, [x21]
  40f2a4:	ldr	x4, [x22, #8]
  40f2a8:	mov	x0, x20
  40f2ac:	mov	x1, x23
  40f2b0:	mov	x2, x19
  40f2b4:	bl	40f724 <error@@Base+0xd888>
  40f2b8:	cbnz	w0, 40f2d4 <error@@Base+0xd438>
  40f2bc:	ldr	x8, [x22, #8]
  40f2c0:	ldr	x9, [x21]
  40f2c4:	mov	x0, x20
  40f2c8:	add	x8, x8, x19
  40f2cc:	sub	x1, x8, x9
  40f2d0:	bl	40f1b8 <error@@Base+0xd31c>
  40f2d4:	ldp	x20, x19, [sp, #48]
  40f2d8:	ldp	x22, x21, [sp, #32]
  40f2dc:	ldr	x23, [sp, #16]
  40f2e0:	ldp	x29, x30, [sp], #64
  40f2e4:	ret
  40f2e8:	ldr	x8, [x1, #8]
  40f2ec:	cmp	x8, #0x1
  40f2f0:	b.lt	40f350 <error@@Base+0xd4b4>  // b.tstop
  40f2f4:	ldr	x9, [x1, #16]
  40f2f8:	ldr	x10, [x0]
  40f2fc:	mov	x8, xzr
  40f300:	b	40f31c <error@@Base+0xd480>
  40f304:	mov	w12, #0x1                   	// #1
  40f308:	tbz	w12, #0, 40f34c <error@@Base+0xd4b0>
  40f30c:	ldr	x11, [x1, #8]
  40f310:	add	x8, x8, #0x1
  40f314:	cmp	x8, x11
  40f318:	b.ge	40f350 <error@@Base+0xd4b4>  // b.tcont
  40f31c:	ldr	x11, [x9, x8, lsl #3]
  40f320:	add	x12, x10, x11, lsl #4
  40f324:	ldrb	w12, [x12, #8]
  40f328:	cmp	w12, w3
  40f32c:	b.ne	40f304 <error@@Base+0xd468>  // b.any
  40f330:	lsl	x12, x11, #4
  40f334:	ldr	x12, [x10, x12]
  40f338:	cmp	x12, x2
  40f33c:	b.ne	40f304 <error@@Base+0xd468>  // b.any
  40f340:	mov	w12, wzr
  40f344:	mov	x0, x11
  40f348:	tbnz	w12, #0, 40f30c <error@@Base+0xd470>
  40f34c:	ret
  40f350:	mov	x0, #0xffffffffffffffff    	// #-1
  40f354:	ret
  40f358:	sub	sp, sp, #0xa0
  40f35c:	stp	x29, x30, [sp, #64]
  40f360:	stp	x28, x27, [sp, #80]
  40f364:	stp	x26, x25, [sp, #96]
  40f368:	stp	x24, x23, [sp, #112]
  40f36c:	stp	x22, x21, [sp, #128]
  40f370:	stp	x20, x19, [sp, #144]
  40f374:	ldr	x24, [x0, #152]
  40f378:	add	x29, sp, #0x40
  40f37c:	stur	wzr, [x29, #-4]
  40f380:	ldrsw	x9, [x0, #224]
  40f384:	ldr	x8, [x24]
  40f388:	ldr	x19, [x1, #8]
  40f38c:	lsl	x10, x2, #4
  40f390:	mov	w23, w6
  40f394:	ldr	x25, [x8, x10]
  40f398:	add	x8, x9, x5
  40f39c:	mov	x20, x5
  40f3a0:	mov	x28, x2
  40f3a4:	mov	x22, x1
  40f3a8:	mov	x21, x0
  40f3ac:	cmp	x19, x8
  40f3b0:	mov	x27, x3
  40f3b4:	str	x4, [sp, #8]
  40f3b8:	b.le	40f64c <error@@Base+0xd7b0>
  40f3bc:	ldr	x9, [x21, #184]
  40f3c0:	ldr	x8, [x22]
  40f3c4:	ldr	x10, [x21, #72]
  40f3c8:	ldr	w2, [x21, #160]
  40f3cc:	str	x9, [sp, #24]
  40f3d0:	ldr	x9, [x22, #16]
  40f3d4:	cmp	x8, #0x0
  40f3d8:	csel	x26, x27, x8, eq  // eq = none
  40f3dc:	sub	x1, x26, #0x1
  40f3e0:	mov	x0, x21
  40f3e4:	str	x10, [sp, #16]
  40f3e8:	str	x9, [x21, #184]
  40f3ec:	str	x26, [x21, #72]
  40f3f0:	bl	40e1d4 <error@@Base+0xc338>
  40f3f4:	cmp	x26, x27
  40f3f8:	mov	w19, w0
  40f3fc:	b.ne	40f438 <error@@Base+0xd59c>  // b.any
  40f400:	add	x0, sp, #0x20
  40f404:	mov	x1, x28
  40f408:	bl	40c108 <error@@Base+0xa26c>
  40f40c:	stur	w0, [x29, #-4]
  40f410:	cbnz	w0, 40f62c <error@@Base+0xd790>
  40f414:	add	x1, sp, #0x20
  40f418:	mov	x0, x24
  40f41c:	mov	x2, x25
  40f420:	mov	w3, w23
  40f424:	bl	40f830 <error@@Base+0xd994>
  40f428:	stur	w0, [x29, #-4]
  40f42c:	cbnz	w0, 40f5d4 <error@@Base+0xd738>
  40f430:	mov	x28, xzr
  40f434:	b	40f46c <error@@Base+0xd5d0>
  40f438:	ldr	x8, [x21, #184]
  40f43c:	ldr	x28, [x8, x26, lsl #3]
  40f440:	cbz	x28, 40f44c <error@@Base+0xd5b0>
  40f444:	ldrb	w8, [x28, #104]
  40f448:	tbnz	w8, #6, 40f458 <error@@Base+0xd5bc>
  40f44c:	stp	xzr, xzr, [sp, #32]
  40f450:	str	xzr, [sp, #48]
  40f454:	b	40f46c <error@@Base+0xd5d0>
  40f458:	add	x1, x28, #0x8
  40f45c:	add	x0, sp, #0x20
  40f460:	bl	40ca08 <error@@Base+0xab6c>
  40f464:	stur	w0, [x29, #-4]
  40f468:	cbnz	w0, 40f62c <error@@Base+0xd790>
  40f46c:	cmp	x26, x27
  40f470:	b.eq	40f480 <error@@Base+0xd5e4>  // b.none
  40f474:	cbz	x28, 40f4d4 <error@@Base+0xd638>
  40f478:	ldrb	w8, [x28, #104]
  40f47c:	tbz	w8, #6, 40f4d4 <error@@Base+0xd638>
  40f480:	ldr	x8, [sp, #40]
  40f484:	cbz	x8, 40f4a8 <error@@Base+0xd60c>
  40f488:	add	x1, sp, #0x20
  40f48c:	mov	x0, x21
  40f490:	mov	x2, x26
  40f494:	mov	x3, x25
  40f498:	mov	w4, w23
  40f49c:	bl	40f95c <error@@Base+0xdac0>
  40f4a0:	stur	w0, [x29, #-4]
  40f4a4:	cbnz	w0, 40f5d4 <error@@Base+0xd738>
  40f4a8:	sub	x0, x29, #0x4
  40f4ac:	add	x2, sp, #0x20
  40f4b0:	mov	x1, x24
  40f4b4:	mov	w3, w19
  40f4b8:	bl	40cae0 <error@@Base+0xac44>
  40f4bc:	mov	x28, x0
  40f4c0:	cbnz	x0, 40f4cc <error@@Base+0xd630>
  40f4c4:	ldur	w8, [x29, #-4]
  40f4c8:	cbnz	w8, 40f5d4 <error@@Base+0xd738>
  40f4cc:	ldr	x8, [x21, #184]
  40f4d0:	str	x28, [x8, x26, lsl #3]
  40f4d4:	cmp	x26, x20
  40f4d8:	b.ge	40f5e8 <error@@Base+0xd74c>  // b.tcont
  40f4dc:	mov	x27, xzr
  40f4e0:	b	40f504 <error@@Base+0xd668>
  40f4e4:	ldr	x8, [x21, #184]
  40f4e8:	cmp	x28, #0x0
  40f4ec:	csinc	x27, xzr, x27, ne  // ne = any
  40f4f0:	cmp	x20, x19
  40f4f4:	add	x8, x8, x26, lsl #3
  40f4f8:	mov	x26, x19
  40f4fc:	str	x28, [x8, #8]
  40f500:	b.eq	40f5e4 <error@@Base+0xd748>  // b.none
  40f504:	ldrsw	x8, [x21, #224]
  40f508:	cmp	x27, x8
  40f50c:	b.gt	40f5e8 <error@@Base+0xd74c>
  40f510:	str	xzr, [sp, #40]
  40f514:	ldr	x8, [x21, #184]
  40f518:	add	x8, x8, x26, lsl #3
  40f51c:	ldr	x8, [x8, #8]
  40f520:	cbz	x8, 40f538 <error@@Base+0xd69c>
  40f524:	add	x1, x8, #0x8
  40f528:	add	x0, sp, #0x20
  40f52c:	bl	40c618 <error@@Base+0xa77c>
  40f530:	stur	w0, [x29, #-4]
  40f534:	cbnz	w0, 40f5d4 <error@@Base+0xd738>
  40f538:	cbz	x28, 40f558 <error@@Base+0xd6bc>
  40f53c:	add	x2, x28, #0x20
  40f540:	add	x3, sp, #0x20
  40f544:	mov	x0, x21
  40f548:	mov	x1, x26
  40f54c:	bl	40fbd0 <error@@Base+0xdd34>
  40f550:	stur	w0, [x29, #-4]
  40f554:	cbnz	w0, 40f5d4 <error@@Base+0xd738>
  40f558:	ldr	x8, [sp, #40]
  40f55c:	add	x19, x26, #0x1
  40f560:	cbz	x8, 40f5a0 <error@@Base+0xd704>
  40f564:	add	x1, sp, #0x20
  40f568:	mov	x0, x24
  40f56c:	mov	x2, x25
  40f570:	mov	w3, w23
  40f574:	bl	40f830 <error@@Base+0xd994>
  40f578:	stur	w0, [x29, #-4]
  40f57c:	cbnz	w0, 40f5d4 <error@@Base+0xd738>
  40f580:	add	x1, sp, #0x20
  40f584:	mov	x0, x21
  40f588:	mov	x2, x19
  40f58c:	mov	x3, x25
  40f590:	mov	w4, w23
  40f594:	bl	40f95c <error@@Base+0xdac0>
  40f598:	stur	w0, [x29, #-4]
  40f59c:	cbnz	w0, 40f5d4 <error@@Base+0xd738>
  40f5a0:	ldr	w2, [x21, #160]
  40f5a4:	mov	x0, x21
  40f5a8:	mov	x1, x26
  40f5ac:	bl	40e1d4 <error@@Base+0xc338>
  40f5b0:	mov	w3, w0
  40f5b4:	sub	x0, x29, #0x4
  40f5b8:	add	x2, sp, #0x20
  40f5bc:	mov	x1, x24
  40f5c0:	bl	40cae0 <error@@Base+0xac44>
  40f5c4:	mov	x28, x0
  40f5c8:	cbnz	x0, 40f4e4 <error@@Base+0xd648>
  40f5cc:	ldur	w8, [x29, #-4]
  40f5d0:	cbz	w8, 40f4e4 <error@@Base+0xd648>
  40f5d4:	ldr	x0, [sp, #48]
  40f5d8:	bl	401b80 <free@plt>
  40f5dc:	ldur	w0, [x29, #-4]
  40f5e0:	b	40f62c <error@@Base+0xd790>
  40f5e4:	mov	x26, x20
  40f5e8:	ldr	x0, [sp, #48]
  40f5ec:	bl	401b80 <free@plt>
  40f5f0:	ldr	x8, [x21, #184]
  40f5f4:	ldr	x9, [sp, #24]
  40f5f8:	ldr	x8, [x8, x20, lsl #3]
  40f5fc:	str	x26, [x22]
  40f600:	str	x9, [x21, #184]
  40f604:	ldr	x9, [sp, #16]
  40f608:	str	x9, [x21, #72]
  40f60c:	cbz	x8, 40f628 <error@@Base+0xd78c>
  40f610:	ldr	x1, [sp, #8]
  40f614:	add	x0, x8, #0x8
  40f618:	bl	40ca84 <error@@Base+0xabe8>
  40f61c:	cbz	x0, 40f628 <error@@Base+0xd78c>
  40f620:	mov	w0, wzr
  40f624:	b	40f62c <error@@Base+0xd790>
  40f628:	mov	w0, #0x1                   	// #1
  40f62c:	ldp	x20, x19, [sp, #144]
  40f630:	ldp	x22, x21, [sp, #128]
  40f634:	ldp	x24, x23, [sp, #112]
  40f638:	ldp	x26, x25, [sp, #96]
  40f63c:	ldp	x28, x27, [sp, #80]
  40f640:	ldp	x29, x30, [sp, #64]
  40f644:	add	sp, sp, #0xa0
  40f648:	ret
  40f64c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40f650:	sub	x9, x9, x19
  40f654:	cmp	x9, x8
  40f658:	b.le	40f69c <error@@Base+0xd800>
  40f65c:	add	x8, x8, #0x1
  40f660:	add	x26, x8, x19
  40f664:	str	x8, [sp, #24]
  40f668:	lsr	x8, x26, #61
  40f66c:	cbnz	x8, 40f69c <error@@Base+0xd800>
  40f670:	ldr	x0, [x22, #16]
  40f674:	lsl	x1, x26, #3
  40f678:	bl	401a20 <realloc@plt>
  40f67c:	cbz	x0, 40f69c <error@@Base+0xd800>
  40f680:	stp	x26, x0, [x22, #8]
  40f684:	ldr	x8, [sp, #24]
  40f688:	add	x0, x0, x19, lsl #3
  40f68c:	mov	w1, wzr
  40f690:	lsl	x2, x8, #3
  40f694:	bl	4019f0 <memset@plt>
  40f698:	b	40f3bc <error@@Base+0xd520>
  40f69c:	mov	w0, #0xc                   	// #12
  40f6a0:	b	40f62c <error@@Base+0xd790>
  40f6a4:	stp	x29, x30, [sp, #-48]!
  40f6a8:	stp	x22, x21, [sp, #16]
  40f6ac:	stp	x20, x19, [sp, #32]
  40f6b0:	ldp	x8, x9, [x0, #24]
  40f6b4:	mov	x20, x2
  40f6b8:	mov	x19, x0
  40f6bc:	mov	x21, x1
  40f6c0:	cmp	x9, x8
  40f6c4:	mov	x29, sp
  40f6c8:	b.eq	40f700 <error@@Base+0xd864>  // b.none
  40f6cc:	mov	w0, #0x1                   	// #1
  40f6d0:	mov	w1, #0x28                  	// #40
  40f6d4:	bl	401a00 <calloc@plt>
  40f6d8:	cbz	x0, 40f6f0 <error@@Base+0xd854>
  40f6dc:	ldp	x9, x8, [x19, #32]
  40f6e0:	str	x0, [x8, x9, lsl #3]
  40f6e4:	add	x8, x9, #0x1
  40f6e8:	stp	x21, x20, [x0]
  40f6ec:	str	x8, [x19, #32]
  40f6f0:	ldp	x20, x19, [sp, #32]
  40f6f4:	ldp	x22, x21, [sp, #16]
  40f6f8:	ldp	x29, x30, [sp], #48
  40f6fc:	ret
  40f700:	ldr	x0, [x19, #40]
  40f704:	mov	w22, #0x1                   	// #1
  40f708:	bfi	x22, x8, #1, #63
  40f70c:	lsl	x1, x22, #3
  40f710:	bl	401a20 <realloc@plt>
  40f714:	cbz	x0, 40f6f0 <error@@Base+0xd854>
  40f718:	str	x0, [x19, #40]
  40f71c:	str	x22, [x19, #24]
  40f720:	b	40f6cc <error@@Base+0xd830>
  40f724:	stp	x29, x30, [sp, #-64]!
  40f728:	stp	x24, x23, [sp, #16]
  40f72c:	stp	x22, x21, [sp, #32]
  40f730:	stp	x20, x19, [sp, #48]
  40f734:	ldp	x9, x8, [x0, #200]
  40f738:	mov	x20, x4
  40f73c:	mov	x21, x3
  40f740:	mov	x22, x2
  40f744:	mov	x19, x0
  40f748:	cmp	x9, x8
  40f74c:	mov	x23, x1
  40f750:	mov	x29, sp
  40f754:	b.lt	40f794 <error@@Base+0xd8f8>  // b.tstop
  40f758:	ldr	x0, [x19, #216]
  40f75c:	add	x8, x8, x8, lsl #2
  40f760:	lsl	x1, x8, #4
  40f764:	bl	401a20 <realloc@plt>
  40f768:	cbz	x0, 40f820 <error@@Base+0xd984>
  40f76c:	ldp	x8, x24, [x19, #200]
  40f770:	mov	w9, #0x28                  	// #40
  40f774:	str	x0, [x19, #216]
  40f778:	mov	w1, wzr
  40f77c:	madd	x0, x8, x9, x0
  40f780:	add	x8, x24, x24, lsl #2
  40f784:	lsl	x2, x8, #3
  40f788:	bl	4019f0 <memset@plt>
  40f78c:	lsl	x8, x24, #1
  40f790:	str	x8, [x19, #208]
  40f794:	ldr	x8, [x19, #200]
  40f798:	subs	x9, x8, #0x1
  40f79c:	b.lt	40f7c8 <error@@Base+0xd92c>  // b.tstop
  40f7a0:	ldr	x10, [x19, #216]
  40f7a4:	mov	w11, #0x28                  	// #40
  40f7a8:	madd	x11, x9, x11, x10
  40f7ac:	ldr	x11, [x11, #8]
  40f7b0:	cmp	x11, x22
  40f7b4:	b.ne	40f7c8 <error@@Base+0xd92c>  // b.any
  40f7b8:	mov	w11, #0x28                  	// #40
  40f7bc:	madd	x9, x9, x11, x10
  40f7c0:	mov	w10, #0x1                   	// #1
  40f7c4:	strb	w10, [x9, #32]
  40f7c8:	ldr	x10, [x19, #216]
  40f7cc:	mov	w11, #0x28                  	// #40
  40f7d0:	subs	x9, x20, x21
  40f7d4:	mov	w0, wzr
  40f7d8:	madd	x10, x8, x11, x10
  40f7dc:	add	x8, x8, #0x1
  40f7e0:	csetm	w11, eq  // eq = none
  40f7e4:	stp	x23, x22, [x10]
  40f7e8:	stp	x21, x20, [x10, #16]
  40f7ec:	strh	w11, [x10, #34]
  40f7f0:	str	x8, [x19, #200]
  40f7f4:	strb	wzr, [x10, #32]
  40f7f8:	ldrsw	x8, [x19, #224]
  40f7fc:	cmp	x9, x8
  40f800:	b.le	40f80c <error@@Base+0xd970>
  40f804:	mov	w0, wzr
  40f808:	str	w9, [x19, #224]
  40f80c:	ldp	x20, x19, [sp, #48]
  40f810:	ldp	x22, x21, [sp, #32]
  40f814:	ldp	x24, x23, [sp, #16]
  40f818:	ldp	x29, x30, [sp], #64
  40f81c:	ret
  40f820:	ldr	x0, [x19, #216]
  40f824:	bl	401b80 <free@plt>
  40f828:	mov	w0, #0xc                   	// #12
  40f82c:	b	40f80c <error@@Base+0xd970>
  40f830:	sub	sp, sp, #0x80
  40f834:	stp	x29, x30, [sp, #32]
  40f838:	stp	x26, x25, [sp, #64]
  40f83c:	stp	x24, x23, [sp, #80]
  40f840:	stp	x22, x21, [sp, #96]
  40f844:	stp	x20, x19, [sp, #112]
  40f848:	mov	x19, x1
  40f84c:	ldr	x1, [x1, #8]
  40f850:	mov	x22, x0
  40f854:	add	x0, sp, #0x8
  40f858:	str	x27, [sp, #48]
  40f85c:	add	x29, sp, #0x20
  40f860:	mov	w20, w3
  40f864:	mov	x21, x2
  40f868:	bl	40c3b0 <error@@Base+0xa514>
  40f86c:	cbnz	w0, 40f954 <error@@Base+0xdab8>
  40f870:	ldr	x8, [x19, #8]
  40f874:	cmp	x8, #0x1
  40f878:	b.lt	40f914 <error@@Base+0xda78>  // b.tstop
  40f87c:	mov	x26, xzr
  40f880:	mov	w27, #0x18                  	// #24
  40f884:	ldr	x8, [x19, #16]
  40f888:	mov	x0, x22
  40f88c:	mov	x2, x21
  40f890:	mov	w3, w20
  40f894:	ldr	x24, [x8, x26, lsl #3]
  40f898:	ldr	x8, [x22, #48]
  40f89c:	madd	x25, x24, x27, x8
  40f8a0:	mov	x1, x25
  40f8a4:	bl	40f2e8 <error@@Base+0xd44c>
  40f8a8:	cmn	x0, #0x1
  40f8ac:	b.eq	40f8e8 <error@@Base+0xda4c>  // b.none
  40f8b0:	add	x1, sp, #0x8
  40f8b4:	mov	x0, x22
  40f8b8:	mov	x2, x24
  40f8bc:	mov	x3, x21
  40f8c0:	mov	w4, w20
  40f8c4:	bl	40fdac <error@@Base+0xdf10>
  40f8c8:	cbnz	w0, 40f8f8 <error@@Base+0xda5c>
  40f8cc:	mov	w8, #0x1                   	// #1
  40f8d0:	tbz	w8, #0, 40f930 <error@@Base+0xda94>
  40f8d4:	ldr	x8, [x19, #8]
  40f8d8:	add	x26, x26, #0x1
  40f8dc:	cmp	x26, x8
  40f8e0:	b.lt	40f884 <error@@Base+0xd9e8>  // b.tstop
  40f8e4:	b	40f914 <error@@Base+0xda78>
  40f8e8:	add	x0, sp, #0x8
  40f8ec:	mov	x1, x25
  40f8f0:	bl	40c618 <error@@Base+0xa77c>
  40f8f4:	cbz	w0, 40f8cc <error@@Base+0xda30>
  40f8f8:	mov	w24, w0
  40f8fc:	ldr	x0, [sp, #24]
  40f900:	bl	401b80 <free@plt>
  40f904:	mov	w23, w24
  40f908:	mov	w8, wzr
  40f90c:	tbnz	wzr, #0, 40f8d4 <error@@Base+0xda38>
  40f910:	b	40f930 <error@@Base+0xda94>
  40f914:	ldr	x0, [x19, #16]
  40f918:	bl	401b80 <free@plt>
  40f91c:	ldr	x8, [sp, #24]
  40f920:	ldur	q0, [sp, #8]
  40f924:	mov	w23, wzr
  40f928:	str	x8, [x19, #16]
  40f92c:	str	q0, [x19]
  40f930:	mov	w0, w23
  40f934:	ldp	x20, x19, [sp, #112]
  40f938:	ldp	x22, x21, [sp, #96]
  40f93c:	ldp	x24, x23, [sp, #80]
  40f940:	ldp	x26, x25, [sp, #64]
  40f944:	ldr	x27, [sp, #48]
  40f948:	ldp	x29, x30, [sp, #32]
  40f94c:	add	sp, sp, #0x80
  40f950:	ret
  40f954:	mov	w23, w0
  40f958:	b	40f930 <error@@Base+0xda94>
  40f95c:	sub	sp, sp, #0x90
  40f960:	stp	x29, x30, [sp, #48]
  40f964:	stp	x28, x27, [sp, #64]
  40f968:	stp	x26, x25, [sp, #80]
  40f96c:	stp	x24, x23, [sp, #96]
  40f970:	stp	x22, x21, [sp, #112]
  40f974:	stp	x20, x19, [sp, #128]
  40f978:	ldr	x23, [x0, #152]
  40f97c:	mov	x24, x1
  40f980:	mov	x1, x2
  40f984:	add	x29, sp, #0x30
  40f988:	str	w4, [sp, #12]
  40f98c:	str	x3, [sp]
  40f990:	mov	x21, x2
  40f994:	mov	x22, x0
  40f998:	bl	40f134 <error@@Base+0xd298>
  40f99c:	cmn	x0, #0x1
  40f9a0:	b.eq	40fba8 <error@@Base+0xdd0c>  // b.none
  40f9a4:	mov	x25, x0
  40f9a8:	ldr	x8, [x22, #216]
  40f9ac:	mov	w9, #0x28                  	// #40
  40f9b0:	madd	x20, x25, x9, x8
  40f9b4:	b	40f9c4 <error@@Base+0xdb28>
  40f9b8:	ldrb	w8, [x20, #32]
  40f9bc:	add	x20, x20, #0x28
  40f9c0:	cbz	w8, 40fba8 <error@@Base+0xdd0c>
  40f9c4:	ldr	x1, [x20]
  40f9c8:	mov	x0, x24
  40f9cc:	bl	40ca84 <error@@Base+0xabe8>
  40f9d0:	cbz	x0, 40fa10 <error@@Base+0xdb74>
  40f9d4:	ldp	x9, x8, [x20, #16]
  40f9d8:	add	x8, x8, x21
  40f9dc:	sub	x19, x8, x9
  40f9e0:	cmp	x19, x21
  40f9e4:	b.ne	40fa18 <error@@Base+0xdb7c>  // b.any
  40f9e8:	ldr	x8, [x23, #40]
  40f9ec:	ldr	x9, [x20]
  40f9f0:	mov	w10, #0x18                  	// #24
  40f9f4:	mov	x0, x24
  40f9f8:	madd	x8, x9, x10, x8
  40f9fc:	ldr	x8, [x8, #16]
  40fa00:	ldr	x27, [x8]
  40fa04:	mov	x1, x27
  40fa08:	bl	40ca84 <error@@Base+0xabe8>
  40fa0c:	cbz	x0, 40fa50 <error@@Base+0xdbb4>
  40fa10:	mov	w8, #0x4                   	// #4
  40fa14:	b	40fb0c <error@@Base+0xdc70>
  40fa18:	ldr	x9, [x23, #24]
  40fa1c:	ldr	x8, [x22, #184]
  40fa20:	ldr	x10, [x20]
  40fa24:	ldr	x8, [x8, x19, lsl #3]
  40fa28:	ldr	x27, [x9, x10, lsl #3]
  40fa2c:	cbz	x8, 40faac <error@@Base+0xdc10>
  40fa30:	add	x28, x8, #0x8
  40fa34:	mov	x0, x28
  40fa38:	mov	x1, x27
  40fa3c:	bl	40ca84 <error@@Base+0xabe8>
  40fa40:	cbz	x0, 40fb1c <error@@Base+0xdc80>
  40fa44:	mov	w8, #0x4                   	// #4
  40fa48:	cbnz	w8, 40fb0c <error@@Base+0xdc70>
  40fa4c:	b	40fac0 <error@@Base+0xdc24>
  40fa50:	add	x0, sp, #0x10
  40fa54:	mov	x1, x27
  40fa58:	bl	40c108 <error@@Base+0xa26c>
  40fa5c:	ldr	x2, [sp]
  40fa60:	ldr	w3, [sp, #12]
  40fa64:	mov	w27, w0
  40fa68:	stur	w0, [x29, #-4]
  40fa6c:	add	x1, sp, #0x10
  40fa70:	mov	x0, x23
  40fa74:	bl	40f830 <error@@Base+0xd994>
  40fa78:	mov	w28, w0
  40fa7c:	add	x1, sp, #0x10
  40fa80:	mov	x0, x24
  40fa84:	bl	40c618 <error@@Base+0xa77c>
  40fa88:	ldr	x8, [sp, #32]
  40fa8c:	mov	w19, w0
  40fa90:	mov	x0, x8
  40fa94:	bl	401b80 <free@plt>
  40fa98:	orr	w8, w28, w27
  40fa9c:	orr	w8, w8, w19
  40faa0:	cbnz	w8, 40fb50 <error@@Base+0xdcb4>
  40faa4:	mov	w8, #0x2                   	// #2
  40faa8:	b	40fb0c <error@@Base+0xdc70>
  40faac:	add	x0, sp, #0x10
  40fab0:	mov	x1, x27
  40fab4:	bl	40c108 <error@@Base+0xa26c>
  40fab8:	stur	w0, [x29, #-4]
  40fabc:	cbnz	w0, 40fb6c <error@@Base+0xdcd0>
  40fac0:	sub	x0, x29, #0x4
  40fac4:	add	x2, sp, #0x10
  40fac8:	mov	x1, x23
  40facc:	bl	40fedc <error@@Base+0xe040>
  40fad0:	ldr	x8, [x22, #184]
  40fad4:	lsl	x19, x19, #3
  40fad8:	str	x0, [x8, x19]
  40fadc:	ldr	x0, [sp, #32]
  40fae0:	bl	401b80 <free@plt>
  40fae4:	ldr	x8, [x22, #184]
  40fae8:	ldur	w9, [x29, #-4]
  40faec:	ldr	x8, [x8, x19]
  40faf0:	cmp	x8, #0x0
  40faf4:	cset	w10, eq  // eq = none
  40faf8:	cmp	w9, #0x0
  40fafc:	cset	w11, ne  // ne = any
  40fb00:	tst	w10, w11
  40fb04:	and	w8, w10, w11
  40fb08:	csel	w26, w9, w26, ne  // ne = any
  40fb0c:	cbz	w8, 40f9b8 <error@@Base+0xdb1c>
  40fb10:	cmp	w8, #0x4
  40fb14:	b.eq	40f9b8 <error@@Base+0xdb1c>  // b.none
  40fb18:	b	40fb9c <error@@Base+0xdd00>
  40fb1c:	add	x0, sp, #0x10
  40fb20:	mov	x1, x28
  40fb24:	bl	40ca08 <error@@Base+0xab6c>
  40fb28:	mov	w28, w0
  40fb2c:	stur	w0, [x29, #-4]
  40fb30:	add	x0, sp, #0x10
  40fb34:	mov	x1, x27
  40fb38:	bl	40c7a8 <error@@Base+0xa90c>
  40fb3c:	cbnz	w28, 40fb78 <error@@Base+0xdcdc>
  40fb40:	tbz	w0, #0, 40fb78 <error@@Base+0xdcdc>
  40fb44:	mov	w8, wzr
  40fb48:	cbnz	w8, 40fb0c <error@@Base+0xdc70>
  40fb4c:	b	40fac0 <error@@Base+0xdc24>
  40fb50:	cmp	w28, #0x0
  40fb54:	csel	w8, w19, w28, eq  // eq = none
  40fb58:	cmp	w27, #0x0
  40fb5c:	csel	w26, w8, w27, eq  // eq = none
  40fb60:	stur	w26, [x29, #-4]
  40fb64:	mov	w8, #0x1                   	// #1
  40fb68:	b	40fb0c <error@@Base+0xdc70>
  40fb6c:	mov	w8, #0x1                   	// #1
  40fb70:	mov	w26, w0
  40fb74:	b	40fb0c <error@@Base+0xdc70>
  40fb78:	ldr	x0, [sp, #32]
  40fb7c:	bl	401b80 <free@plt>
  40fb80:	cmp	w28, #0x0
  40fb84:	mov	w8, #0xc                   	// #12
  40fb88:	csel	w26, w8, w28, eq  // eq = none
  40fb8c:	mov	w8, #0x1                   	// #1
  40fb90:	stur	w26, [x29, #-4]
  40fb94:	cbnz	w8, 40fb0c <error@@Base+0xdc70>
  40fb98:	b	40fac0 <error@@Base+0xdc24>
  40fb9c:	cmp	w8, #0x2
  40fba0:	b.eq	40f9a8 <error@@Base+0xdb0c>  // b.none
  40fba4:	b	40fbac <error@@Base+0xdd10>
  40fba8:	mov	w26, wzr
  40fbac:	mov	w0, w26
  40fbb0:	ldp	x20, x19, [sp, #128]
  40fbb4:	ldp	x22, x21, [sp, #112]
  40fbb8:	ldp	x24, x23, [sp, #96]
  40fbbc:	ldp	x26, x25, [sp, #80]
  40fbc0:	ldp	x28, x27, [sp, #64]
  40fbc4:	ldp	x29, x30, [sp, #48]
  40fbc8:	add	sp, sp, #0x90
  40fbcc:	ret
  40fbd0:	sub	sp, sp, #0xa0
  40fbd4:	stp	x29, x30, [sp, #64]
  40fbd8:	stp	x28, x27, [sp, #80]
  40fbdc:	stp	x26, x25, [sp, #96]
  40fbe0:	stp	x24, x23, [sp, #112]
  40fbe4:	stp	x22, x21, [sp, #128]
  40fbe8:	stp	x20, x19, [sp, #144]
  40fbec:	add	x29, sp, #0x40
  40fbf0:	ldr	x22, [x0, #152]
  40fbf4:	stur	wzr, [x29, #-4]
  40fbf8:	stp	xzr, xzr, [sp, #32]
  40fbfc:	str	xzr, [sp, #48]
  40fc00:	ldr	x8, [x2, #8]
  40fc04:	cmp	x8, #0x1
  40fc08:	b.lt	40fd78 <error@@Base+0xdedc>  // b.tstop
  40fc0c:	add	x8, sp, #0x20
  40fc10:	add	x8, x8, #0x10
  40fc14:	mov	x23, x3
  40fc18:	mov	x20, x2
  40fc1c:	mov	x21, x0
  40fc20:	mov	x27, x1
  40fc24:	mov	x24, xzr
  40fc28:	stp	x8, x1, [sp, #16]
  40fc2c:	ldr	x8, [x20, #16]
  40fc30:	ldr	x25, [x8, x24, lsl #3]
  40fc34:	ldr	x8, [x22]
  40fc38:	add	x8, x8, x25, lsl #4
  40fc3c:	ldrb	w8, [x8, #10]
  40fc40:	tbnz	w8, #4, 40fc4c <error@@Base+0xddb0>
  40fc44:	mov	w26, wzr
  40fc48:	b	40fce8 <error@@Base+0xde4c>
  40fc4c:	mov	x0, x22
  40fc50:	mov	x1, x25
  40fc54:	mov	x2, x21
  40fc58:	mov	x3, x27
  40fc5c:	bl	410110 <error@@Base+0xe274>
  40fc60:	mov	w26, w0
  40fc64:	cmp	w0, #0x2
  40fc68:	b.lt	40fce8 <error@@Base+0xde4c>  // b.tstop
  40fc6c:	ldr	x8, [x21, #184]
  40fc70:	ldr	x9, [x22, #24]
  40fc74:	add	x19, x27, w26, sxtw
  40fc78:	ldr	x8, [x8, x19, lsl #3]
  40fc7c:	ldr	x28, [x9, x25, lsl #3]
  40fc80:	str	xzr, [sp, #40]
  40fc84:	cbz	x8, 40fc9c <error@@Base+0xde00>
  40fc88:	add	x1, x8, #0x8
  40fc8c:	add	x0, sp, #0x20
  40fc90:	bl	40c618 <error@@Base+0xa77c>
  40fc94:	stur	w0, [x29, #-4]
  40fc98:	cbnz	w0, 40fd54 <error@@Base+0xdeb8>
  40fc9c:	add	x0, sp, #0x20
  40fca0:	mov	x1, x28
  40fca4:	bl	40c7a8 <error@@Base+0xa90c>
  40fca8:	tbz	w0, #0, 40fd4c <error@@Base+0xdeb0>
  40fcac:	sub	x0, x29, #0x4
  40fcb0:	add	x2, sp, #0x20
  40fcb4:	mov	x1, x22
  40fcb8:	bl	40fedc <error@@Base+0xe040>
  40fcbc:	ldr	x8, [x21, #184]
  40fcc0:	lsl	x9, x19, #3
  40fcc4:	str	x0, [x8, x9]
  40fcc8:	ldr	x8, [x21, #184]
  40fccc:	ldr	x9, [x8, x9]
  40fcd0:	mov	w8, wzr
  40fcd4:	cbnz	x9, 40fce0 <error@@Base+0xde44>
  40fcd8:	ldur	w27, [x29, #-4]
  40fcdc:	cbnz	w27, 40fd58 <error@@Base+0xdebc>
  40fce0:	ldr	x27, [sp, #24]
  40fce4:	cbnz	w8, 40fd1c <error@@Base+0xde80>
  40fce8:	cbnz	w26, 40fd04 <error@@Base+0xde68>
  40fcec:	ldr	x8, [x22]
  40fcf0:	mov	x0, x21
  40fcf4:	mov	x2, x27
  40fcf8:	add	x1, x8, x25, lsl #4
  40fcfc:	bl	4103f0 <error@@Base+0xe554>
  40fd00:	tbz	w0, #0, 40fd18 <error@@Base+0xde7c>
  40fd04:	ldr	x8, [x22, #24]
  40fd08:	mov	x0, x23
  40fd0c:	ldr	x1, [x8, x25, lsl #3]
  40fd10:	bl	40c7a8 <error@@Base+0xa90c>
  40fd14:	tbz	w0, #0, 40fd34 <error@@Base+0xde98>
  40fd18:	mov	w8, wzr
  40fd1c:	cbnz	w8, 40fd88 <error@@Base+0xdeec>
  40fd20:	ldr	x8, [x20, #8]
  40fd24:	add	x24, x24, #0x1
  40fd28:	cmp	x24, x8
  40fd2c:	b.lt	40fc2c <error@@Base+0xdd90>  // b.tstop
  40fd30:	b	40fd78 <error@@Base+0xdedc>
  40fd34:	ldr	x0, [sp, #48]
  40fd38:	bl	401b80 <free@plt>
  40fd3c:	mov	w8, #0x1                   	// #1
  40fd40:	mov	w9, #0xc                   	// #12
  40fd44:	str	w9, [sp, #12]
  40fd48:	b	40fd1c <error@@Base+0xde80>
  40fd4c:	mov	w27, #0xc                   	// #12
  40fd50:	b	40fd58 <error@@Base+0xdebc>
  40fd54:	mov	w27, w0
  40fd58:	ldr	x8, [sp, #16]
  40fd5c:	ldr	x0, [x8]
  40fd60:	bl	401b80 <free@plt>
  40fd64:	mov	w8, #0x1                   	// #1
  40fd68:	str	w27, [sp, #12]
  40fd6c:	ldr	x27, [sp, #24]
  40fd70:	cbnz	w8, 40fd1c <error@@Base+0xde80>
  40fd74:	b	40fce8 <error@@Base+0xde4c>
  40fd78:	ldr	x0, [sp, #48]
  40fd7c:	bl	401b80 <free@plt>
  40fd80:	mov	w0, wzr
  40fd84:	b	40fd8c <error@@Base+0xdef0>
  40fd88:	ldr	w0, [sp, #12]
  40fd8c:	ldp	x20, x19, [sp, #144]
  40fd90:	ldp	x22, x21, [sp, #128]
  40fd94:	ldp	x24, x23, [sp, #112]
  40fd98:	ldp	x26, x25, [sp, #96]
  40fd9c:	ldp	x28, x27, [sp, #80]
  40fda0:	ldp	x29, x30, [sp, #64]
  40fda4:	add	sp, sp, #0xa0
  40fda8:	ret
  40fdac:	stp	x29, x30, [sp, #-80]!
  40fdb0:	str	x25, [sp, #16]
  40fdb4:	stp	x24, x23, [sp, #32]
  40fdb8:	stp	x22, x21, [sp, #48]
  40fdbc:	stp	x20, x19, [sp, #64]
  40fdc0:	mov	w20, w4
  40fdc4:	mov	x21, x3
  40fdc8:	mov	x23, x2
  40fdcc:	mov	x22, x1
  40fdd0:	mov	x24, x0
  40fdd4:	mov	w25, #0x18                  	// #24
  40fdd8:	mov	x29, sp
  40fddc:	b	40fde8 <error@@Base+0xdf4c>
  40fde0:	mov	w8, #0x2                   	// #2
  40fde4:	cbnz	w8, 40feb4 <error@@Base+0xe018>
  40fde8:	mov	x0, x22
  40fdec:	mov	x1, x23
  40fdf0:	bl	40ca84 <error@@Base+0xabe8>
  40fdf4:	cbnz	x0, 40febc <error@@Base+0xe020>
  40fdf8:	ldr	x8, [x24]
  40fdfc:	add	x9, x8, x23, lsl #4
  40fe00:	ldrb	w9, [x9, #8]
  40fe04:	cmp	w9, w20
  40fe08:	b.ne	40fe38 <error@@Base+0xdf9c>  // b.any
  40fe0c:	lsl	x9, x23, #4
  40fe10:	ldr	x8, [x8, x9]
  40fe14:	cmp	x8, x21
  40fe18:	b.ne	40fe38 <error@@Base+0xdf9c>  // b.any
  40fe1c:	cmp	w20, #0x9
  40fe20:	b.ne	40fde0 <error@@Base+0xdf44>  // b.any
  40fe24:	mov	x0, x22
  40fe28:	mov	x1, x23
  40fe2c:	bl	40c7a8 <error@@Base+0xa90c>
  40fe30:	tbnz	w0, #0, 40fde0 <error@@Base+0xdf44>
  40fe34:	b	40fea8 <error@@Base+0xe00c>
  40fe38:	mov	x0, x22
  40fe3c:	mov	x1, x23
  40fe40:	bl	40c7a8 <error@@Base+0xa90c>
  40fe44:	tbz	w0, #0, 40fea8 <error@@Base+0xe00c>
  40fe48:	ldr	x8, [x24, #40]
  40fe4c:	madd	x9, x23, x25, x8
  40fe50:	ldr	x9, [x9, #8]
  40fe54:	cbz	x9, 40fde0 <error@@Base+0xdf44>
  40fe58:	cmp	x9, #0x2
  40fe5c:	b.ne	40fe90 <error@@Base+0xdff4>  // b.any
  40fe60:	madd	x8, x23, x25, x8
  40fe64:	ldr	x8, [x8, #16]
  40fe68:	mov	x0, x24
  40fe6c:	mov	x1, x22
  40fe70:	mov	x3, x21
  40fe74:	ldr	x2, [x8, #8]
  40fe78:	mov	w4, w20
  40fe7c:	bl	40fdac <error@@Base+0xdf10>
  40fe80:	cmp	w0, #0x0
  40fe84:	cset	w8, ne  // ne = any
  40fe88:	csel	w19, w19, w0, eq  // eq = none
  40fe8c:	cbnz	w0, 40fde4 <error@@Base+0xdf48>
  40fe90:	ldr	x8, [x24, #40]
  40fe94:	madd	x8, x23, x25, x8
  40fe98:	ldr	x8, [x8, #16]
  40fe9c:	ldr	x23, [x8]
  40fea0:	mov	w8, wzr
  40fea4:	b	40fde4 <error@@Base+0xdf48>
  40fea8:	mov	w19, #0xc                   	// #12
  40feac:	mov	w8, #0x1                   	// #1
  40feb0:	b	40fde4 <error@@Base+0xdf48>
  40feb4:	cmp	w8, #0x2
  40feb8:	b.ne	40fec0 <error@@Base+0xe024>  // b.any
  40febc:	mov	w19, wzr
  40fec0:	mov	w0, w19
  40fec4:	ldp	x20, x19, [sp, #64]
  40fec8:	ldp	x22, x21, [sp, #48]
  40fecc:	ldp	x24, x23, [sp, #32]
  40fed0:	ldr	x25, [sp, #16]
  40fed4:	ldp	x29, x30, [sp], #80
  40fed8:	ret
  40fedc:	stp	x29, x30, [sp, #-96]!
  40fee0:	stp	x26, x25, [sp, #32]
  40fee4:	stp	x24, x23, [sp, #48]
  40fee8:	stp	x22, x21, [sp, #64]
  40feec:	stp	x20, x19, [sp, #80]
  40fef0:	ldr	x8, [x2, #8]
  40fef4:	mov	x19, x0
  40fef8:	str	x27, [sp, #16]
  40fefc:	mov	x29, sp
  40ff00:	cbz	x8, 40ffd0 <error@@Base+0xe134>
  40ff04:	mov	x21, x1
  40ff08:	mov	x0, x2
  40ff0c:	mov	w1, wzr
  40ff10:	mov	x20, x2
  40ff14:	bl	40cbfc <error@@Base+0xad60>
  40ff18:	ldr	x9, [x21, #136]
  40ff1c:	ldr	x8, [x21, #64]
  40ff20:	mov	w10, #0x18                  	// #24
  40ff24:	mov	x22, x0
  40ff28:	and	x9, x9, x0
  40ff2c:	madd	x24, x9, x10, x8
  40ff30:	ldr	x10, [x24]
  40ff34:	cmp	x10, #0x1
  40ff38:	b.lt	40ff98 <error@@Base+0xe0fc>  // b.tstop
  40ff3c:	mov	w10, #0x18                  	// #24
  40ff40:	madd	x8, x9, x10, x8
  40ff44:	ldr	x26, [x8, #16]
  40ff48:	mov	x25, xzr
  40ff4c:	ldr	x27, [x26, x25, lsl #3]
  40ff50:	ldr	x8, [x27]
  40ff54:	cmp	x22, x8
  40ff58:	b.ne	40ff78 <error@@Base+0xe0dc>  // b.any
  40ff5c:	add	x0, x27, #0x8
  40ff60:	mov	x1, x20
  40ff64:	bl	40cc28 <error@@Base+0xad8c>
  40ff68:	tst	w0, #0x1
  40ff6c:	and	w8, w0, #0x1
  40ff70:	csel	x23, x27, x23, ne  // ne = any
  40ff74:	b	40ff7c <error@@Base+0xe0e0>
  40ff78:	mov	w8, #0x4                   	// #4
  40ff7c:	orr	w8, w8, #0x4
  40ff80:	cmp	w8, #0x4
  40ff84:	b.ne	40ffb0 <error@@Base+0xe114>  // b.any
  40ff88:	ldr	x8, [x24]
  40ff8c:	add	x25, x25, #0x1
  40ff90:	cmp	x25, x8
  40ff94:	b.lt	40ff4c <error@@Base+0xe0b0>  // b.tstop
  40ff98:	mov	x0, x21
  40ff9c:	mov	x1, x20
  40ffa0:	mov	x2, x22
  40ffa4:	bl	40ffe8 <error@@Base+0xe14c>
  40ffa8:	mov	x23, x0
  40ffac:	cbz	x0, 40ffdc <error@@Base+0xe140>
  40ffb0:	mov	x0, x23
  40ffb4:	ldp	x20, x19, [sp, #80]
  40ffb8:	ldp	x22, x21, [sp, #64]
  40ffbc:	ldp	x24, x23, [sp, #48]
  40ffc0:	ldp	x26, x25, [sp, #32]
  40ffc4:	ldr	x27, [sp, #16]
  40ffc8:	ldp	x29, x30, [sp], #96
  40ffcc:	ret
  40ffd0:	mov	x23, xzr
  40ffd4:	str	wzr, [x19]
  40ffd8:	b	40ffb0 <error@@Base+0xe114>
  40ffdc:	mov	w8, #0xc                   	// #12
  40ffe0:	str	w8, [x19]
  40ffe4:	b	40ffb0 <error@@Base+0xe114>
  40ffe8:	stp	x29, x30, [sp, #-64]!
  40ffec:	stp	x22, x21, [sp, #32]
  40fff0:	mov	x22, x1
  40fff4:	mov	x21, x0
  40fff8:	mov	w0, #0x70                  	// #112
  40fffc:	mov	w1, #0x1                   	// #1
  410000:	str	x23, [sp, #16]
  410004:	stp	x20, x19, [sp, #48]
  410008:	mov	x29, sp
  41000c:	mov	x20, x2
  410010:	bl	401a00 <calloc@plt>
  410014:	mov	x19, x0
  410018:	cbz	x0, 4100dc <error@@Base+0xe240>
  41001c:	add	x23, x19, #0x8
  410020:	mov	x0, x23
  410024:	mov	x1, x22
  410028:	bl	40ca08 <error@@Base+0xab6c>
  41002c:	cbnz	w0, 4100f4 <error@@Base+0xe258>
  410030:	str	x23, [x19, #80]
  410034:	ldr	x8, [x22, #8]
  410038:	cmp	x8, #0x1
  41003c:	b.lt	4100c8 <error@@Base+0xe22c>  // b.tstop
  410040:	ldr	x8, [x21]
  410044:	ldp	x10, x9, [x22, #8]
  410048:	mov	x11, xzr
  41004c:	b	410070 <error@@Base+0xe1d4>
  410050:	ldr	w12, [x12]
  410054:	tst	w12, #0x3ff00
  410058:	b.eq	410064 <error@@Base+0xe1c8>  // b.none
  41005c:	orr	w12, w13, #0x80
  410060:	strb	w12, [x19, #104]
  410064:	add	x11, x11, #0x1
  410068:	cmp	x11, x10
  41006c:	b.ge	4100c8 <error@@Base+0xe22c>  // b.tcont
  410070:	ldr	x12, [x9, x11, lsl #3]
  410074:	add	x12, x8, x12, lsl #4
  410078:	ldr	w13, [x12, #8]!
  41007c:	and	w14, w13, #0x3ffff
  410080:	cmp	w14, #0x1
  410084:	b.eq	410064 <error@@Base+0xe1c8>  // b.none
  410088:	ldrb	w15, [x19, #104]
  41008c:	lsr	w16, w13, #15
  410090:	and	w14, w13, #0xff
  410094:	and	w13, w16, #0x20
  410098:	orr	w13, w15, w13
  41009c:	cmp	w14, #0xc
  4100a0:	strb	w13, [x19, #104]
  4100a4:	b.eq	41005c <error@@Base+0xe1c0>  // b.none
  4100a8:	cmp	w14, #0x4
  4100ac:	b.eq	4100c0 <error@@Base+0xe224>  // b.none
  4100b0:	cmp	w14, #0x2
  4100b4:	b.ne	410050 <error@@Base+0xe1b4>  // b.any
  4100b8:	orr	w12, w13, #0x10
  4100bc:	b	410060 <error@@Base+0xe1c4>
  4100c0:	orr	w12, w13, #0x40
  4100c4:	b	410060 <error@@Base+0xe1c4>
  4100c8:	mov	x0, x21
  4100cc:	mov	x1, x19
  4100d0:	mov	x2, x20
  4100d4:	bl	40cea8 <error@@Base+0xb00c>
  4100d8:	cbnz	w0, 410100 <error@@Base+0xe264>
  4100dc:	mov	x0, x19
  4100e0:	ldp	x20, x19, [sp, #48]
  4100e4:	ldp	x22, x21, [sp, #32]
  4100e8:	ldr	x23, [sp, #16]
  4100ec:	ldp	x29, x30, [sp], #64
  4100f0:	ret
  4100f4:	mov	x0, x19
  4100f8:	bl	401b80 <free@plt>
  4100fc:	b	410108 <error@@Base+0xe26c>
  410100:	mov	x0, x19
  410104:	bl	407658 <error@@Base+0x57bc>
  410108:	mov	x19, xzr
  41010c:	b	4100dc <error@@Base+0xe240>
  410110:	stp	x29, x30, [sp, #-80]!
  410114:	stp	x24, x23, [sp, #32]
  410118:	stp	x22, x21, [sp, #48]
  41011c:	stp	x20, x19, [sp, #64]
  410120:	ldr	x24, [x0]
  410124:	str	x25, [sp, #16]
  410128:	mov	x20, x3
  41012c:	mov	x22, x2
  410130:	add	x8, x24, x1, lsl #4
  410134:	ldrb	w25, [x8, #8]
  410138:	mov	x29, sp
  41013c:	cmp	w25, #0x7
  410140:	b.eq	4102e4 <error@@Base+0xe448>  // b.none
  410144:	mov	x21, x0
  410148:	mov	x23, x1
  41014c:	mov	x0, x22
  410150:	mov	x1, x20
  410154:	bl	40b2dc <error@@Base+0x9440>
  410158:	cmp	w25, #0x5
  41015c:	mov	w19, w0
  410160:	b.ne	41019c <error@@Base+0xe300>  // b.any
  410164:	cmp	w19, #0x2
  410168:	b.lt	4102b0 <error@@Base+0xe414>  // b.tstop
  41016c:	ldr	x8, [x21, #216]
  410170:	tbnz	w8, #6, 410184 <error@@Base+0xe2e8>
  410174:	ldr	x9, [x22, #8]
  410178:	ldrb	w9, [x9, x20]
  41017c:	cmp	w9, #0xa
  410180:	b.eq	4102b0 <error@@Base+0xe414>  // b.none
  410184:	tbz	w8, #7, 410194 <error@@Base+0xe2f8>
  410188:	ldr	x8, [x22, #8]
  41018c:	ldrb	w8, [x8, x20]
  410190:	cbz	w8, 4102b0 <error@@Base+0xe414>
  410194:	mov	w21, w19
  410198:	b	4102b4 <error@@Base+0xe418>
  41019c:	cmp	w25, #0x6
  4101a0:	mov	w21, wzr
  4101a4:	b.ne	4102b4 <error@@Base+0xe418>  // b.any
  4101a8:	cmp	w19, #0x2
  4101ac:	b.lt	4102b4 <error@@Base+0xe418>  // b.tstop
  4101b0:	lsl	x8, x23, #4
  4101b4:	ldr	x23, [x24, x8]
  4101b8:	ldr	x8, [x23, #64]
  4101bc:	cbnz	x8, 4101d0 <error@@Base+0xe334>
  4101c0:	ldr	x8, [x23, #72]
  4101c4:	cbnz	x8, 4101d0 <error@@Base+0xe334>
  4101c8:	ldr	x8, [x23, #40]
  4101cc:	cbz	x8, 4102dc <error@@Base+0xe440>
  4101d0:	mov	x0, x22
  4101d4:	mov	x1, x20
  4101d8:	bl	4091f0 <error@@Base+0x7354>
  4101dc:	mov	w20, w0
  4101e0:	ldr	x8, [x23, #40]
  4101e4:	cmp	x8, #0x1
  4101e8:	b.lt	410210 <error@@Base+0xe374>  // b.tstop
  4101ec:	ldr	x8, [x23]
  4101f0:	mov	x9, xzr
  4101f4:	ldr	w10, [x8, x9, lsl #2]
  4101f8:	cmp	w20, w10
  4101fc:	b.eq	41029c <error@@Base+0xe400>  // b.none
  410200:	ldr	x10, [x23, #40]
  410204:	add	x9, x9, #0x1
  410208:	cmp	x9, x10
  41020c:	b.lt	4101f4 <error@@Base+0xe358>  // b.tstop
  410210:	ldr	x8, [x23, #72]
  410214:	cmp	x8, #0x1
  410218:	b.lt	410254 <error@@Base+0xe3b8>  // b.tstop
  41021c:	mov	w21, wzr
  410220:	mov	x22, xzr
  410224:	ldr	x8, [x23, #24]
  410228:	mov	w0, w20
  41022c:	ldr	x1, [x8, x22, lsl #3]
  410230:	bl	401960 <iswctype@plt>
  410234:	cmp	w0, #0x0
  410238:	csel	w21, w21, w19, eq  // eq = none
  41023c:	cbnz	w0, 4102a0 <error@@Base+0xe404>
  410240:	ldr	x8, [x23, #72]
  410244:	add	x22, x22, #0x1
  410248:	cmp	x22, x8
  41024c:	b.lt	410224 <error@@Base+0xe388>  // b.tstop
  410250:	b	410258 <error@@Base+0xe3bc>
  410254:	mov	w21, wzr
  410258:	ldr	x8, [x23, #64]
  41025c:	cmp	x8, #0x1
  410260:	b.lt	4102a0 <error@@Base+0xe404>  // b.tstop
  410264:	ldr	x8, [x23, #8]
  410268:	mov	x9, xzr
  41026c:	b	410280 <error@@Base+0xe3e4>
  410270:	ldr	x10, [x23, #64]
  410274:	add	x9, x9, #0x1
  410278:	cmp	x9, x10
  41027c:	b.ge	4102a0 <error@@Base+0xe404>  // b.tcont
  410280:	ldr	w10, [x8, x9, lsl #2]
  410284:	cmp	w10, w20
  410288:	b.hi	410270 <error@@Base+0xe3d4>  // b.pmore
  41028c:	ldr	x10, [x23, #16]
  410290:	ldr	w10, [x10, x9, lsl #2]
  410294:	cmp	w20, w10
  410298:	b.hi	410270 <error@@Base+0xe3d4>  // b.pmore
  41029c:	mov	w21, w19
  4102a0:	ldrb	w8, [x23, #32]
  4102a4:	tbz	w8, #0, 4102b4 <error@@Base+0xe418>
  4102a8:	cmp	w21, #0x0
  4102ac:	b.le	4102d0 <error@@Base+0xe434>
  4102b0:	mov	w21, wzr
  4102b4:	mov	w0, w21
  4102b8:	ldp	x20, x19, [sp, #64]
  4102bc:	ldp	x22, x21, [sp, #48]
  4102c0:	ldp	x24, x23, [sp, #32]
  4102c4:	ldr	x25, [sp, #16]
  4102c8:	ldp	x29, x30, [sp], #80
  4102cc:	ret
  4102d0:	cmp	w19, #0x1
  4102d4:	csinc	w21, w19, wzr, gt
  4102d8:	b	4102b4 <error@@Base+0xe418>
  4102dc:	mov	w20, wzr
  4102e0:	b	4101e0 <error@@Base+0xe344>
  4102e4:	ldr	x8, [x22, #8]
  4102e8:	ldrb	w10, [x8, x20]
  4102ec:	cmp	w10, #0xc2
  4102f0:	b.cc	4102b0 <error@@Base+0xe414>  // b.lo, b.ul, b.last
  4102f4:	ldr	x9, [x22, #88]
  4102f8:	add	x11, x20, #0x2
  4102fc:	cmp	x11, x9
  410300:	b.gt	4102b0 <error@@Base+0xe414>
  410304:	add	x11, x20, x8
  410308:	ldrb	w11, [x11, #1]
  41030c:	cmp	w10, #0xdf
  410310:	b.hi	410330 <error@@Base+0xe494>  // b.pmore
  410314:	sxtb	w8, w11
  410318:	cmp	w11, #0xbf
  41031c:	mov	w9, #0xffffffff            	// #-1
  410320:	ccmp	w8, w9, #0x0, ls  // ls = plast
  410324:	mov	w8, #0x2                   	// #2
  410328:	csel	w21, wzr, w8, gt
  41032c:	b	4102b4 <error@@Base+0xe418>
  410330:	cmp	w10, #0xef
  410334:	b.hi	410350 <error@@Base+0xe4b4>  // b.pmore
  410338:	cmp	w10, #0xe0
  41033c:	mov	w10, #0x3                   	// #3
  410340:	b.ne	4103ac <error@@Base+0xe510>  // b.any
  410344:	cmp	w11, #0xa0
  410348:	b.cc	4102b0 <error@@Base+0xe414>  // b.lo, b.ul, b.last
  41034c:	b	4103ac <error@@Base+0xe510>
  410350:	cmp	w10, #0xf7
  410354:	b.hi	410370 <error@@Base+0xe4d4>  // b.pmore
  410358:	cmp	w10, #0xf0
  41035c:	mov	w10, #0x4                   	// #4
  410360:	b.ne	4103ac <error@@Base+0xe510>  // b.any
  410364:	cmp	w11, #0x90
  410368:	b.cc	4102b0 <error@@Base+0xe414>  // b.lo, b.ul, b.last
  41036c:	b	4103ac <error@@Base+0xe510>
  410370:	cmp	w10, #0xfb
  410374:	b.hi	410390 <error@@Base+0xe4f4>  // b.pmore
  410378:	cmp	w10, #0xf8
  41037c:	mov	w10, #0x5                   	// #5
  410380:	b.ne	4103ac <error@@Base+0xe510>  // b.any
  410384:	cmp	w11, #0x88
  410388:	b.cc	4102b0 <error@@Base+0xe414>  // b.lo, b.ul, b.last
  41038c:	b	4103ac <error@@Base+0xe510>
  410390:	cmp	w10, #0xfd
  410394:	b.hi	4102b0 <error@@Base+0xe414>  // b.pmore
  410398:	cmp	w10, #0xfc
  41039c:	mov	w10, #0x6                   	// #6
  4103a0:	b.ne	4103ac <error@@Base+0xe510>  // b.any
  4103a4:	cmp	w11, #0x84
  4103a8:	b.cc	4102b0 <error@@Base+0xe414>  // b.lo, b.ul, b.last
  4103ac:	add	x11, x10, x20
  4103b0:	cmp	x11, x9
  4103b4:	b.gt	4102b0 <error@@Base+0xe414>
  4103b8:	add	x8, x20, x8
  4103bc:	sub	x9, x10, #0x1
  4103c0:	add	x8, x8, #0x1
  4103c4:	ldrb	w11, [x8]
  4103c8:	mov	w21, wzr
  4103cc:	sxtb	w12, w11
  4103d0:	tbz	w12, #31, 4102b4 <error@@Base+0xe418>
  4103d4:	cmp	w11, #0xbf
  4103d8:	b.hi	4102b4 <error@@Base+0xe418>  // b.pmore
  4103dc:	subs	x9, x9, #0x1
  4103e0:	add	x8, x8, #0x1
  4103e4:	b.ne	4103c4 <error@@Base+0xe528>  // b.any
  4103e8:	mov	w21, w10
  4103ec:	b	4102b4 <error@@Base+0xe418>
  4103f0:	stp	x29, x30, [sp, #-48]!
  4103f4:	stp	x20, x19, [sp, #32]
  4103f8:	str	x21, [sp, #16]
  4103fc:	ldr	w21, [x1, #8]
  410400:	mov	x20, x0
  410404:	mov	w0, wzr
  410408:	mov	x29, sp
  41040c:	and	w9, w21, #0xff
  410410:	sub	w9, w9, #0x1
  410414:	cmp	w9, #0x6
  410418:	b.hi	4104d4 <error@@Base+0xe638>  // b.pmore
  41041c:	ldr	x10, [x20, #8]
  410420:	mov	x8, x1
  410424:	mov	x19, x2
  410428:	ldrb	w1, [x10, x2]
  41042c:	adrp	x10, 414000 <error@@Base+0x12164>
  410430:	add	x10, x10, #0x65a
  410434:	adr	x11, 410444 <error@@Base+0xe5a8>
  410438:	ldrb	w12, [x10, x9]
  41043c:	add	x11, x11, x12, lsl #2
  410440:	br	x11
  410444:	ldrb	w8, [x8]
  410448:	cmp	w8, w1
  41044c:	b.eq	410494 <error@@Base+0xe5f8>  // b.none
  410450:	b	4104c8 <error@@Base+0xe62c>
  410454:	ldr	x0, [x8]
  410458:	bl	40e37c <error@@Base+0xc4e0>
  41045c:	tbz	w0, #0, 4104c8 <error@@Base+0xe62c>
  410460:	b	410494 <error@@Base+0xe5f8>
  410464:	sxtb	w8, w1
  410468:	tbnz	w8, #31, 4104c8 <error@@Base+0xe62c>
  41046c:	cbz	w1, 410488 <error@@Base+0xe5ec>
  410470:	cmp	w1, #0xa
  410474:	b.ne	410494 <error@@Base+0xe5f8>  // b.any
  410478:	ldr	x8, [x20, #152]
  41047c:	ldrb	w8, [x8, #216]
  410480:	tbz	w8, #6, 4104c8 <error@@Base+0xe62c>
  410484:	cbnz	w1, 410494 <error@@Base+0xe5f8>
  410488:	ldr	x8, [x20, #152]
  41048c:	ldrb	w8, [x8, #216]
  410490:	tbnz	w8, #7, 4104c8 <error@@Base+0xe62c>
  410494:	tst	w21, #0x3ff00
  410498:	b.eq	4104d0 <error@@Base+0xe634>  // b.none
  41049c:	ldr	w2, [x20, #160]
  4104a0:	mov	x0, x20
  4104a4:	mov	x1, x19
  4104a8:	bl	40e1d4 <error@@Base+0xc338>
  4104ac:	and	w8, w0, #0x1
  4104b0:	tbz	w21, #10, 4104b8 <error@@Base+0xe61c>
  4104b4:	cbz	w8, 4104c8 <error@@Base+0xe62c>
  4104b8:	tbz	w21, #11, 4104c0 <error@@Base+0xe624>
  4104bc:	cbnz	w8, 4104c8 <error@@Base+0xe62c>
  4104c0:	tbz	w21, #13, 4104e4 <error@@Base+0xe648>
  4104c4:	tbnz	w0, #1, 4104e4 <error@@Base+0xe648>
  4104c8:	mov	w0, wzr
  4104cc:	b	4104d4 <error@@Base+0xe638>
  4104d0:	mov	w0, #0x1                   	// #1
  4104d4:	ldp	x20, x19, [sp, #32]
  4104d8:	ldr	x21, [sp, #16]
  4104dc:	ldp	x29, x30, [sp], #48
  4104e0:	ret
  4104e4:	tst	w21, #0x8000
  4104e8:	cset	w8, eq  // eq = none
  4104ec:	and	w9, w0, #0x8
  4104f0:	orr	w0, w8, w9, lsr #3
  4104f4:	b	4104d4 <error@@Base+0xe638>
  4104f8:	sub	sp, sp, #0x70
  4104fc:	stp	x29, x30, [sp, #32]
  410500:	stp	x26, x25, [sp, #48]
  410504:	stp	x24, x23, [sp, #64]
  410508:	stp	x22, x21, [sp, #80]
  41050c:	stp	x20, x19, [sp, #96]
  410510:	ldr	x8, [x1, #16]
  410514:	add	x29, sp, #0x20
  410518:	cmp	x8, #0x1
  41051c:	b.lt	4106a0 <error@@Base+0xe804>  // b.tstop
  410520:	ldr	x21, [x0, #152]
  410524:	mov	x19, x1
  410528:	mov	x20, x0
  41052c:	mov	x25, xzr
  410530:	mov	w26, #0x18                  	// #24
  410534:	ldr	x8, [x19, #24]
  410538:	ldr	x23, [x8, x25, lsl #3]
  41053c:	ldr	x8, [x21]
  410540:	add	x8, x8, x23, lsl #4
  410544:	ldr	w24, [x8, #8]
  410548:	tbz	w24, #20, 410608 <error@@Base+0xe76c>
  41054c:	tst	w24, #0x3ff00
  410550:	b.eq	410588 <error@@Base+0xe6ec>  // b.none
  410554:	ldr	x1, [x20, #72]
  410558:	ldr	w2, [x20, #160]
  41055c:	mov	x0, x20
  410560:	bl	40e1d4 <error@@Base+0xc338>
  410564:	and	w8, w0, #0x1
  410568:	tbz	w24, #10, 410570 <error@@Base+0xe6d4>
  41056c:	cbz	w8, 410608 <error@@Base+0xe76c>
  410570:	tbz	w24, #11, 410578 <error@@Base+0xe6dc>
  410574:	cbnz	w8, 410608 <error@@Base+0xe76c>
  410578:	tbz	w24, #13, 410580 <error@@Base+0xe6e4>
  41057c:	tbz	w0, #1, 410608 <error@@Base+0xe76c>
  410580:	tbz	w24, #15, 410588 <error@@Base+0xe6ec>
  410584:	tbz	w0, #3, 410608 <error@@Base+0xe76c>
  410588:	ldr	x3, [x20, #72]
  41058c:	mov	x0, x21
  410590:	mov	x1, x23
  410594:	mov	x2, x20
  410598:	bl	410110 <error@@Base+0xe274>
  41059c:	cbz	w0, 410608 <error@@Base+0xe76c>
  4105a0:	ldr	x8, [x20, #72]
  4105a4:	ldr	w9, [x20, #224]
  4105a8:	add	x24, x8, w0, sxtw
  4105ac:	cmp	w9, w0
  4105b0:	csel	w8, w0, w9, lt  // lt = tstop
  4105b4:	mov	x0, x20
  4105b8:	mov	x1, x24
  4105bc:	str	w8, [x20, #224]
  4105c0:	bl	40f1b8 <error@@Base+0xd31c>
  4105c4:	stur	w0, [x29, #-4]
  4105c8:	cbnz	w0, 4105fc <error@@Base+0xe760>
  4105cc:	ldr	x8, [x21, #24]
  4105d0:	ldr	x9, [x20, #184]
  4105d4:	ldr	x10, [x21, #48]
  4105d8:	ldr	x8, [x8, x23, lsl #3]
  4105dc:	ldr	x23, [x9, x24, lsl #3]
  4105e0:	madd	x2, x8, x26, x10
  4105e4:	cbz	x23, 41062c <error@@Base+0xe790>
  4105e8:	ldr	x1, [x23, #80]
  4105ec:	mov	x0, sp
  4105f0:	bl	40ef34 <error@@Base+0xd098>
  4105f4:	stur	w0, [x29, #-4]
  4105f8:	cbz	w0, 41063c <error@@Base+0xe7a0>
  4105fc:	mov	w8, #0x1                   	// #1
  410600:	mov	w22, w0
  410604:	b	41060c <error@@Base+0xe770>
  410608:	mov	w8, #0x4                   	// #4
  41060c:	orr	w8, w8, #0x4
  410610:	cmp	w8, #0x4
  410614:	b.ne	4106a4 <error@@Base+0xe808>  // b.any
  410618:	ldr	x8, [x19, #16]
  41061c:	add	x25, x25, #0x1
  410620:	cmp	x25, x8
  410624:	b.lt	410534 <error@@Base+0xe698>  // b.tstop
  410628:	b	4106a0 <error@@Base+0xe804>
  41062c:	ldr	x8, [x2, #16]
  410630:	ldr	q0, [x2]
  410634:	str	x8, [sp, #16]
  410638:	str	q0, [sp]
  41063c:	ldr	w2, [x20, #160]
  410640:	sub	x1, x24, #0x1
  410644:	mov	x0, x20
  410648:	bl	40e1d4 <error@@Base+0xc338>
  41064c:	mov	w3, w0
  410650:	sub	x0, x29, #0x4
  410654:	mov	x2, sp
  410658:	mov	x1, x21
  41065c:	bl	40cae0 <error@@Base+0xac44>
  410660:	ldr	x8, [x20, #184]
  410664:	str	x0, [x8, x24, lsl #3]
  410668:	cbz	x23, 410674 <error@@Base+0xe7d8>
  41066c:	ldr	x0, [sp, #16]
  410670:	bl	401b80 <free@plt>
  410674:	ldr	x8, [x20, #184]
  410678:	ldur	w9, [x29, #-4]
  41067c:	ldr	x8, [x8, x24, lsl #3]
  410680:	cmp	x8, #0x0
  410684:	cset	w10, eq  // eq = none
  410688:	cmp	w9, #0x0
  41068c:	cset	w11, ne  // ne = any
  410690:	tst	w10, w11
  410694:	and	w8, w10, w11
  410698:	csel	w22, w9, w22, ne  // ne = any
  41069c:	b	41060c <error@@Base+0xe770>
  4106a0:	mov	w22, wzr
  4106a4:	mov	w0, w22
  4106a8:	ldp	x20, x19, [sp, #96]
  4106ac:	ldp	x22, x21, [sp, #80]
  4106b0:	ldp	x24, x23, [sp, #64]
  4106b4:	ldp	x26, x25, [sp, #48]
  4106b8:	ldp	x29, x30, [sp, #32]
  4106bc:	add	sp, sp, #0x70
  4106c0:	ret
  4106c4:	stp	x29, x30, [sp, #-96]!
  4106c8:	stp	x28, x27, [sp, #16]
  4106cc:	stp	x26, x25, [sp, #32]
  4106d0:	stp	x24, x23, [sp, #48]
  4106d4:	stp	x22, x21, [sp, #64]
  4106d8:	stp	x20, x19, [sp, #80]
  4106dc:	mov	x29, sp
  4106e0:	sub	sp, sp, #0x70
  4106e4:	mov	x23, x0
  4106e8:	mov	w0, #0x3800                	// #14336
  4106ec:	mov	x26, x1
  4106f0:	bl	401970 <malloc@plt>
  4106f4:	cbz	x0, 410b9c <error@@Base+0xed00>
  4106f8:	mov	w8, #0x1800                	// #6144
  4106fc:	mov	x25, x0
  410700:	add	x21, x0, x8
  410704:	mov	x19, x26
  410708:	mov	x0, x23
  41070c:	mov	x1, x26
  410710:	mov	x2, x25
  410714:	mov	x3, x21
  410718:	str	xzr, [x19, #88]!
  41071c:	str	xzr, [x26, #96]
  410720:	bl	410be0 <error@@Base+0xed44>
  410724:	mov	x20, x0
  410728:	cmp	x0, #0x0
  41072c:	b.le	410a58 <error@@Base+0xebbc>
  410730:	add	x1, x20, #0x1
  410734:	sub	x0, x29, #0x20
  410738:	bl	40c3b0 <error@@Base+0xa514>
  41073c:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  410740:	movk	x8, #0xa855
  410744:	movk	x8, #0xaaa, lsl #48
  410748:	mov	x22, xzr
  41074c:	mov	w24, wzr
  410750:	cmp	x20, x8
  410754:	stur	w0, [x29, #-4]
  410758:	b.hi	410960 <error@@Base+0xeac4>  // b.pmore
  41075c:	cbnz	w0, 410960 <error@@Base+0xeac4>
  410760:	add	x8, x20, x20, lsl #1
  410764:	lsl	x0, x8, #3
  410768:	mov	w8, #0x3800                	// #14336
  41076c:	add	x8, x0, x8
  410770:	cmp	x8, #0xfbf
  410774:	b.hi	410794 <error@@Base+0xe8f8>  // b.pmore
  410778:	add	x9, x0, #0xf
  41077c:	mov	x8, sp
  410780:	and	x9, x9, #0xfffffffffffffff0
  410784:	sub	x22, x8, x9
  410788:	mov	sp, x22
  41078c:	mov	w8, wzr
  410790:	b	4107a4 <error@@Base+0xe908>
  410794:	bl	401970 <malloc@plt>
  410798:	mov	x22, x0
  41079c:	cbz	x0, 410bbc <error@@Base+0xed20>
  4107a0:	mov	w8, #0x1                   	// #1
  4107a4:	stur	w8, [x29, #-88]
  4107a8:	lsl	x8, x20, #3
  4107ac:	add	x9, x22, x8
  4107b0:	sub	x0, x29, #0x40
  4107b4:	stp	x26, x19, [x29, #-104]
  4107b8:	stur	x9, [x29, #-72]
  4107bc:	add	x27, x9, x8
  4107c0:	bl	411144 <error@@Base+0xf2a8>
  4107c4:	cmp	x20, #0x1
  4107c8:	b.lt	4109a0 <error@@Base+0xeb04>  // b.tstop
  4107cc:	mov	x26, xzr
  4107d0:	stur	wzr, [x29, #-84]
  4107d4:	mov	w24, #0x18                  	// #24
  4107d8:	stur	x21, [x29, #-80]
  4107dc:	stur	xzr, [x29, #-24]
  4107e0:	madd	x28, x26, x24, x25
  4107e4:	ldr	x8, [x28, #8]!
  4107e8:	cmp	x8, #0x1
  4107ec:	b.lt	41087c <error@@Base+0xe9e0>  // b.tstop
  4107f0:	madd	x8, x26, x24, x25
  4107f4:	ldr	x19, [x8, #16]
  4107f8:	ldur	w0, [x29, #-4]
  4107fc:	mov	x21, x27
  410800:	mov	x27, x22
  410804:	mov	x22, x25
  410808:	mov	x25, xzr
  41080c:	b	410820 <error@@Base+0xe984>
  410810:	ldr	x8, [x28]
  410814:	add	x25, x25, #0x1
  410818:	cmp	x25, x8
  41081c:	b.ge	410868 <error@@Base+0xe9cc>  // b.tcont
  410820:	ldr	x8, [x23, #24]
  410824:	ldr	x9, [x19, x25, lsl #3]
  410828:	ldr	x8, [x8, x9, lsl #3]
  41082c:	cmn	x8, #0x1
  410830:	b.eq	410810 <error@@Base+0xe974>  // b.none
  410834:	ldr	x9, [x23, #48]
  410838:	sub	x0, x29, #0x20
  41083c:	madd	x1, x8, x24, x9
  410840:	bl	40c618 <error@@Base+0xa77c>
  410844:	cbz	w0, 410810 <error@@Base+0xe974>
  410848:	mov	x25, x22
  41084c:	mov	x22, x27
  410850:	mov	x27, x21
  410854:	ldur	x21, [x29, #-80]
  410858:	mov	w8, wzr
  41085c:	stur	w0, [x29, #-4]
  410860:	tbnz	w8, #0, 410944 <error@@Base+0xeaa8>
  410864:	b	41095c <error@@Base+0xeac0>
  410868:	mov	x25, x22
  41086c:	mov	x22, x27
  410870:	mov	x27, x21
  410874:	ldur	x21, [x29, #-80]
  410878:	stur	w0, [x29, #-4]
  41087c:	sub	x0, x29, #0x4
  410880:	sub	x2, x29, #0x20
  410884:	mov	x1, x23
  410888:	mov	w3, wzr
  41088c:	bl	40cae0 <error@@Base+0xac44>
  410890:	str	x0, [x22, x26, lsl #3]
  410894:	cbnz	x0, 4108a0 <error@@Base+0xea04>
  410898:	ldur	w8, [x29, #-4]
  41089c:	cbnz	w8, 410954 <error@@Base+0xeab8>
  4108a0:	ldrsb	w8, [x0, #104]
  4108a4:	tbnz	w8, #31, 4108c0 <error@@Base+0xea24>
  4108a8:	ldur	x9, [x29, #-72]
  4108ac:	lsl	x8, x26, #3
  4108b0:	str	x0, [x9, x8]
  4108b4:	ldr	x9, [x22, x8]
  4108b8:	str	x9, [x27, x8]
  4108bc:	b	410930 <error@@Base+0xea94>
  4108c0:	sub	x0, x29, #0x4
  4108c4:	sub	x2, x29, #0x20
  4108c8:	mov	w3, #0x1                   	// #1
  4108cc:	mov	x1, x23
  4108d0:	bl	40cae0 <error@@Base+0xac44>
  4108d4:	ldur	x8, [x29, #-72]
  4108d8:	str	x0, [x8, x26, lsl #3]
  4108dc:	cbnz	x0, 4108e8 <error@@Base+0xea4c>
  4108e0:	ldur	w8, [x29, #-4]
  4108e4:	cbnz	w8, 410954 <error@@Base+0xeab8>
  4108e8:	ldr	x8, [x22, x26, lsl #3]
  4108ec:	cmp	x8, x0
  4108f0:	b.eq	41090c <error@@Base+0xea70>  // b.none
  4108f4:	ldr	w8, [x23, #180]
  4108f8:	ldur	w9, [x29, #-84]
  4108fc:	cmp	w8, #0x1
  410900:	cset	w8, gt
  410904:	orr	w9, w9, w8
  410908:	stur	w9, [x29, #-84]
  41090c:	sub	x0, x29, #0x4
  410910:	sub	x2, x29, #0x20
  410914:	mov	w3, #0x2                   	// #2
  410918:	mov	x1, x23
  41091c:	bl	40cae0 <error@@Base+0xac44>
  410920:	str	x0, [x27, x26, lsl #3]
  410924:	cbnz	x0, 410930 <error@@Base+0xea94>
  410928:	ldur	w8, [x29, #-4]
  41092c:	cbnz	w8, 410954 <error@@Base+0xeab8>
  410930:	add	x1, x21, x26, lsl #5
  410934:	sub	x0, x29, #0x40
  410938:	bl	411150 <error@@Base+0xf2b4>
  41093c:	mov	w8, #0x1                   	// #1
  410940:	tbz	w8, #0, 41095c <error@@Base+0xeac0>
  410944:	add	x26, x26, #0x1
  410948:	cmp	x26, x20
  41094c:	b.ne	4107dc <error@@Base+0xe940>  // b.any
  410950:	b	4109a4 <error@@Base+0xeb08>
  410954:	mov	w8, wzr
  410958:	tbnz	w8, #0, 410944 <error@@Base+0xeaa8>
  41095c:	ldur	w24, [x29, #-88]
  410960:	cbz	w24, 41096c <error@@Base+0xead0>
  410964:	mov	x0, x22
  410968:	bl	401b80 <free@plt>
  41096c:	ldur	x0, [x29, #-16]
  410970:	bl	401b80 <free@plt>
  410974:	cmp	x20, #0x1
  410978:	b.lt	410990 <error@@Base+0xeaf4>  // b.tstop
  41097c:	add	x19, x25, #0x10
  410980:	ldr	x0, [x19], #24
  410984:	bl	401b80 <free@plt>
  410988:	subs	x20, x20, #0x1
  41098c:	b.ne	410980 <error@@Base+0xeae4>  // b.any
  410990:	mov	x0, x25
  410994:	bl	401b80 <free@plt>
  410998:	mov	w0, wzr
  41099c:	b	410b9c <error@@Base+0xed00>
  4109a0:	stur	wzr, [x29, #-84]
  4109a4:	ldur	w26, [x29, #-84]
  4109a8:	tbnz	w26, #0, 410a6c <error@@Base+0xebd0>
  4109ac:	mov	w0, #0x8                   	// #8
  4109b0:	mov	w1, #0x100                 	// #256
  4109b4:	bl	401a00 <calloc@plt>
  4109b8:	ldur	x8, [x29, #-96]
  4109bc:	ldur	w24, [x29, #-88]
  4109c0:	str	x0, [x8]
  4109c4:	cbz	x0, 410960 <error@@Base+0xeac4>
  4109c8:	mov	x28, x0
  4109cc:	mov	x8, xzr
  4109d0:	mov	x9, xzr
  4109d4:	sub	x10, x29, #0x40
  4109d8:	mov	x11, x21
  4109dc:	b	4109f4 <error@@Base+0xeb58>
  4109e0:	add	x9, x9, #0x1
  4109e4:	add	x8, x8, #0x40
  4109e8:	cmp	x9, #0x4
  4109ec:	add	x11, x11, #0x8
  4109f0:	b.eq	410b10 <error@@Base+0xec74>  // b.none
  4109f4:	ldr	x12, [x10, x9, lsl #3]
  4109f8:	cbz	x12, 4109e0 <error@@Base+0xeb44>
  4109fc:	add	x14, x23, x9, lsl #3
  410a00:	mov	x13, x8
  410a04:	add	x14, x14, #0xb8
  410a08:	mov	w15, #0x1                   	// #1
  410a0c:	tbnz	w12, #0, 410a24 <error@@Base+0xeb88>
  410a10:	lsl	x15, x15, #1
  410a14:	lsr	x12, x12, #1
  410a18:	add	x13, x13, #0x1
  410a1c:	cbnz	x12, 410a0c <error@@Base+0xeb70>
  410a20:	b	4109e0 <error@@Base+0xeb44>
  410a24:	mov	x16, #0xfffffffffffffff8    	// #-8
  410a28:	mov	x17, x11
  410a2c:	ldr	x18, [x17], #32
  410a30:	add	x16, x16, #0x8
  410a34:	tst	x18, x15
  410a38:	b.eq	410a2c <error@@Base+0xeb90>  // b.none
  410a3c:	ldr	x17, [x14]
  410a40:	tst	x17, x15
  410a44:	ldur	x17, [x29, #-72]
  410a48:	csel	x17, x22, x17, eq  // eq = none
  410a4c:	ldr	x16, [x17, x16]
  410a50:	str	x16, [x28, x13, lsl #3]
  410a54:	b	410a10 <error@@Base+0xeb74>
  410a58:	mov	x0, x25
  410a5c:	bl	401b80 <free@plt>
  410a60:	cbz	x20, 410bc4 <error@@Base+0xed28>
  410a64:	mov	w0, wzr
  410a68:	b	410b9c <error@@Base+0xed00>
  410a6c:	mov	w0, #0x8                   	// #8
  410a70:	mov	w1, #0x200                 	// #512
  410a74:	bl	401a00 <calloc@plt>
  410a78:	ldur	x8, [x29, #-104]
  410a7c:	ldur	w24, [x29, #-88]
  410a80:	str	x0, [x8, #96]
  410a84:	cbz	x0, 410960 <error@@Base+0xeac4>
  410a88:	mov	x28, x0
  410a8c:	mov	x8, xzr
  410a90:	mov	x9, xzr
  410a94:	sub	x10, x22, #0x8
  410a98:	sub	x11, x29, #0x40
  410a9c:	mov	x12, x21
  410aa0:	b	410ab8 <error@@Base+0xec1c>
  410aa4:	add	x9, x9, #0x1
  410aa8:	add	x8, x8, #0x40
  410aac:	cmp	x9, #0x4
  410ab0:	add	x12, x12, #0x8
  410ab4:	b.eq	410b10 <error@@Base+0xec74>  // b.none
  410ab8:	ldr	x13, [x11, x9, lsl #3]
  410abc:	cbz	x13, 410aa4 <error@@Base+0xec08>
  410ac0:	mov	x14, x8
  410ac4:	mov	w15, #0x1                   	// #1
  410ac8:	tbnz	w13, #0, 410ae0 <error@@Base+0xec44>
  410acc:	lsl	x15, x15, #1
  410ad0:	lsr	x13, x13, #1
  410ad4:	add	x14, x14, #0x1
  410ad8:	cbnz	x13, 410ac8 <error@@Base+0xec2c>
  410adc:	b	410aa4 <error@@Base+0xec08>
  410ae0:	mov	x17, x12
  410ae4:	mov	x16, x10
  410ae8:	ldr	x18, [x17], #32
  410aec:	add	x16, x16, #0x8
  410af0:	tst	x18, x15
  410af4:	b.eq	410ae8 <error@@Base+0xec4c>  // b.none
  410af8:	ldr	x17, [x16]
  410afc:	ldr	x16, [x16, x20, lsl #3]
  410b00:	add	x18, x28, x14, lsl #3
  410b04:	str	x17, [x18]
  410b08:	str	x16, [x18, #2048]
  410b0c:	b	410acc <error@@Base+0xec30>
  410b10:	sub	x0, x29, #0x40
  410b14:	mov	w1, #0xa                   	// #10
  410b18:	bl	40e37c <error@@Base+0xc4e0>
  410b1c:	tbz	w0, #0, 410b60 <error@@Base+0xecc4>
  410b20:	cmp	x20, #0x1
  410b24:	b.lt	410b60 <error@@Base+0xecc4>  // b.tstop
  410b28:	mov	x19, x20
  410b2c:	mov	w1, #0xa                   	// #10
  410b30:	mov	x0, x21
  410b34:	bl	40e37c <error@@Base+0xc4e0>
  410b38:	tbnz	w0, #0, 410b50 <error@@Base+0xecb4>
  410b3c:	add	x27, x27, #0x8
  410b40:	subs	x19, x19, #0x1
  410b44:	add	x21, x21, #0x20
  410b48:	b.ne	410b2c <error@@Base+0xec90>  // b.any
  410b4c:	b	410b60 <error@@Base+0xecc4>
  410b50:	ldr	x8, [x27]
  410b54:	str	x8, [x28, #80]
  410b58:	tbz	w26, #0, 410b60 <error@@Base+0xecc4>
  410b5c:	str	x8, [x28, #2128]
  410b60:	cbz	w24, 410b6c <error@@Base+0xecd0>
  410b64:	mov	x0, x22
  410b68:	bl	401b80 <free@plt>
  410b6c:	ldur	x0, [x29, #-16]
  410b70:	bl	401b80 <free@plt>
  410b74:	cmp	x20, #0x1
  410b78:	b.lt	410b90 <error@@Base+0xecf4>  // b.tstop
  410b7c:	add	x19, x25, #0x10
  410b80:	ldr	x0, [x19], #24
  410b84:	bl	401b80 <free@plt>
  410b88:	subs	x20, x20, #0x1
  410b8c:	b.ne	410b80 <error@@Base+0xece4>  // b.any
  410b90:	mov	x0, x25
  410b94:	bl	401b80 <free@plt>
  410b98:	mov	w0, #0x1                   	// #1
  410b9c:	mov	sp, x29
  410ba0:	ldp	x20, x19, [sp, #80]
  410ba4:	ldp	x22, x21, [sp, #64]
  410ba8:	ldp	x24, x23, [sp, #48]
  410bac:	ldp	x26, x25, [sp, #32]
  410bb0:	ldp	x28, x27, [sp, #16]
  410bb4:	ldp	x29, x30, [sp], #96
  410bb8:	ret
  410bbc:	mov	w24, wzr
  410bc0:	b	410960 <error@@Base+0xeac4>
  410bc4:	mov	w0, #0x8                   	// #8
  410bc8:	mov	w1, #0x100                 	// #256
  410bcc:	bl	401a00 <calloc@plt>
  410bd0:	cmp	x0, #0x0
  410bd4:	str	x0, [x19]
  410bd8:	cset	w0, ne  // ne = any
  410bdc:	b	410b9c <error@@Base+0xed00>
  410be0:	sub	sp, sp, #0xf0
  410be4:	stp	x29, x30, [sp, #144]
  410be8:	add	x29, sp, #0x90
  410bec:	stp	x22, x21, [sp, #208]
  410bf0:	mov	x22, x0
  410bf4:	sub	x0, x29, #0x20
  410bf8:	stp	x28, x27, [sp, #160]
  410bfc:	stp	x26, x25, [sp, #176]
  410c00:	stp	x24, x23, [sp, #192]
  410c04:	stp	x20, x19, [sp, #224]
  410c08:	stp	x2, x3, [sp, #32]
  410c0c:	mov	x20, x1
  410c10:	sub	x25, x29, #0x20
  410c14:	bl	411144 <error@@Base+0xf2a8>
  410c18:	ldr	x8, [x20, #16]
  410c1c:	cmp	x8, #0x1
  410c20:	b.lt	4110ec <error@@Base+0xf250>  // b.tstop
  410c24:	mov	x26, xzr
  410c28:	mov	x19, xzr
  410c2c:	add	x24, x22, #0xb8
  410c30:	sub	x28, x29, #0x40
  410c34:	add	x23, sp, #0x30
  410c38:	stp	x24, x22, [sp]
  410c3c:	b	410c50 <error@@Base+0xedb4>
  410c40:	ldr	x8, [x20, #16]
  410c44:	add	x26, x26, #0x1
  410c48:	cmp	x26, x8
  410c4c:	b.ge	411120 <error@@Base+0xf284>  // b.tcont
  410c50:	ldr	x8, [x20, #24]
  410c54:	ldr	x9, [x22]
  410c58:	ldr	x8, [x8, x26, lsl #3]
  410c5c:	add	x8, x9, x8, lsl #4
  410c60:	mov	x27, x8
  410c64:	ldr	w21, [x27, #8]!
  410c68:	and	w9, w21, #0xff
  410c6c:	cmp	w9, #0x1
  410c70:	str	w9, [sp, #28]
  410c74:	b.ne	410c94 <error@@Base+0xedf8>  // b.any
  410c78:	ldrb	w1, [x8]
  410c7c:	sub	x0, x29, #0x20
  410c80:	str	x8, [sp, #16]
  410c84:	bl	40a794 <error@@Base+0x88f8>
  410c88:	and	w8, w21, #0x3ff00
  410c8c:	cbnz	w8, 410cf8 <error@@Base+0xee5c>
  410c90:	b	410f0c <error@@Base+0xf070>
  410c94:	cmp	w9, #0x7
  410c98:	b.eq	410cc8 <error@@Base+0xee2c>  // b.none
  410c9c:	cmp	w9, #0x5
  410ca0:	b.eq	410d88 <error@@Base+0xeeec>  // b.none
  410ca4:	cmp	w9, #0x3
  410ca8:	b.ne	410db0 <error@@Base+0xef14>  // b.any
  410cac:	ldr	x1, [x8]
  410cb0:	sub	x0, x29, #0x20
  410cb4:	str	x8, [sp, #16]
  410cb8:	bl	411150 <error@@Base+0xf2b4>
  410cbc:	and	w8, w21, #0x3ff00
  410cc0:	cbnz	w8, 410cf8 <error@@Base+0xee5c>
  410cc4:	b	410f0c <error@@Base+0xf070>
  410cc8:	str	x8, [sp, #16]
  410ccc:	mov	x8, #0xffffffffffffffff    	// #-1
  410cd0:	stp	x8, x8, [x29, #-32]
  410cd4:	ldrb	w8, [x22, #216]
  410cd8:	tbnz	w8, #6, 410ce8 <error@@Base+0xee4c>
  410cdc:	sub	x0, x29, #0x20
  410ce0:	mov	w1, #0xa                   	// #10
  410ce4:	bl	411180 <error@@Base+0xf2e4>
  410ce8:	ldrb	w8, [x22, #216]
  410cec:	tbnz	w8, #7, 410dbc <error@@Base+0xef20>
  410cf0:	and	w8, w21, #0x3ff00
  410cf4:	cbz	w8, 410f0c <error@@Base+0xf070>
  410cf8:	tbnz	w21, #13, 410d2c <error@@Base+0xee90>
  410cfc:	tbnz	w21, #15, 410d64 <error@@Base+0xeec8>
  410d00:	tbz	w21, #10, 410e64 <error@@Base+0xefc8>
  410d04:	ldr	w8, [sp, #28]
  410d08:	cmp	w8, #0x1
  410d0c:	b.ne	410dd4 <error@@Base+0xef38>  // b.any
  410d10:	ldrb	w8, [x27, #2]
  410d14:	tbnz	w8, #6, 410dd4 <error@@Base+0xef38>
  410d18:	sub	x0, x29, #0x20
  410d1c:	bl	411144 <error@@Base+0xf2a8>
  410d20:	mov	w8, #0x4                   	// #4
  410d24:	cbnz	w8, 4110d0 <error@@Base+0xf234>
  410d28:	b	410e64 <error@@Base+0xefc8>
  410d2c:	sub	x0, x29, #0x20
  410d30:	mov	w1, #0xa                   	// #10
  410d34:	bl	40e37c <error@@Base+0xc4e0>
  410d38:	mov	w24, w0
  410d3c:	sub	x0, x29, #0x20
  410d40:	bl	411144 <error@@Base+0xf2a8>
  410d44:	tbz	w24, #0, 410d78 <error@@Base+0xeedc>
  410d48:	sub	x0, x29, #0x20
  410d4c:	mov	w1, #0xa                   	// #10
  410d50:	bl	40a794 <error@@Base+0x88f8>
  410d54:	mov	w8, wzr
  410d58:	ldp	x24, x22, [sp]
  410d5c:	cbnz	w8, 4110d0 <error@@Base+0xf234>
  410d60:	b	410cfc <error@@Base+0xee60>
  410d64:	sub	x0, x29, #0x20
  410d68:	bl	411144 <error@@Base+0xf2a8>
  410d6c:	mov	w8, #0x4                   	// #4
  410d70:	cbnz	w8, 4110d4 <error@@Base+0xf238>
  410d74:	b	410c40 <error@@Base+0xeda4>
  410d78:	mov	w8, #0x4                   	// #4
  410d7c:	ldp	x24, x22, [sp]
  410d80:	cbnz	w8, 4110d0 <error@@Base+0xf234>
  410d84:	b	410cfc <error@@Base+0xee60>
  410d88:	str	x8, [sp, #16]
  410d8c:	ldr	w8, [x22, #180]
  410d90:	cmp	w8, #0x2
  410d94:	b.lt	410e18 <error@@Base+0xef7c>  // b.tstop
  410d98:	ldr	x1, [x22, #120]
  410d9c:	sub	x0, x29, #0x20
  410da0:	bl	411150 <error@@Base+0xf2b4>
  410da4:	ldrb	w8, [x22, #216]
  410da8:	tbz	w8, #6, 410cdc <error@@Base+0xee40>
  410dac:	b	410ce8 <error@@Base+0xee4c>
  410db0:	mov	w8, #0x4                   	// #4
  410db4:	cbnz	w8, 4110d4 <error@@Base+0xf238>
  410db8:	b	410c40 <error@@Base+0xeda4>
  410dbc:	sub	x0, x29, #0x20
  410dc0:	mov	x1, xzr
  410dc4:	bl	411180 <error@@Base+0xf2e4>
  410dc8:	and	w8, w21, #0x3ff00
  410dcc:	cbnz	w8, 410cf8 <error@@Base+0xee5c>
  410dd0:	b	410f0c <error@@Base+0xf070>
  410dd4:	ldr	w8, [x22, #180]
  410dd8:	cmp	w8, #0x1
  410ddc:	b.le	410e2c <error@@Base+0xef90>
  410de0:	ldr	x10, [x22, #120]
  410de4:	mov	x9, xzr
  410de8:	mov	x8, xzr
  410dec:	ldr	x11, [x24, x9]
  410df0:	ldr	x12, [x10, x9]
  410df4:	ldr	x13, [x25, x9]
  410df8:	orn	x11, x11, x12
  410dfc:	and	x11, x13, x11
  410e00:	str	x11, [x25, x9]
  410e04:	add	x9, x9, #0x8
  410e08:	cmp	x9, #0x20
  410e0c:	orr	x8, x11, x8
  410e10:	b.ne	410dec <error@@Base+0xef50>  // b.any
  410e14:	b	410e54 <error@@Base+0xefb8>
  410e18:	sub	x0, x29, #0x20
  410e1c:	bl	411174 <error@@Base+0xf2d8>
  410e20:	ldrb	w8, [x22, #216]
  410e24:	tbnz	w8, #6, 410ce8 <error@@Base+0xee4c>
  410e28:	b	410cdc <error@@Base+0xee40>
  410e2c:	mov	x9, xzr
  410e30:	mov	x8, xzr
  410e34:	ldr	x10, [x24, x9]
  410e38:	ldr	x11, [x25, x9]
  410e3c:	and	x10, x11, x10
  410e40:	str	x10, [x25, x9]
  410e44:	add	x9, x9, #0x8
  410e48:	cmp	x9, #0x20
  410e4c:	orr	x8, x10, x8
  410e50:	b.ne	410e34 <error@@Base+0xef98>  // b.any
  410e54:	cmp	x8, #0x0
  410e58:	cset	w8, eq  // eq = none
  410e5c:	lsl	w8, w8, #2
  410e60:	cbnz	w8, 4110d0 <error@@Base+0xf234>
  410e64:	tbz	w21, #11, 410f0c <error@@Base+0xf070>
  410e68:	ldr	w8, [sp, #28]
  410e6c:	cmp	w8, #0x1
  410e70:	b.ne	410e7c <error@@Base+0xefe0>  // b.any
  410e74:	ldrb	w8, [x27, #2]
  410e78:	tbnz	w8, #6, 410efc <error@@Base+0xf060>
  410e7c:	ldr	w8, [x22, #180]
  410e80:	cmp	w8, #0x1
  410e84:	b.le	410ec0 <error@@Base+0xf024>
  410e88:	ldr	x10, [x22, #120]
  410e8c:	mov	x9, xzr
  410e90:	mov	x8, xzr
  410e94:	ldr	x11, [x24, x9]
  410e98:	ldr	x12, [x10, x9]
  410e9c:	ldr	x13, [x25, x9]
  410ea0:	and	x11, x12, x11
  410ea4:	bic	x11, x13, x11
  410ea8:	str	x11, [x25, x9]
  410eac:	add	x9, x9, #0x8
  410eb0:	cmp	x9, #0x20
  410eb4:	orr	x8, x11, x8
  410eb8:	b.ne	410e94 <error@@Base+0xeff8>  // b.any
  410ebc:	b	410ee8 <error@@Base+0xf04c>
  410ec0:	mov	x9, xzr
  410ec4:	mov	x8, xzr
  410ec8:	ldr	x10, [x24, x9]
  410ecc:	ldr	x11, [x25, x9]
  410ed0:	bic	x10, x11, x10
  410ed4:	str	x10, [x25, x9]
  410ed8:	add	x9, x9, #0x8
  410edc:	cmp	x9, #0x20
  410ee0:	orr	x8, x10, x8
  410ee4:	b.ne	410ec8 <error@@Base+0xf02c>  // b.any
  410ee8:	cmp	x8, #0x0
  410eec:	cset	w8, eq  // eq = none
  410ef0:	lsl	w8, w8, #2
  410ef4:	cbnz	w8, 4110d0 <error@@Base+0xf234>
  410ef8:	b	410f0c <error@@Base+0xf070>
  410efc:	sub	x0, x29, #0x20
  410f00:	bl	411144 <error@@Base+0xf2a8>
  410f04:	mov	w8, #0x4                   	// #4
  410f08:	cbnz	w8, 4110d0 <error@@Base+0xf234>
  410f0c:	cmp	x19, #0x1
  410f10:	b.lt	411058 <error@@Base+0xf1bc>  // b.tstop
  410f14:	ldr	x24, [sp, #40]
  410f18:	ldr	w22, [sp, #28]
  410f1c:	mov	x21, xzr
  410f20:	b	410f34 <error@@Base+0xf098>
  410f24:	add	x21, x21, #0x1
  410f28:	cmp	x21, x19
  410f2c:	add	x24, x24, #0x20
  410f30:	b.ge	411068 <error@@Base+0xf1cc>  // b.tcont
  410f34:	cmp	w22, #0x1
  410f38:	b.ne	410f54 <error@@Base+0xf0b8>  // b.any
  410f3c:	ldr	x8, [sp, #16]
  410f40:	ldrb	w1, [x8]
  410f44:	ldr	x8, [sp, #40]
  410f48:	add	x0, x8, x21, lsl #5
  410f4c:	bl	40e37c <error@@Base+0xc4e0>
  410f50:	tbz	w0, #0, 41102c <error@@Base+0xf190>
  410f54:	mov	x9, xzr
  410f58:	mov	x8, xzr
  410f5c:	ldr	x10, [x25, x9]
  410f60:	ldr	x11, [x24, x9]
  410f64:	and	x10, x11, x10
  410f68:	str	x10, [x28, x9]
  410f6c:	add	x9, x9, #0x8
  410f70:	cmp	x9, #0x20
  410f74:	orr	x8, x10, x8
  410f78:	b.ne	410f5c <error@@Base+0xf0c0>  // b.any
  410f7c:	cbz	x8, 41102c <error@@Base+0xf190>
  410f80:	mov	x22, x20
  410f84:	mov	x8, xzr
  410f88:	mov	x27, xzr
  410f8c:	mov	x9, xzr
  410f90:	ldr	x10, [x25, x8]
  410f94:	ldr	x11, [x24, x8]
  410f98:	bic	x12, x11, x10
  410f9c:	bic	x10, x10, x11
  410fa0:	str	x12, [x23, x8]
  410fa4:	str	x10, [x25, x8]
  410fa8:	add	x8, x8, #0x8
  410fac:	orr	x9, x12, x9
  410fb0:	cmp	x8, #0x20
  410fb4:	orr	x27, x10, x27
  410fb8:	b.ne	410f90 <error@@Base+0xf0f4>  // b.any
  410fbc:	cbz	x9, 410ff8 <error@@Base+0xf15c>
  410fc0:	ldr	x20, [sp, #40]
  410fc4:	add	x1, sp, #0x30
  410fc8:	add	x0, x20, x19, lsl #5
  410fcc:	bl	4111ac <error@@Base+0xf310>
  410fd0:	add	x0, x20, x21, lsl #5
  410fd4:	sub	x1, x29, #0x40
  410fd8:	bl	4111ac <error@@Base+0xf310>
  410fdc:	ldr	x8, [sp, #32]
  410fe0:	mov	w9, #0x18                  	// #24
  410fe4:	madd	x0, x19, x9, x8
  410fe8:	madd	x1, x21, x9, x8
  410fec:	bl	40ca08 <error@@Base+0xab6c>
  410ff0:	cbnz	w0, 411048 <error@@Base+0xf1ac>
  410ff4:	add	x19, x19, #0x1
  410ff8:	mov	x20, x22
  410ffc:	ldr	x8, [x20, #24]
  411000:	ldr	w22, [sp, #28]
  411004:	mov	w9, #0x18                  	// #24
  411008:	ldr	x1, [x8, x26, lsl #3]
  41100c:	ldr	x8, [sp, #32]
  411010:	madd	x0, x21, x9, x8
  411014:	bl	40c7a8 <error@@Base+0xa90c>
  411018:	tbz	w0, #0, 411040 <error@@Base+0xf1a4>
  41101c:	cmp	x27, #0x0
  411020:	mov	w8, #0x11                  	// #17
  411024:	csel	w8, w8, wzr, eq  // eq = none
  411028:	b	411030 <error@@Base+0xf194>
  41102c:	mov	w8, #0x13                  	// #19
  411030:	cbz	w8, 410f24 <error@@Base+0xf088>
  411034:	cmp	w8, #0x13
  411038:	b.eq	410f24 <error@@Base+0xf088>  // b.none
  41103c:	b	411060 <error@@Base+0xf1c4>
  411040:	mov	w8, #0x1a                  	// #26
  411044:	b	411030 <error@@Base+0xf194>
  411048:	mov	x20, x22
  41104c:	ldr	w22, [sp, #28]
  411050:	mov	w8, #0x1a                  	// #26
  411054:	b	411030 <error@@Base+0xf194>
  411058:	mov	x21, xzr
  41105c:	b	411068 <error@@Base+0xf1cc>
  411060:	cmp	w8, #0x11
  411064:	b.ne	4110cc <error@@Base+0xf230>  // b.any
  411068:	ldr	x24, [sp]
  41106c:	cmp	x21, x19
  411070:	b.ne	4110bc <error@@Base+0xf220>  // b.any
  411074:	ldr	x8, [sp, #40]
  411078:	sub	x1, x29, #0x20
  41107c:	add	x0, x8, x19, lsl #5
  411080:	bl	4111ac <error@@Base+0xf310>
  411084:	ldr	x8, [x20, #24]
  411088:	mov	w9, #0x18                  	// #24
  41108c:	ldr	x1, [x8, x26, lsl #3]
  411090:	ldr	x8, [sp, #32]
  411094:	madd	x0, x19, x9, x8
  411098:	bl	40c108 <error@@Base+0xa26c>
  41109c:	ldr	x22, [sp, #8]
  4110a0:	cbnz	w0, 4110e0 <error@@Base+0xf244>
  4110a4:	sub	x0, x29, #0x20
  4110a8:	add	x19, x19, #0x1
  4110ac:	bl	411144 <error@@Base+0xf2a8>
  4110b0:	mov	w8, wzr
  4110b4:	cbnz	w8, 4110d4 <error@@Base+0xf238>
  4110b8:	b	410c40 <error@@Base+0xeda4>
  4110bc:	ldr	x22, [sp, #8]
  4110c0:	mov	w8, wzr
  4110c4:	cbnz	w8, 4110d4 <error@@Base+0xf238>
  4110c8:	b	410c40 <error@@Base+0xeda4>
  4110cc:	ldp	x24, x22, [sp]
  4110d0:	cbz	w8, 410c40 <error@@Base+0xeda4>
  4110d4:	cmp	w8, #0x4
  4110d8:	b.eq	410c40 <error@@Base+0xeda4>  // b.none
  4110dc:	b	4110f4 <error@@Base+0xf258>
  4110e0:	mov	w8, #0x1a                  	// #26
  4110e4:	cbnz	w8, 4110d4 <error@@Base+0xf238>
  4110e8:	b	410c40 <error@@Base+0xeda4>
  4110ec:	mov	x19, xzr
  4110f0:	b	411120 <error@@Base+0xf284>
  4110f4:	cmp	w8, #0x1a
  4110f8:	b.ne	411120 <error@@Base+0xf284>  // b.any
  4110fc:	cmp	x19, #0x1
  411100:	b.lt	41111c <error@@Base+0xf280>  // b.tstop
  411104:	ldr	x8, [sp, #32]
  411108:	add	x20, x8, #0x10
  41110c:	ldr	x0, [x20], #24
  411110:	bl	401b80 <free@plt>
  411114:	subs	x19, x19, #0x1
  411118:	b.ne	41110c <error@@Base+0xf270>  // b.any
  41111c:	mov	x19, #0xffffffffffffffff    	// #-1
  411120:	mov	x0, x19
  411124:	ldp	x20, x19, [sp, #224]
  411128:	ldp	x22, x21, [sp, #208]
  41112c:	ldp	x24, x23, [sp, #192]
  411130:	ldp	x26, x25, [sp, #176]
  411134:	ldp	x28, x27, [sp, #160]
  411138:	ldp	x29, x30, [sp, #144]
  41113c:	add	sp, sp, #0xf0
  411140:	ret
  411144:	movi	v0.2d, #0x0
  411148:	stp	q0, q0, [x0]
  41114c:	ret
  411150:	mov	x8, xzr
  411154:	ldr	x9, [x1, x8]
  411158:	ldr	x10, [x0, x8]
  41115c:	orr	x9, x10, x9
  411160:	str	x9, [x0, x8]
  411164:	add	x8, x8, #0x8
  411168:	cmp	x8, #0x20
  41116c:	b.ne	411154 <error@@Base+0xf2b8>  // b.any
  411170:	ret
  411174:	movi	v0.2d, #0xffffffffffffffff
  411178:	stp	q0, q0, [x0]
  41117c:	ret
  411180:	add	x8, x1, #0x3f
  411184:	cmp	x1, #0x0
  411188:	csel	x8, x8, x1, lt  // lt = tstop
  41118c:	asr	x8, x8, #6
  411190:	lsl	x8, x8, #3
  411194:	ldr	x9, [x0, x8]
  411198:	mov	w10, #0x1                   	// #1
  41119c:	lsl	x10, x10, x1
  4111a0:	bic	x9, x9, x10
  4111a4:	str	x9, [x0, x8]
  4111a8:	ret
  4111ac:	ldp	q1, q0, [x1]
  4111b0:	stp	q1, q0, [x0]
  4111b4:	ret
  4111b8:	ldr	x8, [x0]
  4111bc:	add	x8, x8, x1, lsl #4
  4111c0:	ldr	w8, [x8, #8]
  4111c4:	and	w9, w8, #0xff
  4111c8:	cmp	w9, #0x2
  4111cc:	b.ne	4111f0 <error@@Base+0xf354>  // b.any
  4111d0:	tst	w8, #0x3ff00
  4111d4:	b.eq	4111f8 <error@@Base+0xf35c>  // b.none
  4111d8:	tbnz	w2, #0, 4111e0 <error@@Base+0xf344>
  4111dc:	tbnz	w8, #10, 4111f0 <error@@Base+0xf354>
  4111e0:	tbz	w2, #0, 4111e8 <error@@Base+0xf34c>
  4111e4:	tbnz	w8, #11, 4111f0 <error@@Base+0xf354>
  4111e8:	tbnz	w2, #1, 411200 <error@@Base+0xf364>
  4111ec:	tbz	w8, #13, 411200 <error@@Base+0xf364>
  4111f0:	mov	w0, wzr
  4111f4:	ret
  4111f8:	mov	w0, #0x1                   	// #1
  4111fc:	ret
  411200:	tst	w8, #0x8000
  411204:	cset	w8, eq  // eq = none
  411208:	and	w9, w2, #0x8
  41120c:	orr	w0, w8, w9, lsr #3
  411210:	ret
  411214:	stp	x1, x2, [x0]
  411218:	stp	x3, x4, [x0, #16]
  41121c:	stp	xzr, xzr, [x0, #40]
  411220:	str	xzr, [x0, #32]
  411224:	ret
  411228:	sub	sp, sp, #0x60
  41122c:	stp	x29, x30, [sp, #32]
  411230:	str	x23, [sp, #48]
  411234:	stp	x22, x21, [sp, #64]
  411238:	stp	x20, x19, [sp, #80]
  41123c:	mov	x19, x1
  411240:	ldp	x1, x21, [x1, #16]
  411244:	mov	x20, x0
  411248:	add	x0, sp, #0x8
  41124c:	add	x29, sp, #0x20
  411250:	bl	40c108 <error@@Base+0xa26c>
  411254:	cbnz	w0, 41131c <error@@Base+0xf480>
  411258:	add	x3, sp, #0x8
  41125c:	mov	x0, x20
  411260:	mov	x1, x19
  411264:	mov	x2, x21
  411268:	bl	4113f8 <error@@Base+0xf55c>
  41126c:	cbnz	w0, 4112e0 <error@@Base+0xf444>
  411270:	mov	w23, wzr
  411274:	b	411290 <error@@Base+0xf3f4>
  411278:	add	x3, sp, #0x8
  41127c:	mov	x0, x20
  411280:	mov	x1, x19
  411284:	mov	x2, x21
  411288:	bl	4113f8 <error@@Base+0xf55c>
  41128c:	cbnz	w0, 4112e0 <error@@Base+0xf444>
  411290:	subs	x8, x21, #0x1
  411294:	b.lt	4112f4 <error@@Base+0xf458>  // b.tstop
  411298:	ldr	x0, [x19]
  41129c:	ldr	w10, [x20, #224]
  4112a0:	ldr	x9, [x0, x21, lsl #3]
  4112a4:	cmp	x9, #0x0
  4112a8:	csinc	w23, wzr, w23, ne  // ne = any
  4112ac:	cmp	w23, w10
  4112b0:	b.gt	4112e8 <error@@Base+0xf44c>
  4112b4:	str	xzr, [sp, #16]
  4112b8:	ldr	x9, [x20, #184]
  4112bc:	mov	x21, x8
  4112c0:	ldr	x9, [x9, x8, lsl #3]
  4112c4:	cbz	x9, 411278 <error@@Base+0xf3dc>
  4112c8:	add	x3, sp, #0x8
  4112cc:	mov	x0, x20
  4112d0:	mov	x1, x19
  4112d4:	mov	x2, x21
  4112d8:	bl	411508 <error@@Base+0xf66c>
  4112dc:	cbz	w0, 411278 <error@@Base+0xf3dc>
  4112e0:	mov	w22, w0
  4112e4:	b	4112f8 <error@@Base+0xf45c>
  4112e8:	lsl	x2, x21, #3
  4112ec:	mov	w1, wzr
  4112f0:	bl	4019f0 <memset@plt>
  4112f4:	mov	w22, wzr
  4112f8:	ldr	x0, [sp, #24]
  4112fc:	bl	401b80 <free@plt>
  411300:	mov	w0, w22
  411304:	ldp	x20, x19, [sp, #80]
  411308:	ldp	x22, x21, [sp, #64]
  41130c:	ldr	x23, [sp, #48]
  411310:	ldp	x29, x30, [sp, #32]
  411314:	add	sp, sp, #0x60
  411318:	ret
  41131c:	mov	w22, w0
  411320:	b	411300 <error@@Base+0xf464>
  411324:	sub	sp, sp, #0x60
  411328:	cmp	x3, #0x1
  41132c:	stp	x29, x30, [sp, #32]
  411330:	str	x23, [sp, #48]
  411334:	stp	x22, x21, [sp, #64]
  411338:	stp	x20, x19, [sp, #80]
  41133c:	add	x29, sp, #0x20
  411340:	b.lt	4113d8 <error@@Base+0xf53c>  // b.tstop
  411344:	mov	x19, x3
  411348:	mov	x20, x2
  41134c:	mov	x21, x1
  411350:	mov	x22, x0
  411354:	b	41136c <error@@Base+0xf4d0>
  411358:	str	x8, [x21]
  41135c:	subs	x19, x19, #0x1
  411360:	add	x20, x20, #0x8
  411364:	add	x21, x21, #0x8
  411368:	b.eq	4113d8 <error@@Base+0xf53c>  // b.none
  41136c:	ldr	x9, [x21]
  411370:	ldr	x8, [x20]
  411374:	cbz	x9, 411358 <error@@Base+0xf4bc>
  411378:	cbz	x8, 41135c <error@@Base+0xf4c0>
  41137c:	add	x1, x9, #0x8
  411380:	add	x2, x8, #0x8
  411384:	add	x0, sp, #0x8
  411388:	bl	40ef34 <error@@Base+0xd098>
  41138c:	str	w0, [x29, #28]
  411390:	cbnz	w0, 4113c8 <error@@Base+0xf52c>
  411394:	add	x0, x29, #0x1c
  411398:	add	x2, sp, #0x8
  41139c:	mov	x1, x22
  4113a0:	bl	40fedc <error@@Base+0xe040>
  4113a4:	str	x0, [x21]
  4113a8:	ldr	x0, [sp, #24]
  4113ac:	bl	401b80 <free@plt>
  4113b0:	ldr	w9, [x29, #28]
  4113b4:	cmp	w9, #0x0
  4113b8:	cset	w8, eq  // eq = none
  4113bc:	csel	w23, w23, w9, eq  // eq = none
  4113c0:	cbnz	w8, 41135c <error@@Base+0xf4c0>
  4113c4:	b	4113dc <error@@Base+0xf540>
  4113c8:	mov	w8, wzr
  4113cc:	mov	w23, w0
  4113d0:	cbnz	w8, 41135c <error@@Base+0xf4c0>
  4113d4:	b	4113dc <error@@Base+0xf540>
  4113d8:	mov	w23, wzr
  4113dc:	mov	w0, w23
  4113e0:	ldp	x20, x19, [sp, #80]
  4113e4:	ldp	x22, x21, [sp, #64]
  4113e8:	ldr	x23, [sp, #48]
  4113ec:	ldp	x29, x30, [sp, #32]
  4113f0:	add	sp, sp, #0x60
  4113f4:	ret
  4113f8:	stp	x29, x30, [sp, #-80]!
  4113fc:	stp	x24, x23, [sp, #32]
  411400:	stp	x22, x21, [sp, #48]
  411404:	stp	x20, x19, [sp, #64]
  411408:	mov	x29, sp
  41140c:	ldr	x24, [x0, #152]
  411410:	str	wzr, [x29, #28]
  411414:	ldr	x8, [x0, #184]
  411418:	str	x25, [sp, #16]
  41141c:	mov	x19, x2
  411420:	mov	x20, x1
  411424:	ldr	x25, [x8, x2, lsl #3]
  411428:	ldr	x8, [x3, #8]
  41142c:	mov	x21, x0
  411430:	add	x9, x25, #0x8
  411434:	cmp	x25, #0x0
  411438:	csel	x22, xzr, x9, eq  // eq = none
  41143c:	cbz	x8, 4114b4 <error@@Base+0xf618>
  411440:	mov	x23, x3
  411444:	cbz	x25, 41148c <error@@Base+0xf5f0>
  411448:	mov	x0, x24
  41144c:	mov	x1, x23
  411450:	mov	x2, x22
  411454:	bl	411684 <error@@Base+0xf7e8>
  411458:	str	w0, [x29, #28]
  41145c:	cbnz	w0, 4114f0 <error@@Base+0xf654>
  411460:	ldr	x8, [x20, #40]
  411464:	cbz	x8, 41148c <error@@Base+0xf5f0>
  411468:	ldr	x4, [x21, #216]
  41146c:	add	x3, x20, #0x20
  411470:	mov	x0, x24
  411474:	mov	x1, x23
  411478:	mov	x2, x22
  41147c:	mov	x5, x19
  411480:	bl	411764 <error@@Base+0xf8c8>
  411484:	str	w0, [x29, #28]
  411488:	cbnz	w0, 4114f0 <error@@Base+0xf654>
  41148c:	add	x0, x29, #0x1c
  411490:	mov	x1, x24
  411494:	mov	x2, x23
  411498:	bl	40fedc <error@@Base+0xe040>
  41149c:	ldr	x8, [x20]
  4114a0:	str	x0, [x8, x19, lsl #3]
  4114a4:	ldr	w0, [x29, #28]
  4114a8:	cbnz	w0, 4114f0 <error@@Base+0xf654>
  4114ac:	cbnz	x25, 4114c0 <error@@Base+0xf624>
  4114b0:	b	4114ec <error@@Base+0xf650>
  4114b4:	ldr	x8, [x20]
  4114b8:	str	xzr, [x8, x19, lsl #3]
  4114bc:	cbz	x25, 4114ec <error@@Base+0xf650>
  4114c0:	ldr	x8, [x21, #184]
  4114c4:	ldr	x8, [x8, x19, lsl #3]
  4114c8:	ldrb	w8, [x8, #104]
  4114cc:	tbz	w8, #6, 4114ec <error@@Base+0xf650>
  4114d0:	mov	x0, x21
  4114d4:	mov	x1, x20
  4114d8:	mov	x2, x19
  4114dc:	mov	x3, x22
  4114e0:	bl	411a48 <error@@Base+0xfbac>
  4114e4:	str	w0, [x29, #28]
  4114e8:	cbnz	w0, 4114f0 <error@@Base+0xf654>
  4114ec:	mov	w0, wzr
  4114f0:	ldp	x20, x19, [sp, #64]
  4114f4:	ldp	x22, x21, [sp, #48]
  4114f8:	ldp	x24, x23, [sp, #32]
  4114fc:	ldr	x25, [sp, #16]
  411500:	ldp	x29, x30, [sp], #80
  411504:	ret
  411508:	stp	x29, x30, [sp, #-96]!
  41150c:	stp	x28, x27, [sp, #16]
  411510:	stp	x26, x25, [sp, #32]
  411514:	stp	x24, x23, [sp, #48]
  411518:	stp	x22, x21, [sp, #64]
  41151c:	stp	x20, x19, [sp, #80]
  411520:	ldr	x8, [x0, #184]
  411524:	mov	x29, sp
  411528:	ldr	x25, [x8, x2, lsl #3]
  41152c:	ldr	x8, [x25, #40]
  411530:	cmp	x8, #0x1
  411534:	b.lt	41165c <error@@Base+0xf7c0>  // b.tstop
  411538:	ldr	x27, [x0, #152]
  41153c:	mov	x19, x3
  411540:	mov	x20, x0
  411544:	mov	x21, x2
  411548:	mov	x22, x1
  41154c:	mov	x26, xzr
  411550:	add	x28, x2, #0x1
  411554:	add	x23, x1, #0x20
  411558:	ldr	x8, [x25, #48]
  41155c:	ldr	x24, [x8, x26, lsl #3]
  411560:	ldr	x8, [x27]
  411564:	add	x8, x8, x24, lsl #4
  411568:	ldrb	w8, [x8, #10]
  41156c:	tbnz	w8, #4, 41157c <error@@Base+0xf6e0>
  411570:	mov	w0, wzr
  411574:	cbnz	w0, 4115e0 <error@@Base+0xf744>
  411578:	b	411598 <error@@Base+0xf6fc>
  41157c:	ldr	x4, [x22, #24]
  411580:	mov	x0, x20
  411584:	mov	x1, x22
  411588:	mov	x2, x24
  41158c:	mov	x3, x21
  411590:	bl	4124d8 <error@@Base+0x1063c>
  411594:	cbnz	w0, 4115e0 <error@@Base+0xf744>
  411598:	ldr	x8, [x27]
  41159c:	mov	x0, x20
  4115a0:	mov	x2, x21
  4115a4:	add	x1, x8, x24, lsl #4
  4115a8:	bl	4103f0 <error@@Base+0xe554>
  4115ac:	tbz	w0, #0, 4115dc <error@@Base+0xf740>
  4115b0:	ldr	x8, [x22]
  4115b4:	ldr	x8, [x8, x28, lsl #3]
  4115b8:	cbz	x8, 411634 <error@@Base+0xf798>
  4115bc:	ldr	x9, [x27, #24]
  4115c0:	add	x0, x8, #0x8
  4115c4:	ldr	x1, [x9, x24, lsl #3]
  4115c8:	bl	40ca84 <error@@Base+0xabe8>
  4115cc:	cmp	x0, #0x0
  4115d0:	cset	w0, ne  // ne = any
  4115d4:	cbnz	w0, 4115e4 <error@@Base+0xf748>
  4115d8:	b	41163c <error@@Base+0xf7a0>
  4115dc:	mov	w0, wzr
  4115e0:	cbz	w0, 41163c <error@@Base+0xf7a0>
  4115e4:	ldr	x8, [x22, #40]
  4115e8:	cbz	x8, 41161c <error@@Base+0xf780>
  4115ec:	ldr	x8, [x27, #24]
  4115f0:	add	x3, x21, w0, sxtw
  4115f4:	mov	x0, x20
  4115f8:	mov	x1, x23
  4115fc:	ldr	x2, [x8, x24, lsl #3]
  411600:	mov	x4, x24
  411604:	mov	x5, x21
  411608:	bl	4120e0 <error@@Base+0x10244>
  41160c:	tst	w0, #0x1
  411610:	mov	w8, #0x4                   	// #4
  411614:	csel	w8, w8, wzr, ne  // ne = any
  411618:	tbnz	w0, #0, 411640 <error@@Base+0xf7a4>
  41161c:	mov	x0, x19
  411620:	mov	x1, x24
  411624:	bl	40c7a8 <error@@Base+0xa90c>
  411628:	mvn	w8, w0
  41162c:	and	w8, w8, #0x1
  411630:	b	411640 <error@@Base+0xf7a4>
  411634:	mov	w0, wzr
  411638:	cbnz	w0, 4115e4 <error@@Base+0xf748>
  41163c:	mov	w8, #0x4                   	// #4
  411640:	orr	w8, w8, #0x4
  411644:	cmp	w8, #0x4
  411648:	b.ne	411664 <error@@Base+0xf7c8>  // b.any
  41164c:	ldr	x8, [x25, #40]
  411650:	add	x26, x26, #0x1
  411654:	cmp	x26, x8
  411658:	b.lt	411558 <error@@Base+0xf6bc>  // b.tstop
  41165c:	mov	w0, wzr
  411660:	b	411668 <error@@Base+0xf7cc>
  411664:	mov	w0, #0xc                   	// #12
  411668:	ldp	x20, x19, [sp, #80]
  41166c:	ldp	x22, x21, [sp, #64]
  411670:	ldp	x24, x23, [sp, #48]
  411674:	ldp	x26, x25, [sp, #32]
  411678:	ldp	x28, x27, [sp, #16]
  41167c:	ldp	x29, x30, [sp], #96
  411680:	ret
  411684:	sub	sp, sp, #0x50
  411688:	stp	x29, x30, [sp, #16]
  41168c:	stp	x22, x21, [sp, #48]
  411690:	stp	x20, x19, [sp, #64]
  411694:	add	x29, sp, #0x10
  411698:	mov	x20, x1
  41169c:	mov	x21, x0
  4116a0:	mov	x19, x2
  4116a4:	sub	x0, x29, #0x4
  4116a8:	mov	x1, x21
  4116ac:	mov	x2, x20
  4116b0:	stp	x24, x23, [sp, #32]
  4116b4:	stur	wzr, [x29, #-4]
  4116b8:	bl	40fedc <error@@Base+0xe040>
  4116bc:	ldur	w8, [x29, #-4]
  4116c0:	cbnz	w8, 41173c <error@@Base+0xf8a0>
  4116c4:	mov	x22, x0
  4116c8:	ldr	x8, [x22, #56]!
  4116cc:	cbnz	x8, 411728 <error@@Base+0xf88c>
  4116d0:	ldr	x1, [x20, #8]
  4116d4:	mov	x0, x22
  4116d8:	bl	40c3b0 <error@@Base+0xa514>
  4116dc:	stur	w0, [x29, #-4]
  4116e0:	cbnz	w0, 41175c <error@@Base+0xf8c0>
  4116e4:	ldr	x8, [x20, #8]
  4116e8:	cmp	x8, #0x1
  4116ec:	b.lt	411728 <error@@Base+0xf88c>  // b.tstop
  4116f0:	mov	x23, xzr
  4116f4:	mov	w24, #0x18                  	// #24
  4116f8:	ldr	x8, [x20, #16]
  4116fc:	ldr	x9, [x21, #56]
  411700:	mov	x0, x22
  411704:	ldr	x8, [x8, x23, lsl #3]
  411708:	madd	x1, x8, x24, x9
  41170c:	bl	40c618 <error@@Base+0xa77c>
  411710:	cbnz	w0, 411758 <error@@Base+0xf8bc>
  411714:	ldr	x8, [x20, #8]
  411718:	add	x23, x23, #0x1
  41171c:	cmp	x23, x8
  411720:	b.lt	4116f8 <error@@Base+0xf85c>  // b.tstop
  411724:	stur	w0, [x29, #-4]
  411728:	mov	x0, x20
  41172c:	mov	x1, x19
  411730:	mov	x2, x22
  411734:	bl	411d1c <error@@Base+0xfe80>
  411738:	mov	w8, w0
  41173c:	ldp	x20, x19, [sp, #64]
  411740:	ldp	x22, x21, [sp, #48]
  411744:	ldp	x24, x23, [sp, #32]
  411748:	ldp	x29, x30, [sp, #16]
  41174c:	mov	w0, w8
  411750:	add	sp, sp, #0x50
  411754:	ret
  411758:	stur	w0, [x29, #-4]
  41175c:	mov	w8, #0xc                   	// #12
  411760:	b	41173c <error@@Base+0xf8a0>
  411764:	sub	sp, sp, #0x70
  411768:	stp	x29, x30, [sp, #16]
  41176c:	stp	x28, x27, [sp, #32]
  411770:	stp	x26, x25, [sp, #48]
  411774:	stp	x24, x23, [sp, #64]
  411778:	stp	x22, x21, [sp, #80]
  41177c:	stp	x20, x19, [sp, #96]
  411780:	ldr	x8, [x3, #8]
  411784:	add	x29, sp, #0x10
  411788:	str	x2, [sp, #8]
  41178c:	cmp	x8, #0x1
  411790:	b.lt	411a1c <error@@Base+0xfb80>  // b.tstop
  411794:	mov	x19, x5
  411798:	mov	x20, x4
  41179c:	mov	x21, x3
  4117a0:	mov	x23, x1
  4117a4:	mov	x24, x0
  4117a8:	mov	x28, xzr
  4117ac:	mov	w25, #0x28                  	// #40
  4117b0:	ldr	x8, [x21, #16]
  4117b4:	ldr	x8, [x8, x28, lsl #3]
  4117b8:	madd	x9, x8, x25, x20
  4117bc:	ldr	x9, [x9, #16]
  4117c0:	cmp	x9, x19
  4117c4:	b.ge	4117d8 <error@@Base+0xf93c>  // b.tcont
  4117c8:	madd	x9, x8, x25, x20
  4117cc:	ldr	x9, [x9, #8]
  4117d0:	cmp	x9, x19
  4117d4:	b.ge	4117fc <error@@Base+0xf960>  // b.tcont
  4117d8:	mov	w8, #0x4                   	// #4
  4117dc:	orr	w8, w8, #0x4
  4117e0:	cmp	w8, #0x4
  4117e4:	b.ne	411a24 <error@@Base+0xfb88>  // b.any
  4117e8:	ldr	x8, [x21, #8]
  4117ec:	add	x28, x28, #0x1
  4117f0:	cmp	x28, x8
  4117f4:	b.lt	4117b0 <error@@Base+0xf914>  // b.tstop
  4117f8:	b	411a1c <error@@Base+0xfb80>
  4117fc:	madd	x9, x8, x25, x20
  411800:	ldr	x10, [x9]
  411804:	ldr	x8, [x24]
  411808:	ldr	x9, [x9, #24]
  41180c:	lsl	x10, x10, #4
  411810:	ldr	x27, [x8, x10]
  411814:	cmp	x9, x19
  411818:	b.ne	411898 <error@@Base+0xf9fc>  // b.any
  41181c:	ldr	x9, [x23, #8]
  411820:	cmp	x9, #0x1
  411824:	b.lt	411938 <error@@Base+0xfa9c>  // b.tstop
  411828:	ldp	x11, x10, [x23, #8]
  41182c:	mov	x9, xzr
  411830:	mov	x26, #0xffffffffffffffff    	// #-1
  411834:	mov	x1, #0xffffffffffffffff    	// #-1
  411838:	b	411858 <error@@Base+0xf9bc>
  41183c:	lsl	x13, x12, #4
  411840:	ldr	x13, [x8, x13]
  411844:	cmp	x27, x13
  411848:	csel	x26, x12, x26, eq  // eq = none
  41184c:	add	x9, x9, #0x1
  411850:	cmp	x9, x11
  411854:	b.ge	411940 <error@@Base+0xfaa4>  // b.tcont
  411858:	ldr	x12, [x10, x9, lsl #3]
  41185c:	add	x13, x8, x12, lsl #4
  411860:	ldrb	w13, [x13, #8]
  411864:	cmp	w13, #0x9
  411868:	b.eq	41183c <error@@Base+0xf9a0>  // b.none
  41186c:	cmp	w13, #0x8
  411870:	b.ne	41184c <error@@Base+0xf9b0>  // b.any
  411874:	lsl	x14, x12, #4
  411878:	ldr	x14, [x8, x14]
  41187c:	cmp	x27, x14
  411880:	b.ne	41188c <error@@Base+0xf9f0>  // b.any
  411884:	mov	x1, x12
  411888:	b	41184c <error@@Base+0xf9b0>
  41188c:	cmp	w13, #0x9
  411890:	b.ne	41184c <error@@Base+0xf9b0>  // b.any
  411894:	b	41183c <error@@Base+0xf9a0>
  411898:	ldr	x8, [x23, #8]
  41189c:	cmp	x8, #0x1
  4118a0:	b.lt	411a00 <error@@Base+0xfb64>  // b.tstop
  4118a4:	mov	x22, xzr
  4118a8:	b	4118e0 <error@@Base+0xfa44>
  4118ac:	ldr	x3, [sp, #8]
  4118b0:	mov	x0, x24
  4118b4:	mov	x2, x23
  4118b8:	bl	411edc <error@@Base+0x10040>
  4118bc:	cbnz	w0, 411924 <error@@Base+0xfa88>
  4118c0:	mov	w8, wzr
  4118c4:	cmp	w8, #0xd
  4118c8:	b.eq	4118d0 <error@@Base+0xfa34>  // b.none
  4118cc:	cbnz	w8, 4117dc <error@@Base+0xf940>
  4118d0:	ldr	x8, [x23, #8]
  4118d4:	add	x22, x22, #0x1
  4118d8:	cmp	x22, x8
  4118dc:	b.ge	411a00 <error@@Base+0xfb64>  // b.tcont
  4118e0:	ldr	x8, [x23, #16]
  4118e4:	ldr	x1, [x8, x22, lsl #3]
  4118e8:	ldr	x8, [x24]
  4118ec:	add	x9, x8, x1, lsl #4
  4118f0:	ldr	w9, [x9, #8]
  4118f4:	and	w9, w9, #0xfe
  4118f8:	orr	w9, w9, #0x1
  4118fc:	cmp	w9, #0x9
  411900:	b.ne	4118c0 <error@@Base+0xfa24>  // b.any
  411904:	lsl	x9, x1, #4
  411908:	ldr	x8, [x8, x9]
  41190c:	cmp	x27, x8
  411910:	b.eq	4118ac <error@@Base+0xfa10>  // b.none
  411914:	mov	w8, #0xd                   	// #13
  411918:	cmp	w8, #0xd
  41191c:	b.ne	4118cc <error@@Base+0xfa30>  // b.any
  411920:	b	4118d0 <error@@Base+0xfa34>
  411924:	mov	w8, #0x1                   	// #1
  411928:	str	w0, [sp, #4]
  41192c:	cmp	w8, #0xd
  411930:	b.ne	4118cc <error@@Base+0xfa30>  // b.any
  411934:	b	4118d0 <error@@Base+0xfa34>
  411938:	mov	x1, #0xffffffffffffffff    	// #-1
  41193c:	mov	x26, #0xffffffffffffffff    	// #-1
  411940:	tbnz	x1, #63, 411958 <error@@Base+0xfabc>
  411944:	ldr	x3, [sp, #8]
  411948:	mov	x0, x24
  41194c:	mov	x2, x23
  411950:	bl	411edc <error@@Base+0x10040>
  411954:	cbnz	w0, 411a08 <error@@Base+0xfb6c>
  411958:	tbnz	x26, #63, 4119f4 <error@@Base+0xfb58>
  41195c:	ldr	x8, [x23, #8]
  411960:	cmp	x8, #0x1
  411964:	b.lt	4119f4 <error@@Base+0xfb58>  // b.tstop
  411968:	mov	x22, xzr
  41196c:	b	411988 <error@@Base+0xfaec>
  411970:	mov	w8, wzr
  411974:	cbnz	w8, 4119f8 <error@@Base+0xfb5c>
  411978:	ldr	x8, [x23, #8]
  41197c:	add	x22, x22, #0x1
  411980:	cmp	x22, x8
  411984:	b.ge	4119f4 <error@@Base+0xfb58>  // b.tcont
  411988:	ldr	x8, [x23, #16]
  41198c:	mov	w25, #0x18                  	// #24
  411990:	mov	x1, x26
  411994:	ldr	x27, [x8, x22, lsl #3]
  411998:	ldr	x8, [x24, #56]
  41199c:	madd	x0, x27, x25, x8
  4119a0:	bl	40ca84 <error@@Base+0xabe8>
  4119a4:	cbnz	x0, 411970 <error@@Base+0xfad4>
  4119a8:	ldr	x8, [x24, #48]
  4119ac:	mov	x1, x26
  4119b0:	madd	x0, x27, x25, x8
  4119b4:	bl	40ca84 <error@@Base+0xabe8>
  4119b8:	cbnz	x0, 411970 <error@@Base+0xfad4>
  4119bc:	ldr	x3, [sp, #8]
  4119c0:	mov	x0, x24
  4119c4:	mov	x1, x27
  4119c8:	mov	x2, x23
  4119cc:	bl	411edc <error@@Base+0x10040>
  4119d0:	ldr	w10, [sp, #4]
  4119d4:	cmp	w0, #0x0
  4119d8:	cset	w9, eq  // eq = none
  4119dc:	cset	w8, ne  // ne = any
  4119e0:	csel	w10, w10, w0, eq  // eq = none
  4119e4:	sub	x22, x22, x9
  4119e8:	str	w10, [sp, #4]
  4119ec:	cbz	w8, 411978 <error@@Base+0xfadc>
  4119f0:	b	4119f8 <error@@Base+0xfb5c>
  4119f4:	mov	w8, wzr
  4119f8:	mov	w25, #0x28                  	// #40
  4119fc:	cbnz	w8, 4117dc <error@@Base+0xf940>
  411a00:	mov	w8, wzr
  411a04:	b	4117dc <error@@Base+0xf940>
  411a08:	mov	w8, #0x1                   	// #1
  411a0c:	str	w0, [sp, #4]
  411a10:	mov	w25, #0x28                  	// #40
  411a14:	cbnz	w8, 4117dc <error@@Base+0xf940>
  411a18:	b	411a00 <error@@Base+0xfb64>
  411a1c:	mov	w0, wzr
  411a20:	b	411a28 <error@@Base+0xfb8c>
  411a24:	ldr	w0, [sp, #4]
  411a28:	ldp	x20, x19, [sp, #96]
  411a2c:	ldp	x22, x21, [sp, #80]
  411a30:	ldp	x24, x23, [sp, #64]
  411a34:	ldp	x26, x25, [sp, #48]
  411a38:	ldp	x28, x27, [sp, #32]
  411a3c:	ldp	x29, x30, [sp, #16]
  411a40:	add	sp, sp, #0x70
  411a44:	ret
  411a48:	sub	sp, sp, #0xe0
  411a4c:	stp	x29, x30, [sp, #128]
  411a50:	stp	x28, x27, [sp, #144]
  411a54:	stp	x26, x25, [sp, #160]
  411a58:	stp	x24, x23, [sp, #176]
  411a5c:	stp	x22, x21, [sp, #192]
  411a60:	stp	x20, x19, [sp, #208]
  411a64:	ldr	x22, [x0, #152]
  411a68:	mov	x23, x1
  411a6c:	mov	x1, x2
  411a70:	add	x29, sp, #0x80
  411a74:	mov	x19, x3
  411a78:	mov	x20, x2
  411a7c:	str	x0, [sp, #56]
  411a80:	bl	40f134 <error@@Base+0xd298>
  411a84:	cmn	x0, #0x1
  411a88:	str	x0, [sp, #32]
  411a8c:	b.eq	411cec <error@@Base+0xfe50>  // b.none
  411a90:	str	xzr, [sp, #64]
  411a94:	ldr	x8, [x19, #8]
  411a98:	cmp	x8, #0x1
  411a9c:	b.lt	411cd0 <error@@Base+0xfe34>  // b.tstop
  411aa0:	add	x9, x20, #0x1
  411aa4:	str	x9, [sp]
  411aa8:	ldr	x9, [sp, #32]
  411aac:	add	x8, x23, #0x20
  411ab0:	str	x8, [sp, #48]
  411ab4:	add	x8, sp, #0x40
  411ab8:	add	x9, x9, x9, lsl #2
  411abc:	add	x8, x8, #0x20
  411ac0:	mov	x28, xzr
  411ac4:	str	x8, [sp, #40]
  411ac8:	lsl	x8, x9, #3
  411acc:	stp	x8, x19, [sp, #16]
  411ad0:	b	411ae4 <error@@Base+0xfc48>
  411ad4:	ldr	x8, [x19, #8]
  411ad8:	add	x28, x28, #0x1
  411adc:	cmp	x28, x8
  411ae0:	b.ge	411cd0 <error@@Base+0xfe34>  // b.tcont
  411ae4:	ldr	x8, [x19, #16]
  411ae8:	ldr	x9, [x23, #16]
  411aec:	ldr	x26, [x8, x28, lsl #3]
  411af0:	ldr	x8, [x22]
  411af4:	cmp	x26, x9
  411af8:	add	x8, x8, x26, lsl #4
  411afc:	ldrb	w8, [x8, #8]
  411b00:	b.ne	411b20 <error@@Base+0xfc84>  // b.any
  411b04:	cmp	w8, #0x4
  411b08:	mov	w8, #0x4                   	// #4
  411b0c:	b.ne	411cb4 <error@@Base+0xfe18>  // b.any
  411b10:	ldr	x9, [x23, #24]
  411b14:	cmp	x9, x20
  411b18:	b.ne	411b28 <error@@Base+0xfc8c>  // b.any
  411b1c:	b	411cb4 <error@@Base+0xfe18>
  411b20:	cmp	w8, #0x4
  411b24:	b.ne	411cc4 <error@@Base+0xfe28>  // b.any
  411b28:	ldr	x8, [sp, #56]
  411b2c:	ldr	x24, [sp, #32]
  411b30:	ldr	x19, [sp, #16]
  411b34:	mov	w9, #0x28                  	// #40
  411b38:	ldr	x8, [x8, #216]
  411b3c:	madd	x21, x24, x9, x8
  411b40:	b	411b58 <error@@Base+0xfcbc>
  411b44:	ldrb	w8, [x21, #32]
  411b48:	add	x24, x24, #0x1
  411b4c:	add	x21, x21, #0x28
  411b50:	add	x19, x19, #0x28
  411b54:	cbz	w8, 411cb0 <error@@Base+0xfe14>
  411b58:	ldr	x8, [x21]
  411b5c:	cmp	x8, x26
  411b60:	b.ne	411bd8 <error@@Base+0xfd3c>  // b.any
  411b64:	ldp	x9, x8, [x21, #16]
  411b68:	subs	x8, x8, x9
  411b6c:	add	x25, x8, x20
  411b70:	b.eq	411b80 <error@@Base+0xfce4>  // b.none
  411b74:	ldr	x8, [x22, #24]
  411b78:	add	x8, x8, x26, lsl #3
  411b7c:	b	411b90 <error@@Base+0xfcf4>
  411b80:	ldr	x8, [x22, #40]
  411b84:	mov	w9, #0x18                  	// #24
  411b88:	madd	x8, x26, x9, x8
  411b8c:	ldr	x8, [x8, #16]
  411b90:	ldr	x9, [x23, #24]
  411b94:	cmp	x25, x9
  411b98:	b.gt	411bd8 <error@@Base+0xfd3c>
  411b9c:	ldr	x9, [x23]
  411ba0:	ldr	x9, [x9, x25, lsl #3]
  411ba4:	cbz	x9, 411bd8 <error@@Base+0xfd3c>
  411ba8:	ldr	x27, [x8]
  411bac:	add	x0, x9, #0x8
  411bb0:	mov	x1, x27
  411bb4:	bl	40ca84 <error@@Base+0xabe8>
  411bb8:	cbz	x0, 411bd8 <error@@Base+0xfd3c>
  411bbc:	ldp	x1, x0, [sp, #48]
  411bc0:	mov	x2, x26
  411bc4:	mov	x3, x20
  411bc8:	mov	x4, x27
  411bcc:	mov	x5, x25
  411bd0:	bl	4120e0 <error@@Base+0x10244>
  411bd4:	tbz	w0, #0, 411bec <error@@Base+0xfd50>
  411bd8:	mov	w8, #0x6                   	// #6
  411bdc:	cmp	w8, #0x6
  411be0:	b.eq	411b44 <error@@Base+0xfca8>  // b.none
  411be4:	cbz	w8, 411b44 <error@@Base+0xfca8>
  411be8:	b	411cb0 <error@@Base+0xfe14>
  411bec:	ldr	x8, [sp, #64]
  411bf0:	cbnz	x8, 411c18 <error@@Base+0xfd7c>
  411bf4:	ldr	x8, [x23, #48]
  411bf8:	ldp	q1, q0, [x23, #16]
  411bfc:	ldr	q2, [x23]
  411c00:	ldp	x0, x1, [sp, #40]
  411c04:	str	x8, [sp, #112]
  411c08:	stp	q1, q0, [sp, #80]
  411c0c:	str	q2, [sp, #64]
  411c10:	bl	40ca08 <error@@Base+0xab6c>
  411c14:	cbnz	w0, 411c94 <error@@Base+0xfdf8>
  411c18:	ldr	x0, [sp, #40]
  411c1c:	mov	x1, x24
  411c20:	stp	x26, x20, [sp, #80]
  411c24:	bl	40c7a8 <error@@Base+0xa90c>
  411c28:	tbz	w0, #0, 411ca0 <error@@Base+0xfe04>
  411c2c:	ldp	x0, x25, [sp, #56]
  411c30:	add	x1, sp, #0x40
  411c34:	ldr	x27, [x25, x20, lsl #3]
  411c38:	bl	411228 <error@@Base+0xf38c>
  411c3c:	cbnz	w0, 411c94 <error@@Base+0xfdf8>
  411c40:	ldr	x1, [x23, #8]
  411c44:	cbz	x1, 411c5c <error@@Base+0xfdc0>
  411c48:	ldr	x3, [sp]
  411c4c:	mov	x0, x22
  411c50:	mov	x2, x25
  411c54:	bl	411324 <error@@Base+0xf488>
  411c58:	cbnz	w0, 411c94 <error@@Base+0xfdf8>
  411c5c:	ldr	x21, [sp, #40]
  411c60:	str	w0, [sp, #12]
  411c64:	mov	x1, x24
  411c68:	str	x27, [x25, x20, lsl #3]
  411c6c:	mov	x0, x21
  411c70:	bl	40ca84 <error@@Base+0xabe8>
  411c74:	sub	x1, x0, #0x1
  411c78:	mov	x0, x21
  411c7c:	bl	40ce64 <error@@Base+0xafc8>
  411c80:	ldr	x9, [sp, #56]
  411c84:	mov	w8, wzr
  411c88:	ldr	x9, [x9, #216]
  411c8c:	add	x21, x9, x19
  411c90:	b	411bdc <error@@Base+0xfd40>
  411c94:	str	w0, [sp, #12]
  411c98:	mov	w8, #0x7                   	// #7
  411c9c:	b	411bdc <error@@Base+0xfd40>
  411ca0:	mov	w8, #0xc                   	// #12
  411ca4:	str	w8, [sp, #12]
  411ca8:	mov	w8, #0x7                   	// #7
  411cac:	b	411bdc <error@@Base+0xfd40>
  411cb0:	ldr	x19, [sp, #24]
  411cb4:	cbz	w8, 411ad4 <error@@Base+0xfc38>
  411cb8:	cmp	w8, #0x4
  411cbc:	b.eq	411ad4 <error@@Base+0xfc38>  // b.none
  411cc0:	b	411cf4 <error@@Base+0xfe58>
  411cc4:	mov	w8, #0x4                   	// #4
  411cc8:	cbnz	w8, 411cb8 <error@@Base+0xfe1c>
  411ccc:	b	411ad4 <error@@Base+0xfc38>
  411cd0:	str	wzr, [sp, #12]
  411cd4:	ldr	x8, [sp, #64]
  411cd8:	cbz	x8, 411ce4 <error@@Base+0xfe48>
  411cdc:	ldr	x0, [sp, #112]
  411ce0:	bl	401b80 <free@plt>
  411ce4:	ldr	w0, [sp, #12]
  411ce8:	b	411cfc <error@@Base+0xfe60>
  411cec:	mov	w0, wzr
  411cf0:	b	411cfc <error@@Base+0xfe60>
  411cf4:	cmp	w8, #0x7
  411cf8:	b.eq	411cd4 <error@@Base+0xfe38>  // b.none
  411cfc:	ldp	x20, x19, [sp, #208]
  411d00:	ldp	x22, x21, [sp, #192]
  411d04:	ldp	x24, x23, [sp, #176]
  411d08:	ldp	x26, x25, [sp, #160]
  411d0c:	ldp	x28, x27, [sp, #144]
  411d10:	ldp	x29, x30, [sp, #128]
  411d14:	add	sp, sp, #0xe0
  411d18:	ret
  411d1c:	stp	x29, x30, [sp, #-48]!
  411d20:	stp	x22, x21, [sp, #16]
  411d24:	stp	x20, x19, [sp, #32]
  411d28:	ldr	x8, [x1, #8]
  411d2c:	mov	x29, sp
  411d30:	cbz	x8, 411ec0 <error@@Base+0x10024>
  411d34:	ldr	x10, [x2, #8]
  411d38:	mov	x20, x2
  411d3c:	cbz	x10, 411ec0 <error@@Base+0x10024>
  411d40:	ldp	x9, x11, [x0]
  411d44:	add	x8, x10, x8
  411d48:	mov	x21, x1
  411d4c:	mov	x19, x0
  411d50:	add	x10, x11, x8
  411d54:	cmp	x10, x9
  411d58:	b.le	411d78 <error@@Base+0xfedc>
  411d5c:	ldr	x0, [x19, #16]
  411d60:	add	x22, x9, x8
  411d64:	lsl	x1, x22, #3
  411d68:	bl	401a20 <realloc@plt>
  411d6c:	cbz	x0, 411ed4 <error@@Base+0x10038>
  411d70:	str	x0, [x19, #16]
  411d74:	str	x22, [x19]
  411d78:	ldr	x13, [x19, #8]
  411d7c:	ldp	x8, x9, [x21, #8]
  411d80:	ldp	x14, x10, [x20, #8]
  411d84:	add	x15, x8, x13
  411d88:	sub	x12, x8, #0x1
  411d8c:	sub	x11, x14, #0x1
  411d90:	add	x8, x15, x14
  411d94:	sub	x13, x13, #0x1
  411d98:	ldr	x14, [x9, x12, lsl #3]
  411d9c:	ldr	x15, [x10, x11, lsl #3]
  411da0:	cmp	x14, x15
  411da4:	b.eq	411dbc <error@@Base+0xff20>  // b.none
  411da8:	b.lt	411e18 <error@@Base+0xff7c>  // b.tstop
  411dac:	cmp	x12, #0x0
  411db0:	sub	x12, x12, #0x1
  411db4:	b.gt	411d98 <error@@Base+0xfefc>
  411db8:	b	411e20 <error@@Base+0xff84>
  411dbc:	tbnz	x13, #63, 411de4 <error@@Base+0xff48>
  411dc0:	ldr	x15, [x19, #16]
  411dc4:	mov	x16, x13
  411dc8:	ldr	x13, [x15, x16, lsl #3]
  411dcc:	cmp	x13, x14
  411dd0:	b.le	411dec <error@@Base+0xff50>
  411dd4:	sub	x13, x16, #0x1
  411dd8:	cmp	x16, #0x0
  411ddc:	mov	x16, x13
  411de0:	b.gt	411dc8 <error@@Base+0xff2c>
  411de4:	tbz	x13, #63, 411df4 <error@@Base+0xff58>
  411de8:	b	411e04 <error@@Base+0xff68>
  411dec:	mov	x13, x16
  411df0:	tbnz	x13, #63, 411e04 <error@@Base+0xff68>
  411df4:	ldr	x15, [x19, #16]
  411df8:	ldr	x15, [x15, x13, lsl #3]
  411dfc:	cmp	x15, x14
  411e00:	b.eq	411e10 <error@@Base+0xff74>  // b.none
  411e04:	ldr	x15, [x19, #16]
  411e08:	sub	x8, x8, #0x1
  411e0c:	str	x14, [x15, x8, lsl #3]
  411e10:	subs	x12, x12, #0x1
  411e14:	b.lt	411e20 <error@@Base+0xff84>  // b.tstop
  411e18:	subs	x11, x11, #0x1
  411e1c:	b.ge	411d98 <error@@Base+0xfefc>  // b.tcont
  411e20:	ldr	x13, [x19, #8]
  411e24:	ldr	x14, [x21, #8]
  411e28:	ldr	x15, [x20, #8]
  411e2c:	subs	x11, x13, #0x1
  411e30:	add	x9, x13, x14
  411e34:	add	x9, x9, x15
  411e38:	sub	x10, x9, #0x1
  411e3c:	sub	x12, x10, x8
  411e40:	add	x9, x12, #0x1
  411e44:	add	x16, x9, x13
  411e48:	str	x16, [x19, #8]
  411e4c:	b.lt	411eac <error@@Base+0x10010>  // b.tstop
  411e50:	tbnz	x12, #63, 411eac <error@@Base+0x10010>
  411e54:	ldr	x12, [x19, #16]
  411e58:	add	x13, x13, x15
  411e5c:	add	x13, x13, x14
  411e60:	sub	x13, x13, x8
  411e64:	add	x13, x12, x13, lsl #3
  411e68:	ldr	x15, [x12, x10, lsl #3]
  411e6c:	ldr	x14, [x12, x11, lsl #3]
  411e70:	cmp	x15, x14
  411e74:	b.gt	411e90 <error@@Base+0xfff4>
  411e78:	sub	x15, x11, #0x1
  411e7c:	cmp	x11, #0x0
  411e80:	str	x14, [x13, x11, lsl #3]
  411e84:	mov	x11, x15
  411e88:	b.gt	411e68 <error@@Base+0xffcc>
  411e8c:	b	411eac <error@@Base+0x10010>
  411e90:	mov	x14, xzr
  411e94:	sub	x10, x10, #0x1
  411e98:	sub	x9, x9, #0x1
  411e9c:	str	x15, [x13, x11, lsl #3]
  411ea0:	sub	x13, x13, #0x8
  411ea4:	cbnz	x9, 411e68 <error@@Base+0xffcc>
  411ea8:	b	411eb0 <error@@Base+0x10014>
  411eac:	mov	x14, x9
  411eb0:	ldr	x0, [x19, #16]
  411eb4:	lsl	x2, x14, #3
  411eb8:	add	x1, x0, x8, lsl #3
  411ebc:	bl	401840 <memcpy@plt>
  411ec0:	mov	w0, wzr
  411ec4:	ldp	x20, x19, [sp, #32]
  411ec8:	ldp	x22, x21, [sp, #16]
  411ecc:	ldp	x29, x30, [sp], #48
  411ed0:	ret
  411ed4:	mov	w0, #0xc                   	// #12
  411ed8:	b	411ec4 <error@@Base+0x10028>
  411edc:	sub	sp, sp, #0x90
  411ee0:	stp	x29, x30, [sp, #48]
  411ee4:	stp	x28, x27, [sp, #64]
  411ee8:	stp	x26, x25, [sp, #80]
  411eec:	stp	x24, x23, [sp, #96]
  411ef0:	stp	x22, x21, [sp, #112]
  411ef4:	stp	x20, x19, [sp, #128]
  411ef8:	ldr	x9, [x0, #56]
  411efc:	mov	w8, #0x18                  	// #24
  411f00:	stp	xzr, xzr, [sp, #24]
  411f04:	str	xzr, [sp, #40]
  411f08:	madd	x23, x1, x8, x9
  411f0c:	stp	x3, x9, [sp, #8]
  411f10:	mov	x27, x23
  411f14:	ldr	x8, [x27, #8]!
  411f18:	mov	x20, x1
  411f1c:	mov	x19, x2
  411f20:	add	x29, sp, #0x30
  411f24:	cmp	x8, #0x1
  411f28:	b.lt	412044 <error@@Base+0x101a8>  // b.tstop
  411f2c:	ldr	x8, [sp, #16]
  411f30:	mov	w9, #0x18                  	// #24
  411f34:	mov	x22, x0
  411f38:	mov	x21, xzr
  411f3c:	madd	x8, x20, x9, x8
  411f40:	add	x24, x8, #0x10
  411f44:	ldr	x8, [x24]
  411f48:	ldr	x28, [x8, x21, lsl #3]
  411f4c:	cmp	x28, x20
  411f50:	b.ne	411f5c <error@@Base+0x100c0>  // b.any
  411f54:	mov	w8, #0x4                   	// #4
  411f58:	b	412008 <error@@Base+0x1016c>
  411f5c:	ldr	x8, [x22]
  411f60:	add	x8, x8, x28, lsl #4
  411f64:	ldrb	w8, [x8, #8]
  411f68:	tbz	w8, #3, 412004 <error@@Base+0x10168>
  411f6c:	ldr	x8, [x22, #40]
  411f70:	mov	w9, #0x18                  	// #24
  411f74:	madd	x9, x28, x9, x8
  411f78:	ldp	x9, x8, [x9, #8]
  411f7c:	ldr	x26, [x8]
  411f80:	cmp	x9, #0x2
  411f84:	b.lt	411f90 <error@@Base+0x100f4>  // b.tstop
  411f88:	ldr	x25, [x8, #8]
  411f8c:	b	411f94 <error@@Base+0x100f8>
  411f90:	mov	x25, #0xffffffffffffffff    	// #-1
  411f94:	mov	x0, x23
  411f98:	mov	x1, x26
  411f9c:	bl	40ca84 <error@@Base+0xabe8>
  411fa0:	cbz	x0, 411fd0 <error@@Base+0x10134>
  411fa4:	cmp	x25, #0x1
  411fa8:	b.lt	411ffc <error@@Base+0x10160>  // b.tstop
  411fac:	mov	x0, x23
  411fb0:	mov	x1, x25
  411fb4:	bl	40ca84 <error@@Base+0xabe8>
  411fb8:	cbnz	x0, 411ffc <error@@Base+0x10160>
  411fbc:	mov	x0, x19
  411fc0:	mov	x1, x25
  411fc4:	bl	40ca84 <error@@Base+0xabe8>
  411fc8:	cbnz	x0, 411fe0 <error@@Base+0x10144>
  411fcc:	b	411ffc <error@@Base+0x10160>
  411fd0:	mov	x0, x19
  411fd4:	mov	x1, x26
  411fd8:	bl	40ca84 <error@@Base+0xabe8>
  411fdc:	cbz	x0, 411fa4 <error@@Base+0x10108>
  411fe0:	ldr	x8, [x22, #56]
  411fe4:	ldr	x1, [sp, #8]
  411fe8:	mov	w9, #0x18                  	// #24
  411fec:	add	x0, sp, #0x18
  411ff0:	madd	x2, x28, x9, x8
  411ff4:	bl	411d1c <error@@Base+0xfe80>
  411ff8:	cbnz	w0, 412028 <error@@Base+0x1018c>
  411ffc:	mov	w8, wzr
  412000:	cbnz	w8, 412008 <error@@Base+0x1016c>
  412004:	mov	w8, wzr
  412008:	orr	w8, w8, #0x4
  41200c:	cmp	w8, #0x4
  412010:	b.ne	4120bc <error@@Base+0x10220>  // b.any
  412014:	ldr	x8, [x27]
  412018:	add	x21, x21, #0x1
  41201c:	cmp	x21, x8
  412020:	b.lt	411f44 <error@@Base+0x100a8>  // b.tstop
  412024:	b	412044 <error@@Base+0x101a8>
  412028:	mov	w25, w0
  41202c:	ldr	x0, [sp, #40]
  412030:	bl	401b80 <free@plt>
  412034:	mov	w8, #0x1                   	// #1
  412038:	str	w25, [sp, #4]
  41203c:	cbnz	w8, 412008 <error@@Base+0x1016c>
  412040:	b	412004 <error@@Base+0x10168>
  412044:	ldr	x8, [x27]
  412048:	cmp	x8, #0x1
  41204c:	b.lt	4120ac <error@@Base+0x10210>  // b.tstop
  412050:	ldr	x9, [sp, #16]
  412054:	mov	w8, #0x18                  	// #24
  412058:	mov	x21, xzr
  41205c:	madd	x8, x20, x8, x9
  412060:	add	x22, x8, #0x10
  412064:	b	412078 <error@@Base+0x101dc>
  412068:	ldr	x8, [x27]
  41206c:	add	x21, x21, #0x1
  412070:	cmp	x21, x8
  412074:	b.ge	4120ac <error@@Base+0x10210>  // b.tcont
  412078:	ldr	x8, [x22]
  41207c:	add	x0, sp, #0x18
  412080:	ldr	x20, [x8, x21, lsl #3]
  412084:	mov	x1, x20
  412088:	bl	40ca84 <error@@Base+0xabe8>
  41208c:	cbnz	x0, 412068 <error@@Base+0x101cc>
  412090:	mov	x0, x19
  412094:	mov	x1, x20
  412098:	bl	40ca84 <error@@Base+0xabe8>
  41209c:	sub	x1, x0, #0x1
  4120a0:	mov	x0, x19
  4120a4:	bl	40ce64 <error@@Base+0xafc8>
  4120a8:	b	412068 <error@@Base+0x101cc>
  4120ac:	ldr	x0, [sp, #40]
  4120b0:	bl	401b80 <free@plt>
  4120b4:	mov	w0, wzr
  4120b8:	b	4120c0 <error@@Base+0x10224>
  4120bc:	ldr	w0, [sp, #4]
  4120c0:	ldp	x20, x19, [sp, #128]
  4120c4:	ldp	x22, x21, [sp, #112]
  4120c8:	ldp	x24, x23, [sp, #96]
  4120cc:	ldp	x26, x25, [sp, #80]
  4120d0:	ldp	x28, x27, [sp, #64]
  4120d4:	ldp	x29, x30, [sp, #48]
  4120d8:	add	sp, sp, #0x90
  4120dc:	ret
  4120e0:	sub	sp, sp, #0x70
  4120e4:	stp	x24, x23, [sp, #64]
  4120e8:	mov	x23, x1
  4120ec:	mov	x1, x3
  4120f0:	stp	x29, x30, [sp, #16]
  4120f4:	stp	x28, x27, [sp, #32]
  4120f8:	stp	x26, x25, [sp, #48]
  4120fc:	stp	x22, x21, [sp, #80]
  412100:	stp	x20, x19, [sp, #96]
  412104:	add	x29, sp, #0x10
  412108:	mov	x19, x5
  41210c:	stp	x2, x4, [sp]
  412110:	mov	x21, x3
  412114:	mov	x24, x0
  412118:	bl	40f134 <error@@Base+0xd298>
  41211c:	mov	x25, x0
  412120:	mov	x0, x24
  412124:	mov	x1, x19
  412128:	bl	40f134 <error@@Base+0xd298>
  41212c:	ldr	x8, [x23, #8]
  412130:	cmp	x8, #0x1
  412134:	b.lt	4121c0 <error@@Base+0x10324>  // b.tstop
  412138:	ldr	x22, [x24, #152]
  41213c:	mov	x26, x0
  412140:	mov	x20, xzr
  412144:	ldr	x8, [x23, #16]
  412148:	lsl	x28, x20, #3
  41214c:	mov	w9, #0x28                  	// #40
  412150:	ldr	x3, [sp]
  412154:	ldr	x1, [x8, x28]
  412158:	ldr	x8, [x24, #216]
  41215c:	mov	x0, x24
  412160:	mov	x4, x21
  412164:	mul	x9, x1, x9
  412168:	ldr	x8, [x8, x9]
  41216c:	ldr	x9, [x22]
  412170:	mov	x5, x25
  412174:	lsl	x8, x8, #4
  412178:	ldr	x27, [x9, x8]
  41217c:	mov	x2, x27
  412180:	bl	4121ec <error@@Base+0x10350>
  412184:	ldr	x8, [x23, #16]
  412188:	ldr	x3, [sp, #8]
  41218c:	mov	x2, x27
  412190:	mov	x4, x19
  412194:	ldr	x1, [x8, x28]
  412198:	mov	w28, w0
  41219c:	mov	x0, x24
  4121a0:	mov	x5, x26
  4121a4:	bl	4121ec <error@@Base+0x10350>
  4121a8:	cmp	w0, w28
  4121ac:	b.ne	4121c8 <error@@Base+0x1032c>  // b.any
  4121b0:	ldr	x8, [x23, #8]
  4121b4:	add	x20, x20, #0x1
  4121b8:	cmp	x20, x8
  4121bc:	b.lt	412144 <error@@Base+0x102a8>  // b.tstop
  4121c0:	mov	w0, wzr
  4121c4:	b	4121cc <error@@Base+0x10330>
  4121c8:	mov	w0, #0x1                   	// #1
  4121cc:	ldp	x20, x19, [sp, #96]
  4121d0:	ldp	x22, x21, [sp, #80]
  4121d4:	ldp	x24, x23, [sp, #64]
  4121d8:	ldp	x26, x25, [sp, #48]
  4121dc:	ldp	x28, x27, [sp, #32]
  4121e0:	ldp	x29, x30, [sp, #16]
  4121e4:	add	sp, sp, #0x70
  4121e8:	ret
  4121ec:	stp	x29, x30, [sp, #-16]!
  4121f0:	ldr	x9, [x0, #216]
  4121f4:	mov	w8, #0x28                  	// #40
  4121f8:	mov	x29, sp
  4121fc:	madd	x8, x1, x8, x9
  412200:	ldr	x8, [x8, #16]
  412204:	cmp	x8, x4
  412208:	b.le	412218 <error@@Base+0x1037c>
  41220c:	mov	w0, #0xffffffff            	// #-1
  412210:	ldp	x29, x30, [sp], #16
  412214:	ret
  412218:	mov	w10, #0x28                  	// #40
  41221c:	madd	x9, x1, x10, x9
  412220:	ldr	x9, [x9, #24]
  412224:	cmp	x9, x4
  412228:	b.ge	412238 <error@@Base+0x1039c>  // b.tcont
  41222c:	mov	w0, #0x1                   	// #1
  412230:	ldp	x29, x30, [sp], #16
  412234:	ret
  412238:	cmp	x8, x4
  41223c:	cset	w1, eq  // eq = none
  412240:	cmp	x9, x4
  412244:	cset	w8, eq  // eq = none
  412248:	bfi	w1, w8, #1, #1
  41224c:	cbz	w1, 412260 <error@@Base+0x103c4>
  412250:	mov	x4, x5
  412254:	bl	41226c <error@@Base+0x103d0>
  412258:	ldp	x29, x30, [sp], #16
  41225c:	ret
  412260:	mov	w0, wzr
  412264:	ldp	x29, x30, [sp], #16
  412268:	ret
  41226c:	sub	sp, sp, #0x90
  412270:	stp	x29, x30, [sp, #48]
  412274:	stp	x28, x27, [sp, #64]
  412278:	stp	x26, x25, [sp, #80]
  41227c:	stp	x24, x23, [sp, #96]
  412280:	stp	x22, x21, [sp, #112]
  412284:	stp	x20, x19, [sp, #128]
  412288:	ldr	x25, [x0, #152]
  41228c:	add	x29, sp, #0x30
  412290:	mov	w9, #0x18                  	// #24
  412294:	stur	x0, [x29, #-8]
  412298:	ldr	x8, [x25, #48]
  41229c:	madd	x26, x3, x9, x8
  4122a0:	ldr	x9, [x26, #8]!
  4122a4:	cmp	x9, #0x1
  4122a8:	ubfx	w9, w1, #1, #1
  4122ac:	str	w9, [sp, #24]
  4122b0:	b.lt	4124b0 <error@@Base+0x10614>  // b.tstop
  4122b4:	mov	w11, #0x18                  	// #24
  4122b8:	madd	x8, x3, x11, x8
  4122bc:	add	x12, x8, #0x10
  4122c0:	ldr	w8, [sp, #24]
  4122c4:	and	w10, w1, #0x2
  4122c8:	cmp	x2, #0x3f
  4122cc:	str	w10, [sp, #20]
  4122d0:	sbfx	w10, w1, #0, #1
  4122d4:	mov	w9, #0x1                   	// #1
  4122d8:	stur	w10, [x29, #-20]
  4122dc:	cset	w10, gt
  4122e0:	lsl	x9, x9, x2
  4122e4:	orr	w8, w8, w10
  4122e8:	str	w8, [sp, #16]
  4122ec:	mvn	w8, w9
  4122f0:	mov	x20, x3
  4122f4:	mov	x21, x2
  4122f8:	mov	w22, w1
  4122fc:	mov	x28, xzr
  412300:	stur	x9, [x29, #-16]
  412304:	str	w8, [sp, #12]
  412308:	str	x12, [sp]
  41230c:	b	412328 <error@@Base+0x1048c>
  412310:	mov	w8, wzr
  412314:	cbnz	wzr, 4124b4 <error@@Base+0x10618>
  412318:	ldr	x8, [x26]
  41231c:	add	x28, x28, #0x1
  412320:	cmp	x28, x8
  412324:	b.ge	4124b0 <error@@Base+0x10614>  // b.tcont
  412328:	ldr	x8, [x12]
  41232c:	ldr	x23, [x8, x28, lsl #3]
  412330:	ldr	x8, [x25]
  412334:	add	x8, x8, x23, lsl #4
  412338:	ldrb	w9, [x8, #8]
  41233c:	cmp	w9, #0x9
  412340:	b.eq	412464 <error@@Base+0x105c8>  // b.none
  412344:	cmp	w9, #0x8
  412348:	b.eq	412480 <error@@Base+0x105e4>  // b.none
  41234c:	cmp	w9, #0x4
  412350:	b.ne	412310 <error@@Base+0x10474>  // b.any
  412354:	cmn	x4, #0x1
  412358:	b.eq	412310 <error@@Base+0x10474>  // b.none
  41235c:	ldur	x8, [x29, #-8]
  412360:	mov	w9, #0x28                  	// #40
  412364:	ldr	x8, [x8, #216]
  412368:	madd	x8, x4, x9, x8
  41236c:	add	x19, x8, #0x22
  412370:	b	412380 <error@@Base+0x104e4>
  412374:	ldurb	w8, [x19, #-2]
  412378:	add	x19, x19, #0x28
  41237c:	cbz	w8, 4124a0 <error@@Base+0x10604>
  412380:	ldur	x8, [x19, #-34]
  412384:	cmp	x8, x23
  412388:	b.ne	4123c8 <error@@Base+0x1052c>  // b.any
  41238c:	cmp	x21, #0x3f
  412390:	b.gt	4123a4 <error@@Base+0x10508>
  412394:	ldrh	w8, [x19]
  412398:	ldur	x9, [x29, #-16]
  41239c:	tst	x9, x8
  4123a0:	b.eq	4123c8 <error@@Base+0x1052c>  // b.none
  4123a4:	ldr	x8, [x25, #40]
  4123a8:	madd	x8, x23, x11, x8
  4123ac:	ldr	x8, [x8, #16]
  4123b0:	ldr	x3, [x8]
  4123b4:	cmp	x3, x20
  4123b8:	b.ne	4123dc <error@@Base+0x10540>  // b.any
  4123bc:	ldur	w24, [x29, #-20]
  4123c0:	mov	w8, #0x1                   	// #1
  4123c4:	b	4123cc <error@@Base+0x10530>
  4123c8:	mov	w8, #0x7                   	// #7
  4123cc:	cmp	w8, #0x7
  4123d0:	b.eq	412374 <error@@Base+0x104d8>  // b.none
  4123d4:	cbz	w8, 412374 <error@@Base+0x104d8>
  4123d8:	b	4124a0 <error@@Base+0x10604>
  4123dc:	ldur	x0, [x29, #-8]
  4123e0:	mov	w1, w22
  4123e4:	mov	x2, x21
  4123e8:	mov	x27, x4
  4123ec:	bl	41226c <error@@Base+0x103d0>
  4123f0:	cmn	w0, #0x1
  4123f4:	b.eq	412420 <error@@Base+0x10584>  // b.none
  4123f8:	cbnz	w0, 412434 <error@@Base+0x10598>
  4123fc:	ldp	w9, w8, [sp, #16]
  412400:	mov	x4, x27
  412404:	mov	w11, #0x18                  	// #24
  412408:	cmp	w8, #0x0
  41240c:	csel	w8, wzr, w24, ne  // ne = any
  412410:	tbz	w9, #0, 412444 <error@@Base+0x105a8>
  412414:	mov	w24, w8
  412418:	ldr	w8, [sp, #24]
  41241c:	b	4123cc <error@@Base+0x10530>
  412420:	mov	w8, #0x1                   	// #1
  412424:	mov	w24, w0
  412428:	mov	x4, x27
  41242c:	mov	w11, #0x18                  	// #24
  412430:	b	4123cc <error@@Base+0x10530>
  412434:	cmp	x21, #0x3f
  412438:	mov	x4, x27
  41243c:	mov	w11, #0x18                  	// #24
  412440:	b.gt	41245c <error@@Base+0x105c0>
  412444:	ldrh	w9, [x19]
  412448:	ldr	w10, [sp, #12]
  41244c:	mov	w8, wzr
  412450:	and	w9, w9, w10
  412454:	strh	w9, [x19]
  412458:	b	4123cc <error@@Base+0x10530>
  41245c:	mov	w8, wzr
  412460:	b	4123cc <error@@Base+0x10530>
  412464:	tbz	w22, #1, 412310 <error@@Base+0x10474>
  412468:	ldr	x8, [x8]
  41246c:	cmp	x8, x21
  412470:	b.ne	412310 <error@@Base+0x10474>  // b.any
  412474:	mov	w24, wzr
  412478:	mov	w8, #0x1                   	// #1
  41247c:	b	4124a8 <error@@Base+0x1060c>
  412480:	tbz	w22, #0, 412310 <error@@Base+0x10474>
  412484:	ldr	x8, [x8]
  412488:	cmp	x8, x21
  41248c:	b.ne	412310 <error@@Base+0x10474>  // b.any
  412490:	mov	w8, #0x1                   	// #1
  412494:	mov	w24, #0xffffffff            	// #-1
  412498:	cbz	w8, 412318 <error@@Base+0x1047c>
  41249c:	b	4124b4 <error@@Base+0x10618>
  4124a0:	ldr	x12, [sp]
  4124a4:	cbz	w8, 412310 <error@@Base+0x10474>
  4124a8:	cbz	w8, 412318 <error@@Base+0x1047c>
  4124ac:	b	4124b4 <error@@Base+0x10618>
  4124b0:	ldr	w24, [sp, #24]
  4124b4:	mov	w0, w24
  4124b8:	ldp	x20, x19, [sp, #128]
  4124bc:	ldp	x22, x21, [sp, #112]
  4124c0:	ldp	x24, x23, [sp, #96]
  4124c4:	ldp	x26, x25, [sp, #80]
  4124c8:	ldp	x28, x27, [sp, #64]
  4124cc:	ldp	x29, x30, [sp, #48]
  4124d0:	add	sp, sp, #0x90
  4124d4:	ret
  4124d8:	stp	x29, x30, [sp, #-64]!
  4124dc:	stp	x24, x23, [sp, #16]
  4124e0:	stp	x22, x21, [sp, #32]
  4124e4:	stp	x20, x19, [sp, #48]
  4124e8:	ldr	x21, [x0, #152]
  4124ec:	mov	x20, x2
  4124f0:	mov	x2, x0
  4124f4:	mov	x23, x1
  4124f8:	mov	x0, x21
  4124fc:	mov	x1, x20
  412500:	mov	x29, sp
  412504:	mov	x22, x4
  412508:	mov	x24, x3
  41250c:	bl	410110 <error@@Base+0xe274>
  412510:	mov	w19, w0
  412514:	cmp	w0, #0x1
  412518:	b.lt	41254c <error@@Base+0x106b0>  // b.tstop
  41251c:	add	x8, x24, w19, sxtw
  412520:	cmp	x8, x22
  412524:	b.gt	41254c <error@@Base+0x106b0>
  412528:	ldr	x9, [x23]
  41252c:	ldr	x8, [x9, x8, lsl #3]
  412530:	cbz	x8, 412548 <error@@Base+0x106ac>
  412534:	ldr	x9, [x21, #24]
  412538:	add	x0, x8, #0x8
  41253c:	ldr	x1, [x9, x20, lsl #3]
  412540:	bl	40ca84 <error@@Base+0xabe8>
  412544:	cbnz	x0, 41254c <error@@Base+0x106b0>
  412548:	mov	w19, wzr
  41254c:	mov	w0, w19
  412550:	ldp	x20, x19, [sp, #48]
  412554:	ldp	x22, x21, [sp, #32]
  412558:	ldp	x24, x23, [sp, #16]
  41255c:	ldp	x29, x30, [sp], #64
  412560:	ret
  412564:	cbz	x0, 4125d8 <error@@Base+0x1073c>
  412568:	stp	x29, x30, [sp, #-48]!
  41256c:	stp	x20, x19, [sp, #32]
  412570:	ldr	x8, [x0]
  412574:	mov	x19, x0
  412578:	ldr	x0, [x0, #16]
  41257c:	str	x21, [sp, #16]
  412580:	cmp	x8, #0x1
  412584:	mov	x29, sp
  412588:	b.lt	4125c8 <error@@Base+0x1072c>  // b.tstop
  41258c:	mov	x20, xzr
  412590:	mov	x21, xzr
  412594:	add	x8, x0, x20
  412598:	ldr	x0, [x8, #40]
  41259c:	bl	401b80 <free@plt>
  4125a0:	ldr	x8, [x19, #16]
  4125a4:	add	x8, x8, x20
  4125a8:	ldr	x0, [x8, #16]
  4125ac:	bl	401b80 <free@plt>
  4125b0:	ldr	x8, [x19]
  4125b4:	ldr	x0, [x19, #16]
  4125b8:	add	x21, x21, #0x1
  4125bc:	add	x20, x20, #0x30
  4125c0:	cmp	x21, x8
  4125c4:	b.lt	412594 <error@@Base+0x106f8>  // b.tstop
  4125c8:	bl	401b80 <free@plt>
  4125cc:	ldp	x20, x19, [sp, #32]
  4125d0:	ldr	x21, [sp, #16]
  4125d4:	ldp	x29, x30, [sp], #48
  4125d8:	ret
  4125dc:	stp	x29, x30, [sp, #-16]!
  4125e0:	ldr	x8, [x0]
  4125e4:	mov	x29, sp
  4125e8:	add	x8, x8, x3, lsl #4
  4125ec:	ldr	w9, [x8, #8]
  4125f0:	and	w10, w9, #0xff
  4125f4:	cmp	w10, #0x9
  4125f8:	b.eq	412628 <error@@Base+0x1078c>  // b.none
  4125fc:	cmp	w10, #0x8
  412600:	b.ne	412690 <error@@Base+0x107f4>  // b.any
  412604:	ldr	x8, [x8]
  412608:	add	x8, x8, #0x1
  41260c:	cmp	x8, x5
  412610:	b.ge	412690 <error@@Base+0x107f4>  // b.tcont
  412614:	add	x8, x1, x8, lsl #4
  412618:	mov	x9, #0xffffffffffffffff    	// #-1
  41261c:	stp	x4, x9, [x8]
  412620:	ldp	x29, x30, [sp], #16
  412624:	ret
  412628:	ldr	x8, [x8]
  41262c:	add	x8, x8, #0x1
  412630:	cmp	x8, x5
  412634:	b.ge	412690 <error@@Base+0x107f4>  // b.tcont
  412638:	lsl	x10, x8, #4
  41263c:	ldr	x11, [x1, x10]
  412640:	cmp	x11, x4
  412644:	b.ge	41265c <error@@Base+0x107c0>  // b.tcont
  412648:	add	x8, x1, x8, lsl #4
  41264c:	str	x4, [x8, #8]
  412650:	lsl	x8, x5, #4
  412654:	mov	x0, x2
  412658:	b	412678 <error@@Base+0x107dc>
  41265c:	tbz	w9, #19, 412688 <error@@Base+0x107ec>
  412660:	ldr	x9, [x2, x10]
  412664:	cmn	x9, #0x1
  412668:	b.eq	412688 <error@@Base+0x107ec>  // b.none
  41266c:	lsl	x8, x5, #4
  412670:	mov	x0, x1
  412674:	mov	x1, x2
  412678:	mov	x2, x8
  41267c:	bl	401840 <memcpy@plt>
  412680:	ldp	x29, x30, [sp], #16
  412684:	ret
  412688:	add	x8, x1, x8, lsl #4
  41268c:	str	x4, [x8, #8]
  412690:	ldp	x29, x30, [sp], #16
  412694:	ret
  412698:	stp	x29, x30, [sp, #-48]!
  41269c:	stp	x20, x19, [sp, #32]
  4126a0:	ldr	x9, [x0]
  4126a4:	str	x21, [sp, #16]
  4126a8:	mov	x29, sp
  4126ac:	sub	x8, x9, #0x1
  4126b0:	cmp	x9, #0x0
  4126b4:	str	x8, [x0]
  4126b8:	b.le	412738 <error@@Base+0x1089c>
  4126bc:	ldr	x9, [x0, #16]
  4126c0:	add	x8, x8, x8, lsl #1
  4126c4:	lsl	x21, x8, #4
  4126c8:	mov	x20, x0
  4126cc:	add	x8, x9, x21
  4126d0:	ldr	x9, [x8]
  4126d4:	lsl	x2, x2, #4
  4126d8:	mov	x0, x3
  4126dc:	mov	x19, x4
  4126e0:	str	x9, [x1]
  4126e4:	ldr	x1, [x8, #16]
  4126e8:	bl	401840 <memcpy@plt>
  4126ec:	ldr	x0, [x19, #16]
  4126f0:	bl	401b80 <free@plt>
  4126f4:	ldr	x8, [x20, #16]
  4126f8:	add	x8, x8, x21
  4126fc:	ldr	x0, [x8, #16]
  412700:	bl	401b80 <free@plt>
  412704:	ldr	x8, [x20, #16]
  412708:	add	x8, x8, x21
  41270c:	ldr	x9, [x8, #40]
  412710:	ldur	q0, [x8, #24]
  412714:	str	x9, [x19, #16]
  412718:	str	q0, [x19]
  41271c:	ldr	x8, [x20, #16]
  412720:	ldp	x20, x19, [sp, #32]
  412724:	add	x8, x8, x21
  412728:	ldr	x0, [x8, #8]
  41272c:	ldr	x21, [sp, #16]
  412730:	ldp	x29, x30, [sp], #48
  412734:	ret
  412738:	adrp	x0, 414000 <error@@Base+0x12164>
  41273c:	adrp	x1, 414000 <error@@Base+0x12164>
  412740:	adrp	x3, 414000 <error@@Base+0x12164>
  412744:	add	x0, x0, #0xb3d
  412748:	add	x1, x1, #0x9f1
  41274c:	add	x3, x3, #0xb46
  412750:	mov	w2, #0x555                 	// #1365
  412754:	bl	401c70 <__assert_fail@plt>
  412758:	sub	sp, sp, #0x70
  41275c:	stp	x29, x30, [sp, #16]
  412760:	stp	x28, x27, [sp, #32]
  412764:	stp	x26, x25, [sp, #48]
  412768:	stp	x24, x23, [sp, #64]
  41276c:	stp	x22, x21, [sp, #80]
  412770:	stp	x20, x19, [sp, #96]
  412774:	ldr	x24, [x0, #152]
  412778:	mov	x28, x6
  41277c:	mov	x19, x5
  412780:	mov	x22, x4
  412784:	ldr	x8, [x24]
  412788:	mov	x27, x3
  41278c:	mov	x25, x2
  412790:	mov	x23, x0
  412794:	add	x9, x8, x4, lsl #4
  412798:	ldr	w9, [x9, #8]
  41279c:	add	x29, sp, #0x10
  4127a0:	tbnz	w9, #3, 412804 <error@@Base+0x10968>
  4127a4:	tbnz	w9, #20, 412924 <error@@Base+0x10a88>
  4127a8:	and	w9, w9, #0xff
  4127ac:	cmp	w9, #0x4
  4127b0:	b.ne	412948 <error@@Base+0x10aac>  // b.any
  4127b4:	lsl	x9, x22, #4
  4127b8:	ldr	x8, [x8, x9]
  4127bc:	add	x9, x25, x8, lsl #4
  4127c0:	ldp	x9, x8, [x9, #16]
  4127c4:	sub	x25, x8, x9
  4127c8:	cbz	x28, 412984 <error@@Base+0x10ae8>
  4127cc:	mov	x26, #0xffffffffffffffff    	// #-1
  4127d0:	cmn	x8, #0x1
  4127d4:	mov	w8, #0x1                   	// #1
  4127d8:	b.eq	4129e0 <error@@Base+0x10b44>  // b.none
  4127dc:	cmn	x9, #0x1
  4127e0:	b.eq	4129e0 <error@@Base+0x10b44>  // b.none
  4127e4:	cbz	x25, 412990 <error@@Base+0x10af4>
  4127e8:	ldr	x10, [x23, #48]
  4127ec:	ldr	x8, [x27]
  4127f0:	sub	x10, x10, x8
  4127f4:	cmp	x10, x25
  4127f8:	b.ge	41295c <error@@Base+0x10ac0>  // b.tcont
  4127fc:	mov	w8, #0x1                   	// #1
  412800:	b	412978 <error@@Base+0x10adc>
  412804:	ldr	x8, [x23, #184]
  412808:	ldr	x9, [x27]
  41280c:	ldr	x20, [x24, #40]
  412810:	mov	x26, x1
  412814:	mov	x0, x19
  412818:	ldr	x21, [x8, x9, lsl #3]
  41281c:	mov	x1, x22
  412820:	bl	40c7a8 <error@@Base+0xa90c>
  412824:	tbz	w0, #0, 412a88 <error@@Base+0x10bec>
  412828:	mov	w8, #0x18                  	// #24
  41282c:	str	x27, [sp]
  412830:	madd	x27, x22, x8, x20
  412834:	ldr	x8, [x27, #8]!
  412838:	cmp	x8, #0x1
  41283c:	b.lt	412940 <error@@Base+0x10aa4>  // b.tstop
  412840:	mov	w8, #0x18                  	// #24
  412844:	madd	x8, x22, x8, x20
  412848:	str	x28, [sp, #8]
  41284c:	mov	x28, xzr
  412850:	add	x23, x21, #0x8
  412854:	add	x20, x8, #0x10
  412858:	mov	x22, #0xffffffffffffffff    	// #-1
  41285c:	b	412870 <error@@Base+0x109d4>
  412860:	ldr	x8, [x27]
  412864:	add	x28, x28, #0x1
  412868:	cmp	x28, x8
  41286c:	b.ge	41291c <error@@Base+0x10a80>  // b.tcont
  412870:	ldr	x8, [x20]
  412874:	mov	x0, x23
  412878:	ldr	x24, [x8, x28, lsl #3]
  41287c:	mov	x1, x24
  412880:	bl	40ca84 <error@@Base+0xabe8>
  412884:	cbz	x0, 4128b0 <error@@Base+0x10a14>
  412888:	cmn	x22, #0x1
  41288c:	b.eq	4128bc <error@@Base+0x10a20>  // b.none
  412890:	mov	x0, x19
  412894:	mov	x1, x22
  412898:	bl	40ca84 <error@@Base+0xabe8>
  41289c:	cbz	x0, 4128cc <error@@Base+0x10a30>
  4128a0:	mov	w8, #0x1                   	// #1
  4128a4:	mov	x21, x24
  4128a8:	cbnz	w8, 41290c <error@@Base+0x10a70>
  4128ac:	b	412860 <error@@Base+0x109c4>
  4128b0:	mov	w8, #0x4                   	// #4
  4128b4:	cbnz	w8, 41290c <error@@Base+0x10a70>
  4128b8:	b	412860 <error@@Base+0x109c4>
  4128bc:	mov	w8, wzr
  4128c0:	mov	x22, x24
  4128c4:	cbnz	w8, 41290c <error@@Base+0x10a70>
  4128c8:	b	412860 <error@@Base+0x109c4>
  4128cc:	ldr	x0, [sp, #8]
  4128d0:	cbz	x0, 412904 <error@@Base+0x10a68>
  4128d4:	ldr	x8, [sp]
  4128d8:	mov	x2, x24
  4128dc:	mov	x3, x26
  4128e0:	mov	x4, x25
  4128e4:	ldr	x1, [x8]
  4128e8:	mov	x5, x19
  4128ec:	bl	412aa0 <error@@Base+0x10c04>
  4128f0:	cbz	w0, 412904 <error@@Base+0x10a68>
  4128f4:	mov	x21, #0xfffffffffffffffe    	// #-2
  4128f8:	mov	w8, #0x1                   	// #1
  4128fc:	cbnz	w8, 41290c <error@@Base+0x10a70>
  412900:	b	412860 <error@@Base+0x109c4>
  412904:	mov	w8, #0x2                   	// #2
  412908:	cbz	w8, 412860 <error@@Base+0x109c4>
  41290c:	cmp	w8, #0x4
  412910:	b.eq	412860 <error@@Base+0x109c4>  // b.none
  412914:	cmp	w8, #0x2
  412918:	b.ne	412950 <error@@Base+0x10ab4>  // b.any
  41291c:	mov	x0, x22
  412920:	b	412a60 <error@@Base+0x10bc4>
  412924:	ldr	x3, [x27]
  412928:	mov	x0, x24
  41292c:	mov	x1, x22
  412930:	mov	x2, x23
  412934:	bl	410110 <error@@Base+0xe274>
  412938:	sxtw	x25, w0
  41293c:	b	4129e4 <error@@Base+0x10b48>
  412940:	mov	x0, #0xffffffffffffffff    	// #-1
  412944:	b	412a60 <error@@Base+0x10bc4>
  412948:	mov	x25, xzr
  41294c:	b	4129e4 <error@@Base+0x10b48>
  412950:	mov	x22, x21
  412954:	mov	x0, x21
  412958:	b	412a60 <error@@Base+0x10bc4>
  41295c:	ldr	x10, [x23, #8]
  412960:	mov	x2, x25
  412964:	add	x0, x10, x9
  412968:	add	x1, x10, x8
  41296c:	bl	401a10 <bcmp@plt>
  412970:	cmp	w0, #0x0
  412974:	cset	w8, ne  // ne = any
  412978:	cbz	w8, 412984 <error@@Base+0x10ae8>
  41297c:	mov	x26, #0xffffffffffffffff    	// #-1
  412980:	b	4129e0 <error@@Base+0x10b44>
  412984:	cbz	x25, 412990 <error@@Base+0x10af4>
  412988:	mov	x26, #0xffffffffffffffff    	// #-1
  41298c:	b	4129dc <error@@Base+0x10b40>
  412990:	mov	x0, x19
  412994:	mov	x1, x22
  412998:	bl	40c7a8 <error@@Base+0xa90c>
  41299c:	tbz	w0, #0, 412a90 <error@@Base+0x10bf4>
  4129a0:	ldr	x8, [x24, #40]
  4129a4:	mov	w9, #0x18                  	// #24
  4129a8:	ldr	x10, [x23, #184]
  4129ac:	madd	x8, x22, x9, x8
  4129b0:	ldr	x9, [x27]
  4129b4:	ldr	x8, [x8, #16]
  4129b8:	ldr	x9, [x10, x9, lsl #3]
  4129bc:	ldr	x26, [x8]
  4129c0:	add	x0, x9, #0x8
  4129c4:	mov	x1, x26
  4129c8:	bl	40ca84 <error@@Base+0xabe8>
  4129cc:	cmp	x0, #0x0
  4129d0:	cset	w8, ne  // ne = any
  4129d4:	csinv	x26, x26, xzr, ne  // ne = any
  4129d8:	cbnz	w8, 4129e0 <error@@Base+0x10b44>
  4129dc:	mov	w8, wzr
  4129e0:	cbnz	w8, 412a58 <error@@Base+0x10bbc>
  4129e4:	cbnz	x25, 412a00 <error@@Base+0x10b64>
  4129e8:	ldr	x8, [x24]
  4129ec:	ldr	x2, [x27]
  4129f0:	mov	x0, x23
  4129f4:	add	x1, x8, x22, lsl #4
  4129f8:	bl	4103f0 <error@@Base+0xe554>
  4129fc:	tbz	w0, #0, 412a80 <error@@Base+0x10be4>
  412a00:	ldr	x8, [x24, #24]
  412a04:	ldr	x9, [x27]
  412a08:	cmp	x25, #0x0
  412a0c:	ldr	x26, [x8, x22, lsl #3]
  412a10:	csinc	x8, x25, xzr, ne  // ne = any
  412a14:	add	x8, x9, x8
  412a18:	str	x8, [x27]
  412a1c:	cbz	x28, 412a48 <error@@Base+0x10bac>
  412a20:	ldr	x9, [x23, #168]
  412a24:	cmp	x8, x9
  412a28:	b.gt	412a50 <error@@Base+0x10bb4>
  412a2c:	ldr	x9, [x23, #184]
  412a30:	ldr	x8, [x9, x8, lsl #3]
  412a34:	cbz	x8, 412a50 <error@@Base+0x10bb4>
  412a38:	add	x0, x8, #0x8
  412a3c:	mov	x1, x26
  412a40:	bl	40ca84 <error@@Base+0xabe8>
  412a44:	cbz	x0, 412a50 <error@@Base+0x10bb4>
  412a48:	str	xzr, [x19, #8]
  412a4c:	b	412a54 <error@@Base+0x10bb8>
  412a50:	mov	x26, #0xffffffffffffffff    	// #-1
  412a54:	mov	w8, #0x1                   	// #1
  412a58:	cmp	w8, #0x0
  412a5c:	csinv	x0, x26, xzr, ne  // ne = any
  412a60:	ldp	x20, x19, [sp, #96]
  412a64:	ldp	x22, x21, [sp, #80]
  412a68:	ldp	x24, x23, [sp, #64]
  412a6c:	ldp	x26, x25, [sp, #48]
  412a70:	ldp	x28, x27, [sp, #32]
  412a74:	ldp	x29, x30, [sp, #16]
  412a78:	add	sp, sp, #0x70
  412a7c:	ret
  412a80:	mov	w8, wzr
  412a84:	b	412a58 <error@@Base+0x10bbc>
  412a88:	mov	x0, #0xfffffffffffffffe    	// #-2
  412a8c:	b	412a60 <error@@Base+0x10bc4>
  412a90:	mov	x26, #0xfffffffffffffffe    	// #-2
  412a94:	mov	w8, #0x1                   	// #1
  412a98:	cbnz	w8, 4129e0 <error@@Base+0x10b44>
  412a9c:	b	4129dc <error@@Base+0x10b40>
  412aa0:	stp	x29, x30, [sp, #-80]!
  412aa4:	stp	x26, x25, [sp, #16]
  412aa8:	stp	x24, x23, [sp, #32]
  412aac:	stp	x22, x21, [sp, #48]
  412ab0:	stp	x20, x19, [sp, #64]
  412ab4:	ldp	x25, x8, [x0]
  412ab8:	mov	x19, x5
  412abc:	mov	x21, x4
  412ac0:	mov	x22, x3
  412ac4:	add	x9, x25, #0x1
  412ac8:	mov	x23, x2
  412acc:	mov	x24, x1
  412ad0:	mov	x20, x0
  412ad4:	cmp	x9, x8
  412ad8:	mov	x29, sp
  412adc:	str	x9, [x0]
  412ae0:	b.ne	412b04 <error@@Base+0x10c68>  // b.any
  412ae4:	ldr	x0, [x20, #16]
  412ae8:	add	x8, x8, x8, lsl #1
  412aec:	lsl	x1, x8, #5
  412af0:	bl	401a20 <realloc@plt>
  412af4:	cbz	x0, 412b50 <error@@Base+0x10cb4>
  412af8:	ldr	x8, [x20, #8]
  412afc:	lsl	x8, x8, #1
  412b00:	stp	x8, x0, [x20, #8]
  412b04:	ldr	x8, [x20, #16]
  412b08:	mov	w9, #0x30                  	// #48
  412b0c:	lsl	x22, x22, #4
  412b10:	mov	x0, x22
  412b14:	madd	x26, x25, x9, x8
  412b18:	stp	x24, x23, [x26]
  412b1c:	bl	401970 <malloc@plt>
  412b20:	str	x0, [x26, #16]
  412b24:	cbz	x0, 412b50 <error@@Base+0x10cb4>
  412b28:	mov	x1, x21
  412b2c:	mov	x2, x22
  412b30:	bl	401840 <memcpy@plt>
  412b34:	ldr	x8, [x20, #16]
  412b38:	mov	w9, #0x30                  	// #48
  412b3c:	mov	x1, x19
  412b40:	madd	x8, x25, x9, x8
  412b44:	add	x0, x8, #0x18
  412b48:	bl	40ca08 <error@@Base+0xab6c>
  412b4c:	b	412b54 <error@@Base+0x10cb8>
  412b50:	mov	w0, #0xc                   	// #12
  412b54:	ldp	x20, x19, [sp, #64]
  412b58:	ldp	x22, x21, [sp, #48]
  412b5c:	ldp	x24, x23, [sp, #32]
  412b60:	ldp	x26, x25, [sp, #16]
  412b64:	ldp	x29, x30, [sp], #80
  412b68:	ret
  412b6c:	stp	x29, x30, [sp, #-32]!
  412b70:	mov	x1, xzr
  412b74:	str	x19, [sp, #16]
  412b78:	mov	x29, sp
  412b7c:	bl	401ce0 <setlocale@plt>
  412b80:	cbz	x0, 412bac <error@@Base+0x10d10>
  412b84:	adrp	x1, 414000 <error@@Base+0x12164>
  412b88:	add	x1, x1, #0xb9c
  412b8c:	mov	x19, x0
  412b90:	bl	401b50 <strcmp@plt>
  412b94:	cbz	w0, 412bb4 <error@@Base+0x10d18>
  412b98:	adrp	x1, 414000 <error@@Base+0x12164>
  412b9c:	add	x1, x1, #0xb9e
  412ba0:	mov	x0, x19
  412ba4:	bl	401b50 <strcmp@plt>
  412ba8:	cbz	w0, 412bb4 <error@@Base+0x10d18>
  412bac:	mov	w0, #0x1                   	// #1
  412bb0:	b	412bb8 <error@@Base+0x10d1c>
  412bb4:	mov	w0, wzr
  412bb8:	ldr	x19, [sp, #16]
  412bbc:	ldp	x29, x30, [sp], #32
  412bc0:	ret
  412bc4:	stp	x29, x30, [sp, #-32]!
  412bc8:	str	x19, [sp, #16]
  412bcc:	mov	x29, sp
  412bd0:	mov	w19, w0
  412bd4:	bl	401990 <wcwidth@plt>
  412bd8:	tbz	w0, #31, 412bec <error@@Base+0x10d50>
  412bdc:	mov	w0, w19
  412be0:	bl	4018f0 <iswcntrl@plt>
  412be4:	cmp	w0, #0x0
  412be8:	cset	w0, eq  // eq = none
  412bec:	ldr	x19, [sp, #16]
  412bf0:	ldp	x29, x30, [sp], #32
  412bf4:	ret
  412bf8:	stp	x29, x30, [sp, #-48]!
  412bfc:	str	x21, [sp, #16]
  412c00:	stp	x20, x19, [sp, #32]
  412c04:	mov	x19, x1
  412c08:	ldr	x21, [x1], #24
  412c0c:	mov	x20, x0
  412c10:	mov	x29, sp
  412c14:	cmp	x21, x1
  412c18:	b.ne	412c2c <error@@Base+0x10d90>  // b.any
  412c1c:	ldr	x2, [x19, #8]
  412c20:	add	x21, x20, #0x18
  412c24:	mov	x0, x21
  412c28:	bl	401840 <memcpy@plt>
  412c2c:	str	x21, [x20]
  412c30:	ldr	x8, [x19, #8]
  412c34:	str	x8, [x20, #8]
  412c38:	ldrb	w8, [x19, #16]
  412c3c:	strb	w8, [x20, #16]
  412c40:	cbz	w8, 412c4c <error@@Base+0x10db0>
  412c44:	ldr	w8, [x19, #20]
  412c48:	str	w8, [x20, #20]
  412c4c:	ldp	x20, x19, [sp, #32]
  412c50:	ldr	x21, [sp, #16]
  412c54:	ldp	x29, x30, [sp], #48
  412c58:	ret
  412c5c:	lsr	w8, w0, #3
  412c60:	adrp	x9, 414000 <error@@Base+0x12164>
  412c64:	and	x8, x8, #0x1c
  412c68:	add	x9, x9, #0xba4
  412c6c:	ldr	w8, [x9, x8]
  412c70:	lsr	w8, w8, w0
  412c74:	and	w0, w8, #0x1
  412c78:	ret
  412c7c:	nop
  412c80:	stp	x29, x30, [sp, #-64]!
  412c84:	mov	x29, sp
  412c88:	stp	x19, x20, [sp, #16]
  412c8c:	adrp	x20, 424000 <error@@Base+0x22164>
  412c90:	add	x20, x20, #0xdf0
  412c94:	stp	x21, x22, [sp, #32]
  412c98:	adrp	x21, 424000 <error@@Base+0x22164>
  412c9c:	add	x21, x21, #0xde8
  412ca0:	sub	x20, x20, x21
  412ca4:	mov	w22, w0
  412ca8:	stp	x23, x24, [sp, #48]
  412cac:	mov	x23, x1
  412cb0:	mov	x24, x2
  412cb4:	bl	4017f0 <mbrtowc@plt-0x40>
  412cb8:	cmp	xzr, x20, asr #3
  412cbc:	b.eq	412ce8 <error@@Base+0x10e4c>  // b.none
  412cc0:	asr	x20, x20, #3
  412cc4:	mov	x19, #0x0                   	// #0
  412cc8:	ldr	x3, [x21, x19, lsl #3]
  412ccc:	mov	x2, x24
  412cd0:	add	x19, x19, #0x1
  412cd4:	mov	x1, x23
  412cd8:	mov	w0, w22
  412cdc:	blr	x3
  412ce0:	cmp	x20, x19
  412ce4:	b.ne	412cc8 <error@@Base+0x10e2c>  // b.any
  412ce8:	ldp	x19, x20, [sp, #16]
  412cec:	ldp	x21, x22, [sp, #32]
  412cf0:	ldp	x23, x24, [sp, #48]
  412cf4:	ldp	x29, x30, [sp], #64
  412cf8:	ret
  412cfc:	nop
  412d00:	ret

Disassembly of section .fini:

0000000000412d04 <.fini>:
  412d04:	stp	x29, x30, [sp, #-16]!
  412d08:	mov	x29, sp
  412d0c:	ldp	x29, x30, [sp], #16
  412d10:	ret
