
TuThuoc_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000669c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  080067a8  080067a8  000167a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b58  08006b58  0002012c  2**0
                  CONTENTS
  4 .ARM          00000000  08006b58  08006b58  0002012c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006b58  08006b58  0002012c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b58  08006b58  00016b58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b5c  08006b5c  00016b5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000012c  20000000  08006b60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000234  2000012c  08006c8c  0002012c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000360  08006c8c  00020360  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002012c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eca6  00000000  00000000  00020155  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027ca  00000000  00000000  0002edfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be0  00000000  00000000  000315c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ae0  00000000  00000000  000321a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019160  00000000  00000000  00032c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011313  00000000  00000000  0004bde8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000874f7  00000000  00000000  0005d0fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e45f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a8c  00000000  00000000  000e4644  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000012c 	.word	0x2000012c
 8000128:	00000000 	.word	0x00000000
 800012c:	08006790 	.word	0x08006790

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000130 	.word	0x20000130
 8000148:	08006790 	.word	0x08006790

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <at24_I2C_Init>:

static uint8_t at24_lock = 0;
static I2C_HandleTypeDef hi2c_lib;

void at24_I2C_Init(I2C_HandleTypeDef i2c)
{
 800015c:	b084      	sub	sp, #16
 800015e:	b580      	push	{r7, lr}
 8000160:	af00      	add	r7, sp, #0
 8000162:	f107 0c08 	add.w	ip, r7, #8
 8000166:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	hi2c_lib = i2c;
 800016a:	4b07      	ldr	r3, [pc, #28]	; (8000188 <at24_I2C_Init+0x2c>)
 800016c:	4618      	mov	r0, r3
 800016e:	f107 0308 	add.w	r3, r7, #8
 8000172:	2254      	movs	r2, #84	; 0x54
 8000174:	4619      	mov	r1, r3
 8000176:	f005 f8b5 	bl	80052e4 <memcpy>
}
 800017a:	bf00      	nop
 800017c:	46bd      	mov	sp, r7
 800017e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000182:	b004      	add	sp, #16
 8000184:	4770      	bx	lr
 8000186:	bf00      	nop
 8000188:	2000014c 	.word	0x2000014c

0800018c <at24_isConnected>:
  * @brief  Checks if memory device is ready for communication.
  * @param  none
  * @retval bool status
  */
bool at24_isConnected(void)
{
 800018c:	b580      	push	{r7, lr}
 800018e:	af00      	add	r7, sp, #0
  #if (_EEPROM_USE_WP_PIN==1)
	HAL_GPIO_WritePin(_EEPROM_WP_GPIO,_EEPROM_WP_PIN,GPIO_PIN_SET);
  #endif
  if (HAL_I2C_IsDeviceReady(&hi2c_lib, _EEPROM_ADDRESS, 2, 100) == HAL_OK)
 8000190:	2364      	movs	r3, #100	; 0x64
 8000192:	2202      	movs	r2, #2
 8000194:	21a0      	movs	r1, #160	; 0xa0
 8000196:	4805      	ldr	r0, [pc, #20]	; (80001ac <at24_isConnected+0x20>)
 8000198:	f003 f924 	bl	80033e4 <HAL_I2C_IsDeviceReady>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d101      	bne.n	80001a6 <at24_isConnected+0x1a>
    return true;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e000      	b.n	80001a8 <at24_isConnected+0x1c>
  else
    return false;
 80001a6:	2300      	movs	r3, #0
}
 80001a8:	4618      	mov	r0, r3
 80001aa:	bd80      	pop	{r7, pc}
 80001ac:	2000014c 	.word	0x2000014c

080001b0 <at24_read>:
  * @param  len Amount of data to be sent
  * @param  timeout Timeout duration
  * @retval bool status
  */
bool at24_read(uint16_t address, uint8_t *data, size_t len, uint32_t timeout)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b088      	sub	sp, #32
 80001b4:	af04      	add	r7, sp, #16
 80001b6:	60b9      	str	r1, [r7, #8]
 80001b8:	607a      	str	r2, [r7, #4]
 80001ba:	603b      	str	r3, [r7, #0]
 80001bc:	4603      	mov	r3, r0
 80001be:	81fb      	strh	r3, [r7, #14]
//	HAL_IWDG_Refresh(&hi2c_lib);
  if (at24_lock == 1)
 80001c0:	4b13      	ldr	r3, [pc, #76]	; (8000210 <at24_read+0x60>)
 80001c2:	781b      	ldrb	r3, [r3, #0]
 80001c4:	2b01      	cmp	r3, #1
 80001c6:	d101      	bne.n	80001cc <at24_read+0x1c>
    return false;
 80001c8:	2300      	movs	r3, #0
 80001ca:	e01c      	b.n	8000206 <at24_read+0x56>
  at24_lock = 1;
 80001cc:	4b10      	ldr	r3, [pc, #64]	; (8000210 <at24_read+0x60>)
 80001ce:	2201      	movs	r2, #1
 80001d0:	701a      	strb	r2, [r3, #0]
  #elif (_EEPROM_SIZE_KBIT == 8)
  if (HAL_I2C_Mem_Read(&_EEPROM_I2C, _EEPROM_ADDRESS | ((address & 0x0300) >> 7), (address & 0xff), I2C_MEMADD_SIZE_8BIT, data, len, 100) == HAL_OK)
  #elif (_EEPROM_SIZE_KBIT==16)
  if (HAL_I2C_Mem_Read(&_EEPROM_I2C, _EEPROM_ADDRESS | ((address & 0x0700) >> 7), (address & 0xff), I2C_MEMADD_SIZE_8BIT, data, len, 100) == HAL_OK)
  #else
  if (HAL_I2C_Mem_Read(&hi2c_lib, _EEPROM_ADDRESS, address, I2C_MEMADD_SIZE_16BIT, data, len, timeout) == HAL_OK)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	b29b      	uxth	r3, r3
 80001d6:	89f9      	ldrh	r1, [r7, #14]
 80001d8:	683a      	ldr	r2, [r7, #0]
 80001da:	9202      	str	r2, [sp, #8]
 80001dc:	9301      	str	r3, [sp, #4]
 80001de:	68bb      	ldr	r3, [r7, #8]
 80001e0:	9300      	str	r3, [sp, #0]
 80001e2:	2310      	movs	r3, #16
 80001e4:	460a      	mov	r2, r1
 80001e6:	21a0      	movs	r1, #160	; 0xa0
 80001e8:	480a      	ldr	r0, [pc, #40]	; (8000214 <at24_read+0x64>)
 80001ea:	f002 fe93 	bl	8002f14 <HAL_I2C_Mem_Read>
 80001ee:	4603      	mov	r3, r0
 80001f0:	2b00      	cmp	r3, #0
 80001f2:	d104      	bne.n	80001fe <at24_read+0x4e>
  #endif
  {
    at24_lock = 0;
 80001f4:	4b06      	ldr	r3, [pc, #24]	; (8000210 <at24_read+0x60>)
 80001f6:	2200      	movs	r2, #0
 80001f8:	701a      	strb	r2, [r3, #0]
    return true;
 80001fa:	2301      	movs	r3, #1
 80001fc:	e003      	b.n	8000206 <at24_read+0x56>
  }
  else
  {
    at24_lock = 0;
 80001fe:	4b04      	ldr	r3, [pc, #16]	; (8000210 <at24_read+0x60>)
 8000200:	2200      	movs	r2, #0
 8000202:	701a      	strb	r2, [r3, #0]
    return false;
 8000204:	2300      	movs	r3, #0
  }
}
 8000206:	4618      	mov	r0, r3
 8000208:	3710      	adds	r7, #16
 800020a:	46bd      	mov	sp, r7
 800020c:	bd80      	pop	{r7, pc}
 800020e:	bf00      	nop
 8000210:	20000148 	.word	0x20000148
 8000214:	2000014c 	.word	0x2000014c

08000218 <CLCD_Delay>:
//************************** Low Level Function ****************************************************************//
uint8_t currentline;
uint8_t Xcursor,Ycursor,countWriteChar,CurrentWriteChar;
CLCD_I2C_Name LCD1;
static void CLCD_Delay(uint16_t Time)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
 800021e:	4603      	mov	r3, r0
 8000220:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(Time);
 8000222:	88fb      	ldrh	r3, [r7, #6]
 8000224:	4618      	mov	r0, r3
 8000226:	f002 f86b 	bl	8002300 <HAL_Delay>
}
 800022a:	bf00      	nop
 800022c:	3708      	adds	r7, #8
 800022e:	46bd      	mov	sp, r7
 8000230:	bd80      	pop	{r7, pc}

08000232 <CLCD_WriteI2C>:
static void CLCD_WriteI2C(CLCD_I2C_Name* LCD, uint8_t Data, uint8_t Mode)
{
 8000232:	b580      	push	{r7, lr}
 8000234:	b086      	sub	sp, #24
 8000236:	af02      	add	r7, sp, #8
 8000238:	6078      	str	r0, [r7, #4]
 800023a:	460b      	mov	r3, r1
 800023c:	70fb      	strb	r3, [r7, #3]
 800023e:	4613      	mov	r3, r2
 8000240:	70bb      	strb	r3, [r7, #2]
	char Data_H;
	char Data_L;
	uint8_t Data_I2C[4];
	Data_H = Data&0xF0;
 8000242:	78fb      	ldrb	r3, [r7, #3]
 8000244:	f023 030f 	bic.w	r3, r3, #15
 8000248:	73fb      	strb	r3, [r7, #15]
	Data_L = (Data<<4)&0xF0;
 800024a:	78fb      	ldrb	r3, [r7, #3]
 800024c:	011b      	lsls	r3, r3, #4
 800024e:	73bb      	strb	r3, [r7, #14]
	if(LCD->BACKLIGHT)
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	7adb      	ldrb	r3, [r3, #11]
 8000254:	2b00      	cmp	r3, #0
 8000256:	d007      	beq.n	8000268 <CLCD_WriteI2C+0x36>
	{
		Data_H |= LCD_BACKLIGHT;
 8000258:	7bfb      	ldrb	r3, [r7, #15]
 800025a:	f043 0308 	orr.w	r3, r3, #8
 800025e:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_BACKLIGHT;
 8000260:	7bbb      	ldrb	r3, [r7, #14]
 8000262:	f043 0308 	orr.w	r3, r3, #8
 8000266:	73bb      	strb	r3, [r7, #14]
	}
	if(Mode == CLCD_DATA)
 8000268:	78bb      	ldrb	r3, [r7, #2]
 800026a:	2b01      	cmp	r3, #1
 800026c:	d108      	bne.n	8000280 <CLCD_WriteI2C+0x4e>
	{
		Data_H |= LCD_RS;
 800026e:	7bfb      	ldrb	r3, [r7, #15]
 8000270:	f043 0301 	orr.w	r3, r3, #1
 8000274:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_RS;
 8000276:	7bbb      	ldrb	r3, [r7, #14]
 8000278:	f043 0301 	orr.w	r3, r3, #1
 800027c:	73bb      	strb	r3, [r7, #14]
 800027e:	e00a      	b.n	8000296 <CLCD_WriteI2C+0x64>
	}
	else if(Mode == CLCD_COMMAND)
 8000280:	78bb      	ldrb	r3, [r7, #2]
 8000282:	2b00      	cmp	r3, #0
 8000284:	d107      	bne.n	8000296 <CLCD_WriteI2C+0x64>
	{
		Data_H &= ~LCD_RS;
 8000286:	7bfb      	ldrb	r3, [r7, #15]
 8000288:	f023 0301 	bic.w	r3, r3, #1
 800028c:	73fb      	strb	r3, [r7, #15]
		Data_L &= ~LCD_RS;
 800028e:	7bbb      	ldrb	r3, [r7, #14]
 8000290:	f023 0301 	bic.w	r3, r3, #1
 8000294:	73bb      	strb	r3, [r7, #14]
	}
	Data_I2C[0] = Data_H|LCD_EN;
 8000296:	7bfb      	ldrb	r3, [r7, #15]
 8000298:	f043 0304 	orr.w	r3, r3, #4
 800029c:	b2db      	uxtb	r3, r3
 800029e:	723b      	strb	r3, [r7, #8]
	CLCD_Delay(1);
 80002a0:	2001      	movs	r0, #1
 80002a2:	f7ff ffb9 	bl	8000218 <CLCD_Delay>
	Data_I2C[1] = Data_H;
 80002a6:	7bfb      	ldrb	r3, [r7, #15]
 80002a8:	727b      	strb	r3, [r7, #9]
	Data_I2C[2] = Data_L|LCD_EN;
 80002aa:	7bbb      	ldrb	r3, [r7, #14]
 80002ac:	f043 0304 	orr.w	r3, r3, #4
 80002b0:	b2db      	uxtb	r3, r3
 80002b2:	72bb      	strb	r3, [r7, #10]
	CLCD_Delay(1);
 80002b4:	2001      	movs	r0, #1
 80002b6:	f7ff ffaf 	bl	8000218 <CLCD_Delay>
	Data_I2C[3] = Data_L;
 80002ba:	7bbb      	ldrb	r3, [r7, #14]
 80002bc:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(LCD->I2C, LCD->ADDRESS, (uint8_t *)Data_I2C, sizeof(Data_I2C), 1000);
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	6818      	ldr	r0, [r3, #0]
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	791b      	ldrb	r3, [r3, #4]
 80002c6:	b299      	uxth	r1, r3
 80002c8:	f107 0208 	add.w	r2, r7, #8
 80002cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	2304      	movs	r3, #4
 80002d4:	f002 fd20 	bl	8002d18 <HAL_I2C_Master_Transmit>

}
 80002d8:	bf00      	nop
 80002da:	3710      	adds	r7, #16
 80002dc:	46bd      	mov	sp, r7
 80002de:	bd80      	pop	{r7, pc}

080002e0 <CLCD_I2C_Init>:
//************************** High Level Function ****************************************************************//
void CLCD_I2C_Init(CLCD_I2C_Name* LCD, I2C_HandleTypeDef* hi2c_CLCD, uint8_t Address, uint8_t Colums, uint8_t Rows)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b084      	sub	sp, #16
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	60f8      	str	r0, [r7, #12]
 80002e8:	60b9      	str	r1, [r7, #8]
 80002ea:	4611      	mov	r1, r2
 80002ec:	461a      	mov	r2, r3
 80002ee:	460b      	mov	r3, r1
 80002f0:	71fb      	strb	r3, [r7, #7]
 80002f2:	4613      	mov	r3, r2
 80002f4:	71bb      	strb	r3, [r7, #6]
	LCD->I2C = hi2c_CLCD;
 80002f6:	68fb      	ldr	r3, [r7, #12]
 80002f8:	68ba      	ldr	r2, [r7, #8]
 80002fa:	601a      	str	r2, [r3, #0]
	LCD->ADDRESS = Address;
 80002fc:	68fb      	ldr	r3, [r7, #12]
 80002fe:	79fa      	ldrb	r2, [r7, #7]
 8000300:	711a      	strb	r2, [r3, #4]
	LCD->COLUMS = Colums;
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	79ba      	ldrb	r2, [r7, #6]
 8000306:	715a      	strb	r2, [r3, #5]
	LCD->ROWS = Rows;
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	7e3a      	ldrb	r2, [r7, #24]
 800030c:	719a      	strb	r2, [r3, #6]

	LCD->FUNCTIONSET = LCD_FUNCTIONSET|LCD_4BITMODE|LCD_2LINE|LCD_5x8DOTS;
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	2228      	movs	r2, #40	; 0x28
 8000312:	729a      	strb	r2, [r3, #10]
	LCD->ENTRYMODE = LCD_ENTRYMODESET|LCD_ENTRYLEFT|LCD_ENTRYSHIFTDECREMENT;
 8000314:	68fb      	ldr	r3, [r7, #12]
 8000316:	2206      	movs	r2, #6
 8000318:	71da      	strb	r2, [r3, #7]
	LCD->DISPLAYCTRL = LCD_DISPLAYCONTROL|LCD_DISPLAYON|LCD_CURSOROFF|LCD_BLINKOFF;
 800031a:	68fb      	ldr	r3, [r7, #12]
 800031c:	220c      	movs	r2, #12
 800031e:	721a      	strb	r2, [r3, #8]
	LCD->CURSORSHIFT = LCD_CURSORSHIFT|LCD_CURSORMOVE|LCD_MOVERIGHT;
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	2214      	movs	r2, #20
 8000324:	725a      	strb	r2, [r3, #9]
	LCD->BACKLIGHT = LCD_BACKLIGHT;
 8000326:	68fb      	ldr	r3, [r7, #12]
 8000328:	2208      	movs	r2, #8
 800032a:	72da      	strb	r2, [r3, #11]

	CLCD_Delay(50);
 800032c:	2032      	movs	r0, #50	; 0x32
 800032e:	f7ff ff73 	bl	8000218 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8000332:	2200      	movs	r2, #0
 8000334:	2133      	movs	r1, #51	; 0x33
 8000336:	68f8      	ldr	r0, [r7, #12]
 8000338:	f7ff ff7b 	bl	8000232 <CLCD_WriteI2C>
//	CLCD_Delay(5);
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 800033c:	2200      	movs	r2, #0
 800033e:	2133      	movs	r1, #51	; 0x33
 8000340:	68f8      	ldr	r0, [r7, #12]
 8000342:	f7ff ff76 	bl	8000232 <CLCD_WriteI2C>
	CLCD_Delay(5);
 8000346:	2005      	movs	r0, #5
 8000348:	f7ff ff66 	bl	8000218 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x32, CLCD_COMMAND);
 800034c:	2200      	movs	r2, #0
 800034e:	2132      	movs	r1, #50	; 0x32
 8000350:	68f8      	ldr	r0, [r7, #12]
 8000352:	f7ff ff6e 	bl	8000232 <CLCD_WriteI2C>
	CLCD_Delay(5);
 8000356:	2005      	movs	r0, #5
 8000358:	f7ff ff5e 	bl	8000218 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x20, CLCD_COMMAND);
 800035c:	2200      	movs	r2, #0
 800035e:	2120      	movs	r1, #32
 8000360:	68f8      	ldr	r0, [r7, #12]
 8000362:	f7ff ff66 	bl	8000232 <CLCD_WriteI2C>
	CLCD_Delay(5);
 8000366:	2005      	movs	r0, #5
 8000368:	f7ff ff56 	bl	8000218 <CLCD_Delay>

	CLCD_WriteI2C(LCD, LCD->ENTRYMODE,CLCD_COMMAND);
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	79db      	ldrb	r3, [r3, #7]
 8000370:	2200      	movs	r2, #0
 8000372:	4619      	mov	r1, r3
 8000374:	68f8      	ldr	r0, [r7, #12]
 8000376:	f7ff ff5c 	bl	8000232 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL,CLCD_COMMAND);
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	7a1b      	ldrb	r3, [r3, #8]
 800037e:	2200      	movs	r2, #0
 8000380:	4619      	mov	r1, r3
 8000382:	68f8      	ldr	r0, [r7, #12]
 8000384:	f7ff ff55 	bl	8000232 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->CURSORSHIFT,CLCD_COMMAND);
 8000388:	68fb      	ldr	r3, [r7, #12]
 800038a:	7a5b      	ldrb	r3, [r3, #9]
 800038c:	2200      	movs	r2, #0
 800038e:	4619      	mov	r1, r3
 8000390:	68f8      	ldr	r0, [r7, #12]
 8000392:	f7ff ff4e 	bl	8000232 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->FUNCTIONSET,CLCD_COMMAND);
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	7a9b      	ldrb	r3, [r3, #10]
 800039a:	2200      	movs	r2, #0
 800039c:	4619      	mov	r1, r3
 800039e:	68f8      	ldr	r0, [r7, #12]
 80003a0:	f7ff ff47 	bl	8000232 <CLCD_WriteI2C>

	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY,CLCD_COMMAND);
 80003a4:	2200      	movs	r2, #0
 80003a6:	2101      	movs	r1, #1
 80003a8:	68f8      	ldr	r0, [r7, #12]
 80003aa:	f7ff ff42 	bl	8000232 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD_RETURNHOME,CLCD_COMMAND);
 80003ae:	2200      	movs	r2, #0
 80003b0:	2102      	movs	r1, #2
 80003b2:	68f8      	ldr	r0, [r7, #12]
 80003b4:	f7ff ff3d 	bl	8000232 <CLCD_WriteI2C>
}
 80003b8:	bf00      	nop
 80003ba:	3710      	adds	r7, #16
 80003bc:	46bd      	mov	sp, r7
 80003be:	bd80      	pop	{r7, pc}

080003c0 <CLCD_I2C_SetCursor>:
void CLCD_I2C_SetCursor(CLCD_I2C_Name* LCD, uint8_t Xpos, uint8_t Ypos)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b084      	sub	sp, #16
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
 80003c8:	460b      	mov	r3, r1
 80003ca:	70fb      	strb	r3, [r7, #3]
 80003cc:	4613      	mov	r3, r2
 80003ce:	70bb      	strb	r3, [r7, #2]
	uint8_t DRAM_ADDRESS = 0x00;
 80003d0:	2300      	movs	r3, #0
 80003d2:	73fb      	strb	r3, [r7, #15]
	if(Xpos >= LCD->COLUMS)
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	795b      	ldrb	r3, [r3, #5]
 80003d8:	78fa      	ldrb	r2, [r7, #3]
 80003da:	429a      	cmp	r2, r3
 80003dc:	d303      	bcc.n	80003e6 <CLCD_I2C_SetCursor+0x26>
	{
		Xpos = LCD->COLUMS - 1;
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	795b      	ldrb	r3, [r3, #5]
 80003e2:	3b01      	subs	r3, #1
 80003e4:	70fb      	strb	r3, [r7, #3]
	}
	if(Ypos >= LCD->ROWS)
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	799b      	ldrb	r3, [r3, #6]
 80003ea:	78ba      	ldrb	r2, [r7, #2]
 80003ec:	429a      	cmp	r2, r3
 80003ee:	d303      	bcc.n	80003f8 <CLCD_I2C_SetCursor+0x38>
	{
		Ypos = LCD->ROWS -1;
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	799b      	ldrb	r3, [r3, #6]
 80003f4:	3b01      	subs	r3, #1
 80003f6:	70bb      	strb	r3, [r7, #2]
	}
	if(Ypos == 0)
 80003f8:	78bb      	ldrb	r3, [r7, #2]
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d102      	bne.n	8000404 <CLCD_I2C_SetCursor+0x44>
	{
		DRAM_ADDRESS = 0x00 + Xpos;
 80003fe:	78fb      	ldrb	r3, [r7, #3]
 8000400:	73fb      	strb	r3, [r7, #15]
 8000402:	e013      	b.n	800042c <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 1)
 8000404:	78bb      	ldrb	r3, [r7, #2]
 8000406:	2b01      	cmp	r3, #1
 8000408:	d103      	bne.n	8000412 <CLCD_I2C_SetCursor+0x52>
	{
		DRAM_ADDRESS = 0x40 + Xpos;
 800040a:	78fb      	ldrb	r3, [r7, #3]
 800040c:	3340      	adds	r3, #64	; 0x40
 800040e:	73fb      	strb	r3, [r7, #15]
 8000410:	e00c      	b.n	800042c <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 2)
 8000412:	78bb      	ldrb	r3, [r7, #2]
 8000414:	2b02      	cmp	r3, #2
 8000416:	d103      	bne.n	8000420 <CLCD_I2C_SetCursor+0x60>
	{
		DRAM_ADDRESS = 0x10 + Xpos;
 8000418:	78fb      	ldrb	r3, [r7, #3]
 800041a:	3310      	adds	r3, #16
 800041c:	73fb      	strb	r3, [r7, #15]
 800041e:	e005      	b.n	800042c <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 3)
 8000420:	78bb      	ldrb	r3, [r7, #2]
 8000422:	2b03      	cmp	r3, #3
 8000424:	d102      	bne.n	800042c <CLCD_I2C_SetCursor+0x6c>
	{
		DRAM_ADDRESS = 0x50 + Xpos;
 8000426:	78fb      	ldrb	r3, [r7, #3]
 8000428:	3350      	adds	r3, #80	; 0x50
 800042a:	73fb      	strb	r3, [r7, #15]
	}
	Xcursor = Xpos;
 800042c:	4a0d      	ldr	r2, [pc, #52]	; (8000464 <CLCD_I2C_SetCursor+0xa4>)
 800042e:	78fb      	ldrb	r3, [r7, #3]
 8000430:	7013      	strb	r3, [r2, #0]

	Ycursor = Ypos;
 8000432:	4a0d      	ldr	r2, [pc, #52]	; (8000468 <CLCD_I2C_SetCursor+0xa8>)
 8000434:	78bb      	ldrb	r3, [r7, #2]
 8000436:	7013      	strb	r3, [r2, #0]
	currentline = Ycursor;
 8000438:	4b0b      	ldr	r3, [pc, #44]	; (8000468 <CLCD_I2C_SetCursor+0xa8>)
 800043a:	781a      	ldrb	r2, [r3, #0]
 800043c:	4b0b      	ldr	r3, [pc, #44]	; (800046c <CLCD_I2C_SetCursor+0xac>)
 800043e:	701a      	strb	r2, [r3, #0]
	countWriteChar = Xcursor;
 8000440:	4b08      	ldr	r3, [pc, #32]	; (8000464 <CLCD_I2C_SetCursor+0xa4>)
 8000442:	781a      	ldrb	r2, [r3, #0]
 8000444:	4b0a      	ldr	r3, [pc, #40]	; (8000470 <CLCD_I2C_SetCursor+0xb0>)
 8000446:	701a      	strb	r2, [r3, #0]
	CLCD_WriteI2C(LCD, LCD_SETDDRAMADDR|DRAM_ADDRESS, CLCD_COMMAND);
 8000448:	7bfb      	ldrb	r3, [r7, #15]
 800044a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800044e:	b2db      	uxtb	r3, r3
 8000450:	2200      	movs	r2, #0
 8000452:	4619      	mov	r1, r3
 8000454:	6878      	ldr	r0, [r7, #4]
 8000456:	f7ff feec 	bl	8000232 <CLCD_WriteI2C>
}
 800045a:	bf00      	nop
 800045c:	3710      	adds	r7, #16
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	200001a1 	.word	0x200001a1
 8000468:	200001a2 	.word	0x200001a2
 800046c:	200001a0 	.word	0x200001a0
 8000470:	200001a3 	.word	0x200001a3

08000474 <CLCD_I2C_WriteChar>:
void CLCD_I2C_WriteChar(CLCD_I2C_Name* LCD, char character)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
 800047c:	460b      	mov	r3, r1
 800047e:	70fb      	strb	r3, [r7, #3]
	CLCD_WriteI2C(LCD, character, CLCD_DATA);
 8000480:	78fb      	ldrb	r3, [r7, #3]
 8000482:	2201      	movs	r2, #1
 8000484:	4619      	mov	r1, r3
 8000486:	6878      	ldr	r0, [r7, #4]
 8000488:	f7ff fed3 	bl	8000232 <CLCD_WriteI2C>
	countWriteChar++;
 800048c:	4b1e      	ldr	r3, [pc, #120]	; (8000508 <CLCD_I2C_WriteChar+0x94>)
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	3301      	adds	r3, #1
 8000492:	b2da      	uxtb	r2, r3
 8000494:	4b1c      	ldr	r3, [pc, #112]	; (8000508 <CLCD_I2C_WriteChar+0x94>)
 8000496:	701a      	strb	r2, [r3, #0]
	if (CurrentWriteChar)
 8000498:	4b1c      	ldr	r3, [pc, #112]	; (800050c <CLCD_I2C_WriteChar+0x98>)
 800049a:	781b      	ldrb	r3, [r3, #0]
 800049c:	2b00      	cmp	r3, #0
 800049e:	d02b      	beq.n	80004f8 <CLCD_I2C_WriteChar+0x84>
	{
	if (countWriteChar ==20)
 80004a0:	4b19      	ldr	r3, [pc, #100]	; (8000508 <CLCD_I2C_WriteChar+0x94>)
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	2b14      	cmp	r3, #20
 80004a6:	d127      	bne.n	80004f8 <CLCD_I2C_WriteChar+0x84>
	{
	switch(currentline)
 80004a8:	4b19      	ldr	r3, [pc, #100]	; (8000510 <CLCD_I2C_WriteChar+0x9c>)
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	2b03      	cmp	r3, #3
 80004ae:	d825      	bhi.n	80004fc <CLCD_I2C_WriteChar+0x88>
 80004b0:	a201      	add	r2, pc, #4	; (adr r2, 80004b8 <CLCD_I2C_WriteChar+0x44>)
 80004b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004b6:	bf00      	nop
 80004b8:	080004c9 	.word	0x080004c9
 80004bc:	080004d5 	.word	0x080004d5
 80004c0:	080004e1 	.word	0x080004e1
 80004c4:	080004ed 	.word	0x080004ed
			{
				case 0:	CLCD_I2C_SetCursor(&LCD1, 0, 1);
 80004c8:	2201      	movs	r2, #1
 80004ca:	2100      	movs	r1, #0
 80004cc:	4811      	ldr	r0, [pc, #68]	; (8000514 <CLCD_I2C_WriteChar+0xa0>)
 80004ce:	f7ff ff77 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80004d2:	e014      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
				case 1:	CLCD_I2C_SetCursor(&LCD1, 0, 2);
 80004d4:	2202      	movs	r2, #2
 80004d6:	2100      	movs	r1, #0
 80004d8:	480e      	ldr	r0, [pc, #56]	; (8000514 <CLCD_I2C_WriteChar+0xa0>)
 80004da:	f7ff ff71 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80004de:	e00e      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
				case 2:	CLCD_I2C_SetCursor(&LCD1, 0, 3);
 80004e0:	2203      	movs	r2, #3
 80004e2:	2100      	movs	r1, #0
 80004e4:	480b      	ldr	r0, [pc, #44]	; (8000514 <CLCD_I2C_WriteChar+0xa0>)
 80004e6:	f7ff ff6b 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80004ea:	e008      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
				case 3:	CLCD_I2C_SetCursor(&LCD1, 0, 0);
 80004ec:	2200      	movs	r2, #0
 80004ee:	2100      	movs	r1, #0
 80004f0:	4808      	ldr	r0, [pc, #32]	; (8000514 <CLCD_I2C_WriteChar+0xa0>)
 80004f2:	f7ff ff65 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80004f6:	e002      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
				default:
								break;
			}
		}
 80004f8:	bf00      	nop
 80004fa:	e000      	b.n	80004fe <CLCD_I2C_WriteChar+0x8a>
								break;
 80004fc:	bf00      	nop
	}
}
 80004fe:	bf00      	nop
 8000500:	3708      	adds	r7, #8
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	200001a3 	.word	0x200001a3
 800050c:	200001a4 	.word	0x200001a4
 8000510:	200001a0 	.word	0x200001a0
 8000514:	200001a8 	.word	0x200001a8

08000518 <CLCD_I2C_WriteString>:
void CLCD_I2C_WriteString(CLCD_I2C_Name* LCD, char *String)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
 8000520:	6039      	str	r1, [r7, #0]
	while (*String)
 8000522:	e04a      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
	{
	CurrentWriteChar=0;
 8000524:	4b2b      	ldr	r3, [pc, #172]	; (80005d4 <CLCD_I2C_WriteString+0xbc>)
 8000526:	2200      	movs	r2, #0
 8000528:	701a      	strb	r2, [r3, #0]
	for (uint8_t i=0;i<19-Xcursor+1;i++)
 800052a:	2300      	movs	r3, #0
 800052c:	73fb      	strb	r3, [r7, #15]
 800052e:	e00e      	b.n	800054e <CLCD_I2C_WriteString+0x36>
		{
			if (*String)
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	2b00      	cmp	r3, #0
 8000536:	d012      	beq.n	800055e <CLCD_I2C_WriteString+0x46>
			{
				CLCD_I2C_WriteChar(LCD, *String++);
 8000538:	683b      	ldr	r3, [r7, #0]
 800053a:	1c5a      	adds	r2, r3, #1
 800053c:	603a      	str	r2, [r7, #0]
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	4619      	mov	r1, r3
 8000542:	6878      	ldr	r0, [r7, #4]
 8000544:	f7ff ff96 	bl	8000474 <CLCD_I2C_WriteChar>
	for (uint8_t i=0;i<19-Xcursor+1;i++)
 8000548:	7bfb      	ldrb	r3, [r7, #15]
 800054a:	3301      	adds	r3, #1
 800054c:	73fb      	strb	r3, [r7, #15]
 800054e:	7bfa      	ldrb	r2, [r7, #15]
 8000550:	4b21      	ldr	r3, [pc, #132]	; (80005d8 <CLCD_I2C_WriteString+0xc0>)
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	f1c3 0314 	rsb	r3, r3, #20
 8000558:	429a      	cmp	r2, r3
 800055a:	dbe9      	blt.n	8000530 <CLCD_I2C_WriteString+0x18>
 800055c:	e000      	b.n	8000560 <CLCD_I2C_WriteString+0x48>
			}
			else break;
 800055e:	bf00      	nop
		}
		if (*String)
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	2b00      	cmp	r3, #0
 8000566:	d02d      	beq.n	80005c4 <CLCD_I2C_WriteString+0xac>
		{
			switch(currentline)
 8000568:	4b1c      	ldr	r3, [pc, #112]	; (80005dc <CLCD_I2C_WriteString+0xc4>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	2b03      	cmp	r3, #3
 800056e:	d823      	bhi.n	80005b8 <CLCD_I2C_WriteString+0xa0>
 8000570:	a201      	add	r2, pc, #4	; (adr r2, 8000578 <CLCD_I2C_WriteString+0x60>)
 8000572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000576:	bf00      	nop
 8000578:	08000589 	.word	0x08000589
 800057c:	08000595 	.word	0x08000595
 8000580:	080005a1 	.word	0x080005a1
 8000584:	080005ad 	.word	0x080005ad
			{
				case 0:	CLCD_I2C_SetCursor(&LCD1, 0, 1);
 8000588:	2201      	movs	r2, #1
 800058a:	2100      	movs	r1, #0
 800058c:	4814      	ldr	r0, [pc, #80]	; (80005e0 <CLCD_I2C_WriteString+0xc8>)
 800058e:	f7ff ff17 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 8000592:	e012      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
				case 1:	CLCD_I2C_SetCursor(&LCD1, 0, 2);
 8000594:	2202      	movs	r2, #2
 8000596:	2100      	movs	r1, #0
 8000598:	4811      	ldr	r0, [pc, #68]	; (80005e0 <CLCD_I2C_WriteString+0xc8>)
 800059a:	f7ff ff11 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 800059e:	e00c      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
				case 2:	CLCD_I2C_SetCursor(&LCD1, 0, 3);
 80005a0:	2203      	movs	r2, #3
 80005a2:	2100      	movs	r1, #0
 80005a4:	480e      	ldr	r0, [pc, #56]	; (80005e0 <CLCD_I2C_WriteString+0xc8>)
 80005a6:	f7ff ff0b 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80005aa:	e006      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
				case 3:	CLCD_I2C_SetCursor(&LCD1, 0, 0);
 80005ac:	2200      	movs	r2, #0
 80005ae:	2100      	movs	r1, #0
 80005b0:	480b      	ldr	r0, [pc, #44]	; (80005e0 <CLCD_I2C_WriteString+0xc8>)
 80005b2:	f7ff ff05 	bl	80003c0 <CLCD_I2C_SetCursor>
								break;
 80005b6:	e000      	b.n	80005ba <CLCD_I2C_WriteString+0xa2>
				default:
								break;
 80005b8:	bf00      	nop
	while (*String)
 80005ba:	683b      	ldr	r3, [r7, #0]
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d1b0      	bne.n	8000524 <CLCD_I2C_WriteString+0xc>
 80005c2:	e000      	b.n	80005c6 <CLCD_I2C_WriteString+0xae>
			}
		}
		else break;
 80005c4:	bf00      	nop

		}
	CurrentWriteChar=1;
 80005c6:	4b03      	ldr	r3, [pc, #12]	; (80005d4 <CLCD_I2C_WriteString+0xbc>)
 80005c8:	2201      	movs	r2, #1
 80005ca:	701a      	strb	r2, [r3, #0]
}
 80005cc:	bf00      	nop
 80005ce:	3710      	adds	r7, #16
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	200001a4 	.word	0x200001a4
 80005d8:	200001a1 	.word	0x200001a1
 80005dc:	200001a0 	.word	0x200001a0
 80005e0:	200001a8 	.word	0x200001a8

080005e4 <CLCD_I2C_Clear>:
void CLCD_I2C_Clear(CLCD_I2C_Name* LCD)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY, CLCD_COMMAND);
 80005ec:	2200      	movs	r2, #0
 80005ee:	2101      	movs	r1, #1
 80005f0:	6878      	ldr	r0, [r7, #4]
 80005f2:	f7ff fe1e 	bl	8000232 <CLCD_WriteI2C>
	CLCD_Delay(5);
 80005f6:	2005      	movs	r0, #5
 80005f8:	f7ff fe0e 	bl	8000218 <CLCD_Delay>
}
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}

08000604 <Check_Keypad_Column>:
  +) RETURN:
    -Keypad_Button_Values[Row-x][x+1]   : Keypad_Button_Values
    -KEYPAD_NOT_PRESSED                 : "\0" (Không ấn nút)
*/
static char Check_Keypad_Column(GPIO_ROW_TYPEDEF* ROW_KEY_PAD_main, uint8_t Row)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	460b      	mov	r3, r1
 800060e:	70fb      	strb	r3, [r7, #3]
	if(!HAL_GPIO_ReadPin(ROW_KEY_PAD_main->PORT.GPIO0, ROW_KEY_PAD_main->PIN.GPIO_PIN_A)) //If ROW_1 is LOW
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	8a1b      	ldrh	r3, [r3, #16]
 8000618:	4619      	mov	r1, r3
 800061a:	4610      	mov	r0, r2
 800061c:	f002 f9d8 	bl	80029d0 <HAL_GPIO_ReadPin>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d105      	bne.n	8000632 <Check_Keypad_Column+0x2e>
	{
		return Keypad_Button_Values[Row-1][0];
 8000626:	78fb      	ldrb	r3, [r7, #3]
 8000628:	3b01      	subs	r3, #1
 800062a:	4a1f      	ldr	r2, [pc, #124]	; (80006a8 <Check_Keypad_Column+0xa4>)
 800062c:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8000630:	e036      	b.n	80006a0 <Check_Keypad_Column+0x9c>
	}

	if(!HAL_GPIO_ReadPin(ROW_KEY_PAD_main->PORT.GPIO1, ROW_KEY_PAD_main->PIN.GPIO_PIN_B)) //If ROW_2 is LOW
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	685a      	ldr	r2, [r3, #4]
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	8a5b      	ldrh	r3, [r3, #18]
 800063a:	4619      	mov	r1, r3
 800063c:	4610      	mov	r0, r2
 800063e:	f002 f9c7 	bl	80029d0 <HAL_GPIO_ReadPin>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d106      	bne.n	8000656 <Check_Keypad_Column+0x52>
	{
		return Keypad_Button_Values[Row-1][1];
 8000648:	78fb      	ldrb	r3, [r7, #3]
 800064a:	3b01      	subs	r3, #1
 800064c:	4a16      	ldr	r2, [pc, #88]	; (80006a8 <Check_Keypad_Column+0xa4>)
 800064e:	009b      	lsls	r3, r3, #2
 8000650:	4413      	add	r3, r2
 8000652:	785b      	ldrb	r3, [r3, #1]
 8000654:	e024      	b.n	80006a0 <Check_Keypad_Column+0x9c>
	}

    if(!HAL_GPIO_ReadPin(ROW_KEY_PAD_main->PORT.GPIO2, ROW_KEY_PAD_main->PIN.GPIO_PIN_C)) //If ROW_3 is LOW
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	689a      	ldr	r2, [r3, #8]
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	8a9b      	ldrh	r3, [r3, #20]
 800065e:	4619      	mov	r1, r3
 8000660:	4610      	mov	r0, r2
 8000662:	f002 f9b5 	bl	80029d0 <HAL_GPIO_ReadPin>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d106      	bne.n	800067a <Check_Keypad_Column+0x76>
	{
		return Keypad_Button_Values[Row-1][2];
 800066c:	78fb      	ldrb	r3, [r7, #3]
 800066e:	3b01      	subs	r3, #1
 8000670:	4a0d      	ldr	r2, [pc, #52]	; (80006a8 <Check_Keypad_Column+0xa4>)
 8000672:	009b      	lsls	r3, r3, #2
 8000674:	4413      	add	r3, r2
 8000676:	789b      	ldrb	r3, [r3, #2]
 8000678:	e012      	b.n	80006a0 <Check_Keypad_Column+0x9c>
	}

	if(!HAL_GPIO_ReadPin(ROW_KEY_PAD_main->PORT.GPIO3, ROW_KEY_PAD_main->PIN.GPIO_PIN_D)) //If ROW_4 is LOW
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	68da      	ldr	r2, [r3, #12]
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	8adb      	ldrh	r3, [r3, #22]
 8000682:	4619      	mov	r1, r3
 8000684:	4610      	mov	r0, r2
 8000686:	f002 f9a3 	bl	80029d0 <HAL_GPIO_ReadPin>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d106      	bne.n	800069e <Check_Keypad_Column+0x9a>
	{
		return Keypad_Button_Values[Row-1][3];
 8000690:	78fb      	ldrb	r3, [r7, #3]
 8000692:	3b01      	subs	r3, #1
 8000694:	4a04      	ldr	r2, [pc, #16]	; (80006a8 <Check_Keypad_Column+0xa4>)
 8000696:	009b      	lsls	r3, r3, #2
 8000698:	4413      	add	r3, r2
 800069a:	78db      	ldrb	r3, [r3, #3]
 800069c:	e000      	b.n	80006a0 <Check_Keypad_Column+0x9c>
	}
	return KEYPAD_NOT_PRESSED;                   //If NO Key is pressed
 800069e:	2300      	movs	r3, #0
}
 80006a0:	4618      	mov	r0, r3
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	080069d4 	.word	0x080069d4

080006ac <KEYPAD_Read>:
  +) RETURN:
    -char check                                  	: const char Keypad_Button_Values[x][y]
    -KEYPAD_NOT_PRESSED                     		: '\0' {reason of failed)
*/
static char KEYPAD_Read(GPIO_COLUMN_TYPEDEF* COL_KEY_PAD, GPIO_ROW_TYPEDEF* ROW_KEY_PAD_main)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	6039      	str	r1, [r7, #0]
    char check = 0;
 80006b6:	2300      	movs	r3, #0
 80006b8:	73fb      	strb	r3, [r7, #15]
    /*Set COL_1 LOW and scan all the columns*/
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_RESET);
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	6818      	ldr	r0, [r3, #0]
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	8a1b      	ldrh	r3, [r3, #16]
 80006c2:	2200      	movs	r2, #0
 80006c4:	4619      	mov	r1, r3
 80006c6:	f002 f99a 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_SET);
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	6858      	ldr	r0, [r3, #4]
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	8a5b      	ldrh	r3, [r3, #18]
 80006d2:	2201      	movs	r2, #1
 80006d4:	4619      	mov	r1, r3
 80006d6:	f002 f992 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_SET);
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	6898      	ldr	r0, [r3, #8]
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	8a9b      	ldrh	r3, [r3, #20]
 80006e2:	2201      	movs	r2, #1
 80006e4:	4619      	mov	r1, r3
 80006e6:	f002 f98a 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_SET);
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	68d8      	ldr	r0, [r3, #12]
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	8adb      	ldrh	r3, [r3, #22]
 80006f2:	2201      	movs	r2, #1
 80006f4:	4619      	mov	r1, r3
 80006f6:	f002 f982 	bl	80029fe <HAL_GPIO_WritePin>
    check = Check_Keypad_Column(ROW_KEY_PAD_main, 1);
 80006fa:	2101      	movs	r1, #1
 80006fc:	6838      	ldr	r0, [r7, #0]
 80006fe:	f7ff ff81 	bl	8000604 <Check_Keypad_Column>
 8000702:	4603      	mov	r3, r0
 8000704:	73fb      	strb	r3, [r7, #15]
    if(check)
 8000706:	7bfb      	ldrb	r3, [r7, #15]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <KEYPAD_Read+0x64>
    {
    	return check;
 800070c:	7bfb      	ldrb	r3, [r7, #15]
 800070e:	e081      	b.n	8000814 <KEYPAD_Read+0x168>
    }
    /*Set COL_2 LOW and scan all the columns*/
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_SET);
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	6818      	ldr	r0, [r3, #0]
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	8a1b      	ldrh	r3, [r3, #16]
 8000718:	2201      	movs	r2, #1
 800071a:	4619      	mov	r1, r3
 800071c:	f002 f96f 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_RESET);
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	6858      	ldr	r0, [r3, #4]
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	8a5b      	ldrh	r3, [r3, #18]
 8000728:	2200      	movs	r2, #0
 800072a:	4619      	mov	r1, r3
 800072c:	f002 f967 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_SET);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	6898      	ldr	r0, [r3, #8]
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	8a9b      	ldrh	r3, [r3, #20]
 8000738:	2201      	movs	r2, #1
 800073a:	4619      	mov	r1, r3
 800073c:	f002 f95f 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_SET);
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	68d8      	ldr	r0, [r3, #12]
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	8adb      	ldrh	r3, [r3, #22]
 8000748:	2201      	movs	r2, #1
 800074a:	4619      	mov	r1, r3
 800074c:	f002 f957 	bl	80029fe <HAL_GPIO_WritePin>
    check = Check_Keypad_Column(ROW_KEY_PAD_main, 2);
 8000750:	2102      	movs	r1, #2
 8000752:	6838      	ldr	r0, [r7, #0]
 8000754:	f7ff ff56 	bl	8000604 <Check_Keypad_Column>
 8000758:	4603      	mov	r3, r0
 800075a:	73fb      	strb	r3, [r7, #15]
    if(check)
 800075c:	7bfb      	ldrb	r3, [r7, #15]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <KEYPAD_Read+0xba>
    {
    	return check;
 8000762:	7bfb      	ldrb	r3, [r7, #15]
 8000764:	e056      	b.n	8000814 <KEYPAD_Read+0x168>
    }
    /*Set COL_3 LOW and scan all the columns*/
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_SET);
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	6818      	ldr	r0, [r3, #0]
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	8a1b      	ldrh	r3, [r3, #16]
 800076e:	2201      	movs	r2, #1
 8000770:	4619      	mov	r1, r3
 8000772:	f002 f944 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_SET);
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	6858      	ldr	r0, [r3, #4]
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	8a5b      	ldrh	r3, [r3, #18]
 800077e:	2201      	movs	r2, #1
 8000780:	4619      	mov	r1, r3
 8000782:	f002 f93c 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_RESET);
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	6898      	ldr	r0, [r3, #8]
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	8a9b      	ldrh	r3, [r3, #20]
 800078e:	2200      	movs	r2, #0
 8000790:	4619      	mov	r1, r3
 8000792:	f002 f934 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_SET);
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	68d8      	ldr	r0, [r3, #12]
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	8adb      	ldrh	r3, [r3, #22]
 800079e:	2201      	movs	r2, #1
 80007a0:	4619      	mov	r1, r3
 80007a2:	f002 f92c 	bl	80029fe <HAL_GPIO_WritePin>
    check = Check_Keypad_Column(ROW_KEY_PAD_main, 3);
 80007a6:	2103      	movs	r1, #3
 80007a8:	6838      	ldr	r0, [r7, #0]
 80007aa:	f7ff ff2b 	bl	8000604 <Check_Keypad_Column>
 80007ae:	4603      	mov	r3, r0
 80007b0:	73fb      	strb	r3, [r7, #15]
    if(check)
 80007b2:	7bfb      	ldrb	r3, [r7, #15]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <KEYPAD_Read+0x110>
    {
    	return check;
 80007b8:	7bfb      	ldrb	r3, [r7, #15]
 80007ba:	e02b      	b.n	8000814 <KEYPAD_Read+0x168>
    }
    /*Set COL_4 LOW and scan all the columns*/
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_SET);
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	6818      	ldr	r0, [r3, #0]
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	8a1b      	ldrh	r3, [r3, #16]
 80007c4:	2201      	movs	r2, #1
 80007c6:	4619      	mov	r1, r3
 80007c8:	f002 f919 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_SET);
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	6858      	ldr	r0, [r3, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	8a5b      	ldrh	r3, [r3, #18]
 80007d4:	2201      	movs	r2, #1
 80007d6:	4619      	mov	r1, r3
 80007d8:	f002 f911 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_SET);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	6898      	ldr	r0, [r3, #8]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	8a9b      	ldrh	r3, [r3, #20]
 80007e4:	2201      	movs	r2, #1
 80007e6:	4619      	mov	r1, r3
 80007e8:	f002 f909 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_RESET);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	68d8      	ldr	r0, [r3, #12]
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	8adb      	ldrh	r3, [r3, #22]
 80007f4:	2200      	movs	r2, #0
 80007f6:	4619      	mov	r1, r3
 80007f8:	f002 f901 	bl	80029fe <HAL_GPIO_WritePin>
    check = Check_Keypad_Column(ROW_KEY_PAD_main, 4);
 80007fc:	2104      	movs	r1, #4
 80007fe:	6838      	ldr	r0, [r7, #0]
 8000800:	f7ff ff00 	bl	8000604 <Check_Keypad_Column>
 8000804:	4603      	mov	r3, r0
 8000806:	73fb      	strb	r3, [r7, #15]
    if(check)
 8000808:	7bfb      	ldrb	r3, [r7, #15]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <KEYPAD_Read+0x166>
    {
    	return check;
 800080e:	7bfb      	ldrb	r3, [r7, #15]
 8000810:	e000      	b.n	8000814 <KEYPAD_Read+0x168>
    }
    /*Key not pressed */
    return KEYPAD_NOT_PRESSED;
 8000812:	2300      	movs	r3, #0
}
 8000814:	4618      	mov	r0, r3
 8000816:	3710      	adds	r7, #16
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}

0800081c <KeyPad_Init>:
void KeyPad_Init(	GPIO_COLUMN_TYPEDEF* COL_KEY_PAD, GPIO_ROW_TYPEDEF* ROW_KEY_PAD,
					GPIO_TypeDef* C_port0, GPIO_TypeDef* C_port1, GPIO_TypeDef* C_port2, GPIO_TypeDef* C_port3,\
					uint16_t C_pin0, uint16_t C_pin1, uint16_t C_pin2, uint16_t C_pin3,\
					GPIO_TypeDef* R_port0, GPIO_TypeDef* R_port1, GPIO_TypeDef* R_port2, GPIO_TypeDef* R_port3,\
					uint16_t R_pin0, uint16_t R_pin1, uint16_t R_pin2, uint16_t R_pin3)
{
 800081c:	b480      	push	{r7}
 800081e:	b085      	sub	sp, #20
 8000820:	af00      	add	r7, sp, #0
 8000822:	60f8      	str	r0, [r7, #12]
 8000824:	60b9      	str	r1, [r7, #8]
 8000826:	607a      	str	r2, [r7, #4]
 8000828:	603b      	str	r3, [r7, #0]
	//OUTPUT
  COL_KEY_PAD->PORT.GPIO0 = C_port0;
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	687a      	ldr	r2, [r7, #4]
 800082e:	601a      	str	r2, [r3, #0]
  COL_KEY_PAD->PORT.GPIO1 = C_port1;
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	683a      	ldr	r2, [r7, #0]
 8000834:	605a      	str	r2, [r3, #4]
  COL_KEY_PAD->PORT.GPIO2 = C_port2;
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	69ba      	ldr	r2, [r7, #24]
 800083a:	609a      	str	r2, [r3, #8]
  COL_KEY_PAD->PORT.GPIO3 = C_port3;
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	69fa      	ldr	r2, [r7, #28]
 8000840:	60da      	str	r2, [r3, #12]

  COL_KEY_PAD->PIN.GPIO_PIN_A = C_pin0;
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	8c3a      	ldrh	r2, [r7, #32]
 8000846:	821a      	strh	r2, [r3, #16]
  COL_KEY_PAD->PIN.GPIO_PIN_B = C_pin1;
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800084c:	825a      	strh	r2, [r3, #18]
  COL_KEY_PAD->PIN.GPIO_PIN_C = C_pin2;
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000852:	829a      	strh	r2, [r3, #20]
  COL_KEY_PAD->PIN.GPIO_PIN_D = C_pin3;
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8000858:	82da      	strh	r2, [r3, #22]
  //INPUT
  ROW_KEY_PAD->PORT.GPIO0 = R_port0;
 800085a:	68bb      	ldr	r3, [r7, #8]
 800085c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800085e:	601a      	str	r2, [r3, #0]
  ROW_KEY_PAD->PORT.GPIO1 = R_port1;
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000864:	605a      	str	r2, [r3, #4]
  ROW_KEY_PAD->PORT.GPIO2 = R_port2;
 8000866:	68bb      	ldr	r3, [r7, #8]
 8000868:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800086a:	609a      	str	r2, [r3, #8]
  ROW_KEY_PAD->PORT.GPIO3 = R_port3;
 800086c:	68bb      	ldr	r3, [r7, #8]
 800086e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000870:	60da      	str	r2, [r3, #12]

  ROW_KEY_PAD->PIN.GPIO_PIN_A = R_pin0;
 8000872:	68bb      	ldr	r3, [r7, #8]
 8000874:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8000878:	821a      	strh	r2, [r3, #16]
  ROW_KEY_PAD->PIN.GPIO_PIN_B = R_pin1;
 800087a:	68bb      	ldr	r3, [r7, #8]
 800087c:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8000880:	825a      	strh	r2, [r3, #18]
  ROW_KEY_PAD->PIN.GPIO_PIN_C = R_pin2;
 8000882:	68bb      	ldr	r3, [r7, #8]
 8000884:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8000888:	829a      	strh	r2, [r3, #20]
  ROW_KEY_PAD->PIN.GPIO_PIN_D = R_pin3;
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8000890:	82da      	strh	r2, [r3, #22]
}
 8000892:	bf00      	nop
 8000894:	3714      	adds	r7, #20
 8000896:	46bd      	mov	sp, r7
 8000898:	bc80      	pop	{r7}
 800089a:	4770      	bx	lr

0800089c <KEYPAD_Handler>:



char KEYPAD_Handler(GPIO_COLUMN_TYPEDEF* COL_KEY_PAD, GPIO_ROW_TYPEDEF* ROW_KEY_PAD_main)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
 80008a4:	6039      	str	r1, [r7, #0]
	char key = KEYPAD_Read(COL_KEY_PAD, ROW_KEY_PAD_main);;
 80008a6:	6839      	ldr	r1, [r7, #0]
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f7ff feff 	bl	80006ac <KEYPAD_Read>
 80008ae:	4603      	mov	r3, r0
 80008b0:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO0, COL_KEY_PAD->PIN.GPIO_PIN_A, GPIO_PIN_RESET);
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	6818      	ldr	r0, [r3, #0]
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	8a1b      	ldrh	r3, [r3, #16]
 80008ba:	2200      	movs	r2, #0
 80008bc:	4619      	mov	r1, r3
 80008be:	f002 f89e 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO1, COL_KEY_PAD->PIN.GPIO_PIN_B, GPIO_PIN_RESET);
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	6858      	ldr	r0, [r3, #4]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	8a5b      	ldrh	r3, [r3, #18]
 80008ca:	2200      	movs	r2, #0
 80008cc:	4619      	mov	r1, r3
 80008ce:	f002 f896 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO2, COL_KEY_PAD->PIN.GPIO_PIN_C, GPIO_PIN_RESET);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	6898      	ldr	r0, [r3, #8]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	8a9b      	ldrh	r3, [r3, #20]
 80008da:	2200      	movs	r2, #0
 80008dc:	4619      	mov	r1, r3
 80008de:	f002 f88e 	bl	80029fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(COL_KEY_PAD->PORT.GPIO3, COL_KEY_PAD->PIN.GPIO_PIN_D, GPIO_PIN_RESET);
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	68d8      	ldr	r0, [r3, #12]
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	8adb      	ldrh	r3, [r3, #22]
 80008ea:	2200      	movs	r2, #0
 80008ec:	4619      	mov	r1, r3
 80008ee:	f002 f886 	bl	80029fe <HAL_GPIO_WritePin>
    return key;
 80008f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	3710      	adds	r7, #16
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}

080008fc <FET_74HC595_Init>:



void FET_74HC595_Init(	GPIO_TypeDef * DS_Port, GPIO_TypeDef * Shift_Port, GPIO_TypeDef * ST_Port, 			\
						uint16_t DS_Pin, uint16_t SH_Pin, uint16_t ST_Pin)									\
{
 80008fc:	b480      	push	{r7}
 80008fe:	b085      	sub	sp, #20
 8000900:	af00      	add	r7, sp, #0
 8000902:	60f8      	str	r0, [r7, #12]
 8000904:	60b9      	str	r1, [r7, #8]
 8000906:	607a      	str	r2, [r7, #4]
 8000908:	807b      	strh	r3, [r7, #2]
	IC74HC595_ST_Port		=	ST_Port;
 800090a:	4a0b      	ldr	r2, [pc, #44]	; (8000938 <FET_74HC595_Init+0x3c>)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	6013      	str	r3, [r2, #0]
	IC74hc595_DS_Port		= 	DS_Port;
 8000910:	4a0a      	ldr	r2, [pc, #40]	; (800093c <FET_74HC595_Init+0x40>)
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	6013      	str	r3, [r2, #0]
	IC74HC595_Shift_Port	=	Shift_Port;
 8000916:	4a0a      	ldr	r2, [pc, #40]	; (8000940 <FET_74HC595_Init+0x44>)
 8000918:	68bb      	ldr	r3, [r7, #8]
 800091a:	6013      	str	r3, [r2, #0]
	IC74HC595_ST_Pin		=	ST_Pin;
 800091c:	4a09      	ldr	r2, [pc, #36]	; (8000944 <FET_74HC595_Init+0x48>)
 800091e:	8bbb      	ldrh	r3, [r7, #28]
 8000920:	8013      	strh	r3, [r2, #0]
	IC74hc595_Shift_Pin		=	SH_Pin;
 8000922:	4a09      	ldr	r2, [pc, #36]	; (8000948 <FET_74HC595_Init+0x4c>)
 8000924:	8b3b      	ldrh	r3, [r7, #24]
 8000926:	8013      	strh	r3, [r2, #0]
	IC74hc595_DS_Pin		=	DS_Pin;
 8000928:	4a08      	ldr	r2, [pc, #32]	; (800094c <FET_74HC595_Init+0x50>)
 800092a:	887b      	ldrh	r3, [r7, #2]
 800092c:	8013      	strh	r3, [r2, #0]
}
 800092e:	bf00      	nop
 8000930:	3714      	adds	r7, #20
 8000932:	46bd      	mov	sp, r7
 8000934:	bc80      	pop	{r7}
 8000936:	4770      	bx	lr
 8000938:	200001b8 	.word	0x200001b8
 800093c:	200001bc 	.word	0x200001bc
 8000940:	200001c0 	.word	0x200001c0
 8000944:	200001c8 	.word	0x200001c8
 8000948:	200001c4 	.word	0x200001c4
 800094c:	200001c6 	.word	0x200001c6

08000950 <FET_74HC595_Set_Reset>:



void FET_74HC595_Set_Reset(uint16_t  tt)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
 8000956:	4603      	mov	r3, r0
 8000958:	80fb      	strh	r3, [r7, #6]
	uint16_t	tam 	= 	tt;
 800095a:	88fb      	ldrh	r3, [r7, #6]
 800095c:	81bb      	strh	r3, [r7, #12]
	uint8_t		i 		= 	0;
 800095e:	2300      	movs	r3, #0
 8000960:	73fb      	strb	r3, [r7, #15]
	for(i = 0; i < 8; i++)
 8000962:	2300      	movs	r3, #0
 8000964:	73fb      	strb	r3, [r7, #15]
 8000966:	e031      	b.n	80009cc <FET_74HC595_Set_Reset+0x7c>
	{
		if(tam & (0x80 >> i))
 8000968:	89ba      	ldrh	r2, [r7, #12]
 800096a:	7bfb      	ldrb	r3, [r7, #15]
 800096c:	2180      	movs	r1, #128	; 0x80
 800096e:	fa41 f303 	asr.w	r3, r1, r3
 8000972:	4013      	ands	r3, r2
 8000974:	2b00      	cmp	r3, #0
 8000976:	d008      	beq.n	800098a <FET_74HC595_Set_Reset+0x3a>
		{
			HAL_GPIO_WritePin(IC74hc595_DS_Port, IC74hc595_DS_Pin, GPIO_PIN_SET);
 8000978:	4b23      	ldr	r3, [pc, #140]	; (8000a08 <FET_74HC595_Set_Reset+0xb8>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4a23      	ldr	r2, [pc, #140]	; (8000a0c <FET_74HC595_Set_Reset+0xbc>)
 800097e:	8811      	ldrh	r1, [r2, #0]
 8000980:	2201      	movs	r2, #1
 8000982:	4618      	mov	r0, r3
 8000984:	f002 f83b 	bl	80029fe <HAL_GPIO_WritePin>
 8000988:	e007      	b.n	800099a <FET_74HC595_Set_Reset+0x4a>
		}
		else
		{
			HAL_GPIO_WritePin(IC74hc595_DS_Port, IC74hc595_DS_Pin, GPIO_PIN_RESET);
 800098a:	4b1f      	ldr	r3, [pc, #124]	; (8000a08 <FET_74HC595_Set_Reset+0xb8>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4a1f      	ldr	r2, [pc, #124]	; (8000a0c <FET_74HC595_Set_Reset+0xbc>)
 8000990:	8811      	ldrh	r1, [r2, #0]
 8000992:	2200      	movs	r2, #0
 8000994:	4618      	mov	r0, r3
 8000996:	f002 f832 	bl	80029fe <HAL_GPIO_WritePin>
		}
		HAL_GPIO_WritePin(IC74HC595_Shift_Port, IC74hc595_Shift_Pin ,GPIO_PIN_SET);
 800099a:	4b1d      	ldr	r3, [pc, #116]	; (8000a10 <FET_74HC595_Set_Reset+0xc0>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4a1d      	ldr	r2, [pc, #116]	; (8000a14 <FET_74HC595_Set_Reset+0xc4>)
 80009a0:	8811      	ldrh	r1, [r2, #0]
 80009a2:	2201      	movs	r2, #1
 80009a4:	4618      	mov	r0, r3
 80009a6:	f002 f82a 	bl	80029fe <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80009aa:	2001      	movs	r0, #1
 80009ac:	f001 fca8 	bl	8002300 <HAL_Delay>
		HAL_GPIO_WritePin(IC74HC595_Shift_Port, IC74hc595_Shift_Pin, GPIO_PIN_RESET);
 80009b0:	4b17      	ldr	r3, [pc, #92]	; (8000a10 <FET_74HC595_Set_Reset+0xc0>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a17      	ldr	r2, [pc, #92]	; (8000a14 <FET_74HC595_Set_Reset+0xc4>)
 80009b6:	8811      	ldrh	r1, [r2, #0]
 80009b8:	2200      	movs	r2, #0
 80009ba:	4618      	mov	r0, r3
 80009bc:	f002 f81f 	bl	80029fe <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80009c0:	2001      	movs	r0, #1
 80009c2:	f001 fc9d 	bl	8002300 <HAL_Delay>
	for(i = 0; i < 8; i++)
 80009c6:	7bfb      	ldrb	r3, [r7, #15]
 80009c8:	3301      	adds	r3, #1
 80009ca:	73fb      	strb	r3, [r7, #15]
 80009cc:	7bfb      	ldrb	r3, [r7, #15]
 80009ce:	2b07      	cmp	r3, #7
 80009d0:	d9ca      	bls.n	8000968 <FET_74HC595_Set_Reset+0x18>
	}
	HAL_GPIO_WritePin(IC74HC595_ST_Port, IC74HC595_ST_Pin, GPIO_PIN_SET);
 80009d2:	4b11      	ldr	r3, [pc, #68]	; (8000a18 <FET_74HC595_Set_Reset+0xc8>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	4a11      	ldr	r2, [pc, #68]	; (8000a1c <FET_74HC595_Set_Reset+0xcc>)
 80009d8:	8811      	ldrh	r1, [r2, #0]
 80009da:	2201      	movs	r2, #1
 80009dc:	4618      	mov	r0, r3
 80009de:	f002 f80e 	bl	80029fe <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80009e2:	2001      	movs	r0, #1
 80009e4:	f001 fc8c 	bl	8002300 <HAL_Delay>
	HAL_GPIO_WritePin(IC74HC595_ST_Port, IC74HC595_ST_Pin, GPIO_PIN_RESET);
 80009e8:	4b0b      	ldr	r3, [pc, #44]	; (8000a18 <FET_74HC595_Set_Reset+0xc8>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a0b      	ldr	r2, [pc, #44]	; (8000a1c <FET_74HC595_Set_Reset+0xcc>)
 80009ee:	8811      	ldrh	r1, [r2, #0]
 80009f0:	2200      	movs	r2, #0
 80009f2:	4618      	mov	r0, r3
 80009f4:	f002 f803 	bl	80029fe <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80009f8:	2001      	movs	r0, #1
 80009fa:	f001 fc81 	bl	8002300 <HAL_Delay>
}
 80009fe:	bf00      	nop
 8000a00:	3710      	adds	r7, #16
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	200001bc 	.word	0x200001bc
 8000a0c:	200001c6 	.word	0x200001c6
 8000a10:	200001c0 	.word	0x200001c0
 8000a14:	200001c4 	.word	0x200001c4
 8000a18:	200001b8 	.word	0x200001b8
 8000a1c:	200001c8 	.word	0x200001c8

08000a20 <handler_keyIN_enterKey_DisplayLCD>:




STATE_KEY handler_keyIN_enterKey_DisplayLCD(CLCD_I2C_Name* LCD_user, STATE_SELECT_BUTTON_HANDLER_TYPEDEF state_button, char* key, char* password)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	60f8      	str	r0, [r7, #12]
 8000a28:	607a      	str	r2, [r7, #4]
 8000a2a:	603b      	str	r3, [r7, #0]
 8000a2c:	460b      	mov	r3, r1
 8000a2e:	72fb      	strb	r3, [r7, #11]
	  if(*key != KEYPAD_NOT_PRESSED)	//when state_button = KEYPAD
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d06b      	beq.n	8000b10 <handler_keyIN_enterKey_DisplayLCD+0xf0>
	  {
		  if(enter_num_pass.signal_enter_pass == PROCESSING)	// Được thay đổi trong lcd_user.c
 8000a38:	4b38      	ldr	r3, [pc, #224]	; (8000b1c <handler_keyIN_enterKey_DisplayLCD+0xfc>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d130      	bne.n	8000aa2 <handler_keyIN_enterKey_DisplayLCD+0x82>
		  {
			  CLCD_I2C_SetCursor(LCD_user, row_key_password, 2);
 8000a40:	4b37      	ldr	r3, [pc, #220]	; (8000b20 <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	2202      	movs	r2, #2
 8000a46:	4619      	mov	r1, r3
 8000a48:	68f8      	ldr	r0, [r7, #12]
 8000a4a:	f7ff fcb9 	bl	80003c0 <CLCD_I2C_SetCursor>
			  CLCD_I2C_WriteChar(LCD_user, *key);
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	4619      	mov	r1, r3
 8000a54:	68f8      	ldr	r0, [r7, #12]
 8000a56:	f7ff fd0d 	bl	8000474 <CLCD_I2C_WriteChar>

			  password[row_key_password - ROW_BEGIN_KEPAD_PASS] = *key;
 8000a5a:	4b31      	ldr	r3, [pc, #196]	; (8000b20 <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	3b09      	subs	r3, #9
 8000a60:	683a      	ldr	r2, [r7, #0]
 8000a62:	4413      	add	r3, r2
 8000a64:	687a      	ldr	r2, [r7, #4]
 8000a66:	7812      	ldrb	r2, [r2, #0]
 8000a68:	701a      	strb	r2, [r3, #0]
			  row_key_password++;
 8000a6a:	4b2d      	ldr	r3, [pc, #180]	; (8000b20 <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	3301      	adds	r3, #1
 8000a70:	b2da      	uxtb	r2, r3
 8000a72:	4b2b      	ldr	r3, [pc, #172]	; (8000b20 <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000a74:	701a      	strb	r2, [r3, #0]
			  *key = KEYPAD_NOT_PRESSED;
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	2200      	movs	r2, #0
 8000a7a:	701a      	strb	r2, [r3, #0]

			  if(row_key_password > SIZE_ROW_PASS)
 8000a7c:	4b28      	ldr	r3, [pc, #160]	; (8000b20 <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	2b0d      	cmp	r3, #13
 8000a82:	d90c      	bls.n	8000a9e <handler_keyIN_enterKey_DisplayLCD+0x7e>
			  {
				  state_button = BUTTON;
 8000a84:	2301      	movs	r3, #1
 8000a86:	72fb      	strb	r3, [r7, #11]
				  /*Neu Mang hinh nhap du 5 so*/
				  /*reset mang hinh*/
				  CLCD_I2C_Clear(LCD_user);
 8000a88:	68f8      	ldr	r0, [r7, #12]
 8000a8a:	f7ff fdab 	bl	80005e4 <CLCD_I2C_Clear>

				  state_star_pass = STAR;
 8000a8e:	4b25      	ldr	r3, [pc, #148]	; (8000b24 <handler_keyIN_enterKey_DisplayLCD+0x104>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	701a      	strb	r2, [r3, #0]
				  row_key_password = ROW_BEGIN_KEPAD_PASS;
 8000a94:	4b22      	ldr	r3, [pc, #136]	; (8000b20 <handler_keyIN_enterKey_DisplayLCD+0x100>)
 8000a96:	2209      	movs	r2, #9
 8000a98:	701a      	strb	r2, [r3, #0]
				  return KEY_OK;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	e039      	b.n	8000b12 <handler_keyIN_enterKey_DisplayLCD+0xf2>
			  }
			  else
			  {
				  return KEY_NOT;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	e037      	b.n	8000b12 <handler_keyIN_enterKey_DisplayLCD+0xf2>
			  }
		  }/*END if(enter_num_pass.signal_enter_pass == PROCESSING)*/
		  else if(enter_num_pass.signal_enter_num == PROCESSING)
 8000aa2:	4b1e      	ldr	r3, [pc, #120]	; (8000b1c <handler_keyIN_enterKey_DisplayLCD+0xfc>)
 8000aa4:	785b      	ldrb	r3, [r3, #1]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d130      	bne.n	8000b0c <handler_keyIN_enterKey_DisplayLCD+0xec>
		  {
			  CLCD_I2C_SetCursor(LCD_user, row_key_num, 1);
 8000aaa:	4b1f      	ldr	r3, [pc, #124]	; (8000b28 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	2201      	movs	r2, #1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	68f8      	ldr	r0, [r7, #12]
 8000ab4:	f7ff fc84 	bl	80003c0 <CLCD_I2C_SetCursor>
			  CLCD_I2C_WriteChar(LCD_user, *key);
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	4619      	mov	r1, r3
 8000abe:	68f8      	ldr	r0, [r7, #12]
 8000ac0:	f7ff fcd8 	bl	8000474 <CLCD_I2C_WriteChar>

			  password[row_key_num - ROW_BEGIN_KEPAD_NUM] = *key;
 8000ac4:	4b18      	ldr	r3, [pc, #96]	; (8000b28 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	3b09      	subs	r3, #9
 8000aca:	683a      	ldr	r2, [r7, #0]
 8000acc:	4413      	add	r3, r2
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	7812      	ldrb	r2, [r2, #0]
 8000ad2:	701a      	strb	r2, [r3, #0]
			  row_key_num++;
 8000ad4:	4b14      	ldr	r3, [pc, #80]	; (8000b28 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	3301      	adds	r3, #1
 8000ada:	b2da      	uxtb	r2, r3
 8000adc:	4b12      	ldr	r3, [pc, #72]	; (8000b28 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 8000ade:	701a      	strb	r2, [r3, #0]
			  *key = KEYPAD_NOT_PRESSED;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	701a      	strb	r2, [r3, #0]

			  if(row_key_num > SIZE_ROW_NUM)
 8000ae6:	4b10      	ldr	r3, [pc, #64]	; (8000b28 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	2b09      	cmp	r3, #9
 8000aec:	d90c      	bls.n	8000b08 <handler_keyIN_enterKey_DisplayLCD+0xe8>
			  {
				  state_button = BUTTON;
 8000aee:	2301      	movs	r3, #1
 8000af0:	72fb      	strb	r3, [r7, #11]
				  /*Neu Mang hinh nhap du 5 so*/
				  /*reset mang hinh*/
				  CLCD_I2C_Clear(LCD_user);
 8000af2:	68f8      	ldr	r0, [r7, #12]
 8000af4:	f7ff fd76 	bl	80005e4 <CLCD_I2C_Clear>

				  state_star_pass = STAR;
 8000af8:	4b0a      	ldr	r3, [pc, #40]	; (8000b24 <handler_keyIN_enterKey_DisplayLCD+0x104>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	701a      	strb	r2, [r3, #0]
				  row_key_num = ROW_BEGIN_KEPAD_NUM;
 8000afe:	4b0a      	ldr	r3, [pc, #40]	; (8000b28 <handler_keyIN_enterKey_DisplayLCD+0x108>)
 8000b00:	2209      	movs	r2, #9
 8000b02:	701a      	strb	r2, [r3, #0]
				  return KEY_OK;
 8000b04:	2301      	movs	r3, #1
 8000b06:	e004      	b.n	8000b12 <handler_keyIN_enterKey_DisplayLCD+0xf2>
			  }
			  else
			  {
				  return KEY_NOT;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	e002      	b.n	8000b12 <handler_keyIN_enterKey_DisplayLCD+0xf2>
			  }
		  }/*END if(enter_num_pass.signal_enter_num == PROCESSING)*/
		  else
		  {
			  return KEY_NOT;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	e000      	b.n	8000b12 <handler_keyIN_enterKey_DisplayLCD+0xf2>
		  }
	  }/*END if(*key != KEYPAD_NOT_PRESSED)*/
	  else
	  {
		  return KEY_NOT;
 8000b10:	2300      	movs	r3, #0
	  }
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3710      	adds	r7, #16
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	200000b0 	.word	0x200000b0
 8000b20:	20000002 	.word	0x20000002
 8000b24:	200001d0 	.word	0x200001d0
 8000b28:	20000001 	.word	0x20000001

08000b2c <handler_keyIN_CheckPIN_NUM>:



STATE_HANDLER handler_keyIN_CheckPIN_NUM(char * num_pin_buffer, uint8_t* num)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
 8000b34:	6039      	str	r1, [r7, #0]
	static uint8_t counter = 0;
	if(enter_num_pass.signal_enter_num == PROCESSING)	// Nếu nhấn nút nhập num
 8000b36:	4b47      	ldr	r3, [pc, #284]	; (8000c54 <handler_keyIN_CheckPIN_NUM+0x128>)
 8000b38:	785b      	ldrb	r3, [r3, #1]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d137      	bne.n	8000bae <handler_keyIN_CheckPIN_NUM+0x82>
	{
		counter = 0;
 8000b3e:	4b46      	ldr	r3, [pc, #280]	; (8000c58 <handler_keyIN_CheckPIN_NUM+0x12c>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	701a      	strb	r2, [r3, #0]
		num_ok = 0;
 8000b44:	4b45      	ldr	r3, [pc, #276]	; (8000c5c <handler_keyIN_CheckPIN_NUM+0x130>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	701a      	strb	r2, [r3, #0]
		enter_num_pass.signal_enter_num = NOT_DONE;
 8000b4a:	4b42      	ldr	r3, [pc, #264]	; (8000c54 <handler_keyIN_CheckPIN_NUM+0x128>)
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	705a      	strb	r2, [r3, #1]
		for(uint8_t j = 0; j < 7; j++)
 8000b50:	2300      	movs	r3, #0
 8000b52:	73fb      	strb	r3, [r7, #15]
 8000b54:	e016      	b.n	8000b84 <handler_keyIN_CheckPIN_NUM+0x58>
		{
			if(strstr(num_pin_buffer, jagged_num[j]) != NULL)		// Check num
 8000b56:	7bfb      	ldrb	r3, [r7, #15]
 8000b58:	4a41      	ldr	r2, [pc, #260]	; (8000c60 <handler_keyIN_CheckPIN_NUM+0x134>)
 8000b5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b5e:	4619      	mov	r1, r3
 8000b60:	6878      	ldr	r0, [r7, #4]
 8000b62:	f004 fbf5 	bl	8005350 <strstr>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d008      	beq.n	8000b7e <handler_keyIN_CheckPIN_NUM+0x52>
			{
				num_ok = j;
 8000b6c:	4a3b      	ldr	r2, [pc, #236]	; (8000c5c <handler_keyIN_CheckPIN_NUM+0x130>)
 8000b6e:	7bfb      	ldrb	r3, [r7, #15]
 8000b70:	7013      	strb	r3, [r2, #0]
				counter++;	// VD: Nhập đúng pass nằm ở stt1, thì counter = 1
 8000b72:	4b39      	ldr	r3, [pc, #228]	; (8000c58 <handler_keyIN_CheckPIN_NUM+0x12c>)
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	3301      	adds	r3, #1
 8000b78:	b2da      	uxtb	r2, r3
 8000b7a:	4b37      	ldr	r3, [pc, #220]	; (8000c58 <handler_keyIN_CheckPIN_NUM+0x12c>)
 8000b7c:	701a      	strb	r2, [r3, #0]
		for(uint8_t j = 0; j < 7; j++)
 8000b7e:	7bfb      	ldrb	r3, [r7, #15]
 8000b80:	3301      	adds	r3, #1
 8000b82:	73fb      	strb	r3, [r7, #15]
 8000b84:	7bfb      	ldrb	r3, [r7, #15]
 8000b86:	2b06      	cmp	r3, #6
 8000b88:	d9e5      	bls.n	8000b56 <handler_keyIN_CheckPIN_NUM+0x2a>
			}
		}
		if(counter == 0)
 8000b8a:	4b33      	ldr	r3, [pc, #204]	; (8000c58 <handler_keyIN_CheckPIN_NUM+0x12c>)
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d107      	bne.n	8000ba2 <handler_keyIN_CheckPIN_NUM+0x76>
		{
			*num = 0;
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	2200      	movs	r2, #0
 8000b96:	701a      	strb	r2, [r3, #0]
			num_ok = 0;
 8000b98:	4b30      	ldr	r3, [pc, #192]	; (8000c5c <handler_keyIN_CheckPIN_NUM+0x130>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	701a      	strb	r2, [r3, #0]
			return NUM_NONE;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	e053      	b.n	8000c4a <handler_keyIN_CheckPIN_NUM+0x11e>
		}
		else
		{
			*num = counter;
 8000ba2:	4b2d      	ldr	r3, [pc, #180]	; (8000c58 <handler_keyIN_CheckPIN_NUM+0x12c>)
 8000ba4:	781a      	ldrb	r2, [r3, #0]
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	701a      	strb	r2, [r3, #0]
			return NUM_OKE;
 8000baa:	2300      	movs	r3, #0
 8000bac:	e04d      	b.n	8000c4a <handler_keyIN_CheckPIN_NUM+0x11e>
		}
	}
	else if(enter_num_pass.signal_enter_pass == PROCESSING && counter != 0)	// Nếu nhấn nút nhập pass, nhập đúng num
 8000bae:	4b29      	ldr	r3, [pc, #164]	; (8000c54 <handler_keyIN_CheckPIN_NUM+0x128>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d13c      	bne.n	8000c30 <handler_keyIN_CheckPIN_NUM+0x104>
 8000bb6:	4b28      	ldr	r3, [pc, #160]	; (8000c58 <handler_keyIN_CheckPIN_NUM+0x12c>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d038      	beq.n	8000c30 <handler_keyIN_CheckPIN_NUM+0x104>
	{
		enter_num_pass.signal_enter_pass = NOT_DONE;
 8000bbe:	4b25      	ldr	r3, [pc, #148]	; (8000c54 <handler_keyIN_CheckPIN_NUM+0x128>)
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	701a      	strb	r2, [r3, #0]
		if(strstr(num_pin_buffer, jagged_pass[num_ok]) != NULL) 	// Check pass
 8000bc4:	4b25      	ldr	r3, [pc, #148]	; (8000c5c <handler_keyIN_CheckPIN_NUM+0x130>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	461a      	mov	r2, r3
 8000bca:	4b26      	ldr	r3, [pc, #152]	; (8000c64 <handler_keyIN_CheckPIN_NUM+0x138>)
 8000bcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	6878      	ldr	r0, [r7, #4]
 8000bd4:	f004 fbbc 	bl	8005350 <strstr>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d012      	beq.n	8000c04 <handler_keyIN_CheckPIN_NUM+0xd8>
		{
			/*Reset*/
			for(uint8_t i = 0; i < sizeof(num_pin_buffer); i++)
 8000bde:	2300      	movs	r3, #0
 8000be0:	73bb      	strb	r3, [r7, #14]
 8000be2:	e007      	b.n	8000bf4 <handler_keyIN_CheckPIN_NUM+0xc8>
			{
				num_pin_buffer[i] = 0;
 8000be4:	7bbb      	ldrb	r3, [r7, #14]
 8000be6:	687a      	ldr	r2, [r7, #4]
 8000be8:	4413      	add	r3, r2
 8000bea:	2200      	movs	r2, #0
 8000bec:	701a      	strb	r2, [r3, #0]
			for(uint8_t i = 0; i < sizeof(num_pin_buffer); i++)
 8000bee:	7bbb      	ldrb	r3, [r7, #14]
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	73bb      	strb	r3, [r7, #14]
 8000bf4:	7bbb      	ldrb	r3, [r7, #14]
 8000bf6:	2b03      	cmp	r3, #3
 8000bf8:	d9f4      	bls.n	8000be4 <handler_keyIN_CheckPIN_NUM+0xb8>
			}
			/*Nhập ""ĐÚNG"" NUM-PIN: Thực hiện lệnh dưới*/
			Index_mode = INDEX_MODE_OKE_PASS;
 8000bfa:	4b1b      	ldr	r3, [pc, #108]	; (8000c68 <handler_keyIN_CheckPIN_NUM+0x13c>)
 8000bfc:	2203      	movs	r2, #3
 8000bfe:	701a      	strb	r2, [r3, #0]
			return PASS_OKE;
 8000c00:	2302      	movs	r3, #2
 8000c02:	e022      	b.n	8000c4a <handler_keyIN_CheckPIN_NUM+0x11e>
		}
		else
		{
			/*Reset*/
			*num = 0;
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	2200      	movs	r2, #0
 8000c08:	701a      	strb	r2, [r3, #0]
			for(uint8_t i = 0; i < sizeof(num_pin_buffer); i++)
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	737b      	strb	r3, [r7, #13]
 8000c0e:	e007      	b.n	8000c20 <handler_keyIN_CheckPIN_NUM+0xf4>
			{
				num_pin_buffer[i] = 0;
 8000c10:	7b7b      	ldrb	r3, [r7, #13]
 8000c12:	687a      	ldr	r2, [r7, #4]
 8000c14:	4413      	add	r3, r2
 8000c16:	2200      	movs	r2, #0
 8000c18:	701a      	strb	r2, [r3, #0]
			for(uint8_t i = 0; i < sizeof(num_pin_buffer); i++)
 8000c1a:	7b7b      	ldrb	r3, [r7, #13]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	737b      	strb	r3, [r7, #13]
 8000c20:	7b7b      	ldrb	r3, [r7, #13]
 8000c22:	2b03      	cmp	r3, #3
 8000c24:	d9f4      	bls.n	8000c10 <handler_keyIN_CheckPIN_NUM+0xe4>
			}
			/*Nhập ""SAI"" NUM-PIN: Thực hiện lệnh dưới*/
			Index_mode = INDEX_MODE_NO_OKE_PASS;
 8000c26:	4b10      	ldr	r3, [pc, #64]	; (8000c68 <handler_keyIN_CheckPIN_NUM+0x13c>)
 8000c28:	2204      	movs	r2, #4
 8000c2a:	701a      	strb	r2, [r3, #0]
			return PASS_NONE;
 8000c2c:	2303      	movs	r3, #3
 8000c2e:	e00c      	b.n	8000c4a <handler_keyIN_CheckPIN_NUM+0x11e>
		}
	}
	else
	{
		*num = 0;
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	2200      	movs	r2, #0
 8000c34:	701a      	strb	r2, [r3, #0]
		enter_num_pass.signal_enter_num = NOT_DONE;
 8000c36:	4b07      	ldr	r3, [pc, #28]	; (8000c54 <handler_keyIN_CheckPIN_NUM+0x128>)
 8000c38:	2201      	movs	r2, #1
 8000c3a:	705a      	strb	r2, [r3, #1]
		enter_num_pass.signal_enter_pass = NOT_DONE;
 8000c3c:	4b05      	ldr	r3, [pc, #20]	; (8000c54 <handler_keyIN_CheckPIN_NUM+0x128>)
 8000c3e:	2201      	movs	r2, #1
 8000c40:	701a      	strb	r2, [r3, #0]
		Index_mode = INDEX_MODE_NO_OKE_PASS;
 8000c42:	4b09      	ldr	r3, [pc, #36]	; (8000c68 <handler_keyIN_CheckPIN_NUM+0x13c>)
 8000c44:	2204      	movs	r2, #4
 8000c46:	701a      	strb	r2, [r3, #0]
		return NUM_PASS_NONE;
 8000c48:	2304      	movs	r3, #4
	}
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3710      	adds	r7, #16
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	200000b0 	.word	0x200000b0
 8000c58:	200001cc 	.word	0x200001cc
 8000c5c:	200001cb 	.word	0x200001cb
 8000c60:	2000003c 	.word	0x2000003c
 8000c64:	20000090 	.word	0x20000090
 8000c68:	200001d1 	.word	0x200001d1

08000c6c <lcd_user_display>:
    -STATUS_DISPLAY_TYPEDEF status_display         : STATUS_1 -> STATUS_7
  +) RETURN:
    -void
*/
static void lcd_user_display(CLCD_I2C_Name* LCD_user, STATUS_DISPLAY_TYPEDEF status_display)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
 8000c74:	460b      	mov	r3, r1
 8000c76:	70fb      	strb	r3, [r7, #3]
	if(language == ENGLISH)
 8000c78:	4bb3      	ldr	r3, [pc, #716]	; (8000f48 <lcd_user_display+0x2dc>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	2b01      	cmp	r3, #1
 8000c7e:	f040 810d 	bne.w	8000e9c <lcd_user_display+0x230>
	{
		if(status_display == STATUS_BEGIN)
 8000c82:	78fb      	ldrb	r3, [r7, #3]
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d124      	bne.n	8000cd2 <lcd_user_display+0x66>
		{
			// dislay hello ! Status_Display=0
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000c88:	2200      	movs	r2, #0
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	6878      	ldr	r0, [r7, #4]
 8000c8e:	f7ff fb97 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TRUONG DHBK-DHDN");
 8000c92:	49ae      	ldr	r1, [pc, #696]	; (8000f4c <lcd_user_display+0x2e0>)
 8000c94:	6878      	ldr	r0, [r7, #4]
 8000c96:	f7ff fc3f 	bl	8000518 <CLCD_I2C_WriteString>

			CLCD_I2C_SetCursor(LCD_user, 4, 1);
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	2104      	movs	r1, #4
 8000c9e:	6878      	ldr	r0, [r7, #4]
 8000ca0:	f7ff fb8e 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"SV-NV-KH");
 8000ca4:	49aa      	ldr	r1, [pc, #680]	; (8000f50 <lcd_user_display+0x2e4>)
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	f7ff fc36 	bl	8000518 <CLCD_I2C_WriteString>

			CLCD_I2C_SetCursor(LCD_user, 4, 2);
 8000cac:	2202      	movs	r2, #2
 8000cae:	2104      	movs	r1, #4
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f7ff fb85 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TU THUOC");
 8000cb6:	49a7      	ldr	r1, [pc, #668]	; (8000f54 <lcd_user_display+0x2e8>)
 8000cb8:	6878      	ldr	r0, [r7, #4]
 8000cba:	f7ff fc2d 	bl	8000518 <CLCD_I2C_WriteString>

			CLCD_I2C_SetCursor(LCD_user, 2, 3);
 8000cbe:	2203      	movs	r2, #3
 8000cc0:	2102      	movs	r1, #2
 8000cc2:	6878      	ldr	r0, [r7, #4]
 8000cc4:	f7ff fb7c 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Press \"Enter\"!");
 8000cc8:	49a3      	ldr	r1, [pc, #652]	; (8000f58 <lcd_user_display+0x2ec>)
 8000cca:	6878      	ldr	r0, [r7, #4]
 8000ccc:	f7ff fc24 	bl	8000518 <CLCD_I2C_WriteString>

			CLCD_I2C_SetCursor(LCD_user, 0, 3);
			CLCD_I2C_WriteString(LCD_user,"-EXIT");
		}
	}/*END if(language == ENGLISH)*/
}
 8000cd0:	e233      	b.n	800113a <lcd_user_display+0x4ce>
		else if(status_display == STATUS_MENU)
 8000cd2:	78fb      	ldrb	r3, [r7, #3]
 8000cd4:	2b02      	cmp	r3, #2
 8000cd6:	d124      	bne.n	8000d22 <lcd_user_display+0xb6>
			CLCD_I2C_SetCursor(LCD_user, 3, 0);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	2103      	movs	r1, #3
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	f7ff fb6f 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"SELECT MODE");
 8000ce2:	499e      	ldr	r1, [pc, #632]	; (8000f5c <lcd_user_display+0x2f0>)
 8000ce4:	6878      	ldr	r0, [r7, #4]
 8000ce6:	f7ff fc17 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000cea:	2201      	movs	r2, #1
 8000cec:	2100      	movs	r1, #0
 8000cee:	6878      	ldr	r0, [r7, #4]
 8000cf0:	f7ff fb66 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Language");
 8000cf4:	499a      	ldr	r1, [pc, #616]	; (8000f60 <lcd_user_display+0x2f4>)
 8000cf6:	6878      	ldr	r0, [r7, #4]
 8000cf8:	f7ff fc0e 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000cfc:	2202      	movs	r2, #2
 8000cfe:	2100      	movs	r1, #0
 8000d00:	6878      	ldr	r0, [r7, #4]
 8000d02:	f7ff fb5d 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Enter password");
 8000d06:	4997      	ldr	r1, [pc, #604]	; (8000f64 <lcd_user_display+0x2f8>)
 8000d08:	6878      	ldr	r0, [r7, #4]
 8000d0a:	f7ff fc05 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000d0e:	2203      	movs	r2, #3
 8000d10:	2100      	movs	r1, #0
 8000d12:	6878      	ldr	r0, [r7, #4]
 8000d14:	f7ff fb54 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Exit");
 8000d18:	4993      	ldr	r1, [pc, #588]	; (8000f68 <lcd_user_display+0x2fc>)
 8000d1a:	6878      	ldr	r0, [r7, #4]
 8000d1c:	f7ff fbfc 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000d20:	e20b      	b.n	800113a <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN)							// PASSWORD
 8000d22:	78fb      	ldrb	r3, [r7, #3]
 8000d24:	2b03      	cmp	r3, #3
 8000d26:	d152      	bne.n	8000dce <lcd_user_display+0x162>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000d28:	2200      	movs	r2, #0
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	6878      	ldr	r0, [r7, #4]
 8000d2e:	f7ff fb47 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Information:");
 8000d32:	498e      	ldr	r1, [pc, #568]	; (8000f6c <lcd_user_display+0x300>)
 8000d34:	6878      	ldr	r0, [r7, #4]
 8000d36:	f7ff fbef 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	6878      	ldr	r0, [r7, #4]
 8000d40:	f7ff fb3e 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-NUM:");
 8000d44:	498a      	ldr	r1, [pc, #552]	; (8000f70 <lcd_user_display+0x304>)
 8000d46:	6878      	ldr	r0, [r7, #4]
 8000d48:	f7ff fbe6 	bl	8000518 <CLCD_I2C_WriteString>
			if(state_star_pass == STAR)
 8000d4c:	4b89      	ldr	r3, [pc, #548]	; (8000f74 <lcd_user_display+0x308>)
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d109      	bne.n	8000d68 <lcd_user_display+0xfc>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_NUM - 1, 1);
 8000d54:	2201      	movs	r2, #1
 8000d56:	2108      	movs	r1, #8
 8000d58:	6878      	ldr	r0, [r7, #4]
 8000d5a:	f7ff fb31 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">*");
 8000d5e:	4986      	ldr	r1, [pc, #536]	; (8000f78 <lcd_user_display+0x30c>)
 8000d60:	6878      	ldr	r0, [r7, #4]
 8000d62:	f7ff fbd9 	bl	8000518 <CLCD_I2C_WriteString>
 8000d66:	e008      	b.n	8000d7a <lcd_user_display+0x10e>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_NUM - 1, 1);
 8000d68:	2201      	movs	r2, #1
 8000d6a:	2108      	movs	r1, #8
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f7ff fb27 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">");
 8000d72:	4982      	ldr	r1, [pc, #520]	; (8000f7c <lcd_user_display+0x310>)
 8000d74:	6878      	ldr	r0, [r7, #4]
 8000d76:	f7ff fbcf 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000d7a:	2202      	movs	r2, #2
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f7ff fb1e 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-PIN: ");
 8000d84:	497e      	ldr	r1, [pc, #504]	; (8000f80 <lcd_user_display+0x314>)
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f7ff fbc6 	bl	8000518 <CLCD_I2C_WriteString>
			if(state_star_pass == STAR)
 8000d8c:	4b79      	ldr	r3, [pc, #484]	; (8000f74 <lcd_user_display+0x308>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d109      	bne.n	8000da8 <lcd_user_display+0x13c>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_PASS - 1, 2);
 8000d94:	2202      	movs	r2, #2
 8000d96:	2108      	movs	r1, #8
 8000d98:	6878      	ldr	r0, [r7, #4]
 8000d9a:	f7ff fb11 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">*****");
 8000d9e:	4979      	ldr	r1, [pc, #484]	; (8000f84 <lcd_user_display+0x318>)
 8000da0:	6878      	ldr	r0, [r7, #4]
 8000da2:	f7ff fbb9 	bl	8000518 <CLCD_I2C_WriteString>
 8000da6:	e008      	b.n	8000dba <lcd_user_display+0x14e>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_PASS - 1, 2);
 8000da8:	2202      	movs	r2, #2
 8000daa:	2108      	movs	r1, #8
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f7ff fb07 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">");
 8000db2:	4972      	ldr	r1, [pc, #456]	; (8000f7c <lcd_user_display+0x310>)
 8000db4:	6878      	ldr	r0, [r7, #4]
 8000db6:	f7ff fbaf 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000dba:	2203      	movs	r2, #3
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	f7ff fafe 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Exit");
 8000dc4:	4968      	ldr	r1, [pc, #416]	; (8000f68 <lcd_user_display+0x2fc>)
 8000dc6:	6878      	ldr	r0, [r7, #4]
 8000dc8:	f7ff fba6 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000dcc:	e1b5      	b.n	800113a <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN_OK)
 8000dce:	78fb      	ldrb	r3, [r7, #3]
 8000dd0:	2b04      	cmp	r3, #4
 8000dd2:	d11b      	bne.n	8000e0c <lcd_user_display+0x1a0>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	6878      	ldr	r0, [r7, #4]
 8000dda:	f7ff faf1 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Password OKE!");
 8000dde:	496a      	ldr	r1, [pc, #424]	; (8000f88 <lcd_user_display+0x31c>)
 8000de0:	6878      	ldr	r0, [r7, #4]
 8000de2:	f7ff fb99 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000de6:	2201      	movs	r2, #1
 8000de8:	2100      	movs	r1, #0
 8000dea:	6878      	ldr	r0, [r7, #4]
 8000dec:	f7ff fae8 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Wait few ");
 8000df0:	4966      	ldr	r1, [pc, #408]	; (8000f8c <lcd_user_display+0x320>)
 8000df2:	6878      	ldr	r0, [r7, #4]
 8000df4:	f7ff fb90 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 3, 2);
 8000df8:	2202      	movs	r2, #2
 8000dfa:	2103      	movs	r1, #3
 8000dfc:	6878      	ldr	r0, [r7, #4]
 8000dfe:	f7ff fadf 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"minutes...");
 8000e02:	4963      	ldr	r1, [pc, #396]	; (8000f90 <lcd_user_display+0x324>)
 8000e04:	6878      	ldr	r0, [r7, #4]
 8000e06:	f7ff fb87 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000e0a:	e196      	b.n	800113a <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN_FAIL)
 8000e0c:	78fb      	ldrb	r3, [r7, #3]
 8000e0e:	2b05      	cmp	r3, #5
 8000e10:	d11b      	bne.n	8000e4a <lcd_user_display+0x1de>
		  CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000e12:	2200      	movs	r2, #0
 8000e14:	2100      	movs	r1, #0
 8000e16:	6878      	ldr	r0, [r7, #4]
 8000e18:	f7ff fad2 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"Password FAIL!");
 8000e1c:	495d      	ldr	r1, [pc, #372]	; (8000f94 <lcd_user_display+0x328>)
 8000e1e:	6878      	ldr	r0, [r7, #4]
 8000e20:	f7ff fb7a 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000e24:	2201      	movs	r2, #1
 8000e26:	2100      	movs	r1, #0
 8000e28:	6878      	ldr	r0, [r7, #4]
 8000e2a:	f7ff fac9 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"\"Enter\" to enter");
 8000e2e:	495a      	ldr	r1, [pc, #360]	; (8000f98 <lcd_user_display+0x32c>)
 8000e30:	6878      	ldr	r0, [r7, #4]
 8000e32:	f7ff fb71 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 4, 2);
 8000e36:	2202      	movs	r2, #2
 8000e38:	2104      	movs	r1, #4
 8000e3a:	6878      	ldr	r0, [r7, #4]
 8000e3c:	f7ff fac0 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"new password :<");
 8000e40:	4956      	ldr	r1, [pc, #344]	; (8000f9c <lcd_user_display+0x330>)
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f7ff fb68 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000e48:	e177      	b.n	800113a <lcd_user_display+0x4ce>
		else if(status_display == STATUS_LANGUAGE)
 8000e4a:	78fb      	ldrb	r3, [r7, #3]
 8000e4c:	2b06      	cmp	r3, #6
 8000e4e:	f040 8174 	bne.w	800113a <lcd_user_display+0x4ce>
			CLCD_I2C_SetCursor(LCD_user, 3, 0);
 8000e52:	2200      	movs	r2, #0
 8000e54:	2103      	movs	r1, #3
 8000e56:	6878      	ldr	r0, [r7, #4]
 8000e58:	f7ff fab2 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Language");
 8000e5c:	4950      	ldr	r1, [pc, #320]	; (8000fa0 <lcd_user_display+0x334>)
 8000e5e:	6878      	ldr	r0, [r7, #4]
 8000e60:	f7ff fb5a 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000e64:	2201      	movs	r2, #1
 8000e66:	2100      	movs	r1, #0
 8000e68:	6878      	ldr	r0, [r7, #4]
 8000e6a:	f7ff faa9 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"-VietNamese");
 8000e6e:	494d      	ldr	r1, [pc, #308]	; (8000fa4 <lcd_user_display+0x338>)
 8000e70:	6878      	ldr	r0, [r7, #4]
 8000e72:	f7ff fb51 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000e76:	2202      	movs	r2, #2
 8000e78:	2100      	movs	r1, #0
 8000e7a:	6878      	ldr	r0, [r7, #4]
 8000e7c:	f7ff faa0 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"-English");
 8000e80:	4949      	ldr	r1, [pc, #292]	; (8000fa8 <lcd_user_display+0x33c>)
 8000e82:	6878      	ldr	r0, [r7, #4]
 8000e84:	f7ff fb48 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000e88:	2203      	movs	r2, #3
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	6878      	ldr	r0, [r7, #4]
 8000e8e:	f7ff fa97 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"-EXIT");
 8000e92:	4946      	ldr	r1, [pc, #280]	; (8000fac <lcd_user_display+0x340>)
 8000e94:	6878      	ldr	r0, [r7, #4]
 8000e96:	f7ff fb3f 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000e9a:	e14e      	b.n	800113a <lcd_user_display+0x4ce>
	else if(language == VIETNAMESE)
 8000e9c:	4b2a      	ldr	r3, [pc, #168]	; (8000f48 <lcd_user_display+0x2dc>)
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	f040 814a 	bne.w	800113a <lcd_user_display+0x4ce>
		if(status_display == STATUS_BEGIN)
 8000ea6:	78fb      	ldrb	r3, [r7, #3]
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d124      	bne.n	8000ef6 <lcd_user_display+0x28a>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000eac:	2200      	movs	r2, #0
 8000eae:	2100      	movs	r1, #0
 8000eb0:	6878      	ldr	r0, [r7, #4]
 8000eb2:	f7ff fa85 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TRUONG DHBK-DHDN");
 8000eb6:	4925      	ldr	r1, [pc, #148]	; (8000f4c <lcd_user_display+0x2e0>)
 8000eb8:	6878      	ldr	r0, [r7, #4]
 8000eba:	f7ff fb2d 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 4, 1);
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	2104      	movs	r1, #4
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f7ff fa7c 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"SV-NV-KH");
 8000ec8:	4921      	ldr	r1, [pc, #132]	; (8000f50 <lcd_user_display+0x2e4>)
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	f7ff fb24 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 4, 2);
 8000ed0:	2202      	movs	r2, #2
 8000ed2:	2104      	movs	r1, #4
 8000ed4:	6878      	ldr	r0, [r7, #4]
 8000ed6:	f7ff fa73 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TU THUOC");
 8000eda:	491e      	ldr	r1, [pc, #120]	; (8000f54 <lcd_user_display+0x2e8>)
 8000edc:	6878      	ldr	r0, [r7, #4]
 8000ede:	f7ff fb1b 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 2, 3);
 8000ee2:	2203      	movs	r2, #3
 8000ee4:	2102      	movs	r1, #2
 8000ee6:	6878      	ldr	r0, [r7, #4]
 8000ee8:	f7ff fa6a 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Nhan \"Enter\"!");
 8000eec:	4930      	ldr	r1, [pc, #192]	; (8000fb0 <lcd_user_display+0x344>)
 8000eee:	6878      	ldr	r0, [r7, #4]
 8000ef0:	f7ff fb12 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000ef4:	e121      	b.n	800113a <lcd_user_display+0x4ce>
		else if(status_display == STATUS_MENU)
 8000ef6:	78fb      	ldrb	r3, [r7, #3]
 8000ef8:	2b02      	cmp	r3, #2
 8000efa:	d163      	bne.n	8000fc4 <lcd_user_display+0x358>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000efc:	2200      	movs	r2, #0
 8000efe:	2100      	movs	r1, #0
 8000f00:	6878      	ldr	r0, [r7, #4]
 8000f02:	f7ff fa5d 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Lua chon che do:");
 8000f06:	492b      	ldr	r1, [pc, #172]	; (8000fb4 <lcd_user_display+0x348>)
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f7ff fb05 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000f0e:	2201      	movs	r2, #1
 8000f10:	2100      	movs	r1, #0
 8000f12:	6878      	ldr	r0, [r7, #4]
 8000f14:	f7ff fa54 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Ngon ngu");
 8000f18:	4927      	ldr	r1, [pc, #156]	; (8000fb8 <lcd_user_display+0x34c>)
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f7ff fafc 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8000f20:	2202      	movs	r2, #2
 8000f22:	2100      	movs	r1, #0
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f7ff fa4b 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Nhap ma pin");
 8000f2a:	4924      	ldr	r1, [pc, #144]	; (8000fbc <lcd_user_display+0x350>)
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f7ff faf3 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8000f32:	2203      	movs	r2, #3
 8000f34:	2100      	movs	r1, #0
 8000f36:	6878      	ldr	r0, [r7, #4]
 8000f38:	f7ff fa42 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Thoat");
 8000f3c:	4920      	ldr	r1, [pc, #128]	; (8000fc0 <lcd_user_display+0x354>)
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f7ff faea 	bl	8000518 <CLCD_I2C_WriteString>
}
 8000f44:	e0f9      	b.n	800113a <lcd_user_display+0x4ce>
 8000f46:	bf00      	nop
 8000f48:	200001d3 	.word	0x200001d3
 8000f4c:	080067a8 	.word	0x080067a8
 8000f50:	080067bc 	.word	0x080067bc
 8000f54:	080067c8 	.word	0x080067c8
 8000f58:	080067d4 	.word	0x080067d4
 8000f5c:	080067e4 	.word	0x080067e4
 8000f60:	080067f0 	.word	0x080067f0
 8000f64:	080067fc 	.word	0x080067fc
 8000f68:	0800680c 	.word	0x0800680c
 8000f6c:	08006814 	.word	0x08006814
 8000f70:	08006824 	.word	0x08006824
 8000f74:	200001d0 	.word	0x200001d0
 8000f78:	0800682c 	.word	0x0800682c
 8000f7c:	08006830 	.word	0x08006830
 8000f80:	08006834 	.word	0x08006834
 8000f84:	0800683c 	.word	0x0800683c
 8000f88:	08006844 	.word	0x08006844
 8000f8c:	08006854 	.word	0x08006854
 8000f90:	08006860 	.word	0x08006860
 8000f94:	0800686c 	.word	0x0800686c
 8000f98:	0800687c 	.word	0x0800687c
 8000f9c:	08006890 	.word	0x08006890
 8000fa0:	080068a0 	.word	0x080068a0
 8000fa4:	080068ac 	.word	0x080068ac
 8000fa8:	080068b8 	.word	0x080068b8
 8000fac:	080068c4 	.word	0x080068c4
 8000fb0:	080068cc 	.word	0x080068cc
 8000fb4:	080068dc 	.word	0x080068dc
 8000fb8:	080068f0 	.word	0x080068f0
 8000fbc:	080068fc 	.word	0x080068fc
 8000fc0:	0800690c 	.word	0x0800690c
		else if(status_display == STATUS_PIN)										//PASSWORD
 8000fc4:	78fb      	ldrb	r3, [r7, #3]
 8000fc6:	2b03      	cmp	r3, #3
 8000fc8:	d152      	bne.n	8001070 <lcd_user_display+0x404>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2100      	movs	r1, #0
 8000fce:	6878      	ldr	r0, [r7, #4]
 8000fd0:	f7ff f9f6 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"TT benh nhan:");
 8000fd4:	495b      	ldr	r1, [pc, #364]	; (8001144 <lcd_user_display+0x4d8>)
 8000fd6:	6878      	ldr	r0, [r7, #4]
 8000fd8:	f7ff fa9e 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8000fdc:	2201      	movs	r2, #1
 8000fde:	2100      	movs	r1, #0
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f7ff f9ed 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-STT:");
 8000fe6:	4958      	ldr	r1, [pc, #352]	; (8001148 <lcd_user_display+0x4dc>)
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f7ff fa95 	bl	8000518 <CLCD_I2C_WriteString>
			if(state_star_pass == STAR)
 8000fee:	4b57      	ldr	r3, [pc, #348]	; (800114c <lcd_user_display+0x4e0>)
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d109      	bne.n	800100a <lcd_user_display+0x39e>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_NUM - 1, 1);
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	2108      	movs	r1, #8
 8000ffa:	6878      	ldr	r0, [r7, #4]
 8000ffc:	f7ff f9e0 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">*");
 8001000:	4953      	ldr	r1, [pc, #332]	; (8001150 <lcd_user_display+0x4e4>)
 8001002:	6878      	ldr	r0, [r7, #4]
 8001004:	f7ff fa88 	bl	8000518 <CLCD_I2C_WriteString>
 8001008:	e008      	b.n	800101c <lcd_user_display+0x3b0>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_NUM - 1, 1);
 800100a:	2201      	movs	r2, #1
 800100c:	2108      	movs	r1, #8
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f7ff f9d6 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">");
 8001014:	494f      	ldr	r1, [pc, #316]	; (8001154 <lcd_user_display+0x4e8>)
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f7ff fa7e 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 800101c:	2202      	movs	r2, #2
 800101e:	2100      	movs	r1, #0
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f7ff f9cd 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-PIN: ");
 8001026:	494c      	ldr	r1, [pc, #304]	; (8001158 <lcd_user_display+0x4ec>)
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f7ff fa75 	bl	8000518 <CLCD_I2C_WriteString>
			if(state_star_pass == STAR)
 800102e:	4b47      	ldr	r3, [pc, #284]	; (800114c <lcd_user_display+0x4e0>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d109      	bne.n	800104a <lcd_user_display+0x3de>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_PASS - 1, 2);
 8001036:	2202      	movs	r2, #2
 8001038:	2108      	movs	r1, #8
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f7ff f9c0 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">*****");
 8001040:	4946      	ldr	r1, [pc, #280]	; (800115c <lcd_user_display+0x4f0>)
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f7ff fa68 	bl	8000518 <CLCD_I2C_WriteString>
 8001048:	e008      	b.n	800105c <lcd_user_display+0x3f0>
				CLCD_I2C_SetCursor(LCD_user, ROW_BEGIN_KEPAD_PASS - 1, 2);
 800104a:	2202      	movs	r2, #2
 800104c:	2108      	movs	r1, #8
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f7ff f9b6 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user,">");
 8001054:	493f      	ldr	r1, [pc, #252]	; (8001154 <lcd_user_display+0x4e8>)
 8001056:	6878      	ldr	r0, [r7, #4]
 8001058:	f7ff fa5e 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 800105c:	2203      	movs	r2, #3
 800105e:	2100      	movs	r1, #0
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	f7ff f9ad 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-Thoat");
 8001066:	493e      	ldr	r1, [pc, #248]	; (8001160 <lcd_user_display+0x4f4>)
 8001068:	6878      	ldr	r0, [r7, #4]
 800106a:	f7ff fa55 	bl	8000518 <CLCD_I2C_WriteString>
}
 800106e:	e064      	b.n	800113a <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN_OK)
 8001070:	78fb      	ldrb	r3, [r7, #3]
 8001072:	2b04      	cmp	r3, #4
 8001074:	d11b      	bne.n	80010ae <lcd_user_display+0x442>
			CLCD_I2C_SetCursor(LCD_user, 0, 0);
 8001076:	2200      	movs	r2, #0
 8001078:	2100      	movs	r1, #0
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f7ff f9a0 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"PIN OKE!");
 8001080:	4938      	ldr	r1, [pc, #224]	; (8001164 <lcd_user_display+0x4f8>)
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	f7ff fa48 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8001088:	2201      	movs	r2, #1
 800108a:	2100      	movs	r1, #0
 800108c:	6878      	ldr	r0, [r7, #4]
 800108e:	f7ff f997 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Cho");
 8001092:	4935      	ldr	r1, [pc, #212]	; (8001168 <lcd_user_display+0x4fc>)
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f7ff fa3f 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 3, 2);
 800109a:	2202      	movs	r2, #2
 800109c:	2103      	movs	r1, #3
 800109e:	6878      	ldr	r0, [r7, #4]
 80010a0:	f7ff f98e 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"1 phut...");
 80010a4:	4931      	ldr	r1, [pc, #196]	; (800116c <lcd_user_display+0x500>)
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f7ff fa36 	bl	8000518 <CLCD_I2C_WriteString>
}
 80010ac:	e045      	b.n	800113a <lcd_user_display+0x4ce>
		else if(status_display == STATUS_PIN_FAIL)
 80010ae:	78fb      	ldrb	r3, [r7, #3]
 80010b0:	2b05      	cmp	r3, #5
 80010b2:	d11b      	bne.n	80010ec <lcd_user_display+0x480>
		  CLCD_I2C_SetCursor(LCD_user, 0, 0);
 80010b4:	2200      	movs	r2, #0
 80010b6:	2100      	movs	r1, #0
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f7ff f981 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"PIN sai!");
 80010be:	492c      	ldr	r1, [pc, #176]	; (8001170 <lcd_user_display+0x504>)
 80010c0:	6878      	ldr	r0, [r7, #4]
 80010c2:	f7ff fa29 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 0, 1);
 80010c6:	2201      	movs	r2, #1
 80010c8:	2100      	movs	r1, #0
 80010ca:	6878      	ldr	r0, [r7, #4]
 80010cc:	f7ff f978 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"\"Nhap\" de nhap");
 80010d0:	4928      	ldr	r1, [pc, #160]	; (8001174 <lcd_user_display+0x508>)
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f7ff fa20 	bl	8000518 <CLCD_I2C_WriteString>
		  CLCD_I2C_SetCursor(LCD_user, 4, 2);
 80010d8:	2202      	movs	r2, #2
 80010da:	2104      	movs	r1, #4
 80010dc:	6878      	ldr	r0, [r7, #4]
 80010de:	f7ff f96f 	bl	80003c0 <CLCD_I2C_SetCursor>
		  CLCD_I2C_WriteString(LCD_user,"PIN moi :<");
 80010e2:	4925      	ldr	r1, [pc, #148]	; (8001178 <lcd_user_display+0x50c>)
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f7ff fa17 	bl	8000518 <CLCD_I2C_WriteString>
}
 80010ea:	e026      	b.n	800113a <lcd_user_display+0x4ce>
		else if(status_display == STATUS_LANGUAGE)
 80010ec:	78fb      	ldrb	r3, [r7, #3]
 80010ee:	2b06      	cmp	r3, #6
 80010f0:	d123      	bne.n	800113a <lcd_user_display+0x4ce>
			CLCD_I2C_SetCursor(LCD_user, 3, 0);
 80010f2:	2200      	movs	r2, #0
 80010f4:	2103      	movs	r1, #3
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f7ff f962 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"Ngon ngu");
 80010fc:	491f      	ldr	r1, [pc, #124]	; (800117c <lcd_user_display+0x510>)
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f7ff fa0a 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 1);
 8001104:	2201      	movs	r2, #1
 8001106:	2100      	movs	r1, #0
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f7ff f959 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-VietNamese");
 800110e:	491c      	ldr	r1, [pc, #112]	; (8001180 <lcd_user_display+0x514>)
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f7ff fa01 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 2);
 8001116:	2202      	movs	r2, #2
 8001118:	2100      	movs	r1, #0
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f7ff f950 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-English");
 8001120:	4918      	ldr	r1, [pc, #96]	; (8001184 <lcd_user_display+0x518>)
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f7ff f9f8 	bl	8000518 <CLCD_I2C_WriteString>
			CLCD_I2C_SetCursor(LCD_user, 0, 3);
 8001128:	2203      	movs	r2, #3
 800112a:	2100      	movs	r1, #0
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff f947 	bl	80003c0 <CLCD_I2C_SetCursor>
			CLCD_I2C_WriteString(LCD_user,"-EXIT");
 8001132:	4915      	ldr	r1, [pc, #84]	; (8001188 <lcd_user_display+0x51c>)
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f7ff f9ef 	bl	8000518 <CLCD_I2C_WriteString>
}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	08006914 	.word	0x08006914
 8001148:	08006924 	.word	0x08006924
 800114c:	200001d0 	.word	0x200001d0
 8001150:	0800682c 	.word	0x0800682c
 8001154:	08006830 	.word	0x08006830
 8001158:	08006834 	.word	0x08006834
 800115c:	0800683c 	.word	0x0800683c
 8001160:	0800690c 	.word	0x0800690c
 8001164:	0800692c 	.word	0x0800692c
 8001168:	08006938 	.word	0x08006938
 800116c:	0800693c 	.word	0x0800693c
 8001170:	08006948 	.word	0x08006948
 8001174:	08006954 	.word	0x08006954
 8001178:	08006964 	.word	0x08006964
 800117c:	08006970 	.word	0x08006970
 8001180:	080068ac 	.word	0x080068ac
 8001184:	080068b8 	.word	0x080068b8
 8001188:	080068c4 	.word	0x080068c4

0800118c <lcd_system_handler>:


//************************** High Level Function ****************************************************************//
void lcd_system_handler(CLCD_I2C_Name* LCD_user)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
	if(delete)
 8001194:	4b7c      	ldr	r3, [pc, #496]	; (8001388 <lcd_system_handler+0x1fc>)
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d005      	beq.n	80011a8 <lcd_system_handler+0x1c>
	{
		CLCD_I2C_Clear(LCD_user);
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f7ff fa21 	bl	80005e4 <CLCD_I2C_Clear>
		delete = 0;
 80011a2:	4b79      	ldr	r3, [pc, #484]	; (8001388 <lcd_system_handler+0x1fc>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	701a      	strb	r2, [r3, #0]
	}
	if(Mode == 0)												//Begin
 80011a8:	4b78      	ldr	r3, [pc, #480]	; (800138c <lcd_system_handler+0x200>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d112      	bne.n	80011d8 <lcd_system_handler+0x4c>
	{
		Config = CONFIG_ROW0;
 80011b2:	4b77      	ldr	r3, [pc, #476]	; (8001390 <lcd_system_handler+0x204>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	701a      	strb	r2, [r3, #0]
		Enter = 0;
 80011b8:	4b76      	ldr	r3, [pc, #472]	; (8001394 <lcd_system_handler+0x208>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	701a      	strb	r2, [r3, #0]
		Status_Display = STATUS_BEGIN;
 80011be:	4b76      	ldr	r3, [pc, #472]	; (8001398 <lcd_system_handler+0x20c>)
 80011c0:	2201      	movs	r2, #1
 80011c2:	701a      	strb	r2, [r3, #0]
		lcd_user_display(LCD_user, Status_Display);
 80011c4:	4b74      	ldr	r3, [pc, #464]	; (8001398 <lcd_system_handler+0x20c>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	4619      	mov	r1, r3
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f7ff fd4e 	bl	8000c6c <lcd_user_display>
		Index_mode = INDEX_MODE_MENU;
 80011d0:	4b72      	ldr	r3, [pc, #456]	; (800139c <lcd_system_handler+0x210>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	701a      	strb	r2, [r3, #0]
                Status_Display = STATUS_PIN;
                delete = 1;
            }
		}
	}/*END if(Mode == 1)*/
}
 80011d6:	e18d      	b.n	80014f4 <lcd_system_handler+0x368>
	else if(Mode == 1)
 80011d8:	4b6c      	ldr	r3, [pc, #432]	; (800138c <lcd_system_handler+0x200>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	2b01      	cmp	r3, #1
 80011e0:	f040 8188 	bne.w	80014f4 <lcd_system_handler+0x368>
		if(Index_mode == INDEX_MODE_MENU)						//  Select modes
 80011e4:	4b6d      	ldr	r3, [pc, #436]	; (800139c <lcd_system_handler+0x210>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d165      	bne.n	80012b8 <lcd_system_handler+0x12c>
			if (flag_button)
 80011ec:	4b6c      	ldr	r3, [pc, #432]	; (80013a0 <lcd_system_handler+0x214>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d005      	beq.n	8001202 <lcd_system_handler+0x76>
				CLCD_I2C_Clear(LCD_user);
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff f9f4 	bl	80005e4 <CLCD_I2C_Clear>
				flag_button = 0;
 80011fc:	4b68      	ldr	r3, [pc, #416]	; (80013a0 <lcd_system_handler+0x214>)
 80011fe:	2200      	movs	r2, #0
 8001200:	701a      	strb	r2, [r3, #0]
			Status_Display = STATUS_MENU;
 8001202:	4b65      	ldr	r3, [pc, #404]	; (8001398 <lcd_system_handler+0x20c>)
 8001204:	2202      	movs	r2, #2
 8001206:	701a      	strb	r2, [r3, #0]
			if(Config != CONFIG_ROW0)
 8001208:	4b61      	ldr	r3, [pc, #388]	; (8001390 <lcd_system_handler+0x204>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	b25b      	sxtb	r3, r3
 800120e:	2b00      	cmp	r3, #0
 8001210:	d045      	beq.n	800129e <lcd_system_handler+0x112>
				CLCD_I2C_SetCursor(LCD_user, 15, Config);
 8001212:	4b5f      	ldr	r3, [pc, #380]	; (8001390 <lcd_system_handler+0x204>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	b25b      	sxtb	r3, r3
 8001218:	b2db      	uxtb	r3, r3
 800121a:	461a      	mov	r2, r3
 800121c:	210f      	movs	r1, #15
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	f7ff f8ce 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user, "<");
 8001224:	495f      	ldr	r1, [pc, #380]	; (80013a4 <lcd_system_handler+0x218>)
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f7ff f976 	bl	8000518 <CLCD_I2C_WriteString>
				if(Enter)
 800122c:	4b59      	ldr	r3, [pc, #356]	; (8001394 <lcd_system_handler+0x208>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	b2db      	uxtb	r3, r3
 8001232:	2b00      	cmp	r3, #0
 8001234:	d039      	beq.n	80012aa <lcd_system_handler+0x11e>
					Enter = 0;
 8001236:	4b57      	ldr	r3, [pc, #348]	; (8001394 <lcd_system_handler+0x208>)
 8001238:	2200      	movs	r2, #0
 800123a:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW1)
 800123c:	4b54      	ldr	r3, [pc, #336]	; (8001390 <lcd_system_handler+0x204>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	b25b      	sxtb	r3, r3
 8001242:	2b01      	cmp	r3, #1
 8001244:	d108      	bne.n	8001258 <lcd_system_handler+0xcc>
                        Index_mode = INDEX_MODE_LANGUAGE;
 8001246:	4b55      	ldr	r3, [pc, #340]	; (800139c <lcd_system_handler+0x210>)
 8001248:	2201      	movs	r2, #1
 800124a:	701a      	strb	r2, [r3, #0]
                        Config = CONFIG_ROW1;
 800124c:	4b50      	ldr	r3, [pc, #320]	; (8001390 <lcd_system_handler+0x204>)
 800124e:	2201      	movs	r2, #1
 8001250:	701a      	strb	r2, [r3, #0]
                        delete = 1;
 8001252:	4b4d      	ldr	r3, [pc, #308]	; (8001388 <lcd_system_handler+0x1fc>)
 8001254:	2201      	movs	r2, #1
 8001256:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW2)
 8001258:	4b4d      	ldr	r3, [pc, #308]	; (8001390 <lcd_system_handler+0x204>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	b25b      	sxtb	r3, r3
 800125e:	2b02      	cmp	r3, #2
 8001260:	d108      	bne.n	8001274 <lcd_system_handler+0xe8>
                        Index_mode = INDEX_MODE_PIN;
 8001262:	4b4e      	ldr	r3, [pc, #312]	; (800139c <lcd_system_handler+0x210>)
 8001264:	2202      	movs	r2, #2
 8001266:	701a      	strb	r2, [r3, #0]
                        Config = CONFIG_ROW1;
 8001268:	4b49      	ldr	r3, [pc, #292]	; (8001390 <lcd_system_handler+0x204>)
 800126a:	2201      	movs	r2, #1
 800126c:	701a      	strb	r2, [r3, #0]
                        delete = 1;
 800126e:	4b46      	ldr	r3, [pc, #280]	; (8001388 <lcd_system_handler+0x1fc>)
 8001270:	2201      	movs	r2, #1
 8001272:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW3)
 8001274:	4b46      	ldr	r3, [pc, #280]	; (8001390 <lcd_system_handler+0x204>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	b25b      	sxtb	r3, r3
 800127a:	2b03      	cmp	r3, #3
 800127c:	d115      	bne.n	80012aa <lcd_system_handler+0x11e>
                        Index_mode = INDEX_MODE_LANGUAGE;
 800127e:	4b47      	ldr	r3, [pc, #284]	; (800139c <lcd_system_handler+0x210>)
 8001280:	2201      	movs	r2, #1
 8001282:	701a      	strb	r2, [r3, #0]
                        Mode = 0;
 8001284:	4b41      	ldr	r3, [pc, #260]	; (800138c <lcd_system_handler+0x200>)
 8001286:	2200      	movs	r2, #0
 8001288:	701a      	strb	r2, [r3, #0]
                        Config = CONFIG_ROW0;
 800128a:	4b41      	ldr	r3, [pc, #260]	; (8001390 <lcd_system_handler+0x204>)
 800128c:	2200      	movs	r2, #0
 800128e:	701a      	strb	r2, [r3, #0]
                        Status_Display = STATUS_BEGIN;
 8001290:	4b41      	ldr	r3, [pc, #260]	; (8001398 <lcd_system_handler+0x20c>)
 8001292:	2201      	movs	r2, #1
 8001294:	701a      	strb	r2, [r3, #0]
                        delete = 1;
 8001296:	4b3c      	ldr	r3, [pc, #240]	; (8001388 <lcd_system_handler+0x1fc>)
 8001298:	2201      	movs	r2, #1
 800129a:	701a      	strb	r2, [r3, #0]
 800129c:	e005      	b.n	80012aa <lcd_system_handler+0x11e>
				Config = CONFIG_ROW1;
 800129e:	4b3c      	ldr	r3, [pc, #240]	; (8001390 <lcd_system_handler+0x204>)
 80012a0:	2201      	movs	r2, #1
 80012a2:	701a      	strb	r2, [r3, #0]
				Enter = 0;
 80012a4:	4b3b      	ldr	r3, [pc, #236]	; (8001394 <lcd_system_handler+0x208>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 80012aa:	4b3b      	ldr	r3, [pc, #236]	; (8001398 <lcd_system_handler+0x20c>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	4619      	mov	r1, r3
 80012b0:	6878      	ldr	r0, [r7, #4]
 80012b2:	f7ff fcdb 	bl	8000c6c <lcd_user_display>
}
 80012b6:	e11d      	b.n	80014f4 <lcd_system_handler+0x368>
		else if(INDEX_MODE_LANGUAGE == Index_mode)					// Languge
 80012b8:	4b38      	ldr	r3, [pc, #224]	; (800139c <lcd_system_handler+0x210>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d175      	bne.n	80013ac <lcd_system_handler+0x220>
			Status_Display = STATUS_LANGUAGE;
 80012c0:	4b35      	ldr	r3, [pc, #212]	; (8001398 <lcd_system_handler+0x20c>)
 80012c2:	2206      	movs	r2, #6
 80012c4:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 80012c6:	4b34      	ldr	r3, [pc, #208]	; (8001398 <lcd_system_handler+0x20c>)
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	4619      	mov	r1, r3
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f7ff fccd 	bl	8000c6c <lcd_user_display>
			if (flag_button)
 80012d2:	4b33      	ldr	r3, [pc, #204]	; (80013a0 <lcd_system_handler+0x214>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d005      	beq.n	80012e8 <lcd_system_handler+0x15c>
				CLCD_I2C_Clear(LCD_user);
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f7ff f981 	bl	80005e4 <CLCD_I2C_Clear>
				flag_button = 0;
 80012e2:	4b2f      	ldr	r3, [pc, #188]	; (80013a0 <lcd_system_handler+0x214>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	701a      	strb	r2, [r3, #0]
			if(Config != CONFIG_ROW0)
 80012e8:	4b29      	ldr	r3, [pc, #164]	; (8001390 <lcd_system_handler+0x204>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	b25b      	sxtb	r3, r3
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d03c      	beq.n	800136c <lcd_system_handler+0x1e0>
				CLCD_I2C_SetCursor(LCD_user, 15, Config);
 80012f2:	4b27      	ldr	r3, [pc, #156]	; (8001390 <lcd_system_handler+0x204>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	b25b      	sxtb	r3, r3
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	461a      	mov	r2, r3
 80012fc:	210f      	movs	r1, #15
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f7ff f85e 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user, "<");
 8001304:	4927      	ldr	r1, [pc, #156]	; (80013a4 <lcd_system_handler+0x218>)
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f7ff f906 	bl	8000518 <CLCD_I2C_WriteString>
				if(Enter)
 800130c:	4b21      	ldr	r3, [pc, #132]	; (8001394 <lcd_system_handler+0x208>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	b2db      	uxtb	r3, r3
 8001312:	2b00      	cmp	r3, #0
 8001314:	d030      	beq.n	8001378 <lcd_system_handler+0x1ec>
					Enter = 0;
 8001316:	4b1f      	ldr	r3, [pc, #124]	; (8001394 <lcd_system_handler+0x208>)
 8001318:	2200      	movs	r2, #0
 800131a:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW1)
 800131c:	4b1c      	ldr	r3, [pc, #112]	; (8001390 <lcd_system_handler+0x204>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	b25b      	sxtb	r3, r3
 8001322:	2b01      	cmp	r3, #1
 8001324:	d105      	bne.n	8001332 <lcd_system_handler+0x1a6>
						language = VIETNAMESE;
 8001326:	4b20      	ldr	r3, [pc, #128]	; (80013a8 <lcd_system_handler+0x21c>)
 8001328:	2200      	movs	r2, #0
 800132a:	701a      	strb	r2, [r3, #0]
						Config = CONFIG_ROW3;
 800132c:	4b18      	ldr	r3, [pc, #96]	; (8001390 <lcd_system_handler+0x204>)
 800132e:	2203      	movs	r2, #3
 8001330:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW2)
 8001332:	4b17      	ldr	r3, [pc, #92]	; (8001390 <lcd_system_handler+0x204>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	b25b      	sxtb	r3, r3
 8001338:	2b02      	cmp	r3, #2
 800133a:	d105      	bne.n	8001348 <lcd_system_handler+0x1bc>
						language = ENGLISH;
 800133c:	4b1a      	ldr	r3, [pc, #104]	; (80013a8 <lcd_system_handler+0x21c>)
 800133e:	2201      	movs	r2, #1
 8001340:	701a      	strb	r2, [r3, #0]
						Config = CONFIG_ROW3;
 8001342:	4b13      	ldr	r3, [pc, #76]	; (8001390 <lcd_system_handler+0x204>)
 8001344:	2203      	movs	r2, #3
 8001346:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW3)
 8001348:	4b11      	ldr	r3, [pc, #68]	; (8001390 <lcd_system_handler+0x204>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	b25b      	sxtb	r3, r3
 800134e:	2b03      	cmp	r3, #3
 8001350:	d112      	bne.n	8001378 <lcd_system_handler+0x1ec>
                        Index_mode = INDEX_MODE_MENU;
 8001352:	4b12      	ldr	r3, [pc, #72]	; (800139c <lcd_system_handler+0x210>)
 8001354:	2200      	movs	r2, #0
 8001356:	701a      	strb	r2, [r3, #0]
                        Config = CONFIG_ROW0;
 8001358:	4b0d      	ldr	r3, [pc, #52]	; (8001390 <lcd_system_handler+0x204>)
 800135a:	2200      	movs	r2, #0
 800135c:	701a      	strb	r2, [r3, #0]
                        Status_Display = STATUS_MENU;
 800135e:	4b0e      	ldr	r3, [pc, #56]	; (8001398 <lcd_system_handler+0x20c>)
 8001360:	2202      	movs	r2, #2
 8001362:	701a      	strb	r2, [r3, #0]
                        delete = 1;
 8001364:	4b08      	ldr	r3, [pc, #32]	; (8001388 <lcd_system_handler+0x1fc>)
 8001366:	2201      	movs	r2, #1
 8001368:	701a      	strb	r2, [r3, #0]
 800136a:	e005      	b.n	8001378 <lcd_system_handler+0x1ec>
				Config = CONFIG_ROW1;
 800136c:	4b08      	ldr	r3, [pc, #32]	; (8001390 <lcd_system_handler+0x204>)
 800136e:	2201      	movs	r2, #1
 8001370:	701a      	strb	r2, [r3, #0]
				Enter = 0;
 8001372:	4b08      	ldr	r3, [pc, #32]	; (8001394 <lcd_system_handler+0x208>)
 8001374:	2200      	movs	r2, #0
 8001376:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 8001378:	4b07      	ldr	r3, [pc, #28]	; (8001398 <lcd_system_handler+0x20c>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	4619      	mov	r1, r3
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f7ff fc74 	bl	8000c6c <lcd_user_display>
}
 8001384:	e0b6      	b.n	80014f4 <lcd_system_handler+0x368>
 8001386:	bf00      	nop
 8001388:	200001d4 	.word	0x200001d4
 800138c:	200001cd 	.word	0x200001cd
 8001390:	200000ac 	.word	0x200000ac
 8001394:	200001ce 	.word	0x200001ce
 8001398:	200001d2 	.word	0x200001d2
 800139c:	200001d1 	.word	0x200001d1
 80013a0:	200001cf 	.word	0x200001cf
 80013a4:	0800697c 	.word	0x0800697c
 80013a8:	200001d3 	.word	0x200001d3
		else if(INDEX_MODE_PIN == Index_mode)						// Enter Password
 80013ac:	4b53      	ldr	r3, [pc, #332]	; (80014fc <lcd_system_handler+0x370>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	2b02      	cmp	r3, #2
 80013b2:	d15c      	bne.n	800146e <lcd_system_handler+0x2e2>
			Status_Display = STATUS_PIN;
 80013b4:	4b52      	ldr	r3, [pc, #328]	; (8001500 <lcd_system_handler+0x374>)
 80013b6:	2203      	movs	r2, #3
 80013b8:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 80013ba:	4b51      	ldr	r3, [pc, #324]	; (8001500 <lcd_system_handler+0x374>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	4619      	mov	r1, r3
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f7ff fc53 	bl	8000c6c <lcd_user_display>
			if (flag_button)
 80013c6:	4b4f      	ldr	r3, [pc, #316]	; (8001504 <lcd_system_handler+0x378>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d005      	beq.n	80013dc <lcd_system_handler+0x250>
				CLCD_I2C_Clear(LCD_user);
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f7ff f907 	bl	80005e4 <CLCD_I2C_Clear>
				flag_button = 0;
 80013d6:	4b4b      	ldr	r3, [pc, #300]	; (8001504 <lcd_system_handler+0x378>)
 80013d8:	2200      	movs	r2, #0
 80013da:	701a      	strb	r2, [r3, #0]
			if(Config != CONFIG_ROW0)
 80013dc:	4b4a      	ldr	r3, [pc, #296]	; (8001508 <lcd_system_handler+0x37c>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	b25b      	sxtb	r3, r3
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d036      	beq.n	8001454 <lcd_system_handler+0x2c8>
				CLCD_I2C_SetCursor(LCD_user, 15, Config);
 80013e6:	4b48      	ldr	r3, [pc, #288]	; (8001508 <lcd_system_handler+0x37c>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	b25b      	sxtb	r3, r3
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	461a      	mov	r2, r3
 80013f0:	210f      	movs	r1, #15
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f7fe ffe4 	bl	80003c0 <CLCD_I2C_SetCursor>
				CLCD_I2C_WriteString(LCD_user, "<");
 80013f8:	4944      	ldr	r1, [pc, #272]	; (800150c <lcd_system_handler+0x380>)
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f7ff f88c 	bl	8000518 <CLCD_I2C_WriteString>
				if(Enter)
 8001400:	4b43      	ldr	r3, [pc, #268]	; (8001510 <lcd_system_handler+0x384>)
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	b2db      	uxtb	r3, r3
 8001406:	2b00      	cmp	r3, #0
 8001408:	d02a      	beq.n	8001460 <lcd_system_handler+0x2d4>
					Enter = 0;
 800140a:	4b41      	ldr	r3, [pc, #260]	; (8001510 <lcd_system_handler+0x384>)
 800140c:	2200      	movs	r2, #0
 800140e:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW1)	// Nhap so thu tu
 8001410:	4b3d      	ldr	r3, [pc, #244]	; (8001508 <lcd_system_handler+0x37c>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	b25b      	sxtb	r3, r3
 8001416:	2b01      	cmp	r3, #1
 8001418:	d102      	bne.n	8001420 <lcd_system_handler+0x294>
						enter_num_pass.signal_enter_num = PROCESSING;
 800141a:	4b3e      	ldr	r3, [pc, #248]	; (8001514 <lcd_system_handler+0x388>)
 800141c:	2200      	movs	r2, #0
 800141e:	705a      	strb	r2, [r3, #1]
					if(Config == CONFIG_ROW2)	// Nhap pass
 8001420:	4b39      	ldr	r3, [pc, #228]	; (8001508 <lcd_system_handler+0x37c>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	b25b      	sxtb	r3, r3
 8001426:	2b02      	cmp	r3, #2
 8001428:	d102      	bne.n	8001430 <lcd_system_handler+0x2a4>
						enter_num_pass.signal_enter_pass = PROCESSING;
 800142a:	4b3a      	ldr	r3, [pc, #232]	; (8001514 <lcd_system_handler+0x388>)
 800142c:	2200      	movs	r2, #0
 800142e:	701a      	strb	r2, [r3, #0]
					if(Config == CONFIG_ROW3)
 8001430:	4b35      	ldr	r3, [pc, #212]	; (8001508 <lcd_system_handler+0x37c>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	b25b      	sxtb	r3, r3
 8001436:	2b03      	cmp	r3, #3
 8001438:	d112      	bne.n	8001460 <lcd_system_handler+0x2d4>
						Index_mode = INDEX_MODE_MENU;
 800143a:	4b30      	ldr	r3, [pc, #192]	; (80014fc <lcd_system_handler+0x370>)
 800143c:	2200      	movs	r2, #0
 800143e:	701a      	strb	r2, [r3, #0]
						Config = CONFIG_ROW0;
 8001440:	4b31      	ldr	r3, [pc, #196]	; (8001508 <lcd_system_handler+0x37c>)
 8001442:	2200      	movs	r2, #0
 8001444:	701a      	strb	r2, [r3, #0]
						Status_Display = STATUS_MENU;
 8001446:	4b2e      	ldr	r3, [pc, #184]	; (8001500 <lcd_system_handler+0x374>)
 8001448:	2202      	movs	r2, #2
 800144a:	701a      	strb	r2, [r3, #0]
						delete = 1;
 800144c:	4b32      	ldr	r3, [pc, #200]	; (8001518 <lcd_system_handler+0x38c>)
 800144e:	2201      	movs	r2, #1
 8001450:	701a      	strb	r2, [r3, #0]
 8001452:	e005      	b.n	8001460 <lcd_system_handler+0x2d4>
				Config = CONFIG_ROW1;
 8001454:	4b2c      	ldr	r3, [pc, #176]	; (8001508 <lcd_system_handler+0x37c>)
 8001456:	2201      	movs	r2, #1
 8001458:	701a      	strb	r2, [r3, #0]
				Enter = 0;
 800145a:	4b2d      	ldr	r3, [pc, #180]	; (8001510 <lcd_system_handler+0x384>)
 800145c:	2200      	movs	r2, #0
 800145e:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 8001460:	4b27      	ldr	r3, [pc, #156]	; (8001500 <lcd_system_handler+0x374>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	4619      	mov	r1, r3
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f7ff fc00 	bl	8000c6c <lcd_user_display>
}
 800146c:	e042      	b.n	80014f4 <lcd_system_handler+0x368>
		else if(INDEX_MODE_OKE_PASS == Index_mode)					// Pass oke
 800146e:	4b23      	ldr	r3, [pc, #140]	; (80014fc <lcd_system_handler+0x370>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	2b03      	cmp	r3, #3
 8001474:	d11d      	bne.n	80014b2 <lcd_system_handler+0x326>
			Status_Display = STATUS_PIN_OK;
 8001476:	4b22      	ldr	r3, [pc, #136]	; (8001500 <lcd_system_handler+0x374>)
 8001478:	2204      	movs	r2, #4
 800147a:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 800147c:	4b20      	ldr	r3, [pc, #128]	; (8001500 <lcd_system_handler+0x374>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	4619      	mov	r1, r3
 8001482:	6878      	ldr	r0, [r7, #4]
 8001484:	f7ff fbf2 	bl	8000c6c <lcd_user_display>
			if(Enter)
 8001488:	4b21      	ldr	r3, [pc, #132]	; (8001510 <lcd_system_handler+0x384>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	b2db      	uxtb	r3, r3
 800148e:	2b00      	cmp	r3, #0
 8001490:	d030      	beq.n	80014f4 <lcd_system_handler+0x368>
				Enter = 0;
 8001492:	4b1f      	ldr	r3, [pc, #124]	; (8001510 <lcd_system_handler+0x384>)
 8001494:	2200      	movs	r2, #0
 8001496:	701a      	strb	r2, [r3, #0]
                Index_mode = INDEX_MODE_MENU;
 8001498:	4b18      	ldr	r3, [pc, #96]	; (80014fc <lcd_system_handler+0x370>)
 800149a:	2200      	movs	r2, #0
 800149c:	701a      	strb	r2, [r3, #0]
                Config = CONFIG_ROW0;
 800149e:	4b1a      	ldr	r3, [pc, #104]	; (8001508 <lcd_system_handler+0x37c>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	701a      	strb	r2, [r3, #0]
                Status_Display = STATUS_MENU;
 80014a4:	4b16      	ldr	r3, [pc, #88]	; (8001500 <lcd_system_handler+0x374>)
 80014a6:	2202      	movs	r2, #2
 80014a8:	701a      	strb	r2, [r3, #0]
                delete = 1;
 80014aa:	4b1b      	ldr	r3, [pc, #108]	; (8001518 <lcd_system_handler+0x38c>)
 80014ac:	2201      	movs	r2, #1
 80014ae:	701a      	strb	r2, [r3, #0]
}
 80014b0:	e020      	b.n	80014f4 <lcd_system_handler+0x368>
		else if(INDEX_MODE_NO_OKE_PASS == Index_mode)				// Pass fail
 80014b2:	4b12      	ldr	r3, [pc, #72]	; (80014fc <lcd_system_handler+0x370>)
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	2b04      	cmp	r3, #4
 80014b8:	d11c      	bne.n	80014f4 <lcd_system_handler+0x368>
			Status_Display = STATUS_PIN_FAIL;
 80014ba:	4b11      	ldr	r3, [pc, #68]	; (8001500 <lcd_system_handler+0x374>)
 80014bc:	2205      	movs	r2, #5
 80014be:	701a      	strb	r2, [r3, #0]
			lcd_user_display(LCD_user, Status_Display);
 80014c0:	4b0f      	ldr	r3, [pc, #60]	; (8001500 <lcd_system_handler+0x374>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	4619      	mov	r1, r3
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f7ff fbd0 	bl	8000c6c <lcd_user_display>
			if(Enter)
 80014cc:	4b10      	ldr	r3, [pc, #64]	; (8001510 <lcd_system_handler+0x384>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d00e      	beq.n	80014f4 <lcd_system_handler+0x368>
				Enter = 0;
 80014d6:	4b0e      	ldr	r3, [pc, #56]	; (8001510 <lcd_system_handler+0x384>)
 80014d8:	2200      	movs	r2, #0
 80014da:	701a      	strb	r2, [r3, #0]
                Index_mode = INDEX_MODE_PIN;
 80014dc:	4b07      	ldr	r3, [pc, #28]	; (80014fc <lcd_system_handler+0x370>)
 80014de:	2202      	movs	r2, #2
 80014e0:	701a      	strb	r2, [r3, #0]
                Config = CONFIG_ROW0;
 80014e2:	4b09      	ldr	r3, [pc, #36]	; (8001508 <lcd_system_handler+0x37c>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	701a      	strb	r2, [r3, #0]
                Status_Display = STATUS_PIN;
 80014e8:	4b05      	ldr	r3, [pc, #20]	; (8001500 <lcd_system_handler+0x374>)
 80014ea:	2203      	movs	r2, #3
 80014ec:	701a      	strb	r2, [r3, #0]
                delete = 1;
 80014ee:	4b0a      	ldr	r3, [pc, #40]	; (8001518 <lcd_system_handler+0x38c>)
 80014f0:	2201      	movs	r2, #1
 80014f2:	701a      	strb	r2, [r3, #0]
}
 80014f4:	bf00      	nop
 80014f6:	3708      	adds	r7, #8
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	200001d1 	.word	0x200001d1
 8001500:	200001d2 	.word	0x200001d2
 8001504:	200001cf 	.word	0x200001cf
 8001508:	200000ac 	.word	0x200000ac
 800150c:	0800697c 	.word	0x0800697c
 8001510:	200001ce 	.word	0x200001ce
 8001514:	200000b0 	.word	0x200000b0
 8001518:	200001d4 	.word	0x200001d4

0800151c <response>:
    -uint8_t * string								: chu truyen di (OKE, FAIL dai loai)
  +) RETURN:
    -
*/
static void response(char *string)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
   HAL_UART_Transmit(&Lib_uart, (uint8_t *) string, strlen(string), 1000);
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f7fe fe11 	bl	800014c <strlen>
 800152a:	4603      	mov	r3, r0
 800152c:	b29a      	uxth	r2, r3
 800152e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001532:	6879      	ldr	r1, [r7, #4]
 8001534:	4803      	ldr	r0, [pc, #12]	; (8001544 <response+0x28>)
 8001536:	f003 f883 	bl	8004640 <HAL_UART_Transmit>
}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	200001d8 	.word	0x200001d8

08001548 <UART_Check_string>:
  +) RETURN:
    -bool											: true
    												  false
*/
static bool UART_Check_string(uint8_t * rxBuffer)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
	if(strstr((char*)rxBuffer, confirm_NUM_PIN) != NULL)
 8001550:	4b07      	ldr	r3, [pc, #28]	; (8001570 <UART_Check_string+0x28>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4619      	mov	r1, r3
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f003 fefa 	bl	8005350 <strstr>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <UART_Check_string+0x1e>
	{
		return true;
 8001562:	2301      	movs	r3, #1
 8001564:	e000      	b.n	8001568 <UART_Check_string+0x20>
	}
	else
	{
		return false;
 8001566:	2300      	movs	r3, #0
	}
}
 8001568:	4618      	mov	r0, r3
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	200000b4 	.word	0x200000b4

08001574 <UART_SetNUM_PIN>:
    -uint8_t * rxBuffer								: value frome EXTI uart
  +) RETURN:
    -void
*/
static void UART_SetNUM_PIN(uint8_t * rxBuffer)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b088      	sub	sp, #32
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
	char response_string[20] = {0};
 800157c:	2300      	movs	r3, #0
 800157e:	60bb      	str	r3, [r7, #8]
 8001580:	f107 030c 	add.w	r3, r7, #12
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	605a      	str	r2, [r3, #4]
 800158a:	609a      	str	r2, [r3, #8]
 800158c:	60da      	str	r2, [r3, #12]
   /* Kiểm tra độ dài của command "*NUM-PIN:x,abcde\n\r"*/
   if(strlen((char*)rxBuffer) == 17)
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f7fe fddc 	bl	800014c <strlen>
 8001594:	4603      	mov	r3, r0
 8001596:	2b11      	cmp	r3, #17
 8001598:	d130      	bne.n	80015fc <UART_SetNUM_PIN+0x88>
   {
      /*Tách NUM thiết bị */
      char *token = NULL;
 800159a:	2300      	movs	r3, #0
 800159c:	61fb      	str	r3, [r7, #28]
      token = strtok((char*)rxBuffer, ":"); //*NUM-PIN:
 800159e:	491b      	ldr	r1, [pc, #108]	; (800160c <UART_SetNUM_PIN+0x98>)
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f003 feeb 	bl	800537c <strtok>
 80015a6:	61f8      	str	r0, [r7, #28]
      token = strtok(NULL, ","); //x
 80015a8:	4919      	ldr	r1, [pc, #100]	; (8001610 <UART_SetNUM_PIN+0x9c>)
 80015aa:	2000      	movs	r0, #0
 80015ac:	f003 fee6 	bl	800537c <strtok>
 80015b0:	61f8      	str	r0, [r7, #28]
      num = *token - 48; //num = x
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	3b30      	subs	r3, #48	; 0x30
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	4b16      	ldr	r3, [pc, #88]	; (8001614 <UART_SetNUM_PIN+0xa0>)
 80015bc:	701a      	strb	r2, [r3, #0]


      /*Tách PIN thiết bị */
      token = strtok(NULL, "\n"); //abcde
 80015be:	4916      	ldr	r1, [pc, #88]	; (8001618 <UART_SetNUM_PIN+0xa4>)
 80015c0:	2000      	movs	r0, #0
 80015c2:	f003 fedb 	bl	800537c <strtok>
 80015c6:	61f8      	str	r0, [r7, #28]
      memcpy(pin, token, 5); //pin = "abcde";
 80015c8:	4b14      	ldr	r3, [pc, #80]	; (800161c <UART_SetNUM_PIN+0xa8>)
 80015ca:	69fa      	ldr	r2, [r7, #28]
 80015cc:	6810      	ldr	r0, [r2, #0]
 80015ce:	6018      	str	r0, [r3, #0]
 80015d0:	7912      	ldrb	r2, [r2, #4]
 80015d2:	711a      	strb	r2, [r3, #4]

      token = NULL;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61fb      	str	r3, [r7, #28]

//      sprintf(response_string, "num: %d, pin: %c%c%c%c%c", num, pin[0], pin[1], pin[2], pin[3], pin[4]);
      sprintf(response_string, "num: %d, pin: %s", num, pin);
 80015d8:	4b0e      	ldr	r3, [pc, #56]	; (8001614 <UART_SetNUM_PIN+0xa0>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	461a      	mov	r2, r3
 80015de:	f107 0008 	add.w	r0, r7, #8
 80015e2:	4b0e      	ldr	r3, [pc, #56]	; (800161c <UART_SetNUM_PIN+0xa8>)
 80015e4:	490e      	ldr	r1, [pc, #56]	; (8001620 <UART_SetNUM_PIN+0xac>)
 80015e6:	f003 fe93 	bl	8005310 <siprintf>
      response(response_string);
 80015ea:	f107 0308 	add.w	r3, r7, #8
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7ff ff94 	bl	800151c <response>
      response("\r\n+OK\r\n ");
 80015f4:	480b      	ldr	r0, [pc, #44]	; (8001624 <UART_SetNUM_PIN+0xb0>)
 80015f6:	f7ff ff91 	bl	800151c <response>
   }
   else
   {
      response("\r\n+ERROR:error command\r\n");
   }
}
 80015fa:	e002      	b.n	8001602 <UART_SetNUM_PIN+0x8e>
      response("\r\n+ERROR:error command\r\n");
 80015fc:	480a      	ldr	r0, [pc, #40]	; (8001628 <UART_SetNUM_PIN+0xb4>)
 80015fe:	f7ff ff8d 	bl	800151c <response>
}
 8001602:	bf00      	nop
 8001604:	3720      	adds	r7, #32
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	0800698c 	.word	0x0800698c
 8001610:	08006990 	.word	0x08006990
 8001614:	20000220 	.word	0x20000220
 8001618:	08006994 	.word	0x08006994
 800161c:	20000224 	.word	0x20000224
 8001620:	08006998 	.word	0x08006998
 8001624:	080069ac 	.word	0x080069ac
 8001628:	080069b8 	.word	0x080069b8

0800162c <UART_Assign_password>:
    -uint8_t * rxBuffer								: value frome EXTI uart
  +) RETURN:
    -void
*/
static void UART_Assign_password()
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i <= sizeof(jagged_pass[num - 1]); i++)
 8001632:	2300      	movs	r3, #0
 8001634:	71fb      	strb	r3, [r7, #7]
 8001636:	e00e      	b.n	8001656 <UART_Assign_password+0x2a>
	{
		*(jagged_pass[num - 1] + i) = pin[i];
 8001638:	79fa      	ldrb	r2, [r7, #7]
 800163a:	4b0b      	ldr	r3, [pc, #44]	; (8001668 <UART_Assign_password+0x3c>)
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	3b01      	subs	r3, #1
 8001640:	490a      	ldr	r1, [pc, #40]	; (800166c <UART_Assign_password+0x40>)
 8001642:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8001646:	79fb      	ldrb	r3, [r7, #7]
 8001648:	440b      	add	r3, r1
 800164a:	4909      	ldr	r1, [pc, #36]	; (8001670 <UART_Assign_password+0x44>)
 800164c:	5c8a      	ldrb	r2, [r1, r2]
 800164e:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i <= sizeof(jagged_pass[num - 1]); i++)
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	3301      	adds	r3, #1
 8001654:	71fb      	strb	r3, [r7, #7]
 8001656:	79fb      	ldrb	r3, [r7, #7]
 8001658:	2b04      	cmp	r3, #4
 800165a:	d9ed      	bls.n	8001638 <UART_Assign_password+0xc>
	}
}
 800165c:	bf00      	nop
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	bc80      	pop	{r7}
 8001666:	4770      	bx	lr
 8001668:	20000220 	.word	0x20000220
 800166c:	20000090 	.word	0x20000090
 8001670:	20000224 	.word	0x20000224

08001674 <UART_Init_UART>:


//************************** High Level Function ****************************************************************//

void UART_Init_UART(UART_HandleTypeDef *huart)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
	Lib_uart = *huart;
 800167c:	4a05      	ldr	r2, [pc, #20]	; (8001694 <UART_Init_UART+0x20>)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4610      	mov	r0, r2
 8001682:	4619      	mov	r1, r3
 8001684:	2348      	movs	r3, #72	; 0x48
 8001686:	461a      	mov	r2, r3
 8001688:	f003 fe2c 	bl	80052e4 <memcpy>
}
 800168c:	bf00      	nop
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	200001d8 	.word	0x200001d8

08001698 <UART_handler>:



STATE_TX_PIN UART_handler(uint8_t * rxBuffer, char* NUM, char* PIN)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
	if(UART_Check_string(rxBuffer) == true)	// Kiem tra chuoi
 80016a4:	68f8      	ldr	r0, [r7, #12]
 80016a6:	f7ff ff4f 	bl	8001548 <UART_Check_string>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d01a      	beq.n	80016e6 <UART_handler+0x4e>
	{
		UART_SetNUM_PIN(rxBuffer);			// Gan vao val "pin" voi num tuong ung
 80016b0:	68f8      	ldr	r0, [r7, #12]
 80016b2:	f7ff ff5f 	bl	8001574 <UART_SetNUM_PIN>

		UART_Assign_password();				// Gan vao Array extern ben handler_keyIN.h
 80016b6:	f7ff ffb9 	bl	800162c <UART_Assign_password>

		//Lay lai gia tri num va pin
		*NUM = num;
 80016ba:	4b0d      	ldr	r3, [pc, #52]	; (80016f0 <UART_handler+0x58>)
 80016bc:	781a      	ldrb	r2, [r3, #0]
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i <= sizeof(PIN); i++)
 80016c2:	2300      	movs	r3, #0
 80016c4:	75fb      	strb	r3, [r7, #23]
 80016c6:	e009      	b.n	80016dc <UART_handler+0x44>
		{
			PIN[i] = pin[i];
 80016c8:	7dfa      	ldrb	r2, [r7, #23]
 80016ca:	7dfb      	ldrb	r3, [r7, #23]
 80016cc:	6879      	ldr	r1, [r7, #4]
 80016ce:	440b      	add	r3, r1
 80016d0:	4908      	ldr	r1, [pc, #32]	; (80016f4 <UART_handler+0x5c>)
 80016d2:	5c8a      	ldrb	r2, [r1, r2]
 80016d4:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i <= sizeof(PIN); i++)
 80016d6:	7dfb      	ldrb	r3, [r7, #23]
 80016d8:	3301      	adds	r3, #1
 80016da:	75fb      	strb	r3, [r7, #23]
 80016dc:	7dfb      	ldrb	r3, [r7, #23]
 80016de:	2b04      	cmp	r3, #4
 80016e0:	d9f2      	bls.n	80016c8 <UART_handler+0x30>
		}

		return UART_HANDLER_OKE;
 80016e2:	2300      	movs	r3, #0
 80016e4:	e000      	b.n	80016e8 <UART_handler+0x50>
	}
	else
	{
		return UART_HANDLER_ERROR;
 80016e6:	2301      	movs	r3, #1
	}
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3718      	adds	r7, #24
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	20000220 	.word	0x20000220
 80016f4:	20000224 	.word	0x20000224

080016f8 <HAL_GPIO_EXTI_Callback>:
uint8_t rxBuffer[20]={0};
volatile uint8_t rxBufferIndex = 0;
volatile uint8_t flag_rx_done = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	4603      	mov	r3, r0
 8001700:	80fb      	strh	r3, [r7, #6]
	static uint32_t TimeBegin = 0;
	static uint32_t TimeNow = 0;
/*CODE ISR*/
	/*flag keypad*/
	if(((R1_IN_Pin == GPIO_Pin) | (R2_IN_Pin == GPIO_Pin) | (R3_IN_Pin == GPIO_Pin) | (R4_IN_Pin == GPIO_Pin)) && (state_button == KEYPAD))
 8001702:	88fb      	ldrh	r3, [r7, #6]
 8001704:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001708:	bf0c      	ite	eq
 800170a:	2301      	moveq	r3, #1
 800170c:	2300      	movne	r3, #0
 800170e:	b2da      	uxtb	r2, r3
 8001710:	88fb      	ldrh	r3, [r7, #6]
 8001712:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001716:	bf0c      	ite	eq
 8001718:	2301      	moveq	r3, #1
 800171a:	2300      	movne	r3, #0
 800171c:	b2db      	uxtb	r3, r3
 800171e:	4313      	orrs	r3, r2
 8001720:	b2db      	uxtb	r3, r3
 8001722:	461a      	mov	r2, r3
 8001724:	88fb      	ldrh	r3, [r7, #6]
 8001726:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800172a:	bf0c      	ite	eq
 800172c:	2301      	moveq	r3, #1
 800172e:	2300      	movne	r3, #0
 8001730:	b2db      	uxtb	r3, r3
 8001732:	4313      	orrs	r3, r2
 8001734:	88fa      	ldrh	r2, [r7, #6]
 8001736:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800173a:	bf0c      	ite	eq
 800173c:	2201      	moveq	r2, #1
 800173e:	2200      	movne	r2, #0
 8001740:	b2d2      	uxtb	r2, r2
 8001742:	4313      	orrs	r3, r2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d00e      	beq.n	8001766 <HAL_GPIO_EXTI_Callback+0x6e>
 8001748:	4b53      	ldr	r3, [pc, #332]	; (8001898 <HAL_GPIO_EXTI_Callback+0x1a0>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d10a      	bne.n	8001766 <HAL_GPIO_EXTI_Callback+0x6e>
	{
		flag_keypad = 1;
 8001750:	4b52      	ldr	r3, [pc, #328]	; (800189c <HAL_GPIO_EXTI_Callback+0x1a4>)
 8001752:	2201      	movs	r2, #1
 8001754:	701a      	strb	r2, [r3, #0]
		key = KEYPAD_Handler(&COL_KEY_PAD_main, &ROW_KEY_PAD_main);
 8001756:	4952      	ldr	r1, [pc, #328]	; (80018a0 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8001758:	4852      	ldr	r0, [pc, #328]	; (80018a4 <HAL_GPIO_EXTI_Callback+0x1ac>)
 800175a:	f7ff f89f 	bl	800089c <KEYPAD_Handler>
 800175e:	4603      	mov	r3, r0
 8001760:	461a      	mov	r2, r3
 8001762:	4b51      	ldr	r3, [pc, #324]	; (80018a8 <HAL_GPIO_EXTI_Callback+0x1b0>)
 8001764:	701a      	strb	r2, [r3, #0]
	}
	/*flag lcd*/
	if(state_button == BUTTON)
 8001766:	4b4c      	ldr	r3, [pc, #304]	; (8001898 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	2b01      	cmp	r3, #1
 800176c:	d13b      	bne.n	80017e6 <HAL_GPIO_EXTI_Callback+0xee>
	{
		flag_button = 1;
 800176e:	4b4f      	ldr	r3, [pc, #316]	; (80018ac <HAL_GPIO_EXTI_Callback+0x1b4>)
 8001770:	2201      	movs	r2, #1
 8001772:	701a      	strb	r2, [r3, #0]
		if(UP_EXTI_3_Pin == GPIO_Pin)
 8001774:	88fb      	ldrh	r3, [r7, #6]
 8001776:	2b08      	cmp	r3, #8
 8001778:	d111      	bne.n	800179e <HAL_GPIO_EXTI_Callback+0xa6>
		{
			Config++;
 800177a:	4b4d      	ldr	r3, [pc, #308]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	b25b      	sxtb	r3, r3
 8001780:	b2db      	uxtb	r3, r3
 8001782:	3301      	adds	r3, #1
 8001784:	b2db      	uxtb	r3, r3
 8001786:	b25a      	sxtb	r2, r3
 8001788:	4b49      	ldr	r3, [pc, #292]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 800178a:	701a      	strb	r2, [r3, #0]
			if(Config > CONFIG_ROW3) Config = CONFIG_ROW1;
 800178c:	4b48      	ldr	r3, [pc, #288]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	b25b      	sxtb	r3, r3
 8001792:	2b03      	cmp	r3, #3
 8001794:	dd27      	ble.n	80017e6 <HAL_GPIO_EXTI_Callback+0xee>
 8001796:	4b46      	ldr	r3, [pc, #280]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8001798:	2201      	movs	r2, #1
 800179a:	701a      	strb	r2, [r3, #0]
 800179c:	e023      	b.n	80017e6 <HAL_GPIO_EXTI_Callback+0xee>
		}
		else if(DOWN_EXTI_4_Pin == GPIO_Pin)
 800179e:	88fb      	ldrh	r3, [r7, #6]
 80017a0:	2b10      	cmp	r3, #16
 80017a2:	d111      	bne.n	80017c8 <HAL_GPIO_EXTI_Callback+0xd0>
		{
			Config--;
 80017a4:	4b42      	ldr	r3, [pc, #264]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	b25b      	sxtb	r3, r3
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	3b01      	subs	r3, #1
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	b25a      	sxtb	r2, r3
 80017b2:	4b3f      	ldr	r3, [pc, #252]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80017b4:	701a      	strb	r2, [r3, #0]
			if(Config < CONFIG_ROW1) Config = CONFIG_ROW3;
 80017b6:	4b3e      	ldr	r3, [pc, #248]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	b25b      	sxtb	r3, r3
 80017bc:	2b00      	cmp	r3, #0
 80017be:	dc12      	bgt.n	80017e6 <HAL_GPIO_EXTI_Callback+0xee>
 80017c0:	4b3b      	ldr	r3, [pc, #236]	; (80018b0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80017c2:	2203      	movs	r2, #3
 80017c4:	701a      	strb	r2, [r3, #0]
 80017c6:	e00e      	b.n	80017e6 <HAL_GPIO_EXTI_Callback+0xee>
		}
		else if(ENTER_EXTI_5_Pin == GPIO_Pin)
 80017c8:	88fb      	ldrh	r3, [r7, #6]
 80017ca:	2b20      	cmp	r3, #32
 80017cc:	d10b      	bne.n	80017e6 <HAL_GPIO_EXTI_Callback+0xee>
		{
			if(1 == Mode)
 80017ce:	4b39      	ldr	r3, [pc, #228]	; (80018b4 <HAL_GPIO_EXTI_Callback+0x1bc>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d103      	bne.n	80017e0 <HAL_GPIO_EXTI_Callback+0xe8>
			{
				Enter = 1;
 80017d8:	4b37      	ldr	r3, [pc, #220]	; (80018b8 <HAL_GPIO_EXTI_Callback+0x1c0>)
 80017da:	2201      	movs	r2, #1
 80017dc:	701a      	strb	r2, [r3, #0]
 80017de:	e002      	b.n	80017e6 <HAL_GPIO_EXTI_Callback+0xee>
			}
			else
			{
				Mode = 1;
 80017e0:	4b34      	ldr	r3, [pc, #208]	; (80018b4 <HAL_GPIO_EXTI_Callback+0x1bc>)
 80017e2:	2201      	movs	r2, #1
 80017e4:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	/*END CODE ISR*/

	HAL_Delay(20);
 80017e6:	2014      	movs	r0, #20
 80017e8:	f000 fd8a 	bl	8002300 <HAL_Delay>
	TimeBegin = HAL_GetTick();
 80017ec:	f000 fd7e 	bl	80022ec <HAL_GetTick>
 80017f0:	4603      	mov	r3, r0
 80017f2:	4a32      	ldr	r2, [pc, #200]	; (80018bc <HAL_GPIO_EXTI_Callback+0x1c4>)
 80017f4:	6013      	str	r3, [r2, #0]
	while(		HAL_GPIO_ReadPin(GPIOB, UP_EXTI_3_Pin) == GPIO_PIN_RESET		\
 80017f6:	e00d      	b.n	8001814 <HAL_GPIO_EXTI_Callback+0x11c>
			|| 	HAL_GPIO_ReadPin(R1_IN_GPIO_Port, R1_IN_Pin) == GPIO_PIN_RESET		\
			|| 	HAL_GPIO_ReadPin(R2_IN_GPIO_Port, R2_IN_Pin) == GPIO_PIN_RESET 		\
			|| 	HAL_GPIO_ReadPin(R3_IN_GPIO_Port, R3_IN_Pin) == GPIO_PIN_RESET		\
			|| 	HAL_GPIO_ReadPin(R4_IN_GPIO_Port, R4_IN_Pin) == GPIO_PIN_RESET)
	{
		TimeNow = HAL_GetTick();
 80017f8:	f000 fd78 	bl	80022ec <HAL_GetTick>
 80017fc:	4603      	mov	r3, r0
 80017fe:	4a30      	ldr	r2, [pc, #192]	; (80018c0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8001800:	6013      	str	r3, [r2, #0]
		if(TimeNow - TimeBegin == 5000)
 8001802:	4b2f      	ldr	r3, [pc, #188]	; (80018c0 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	4b2d      	ldr	r3, [pc, #180]	; (80018bc <HAL_GPIO_EXTI_Callback+0x1c4>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001810:	4293      	cmp	r3, r2
 8001812:	d035      	beq.n	8001880 <HAL_GPIO_EXTI_Callback+0x188>
	while(		HAL_GPIO_ReadPin(GPIOB, UP_EXTI_3_Pin) == GPIO_PIN_RESET		\
 8001814:	2108      	movs	r1, #8
 8001816:	482b      	ldr	r0, [pc, #172]	; (80018c4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001818:	f001 f8da 	bl	80029d0 <HAL_GPIO_ReadPin>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d0ea      	beq.n	80017f8 <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(GPIOB, DOWN_EXTI_4_Pin) == GPIO_PIN_RESET 		\
 8001822:	2110      	movs	r1, #16
 8001824:	4827      	ldr	r0, [pc, #156]	; (80018c4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001826:	f001 f8d3 	bl	80029d0 <HAL_GPIO_ReadPin>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d0e3      	beq.n	80017f8 <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(GPIOB, ENTER_EXTI_5_Pin) == GPIO_PIN_RESET		\
 8001830:	2120      	movs	r1, #32
 8001832:	4824      	ldr	r0, [pc, #144]	; (80018c4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001834:	f001 f8cc 	bl	80029d0 <HAL_GPIO_ReadPin>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d0dc      	beq.n	80017f8 <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(R1_IN_GPIO_Port, R1_IN_Pin) == GPIO_PIN_RESET		\
 800183e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001842:	4820      	ldr	r0, [pc, #128]	; (80018c4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001844:	f001 f8c4 	bl	80029d0 <HAL_GPIO_ReadPin>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d0d4      	beq.n	80017f8 <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(R2_IN_GPIO_Port, R2_IN_Pin) == GPIO_PIN_RESET 		\
 800184e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001852:	481c      	ldr	r0, [pc, #112]	; (80018c4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001854:	f001 f8bc 	bl	80029d0 <HAL_GPIO_ReadPin>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d0cc      	beq.n	80017f8 <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(R3_IN_GPIO_Port, R3_IN_Pin) == GPIO_PIN_RESET		\
 800185e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001862:	4818      	ldr	r0, [pc, #96]	; (80018c4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001864:	f001 f8b4 	bl	80029d0 <HAL_GPIO_ReadPin>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d0c4      	beq.n	80017f8 <HAL_GPIO_EXTI_Callback+0x100>
			|| 	HAL_GPIO_ReadPin(R4_IN_GPIO_Port, R4_IN_Pin) == GPIO_PIN_RESET)
 800186e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001872:	4814      	ldr	r0, [pc, #80]	; (80018c4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8001874:	f001 f8ac 	bl	80029d0 <HAL_GPIO_ReadPin>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d0bc      	beq.n	80017f8 <HAL_GPIO_EXTI_Callback+0x100>
 800187e:	e000      	b.n	8001882 <HAL_GPIO_EXTI_Callback+0x18a>
		{
//			ButtonError = 1;
			break;
 8001880:	bf00      	nop
		}
	}
	HAL_Delay(20);
 8001882:	2014      	movs	r0, #20
 8001884:	f000 fd3c 	bl	8002300 <HAL_Delay>
	EXTI->PR = ENTER_EXTI_5_Pin | DOWN_EXTI_4_Pin | UP_EXTI_3_Pin \
 8001888:	4b0f      	ldr	r3, [pc, #60]	; (80018c8 <HAL_GPIO_EXTI_Callback+0x1d0>)
 800188a:	f24f 0238 	movw	r2, #61496	; 0xf038
 800188e:	615a      	str	r2, [r3, #20]
			| R1_IN_Pin | R2_IN_Pin |R3_IN_Pin | R4_IN_Pin;
}
 8001890:	bf00      	nop
 8001892:	3708      	adds	r7, #8
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	200000b8 	.word	0x200000b8
 800189c:	200001b4 	.word	0x200001b4
 80018a0:	200002e0 	.word	0x200002e0
 80018a4:	200002c8 	.word	0x200002c8
 80018a8:	200002f8 	.word	0x200002f8
 80018ac:	200001cf 	.word	0x200001cf
 80018b0:	200000ac 	.word	0x200000ac
 80018b4:	200001cd 	.word	0x200001cd
 80018b8:	200001ce 	.word	0x200001ce
 80018bc:	20000340 	.word	0x20000340
 80018c0:	20000344 	.word	0x20000344
 80018c4:	40010c00 	.word	0x40010c00
 80018c8:	40010400 	.word	0x40010400

080018cc <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
	if(rxByte == '\r')
 80018d4:	4b14      	ldr	r3, [pc, #80]	; (8001928 <HAL_UART_RxCpltCallback+0x5c>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	2b0d      	cmp	r3, #13
 80018dc:	d103      	bne.n	80018e6 <HAL_UART_RxCpltCallback+0x1a>
	{
		flag_rx_done = 1;
 80018de:	4b13      	ldr	r3, [pc, #76]	; (800192c <HAL_UART_RxCpltCallback+0x60>)
 80018e0:	2201      	movs	r2, #1
 80018e2:	701a      	strb	r2, [r3, #0]
 80018e4:	e00f      	b.n	8001906 <HAL_UART_RxCpltCallback+0x3a>
	}
	else
	{
		rxBuffer[rxBufferIndex] = rxByte;
 80018e6:	4b12      	ldr	r3, [pc, #72]	; (8001930 <HAL_UART_RxCpltCallback+0x64>)
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	461a      	mov	r2, r3
 80018ee:	4b0e      	ldr	r3, [pc, #56]	; (8001928 <HAL_UART_RxCpltCallback+0x5c>)
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	b2d9      	uxtb	r1, r3
 80018f4:	4b0f      	ldr	r3, [pc, #60]	; (8001934 <HAL_UART_RxCpltCallback+0x68>)
 80018f6:	5499      	strb	r1, [r3, r2]
		rxBufferIndex++;
 80018f8:	4b0d      	ldr	r3, [pc, #52]	; (8001930 <HAL_UART_RxCpltCallback+0x64>)
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	3301      	adds	r3, #1
 8001900:	b2da      	uxtb	r2, r3
 8001902:	4b0b      	ldr	r3, [pc, #44]	; (8001930 <HAL_UART_RxCpltCallback+0x64>)
 8001904:	701a      	strb	r2, [r3, #0]
	}
	if(rxBufferIndex >= 20)
 8001906:	4b0a      	ldr	r3, [pc, #40]	; (8001930 <HAL_UART_RxCpltCallback+0x64>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	b2db      	uxtb	r3, r3
 800190c:	2b13      	cmp	r3, #19
 800190e:	d902      	bls.n	8001916 <HAL_UART_RxCpltCallback+0x4a>
	{
		rxBufferIndex = 0;
 8001910:	4b07      	ldr	r3, [pc, #28]	; (8001930 <HAL_UART_RxCpltCallback+0x64>)
 8001912:	2200      	movs	r2, #0
 8001914:	701a      	strb	r2, [r3, #0]
	}
	HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxByte, 1);
 8001916:	2201      	movs	r2, #1
 8001918:	4903      	ldr	r1, [pc, #12]	; (8001928 <HAL_UART_RxCpltCallback+0x5c>)
 800191a:	4807      	ldr	r0, [pc, #28]	; (8001938 <HAL_UART_RxCpltCallback+0x6c>)
 800191c:	f002 ff13 	bl	8004746 <HAL_UART_Receive_IT>
}
 8001920:	bf00      	nop
 8001922:	3708      	adds	r7, #8
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	20000325 	.word	0x20000325
 800192c:	2000033d 	.word	0x2000033d
 8001930:	2000033c 	.word	0x2000033c
 8001934:	20000328 	.word	0x20000328
 8001938:	20000280 	.word	0x20000280

0800193c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800193c:	b590      	push	{r4, r7, lr}
 800193e:	b097      	sub	sp, #92	; 0x5c
 8001940:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001942:	f000 fc7b 	bl	800223c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001946:	f000 f913 	bl	8001b70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800194a:	f000 f9a5 	bl	8001c98 <MX_GPIO_Init>
  MX_I2C1_Init();
 800194e:	f000 f94b 	bl	8001be8 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001952:	f000 f977 	bl	8001c44 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  // INIT HAL lib
  HAL_UART_Receive_IT(&huart3, (uint8_t*)&rxByte, 1);
 8001956:	2201      	movs	r2, #1
 8001958:	496d      	ldr	r1, [pc, #436]	; (8001b10 <main+0x1d4>)
 800195a:	486e      	ldr	r0, [pc, #440]	; (8001b14 <main+0x1d8>)
 800195c:	f002 fef3 	bl	8004746 <HAL_UART_Receive_IT>

  // INIT user
  KeyPad_Init(		// Cpl pin + port
 8001960:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001964:	930d      	str	r3, [sp, #52]	; 0x34
 8001966:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800196a:	930c      	str	r3, [sp, #48]	; 0x30
 800196c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001970:	930b      	str	r3, [sp, #44]	; 0x2c
 8001972:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001976:	930a      	str	r3, [sp, #40]	; 0x28
 8001978:	4b67      	ldr	r3, [pc, #412]	; (8001b18 <main+0x1dc>)
 800197a:	9309      	str	r3, [sp, #36]	; 0x24
 800197c:	4b66      	ldr	r3, [pc, #408]	; (8001b18 <main+0x1dc>)
 800197e:	9308      	str	r3, [sp, #32]
 8001980:	4b65      	ldr	r3, [pc, #404]	; (8001b18 <main+0x1dc>)
 8001982:	9307      	str	r3, [sp, #28]
 8001984:	4b64      	ldr	r3, [pc, #400]	; (8001b18 <main+0x1dc>)
 8001986:	9306      	str	r3, [sp, #24]
 8001988:	f44f 7380 	mov.w	r3, #256	; 0x100
 800198c:	9305      	str	r3, [sp, #20]
 800198e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001992:	9304      	str	r3, [sp, #16]
 8001994:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001998:	9303      	str	r3, [sp, #12]
 800199a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800199e:	9302      	str	r3, [sp, #8]
 80019a0:	4b5e      	ldr	r3, [pc, #376]	; (8001b1c <main+0x1e0>)
 80019a2:	9301      	str	r3, [sp, #4]
 80019a4:	4b5d      	ldr	r3, [pc, #372]	; (8001b1c <main+0x1e0>)
 80019a6:	9300      	str	r3, [sp, #0]
 80019a8:	4b5c      	ldr	r3, [pc, #368]	; (8001b1c <main+0x1e0>)
 80019aa:	4a5c      	ldr	r2, [pc, #368]	; (8001b1c <main+0x1e0>)
 80019ac:	495c      	ldr	r1, [pc, #368]	; (8001b20 <main+0x1e4>)
 80019ae:	485d      	ldr	r0, [pc, #372]	; (8001b24 <main+0x1e8>)
 80019b0:	f7fe ff34 	bl	800081c <KeyPad_Init>
					C1_OUT_Pin, C2_OUT_Pin, C3_OUT_Pin, C4_OUT_Pin,										\
					// Row pin + port
					R1_IN_GPIO_Port, R2_IN_GPIO_Port, R3_IN_GPIO_Port, R4_IN_GPIO_Port,					\
					R1_IN_Pin, R2_IN_Pin, R3_IN_Pin, R4_IN_Pin
			  );
  CLCD_I2C_Init(&LCD1, &hi2c1, (0x27 << 1), 16, 4);
 80019b4:	4638      	mov	r0, r7
 80019b6:	2304      	movs	r3, #4
 80019b8:	9300      	str	r3, [sp, #0]
 80019ba:	2310      	movs	r3, #16
 80019bc:	224e      	movs	r2, #78	; 0x4e
 80019be:	495a      	ldr	r1, [pc, #360]	; (8001b28 <main+0x1ec>)
 80019c0:	f7fe fc8e 	bl	80002e0 <CLCD_I2C_Init>

  at24_I2C_Init(hi2c1);
 80019c4:	4c58      	ldr	r4, [pc, #352]	; (8001b28 <main+0x1ec>)
 80019c6:	4668      	mov	r0, sp
 80019c8:	f104 0310 	add.w	r3, r4, #16
 80019cc:	2244      	movs	r2, #68	; 0x44
 80019ce:	4619      	mov	r1, r3
 80019d0:	f003 fc88 	bl	80052e4 <memcpy>
 80019d4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80019d8:	f7fe fbc0 	bl	800015c <at24_I2C_Init>

  UART_Init_UART(&huart3);
 80019dc:	484d      	ldr	r0, [pc, #308]	; (8001b14 <main+0x1d8>)
 80019de:	f7ff fe49 	bl	8001674 <UART_Init_UART>

  FET_74HC595_Init(DATA_595_GPIO_Port, CLK_595_GPIO_Port, LAT_595_GPIO_Port, DATA_595_Pin, CLK_595_Pin, LAT_595_Pin);
 80019e2:	2302      	movs	r3, #2
 80019e4:	9301      	str	r3, [sp, #4]
 80019e6:	2301      	movs	r3, #1
 80019e8:	9300      	str	r3, [sp, #0]
 80019ea:	2380      	movs	r3, #128	; 0x80
 80019ec:	4a4a      	ldr	r2, [pc, #296]	; (8001b18 <main+0x1dc>)
 80019ee:	494a      	ldr	r1, [pc, #296]	; (8001b18 <main+0x1dc>)
 80019f0:	484a      	ldr	r0, [pc, #296]	; (8001b1c <main+0x1e0>)
 80019f2:	f7fe ff83 	bl	80008fc <FET_74HC595_Init>

	if(at24_isConnected())
 80019f6:	f7fe fbc9 	bl	800018c <at24_isConnected>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d00c      	beq.n	8001a1a <main+0xde>
	{
		readStatus = at24_read(MEM_ADDR,rData, 15, 100);
 8001a00:	2364      	movs	r3, #100	; 0x64
 8001a02:	220f      	movs	r2, #15
 8001a04:	4949      	ldr	r1, [pc, #292]	; (8001b2c <main+0x1f0>)
 8001a06:	2000      	movs	r0, #0
 8001a08:	f7fe fbd2 	bl	80001b0 <at24_read>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	461a      	mov	r2, r3
 8001a10:	4b47      	ldr	r3, [pc, #284]	; (8001b30 <main+0x1f4>)
 8001a12:	701a      	strb	r2, [r3, #0]
		HAL_Delay(10);
 8001a14:	200a      	movs	r0, #10
 8001a16:	f000 fc73 	bl	8002300 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /*Debug key*/
	  if(flag_keypad == 1)
 8001a1a:	4b46      	ldr	r3, [pc, #280]	; (8001b34 <main+0x1f8>)
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d107      	bne.n	8001a34 <main+0xf8>
	  {
		  flag_keypad = 0;
 8001a24:	4b43      	ldr	r3, [pc, #268]	; (8001b34 <main+0x1f8>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_TogglePin(LED_KEY_GPIO_Port, LED_KEY_Pin);
 8001a2a:	2110      	movs	r1, #16
 8001a2c:	483b      	ldr	r0, [pc, #236]	; (8001b1c <main+0x1e0>)
 8001a2e:	f000 fffe 	bl	8002a2e <HAL_GPIO_TogglePin>
 8001a32:	e00c      	b.n	8001a4e <main+0x112>
	  }
	  else if(flag_button == 1)
 8001a34:	4b40      	ldr	r3, [pc, #256]	; (8001b38 <main+0x1fc>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d107      	bne.n	8001a4e <main+0x112>
	  {
		  flag_button = 0;
 8001a3e:	4b3e      	ldr	r3, [pc, #248]	; (8001b38 <main+0x1fc>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_TogglePin(LED_BUTTON_GPIO_Port, LED_BUTTON_Pin);
 8001a44:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a48:	483c      	ldr	r0, [pc, #240]	; (8001b3c <main+0x200>)
 8001a4a:	f000 fff0 	bl	8002a2e <HAL_GPIO_TogglePin>
	  }

	  /*UART handler after uart rx is exexecuted*/
	  if(flag_rx_done == 1)
 8001a4e:	4b3c      	ldr	r3, [pc, #240]	; (8001b40 <main+0x204>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d11b      	bne.n	8001a90 <main+0x154>
	  {
		  flag_rx_done = 0;
 8001a58:	4b39      	ldr	r3, [pc, #228]	; (8001b40 <main+0x204>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_TogglePin(LED_RESULT_GPIO_Port, LED_RESULT_Pin);
 8001a5e:	2120      	movs	r1, #32
 8001a60:	482e      	ldr	r0, [pc, #184]	; (8001b1c <main+0x1e0>)
 8001a62:	f000 ffe4 	bl	8002a2e <HAL_GPIO_TogglePin>
		  /*function handler uart*/
		  if(UART_handler(rxBuffer, &num_IN_UART, pin_IN_UART) == UART_HANDLER_OKE);
 8001a66:	4a37      	ldr	r2, [pc, #220]	; (8001b44 <main+0x208>)
 8001a68:	4937      	ldr	r1, [pc, #220]	; (8001b48 <main+0x20c>)
 8001a6a:	4838      	ldr	r0, [pc, #224]	; (8001b4c <main+0x210>)
 8001a6c:	f7ff fe14 	bl	8001698 <UART_handler>
		  /*Reset arr rx*/
		  for(uint8_t i =0; i < sizeof(rxBuffer); i++)
 8001a70:	2300      	movs	r3, #0
 8001a72:	73fb      	strb	r3, [r7, #15]
 8001a74:	e009      	b.n	8001a8a <main+0x14e>
		  {
			  rxBuffer[i] = 0;
 8001a76:	7bfb      	ldrb	r3, [r7, #15]
 8001a78:	4a34      	ldr	r2, [pc, #208]	; (8001b4c <main+0x210>)
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	54d1      	strb	r1, [r2, r3]
		  	  rxBufferIndex = 0;
 8001a7e:	4b34      	ldr	r3, [pc, #208]	; (8001b50 <main+0x214>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	701a      	strb	r2, [r3, #0]
		  for(uint8_t i =0; i < sizeof(rxBuffer); i++)
 8001a84:	7bfb      	ldrb	r3, [r7, #15]
 8001a86:	3301      	adds	r3, #1
 8001a88:	73fb      	strb	r3, [r7, #15]
 8001a8a:	7bfb      	ldrb	r3, [r7, #15]
 8001a8c:	2b13      	cmp	r3, #19
 8001a8e:	d9f2      	bls.n	8001a76 <main+0x13a>
		  }
	  }

	  /*Enter key and display on LCD pass/num*/
	  if(handler_keyIN_enterKey_DisplayLCD(&LCD1, state_button, &key, pin_IN) == KEY_OK)
 8001a90:	4b30      	ldr	r3, [pc, #192]	; (8001b54 <main+0x218>)
 8001a92:	7819      	ldrb	r1, [r3, #0]
 8001a94:	4638      	mov	r0, r7
 8001a96:	4b30      	ldr	r3, [pc, #192]	; (8001b58 <main+0x21c>)
 8001a98:	4a30      	ldr	r2, [pc, #192]	; (8001b5c <main+0x220>)
 8001a9a:	f7fe ffc1 	bl	8000a20 <handler_keyIN_enterKey_DisplayLCD>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d11d      	bne.n	8001ae0 <main+0x1a4>
	  {
		  state_hand = handler_keyIN_CheckPIN_NUM(pin_IN, &num_set_fet);
 8001aa4:	492e      	ldr	r1, [pc, #184]	; (8001b60 <main+0x224>)
 8001aa6:	482c      	ldr	r0, [pc, #176]	; (8001b58 <main+0x21c>)
 8001aa8:	f7ff f840 	bl	8000b2c <handler_keyIN_CheckPIN_NUM>
 8001aac:	4603      	mov	r3, r0
 8001aae:	461a      	mov	r2, r3
 8001ab0:	4b2c      	ldr	r3, [pc, #176]	; (8001b64 <main+0x228>)
 8001ab2:	701a      	strb	r2, [r3, #0]
		  if(state_hand == PASS_OKE && num_set_fet != 0)
 8001ab4:	4b2b      	ldr	r3, [pc, #172]	; (8001b64 <main+0x228>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d10e      	bne.n	8001ada <main+0x19e>
 8001abc:	4b28      	ldr	r3, [pc, #160]	; (8001b60 <main+0x224>)
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d00a      	beq.n	8001ada <main+0x19e>
		  {
			  FET_74HC595_Set_Reset(0x01 << (num_set_fet - 1));
 8001ac4:	4b26      	ldr	r3, [pc, #152]	; (8001b60 <main+0x224>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	3b01      	subs	r3, #1
 8001aca:	2201      	movs	r2, #1
 8001acc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad0:	b29b      	uxth	r3, r3
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f7fe ff3c 	bl	8000950 <FET_74HC595_Set_Reset>
 8001ad8:	e002      	b.n	8001ae0 <main+0x1a4>
		  }
		  else
		  {
			  FET_74HC595_Set_Reset(RESET_ALL_FET);
 8001ada:	2000      	movs	r0, #0
 8001adc:	f7fe ff38 	bl	8000950 <FET_74HC595_Set_Reset>
		  }
	  }

	  /*Chuyển đổi chế độ ch�?n kiểu nút nhấn thao tác màng hình*/
	  if((enter_num_pass.signal_enter_pass == PROCESSING) || (enter_num_pass.signal_enter_num == PROCESSING))
 8001ae0:	4b21      	ldr	r3, [pc, #132]	; (8001b68 <main+0x22c>)
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d003      	beq.n	8001af0 <main+0x1b4>
 8001ae8:	4b1f      	ldr	r3, [pc, #124]	; (8001b68 <main+0x22c>)
 8001aea:	785b      	ldrb	r3, [r3, #1]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d106      	bne.n	8001afe <main+0x1c2>
	  {
		  state_star_pass = NONE_STAR;
 8001af0:	4b1e      	ldr	r3, [pc, #120]	; (8001b6c <main+0x230>)
 8001af2:	2201      	movs	r2, #1
 8001af4:	701a      	strb	r2, [r3, #0]
		  state_button = KEYPAD;
 8001af6:	4b17      	ldr	r3, [pc, #92]	; (8001b54 <main+0x218>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	701a      	strb	r2, [r3, #0]
 8001afc:	e002      	b.n	8001b04 <main+0x1c8>
	  }
	  else
	  {
		  state_button = BUTTON;
 8001afe:	4b15      	ldr	r3, [pc, #84]	; (8001b54 <main+0x218>)
 8001b00:	2201      	movs	r2, #1
 8001b02:	701a      	strb	r2, [r3, #0]
	  }

	  lcd_system_handler(&LCD1);
 8001b04:	463b      	mov	r3, r7
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff fb40 	bl	800118c <lcd_system_handler>
	  if(flag_keypad == 1)
 8001b0c:	e785      	b.n	8001a1a <main+0xde>
 8001b0e:	bf00      	nop
 8001b10:	20000325 	.word	0x20000325
 8001b14:	20000280 	.word	0x20000280
 8001b18:	40010c00 	.word	0x40010c00
 8001b1c:	40010800 	.word	0x40010800
 8001b20:	200002e0 	.word	0x200002e0
 8001b24:	200002c8 	.word	0x200002c8
 8001b28:	2000022c 	.word	0x2000022c
 8001b2c:	2000030c 	.word	0x2000030c
 8001b30:	2000030a 	.word	0x2000030a
 8001b34:	200001b4 	.word	0x200001b4
 8001b38:	200001cf 	.word	0x200001cf
 8001b3c:	40011000 	.word	0x40011000
 8001b40:	2000033d 	.word	0x2000033d
 8001b44:	20000304 	.word	0x20000304
 8001b48:	20000309 	.word	0x20000309
 8001b4c:	20000328 	.word	0x20000328
 8001b50:	2000033c 	.word	0x2000033c
 8001b54:	200000b8 	.word	0x200000b8
 8001b58:	200002fc 	.word	0x200002fc
 8001b5c:	200002f8 	.word	0x200002f8
 8001b60:	200001ca 	.word	0x200001ca
 8001b64:	20000000 	.word	0x20000000
 8001b68:	200000b0 	.word	0x200000b0
 8001b6c:	200001d0 	.word	0x200001d0

08001b70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b090      	sub	sp, #64	; 0x40
 8001b74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b76:	f107 0318 	add.w	r3, r7, #24
 8001b7a:	2228      	movs	r2, #40	; 0x28
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f003 fbbe 	bl	8005300 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b84:	1d3b      	adds	r3, r7, #4
 8001b86:	2200      	movs	r2, #0
 8001b88:	601a      	str	r2, [r3, #0]
 8001b8a:	605a      	str	r2, [r3, #4]
 8001b8c:	609a      	str	r2, [r3, #8]
 8001b8e:	60da      	str	r2, [r3, #12]
 8001b90:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b92:	2302      	movs	r3, #2
 8001b94:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b96:	2301      	movs	r3, #1
 8001b98:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b9a:	2310      	movs	r3, #16
 8001b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ba2:	f107 0318 	add.w	r3, r7, #24
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f002 f8ea 	bl	8003d80 <HAL_RCC_OscConfig>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001bb2:	f000 f933 	bl	8001e1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bb6:	230f      	movs	r3, #15
 8001bb8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001bca:	1d3b      	adds	r3, r7, #4
 8001bcc:	2100      	movs	r1, #0
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f002 fb58 	bl	8004284 <HAL_RCC_ClockConfig>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001bda:	f000 f91f 	bl	8001e1c <Error_Handler>
  }
}
 8001bde:	bf00      	nop
 8001be0:	3740      	adds	r7, #64	; 0x40
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
	...

08001be8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001bec:	4b12      	ldr	r3, [pc, #72]	; (8001c38 <MX_I2C1_Init+0x50>)
 8001bee:	4a13      	ldr	r2, [pc, #76]	; (8001c3c <MX_I2C1_Init+0x54>)
 8001bf0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001bf2:	4b11      	ldr	r3, [pc, #68]	; (8001c38 <MX_I2C1_Init+0x50>)
 8001bf4:	4a12      	ldr	r2, [pc, #72]	; (8001c40 <MX_I2C1_Init+0x58>)
 8001bf6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bf8:	4b0f      	ldr	r3, [pc, #60]	; (8001c38 <MX_I2C1_Init+0x50>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001bfe:	4b0e      	ldr	r3, [pc, #56]	; (8001c38 <MX_I2C1_Init+0x50>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c04:	4b0c      	ldr	r3, [pc, #48]	; (8001c38 <MX_I2C1_Init+0x50>)
 8001c06:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c0a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c0c:	4b0a      	ldr	r3, [pc, #40]	; (8001c38 <MX_I2C1_Init+0x50>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001c12:	4b09      	ldr	r3, [pc, #36]	; (8001c38 <MX_I2C1_Init+0x50>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c18:	4b07      	ldr	r3, [pc, #28]	; (8001c38 <MX_I2C1_Init+0x50>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c1e:	4b06      	ldr	r3, [pc, #24]	; (8001c38 <MX_I2C1_Init+0x50>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c24:	4804      	ldr	r0, [pc, #16]	; (8001c38 <MX_I2C1_Init+0x50>)
 8001c26:	f000 ff33 	bl	8002a90 <HAL_I2C_Init>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001c30:	f000 f8f4 	bl	8001e1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c34:	bf00      	nop
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	2000022c 	.word	0x2000022c
 8001c3c:	40005400 	.word	0x40005400
 8001c40:	000186a0 	.word	0x000186a0

08001c44 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001c48:	4b11      	ldr	r3, [pc, #68]	; (8001c90 <MX_USART3_UART_Init+0x4c>)
 8001c4a:	4a12      	ldr	r2, [pc, #72]	; (8001c94 <MX_USART3_UART_Init+0x50>)
 8001c4c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001c4e:	4b10      	ldr	r3, [pc, #64]	; (8001c90 <MX_USART3_UART_Init+0x4c>)
 8001c50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c54:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c56:	4b0e      	ldr	r3, [pc, #56]	; (8001c90 <MX_USART3_UART_Init+0x4c>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c5c:	4b0c      	ldr	r3, [pc, #48]	; (8001c90 <MX_USART3_UART_Init+0x4c>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c62:	4b0b      	ldr	r3, [pc, #44]	; (8001c90 <MX_USART3_UART_Init+0x4c>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c68:	4b09      	ldr	r3, [pc, #36]	; (8001c90 <MX_USART3_UART_Init+0x4c>)
 8001c6a:	220c      	movs	r2, #12
 8001c6c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c6e:	4b08      	ldr	r3, [pc, #32]	; (8001c90 <MX_USART3_UART_Init+0x4c>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c74:	4b06      	ldr	r3, [pc, #24]	; (8001c90 <MX_USART3_UART_Init+0x4c>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c7a:	4805      	ldr	r0, [pc, #20]	; (8001c90 <MX_USART3_UART_Init+0x4c>)
 8001c7c:	f002 fc90 	bl	80045a0 <HAL_UART_Init>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001c86:	f000 f8c9 	bl	8001e1c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c8a:	bf00      	nop
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	20000280 	.word	0x20000280
 8001c94:	40004800 	.word	0x40004800

08001c98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b088      	sub	sp, #32
 8001c9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c9e:	f107 0310 	add.w	r3, r7, #16
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	601a      	str	r2, [r3, #0]
 8001ca6:	605a      	str	r2, [r3, #4]
 8001ca8:	609a      	str	r2, [r3, #8]
 8001caa:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cac:	4b56      	ldr	r3, [pc, #344]	; (8001e08 <MX_GPIO_Init+0x170>)
 8001cae:	699b      	ldr	r3, [r3, #24]
 8001cb0:	4a55      	ldr	r2, [pc, #340]	; (8001e08 <MX_GPIO_Init+0x170>)
 8001cb2:	f043 0310 	orr.w	r3, r3, #16
 8001cb6:	6193      	str	r3, [r2, #24]
 8001cb8:	4b53      	ldr	r3, [pc, #332]	; (8001e08 <MX_GPIO_Init+0x170>)
 8001cba:	699b      	ldr	r3, [r3, #24]
 8001cbc:	f003 0310 	and.w	r3, r3, #16
 8001cc0:	60fb      	str	r3, [r7, #12]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cc4:	4b50      	ldr	r3, [pc, #320]	; (8001e08 <MX_GPIO_Init+0x170>)
 8001cc6:	699b      	ldr	r3, [r3, #24]
 8001cc8:	4a4f      	ldr	r2, [pc, #316]	; (8001e08 <MX_GPIO_Init+0x170>)
 8001cca:	f043 0304 	orr.w	r3, r3, #4
 8001cce:	6193      	str	r3, [r2, #24]
 8001cd0:	4b4d      	ldr	r3, [pc, #308]	; (8001e08 <MX_GPIO_Init+0x170>)
 8001cd2:	699b      	ldr	r3, [r3, #24]
 8001cd4:	f003 0304 	and.w	r3, r3, #4
 8001cd8:	60bb      	str	r3, [r7, #8]
 8001cda:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cdc:	4b4a      	ldr	r3, [pc, #296]	; (8001e08 <MX_GPIO_Init+0x170>)
 8001cde:	699b      	ldr	r3, [r3, #24]
 8001ce0:	4a49      	ldr	r2, [pc, #292]	; (8001e08 <MX_GPIO_Init+0x170>)
 8001ce2:	f043 0308 	orr.w	r3, r3, #8
 8001ce6:	6193      	str	r3, [r2, #24]
 8001ce8:	4b47      	ldr	r3, [pc, #284]	; (8001e08 <MX_GPIO_Init+0x170>)
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	f003 0308 	and.w	r3, r3, #8
 8001cf0:	607b      	str	r3, [r7, #4]
 8001cf2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BUTTON_GPIO_Port, LED_BUTTON_Pin, GPIO_PIN_RESET);
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cfa:	4844      	ldr	r0, [pc, #272]	; (8001e0c <MX_GPIO_Init+0x174>)
 8001cfc:	f000 fe7f 	bl	80029fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_STATE_Pin|LED_KEY_Pin|LED_RESULT_Pin|LED_USER_Pin
 8001d00:	2200      	movs	r2, #0
 8001d02:	f640 71f8 	movw	r1, #4088	; 0xff8
 8001d06:	4842      	ldr	r0, [pc, #264]	; (8001e10 <MX_GPIO_Init+0x178>)
 8001d08:	f000 fe79 	bl	80029fe <HAL_GPIO_WritePin>
                          |DATA_595_Pin|C4_OUT_Pin|C3_OUT_Pin|C2_OUT_Pin
                          |C1_OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CLK_595_Pin|LAT_595_Pin, GPIO_PIN_RESET);
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	2103      	movs	r1, #3
 8001d10:	4840      	ldr	r0, [pc, #256]	; (8001e14 <MX_GPIO_Init+0x17c>)
 8001d12:	f000 fe74 	bl	80029fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_BUTTON_Pin */
  GPIO_InitStruct.Pin = LED_BUTTON_Pin;
 8001d16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d20:	2300      	movs	r3, #0
 8001d22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d24:	2302      	movs	r3, #2
 8001d26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001d28:	f107 0310 	add.w	r3, r7, #16
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4837      	ldr	r0, [pc, #220]	; (8001e0c <MX_GPIO_Init+0x174>)
 8001d30:	f000 fcca 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_STATE_Pin LED_KEY_Pin LED_RESULT_Pin LED_USER_Pin */
  GPIO_InitStruct.Pin = LED_STATE_Pin|LED_KEY_Pin|LED_RESULT_Pin|LED_USER_Pin;
 8001d34:	2378      	movs	r3, #120	; 0x78
 8001d36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d40:	2302      	movs	r3, #2
 8001d42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d44:	f107 0310 	add.w	r3, r7, #16
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4831      	ldr	r0, [pc, #196]	; (8001e10 <MX_GPIO_Init+0x178>)
 8001d4c:	f000 fcbc 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DATA_595_Pin */
  GPIO_InitStruct.Pin = DATA_595_Pin;
 8001d50:	2380      	movs	r3, #128	; 0x80
 8001d52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d54:	2301      	movs	r3, #1
 8001d56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DATA_595_GPIO_Port, &GPIO_InitStruct);
 8001d60:	f107 0310 	add.w	r3, r7, #16
 8001d64:	4619      	mov	r1, r3
 8001d66:	482a      	ldr	r0, [pc, #168]	; (8001e10 <MX_GPIO_Init+0x178>)
 8001d68:	f000 fcae 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CLK_595_Pin LAT_595_Pin */
  GPIO_InitStruct.Pin = CLK_595_Pin|LAT_595_Pin;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d70:	2301      	movs	r3, #1
 8001d72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d74:	2300      	movs	r3, #0
 8001d76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d78:	2302      	movs	r3, #2
 8001d7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d7c:	f107 0310 	add.w	r3, r7, #16
 8001d80:	4619      	mov	r1, r3
 8001d82:	4824      	ldr	r0, [pc, #144]	; (8001e14 <MX_GPIO_Init+0x17c>)
 8001d84:	f000 fca0 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : R4_IN_Pin R3_IN_Pin R2_IN_Pin R1_IN_Pin
                           UP_EXTI_3_Pin DOWN_EXTI_4_Pin ENTER_EXTI_5_Pin */
  GPIO_InitStruct.Pin = R4_IN_Pin|R3_IN_Pin|R2_IN_Pin|R1_IN_Pin
 8001d88:	f24f 0338 	movw	r3, #61496	; 0xf038
 8001d8c:	613b      	str	r3, [r7, #16]
                          |UP_EXTI_3_Pin|DOWN_EXTI_4_Pin|ENTER_EXTI_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d8e:	4b22      	ldr	r3, [pc, #136]	; (8001e18 <MX_GPIO_Init+0x180>)
 8001d90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d92:	2301      	movs	r3, #1
 8001d94:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d96:	f107 0310 	add.w	r3, r7, #16
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	481d      	ldr	r0, [pc, #116]	; (8001e14 <MX_GPIO_Init+0x17c>)
 8001d9e:	f000 fc93 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : C4_OUT_Pin C3_OUT_Pin C2_OUT_Pin C1_OUT_Pin */
  GPIO_InitStruct.Pin = C4_OUT_Pin|C3_OUT_Pin|C2_OUT_Pin|C1_OUT_Pin;
 8001da2:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001da6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da8:	2301      	movs	r3, #1
 8001daa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001dac:	2302      	movs	r3, #2
 8001dae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db0:	2302      	movs	r3, #2
 8001db2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db4:	f107 0310 	add.w	r3, r7, #16
 8001db8:	4619      	mov	r1, r3
 8001dba:	4815      	ldr	r0, [pc, #84]	; (8001e10 <MX_GPIO_Init+0x178>)
 8001dbc:	f000 fc84 	bl	80026c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	2105      	movs	r1, #5
 8001dc4:	2009      	movs	r0, #9
 8001dc6:	f000 fb96 	bl	80024f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001dca:	2009      	movs	r0, #9
 8001dcc:	f000 fbaf 	bl	800252e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	2105      	movs	r1, #5
 8001dd4:	200a      	movs	r0, #10
 8001dd6:	f000 fb8e 	bl	80024f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001dda:	200a      	movs	r0, #10
 8001ddc:	f000 fba7 	bl	800252e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001de0:	2200      	movs	r2, #0
 8001de2:	2105      	movs	r1, #5
 8001de4:	2017      	movs	r0, #23
 8001de6:	f000 fb86 	bl	80024f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001dea:	2017      	movs	r0, #23
 8001dec:	f000 fb9f 	bl	800252e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001df0:	2200      	movs	r2, #0
 8001df2:	2105      	movs	r1, #5
 8001df4:	2028      	movs	r0, #40	; 0x28
 8001df6:	f000 fb7e 	bl	80024f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001dfa:	2028      	movs	r0, #40	; 0x28
 8001dfc:	f000 fb97 	bl	800252e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e00:	bf00      	nop
 8001e02:	3720      	adds	r7, #32
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	40011000 	.word	0x40011000
 8001e10:	40010800 	.word	0x40010800
 8001e14:	40010c00 	.word	0x40010c00
 8001e18:	10210000 	.word	0x10210000

08001e1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e20:	b672      	cpsid	i
}
 8001e22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e24:	e7fe      	b.n	8001e24 <Error_Handler+0x8>
	...

08001e28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b085      	sub	sp, #20
 8001e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e2e:	4b15      	ldr	r3, [pc, #84]	; (8001e84 <HAL_MspInit+0x5c>)
 8001e30:	699b      	ldr	r3, [r3, #24]
 8001e32:	4a14      	ldr	r2, [pc, #80]	; (8001e84 <HAL_MspInit+0x5c>)
 8001e34:	f043 0301 	orr.w	r3, r3, #1
 8001e38:	6193      	str	r3, [r2, #24]
 8001e3a:	4b12      	ldr	r3, [pc, #72]	; (8001e84 <HAL_MspInit+0x5c>)
 8001e3c:	699b      	ldr	r3, [r3, #24]
 8001e3e:	f003 0301 	and.w	r3, r3, #1
 8001e42:	60bb      	str	r3, [r7, #8]
 8001e44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e46:	4b0f      	ldr	r3, [pc, #60]	; (8001e84 <HAL_MspInit+0x5c>)
 8001e48:	69db      	ldr	r3, [r3, #28]
 8001e4a:	4a0e      	ldr	r2, [pc, #56]	; (8001e84 <HAL_MspInit+0x5c>)
 8001e4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e50:	61d3      	str	r3, [r2, #28]
 8001e52:	4b0c      	ldr	r3, [pc, #48]	; (8001e84 <HAL_MspInit+0x5c>)
 8001e54:	69db      	ldr	r3, [r3, #28]
 8001e56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e5a:	607b      	str	r3, [r7, #4]
 8001e5c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e5e:	4b0a      	ldr	r3, [pc, #40]	; (8001e88 <HAL_MspInit+0x60>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	60fb      	str	r3, [r7, #12]
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001e6a:	60fb      	str	r3, [r7, #12]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e72:	60fb      	str	r3, [r7, #12]
 8001e74:	4a04      	ldr	r2, [pc, #16]	; (8001e88 <HAL_MspInit+0x60>)
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	3714      	adds	r7, #20
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr
 8001e84:	40021000 	.word	0x40021000
 8001e88:	40010000 	.word	0x40010000

08001e8c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b088      	sub	sp, #32
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e94:	f107 0310 	add.w	r3, r7, #16
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	605a      	str	r2, [r3, #4]
 8001e9e:	609a      	str	r2, [r3, #8]
 8001ea0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a15      	ldr	r2, [pc, #84]	; (8001efc <HAL_I2C_MspInit+0x70>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d123      	bne.n	8001ef4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eac:	4b14      	ldr	r3, [pc, #80]	; (8001f00 <HAL_I2C_MspInit+0x74>)
 8001eae:	699b      	ldr	r3, [r3, #24]
 8001eb0:	4a13      	ldr	r2, [pc, #76]	; (8001f00 <HAL_I2C_MspInit+0x74>)
 8001eb2:	f043 0308 	orr.w	r3, r3, #8
 8001eb6:	6193      	str	r3, [r2, #24]
 8001eb8:	4b11      	ldr	r3, [pc, #68]	; (8001f00 <HAL_I2C_MspInit+0x74>)
 8001eba:	699b      	ldr	r3, [r3, #24]
 8001ebc:	f003 0308 	and.w	r3, r3, #8
 8001ec0:	60fb      	str	r3, [r7, #12]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ec4:	23c0      	movs	r3, #192	; 0xc0
 8001ec6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ec8:	2312      	movs	r3, #18
 8001eca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ed0:	f107 0310 	add.w	r3, r7, #16
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	480b      	ldr	r0, [pc, #44]	; (8001f04 <HAL_I2C_MspInit+0x78>)
 8001ed8:	f000 fbf6 	bl	80026c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001edc:	4b08      	ldr	r3, [pc, #32]	; (8001f00 <HAL_I2C_MspInit+0x74>)
 8001ede:	69db      	ldr	r3, [r3, #28]
 8001ee0:	4a07      	ldr	r2, [pc, #28]	; (8001f00 <HAL_I2C_MspInit+0x74>)
 8001ee2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ee6:	61d3      	str	r3, [r2, #28]
 8001ee8:	4b05      	ldr	r3, [pc, #20]	; (8001f00 <HAL_I2C_MspInit+0x74>)
 8001eea:	69db      	ldr	r3, [r3, #28]
 8001eec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ef0:	60bb      	str	r3, [r7, #8]
 8001ef2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001ef4:	bf00      	nop
 8001ef6:	3720      	adds	r7, #32
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	40005400 	.word	0x40005400
 8001f00:	40021000 	.word	0x40021000
 8001f04:	40010c00 	.word	0x40010c00

08001f08 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b088      	sub	sp, #32
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f10:	f107 0310 	add.w	r3, r7, #16
 8001f14:	2200      	movs	r2, #0
 8001f16:	601a      	str	r2, [r3, #0]
 8001f18:	605a      	str	r2, [r3, #4]
 8001f1a:	609a      	str	r2, [r3, #8]
 8001f1c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a20      	ldr	r2, [pc, #128]	; (8001fa4 <HAL_UART_MspInit+0x9c>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d139      	bne.n	8001f9c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f28:	4b1f      	ldr	r3, [pc, #124]	; (8001fa8 <HAL_UART_MspInit+0xa0>)
 8001f2a:	69db      	ldr	r3, [r3, #28]
 8001f2c:	4a1e      	ldr	r2, [pc, #120]	; (8001fa8 <HAL_UART_MspInit+0xa0>)
 8001f2e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f32:	61d3      	str	r3, [r2, #28]
 8001f34:	4b1c      	ldr	r3, [pc, #112]	; (8001fa8 <HAL_UART_MspInit+0xa0>)
 8001f36:	69db      	ldr	r3, [r3, #28]
 8001f38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f3c:	60fb      	str	r3, [r7, #12]
 8001f3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f40:	4b19      	ldr	r3, [pc, #100]	; (8001fa8 <HAL_UART_MspInit+0xa0>)
 8001f42:	699b      	ldr	r3, [r3, #24]
 8001f44:	4a18      	ldr	r2, [pc, #96]	; (8001fa8 <HAL_UART_MspInit+0xa0>)
 8001f46:	f043 0308 	orr.w	r3, r3, #8
 8001f4a:	6193      	str	r3, [r2, #24]
 8001f4c:	4b16      	ldr	r3, [pc, #88]	; (8001fa8 <HAL_UART_MspInit+0xa0>)
 8001f4e:	699b      	ldr	r3, [r3, #24]
 8001f50:	f003 0308 	and.w	r3, r3, #8
 8001f54:	60bb      	str	r3, [r7, #8]
 8001f56:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f5c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f5e:	2302      	movs	r3, #2
 8001f60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f62:	2303      	movs	r3, #3
 8001f64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f66:	f107 0310 	add.w	r3, r7, #16
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	480f      	ldr	r0, [pc, #60]	; (8001fac <HAL_UART_MspInit+0xa4>)
 8001f6e:	f000 fbab 	bl	80026c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001f72:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f76:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f80:	f107 0310 	add.w	r3, r7, #16
 8001f84:	4619      	mov	r1, r3
 8001f86:	4809      	ldr	r0, [pc, #36]	; (8001fac <HAL_UART_MspInit+0xa4>)
 8001f88:	f000 fb9e 	bl	80026c8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	2100      	movs	r1, #0
 8001f90:	2027      	movs	r0, #39	; 0x27
 8001f92:	f000 fab0 	bl	80024f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001f96:	2027      	movs	r0, #39	; 0x27
 8001f98:	f000 fac9 	bl	800252e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001f9c:	bf00      	nop
 8001f9e:	3720      	adds	r7, #32
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	40004800 	.word	0x40004800
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	40010c00 	.word	0x40010c00

08001fb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fb4:	e7fe      	b.n	8001fb4 <NMI_Handler+0x4>

08001fb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fba:	e7fe      	b.n	8001fba <HardFault_Handler+0x4>

08001fbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fc0:	e7fe      	b.n	8001fc0 <MemManage_Handler+0x4>

08001fc2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fc6:	e7fe      	b.n	8001fc6 <BusFault_Handler+0x4>

08001fc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fcc:	e7fe      	b.n	8001fcc <UsageFault_Handler+0x4>

08001fce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bc80      	pop	{r7}
 8001fd8:	4770      	bx	lr

08001fda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fde:	bf00      	nop
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bc80      	pop	{r7}
 8001fe4:	4770      	bx	lr

08001fe6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fe6:	b480      	push	{r7}
 8001fe8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fea:	bf00      	nop
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bc80      	pop	{r7}
 8001ff0:	4770      	bx	lr

08001ff2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ff6:	f000 f967 	bl	80022c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ffa:	bf00      	nop
 8001ffc:	bd80      	pop	{r7, pc}

08001ffe <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001ffe:	b580      	push	{r7, lr}
 8002000:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UP_EXTI_3_Pin);
 8002002:	2008      	movs	r0, #8
 8002004:	f000 fd2c 	bl	8002a60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002008:	bf00      	nop
 800200a:	bd80      	pop	{r7, pc}

0800200c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DOWN_EXTI_4_Pin);
 8002010:	2010      	movs	r0, #16
 8002012:	f000 fd25 	bl	8002a60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002016:	bf00      	nop
 8002018:	bd80      	pop	{r7, pc}

0800201a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800201a:	b580      	push	{r7, lr}
 800201c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENTER_EXTI_5_Pin);
 800201e:	2020      	movs	r0, #32
 8002020:	f000 fd1e 	bl	8002a60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002024:	bf00      	nop
 8002026:	bd80      	pop	{r7, pc}

08002028 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800202c:	4802      	ldr	r0, [pc, #8]	; (8002038 <USART3_IRQHandler+0x10>)
 800202e:	f002 fbaf 	bl	8004790 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002032:	bf00      	nop
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	20000280 	.word	0x20000280

0800203c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(R4_IN_Pin);
 8002040:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002044:	f000 fd0c 	bl	8002a60 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(R3_IN_Pin);
 8002048:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800204c:	f000 fd08 	bl	8002a60 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(R2_IN_Pin);
 8002050:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002054:	f000 fd04 	bl	8002a60 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(R1_IN_Pin);
 8002058:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800205c:	f000 fd00 	bl	8002a60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002060:	bf00      	nop
 8002062:	bd80      	pop	{r7, pc}

08002064 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  return 1;
 8002068:	2301      	movs	r3, #1
}
 800206a:	4618      	mov	r0, r3
 800206c:	46bd      	mov	sp, r7
 800206e:	bc80      	pop	{r7}
 8002070:	4770      	bx	lr

08002072 <_kill>:

int _kill(int pid, int sig)
{
 8002072:	b580      	push	{r7, lr}
 8002074:	b082      	sub	sp, #8
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
 800207a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800207c:	f003 f908 	bl	8005290 <__errno>
 8002080:	4603      	mov	r3, r0
 8002082:	2216      	movs	r2, #22
 8002084:	601a      	str	r2, [r3, #0]
  return -1;
 8002086:	f04f 33ff 	mov.w	r3, #4294967295
}
 800208a:	4618      	mov	r0, r3
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}

08002092 <_exit>:

void _exit (int status)
{
 8002092:	b580      	push	{r7, lr}
 8002094:	b082      	sub	sp, #8
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800209a:	f04f 31ff 	mov.w	r1, #4294967295
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f7ff ffe7 	bl	8002072 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020a4:	e7fe      	b.n	80020a4 <_exit+0x12>

080020a6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b086      	sub	sp, #24
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	60f8      	str	r0, [r7, #12]
 80020ae:	60b9      	str	r1, [r7, #8]
 80020b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020b2:	2300      	movs	r3, #0
 80020b4:	617b      	str	r3, [r7, #20]
 80020b6:	e00a      	b.n	80020ce <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020b8:	f3af 8000 	nop.w
 80020bc:	4601      	mov	r1, r0
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	1c5a      	adds	r2, r3, #1
 80020c2:	60ba      	str	r2, [r7, #8]
 80020c4:	b2ca      	uxtb	r2, r1
 80020c6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	3301      	adds	r3, #1
 80020cc:	617b      	str	r3, [r7, #20]
 80020ce:	697a      	ldr	r2, [r7, #20]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	429a      	cmp	r2, r3
 80020d4:	dbf0      	blt.n	80020b8 <_read+0x12>
  }

  return len;
 80020d6:	687b      	ldr	r3, [r7, #4]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3718      	adds	r7, #24
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b086      	sub	sp, #24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ec:	2300      	movs	r3, #0
 80020ee:	617b      	str	r3, [r7, #20]
 80020f0:	e009      	b.n	8002106 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	1c5a      	adds	r2, r3, #1
 80020f6:	60ba      	str	r2, [r7, #8]
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	3301      	adds	r3, #1
 8002104:	617b      	str	r3, [r7, #20]
 8002106:	697a      	ldr	r2, [r7, #20]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	429a      	cmp	r2, r3
 800210c:	dbf1      	blt.n	80020f2 <_write+0x12>
  }
  return len;
 800210e:	687b      	ldr	r3, [r7, #4]
}
 8002110:	4618      	mov	r0, r3
 8002112:	3718      	adds	r7, #24
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}

08002118 <_close>:

int _close(int file)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002120:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002124:	4618      	mov	r0, r3
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	bc80      	pop	{r7}
 800212c:	4770      	bx	lr

0800212e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800212e:	b480      	push	{r7}
 8002130:	b083      	sub	sp, #12
 8002132:	af00      	add	r7, sp, #0
 8002134:	6078      	str	r0, [r7, #4]
 8002136:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800213e:	605a      	str	r2, [r3, #4]
  return 0;
 8002140:	2300      	movs	r3, #0
}
 8002142:	4618      	mov	r0, r3
 8002144:	370c      	adds	r7, #12
 8002146:	46bd      	mov	sp, r7
 8002148:	bc80      	pop	{r7}
 800214a:	4770      	bx	lr

0800214c <_isatty>:

int _isatty(int file)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002154:	2301      	movs	r3, #1
}
 8002156:	4618      	mov	r0, r3
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	bc80      	pop	{r7}
 800215e:	4770      	bx	lr

08002160 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002160:	b480      	push	{r7}
 8002162:	b085      	sub	sp, #20
 8002164:	af00      	add	r7, sp, #0
 8002166:	60f8      	str	r0, [r7, #12]
 8002168:	60b9      	str	r1, [r7, #8]
 800216a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800216c:	2300      	movs	r3, #0
}
 800216e:	4618      	mov	r0, r3
 8002170:	3714      	adds	r7, #20
 8002172:	46bd      	mov	sp, r7
 8002174:	bc80      	pop	{r7}
 8002176:	4770      	bx	lr

08002178 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b086      	sub	sp, #24
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002180:	4a14      	ldr	r2, [pc, #80]	; (80021d4 <_sbrk+0x5c>)
 8002182:	4b15      	ldr	r3, [pc, #84]	; (80021d8 <_sbrk+0x60>)
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800218c:	4b13      	ldr	r3, [pc, #76]	; (80021dc <_sbrk+0x64>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d102      	bne.n	800219a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002194:	4b11      	ldr	r3, [pc, #68]	; (80021dc <_sbrk+0x64>)
 8002196:	4a12      	ldr	r2, [pc, #72]	; (80021e0 <_sbrk+0x68>)
 8002198:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800219a:	4b10      	ldr	r3, [pc, #64]	; (80021dc <_sbrk+0x64>)
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4413      	add	r3, r2
 80021a2:	693a      	ldr	r2, [r7, #16]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d207      	bcs.n	80021b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021a8:	f003 f872 	bl	8005290 <__errno>
 80021ac:	4603      	mov	r3, r0
 80021ae:	220c      	movs	r2, #12
 80021b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021b2:	f04f 33ff 	mov.w	r3, #4294967295
 80021b6:	e009      	b.n	80021cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021b8:	4b08      	ldr	r3, [pc, #32]	; (80021dc <_sbrk+0x64>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021be:	4b07      	ldr	r3, [pc, #28]	; (80021dc <_sbrk+0x64>)
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4413      	add	r3, r2
 80021c6:	4a05      	ldr	r2, [pc, #20]	; (80021dc <_sbrk+0x64>)
 80021c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ca:	68fb      	ldr	r3, [r7, #12]
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3718      	adds	r7, #24
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	20005000 	.word	0x20005000
 80021d8:	00000400 	.word	0x00000400
 80021dc:	20000348 	.word	0x20000348
 80021e0:	20000360 	.word	0x20000360

080021e4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021e8:	bf00      	nop
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bc80      	pop	{r7}
 80021ee:	4770      	bx	lr

080021f0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80021f0:	f7ff fff8 	bl	80021e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021f4:	480b      	ldr	r0, [pc, #44]	; (8002224 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80021f6:	490c      	ldr	r1, [pc, #48]	; (8002228 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80021f8:	4a0c      	ldr	r2, [pc, #48]	; (800222c <LoopFillZerobss+0x16>)
  movs r3, #0
 80021fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021fc:	e002      	b.n	8002204 <LoopCopyDataInit>

080021fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002200:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002202:	3304      	adds	r3, #4

08002204 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002204:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002206:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002208:	d3f9      	bcc.n	80021fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800220a:	4a09      	ldr	r2, [pc, #36]	; (8002230 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800220c:	4c09      	ldr	r4, [pc, #36]	; (8002234 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800220e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002210:	e001      	b.n	8002216 <LoopFillZerobss>

08002212 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002212:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002214:	3204      	adds	r2, #4

08002216 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002216:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002218:	d3fb      	bcc.n	8002212 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800221a:	f003 f83f 	bl	800529c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800221e:	f7ff fb8d 	bl	800193c <main>
  bx lr
 8002222:	4770      	bx	lr
  ldr r0, =_sdata
 8002224:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002228:	2000012c 	.word	0x2000012c
  ldr r2, =_sidata
 800222c:	08006b60 	.word	0x08006b60
  ldr r2, =_sbss
 8002230:	2000012c 	.word	0x2000012c
  ldr r4, =_ebss
 8002234:	20000360 	.word	0x20000360

08002238 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002238:	e7fe      	b.n	8002238 <ADC1_2_IRQHandler>
	...

0800223c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002240:	4b08      	ldr	r3, [pc, #32]	; (8002264 <HAL_Init+0x28>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a07      	ldr	r2, [pc, #28]	; (8002264 <HAL_Init+0x28>)
 8002246:	f043 0310 	orr.w	r3, r3, #16
 800224a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800224c:	2003      	movs	r0, #3
 800224e:	f000 f947 	bl	80024e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002252:	2004      	movs	r0, #4
 8002254:	f000 f808 	bl	8002268 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002258:	f7ff fde6 	bl	8001e28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800225c:	2300      	movs	r3, #0
}
 800225e:	4618      	mov	r0, r3
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40022000 	.word	0x40022000

08002268 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002270:	4b12      	ldr	r3, [pc, #72]	; (80022bc <HAL_InitTick+0x54>)
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	4b12      	ldr	r3, [pc, #72]	; (80022c0 <HAL_InitTick+0x58>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	4619      	mov	r1, r3
 800227a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800227e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002282:	fbb2 f3f3 	udiv	r3, r2, r3
 8002286:	4618      	mov	r0, r3
 8002288:	f000 f95f 	bl	800254a <HAL_SYSTICK_Config>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e00e      	b.n	80022b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2b0f      	cmp	r3, #15
 800229a:	d80a      	bhi.n	80022b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800229c:	2200      	movs	r2, #0
 800229e:	6879      	ldr	r1, [r7, #4]
 80022a0:	f04f 30ff 	mov.w	r0, #4294967295
 80022a4:	f000 f927 	bl	80024f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022a8:	4a06      	ldr	r2, [pc, #24]	; (80022c4 <HAL_InitTick+0x5c>)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022ae:	2300      	movs	r3, #0
 80022b0:	e000      	b.n	80022b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	200000bc 	.word	0x200000bc
 80022c0:	200000c4 	.word	0x200000c4
 80022c4:	200000c0 	.word	0x200000c0

080022c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022cc:	4b05      	ldr	r3, [pc, #20]	; (80022e4 <HAL_IncTick+0x1c>)
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	461a      	mov	r2, r3
 80022d2:	4b05      	ldr	r3, [pc, #20]	; (80022e8 <HAL_IncTick+0x20>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4413      	add	r3, r2
 80022d8:	4a03      	ldr	r2, [pc, #12]	; (80022e8 <HAL_IncTick+0x20>)
 80022da:	6013      	str	r3, [r2, #0]
}
 80022dc:	bf00      	nop
 80022de:	46bd      	mov	sp, r7
 80022e0:	bc80      	pop	{r7}
 80022e2:	4770      	bx	lr
 80022e4:	200000c4 	.word	0x200000c4
 80022e8:	2000034c 	.word	0x2000034c

080022ec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  return uwTick;
 80022f0:	4b02      	ldr	r3, [pc, #8]	; (80022fc <HAL_GetTick+0x10>)
 80022f2:	681b      	ldr	r3, [r3, #0]
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bc80      	pop	{r7}
 80022fa:	4770      	bx	lr
 80022fc:	2000034c 	.word	0x2000034c

08002300 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b084      	sub	sp, #16
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002308:	f7ff fff0 	bl	80022ec <HAL_GetTick>
 800230c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002318:	d005      	beq.n	8002326 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800231a:	4b0a      	ldr	r3, [pc, #40]	; (8002344 <HAL_Delay+0x44>)
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	461a      	mov	r2, r3
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	4413      	add	r3, r2
 8002324:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002326:	bf00      	nop
 8002328:	f7ff ffe0 	bl	80022ec <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	429a      	cmp	r2, r3
 8002336:	d8f7      	bhi.n	8002328 <HAL_Delay+0x28>
  {
  }
}
 8002338:	bf00      	nop
 800233a:	bf00      	nop
 800233c:	3710      	adds	r7, #16
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	200000c4 	.word	0x200000c4

08002348 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002348:	b480      	push	{r7}
 800234a:	b085      	sub	sp, #20
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	f003 0307 	and.w	r3, r3, #7
 8002356:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002358:	4b0c      	ldr	r3, [pc, #48]	; (800238c <__NVIC_SetPriorityGrouping+0x44>)
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800235e:	68ba      	ldr	r2, [r7, #8]
 8002360:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002364:	4013      	ands	r3, r2
 8002366:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002370:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002374:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002378:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800237a:	4a04      	ldr	r2, [pc, #16]	; (800238c <__NVIC_SetPriorityGrouping+0x44>)
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	60d3      	str	r3, [r2, #12]
}
 8002380:	bf00      	nop
 8002382:	3714      	adds	r7, #20
 8002384:	46bd      	mov	sp, r7
 8002386:	bc80      	pop	{r7}
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	e000ed00 	.word	0xe000ed00

08002390 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002394:	4b04      	ldr	r3, [pc, #16]	; (80023a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	0a1b      	lsrs	r3, r3, #8
 800239a:	f003 0307 	and.w	r3, r3, #7
}
 800239e:	4618      	mov	r0, r3
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bc80      	pop	{r7}
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	e000ed00 	.word	0xe000ed00

080023ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	4603      	mov	r3, r0
 80023b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	db0b      	blt.n	80023d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023be:	79fb      	ldrb	r3, [r7, #7]
 80023c0:	f003 021f 	and.w	r2, r3, #31
 80023c4:	4906      	ldr	r1, [pc, #24]	; (80023e0 <__NVIC_EnableIRQ+0x34>)
 80023c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ca:	095b      	lsrs	r3, r3, #5
 80023cc:	2001      	movs	r0, #1
 80023ce:	fa00 f202 	lsl.w	r2, r0, r2
 80023d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023d6:	bf00      	nop
 80023d8:	370c      	adds	r7, #12
 80023da:	46bd      	mov	sp, r7
 80023dc:	bc80      	pop	{r7}
 80023de:	4770      	bx	lr
 80023e0:	e000e100 	.word	0xe000e100

080023e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	4603      	mov	r3, r0
 80023ec:	6039      	str	r1, [r7, #0]
 80023ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	db0a      	blt.n	800240e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	b2da      	uxtb	r2, r3
 80023fc:	490c      	ldr	r1, [pc, #48]	; (8002430 <__NVIC_SetPriority+0x4c>)
 80023fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002402:	0112      	lsls	r2, r2, #4
 8002404:	b2d2      	uxtb	r2, r2
 8002406:	440b      	add	r3, r1
 8002408:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800240c:	e00a      	b.n	8002424 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	b2da      	uxtb	r2, r3
 8002412:	4908      	ldr	r1, [pc, #32]	; (8002434 <__NVIC_SetPriority+0x50>)
 8002414:	79fb      	ldrb	r3, [r7, #7]
 8002416:	f003 030f 	and.w	r3, r3, #15
 800241a:	3b04      	subs	r3, #4
 800241c:	0112      	lsls	r2, r2, #4
 800241e:	b2d2      	uxtb	r2, r2
 8002420:	440b      	add	r3, r1
 8002422:	761a      	strb	r2, [r3, #24]
}
 8002424:	bf00      	nop
 8002426:	370c      	adds	r7, #12
 8002428:	46bd      	mov	sp, r7
 800242a:	bc80      	pop	{r7}
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	e000e100 	.word	0xe000e100
 8002434:	e000ed00 	.word	0xe000ed00

08002438 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002438:	b480      	push	{r7}
 800243a:	b089      	sub	sp, #36	; 0x24
 800243c:	af00      	add	r7, sp, #0
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	60b9      	str	r1, [r7, #8]
 8002442:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	f003 0307 	and.w	r3, r3, #7
 800244a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	f1c3 0307 	rsb	r3, r3, #7
 8002452:	2b04      	cmp	r3, #4
 8002454:	bf28      	it	cs
 8002456:	2304      	movcs	r3, #4
 8002458:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	3304      	adds	r3, #4
 800245e:	2b06      	cmp	r3, #6
 8002460:	d902      	bls.n	8002468 <NVIC_EncodePriority+0x30>
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	3b03      	subs	r3, #3
 8002466:	e000      	b.n	800246a <NVIC_EncodePriority+0x32>
 8002468:	2300      	movs	r3, #0
 800246a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800246c:	f04f 32ff 	mov.w	r2, #4294967295
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	fa02 f303 	lsl.w	r3, r2, r3
 8002476:	43da      	mvns	r2, r3
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	401a      	ands	r2, r3
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002480:	f04f 31ff 	mov.w	r1, #4294967295
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	fa01 f303 	lsl.w	r3, r1, r3
 800248a:	43d9      	mvns	r1, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002490:	4313      	orrs	r3, r2
         );
}
 8002492:	4618      	mov	r0, r3
 8002494:	3724      	adds	r7, #36	; 0x24
 8002496:	46bd      	mov	sp, r7
 8002498:	bc80      	pop	{r7}
 800249a:	4770      	bx	lr

0800249c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	3b01      	subs	r3, #1
 80024a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024ac:	d301      	bcc.n	80024b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024ae:	2301      	movs	r3, #1
 80024b0:	e00f      	b.n	80024d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024b2:	4a0a      	ldr	r2, [pc, #40]	; (80024dc <SysTick_Config+0x40>)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	3b01      	subs	r3, #1
 80024b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024ba:	210f      	movs	r1, #15
 80024bc:	f04f 30ff 	mov.w	r0, #4294967295
 80024c0:	f7ff ff90 	bl	80023e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024c4:	4b05      	ldr	r3, [pc, #20]	; (80024dc <SysTick_Config+0x40>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024ca:	4b04      	ldr	r3, [pc, #16]	; (80024dc <SysTick_Config+0x40>)
 80024cc:	2207      	movs	r2, #7
 80024ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3708      	adds	r7, #8
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	e000e010 	.word	0xe000e010

080024e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f7ff ff2d 	bl	8002348 <__NVIC_SetPriorityGrouping>
}
 80024ee:	bf00      	nop
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b086      	sub	sp, #24
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	4603      	mov	r3, r0
 80024fe:	60b9      	str	r1, [r7, #8]
 8002500:	607a      	str	r2, [r7, #4]
 8002502:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002504:	2300      	movs	r3, #0
 8002506:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002508:	f7ff ff42 	bl	8002390 <__NVIC_GetPriorityGrouping>
 800250c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	68b9      	ldr	r1, [r7, #8]
 8002512:	6978      	ldr	r0, [r7, #20]
 8002514:	f7ff ff90 	bl	8002438 <NVIC_EncodePriority>
 8002518:	4602      	mov	r2, r0
 800251a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800251e:	4611      	mov	r1, r2
 8002520:	4618      	mov	r0, r3
 8002522:	f7ff ff5f 	bl	80023e4 <__NVIC_SetPriority>
}
 8002526:	bf00      	nop
 8002528:	3718      	adds	r7, #24
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}

0800252e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b082      	sub	sp, #8
 8002532:	af00      	add	r7, sp, #0
 8002534:	4603      	mov	r3, r0
 8002536:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253c:	4618      	mov	r0, r3
 800253e:	f7ff ff35 	bl	80023ac <__NVIC_EnableIRQ>
}
 8002542:	bf00      	nop
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}

0800254a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	b082      	sub	sp, #8
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	f7ff ffa2 	bl	800249c <SysTick_Config>
 8002558:	4603      	mov	r3, r0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3708      	adds	r7, #8
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}

08002562 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002562:	b480      	push	{r7}
 8002564:	b085      	sub	sp, #20
 8002566:	af00      	add	r7, sp, #0
 8002568:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800256a:	2300      	movs	r3, #0
 800256c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b02      	cmp	r3, #2
 8002578:	d008      	beq.n	800258c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2204      	movs	r2, #4
 800257e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e020      	b.n	80025ce <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f022 020e 	bic.w	r2, r2, #14
 800259a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f022 0201 	bic.w	r2, r2, #1
 80025aa:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025b4:	2101      	movs	r1, #1
 80025b6:	fa01 f202 	lsl.w	r2, r1, r2
 80025ba:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2201      	movs	r2, #1
 80025c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3714      	adds	r7, #20
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bc80      	pop	{r7}
 80025d6:	4770      	bx	lr

080025d8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80025d8:	b580      	push	{r7, lr}
 80025da:	b084      	sub	sp, #16
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025e0:	2300      	movs	r3, #0
 80025e2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d005      	beq.n	80025fc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2204      	movs	r2, #4
 80025f4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	73fb      	strb	r3, [r7, #15]
 80025fa:	e051      	b.n	80026a0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f022 020e 	bic.w	r2, r2, #14
 800260a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f022 0201 	bic.w	r2, r2, #1
 800261a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a22      	ldr	r2, [pc, #136]	; (80026ac <HAL_DMA_Abort_IT+0xd4>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d029      	beq.n	800267a <HAL_DMA_Abort_IT+0xa2>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a21      	ldr	r2, [pc, #132]	; (80026b0 <HAL_DMA_Abort_IT+0xd8>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d022      	beq.n	8002676 <HAL_DMA_Abort_IT+0x9e>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a1f      	ldr	r2, [pc, #124]	; (80026b4 <HAL_DMA_Abort_IT+0xdc>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d01a      	beq.n	8002670 <HAL_DMA_Abort_IT+0x98>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a1e      	ldr	r2, [pc, #120]	; (80026b8 <HAL_DMA_Abort_IT+0xe0>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d012      	beq.n	800266a <HAL_DMA_Abort_IT+0x92>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a1c      	ldr	r2, [pc, #112]	; (80026bc <HAL_DMA_Abort_IT+0xe4>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d00a      	beq.n	8002664 <HAL_DMA_Abort_IT+0x8c>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a1b      	ldr	r2, [pc, #108]	; (80026c0 <HAL_DMA_Abort_IT+0xe8>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d102      	bne.n	800265e <HAL_DMA_Abort_IT+0x86>
 8002658:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800265c:	e00e      	b.n	800267c <HAL_DMA_Abort_IT+0xa4>
 800265e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002662:	e00b      	b.n	800267c <HAL_DMA_Abort_IT+0xa4>
 8002664:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002668:	e008      	b.n	800267c <HAL_DMA_Abort_IT+0xa4>
 800266a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800266e:	e005      	b.n	800267c <HAL_DMA_Abort_IT+0xa4>
 8002670:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002674:	e002      	b.n	800267c <HAL_DMA_Abort_IT+0xa4>
 8002676:	2310      	movs	r3, #16
 8002678:	e000      	b.n	800267c <HAL_DMA_Abort_IT+0xa4>
 800267a:	2301      	movs	r3, #1
 800267c:	4a11      	ldr	r2, [pc, #68]	; (80026c4 <HAL_DMA_Abort_IT+0xec>)
 800267e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002694:	2b00      	cmp	r3, #0
 8002696:	d003      	beq.n	80026a0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	4798      	blx	r3
    } 
  }
  return status;
 80026a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3710      	adds	r7, #16
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	40020008 	.word	0x40020008
 80026b0:	4002001c 	.word	0x4002001c
 80026b4:	40020030 	.word	0x40020030
 80026b8:	40020044 	.word	0x40020044
 80026bc:	40020058 	.word	0x40020058
 80026c0:	4002006c 	.word	0x4002006c
 80026c4:	40020000 	.word	0x40020000

080026c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b08b      	sub	sp, #44	; 0x2c
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026d2:	2300      	movs	r3, #0
 80026d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80026d6:	2300      	movs	r3, #0
 80026d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026da:	e169      	b.n	80029b0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80026dc:	2201      	movs	r2, #1
 80026de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e0:	fa02 f303 	lsl.w	r3, r2, r3
 80026e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	69fa      	ldr	r2, [r7, #28]
 80026ec:	4013      	ands	r3, r2
 80026ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	f040 8158 	bne.w	80029aa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	4a9a      	ldr	r2, [pc, #616]	; (8002968 <HAL_GPIO_Init+0x2a0>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d05e      	beq.n	80027c2 <HAL_GPIO_Init+0xfa>
 8002704:	4a98      	ldr	r2, [pc, #608]	; (8002968 <HAL_GPIO_Init+0x2a0>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d875      	bhi.n	80027f6 <HAL_GPIO_Init+0x12e>
 800270a:	4a98      	ldr	r2, [pc, #608]	; (800296c <HAL_GPIO_Init+0x2a4>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d058      	beq.n	80027c2 <HAL_GPIO_Init+0xfa>
 8002710:	4a96      	ldr	r2, [pc, #600]	; (800296c <HAL_GPIO_Init+0x2a4>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d86f      	bhi.n	80027f6 <HAL_GPIO_Init+0x12e>
 8002716:	4a96      	ldr	r2, [pc, #600]	; (8002970 <HAL_GPIO_Init+0x2a8>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d052      	beq.n	80027c2 <HAL_GPIO_Init+0xfa>
 800271c:	4a94      	ldr	r2, [pc, #592]	; (8002970 <HAL_GPIO_Init+0x2a8>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d869      	bhi.n	80027f6 <HAL_GPIO_Init+0x12e>
 8002722:	4a94      	ldr	r2, [pc, #592]	; (8002974 <HAL_GPIO_Init+0x2ac>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d04c      	beq.n	80027c2 <HAL_GPIO_Init+0xfa>
 8002728:	4a92      	ldr	r2, [pc, #584]	; (8002974 <HAL_GPIO_Init+0x2ac>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d863      	bhi.n	80027f6 <HAL_GPIO_Init+0x12e>
 800272e:	4a92      	ldr	r2, [pc, #584]	; (8002978 <HAL_GPIO_Init+0x2b0>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d046      	beq.n	80027c2 <HAL_GPIO_Init+0xfa>
 8002734:	4a90      	ldr	r2, [pc, #576]	; (8002978 <HAL_GPIO_Init+0x2b0>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d85d      	bhi.n	80027f6 <HAL_GPIO_Init+0x12e>
 800273a:	2b12      	cmp	r3, #18
 800273c:	d82a      	bhi.n	8002794 <HAL_GPIO_Init+0xcc>
 800273e:	2b12      	cmp	r3, #18
 8002740:	d859      	bhi.n	80027f6 <HAL_GPIO_Init+0x12e>
 8002742:	a201      	add	r2, pc, #4	; (adr r2, 8002748 <HAL_GPIO_Init+0x80>)
 8002744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002748:	080027c3 	.word	0x080027c3
 800274c:	0800279d 	.word	0x0800279d
 8002750:	080027af 	.word	0x080027af
 8002754:	080027f1 	.word	0x080027f1
 8002758:	080027f7 	.word	0x080027f7
 800275c:	080027f7 	.word	0x080027f7
 8002760:	080027f7 	.word	0x080027f7
 8002764:	080027f7 	.word	0x080027f7
 8002768:	080027f7 	.word	0x080027f7
 800276c:	080027f7 	.word	0x080027f7
 8002770:	080027f7 	.word	0x080027f7
 8002774:	080027f7 	.word	0x080027f7
 8002778:	080027f7 	.word	0x080027f7
 800277c:	080027f7 	.word	0x080027f7
 8002780:	080027f7 	.word	0x080027f7
 8002784:	080027f7 	.word	0x080027f7
 8002788:	080027f7 	.word	0x080027f7
 800278c:	080027a5 	.word	0x080027a5
 8002790:	080027b9 	.word	0x080027b9
 8002794:	4a79      	ldr	r2, [pc, #484]	; (800297c <HAL_GPIO_Init+0x2b4>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d013      	beq.n	80027c2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800279a:	e02c      	b.n	80027f6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	623b      	str	r3, [r7, #32]
          break;
 80027a2:	e029      	b.n	80027f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	3304      	adds	r3, #4
 80027aa:	623b      	str	r3, [r7, #32]
          break;
 80027ac:	e024      	b.n	80027f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	3308      	adds	r3, #8
 80027b4:	623b      	str	r3, [r7, #32]
          break;
 80027b6:	e01f      	b.n	80027f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	330c      	adds	r3, #12
 80027be:	623b      	str	r3, [r7, #32]
          break;
 80027c0:	e01a      	b.n	80027f8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d102      	bne.n	80027d0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80027ca:	2304      	movs	r3, #4
 80027cc:	623b      	str	r3, [r7, #32]
          break;
 80027ce:	e013      	b.n	80027f8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d105      	bne.n	80027e4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027d8:	2308      	movs	r3, #8
 80027da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	69fa      	ldr	r2, [r7, #28]
 80027e0:	611a      	str	r2, [r3, #16]
          break;
 80027e2:	e009      	b.n	80027f8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027e4:	2308      	movs	r3, #8
 80027e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	69fa      	ldr	r2, [r7, #28]
 80027ec:	615a      	str	r2, [r3, #20]
          break;
 80027ee:	e003      	b.n	80027f8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80027f0:	2300      	movs	r3, #0
 80027f2:	623b      	str	r3, [r7, #32]
          break;
 80027f4:	e000      	b.n	80027f8 <HAL_GPIO_Init+0x130>
          break;
 80027f6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80027f8:	69bb      	ldr	r3, [r7, #24]
 80027fa:	2bff      	cmp	r3, #255	; 0xff
 80027fc:	d801      	bhi.n	8002802 <HAL_GPIO_Init+0x13a>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	e001      	b.n	8002806 <HAL_GPIO_Init+0x13e>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	3304      	adds	r3, #4
 8002806:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002808:	69bb      	ldr	r3, [r7, #24]
 800280a:	2bff      	cmp	r3, #255	; 0xff
 800280c:	d802      	bhi.n	8002814 <HAL_GPIO_Init+0x14c>
 800280e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	e002      	b.n	800281a <HAL_GPIO_Init+0x152>
 8002814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002816:	3b08      	subs	r3, #8
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	210f      	movs	r1, #15
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	fa01 f303 	lsl.w	r3, r1, r3
 8002828:	43db      	mvns	r3, r3
 800282a:	401a      	ands	r2, r3
 800282c:	6a39      	ldr	r1, [r7, #32]
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	fa01 f303 	lsl.w	r3, r1, r3
 8002834:	431a      	orrs	r2, r3
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002842:	2b00      	cmp	r3, #0
 8002844:	f000 80b1 	beq.w	80029aa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002848:	4b4d      	ldr	r3, [pc, #308]	; (8002980 <HAL_GPIO_Init+0x2b8>)
 800284a:	699b      	ldr	r3, [r3, #24]
 800284c:	4a4c      	ldr	r2, [pc, #304]	; (8002980 <HAL_GPIO_Init+0x2b8>)
 800284e:	f043 0301 	orr.w	r3, r3, #1
 8002852:	6193      	str	r3, [r2, #24]
 8002854:	4b4a      	ldr	r3, [pc, #296]	; (8002980 <HAL_GPIO_Init+0x2b8>)
 8002856:	699b      	ldr	r3, [r3, #24]
 8002858:	f003 0301 	and.w	r3, r3, #1
 800285c:	60bb      	str	r3, [r7, #8]
 800285e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002860:	4a48      	ldr	r2, [pc, #288]	; (8002984 <HAL_GPIO_Init+0x2bc>)
 8002862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002864:	089b      	lsrs	r3, r3, #2
 8002866:	3302      	adds	r3, #2
 8002868:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800286c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800286e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002870:	f003 0303 	and.w	r3, r3, #3
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	220f      	movs	r2, #15
 8002878:	fa02 f303 	lsl.w	r3, r2, r3
 800287c:	43db      	mvns	r3, r3
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	4013      	ands	r3, r2
 8002882:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	4a40      	ldr	r2, [pc, #256]	; (8002988 <HAL_GPIO_Init+0x2c0>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d013      	beq.n	80028b4 <HAL_GPIO_Init+0x1ec>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	4a3f      	ldr	r2, [pc, #252]	; (800298c <HAL_GPIO_Init+0x2c4>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d00d      	beq.n	80028b0 <HAL_GPIO_Init+0x1e8>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	4a3e      	ldr	r2, [pc, #248]	; (8002990 <HAL_GPIO_Init+0x2c8>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d007      	beq.n	80028ac <HAL_GPIO_Init+0x1e4>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	4a3d      	ldr	r2, [pc, #244]	; (8002994 <HAL_GPIO_Init+0x2cc>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d101      	bne.n	80028a8 <HAL_GPIO_Init+0x1e0>
 80028a4:	2303      	movs	r3, #3
 80028a6:	e006      	b.n	80028b6 <HAL_GPIO_Init+0x1ee>
 80028a8:	2304      	movs	r3, #4
 80028aa:	e004      	b.n	80028b6 <HAL_GPIO_Init+0x1ee>
 80028ac:	2302      	movs	r3, #2
 80028ae:	e002      	b.n	80028b6 <HAL_GPIO_Init+0x1ee>
 80028b0:	2301      	movs	r3, #1
 80028b2:	e000      	b.n	80028b6 <HAL_GPIO_Init+0x1ee>
 80028b4:	2300      	movs	r3, #0
 80028b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028b8:	f002 0203 	and.w	r2, r2, #3
 80028bc:	0092      	lsls	r2, r2, #2
 80028be:	4093      	lsls	r3, r2
 80028c0:	68fa      	ldr	r2, [r7, #12]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80028c6:	492f      	ldr	r1, [pc, #188]	; (8002984 <HAL_GPIO_Init+0x2bc>)
 80028c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ca:	089b      	lsrs	r3, r3, #2
 80028cc:	3302      	adds	r3, #2
 80028ce:	68fa      	ldr	r2, [r7, #12]
 80028d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d006      	beq.n	80028ee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80028e0:	4b2d      	ldr	r3, [pc, #180]	; (8002998 <HAL_GPIO_Init+0x2d0>)
 80028e2:	689a      	ldr	r2, [r3, #8]
 80028e4:	492c      	ldr	r1, [pc, #176]	; (8002998 <HAL_GPIO_Init+0x2d0>)
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	4313      	orrs	r3, r2
 80028ea:	608b      	str	r3, [r1, #8]
 80028ec:	e006      	b.n	80028fc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80028ee:	4b2a      	ldr	r3, [pc, #168]	; (8002998 <HAL_GPIO_Init+0x2d0>)
 80028f0:	689a      	ldr	r2, [r3, #8]
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	43db      	mvns	r3, r3
 80028f6:	4928      	ldr	r1, [pc, #160]	; (8002998 <HAL_GPIO_Init+0x2d0>)
 80028f8:	4013      	ands	r3, r2
 80028fa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002904:	2b00      	cmp	r3, #0
 8002906:	d006      	beq.n	8002916 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002908:	4b23      	ldr	r3, [pc, #140]	; (8002998 <HAL_GPIO_Init+0x2d0>)
 800290a:	68da      	ldr	r2, [r3, #12]
 800290c:	4922      	ldr	r1, [pc, #136]	; (8002998 <HAL_GPIO_Init+0x2d0>)
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	4313      	orrs	r3, r2
 8002912:	60cb      	str	r3, [r1, #12]
 8002914:	e006      	b.n	8002924 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002916:	4b20      	ldr	r3, [pc, #128]	; (8002998 <HAL_GPIO_Init+0x2d0>)
 8002918:	68da      	ldr	r2, [r3, #12]
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	43db      	mvns	r3, r3
 800291e:	491e      	ldr	r1, [pc, #120]	; (8002998 <HAL_GPIO_Init+0x2d0>)
 8002920:	4013      	ands	r3, r2
 8002922:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d006      	beq.n	800293e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002930:	4b19      	ldr	r3, [pc, #100]	; (8002998 <HAL_GPIO_Init+0x2d0>)
 8002932:	685a      	ldr	r2, [r3, #4]
 8002934:	4918      	ldr	r1, [pc, #96]	; (8002998 <HAL_GPIO_Init+0x2d0>)
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	4313      	orrs	r3, r2
 800293a:	604b      	str	r3, [r1, #4]
 800293c:	e006      	b.n	800294c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800293e:	4b16      	ldr	r3, [pc, #88]	; (8002998 <HAL_GPIO_Init+0x2d0>)
 8002940:	685a      	ldr	r2, [r3, #4]
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	43db      	mvns	r3, r3
 8002946:	4914      	ldr	r1, [pc, #80]	; (8002998 <HAL_GPIO_Init+0x2d0>)
 8002948:	4013      	ands	r3, r2
 800294a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d021      	beq.n	800299c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002958:	4b0f      	ldr	r3, [pc, #60]	; (8002998 <HAL_GPIO_Init+0x2d0>)
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	490e      	ldr	r1, [pc, #56]	; (8002998 <HAL_GPIO_Init+0x2d0>)
 800295e:	69bb      	ldr	r3, [r7, #24]
 8002960:	4313      	orrs	r3, r2
 8002962:	600b      	str	r3, [r1, #0]
 8002964:	e021      	b.n	80029aa <HAL_GPIO_Init+0x2e2>
 8002966:	bf00      	nop
 8002968:	10320000 	.word	0x10320000
 800296c:	10310000 	.word	0x10310000
 8002970:	10220000 	.word	0x10220000
 8002974:	10210000 	.word	0x10210000
 8002978:	10120000 	.word	0x10120000
 800297c:	10110000 	.word	0x10110000
 8002980:	40021000 	.word	0x40021000
 8002984:	40010000 	.word	0x40010000
 8002988:	40010800 	.word	0x40010800
 800298c:	40010c00 	.word	0x40010c00
 8002990:	40011000 	.word	0x40011000
 8002994:	40011400 	.word	0x40011400
 8002998:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800299c:	4b0b      	ldr	r3, [pc, #44]	; (80029cc <HAL_GPIO_Init+0x304>)
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	69bb      	ldr	r3, [r7, #24]
 80029a2:	43db      	mvns	r3, r3
 80029a4:	4909      	ldr	r1, [pc, #36]	; (80029cc <HAL_GPIO_Init+0x304>)
 80029a6:	4013      	ands	r3, r2
 80029a8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80029aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ac:	3301      	adds	r3, #1
 80029ae:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b6:	fa22 f303 	lsr.w	r3, r2, r3
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	f47f ae8e 	bne.w	80026dc <HAL_GPIO_Init+0x14>
  }
}
 80029c0:	bf00      	nop
 80029c2:	bf00      	nop
 80029c4:	372c      	adds	r7, #44	; 0x2c
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bc80      	pop	{r7}
 80029ca:	4770      	bx	lr
 80029cc:	40010400 	.word	0x40010400

080029d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b085      	sub	sp, #20
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	460b      	mov	r3, r1
 80029da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	689a      	ldr	r2, [r3, #8]
 80029e0:	887b      	ldrh	r3, [r7, #2]
 80029e2:	4013      	ands	r3, r2
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d002      	beq.n	80029ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029e8:	2301      	movs	r3, #1
 80029ea:	73fb      	strb	r3, [r7, #15]
 80029ec:	e001      	b.n	80029f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029ee:	2300      	movs	r3, #0
 80029f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3714      	adds	r7, #20
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bc80      	pop	{r7}
 80029fc:	4770      	bx	lr

080029fe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029fe:	b480      	push	{r7}
 8002a00:	b083      	sub	sp, #12
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
 8002a06:	460b      	mov	r3, r1
 8002a08:	807b      	strh	r3, [r7, #2]
 8002a0a:	4613      	mov	r3, r2
 8002a0c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a0e:	787b      	ldrb	r3, [r7, #1]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d003      	beq.n	8002a1c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a14:	887a      	ldrh	r2, [r7, #2]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a1a:	e003      	b.n	8002a24 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a1c:	887b      	ldrh	r3, [r7, #2]
 8002a1e:	041a      	lsls	r2, r3, #16
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	611a      	str	r2, [r3, #16]
}
 8002a24:	bf00      	nop
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bc80      	pop	{r7}
 8002a2c:	4770      	bx	lr

08002a2e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a2e:	b480      	push	{r7}
 8002a30:	b085      	sub	sp, #20
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
 8002a36:	460b      	mov	r3, r1
 8002a38:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a40:	887a      	ldrh	r2, [r7, #2]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	4013      	ands	r3, r2
 8002a46:	041a      	lsls	r2, r3, #16
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	43d9      	mvns	r1, r3
 8002a4c:	887b      	ldrh	r3, [r7, #2]
 8002a4e:	400b      	ands	r3, r1
 8002a50:	431a      	orrs	r2, r3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	611a      	str	r2, [r3, #16]
}
 8002a56:	bf00      	nop
 8002a58:	3714      	adds	r7, #20
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bc80      	pop	{r7}
 8002a5e:	4770      	bx	lr

08002a60 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	4603      	mov	r3, r0
 8002a68:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002a6a:	4b08      	ldr	r3, [pc, #32]	; (8002a8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a6c:	695a      	ldr	r2, [r3, #20]
 8002a6e:	88fb      	ldrh	r3, [r7, #6]
 8002a70:	4013      	ands	r3, r2
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d006      	beq.n	8002a84 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a76:	4a05      	ldr	r2, [pc, #20]	; (8002a8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a78:	88fb      	ldrh	r3, [r7, #6]
 8002a7a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a7c:	88fb      	ldrh	r3, [r7, #6]
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7fe fe3a 	bl	80016f8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002a84:	bf00      	nop
 8002a86:	3708      	adds	r7, #8
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	40010400 	.word	0x40010400

08002a90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d101      	bne.n	8002aa2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e12b      	b.n	8002cfa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d106      	bne.n	8002abc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f7ff f9e8 	bl	8001e8c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2224      	movs	r2, #36	; 0x24
 8002ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f022 0201 	bic.w	r2, r2, #1
 8002ad2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ae2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002af2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002af4:	f001 fd0e 	bl	8004514 <HAL_RCC_GetPCLK1Freq>
 8002af8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	4a81      	ldr	r2, [pc, #516]	; (8002d04 <HAL_I2C_Init+0x274>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d807      	bhi.n	8002b14 <HAL_I2C_Init+0x84>
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	4a80      	ldr	r2, [pc, #512]	; (8002d08 <HAL_I2C_Init+0x278>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	bf94      	ite	ls
 8002b0c:	2301      	movls	r3, #1
 8002b0e:	2300      	movhi	r3, #0
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	e006      	b.n	8002b22 <HAL_I2C_Init+0x92>
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	4a7d      	ldr	r2, [pc, #500]	; (8002d0c <HAL_I2C_Init+0x27c>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	bf94      	ite	ls
 8002b1c:	2301      	movls	r3, #1
 8002b1e:	2300      	movhi	r3, #0
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e0e7      	b.n	8002cfa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	4a78      	ldr	r2, [pc, #480]	; (8002d10 <HAL_I2C_Init+0x280>)
 8002b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b32:	0c9b      	lsrs	r3, r3, #18
 8002b34:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68ba      	ldr	r2, [r7, #8]
 8002b46:	430a      	orrs	r2, r1
 8002b48:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	6a1b      	ldr	r3, [r3, #32]
 8002b50:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	4a6a      	ldr	r2, [pc, #424]	; (8002d04 <HAL_I2C_Init+0x274>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d802      	bhi.n	8002b64 <HAL_I2C_Init+0xd4>
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	3301      	adds	r3, #1
 8002b62:	e009      	b.n	8002b78 <HAL_I2C_Init+0xe8>
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002b6a:	fb02 f303 	mul.w	r3, r2, r3
 8002b6e:	4a69      	ldr	r2, [pc, #420]	; (8002d14 <HAL_I2C_Init+0x284>)
 8002b70:	fba2 2303 	umull	r2, r3, r2, r3
 8002b74:	099b      	lsrs	r3, r3, #6
 8002b76:	3301      	adds	r3, #1
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	6812      	ldr	r2, [r2, #0]
 8002b7c:	430b      	orrs	r3, r1
 8002b7e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	69db      	ldr	r3, [r3, #28]
 8002b86:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002b8a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	495c      	ldr	r1, [pc, #368]	; (8002d04 <HAL_I2C_Init+0x274>)
 8002b94:	428b      	cmp	r3, r1
 8002b96:	d819      	bhi.n	8002bcc <HAL_I2C_Init+0x13c>
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	1e59      	subs	r1, r3, #1
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	005b      	lsls	r3, r3, #1
 8002ba2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ba6:	1c59      	adds	r1, r3, #1
 8002ba8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002bac:	400b      	ands	r3, r1
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d00a      	beq.n	8002bc8 <HAL_I2C_Init+0x138>
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	1e59      	subs	r1, r3, #1
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bc6:	e051      	b.n	8002c6c <HAL_I2C_Init+0x1dc>
 8002bc8:	2304      	movs	r3, #4
 8002bca:	e04f      	b.n	8002c6c <HAL_I2C_Init+0x1dc>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d111      	bne.n	8002bf8 <HAL_I2C_Init+0x168>
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	1e58      	subs	r0, r3, #1
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6859      	ldr	r1, [r3, #4]
 8002bdc:	460b      	mov	r3, r1
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	440b      	add	r3, r1
 8002be2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002be6:	3301      	adds	r3, #1
 8002be8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	bf0c      	ite	eq
 8002bf0:	2301      	moveq	r3, #1
 8002bf2:	2300      	movne	r3, #0
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	e012      	b.n	8002c1e <HAL_I2C_Init+0x18e>
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	1e58      	subs	r0, r3, #1
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6859      	ldr	r1, [r3, #4]
 8002c00:	460b      	mov	r3, r1
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	440b      	add	r3, r1
 8002c06:	0099      	lsls	r1, r3, #2
 8002c08:	440b      	add	r3, r1
 8002c0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c0e:	3301      	adds	r3, #1
 8002c10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	bf0c      	ite	eq
 8002c18:	2301      	moveq	r3, #1
 8002c1a:	2300      	movne	r3, #0
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <HAL_I2C_Init+0x196>
 8002c22:	2301      	movs	r3, #1
 8002c24:	e022      	b.n	8002c6c <HAL_I2C_Init+0x1dc>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d10e      	bne.n	8002c4c <HAL_I2C_Init+0x1bc>
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	1e58      	subs	r0, r3, #1
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6859      	ldr	r1, [r3, #4]
 8002c36:	460b      	mov	r3, r1
 8002c38:	005b      	lsls	r3, r3, #1
 8002c3a:	440b      	add	r3, r1
 8002c3c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c40:	3301      	adds	r3, #1
 8002c42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c4a:	e00f      	b.n	8002c6c <HAL_I2C_Init+0x1dc>
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	1e58      	subs	r0, r3, #1
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6859      	ldr	r1, [r3, #4]
 8002c54:	460b      	mov	r3, r1
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	440b      	add	r3, r1
 8002c5a:	0099      	lsls	r1, r3, #2
 8002c5c:	440b      	add	r3, r1
 8002c5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c62:	3301      	adds	r3, #1
 8002c64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c68:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c6c:	6879      	ldr	r1, [r7, #4]
 8002c6e:	6809      	ldr	r1, [r1, #0]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	69da      	ldr	r2, [r3, #28]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6a1b      	ldr	r3, [r3, #32]
 8002c86:	431a      	orrs	r2, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002c9a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	6911      	ldr	r1, [r2, #16]
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	68d2      	ldr	r2, [r2, #12]
 8002ca6:	4311      	orrs	r1, r2
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	6812      	ldr	r2, [r2, #0]
 8002cac:	430b      	orrs	r3, r1
 8002cae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	695a      	ldr	r2, [r3, #20]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	699b      	ldr	r3, [r3, #24]
 8002cc2:	431a      	orrs	r2, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	430a      	orrs	r2, r1
 8002cca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f042 0201 	orr.w	r2, r2, #1
 8002cda:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2220      	movs	r2, #32
 8002ce6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3710      	adds	r7, #16
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	000186a0 	.word	0x000186a0
 8002d08:	001e847f 	.word	0x001e847f
 8002d0c:	003d08ff 	.word	0x003d08ff
 8002d10:	431bde83 	.word	0x431bde83
 8002d14:	10624dd3 	.word	0x10624dd3

08002d18 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b088      	sub	sp, #32
 8002d1c:	af02      	add	r7, sp, #8
 8002d1e:	60f8      	str	r0, [r7, #12]
 8002d20:	607a      	str	r2, [r7, #4]
 8002d22:	461a      	mov	r2, r3
 8002d24:	460b      	mov	r3, r1
 8002d26:	817b      	strh	r3, [r7, #10]
 8002d28:	4613      	mov	r3, r2
 8002d2a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d2c:	f7ff fade 	bl	80022ec <HAL_GetTick>
 8002d30:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	2b20      	cmp	r3, #32
 8002d3c:	f040 80e0 	bne.w	8002f00 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	9300      	str	r3, [sp, #0]
 8002d44:	2319      	movs	r3, #25
 8002d46:	2201      	movs	r2, #1
 8002d48:	4970      	ldr	r1, [pc, #448]	; (8002f0c <HAL_I2C_Master_Transmit+0x1f4>)
 8002d4a:	68f8      	ldr	r0, [r7, #12]
 8002d4c:	f000 fde2 	bl	8003914 <I2C_WaitOnFlagUntilTimeout>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d001      	beq.n	8002d5a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002d56:	2302      	movs	r3, #2
 8002d58:	e0d3      	b.n	8002f02 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d101      	bne.n	8002d68 <HAL_I2C_Master_Transmit+0x50>
 8002d64:	2302      	movs	r3, #2
 8002d66:	e0cc      	b.n	8002f02 <HAL_I2C_Master_Transmit+0x1ea>
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d007      	beq.n	8002d8e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f042 0201 	orr.w	r2, r2, #1
 8002d8c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d9c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2221      	movs	r2, #33	; 0x21
 8002da2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2210      	movs	r2, #16
 8002daa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2200      	movs	r2, #0
 8002db2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	687a      	ldr	r2, [r7, #4]
 8002db8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	893a      	ldrh	r2, [r7, #8]
 8002dbe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dc4:	b29a      	uxth	r2, r3
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	4a50      	ldr	r2, [pc, #320]	; (8002f10 <HAL_I2C_Master_Transmit+0x1f8>)
 8002dce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002dd0:	8979      	ldrh	r1, [r7, #10]
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	6a3a      	ldr	r2, [r7, #32]
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f000 fc32 	bl	8003640 <I2C_MasterRequestWrite>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d001      	beq.n	8002de6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e08d      	b.n	8002f02 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002de6:	2300      	movs	r3, #0
 8002de8:	613b      	str	r3, [r7, #16]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	695b      	ldr	r3, [r3, #20]
 8002df0:	613b      	str	r3, [r7, #16]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	699b      	ldr	r3, [r3, #24]
 8002df8:	613b      	str	r3, [r7, #16]
 8002dfa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002dfc:	e066      	b.n	8002ecc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dfe:	697a      	ldr	r2, [r7, #20]
 8002e00:	6a39      	ldr	r1, [r7, #32]
 8002e02:	68f8      	ldr	r0, [r7, #12]
 8002e04:	f000 fea0 	bl	8003b48 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d00d      	beq.n	8002e2a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e12:	2b04      	cmp	r3, #4
 8002e14:	d107      	bne.n	8002e26 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e24:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e06b      	b.n	8002f02 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e2e:	781a      	ldrb	r2, [r3, #0]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e3a:	1c5a      	adds	r2, r3, #1
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	3b01      	subs	r3, #1
 8002e48:	b29a      	uxth	r2, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e52:	3b01      	subs	r3, #1
 8002e54:	b29a      	uxth	r2, r3
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	695b      	ldr	r3, [r3, #20]
 8002e60:	f003 0304 	and.w	r3, r3, #4
 8002e64:	2b04      	cmp	r3, #4
 8002e66:	d11b      	bne.n	8002ea0 <HAL_I2C_Master_Transmit+0x188>
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d017      	beq.n	8002ea0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e74:	781a      	ldrb	r2, [r3, #0]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e80:	1c5a      	adds	r2, r3, #1
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e8a:	b29b      	uxth	r3, r3
 8002e8c:	3b01      	subs	r3, #1
 8002e8e:	b29a      	uxth	r2, r3
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e98:	3b01      	subs	r3, #1
 8002e9a:	b29a      	uxth	r2, r3
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ea0:	697a      	ldr	r2, [r7, #20]
 8002ea2:	6a39      	ldr	r1, [r7, #32]
 8002ea4:	68f8      	ldr	r0, [r7, #12]
 8002ea6:	f000 fe97 	bl	8003bd8 <I2C_WaitOnBTFFlagUntilTimeout>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d00d      	beq.n	8002ecc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb4:	2b04      	cmp	r3, #4
 8002eb6:	d107      	bne.n	8002ec8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ec6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e01a      	b.n	8002f02 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d194      	bne.n	8002dfe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ee2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2220      	movs	r2, #32
 8002ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002efc:	2300      	movs	r3, #0
 8002efe:	e000      	b.n	8002f02 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002f00:	2302      	movs	r3, #2
  }
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3718      	adds	r7, #24
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	00100002 	.word	0x00100002
 8002f10:	ffff0000 	.word	0xffff0000

08002f14 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b08c      	sub	sp, #48	; 0x30
 8002f18:	af02      	add	r7, sp, #8
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	4608      	mov	r0, r1
 8002f1e:	4611      	mov	r1, r2
 8002f20:	461a      	mov	r2, r3
 8002f22:	4603      	mov	r3, r0
 8002f24:	817b      	strh	r3, [r7, #10]
 8002f26:	460b      	mov	r3, r1
 8002f28:	813b      	strh	r3, [r7, #8]
 8002f2a:	4613      	mov	r3, r2
 8002f2c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f32:	f7ff f9db 	bl	80022ec <HAL_GetTick>
 8002f36:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	2b20      	cmp	r3, #32
 8002f42:	f040 8244 	bne.w	80033ce <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f48:	9300      	str	r3, [sp, #0]
 8002f4a:	2319      	movs	r3, #25
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	4982      	ldr	r1, [pc, #520]	; (8003158 <HAL_I2C_Mem_Read+0x244>)
 8002f50:	68f8      	ldr	r0, [r7, #12]
 8002f52:	f000 fcdf 	bl	8003914 <I2C_WaitOnFlagUntilTimeout>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d001      	beq.n	8002f60 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	e237      	b.n	80033d0 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d101      	bne.n	8002f6e <HAL_I2C_Mem_Read+0x5a>
 8002f6a:	2302      	movs	r3, #2
 8002f6c:	e230      	b.n	80033d0 <HAL_I2C_Mem_Read+0x4bc>
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2201      	movs	r2, #1
 8002f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0301 	and.w	r3, r3, #1
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d007      	beq.n	8002f94 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f042 0201 	orr.w	r2, r2, #1
 8002f92:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002fa2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2222      	movs	r2, #34	; 0x22
 8002fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2240      	movs	r2, #64	; 0x40
 8002fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002fbe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002fc4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fca:	b29a      	uxth	r2, r3
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	4a62      	ldr	r2, [pc, #392]	; (800315c <HAL_I2C_Mem_Read+0x248>)
 8002fd4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002fd6:	88f8      	ldrh	r0, [r7, #6]
 8002fd8:	893a      	ldrh	r2, [r7, #8]
 8002fda:	8979      	ldrh	r1, [r7, #10]
 8002fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fde:	9301      	str	r3, [sp, #4]
 8002fe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fe2:	9300      	str	r3, [sp, #0]
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	68f8      	ldr	r0, [r7, #12]
 8002fe8:	f000 fbac 	bl	8003744 <I2C_RequestMemoryRead>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d001      	beq.n	8002ff6 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e1ec      	b.n	80033d0 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d113      	bne.n	8003026 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ffe:	2300      	movs	r3, #0
 8003000:	61fb      	str	r3, [r7, #28]
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	695b      	ldr	r3, [r3, #20]
 8003008:	61fb      	str	r3, [r7, #28]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	61fb      	str	r3, [r7, #28]
 8003012:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003022:	601a      	str	r2, [r3, #0]
 8003024:	e1c0      	b.n	80033a8 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800302a:	2b01      	cmp	r3, #1
 800302c:	d11e      	bne.n	800306c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800303c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800303e:	b672      	cpsid	i
}
 8003040:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003042:	2300      	movs	r3, #0
 8003044:	61bb      	str	r3, [r7, #24]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	695b      	ldr	r3, [r3, #20]
 800304c:	61bb      	str	r3, [r7, #24]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	699b      	ldr	r3, [r3, #24]
 8003054:	61bb      	str	r3, [r7, #24]
 8003056:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003066:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003068:	b662      	cpsie	i
}
 800306a:	e035      	b.n	80030d8 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003070:	2b02      	cmp	r3, #2
 8003072:	d11e      	bne.n	80030b2 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003082:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003084:	b672      	cpsid	i
}
 8003086:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003088:	2300      	movs	r3, #0
 800308a:	617b      	str	r3, [r7, #20]
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	695b      	ldr	r3, [r3, #20]
 8003092:	617b      	str	r3, [r7, #20]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	617b      	str	r3, [r7, #20]
 800309c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030ac:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80030ae:	b662      	cpsie	i
}
 80030b0:	e012      	b.n	80030d8 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80030c0:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030c2:	2300      	movs	r3, #0
 80030c4:	613b      	str	r3, [r7, #16]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	695b      	ldr	r3, [r3, #20]
 80030cc:	613b      	str	r3, [r7, #16]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	699b      	ldr	r3, [r3, #24]
 80030d4:	613b      	str	r3, [r7, #16]
 80030d6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80030d8:	e166      	b.n	80033a8 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030de:	2b03      	cmp	r3, #3
 80030e0:	f200 811f 	bhi.w	8003322 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d123      	bne.n	8003134 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030ee:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80030f0:	68f8      	ldr	r0, [r7, #12]
 80030f2:	f000 fdb9 	bl	8003c68 <I2C_WaitOnRXNEFlagUntilTimeout>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d001      	beq.n	8003100 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e167      	b.n	80033d0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	691a      	ldr	r2, [r3, #16]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800310a:	b2d2      	uxtb	r2, r2
 800310c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003112:	1c5a      	adds	r2, r3, #1
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800311c:	3b01      	subs	r3, #1
 800311e:	b29a      	uxth	r2, r3
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003128:	b29b      	uxth	r3, r3
 800312a:	3b01      	subs	r3, #1
 800312c:	b29a      	uxth	r2, r3
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003132:	e139      	b.n	80033a8 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003138:	2b02      	cmp	r3, #2
 800313a:	d152      	bne.n	80031e2 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800313c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313e:	9300      	str	r3, [sp, #0]
 8003140:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003142:	2200      	movs	r2, #0
 8003144:	4906      	ldr	r1, [pc, #24]	; (8003160 <HAL_I2C_Mem_Read+0x24c>)
 8003146:	68f8      	ldr	r0, [r7, #12]
 8003148:	f000 fbe4 	bl	8003914 <I2C_WaitOnFlagUntilTimeout>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d008      	beq.n	8003164 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e13c      	b.n	80033d0 <HAL_I2C_Mem_Read+0x4bc>
 8003156:	bf00      	nop
 8003158:	00100002 	.word	0x00100002
 800315c:	ffff0000 	.word	0xffff0000
 8003160:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003164:	b672      	cpsid	i
}
 8003166:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003176:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	691a      	ldr	r2, [r3, #16]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003182:	b2d2      	uxtb	r2, r2
 8003184:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800318a:	1c5a      	adds	r2, r3, #1
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003194:	3b01      	subs	r3, #1
 8003196:	b29a      	uxth	r2, r3
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031a0:	b29b      	uxth	r3, r3
 80031a2:	3b01      	subs	r3, #1
 80031a4:	b29a      	uxth	r2, r3
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80031aa:	b662      	cpsie	i
}
 80031ac:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	691a      	ldr	r2, [r3, #16]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b8:	b2d2      	uxtb	r2, r2
 80031ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c0:	1c5a      	adds	r2, r3, #1
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031ca:	3b01      	subs	r3, #1
 80031cc:	b29a      	uxth	r2, r3
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031d6:	b29b      	uxth	r3, r3
 80031d8:	3b01      	subs	r3, #1
 80031da:	b29a      	uxth	r2, r3
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	855a      	strh	r2, [r3, #42]	; 0x2a
 80031e0:	e0e2      	b.n	80033a8 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e4:	9300      	str	r3, [sp, #0]
 80031e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031e8:	2200      	movs	r2, #0
 80031ea:	497b      	ldr	r1, [pc, #492]	; (80033d8 <HAL_I2C_Mem_Read+0x4c4>)
 80031ec:	68f8      	ldr	r0, [r7, #12]
 80031ee:	f000 fb91 	bl	8003914 <I2C_WaitOnFlagUntilTimeout>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d001      	beq.n	80031fc <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e0e9      	b.n	80033d0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800320a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800320c:	b672      	cpsid	i
}
 800320e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	691a      	ldr	r2, [r3, #16]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321a:	b2d2      	uxtb	r2, r2
 800321c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003222:	1c5a      	adds	r2, r3, #1
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800322c:	3b01      	subs	r3, #1
 800322e:	b29a      	uxth	r2, r3
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003238:	b29b      	uxth	r3, r3
 800323a:	3b01      	subs	r3, #1
 800323c:	b29a      	uxth	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003242:	4b66      	ldr	r3, [pc, #408]	; (80033dc <HAL_I2C_Mem_Read+0x4c8>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	08db      	lsrs	r3, r3, #3
 8003248:	4a65      	ldr	r2, [pc, #404]	; (80033e0 <HAL_I2C_Mem_Read+0x4cc>)
 800324a:	fba2 2303 	umull	r2, r3, r2, r3
 800324e:	0a1a      	lsrs	r2, r3, #8
 8003250:	4613      	mov	r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	4413      	add	r3, r2
 8003256:	00da      	lsls	r2, r3, #3
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800325c:	6a3b      	ldr	r3, [r7, #32]
 800325e:	3b01      	subs	r3, #1
 8003260:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003262:	6a3b      	ldr	r3, [r7, #32]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d118      	bne.n	800329a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2200      	movs	r2, #0
 800326c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2220      	movs	r2, #32
 8003272:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2200      	movs	r2, #0
 800327a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003282:	f043 0220 	orr.w	r2, r3, #32
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800328a:	b662      	cpsie	i
}
 800328c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e09a      	b.n	80033d0 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	695b      	ldr	r3, [r3, #20]
 80032a0:	f003 0304 	and.w	r3, r3, #4
 80032a4:	2b04      	cmp	r3, #4
 80032a6:	d1d9      	bne.n	800325c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	691a      	ldr	r2, [r3, #16]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c2:	b2d2      	uxtb	r2, r2
 80032c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ca:	1c5a      	adds	r2, r3, #1
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032d4:	3b01      	subs	r3, #1
 80032d6:	b29a      	uxth	r2, r3
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	3b01      	subs	r3, #1
 80032e4:	b29a      	uxth	r2, r3
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80032ea:	b662      	cpsie	i
}
 80032ec:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	691a      	ldr	r2, [r3, #16]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f8:	b2d2      	uxtb	r2, r2
 80032fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003300:	1c5a      	adds	r2, r3, #1
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800330a:	3b01      	subs	r3, #1
 800330c:	b29a      	uxth	r2, r3
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003316:	b29b      	uxth	r3, r3
 8003318:	3b01      	subs	r3, #1
 800331a:	b29a      	uxth	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003320:	e042      	b.n	80033a8 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003322:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003324:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003326:	68f8      	ldr	r0, [r7, #12]
 8003328:	f000 fc9e 	bl	8003c68 <I2C_WaitOnRXNEFlagUntilTimeout>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d001      	beq.n	8003336 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e04c      	b.n	80033d0 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	691a      	ldr	r2, [r3, #16]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003340:	b2d2      	uxtb	r2, r2
 8003342:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003348:	1c5a      	adds	r2, r3, #1
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003352:	3b01      	subs	r3, #1
 8003354:	b29a      	uxth	r2, r3
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800335e:	b29b      	uxth	r3, r3
 8003360:	3b01      	subs	r3, #1
 8003362:	b29a      	uxth	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	695b      	ldr	r3, [r3, #20]
 800336e:	f003 0304 	and.w	r3, r3, #4
 8003372:	2b04      	cmp	r3, #4
 8003374:	d118      	bne.n	80033a8 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	691a      	ldr	r2, [r3, #16]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003380:	b2d2      	uxtb	r2, r2
 8003382:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003388:	1c5a      	adds	r2, r3, #1
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003392:	3b01      	subs	r3, #1
 8003394:	b29a      	uxth	r2, r3
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800339e:	b29b      	uxth	r3, r3
 80033a0:	3b01      	subs	r3, #1
 80033a2:	b29a      	uxth	r2, r3
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	f47f ae94 	bne.w	80030da <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2220      	movs	r2, #32
 80033b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2200      	movs	r2, #0
 80033c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80033ca:	2300      	movs	r3, #0
 80033cc:	e000      	b.n	80033d0 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80033ce:	2302      	movs	r3, #2
  }
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	3728      	adds	r7, #40	; 0x28
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	00010004 	.word	0x00010004
 80033dc:	200000bc 	.word	0x200000bc
 80033e0:	14f8b589 	.word	0x14f8b589

080033e4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b08a      	sub	sp, #40	; 0x28
 80033e8:	af02      	add	r7, sp, #8
 80033ea:	60f8      	str	r0, [r7, #12]
 80033ec:	607a      	str	r2, [r7, #4]
 80033ee:	603b      	str	r3, [r7, #0]
 80033f0:	460b      	mov	r3, r1
 80033f2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80033f4:	f7fe ff7a 	bl	80022ec <HAL_GetTick>
 80033f8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80033fa:	2300      	movs	r3, #0
 80033fc:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003404:	b2db      	uxtb	r3, r3
 8003406:	2b20      	cmp	r3, #32
 8003408:	f040 8111 	bne.w	800362e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	9300      	str	r3, [sp, #0]
 8003410:	2319      	movs	r3, #25
 8003412:	2201      	movs	r2, #1
 8003414:	4988      	ldr	r1, [pc, #544]	; (8003638 <HAL_I2C_IsDeviceReady+0x254>)
 8003416:	68f8      	ldr	r0, [r7, #12]
 8003418:	f000 fa7c 	bl	8003914 <I2C_WaitOnFlagUntilTimeout>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d001      	beq.n	8003426 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003422:	2302      	movs	r3, #2
 8003424:	e104      	b.n	8003630 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800342c:	2b01      	cmp	r3, #1
 800342e:	d101      	bne.n	8003434 <HAL_I2C_IsDeviceReady+0x50>
 8003430:	2302      	movs	r3, #2
 8003432:	e0fd      	b.n	8003630 <HAL_I2C_IsDeviceReady+0x24c>
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2201      	movs	r2, #1
 8003438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0301 	and.w	r3, r3, #1
 8003446:	2b01      	cmp	r3, #1
 8003448:	d007      	beq.n	800345a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f042 0201 	orr.w	r2, r2, #1
 8003458:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003468:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2224      	movs	r2, #36	; 0x24
 800346e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	2200      	movs	r2, #0
 8003476:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	4a70      	ldr	r2, [pc, #448]	; (800363c <HAL_I2C_IsDeviceReady+0x258>)
 800347c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800348c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	9300      	str	r3, [sp, #0]
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	2200      	movs	r2, #0
 8003496:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800349a:	68f8      	ldr	r0, [r7, #12]
 800349c:	f000 fa3a 	bl	8003914 <I2C_WaitOnFlagUntilTimeout>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d00d      	beq.n	80034c2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034b4:	d103      	bne.n	80034be <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034bc:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80034be:	2303      	movs	r3, #3
 80034c0:	e0b6      	b.n	8003630 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80034c2:	897b      	ldrh	r3, [r7, #10]
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	461a      	mov	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80034d0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80034d2:	f7fe ff0b 	bl	80022ec <HAL_GetTick>
 80034d6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	f003 0302 	and.w	r3, r3, #2
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	bf0c      	ite	eq
 80034e6:	2301      	moveq	r3, #1
 80034e8:	2300      	movne	r3, #0
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	695b      	ldr	r3, [r3, #20]
 80034f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034fc:	bf0c      	ite	eq
 80034fe:	2301      	moveq	r3, #1
 8003500:	2300      	movne	r3, #0
 8003502:	b2db      	uxtb	r3, r3
 8003504:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003506:	e025      	b.n	8003554 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003508:	f7fe fef0 	bl	80022ec <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	683a      	ldr	r2, [r7, #0]
 8003514:	429a      	cmp	r2, r3
 8003516:	d302      	bcc.n	800351e <HAL_I2C_IsDeviceReady+0x13a>
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d103      	bne.n	8003526 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	22a0      	movs	r2, #160	; 0xa0
 8003522:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	695b      	ldr	r3, [r3, #20]
 800352c:	f003 0302 	and.w	r3, r3, #2
 8003530:	2b02      	cmp	r3, #2
 8003532:	bf0c      	ite	eq
 8003534:	2301      	moveq	r3, #1
 8003536:	2300      	movne	r3, #0
 8003538:	b2db      	uxtb	r3, r3
 800353a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003546:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800354a:	bf0c      	ite	eq
 800354c:	2301      	moveq	r3, #1
 800354e:	2300      	movne	r3, #0
 8003550:	b2db      	uxtb	r3, r3
 8003552:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800355a:	b2db      	uxtb	r3, r3
 800355c:	2ba0      	cmp	r3, #160	; 0xa0
 800355e:	d005      	beq.n	800356c <HAL_I2C_IsDeviceReady+0x188>
 8003560:	7dfb      	ldrb	r3, [r7, #23]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d102      	bne.n	800356c <HAL_I2C_IsDeviceReady+0x188>
 8003566:	7dbb      	ldrb	r3, [r7, #22]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d0cd      	beq.n	8003508 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2220      	movs	r2, #32
 8003570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	695b      	ldr	r3, [r3, #20]
 800357a:	f003 0302 	and.w	r3, r3, #2
 800357e:	2b02      	cmp	r3, #2
 8003580:	d129      	bne.n	80035d6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003590:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003592:	2300      	movs	r3, #0
 8003594:	613b      	str	r3, [r7, #16]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	695b      	ldr	r3, [r3, #20]
 800359c:	613b      	str	r3, [r7, #16]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	613b      	str	r3, [r7, #16]
 80035a6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	9300      	str	r3, [sp, #0]
 80035ac:	2319      	movs	r3, #25
 80035ae:	2201      	movs	r2, #1
 80035b0:	4921      	ldr	r1, [pc, #132]	; (8003638 <HAL_I2C_IsDeviceReady+0x254>)
 80035b2:	68f8      	ldr	r0, [r7, #12]
 80035b4:	f000 f9ae 	bl	8003914 <I2C_WaitOnFlagUntilTimeout>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d001      	beq.n	80035c2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e036      	b.n	8003630 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2220      	movs	r2, #32
 80035c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2200      	movs	r2, #0
 80035ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80035d2:	2300      	movs	r3, #0
 80035d4:	e02c      	b.n	8003630 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035e4:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80035ee:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	2319      	movs	r3, #25
 80035f6:	2201      	movs	r2, #1
 80035f8:	490f      	ldr	r1, [pc, #60]	; (8003638 <HAL_I2C_IsDeviceReady+0x254>)
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	f000 f98a 	bl	8003914 <I2C_WaitOnFlagUntilTimeout>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e012      	b.n	8003630 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800360a:	69bb      	ldr	r3, [r7, #24]
 800360c:	3301      	adds	r3, #1
 800360e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003610:	69ba      	ldr	r2, [r7, #24]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	429a      	cmp	r2, r3
 8003616:	f4ff af32 	bcc.w	800347e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2220      	movs	r2, #32
 800361e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e000      	b.n	8003630 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800362e:	2302      	movs	r3, #2
  }
}
 8003630:	4618      	mov	r0, r3
 8003632:	3720      	adds	r7, #32
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}
 8003638:	00100002 	.word	0x00100002
 800363c:	ffff0000 	.word	0xffff0000

08003640 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b088      	sub	sp, #32
 8003644:	af02      	add	r7, sp, #8
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	607a      	str	r2, [r7, #4]
 800364a:	603b      	str	r3, [r7, #0]
 800364c:	460b      	mov	r3, r1
 800364e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003654:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	2b08      	cmp	r3, #8
 800365a:	d006      	beq.n	800366a <I2C_MasterRequestWrite+0x2a>
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	2b01      	cmp	r3, #1
 8003660:	d003      	beq.n	800366a <I2C_MasterRequestWrite+0x2a>
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003668:	d108      	bne.n	800367c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003678:	601a      	str	r2, [r3, #0]
 800367a:	e00b      	b.n	8003694 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003680:	2b12      	cmp	r3, #18
 8003682:	d107      	bne.n	8003694 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003692:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	9300      	str	r3, [sp, #0]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80036a0:	68f8      	ldr	r0, [r7, #12]
 80036a2:	f000 f937 	bl	8003914 <I2C_WaitOnFlagUntilTimeout>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d00d      	beq.n	80036c8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036ba:	d103      	bne.n	80036c4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036c2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80036c4:	2303      	movs	r3, #3
 80036c6:	e035      	b.n	8003734 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	691b      	ldr	r3, [r3, #16]
 80036cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036d0:	d108      	bne.n	80036e4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036d2:	897b      	ldrh	r3, [r7, #10]
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	461a      	mov	r2, r3
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80036e0:	611a      	str	r2, [r3, #16]
 80036e2:	e01b      	b.n	800371c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80036e4:	897b      	ldrh	r3, [r7, #10]
 80036e6:	11db      	asrs	r3, r3, #7
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	f003 0306 	and.w	r3, r3, #6
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	f063 030f 	orn	r3, r3, #15
 80036f4:	b2da      	uxtb	r2, r3
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	490e      	ldr	r1, [pc, #56]	; (800373c <I2C_MasterRequestWrite+0xfc>)
 8003702:	68f8      	ldr	r0, [r7, #12]
 8003704:	f000 f980 	bl	8003a08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d001      	beq.n	8003712 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e010      	b.n	8003734 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003712:	897b      	ldrh	r3, [r7, #10]
 8003714:	b2da      	uxtb	r2, r3
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	4907      	ldr	r1, [pc, #28]	; (8003740 <I2C_MasterRequestWrite+0x100>)
 8003722:	68f8      	ldr	r0, [r7, #12]
 8003724:	f000 f970 	bl	8003a08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e000      	b.n	8003734 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003732:	2300      	movs	r3, #0
}
 8003734:	4618      	mov	r0, r3
 8003736:	3718      	adds	r7, #24
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}
 800373c:	00010008 	.word	0x00010008
 8003740:	00010002 	.word	0x00010002

08003744 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b088      	sub	sp, #32
 8003748:	af02      	add	r7, sp, #8
 800374a:	60f8      	str	r0, [r7, #12]
 800374c:	4608      	mov	r0, r1
 800374e:	4611      	mov	r1, r2
 8003750:	461a      	mov	r2, r3
 8003752:	4603      	mov	r3, r0
 8003754:	817b      	strh	r3, [r7, #10]
 8003756:	460b      	mov	r3, r1
 8003758:	813b      	strh	r3, [r7, #8]
 800375a:	4613      	mov	r3, r2
 800375c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800376c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800377c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800377e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003780:	9300      	str	r3, [sp, #0]
 8003782:	6a3b      	ldr	r3, [r7, #32]
 8003784:	2200      	movs	r2, #0
 8003786:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800378a:	68f8      	ldr	r0, [r7, #12]
 800378c:	f000 f8c2 	bl	8003914 <I2C_WaitOnFlagUntilTimeout>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d00d      	beq.n	80037b2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037a4:	d103      	bne.n	80037ae <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037ac:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80037ae:	2303      	movs	r3, #3
 80037b0:	e0aa      	b.n	8003908 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80037b2:	897b      	ldrh	r3, [r7, #10]
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	461a      	mov	r2, r3
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80037c0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80037c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c4:	6a3a      	ldr	r2, [r7, #32]
 80037c6:	4952      	ldr	r1, [pc, #328]	; (8003910 <I2C_RequestMemoryRead+0x1cc>)
 80037c8:	68f8      	ldr	r0, [r7, #12]
 80037ca:	f000 f91d 	bl	8003a08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d001      	beq.n	80037d8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e097      	b.n	8003908 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037d8:	2300      	movs	r3, #0
 80037da:	617b      	str	r3, [r7, #20]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	695b      	ldr	r3, [r3, #20]
 80037e2:	617b      	str	r3, [r7, #20]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	699b      	ldr	r3, [r3, #24]
 80037ea:	617b      	str	r3, [r7, #20]
 80037ec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037f0:	6a39      	ldr	r1, [r7, #32]
 80037f2:	68f8      	ldr	r0, [r7, #12]
 80037f4:	f000 f9a8 	bl	8003b48 <I2C_WaitOnTXEFlagUntilTimeout>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d00d      	beq.n	800381a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003802:	2b04      	cmp	r3, #4
 8003804:	d107      	bne.n	8003816 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003814:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e076      	b.n	8003908 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800381a:	88fb      	ldrh	r3, [r7, #6]
 800381c:	2b01      	cmp	r3, #1
 800381e:	d105      	bne.n	800382c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003820:	893b      	ldrh	r3, [r7, #8]
 8003822:	b2da      	uxtb	r2, r3
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	611a      	str	r2, [r3, #16]
 800382a:	e021      	b.n	8003870 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800382c:	893b      	ldrh	r3, [r7, #8]
 800382e:	0a1b      	lsrs	r3, r3, #8
 8003830:	b29b      	uxth	r3, r3
 8003832:	b2da      	uxtb	r2, r3
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800383a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800383c:	6a39      	ldr	r1, [r7, #32]
 800383e:	68f8      	ldr	r0, [r7, #12]
 8003840:	f000 f982 	bl	8003b48 <I2C_WaitOnTXEFlagUntilTimeout>
 8003844:	4603      	mov	r3, r0
 8003846:	2b00      	cmp	r3, #0
 8003848:	d00d      	beq.n	8003866 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384e:	2b04      	cmp	r3, #4
 8003850:	d107      	bne.n	8003862 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003860:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e050      	b.n	8003908 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003866:	893b      	ldrh	r3, [r7, #8]
 8003868:	b2da      	uxtb	r2, r3
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003870:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003872:	6a39      	ldr	r1, [r7, #32]
 8003874:	68f8      	ldr	r0, [r7, #12]
 8003876:	f000 f967 	bl	8003b48 <I2C_WaitOnTXEFlagUntilTimeout>
 800387a:	4603      	mov	r3, r0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d00d      	beq.n	800389c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003884:	2b04      	cmp	r3, #4
 8003886:	d107      	bne.n	8003898 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003896:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	e035      	b.n	8003908 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038aa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ae:	9300      	str	r3, [sp, #0]
 80038b0:	6a3b      	ldr	r3, [r7, #32]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80038b8:	68f8      	ldr	r0, [r7, #12]
 80038ba:	f000 f82b 	bl	8003914 <I2C_WaitOnFlagUntilTimeout>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d00d      	beq.n	80038e0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038d2:	d103      	bne.n	80038dc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038da:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e013      	b.n	8003908 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80038e0:	897b      	ldrh	r3, [r7, #10]
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	f043 0301 	orr.w	r3, r3, #1
 80038e8:	b2da      	uxtb	r2, r3
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f2:	6a3a      	ldr	r2, [r7, #32]
 80038f4:	4906      	ldr	r1, [pc, #24]	; (8003910 <I2C_RequestMemoryRead+0x1cc>)
 80038f6:	68f8      	ldr	r0, [r7, #12]
 80038f8:	f000 f886 	bl	8003a08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038fc:	4603      	mov	r3, r0
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d001      	beq.n	8003906 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e000      	b.n	8003908 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003906:	2300      	movs	r3, #0
}
 8003908:	4618      	mov	r0, r3
 800390a:	3718      	adds	r7, #24
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}
 8003910:	00010002 	.word	0x00010002

08003914 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	603b      	str	r3, [r7, #0]
 8003920:	4613      	mov	r3, r2
 8003922:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003924:	e048      	b.n	80039b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800392c:	d044      	beq.n	80039b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800392e:	f7fe fcdd 	bl	80022ec <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	683a      	ldr	r2, [r7, #0]
 800393a:	429a      	cmp	r2, r3
 800393c:	d302      	bcc.n	8003944 <I2C_WaitOnFlagUntilTimeout+0x30>
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d139      	bne.n	80039b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	0c1b      	lsrs	r3, r3, #16
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2b01      	cmp	r3, #1
 800394c:	d10d      	bne.n	800396a <I2C_WaitOnFlagUntilTimeout+0x56>
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	695b      	ldr	r3, [r3, #20]
 8003954:	43da      	mvns	r2, r3
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	4013      	ands	r3, r2
 800395a:	b29b      	uxth	r3, r3
 800395c:	2b00      	cmp	r3, #0
 800395e:	bf0c      	ite	eq
 8003960:	2301      	moveq	r3, #1
 8003962:	2300      	movne	r3, #0
 8003964:	b2db      	uxtb	r3, r3
 8003966:	461a      	mov	r2, r3
 8003968:	e00c      	b.n	8003984 <I2C_WaitOnFlagUntilTimeout+0x70>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	699b      	ldr	r3, [r3, #24]
 8003970:	43da      	mvns	r2, r3
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	4013      	ands	r3, r2
 8003976:	b29b      	uxth	r3, r3
 8003978:	2b00      	cmp	r3, #0
 800397a:	bf0c      	ite	eq
 800397c:	2301      	moveq	r3, #1
 800397e:	2300      	movne	r3, #0
 8003980:	b2db      	uxtb	r3, r3
 8003982:	461a      	mov	r2, r3
 8003984:	79fb      	ldrb	r3, [r7, #7]
 8003986:	429a      	cmp	r2, r3
 8003988:	d116      	bne.n	80039b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2200      	movs	r2, #0
 800398e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2220      	movs	r2, #32
 8003994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2200      	movs	r2, #0
 800399c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a4:	f043 0220 	orr.w	r2, r3, #32
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e023      	b.n	8003a00 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	0c1b      	lsrs	r3, r3, #16
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d10d      	bne.n	80039de <I2C_WaitOnFlagUntilTimeout+0xca>
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	695b      	ldr	r3, [r3, #20]
 80039c8:	43da      	mvns	r2, r3
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	4013      	ands	r3, r2
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	bf0c      	ite	eq
 80039d4:	2301      	moveq	r3, #1
 80039d6:	2300      	movne	r3, #0
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	461a      	mov	r2, r3
 80039dc:	e00c      	b.n	80039f8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	699b      	ldr	r3, [r3, #24]
 80039e4:	43da      	mvns	r2, r3
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	4013      	ands	r3, r2
 80039ea:	b29b      	uxth	r3, r3
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	bf0c      	ite	eq
 80039f0:	2301      	moveq	r3, #1
 80039f2:	2300      	movne	r3, #0
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	461a      	mov	r2, r3
 80039f8:	79fb      	ldrb	r3, [r7, #7]
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d093      	beq.n	8003926 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3710      	adds	r7, #16
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	607a      	str	r2, [r7, #4]
 8003a14:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a16:	e071      	b.n	8003afc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	695b      	ldr	r3, [r3, #20]
 8003a1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a26:	d123      	bne.n	8003a70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a36:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a40:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2200      	movs	r2, #0
 8003a46:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5c:	f043 0204 	orr.w	r2, r3, #4
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e067      	b.n	8003b40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a76:	d041      	beq.n	8003afc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a78:	f7fe fc38 	bl	80022ec <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d302      	bcc.n	8003a8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d136      	bne.n	8003afc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	0c1b      	lsrs	r3, r3, #16
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d10c      	bne.n	8003ab2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	695b      	ldr	r3, [r3, #20]
 8003a9e:	43da      	mvns	r2, r3
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	b29b      	uxth	r3, r3
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	bf14      	ite	ne
 8003aaa:	2301      	movne	r3, #1
 8003aac:	2300      	moveq	r3, #0
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	e00b      	b.n	8003aca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	43da      	mvns	r2, r3
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	4013      	ands	r3, r2
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	bf14      	ite	ne
 8003ac4:	2301      	movne	r3, #1
 8003ac6:	2300      	moveq	r3, #0
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d016      	beq.n	8003afc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2220      	movs	r2, #32
 8003ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae8:	f043 0220 	orr.w	r2, r3, #32
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e021      	b.n	8003b40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	0c1b      	lsrs	r3, r3, #16
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d10c      	bne.n	8003b20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	695b      	ldr	r3, [r3, #20]
 8003b0c:	43da      	mvns	r2, r3
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	4013      	ands	r3, r2
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	bf14      	ite	ne
 8003b18:	2301      	movne	r3, #1
 8003b1a:	2300      	moveq	r3, #0
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	e00b      	b.n	8003b38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	699b      	ldr	r3, [r3, #24]
 8003b26:	43da      	mvns	r2, r3
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	bf14      	ite	ne
 8003b32:	2301      	movne	r3, #1
 8003b34:	2300      	moveq	r3, #0
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	f47f af6d 	bne.w	8003a18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003b3e:	2300      	movs	r3, #0
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	3710      	adds	r7, #16
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b084      	sub	sp, #16
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	60b9      	str	r1, [r7, #8]
 8003b52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b54:	e034      	b.n	8003bc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b56:	68f8      	ldr	r0, [r7, #12]
 8003b58:	f000 f8e3 	bl	8003d22 <I2C_IsAcknowledgeFailed>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d001      	beq.n	8003b66 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e034      	b.n	8003bd0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b6c:	d028      	beq.n	8003bc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b6e:	f7fe fbbd 	bl	80022ec <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	68ba      	ldr	r2, [r7, #8]
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d302      	bcc.n	8003b84 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d11d      	bne.n	8003bc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	695b      	ldr	r3, [r3, #20]
 8003b8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b8e:	2b80      	cmp	r3, #128	; 0x80
 8003b90:	d016      	beq.n	8003bc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2200      	movs	r2, #0
 8003b96:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2220      	movs	r2, #32
 8003b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bac:	f043 0220 	orr.w	r2, r3, #32
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e007      	b.n	8003bd0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	695b      	ldr	r3, [r3, #20]
 8003bc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bca:	2b80      	cmp	r3, #128	; 0x80
 8003bcc:	d1c3      	bne.n	8003b56 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003bce:	2300      	movs	r3, #0
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3710      	adds	r7, #16
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	60b9      	str	r1, [r7, #8]
 8003be2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003be4:	e034      	b.n	8003c50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003be6:	68f8      	ldr	r0, [r7, #12]
 8003be8:	f000 f89b 	bl	8003d22 <I2C_IsAcknowledgeFailed>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d001      	beq.n	8003bf6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e034      	b.n	8003c60 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bfc:	d028      	beq.n	8003c50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bfe:	f7fe fb75 	bl	80022ec <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	68ba      	ldr	r2, [r7, #8]
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d302      	bcc.n	8003c14 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d11d      	bne.n	8003c50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	695b      	ldr	r3, [r3, #20]
 8003c1a:	f003 0304 	and.w	r3, r3, #4
 8003c1e:	2b04      	cmp	r3, #4
 8003c20:	d016      	beq.n	8003c50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2200      	movs	r2, #0
 8003c26:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2220      	movs	r2, #32
 8003c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2200      	movs	r2, #0
 8003c34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3c:	f043 0220 	orr.w	r2, r3, #32
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e007      	b.n	8003c60 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	695b      	ldr	r3, [r3, #20]
 8003c56:	f003 0304 	and.w	r3, r3, #4
 8003c5a:	2b04      	cmp	r3, #4
 8003c5c:	d1c3      	bne.n	8003be6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003c5e:	2300      	movs	r3, #0
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3710      	adds	r7, #16
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b084      	sub	sp, #16
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c74:	e049      	b.n	8003d0a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	695b      	ldr	r3, [r3, #20]
 8003c7c:	f003 0310 	and.w	r3, r3, #16
 8003c80:	2b10      	cmp	r3, #16
 8003c82:	d119      	bne.n	8003cb8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f06f 0210 	mvn.w	r2, #16
 8003c8c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2220      	movs	r2, #32
 8003c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e030      	b.n	8003d1a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cb8:	f7fe fb18 	bl	80022ec <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	68ba      	ldr	r2, [r7, #8]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d302      	bcc.n	8003cce <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d11d      	bne.n	8003d0a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	695b      	ldr	r3, [r3, #20]
 8003cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cd8:	2b40      	cmp	r3, #64	; 0x40
 8003cda:	d016      	beq.n	8003d0a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2220      	movs	r2, #32
 8003ce6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2200      	movs	r2, #0
 8003cee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf6:	f043 0220 	orr.w	r2, r3, #32
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2200      	movs	r2, #0
 8003d02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e007      	b.n	8003d1a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	695b      	ldr	r3, [r3, #20]
 8003d10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d14:	2b40      	cmp	r3, #64	; 0x40
 8003d16:	d1ae      	bne.n	8003c76 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d18:	2300      	movs	r3, #0
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3710      	adds	r7, #16
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}

08003d22 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003d22:	b480      	push	{r7}
 8003d24:	b083      	sub	sp, #12
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	695b      	ldr	r3, [r3, #20]
 8003d30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d38:	d11b      	bne.n	8003d72 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003d42:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2220      	movs	r2, #32
 8003d4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2200      	movs	r2, #0
 8003d56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d5e:	f043 0204 	orr.w	r2, r3, #4
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e000      	b.n	8003d74 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	370c      	adds	r7, #12
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bc80      	pop	{r7}
 8003d7c:	4770      	bx	lr
	...

08003d80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b086      	sub	sp, #24
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d101      	bne.n	8003d92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e272      	b.n	8004278 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	f000 8087 	beq.w	8003eae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003da0:	4b92      	ldr	r3, [pc, #584]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f003 030c 	and.w	r3, r3, #12
 8003da8:	2b04      	cmp	r3, #4
 8003daa:	d00c      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003dac:	4b8f      	ldr	r3, [pc, #572]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f003 030c 	and.w	r3, r3, #12
 8003db4:	2b08      	cmp	r3, #8
 8003db6:	d112      	bne.n	8003dde <HAL_RCC_OscConfig+0x5e>
 8003db8:	4b8c      	ldr	r3, [pc, #560]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dc4:	d10b      	bne.n	8003dde <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dc6:	4b89      	ldr	r3, [pc, #548]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d06c      	beq.n	8003eac <HAL_RCC_OscConfig+0x12c>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d168      	bne.n	8003eac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e24c      	b.n	8004278 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003de6:	d106      	bne.n	8003df6 <HAL_RCC_OscConfig+0x76>
 8003de8:	4b80      	ldr	r3, [pc, #512]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a7f      	ldr	r2, [pc, #508]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003dee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003df2:	6013      	str	r3, [r2, #0]
 8003df4:	e02e      	b.n	8003e54 <HAL_RCC_OscConfig+0xd4>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d10c      	bne.n	8003e18 <HAL_RCC_OscConfig+0x98>
 8003dfe:	4b7b      	ldr	r3, [pc, #492]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a7a      	ldr	r2, [pc, #488]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003e04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e08:	6013      	str	r3, [r2, #0]
 8003e0a:	4b78      	ldr	r3, [pc, #480]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a77      	ldr	r2, [pc, #476]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003e10:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e14:	6013      	str	r3, [r2, #0]
 8003e16:	e01d      	b.n	8003e54 <HAL_RCC_OscConfig+0xd4>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e20:	d10c      	bne.n	8003e3c <HAL_RCC_OscConfig+0xbc>
 8003e22:	4b72      	ldr	r3, [pc, #456]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a71      	ldr	r2, [pc, #452]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003e28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e2c:	6013      	str	r3, [r2, #0]
 8003e2e:	4b6f      	ldr	r3, [pc, #444]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a6e      	ldr	r2, [pc, #440]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003e34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e38:	6013      	str	r3, [r2, #0]
 8003e3a:	e00b      	b.n	8003e54 <HAL_RCC_OscConfig+0xd4>
 8003e3c:	4b6b      	ldr	r3, [pc, #428]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a6a      	ldr	r2, [pc, #424]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003e42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e46:	6013      	str	r3, [r2, #0]
 8003e48:	4b68      	ldr	r3, [pc, #416]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a67      	ldr	r2, [pc, #412]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003e4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e52:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d013      	beq.n	8003e84 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e5c:	f7fe fa46 	bl	80022ec <HAL_GetTick>
 8003e60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e62:	e008      	b.n	8003e76 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e64:	f7fe fa42 	bl	80022ec <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	2b64      	cmp	r3, #100	; 0x64
 8003e70:	d901      	bls.n	8003e76 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	e200      	b.n	8004278 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e76:	4b5d      	ldr	r3, [pc, #372]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d0f0      	beq.n	8003e64 <HAL_RCC_OscConfig+0xe4>
 8003e82:	e014      	b.n	8003eae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e84:	f7fe fa32 	bl	80022ec <HAL_GetTick>
 8003e88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e8a:	e008      	b.n	8003e9e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e8c:	f7fe fa2e 	bl	80022ec <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	2b64      	cmp	r3, #100	; 0x64
 8003e98:	d901      	bls.n	8003e9e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e1ec      	b.n	8004278 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e9e:	4b53      	ldr	r3, [pc, #332]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d1f0      	bne.n	8003e8c <HAL_RCC_OscConfig+0x10c>
 8003eaa:	e000      	b.n	8003eae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003eac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0302 	and.w	r3, r3, #2
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d063      	beq.n	8003f82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003eba:	4b4c      	ldr	r3, [pc, #304]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	f003 030c 	and.w	r3, r3, #12
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d00b      	beq.n	8003ede <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ec6:	4b49      	ldr	r3, [pc, #292]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	f003 030c 	and.w	r3, r3, #12
 8003ece:	2b08      	cmp	r3, #8
 8003ed0:	d11c      	bne.n	8003f0c <HAL_RCC_OscConfig+0x18c>
 8003ed2:	4b46      	ldr	r3, [pc, #280]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d116      	bne.n	8003f0c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ede:	4b43      	ldr	r3, [pc, #268]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0302 	and.w	r3, r3, #2
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d005      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x176>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d001      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e1c0      	b.n	8004278 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ef6:	4b3d      	ldr	r3, [pc, #244]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	695b      	ldr	r3, [r3, #20]
 8003f02:	00db      	lsls	r3, r3, #3
 8003f04:	4939      	ldr	r1, [pc, #228]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003f06:	4313      	orrs	r3, r2
 8003f08:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f0a:	e03a      	b.n	8003f82 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	691b      	ldr	r3, [r3, #16]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d020      	beq.n	8003f56 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f14:	4b36      	ldr	r3, [pc, #216]	; (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003f16:	2201      	movs	r2, #1
 8003f18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f1a:	f7fe f9e7 	bl	80022ec <HAL_GetTick>
 8003f1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f20:	e008      	b.n	8003f34 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f22:	f7fe f9e3 	bl	80022ec <HAL_GetTick>
 8003f26:	4602      	mov	r2, r0
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	1ad3      	subs	r3, r2, r3
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d901      	bls.n	8003f34 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003f30:	2303      	movs	r3, #3
 8003f32:	e1a1      	b.n	8004278 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f34:	4b2d      	ldr	r3, [pc, #180]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d0f0      	beq.n	8003f22 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f40:	4b2a      	ldr	r3, [pc, #168]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	695b      	ldr	r3, [r3, #20]
 8003f4c:	00db      	lsls	r3, r3, #3
 8003f4e:	4927      	ldr	r1, [pc, #156]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003f50:	4313      	orrs	r3, r2
 8003f52:	600b      	str	r3, [r1, #0]
 8003f54:	e015      	b.n	8003f82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f56:	4b26      	ldr	r3, [pc, #152]	; (8003ff0 <HAL_RCC_OscConfig+0x270>)
 8003f58:	2200      	movs	r2, #0
 8003f5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f5c:	f7fe f9c6 	bl	80022ec <HAL_GetTick>
 8003f60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f62:	e008      	b.n	8003f76 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f64:	f7fe f9c2 	bl	80022ec <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	d901      	bls.n	8003f76 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e180      	b.n	8004278 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f76:	4b1d      	ldr	r3, [pc, #116]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0302 	and.w	r3, r3, #2
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d1f0      	bne.n	8003f64 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0308 	and.w	r3, r3, #8
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d03a      	beq.n	8004004 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	699b      	ldr	r3, [r3, #24]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d019      	beq.n	8003fca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f96:	4b17      	ldr	r3, [pc, #92]	; (8003ff4 <HAL_RCC_OscConfig+0x274>)
 8003f98:	2201      	movs	r2, #1
 8003f9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f9c:	f7fe f9a6 	bl	80022ec <HAL_GetTick>
 8003fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fa2:	e008      	b.n	8003fb6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fa4:	f7fe f9a2 	bl	80022ec <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d901      	bls.n	8003fb6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	e160      	b.n	8004278 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fb6:	4b0d      	ldr	r3, [pc, #52]	; (8003fec <HAL_RCC_OscConfig+0x26c>)
 8003fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d0f0      	beq.n	8003fa4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003fc2:	2001      	movs	r0, #1
 8003fc4:	f000 face 	bl	8004564 <RCC_Delay>
 8003fc8:	e01c      	b.n	8004004 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fca:	4b0a      	ldr	r3, [pc, #40]	; (8003ff4 <HAL_RCC_OscConfig+0x274>)
 8003fcc:	2200      	movs	r2, #0
 8003fce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fd0:	f7fe f98c 	bl	80022ec <HAL_GetTick>
 8003fd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fd6:	e00f      	b.n	8003ff8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fd8:	f7fe f988 	bl	80022ec <HAL_GetTick>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d908      	bls.n	8003ff8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e146      	b.n	8004278 <HAL_RCC_OscConfig+0x4f8>
 8003fea:	bf00      	nop
 8003fec:	40021000 	.word	0x40021000
 8003ff0:	42420000 	.word	0x42420000
 8003ff4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ff8:	4b92      	ldr	r3, [pc, #584]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 8003ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffc:	f003 0302 	and.w	r3, r3, #2
 8004000:	2b00      	cmp	r3, #0
 8004002:	d1e9      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0304 	and.w	r3, r3, #4
 800400c:	2b00      	cmp	r3, #0
 800400e:	f000 80a6 	beq.w	800415e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004012:	2300      	movs	r3, #0
 8004014:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004016:	4b8b      	ldr	r3, [pc, #556]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 8004018:	69db      	ldr	r3, [r3, #28]
 800401a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d10d      	bne.n	800403e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004022:	4b88      	ldr	r3, [pc, #544]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 8004024:	69db      	ldr	r3, [r3, #28]
 8004026:	4a87      	ldr	r2, [pc, #540]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 8004028:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800402c:	61d3      	str	r3, [r2, #28]
 800402e:	4b85      	ldr	r3, [pc, #532]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 8004030:	69db      	ldr	r3, [r3, #28]
 8004032:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004036:	60bb      	str	r3, [r7, #8]
 8004038:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800403a:	2301      	movs	r3, #1
 800403c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800403e:	4b82      	ldr	r3, [pc, #520]	; (8004248 <HAL_RCC_OscConfig+0x4c8>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004046:	2b00      	cmp	r3, #0
 8004048:	d118      	bne.n	800407c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800404a:	4b7f      	ldr	r3, [pc, #508]	; (8004248 <HAL_RCC_OscConfig+0x4c8>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a7e      	ldr	r2, [pc, #504]	; (8004248 <HAL_RCC_OscConfig+0x4c8>)
 8004050:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004054:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004056:	f7fe f949 	bl	80022ec <HAL_GetTick>
 800405a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800405c:	e008      	b.n	8004070 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800405e:	f7fe f945 	bl	80022ec <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	2b64      	cmp	r3, #100	; 0x64
 800406a:	d901      	bls.n	8004070 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800406c:	2303      	movs	r3, #3
 800406e:	e103      	b.n	8004278 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004070:	4b75      	ldr	r3, [pc, #468]	; (8004248 <HAL_RCC_OscConfig+0x4c8>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004078:	2b00      	cmp	r3, #0
 800407a:	d0f0      	beq.n	800405e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	2b01      	cmp	r3, #1
 8004082:	d106      	bne.n	8004092 <HAL_RCC_OscConfig+0x312>
 8004084:	4b6f      	ldr	r3, [pc, #444]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 8004086:	6a1b      	ldr	r3, [r3, #32]
 8004088:	4a6e      	ldr	r2, [pc, #440]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 800408a:	f043 0301 	orr.w	r3, r3, #1
 800408e:	6213      	str	r3, [r2, #32]
 8004090:	e02d      	b.n	80040ee <HAL_RCC_OscConfig+0x36e>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d10c      	bne.n	80040b4 <HAL_RCC_OscConfig+0x334>
 800409a:	4b6a      	ldr	r3, [pc, #424]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 800409c:	6a1b      	ldr	r3, [r3, #32]
 800409e:	4a69      	ldr	r2, [pc, #420]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 80040a0:	f023 0301 	bic.w	r3, r3, #1
 80040a4:	6213      	str	r3, [r2, #32]
 80040a6:	4b67      	ldr	r3, [pc, #412]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 80040a8:	6a1b      	ldr	r3, [r3, #32]
 80040aa:	4a66      	ldr	r2, [pc, #408]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 80040ac:	f023 0304 	bic.w	r3, r3, #4
 80040b0:	6213      	str	r3, [r2, #32]
 80040b2:	e01c      	b.n	80040ee <HAL_RCC_OscConfig+0x36e>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	2b05      	cmp	r3, #5
 80040ba:	d10c      	bne.n	80040d6 <HAL_RCC_OscConfig+0x356>
 80040bc:	4b61      	ldr	r3, [pc, #388]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 80040be:	6a1b      	ldr	r3, [r3, #32]
 80040c0:	4a60      	ldr	r2, [pc, #384]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 80040c2:	f043 0304 	orr.w	r3, r3, #4
 80040c6:	6213      	str	r3, [r2, #32]
 80040c8:	4b5e      	ldr	r3, [pc, #376]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 80040ca:	6a1b      	ldr	r3, [r3, #32]
 80040cc:	4a5d      	ldr	r2, [pc, #372]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 80040ce:	f043 0301 	orr.w	r3, r3, #1
 80040d2:	6213      	str	r3, [r2, #32]
 80040d4:	e00b      	b.n	80040ee <HAL_RCC_OscConfig+0x36e>
 80040d6:	4b5b      	ldr	r3, [pc, #364]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 80040d8:	6a1b      	ldr	r3, [r3, #32]
 80040da:	4a5a      	ldr	r2, [pc, #360]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 80040dc:	f023 0301 	bic.w	r3, r3, #1
 80040e0:	6213      	str	r3, [r2, #32]
 80040e2:	4b58      	ldr	r3, [pc, #352]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 80040e4:	6a1b      	ldr	r3, [r3, #32]
 80040e6:	4a57      	ldr	r2, [pc, #348]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 80040e8:	f023 0304 	bic.w	r3, r3, #4
 80040ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	68db      	ldr	r3, [r3, #12]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d015      	beq.n	8004122 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040f6:	f7fe f8f9 	bl	80022ec <HAL_GetTick>
 80040fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040fc:	e00a      	b.n	8004114 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040fe:	f7fe f8f5 	bl	80022ec <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	f241 3288 	movw	r2, #5000	; 0x1388
 800410c:	4293      	cmp	r3, r2
 800410e:	d901      	bls.n	8004114 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004110:	2303      	movs	r3, #3
 8004112:	e0b1      	b.n	8004278 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004114:	4b4b      	ldr	r3, [pc, #300]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 8004116:	6a1b      	ldr	r3, [r3, #32]
 8004118:	f003 0302 	and.w	r3, r3, #2
 800411c:	2b00      	cmp	r3, #0
 800411e:	d0ee      	beq.n	80040fe <HAL_RCC_OscConfig+0x37e>
 8004120:	e014      	b.n	800414c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004122:	f7fe f8e3 	bl	80022ec <HAL_GetTick>
 8004126:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004128:	e00a      	b.n	8004140 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800412a:	f7fe f8df 	bl	80022ec <HAL_GetTick>
 800412e:	4602      	mov	r2, r0
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	1ad3      	subs	r3, r2, r3
 8004134:	f241 3288 	movw	r2, #5000	; 0x1388
 8004138:	4293      	cmp	r3, r2
 800413a:	d901      	bls.n	8004140 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800413c:	2303      	movs	r3, #3
 800413e:	e09b      	b.n	8004278 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004140:	4b40      	ldr	r3, [pc, #256]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 8004142:	6a1b      	ldr	r3, [r3, #32]
 8004144:	f003 0302 	and.w	r3, r3, #2
 8004148:	2b00      	cmp	r3, #0
 800414a:	d1ee      	bne.n	800412a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800414c:	7dfb      	ldrb	r3, [r7, #23]
 800414e:	2b01      	cmp	r3, #1
 8004150:	d105      	bne.n	800415e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004152:	4b3c      	ldr	r3, [pc, #240]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 8004154:	69db      	ldr	r3, [r3, #28]
 8004156:	4a3b      	ldr	r2, [pc, #236]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 8004158:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800415c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	69db      	ldr	r3, [r3, #28]
 8004162:	2b00      	cmp	r3, #0
 8004164:	f000 8087 	beq.w	8004276 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004168:	4b36      	ldr	r3, [pc, #216]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	f003 030c 	and.w	r3, r3, #12
 8004170:	2b08      	cmp	r3, #8
 8004172:	d061      	beq.n	8004238 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	69db      	ldr	r3, [r3, #28]
 8004178:	2b02      	cmp	r3, #2
 800417a:	d146      	bne.n	800420a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800417c:	4b33      	ldr	r3, [pc, #204]	; (800424c <HAL_RCC_OscConfig+0x4cc>)
 800417e:	2200      	movs	r2, #0
 8004180:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004182:	f7fe f8b3 	bl	80022ec <HAL_GetTick>
 8004186:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004188:	e008      	b.n	800419c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800418a:	f7fe f8af 	bl	80022ec <HAL_GetTick>
 800418e:	4602      	mov	r2, r0
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	2b02      	cmp	r3, #2
 8004196:	d901      	bls.n	800419c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004198:	2303      	movs	r3, #3
 800419a:	e06d      	b.n	8004278 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800419c:	4b29      	ldr	r3, [pc, #164]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d1f0      	bne.n	800418a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6a1b      	ldr	r3, [r3, #32]
 80041ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041b0:	d108      	bne.n	80041c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80041b2:	4b24      	ldr	r3, [pc, #144]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	4921      	ldr	r1, [pc, #132]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 80041c0:	4313      	orrs	r3, r2
 80041c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041c4:	4b1f      	ldr	r3, [pc, #124]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6a19      	ldr	r1, [r3, #32]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d4:	430b      	orrs	r3, r1
 80041d6:	491b      	ldr	r1, [pc, #108]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041dc:	4b1b      	ldr	r3, [pc, #108]	; (800424c <HAL_RCC_OscConfig+0x4cc>)
 80041de:	2201      	movs	r2, #1
 80041e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041e2:	f7fe f883 	bl	80022ec <HAL_GetTick>
 80041e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041e8:	e008      	b.n	80041fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041ea:	f7fe f87f 	bl	80022ec <HAL_GetTick>
 80041ee:	4602      	mov	r2, r0
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	1ad3      	subs	r3, r2, r3
 80041f4:	2b02      	cmp	r3, #2
 80041f6:	d901      	bls.n	80041fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80041f8:	2303      	movs	r3, #3
 80041fa:	e03d      	b.n	8004278 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041fc:	4b11      	ldr	r3, [pc, #68]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d0f0      	beq.n	80041ea <HAL_RCC_OscConfig+0x46a>
 8004208:	e035      	b.n	8004276 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800420a:	4b10      	ldr	r3, [pc, #64]	; (800424c <HAL_RCC_OscConfig+0x4cc>)
 800420c:	2200      	movs	r2, #0
 800420e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004210:	f7fe f86c 	bl	80022ec <HAL_GetTick>
 8004214:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004216:	e008      	b.n	800422a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004218:	f7fe f868 	bl	80022ec <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	2b02      	cmp	r3, #2
 8004224:	d901      	bls.n	800422a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e026      	b.n	8004278 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800422a:	4b06      	ldr	r3, [pc, #24]	; (8004244 <HAL_RCC_OscConfig+0x4c4>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d1f0      	bne.n	8004218 <HAL_RCC_OscConfig+0x498>
 8004236:	e01e      	b.n	8004276 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	69db      	ldr	r3, [r3, #28]
 800423c:	2b01      	cmp	r3, #1
 800423e:	d107      	bne.n	8004250 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e019      	b.n	8004278 <HAL_RCC_OscConfig+0x4f8>
 8004244:	40021000 	.word	0x40021000
 8004248:	40007000 	.word	0x40007000
 800424c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004250:	4b0b      	ldr	r3, [pc, #44]	; (8004280 <HAL_RCC_OscConfig+0x500>)
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6a1b      	ldr	r3, [r3, #32]
 8004260:	429a      	cmp	r2, r3
 8004262:	d106      	bne.n	8004272 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800426e:	429a      	cmp	r2, r3
 8004270:	d001      	beq.n	8004276 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e000      	b.n	8004278 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004276:	2300      	movs	r3, #0
}
 8004278:	4618      	mov	r0, r3
 800427a:	3718      	adds	r7, #24
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	40021000 	.word	0x40021000

08004284 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d101      	bne.n	8004298 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	e0d0      	b.n	800443a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004298:	4b6a      	ldr	r3, [pc, #424]	; (8004444 <HAL_RCC_ClockConfig+0x1c0>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 0307 	and.w	r3, r3, #7
 80042a0:	683a      	ldr	r2, [r7, #0]
 80042a2:	429a      	cmp	r2, r3
 80042a4:	d910      	bls.n	80042c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042a6:	4b67      	ldr	r3, [pc, #412]	; (8004444 <HAL_RCC_ClockConfig+0x1c0>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f023 0207 	bic.w	r2, r3, #7
 80042ae:	4965      	ldr	r1, [pc, #404]	; (8004444 <HAL_RCC_ClockConfig+0x1c0>)
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042b6:	4b63      	ldr	r3, [pc, #396]	; (8004444 <HAL_RCC_ClockConfig+0x1c0>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 0307 	and.w	r3, r3, #7
 80042be:	683a      	ldr	r2, [r7, #0]
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d001      	beq.n	80042c8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e0b8      	b.n	800443a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 0302 	and.w	r3, r3, #2
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d020      	beq.n	8004316 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 0304 	and.w	r3, r3, #4
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d005      	beq.n	80042ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042e0:	4b59      	ldr	r3, [pc, #356]	; (8004448 <HAL_RCC_ClockConfig+0x1c4>)
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	4a58      	ldr	r2, [pc, #352]	; (8004448 <HAL_RCC_ClockConfig+0x1c4>)
 80042e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80042ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0308 	and.w	r3, r3, #8
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d005      	beq.n	8004304 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042f8:	4b53      	ldr	r3, [pc, #332]	; (8004448 <HAL_RCC_ClockConfig+0x1c4>)
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	4a52      	ldr	r2, [pc, #328]	; (8004448 <HAL_RCC_ClockConfig+0x1c4>)
 80042fe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004302:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004304:	4b50      	ldr	r3, [pc, #320]	; (8004448 <HAL_RCC_ClockConfig+0x1c4>)
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	494d      	ldr	r1, [pc, #308]	; (8004448 <HAL_RCC_ClockConfig+0x1c4>)
 8004312:	4313      	orrs	r3, r2
 8004314:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0301 	and.w	r3, r3, #1
 800431e:	2b00      	cmp	r3, #0
 8004320:	d040      	beq.n	80043a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	2b01      	cmp	r3, #1
 8004328:	d107      	bne.n	800433a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800432a:	4b47      	ldr	r3, [pc, #284]	; (8004448 <HAL_RCC_ClockConfig+0x1c4>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d115      	bne.n	8004362 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e07f      	b.n	800443a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	2b02      	cmp	r3, #2
 8004340:	d107      	bne.n	8004352 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004342:	4b41      	ldr	r3, [pc, #260]	; (8004448 <HAL_RCC_ClockConfig+0x1c4>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800434a:	2b00      	cmp	r3, #0
 800434c:	d109      	bne.n	8004362 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e073      	b.n	800443a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004352:	4b3d      	ldr	r3, [pc, #244]	; (8004448 <HAL_RCC_ClockConfig+0x1c4>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d101      	bne.n	8004362 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e06b      	b.n	800443a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004362:	4b39      	ldr	r3, [pc, #228]	; (8004448 <HAL_RCC_ClockConfig+0x1c4>)
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f023 0203 	bic.w	r2, r3, #3
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	4936      	ldr	r1, [pc, #216]	; (8004448 <HAL_RCC_ClockConfig+0x1c4>)
 8004370:	4313      	orrs	r3, r2
 8004372:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004374:	f7fd ffba 	bl	80022ec <HAL_GetTick>
 8004378:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800437a:	e00a      	b.n	8004392 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800437c:	f7fd ffb6 	bl	80022ec <HAL_GetTick>
 8004380:	4602      	mov	r2, r0
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	f241 3288 	movw	r2, #5000	; 0x1388
 800438a:	4293      	cmp	r3, r2
 800438c:	d901      	bls.n	8004392 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800438e:	2303      	movs	r3, #3
 8004390:	e053      	b.n	800443a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004392:	4b2d      	ldr	r3, [pc, #180]	; (8004448 <HAL_RCC_ClockConfig+0x1c4>)
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f003 020c 	and.w	r2, r3, #12
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d1eb      	bne.n	800437c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043a4:	4b27      	ldr	r3, [pc, #156]	; (8004444 <HAL_RCC_ClockConfig+0x1c0>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0307 	and.w	r3, r3, #7
 80043ac:	683a      	ldr	r2, [r7, #0]
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d210      	bcs.n	80043d4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043b2:	4b24      	ldr	r3, [pc, #144]	; (8004444 <HAL_RCC_ClockConfig+0x1c0>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f023 0207 	bic.w	r2, r3, #7
 80043ba:	4922      	ldr	r1, [pc, #136]	; (8004444 <HAL_RCC_ClockConfig+0x1c0>)
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	4313      	orrs	r3, r2
 80043c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043c2:	4b20      	ldr	r3, [pc, #128]	; (8004444 <HAL_RCC_ClockConfig+0x1c0>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 0307 	and.w	r3, r3, #7
 80043ca:	683a      	ldr	r2, [r7, #0]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d001      	beq.n	80043d4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e032      	b.n	800443a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f003 0304 	and.w	r3, r3, #4
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d008      	beq.n	80043f2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043e0:	4b19      	ldr	r3, [pc, #100]	; (8004448 <HAL_RCC_ClockConfig+0x1c4>)
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	4916      	ldr	r1, [pc, #88]	; (8004448 <HAL_RCC_ClockConfig+0x1c4>)
 80043ee:	4313      	orrs	r3, r2
 80043f0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 0308 	and.w	r3, r3, #8
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d009      	beq.n	8004412 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80043fe:	4b12      	ldr	r3, [pc, #72]	; (8004448 <HAL_RCC_ClockConfig+0x1c4>)
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	691b      	ldr	r3, [r3, #16]
 800440a:	00db      	lsls	r3, r3, #3
 800440c:	490e      	ldr	r1, [pc, #56]	; (8004448 <HAL_RCC_ClockConfig+0x1c4>)
 800440e:	4313      	orrs	r3, r2
 8004410:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004412:	f000 f821 	bl	8004458 <HAL_RCC_GetSysClockFreq>
 8004416:	4602      	mov	r2, r0
 8004418:	4b0b      	ldr	r3, [pc, #44]	; (8004448 <HAL_RCC_ClockConfig+0x1c4>)
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	091b      	lsrs	r3, r3, #4
 800441e:	f003 030f 	and.w	r3, r3, #15
 8004422:	490a      	ldr	r1, [pc, #40]	; (800444c <HAL_RCC_ClockConfig+0x1c8>)
 8004424:	5ccb      	ldrb	r3, [r1, r3]
 8004426:	fa22 f303 	lsr.w	r3, r2, r3
 800442a:	4a09      	ldr	r2, [pc, #36]	; (8004450 <HAL_RCC_ClockConfig+0x1cc>)
 800442c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800442e:	4b09      	ldr	r3, [pc, #36]	; (8004454 <HAL_RCC_ClockConfig+0x1d0>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4618      	mov	r0, r3
 8004434:	f7fd ff18 	bl	8002268 <HAL_InitTick>

  return HAL_OK;
 8004438:	2300      	movs	r3, #0
}
 800443a:	4618      	mov	r0, r3
 800443c:	3710      	adds	r7, #16
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	40022000 	.word	0x40022000
 8004448:	40021000 	.word	0x40021000
 800444c:	080069e4 	.word	0x080069e4
 8004450:	200000bc 	.word	0x200000bc
 8004454:	200000c0 	.word	0x200000c0

08004458 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004458:	b480      	push	{r7}
 800445a:	b087      	sub	sp, #28
 800445c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800445e:	2300      	movs	r3, #0
 8004460:	60fb      	str	r3, [r7, #12]
 8004462:	2300      	movs	r3, #0
 8004464:	60bb      	str	r3, [r7, #8]
 8004466:	2300      	movs	r3, #0
 8004468:	617b      	str	r3, [r7, #20]
 800446a:	2300      	movs	r3, #0
 800446c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800446e:	2300      	movs	r3, #0
 8004470:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004472:	4b1e      	ldr	r3, [pc, #120]	; (80044ec <HAL_RCC_GetSysClockFreq+0x94>)
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f003 030c 	and.w	r3, r3, #12
 800447e:	2b04      	cmp	r3, #4
 8004480:	d002      	beq.n	8004488 <HAL_RCC_GetSysClockFreq+0x30>
 8004482:	2b08      	cmp	r3, #8
 8004484:	d003      	beq.n	800448e <HAL_RCC_GetSysClockFreq+0x36>
 8004486:	e027      	b.n	80044d8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004488:	4b19      	ldr	r3, [pc, #100]	; (80044f0 <HAL_RCC_GetSysClockFreq+0x98>)
 800448a:	613b      	str	r3, [r7, #16]
      break;
 800448c:	e027      	b.n	80044de <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	0c9b      	lsrs	r3, r3, #18
 8004492:	f003 030f 	and.w	r3, r3, #15
 8004496:	4a17      	ldr	r2, [pc, #92]	; (80044f4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004498:	5cd3      	ldrb	r3, [r2, r3]
 800449a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d010      	beq.n	80044c8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80044a6:	4b11      	ldr	r3, [pc, #68]	; (80044ec <HAL_RCC_GetSysClockFreq+0x94>)
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	0c5b      	lsrs	r3, r3, #17
 80044ac:	f003 0301 	and.w	r3, r3, #1
 80044b0:	4a11      	ldr	r2, [pc, #68]	; (80044f8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80044b2:	5cd3      	ldrb	r3, [r2, r3]
 80044b4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a0d      	ldr	r2, [pc, #52]	; (80044f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80044ba:	fb03 f202 	mul.w	r2, r3, r2
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80044c4:	617b      	str	r3, [r7, #20]
 80044c6:	e004      	b.n	80044d2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a0c      	ldr	r2, [pc, #48]	; (80044fc <HAL_RCC_GetSysClockFreq+0xa4>)
 80044cc:	fb02 f303 	mul.w	r3, r2, r3
 80044d0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	613b      	str	r3, [r7, #16]
      break;
 80044d6:	e002      	b.n	80044de <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80044d8:	4b05      	ldr	r3, [pc, #20]	; (80044f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80044da:	613b      	str	r3, [r7, #16]
      break;
 80044dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044de:	693b      	ldr	r3, [r7, #16]
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	371c      	adds	r7, #28
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bc80      	pop	{r7}
 80044e8:	4770      	bx	lr
 80044ea:	bf00      	nop
 80044ec:	40021000 	.word	0x40021000
 80044f0:	007a1200 	.word	0x007a1200
 80044f4:	080069fc 	.word	0x080069fc
 80044f8:	08006a0c 	.word	0x08006a0c
 80044fc:	003d0900 	.word	0x003d0900

08004500 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004500:	b480      	push	{r7}
 8004502:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004504:	4b02      	ldr	r3, [pc, #8]	; (8004510 <HAL_RCC_GetHCLKFreq+0x10>)
 8004506:	681b      	ldr	r3, [r3, #0]
}
 8004508:	4618      	mov	r0, r3
 800450a:	46bd      	mov	sp, r7
 800450c:	bc80      	pop	{r7}
 800450e:	4770      	bx	lr
 8004510:	200000bc 	.word	0x200000bc

08004514 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004518:	f7ff fff2 	bl	8004500 <HAL_RCC_GetHCLKFreq>
 800451c:	4602      	mov	r2, r0
 800451e:	4b05      	ldr	r3, [pc, #20]	; (8004534 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	0a1b      	lsrs	r3, r3, #8
 8004524:	f003 0307 	and.w	r3, r3, #7
 8004528:	4903      	ldr	r1, [pc, #12]	; (8004538 <HAL_RCC_GetPCLK1Freq+0x24>)
 800452a:	5ccb      	ldrb	r3, [r1, r3]
 800452c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004530:	4618      	mov	r0, r3
 8004532:	bd80      	pop	{r7, pc}
 8004534:	40021000 	.word	0x40021000
 8004538:	080069f4 	.word	0x080069f4

0800453c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004540:	f7ff ffde 	bl	8004500 <HAL_RCC_GetHCLKFreq>
 8004544:	4602      	mov	r2, r0
 8004546:	4b05      	ldr	r3, [pc, #20]	; (800455c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	0adb      	lsrs	r3, r3, #11
 800454c:	f003 0307 	and.w	r3, r3, #7
 8004550:	4903      	ldr	r1, [pc, #12]	; (8004560 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004552:	5ccb      	ldrb	r3, [r1, r3]
 8004554:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004558:	4618      	mov	r0, r3
 800455a:	bd80      	pop	{r7, pc}
 800455c:	40021000 	.word	0x40021000
 8004560:	080069f4 	.word	0x080069f4

08004564 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004564:	b480      	push	{r7}
 8004566:	b085      	sub	sp, #20
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800456c:	4b0a      	ldr	r3, [pc, #40]	; (8004598 <RCC_Delay+0x34>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a0a      	ldr	r2, [pc, #40]	; (800459c <RCC_Delay+0x38>)
 8004572:	fba2 2303 	umull	r2, r3, r2, r3
 8004576:	0a5b      	lsrs	r3, r3, #9
 8004578:	687a      	ldr	r2, [r7, #4]
 800457a:	fb02 f303 	mul.w	r3, r2, r3
 800457e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004580:	bf00      	nop
  }
  while (Delay --);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	1e5a      	subs	r2, r3, #1
 8004586:	60fa      	str	r2, [r7, #12]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d1f9      	bne.n	8004580 <RCC_Delay+0x1c>
}
 800458c:	bf00      	nop
 800458e:	bf00      	nop
 8004590:	3714      	adds	r7, #20
 8004592:	46bd      	mov	sp, r7
 8004594:	bc80      	pop	{r7}
 8004596:	4770      	bx	lr
 8004598:	200000bc 	.word	0x200000bc
 800459c:	10624dd3 	.word	0x10624dd3

080045a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b082      	sub	sp, #8
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d101      	bne.n	80045b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e042      	b.n	8004638 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d106      	bne.n	80045cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f7fd fc9e 	bl	8001f08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2224      	movs	r2, #36	; 0x24
 80045d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	68da      	ldr	r2, [r3, #12]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f000 fdc5 	bl	8005174 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	691a      	ldr	r2, [r3, #16]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80045f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	695a      	ldr	r2, [r3, #20]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004608:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	68da      	ldr	r2, [r3, #12]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004618:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2200      	movs	r2, #0
 800461e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2220      	movs	r2, #32
 8004624:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2220      	movs	r2, #32
 800462c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004636:	2300      	movs	r3, #0
}
 8004638:	4618      	mov	r0, r3
 800463a:	3708      	adds	r7, #8
 800463c:	46bd      	mov	sp, r7
 800463e:	bd80      	pop	{r7, pc}

08004640 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b08a      	sub	sp, #40	; 0x28
 8004644:	af02      	add	r7, sp, #8
 8004646:	60f8      	str	r0, [r7, #12]
 8004648:	60b9      	str	r1, [r7, #8]
 800464a:	603b      	str	r3, [r7, #0]
 800464c:	4613      	mov	r3, r2
 800464e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004650:	2300      	movs	r3, #0
 8004652:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800465a:	b2db      	uxtb	r3, r3
 800465c:	2b20      	cmp	r3, #32
 800465e:	d16d      	bne.n	800473c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d002      	beq.n	800466c <HAL_UART_Transmit+0x2c>
 8004666:	88fb      	ldrh	r3, [r7, #6]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d101      	bne.n	8004670 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e066      	b.n	800473e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2200      	movs	r2, #0
 8004674:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2221      	movs	r2, #33	; 0x21
 800467a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800467e:	f7fd fe35 	bl	80022ec <HAL_GetTick>
 8004682:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	88fa      	ldrh	r2, [r7, #6]
 8004688:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	88fa      	ldrh	r2, [r7, #6]
 800468e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004698:	d108      	bne.n	80046ac <HAL_UART_Transmit+0x6c>
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	691b      	ldr	r3, [r3, #16]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d104      	bne.n	80046ac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80046a2:	2300      	movs	r3, #0
 80046a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	61bb      	str	r3, [r7, #24]
 80046aa:	e003      	b.n	80046b4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046b0:	2300      	movs	r3, #0
 80046b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80046b4:	e02a      	b.n	800470c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	9300      	str	r3, [sp, #0]
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	2200      	movs	r2, #0
 80046be:	2180      	movs	r1, #128	; 0x80
 80046c0:	68f8      	ldr	r0, [r7, #12]
 80046c2:	f000 fb14 	bl	8004cee <UART_WaitOnFlagUntilTimeout>
 80046c6:	4603      	mov	r3, r0
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d001      	beq.n	80046d0 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80046cc:	2303      	movs	r3, #3
 80046ce:	e036      	b.n	800473e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80046d0:	69fb      	ldr	r3, [r7, #28]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d10b      	bne.n	80046ee <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	881b      	ldrh	r3, [r3, #0]
 80046da:	461a      	mov	r2, r3
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80046e6:	69bb      	ldr	r3, [r7, #24]
 80046e8:	3302      	adds	r3, #2
 80046ea:	61bb      	str	r3, [r7, #24]
 80046ec:	e007      	b.n	80046fe <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	781a      	ldrb	r2, [r3, #0]
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	3301      	adds	r3, #1
 80046fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004702:	b29b      	uxth	r3, r3
 8004704:	3b01      	subs	r3, #1
 8004706:	b29a      	uxth	r2, r3
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004710:	b29b      	uxth	r3, r3
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1cf      	bne.n	80046b6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	9300      	str	r3, [sp, #0]
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	2200      	movs	r2, #0
 800471e:	2140      	movs	r1, #64	; 0x40
 8004720:	68f8      	ldr	r0, [r7, #12]
 8004722:	f000 fae4 	bl	8004cee <UART_WaitOnFlagUntilTimeout>
 8004726:	4603      	mov	r3, r0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d001      	beq.n	8004730 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800472c:	2303      	movs	r3, #3
 800472e:	e006      	b.n	800473e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2220      	movs	r2, #32
 8004734:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004738:	2300      	movs	r3, #0
 800473a:	e000      	b.n	800473e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800473c:	2302      	movs	r3, #2
  }
}
 800473e:	4618      	mov	r0, r3
 8004740:	3720      	adds	r7, #32
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}

08004746 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004746:	b580      	push	{r7, lr}
 8004748:	b084      	sub	sp, #16
 800474a:	af00      	add	r7, sp, #0
 800474c:	60f8      	str	r0, [r7, #12]
 800474e:	60b9      	str	r1, [r7, #8]
 8004750:	4613      	mov	r3, r2
 8004752:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800475a:	b2db      	uxtb	r3, r3
 800475c:	2b20      	cmp	r3, #32
 800475e:	d112      	bne.n	8004786 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d002      	beq.n	800476c <HAL_UART_Receive_IT+0x26>
 8004766:	88fb      	ldrh	r3, [r7, #6]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d101      	bne.n	8004770 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e00b      	b.n	8004788 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2200      	movs	r2, #0
 8004774:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004776:	88fb      	ldrh	r3, [r7, #6]
 8004778:	461a      	mov	r2, r3
 800477a:	68b9      	ldr	r1, [r7, #8]
 800477c:	68f8      	ldr	r0, [r7, #12]
 800477e:	f000 fb24 	bl	8004dca <UART_Start_Receive_IT>
 8004782:	4603      	mov	r3, r0
 8004784:	e000      	b.n	8004788 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004786:	2302      	movs	r3, #2
  }
}
 8004788:	4618      	mov	r0, r3
 800478a:	3710      	adds	r7, #16
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b0ba      	sub	sp, #232	; 0xe8
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	695b      	ldr	r3, [r3, #20]
 80047b2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80047b6:	2300      	movs	r3, #0
 80047b8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80047bc:	2300      	movs	r3, #0
 80047be:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80047c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047c6:	f003 030f 	and.w	r3, r3, #15
 80047ca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80047ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d10f      	bne.n	80047f6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80047d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047da:	f003 0320 	and.w	r3, r3, #32
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d009      	beq.n	80047f6 <HAL_UART_IRQHandler+0x66>
 80047e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047e6:	f003 0320 	and.w	r3, r3, #32
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d003      	beq.n	80047f6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f000 fc01 	bl	8004ff6 <UART_Receive_IT>
      return;
 80047f4:	e25b      	b.n	8004cae <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80047f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	f000 80de 	beq.w	80049bc <HAL_UART_IRQHandler+0x22c>
 8004800:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004804:	f003 0301 	and.w	r3, r3, #1
 8004808:	2b00      	cmp	r3, #0
 800480a:	d106      	bne.n	800481a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800480c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004810:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004814:	2b00      	cmp	r3, #0
 8004816:	f000 80d1 	beq.w	80049bc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800481a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800481e:	f003 0301 	and.w	r3, r3, #1
 8004822:	2b00      	cmp	r3, #0
 8004824:	d00b      	beq.n	800483e <HAL_UART_IRQHandler+0xae>
 8004826:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800482a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800482e:	2b00      	cmp	r3, #0
 8004830:	d005      	beq.n	800483e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004836:	f043 0201 	orr.w	r2, r3, #1
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800483e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004842:	f003 0304 	and.w	r3, r3, #4
 8004846:	2b00      	cmp	r3, #0
 8004848:	d00b      	beq.n	8004862 <HAL_UART_IRQHandler+0xd2>
 800484a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800484e:	f003 0301 	and.w	r3, r3, #1
 8004852:	2b00      	cmp	r3, #0
 8004854:	d005      	beq.n	8004862 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800485a:	f043 0202 	orr.w	r2, r3, #2
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004866:	f003 0302 	and.w	r3, r3, #2
 800486a:	2b00      	cmp	r3, #0
 800486c:	d00b      	beq.n	8004886 <HAL_UART_IRQHandler+0xf6>
 800486e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004872:	f003 0301 	and.w	r3, r3, #1
 8004876:	2b00      	cmp	r3, #0
 8004878:	d005      	beq.n	8004886 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800487e:	f043 0204 	orr.w	r2, r3, #4
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004886:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800488a:	f003 0308 	and.w	r3, r3, #8
 800488e:	2b00      	cmp	r3, #0
 8004890:	d011      	beq.n	80048b6 <HAL_UART_IRQHandler+0x126>
 8004892:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004896:	f003 0320 	and.w	r3, r3, #32
 800489a:	2b00      	cmp	r3, #0
 800489c:	d105      	bne.n	80048aa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800489e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d005      	beq.n	80048b6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ae:	f043 0208 	orr.w	r2, r3, #8
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	f000 81f2 	beq.w	8004ca4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80048c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048c4:	f003 0320 	and.w	r3, r3, #32
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d008      	beq.n	80048de <HAL_UART_IRQHandler+0x14e>
 80048cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048d0:	f003 0320 	and.w	r3, r3, #32
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d002      	beq.n	80048de <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f000 fb8c 	bl	8004ff6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	695b      	ldr	r3, [r3, #20]
 80048e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	bf14      	ite	ne
 80048ec:	2301      	movne	r3, #1
 80048ee:	2300      	moveq	r3, #0
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048fa:	f003 0308 	and.w	r3, r3, #8
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d103      	bne.n	800490a <HAL_UART_IRQHandler+0x17a>
 8004902:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004906:	2b00      	cmp	r3, #0
 8004908:	d04f      	beq.n	80049aa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f000 fa96 	bl	8004e3c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	695b      	ldr	r3, [r3, #20]
 8004916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800491a:	2b00      	cmp	r3, #0
 800491c:	d041      	beq.n	80049a2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	3314      	adds	r3, #20
 8004924:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004928:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800492c:	e853 3f00 	ldrex	r3, [r3]
 8004930:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004934:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004938:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800493c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	3314      	adds	r3, #20
 8004946:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800494a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800494e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004952:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004956:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800495a:	e841 2300 	strex	r3, r2, [r1]
 800495e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004962:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004966:	2b00      	cmp	r3, #0
 8004968:	d1d9      	bne.n	800491e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800496e:	2b00      	cmp	r3, #0
 8004970:	d013      	beq.n	800499a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004976:	4a7e      	ldr	r2, [pc, #504]	; (8004b70 <HAL_UART_IRQHandler+0x3e0>)
 8004978:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800497e:	4618      	mov	r0, r3
 8004980:	f7fd fe2a 	bl	80025d8 <HAL_DMA_Abort_IT>
 8004984:	4603      	mov	r3, r0
 8004986:	2b00      	cmp	r3, #0
 8004988:	d016      	beq.n	80049b8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800498e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004990:	687a      	ldr	r2, [r7, #4]
 8004992:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004994:	4610      	mov	r0, r2
 8004996:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004998:	e00e      	b.n	80049b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f000 f993 	bl	8004cc6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049a0:	e00a      	b.n	80049b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f000 f98f 	bl	8004cc6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049a8:	e006      	b.n	80049b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f000 f98b 	bl	8004cc6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2200      	movs	r2, #0
 80049b4:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80049b6:	e175      	b.n	8004ca4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049b8:	bf00      	nop
    return;
 80049ba:	e173      	b.n	8004ca4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	f040 814f 	bne.w	8004c64 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80049c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049ca:	f003 0310 	and.w	r3, r3, #16
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	f000 8148 	beq.w	8004c64 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80049d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049d8:	f003 0310 	and.w	r3, r3, #16
 80049dc:	2b00      	cmp	r3, #0
 80049de:	f000 8141 	beq.w	8004c64 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80049e2:	2300      	movs	r3, #0
 80049e4:	60bb      	str	r3, [r7, #8]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	60bb      	str	r3, [r7, #8]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	60bb      	str	r3, [r7, #8]
 80049f6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	695b      	ldr	r3, [r3, #20]
 80049fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	f000 80b6 	beq.w	8004b74 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004a14:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	f000 8145 	beq.w	8004ca8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004a22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004a26:	429a      	cmp	r2, r3
 8004a28:	f080 813e 	bcs.w	8004ca8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004a32:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a38:	699b      	ldr	r3, [r3, #24]
 8004a3a:	2b20      	cmp	r3, #32
 8004a3c:	f000 8088 	beq.w	8004b50 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	330c      	adds	r3, #12
 8004a46:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a4a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a4e:	e853 3f00 	ldrex	r3, [r3]
 8004a52:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004a56:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a5a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a5e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	330c      	adds	r3, #12
 8004a68:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004a6c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004a70:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a74:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004a78:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004a7c:	e841 2300 	strex	r3, r2, [r1]
 8004a80:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004a84:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d1d9      	bne.n	8004a40 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	3314      	adds	r3, #20
 8004a92:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a94:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a96:	e853 3f00 	ldrex	r3, [r3]
 8004a9a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004a9c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004a9e:	f023 0301 	bic.w	r3, r3, #1
 8004aa2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	3314      	adds	r3, #20
 8004aac:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004ab0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004ab4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004ab8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004abc:	e841 2300 	strex	r3, r2, [r1]
 8004ac0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004ac2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d1e1      	bne.n	8004a8c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	3314      	adds	r3, #20
 8004ace:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004ad2:	e853 3f00 	ldrex	r3, [r3]
 8004ad6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004ad8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ada:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ade:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	3314      	adds	r3, #20
 8004ae8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004aec:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004aee:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004af0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004af2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004af4:	e841 2300 	strex	r3, r2, [r1]
 8004af8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004afa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d1e3      	bne.n	8004ac8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2220      	movs	r2, #32
 8004b04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	330c      	adds	r3, #12
 8004b14:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b18:	e853 3f00 	ldrex	r3, [r3]
 8004b1c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004b1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b20:	f023 0310 	bic.w	r3, r3, #16
 8004b24:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	330c      	adds	r3, #12
 8004b2e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004b32:	65ba      	str	r2, [r7, #88]	; 0x58
 8004b34:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b36:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004b38:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004b3a:	e841 2300 	strex	r3, r2, [r1]
 8004b3e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004b40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d1e3      	bne.n	8004b0e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f7fd fd09 	bl	8002562 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2202      	movs	r2, #2
 8004b54:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	4619      	mov	r1, r3
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f000 f8b6 	bl	8004cd8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004b6c:	e09c      	b.n	8004ca8 <HAL_UART_IRQHandler+0x518>
 8004b6e:	bf00      	nop
 8004b70:	08004f01 	.word	0x08004f01
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b7c:	b29b      	uxth	r3, r3
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	f000 808e 	beq.w	8004cac <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004b90:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	f000 8089 	beq.w	8004cac <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	330c      	adds	r3, #12
 8004ba0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ba4:	e853 3f00 	ldrex	r3, [r3]
 8004ba8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004baa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004bb0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	330c      	adds	r3, #12
 8004bba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004bbe:	647a      	str	r2, [r7, #68]	; 0x44
 8004bc0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004bc4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004bc6:	e841 2300 	strex	r3, r2, [r1]
 8004bca:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004bcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d1e3      	bne.n	8004b9a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	3314      	adds	r3, #20
 8004bd8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bdc:	e853 3f00 	ldrex	r3, [r3]
 8004be0:	623b      	str	r3, [r7, #32]
   return(result);
 8004be2:	6a3b      	ldr	r3, [r7, #32]
 8004be4:	f023 0301 	bic.w	r3, r3, #1
 8004be8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	3314      	adds	r3, #20
 8004bf2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004bf6:	633a      	str	r2, [r7, #48]	; 0x30
 8004bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bfa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004bfc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004bfe:	e841 2300 	strex	r3, r2, [r1]
 8004c02:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d1e3      	bne.n	8004bd2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2220      	movs	r2, #32
 8004c0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	330c      	adds	r3, #12
 8004c1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	e853 3f00 	ldrex	r3, [r3]
 8004c26:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f023 0310 	bic.w	r3, r3, #16
 8004c2e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	330c      	adds	r3, #12
 8004c38:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004c3c:	61fa      	str	r2, [r7, #28]
 8004c3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c40:	69b9      	ldr	r1, [r7, #24]
 8004c42:	69fa      	ldr	r2, [r7, #28]
 8004c44:	e841 2300 	strex	r3, r2, [r1]
 8004c48:	617b      	str	r3, [r7, #20]
   return(result);
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d1e3      	bne.n	8004c18 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2202      	movs	r2, #2
 8004c54:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004c56:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004c5a:	4619      	mov	r1, r3
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f000 f83b 	bl	8004cd8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004c62:	e023      	b.n	8004cac <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004c64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d009      	beq.n	8004c84 <HAL_UART_IRQHandler+0x4f4>
 8004c70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d003      	beq.n	8004c84 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f000 f953 	bl	8004f28 <UART_Transmit_IT>
    return;
 8004c82:	e014      	b.n	8004cae <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004c84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d00e      	beq.n	8004cae <HAL_UART_IRQHandler+0x51e>
 8004c90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d008      	beq.n	8004cae <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f000 f992 	bl	8004fc6 <UART_EndTransmit_IT>
    return;
 8004ca2:	e004      	b.n	8004cae <HAL_UART_IRQHandler+0x51e>
    return;
 8004ca4:	bf00      	nop
 8004ca6:	e002      	b.n	8004cae <HAL_UART_IRQHandler+0x51e>
      return;
 8004ca8:	bf00      	nop
 8004caa:	e000      	b.n	8004cae <HAL_UART_IRQHandler+0x51e>
      return;
 8004cac:	bf00      	nop
  }
}
 8004cae:	37e8      	adds	r7, #232	; 0xe8
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}

08004cb4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b083      	sub	sp, #12
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004cbc:	bf00      	nop
 8004cbe:	370c      	adds	r7, #12
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bc80      	pop	{r7}
 8004cc4:	4770      	bx	lr

08004cc6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004cc6:	b480      	push	{r7}
 8004cc8:	b083      	sub	sp, #12
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004cce:	bf00      	nop
 8004cd0:	370c      	adds	r7, #12
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bc80      	pop	{r7}
 8004cd6:	4770      	bx	lr

08004cd8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b083      	sub	sp, #12
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	460b      	mov	r3, r1
 8004ce2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004ce4:	bf00      	nop
 8004ce6:	370c      	adds	r7, #12
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bc80      	pop	{r7}
 8004cec:	4770      	bx	lr

08004cee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004cee:	b580      	push	{r7, lr}
 8004cf0:	b090      	sub	sp, #64	; 0x40
 8004cf2:	af00      	add	r7, sp, #0
 8004cf4:	60f8      	str	r0, [r7, #12]
 8004cf6:	60b9      	str	r1, [r7, #8]
 8004cf8:	603b      	str	r3, [r7, #0]
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cfe:	e050      	b.n	8004da2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d06:	d04c      	beq.n	8004da2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004d08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d007      	beq.n	8004d1e <UART_WaitOnFlagUntilTimeout+0x30>
 8004d0e:	f7fd faed 	bl	80022ec <HAL_GetTick>
 8004d12:	4602      	mov	r2, r0
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	1ad3      	subs	r3, r2, r3
 8004d18:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d241      	bcs.n	8004da2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	330c      	adds	r3, #12
 8004d24:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d28:	e853 3f00 	ldrex	r3, [r3]
 8004d2c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d30:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004d34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	330c      	adds	r3, #12
 8004d3c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004d3e:	637a      	str	r2, [r7, #52]	; 0x34
 8004d40:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d42:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004d44:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d46:	e841 2300 	strex	r3, r2, [r1]
 8004d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004d4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1e5      	bne.n	8004d1e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	3314      	adds	r3, #20
 8004d58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	e853 3f00 	ldrex	r3, [r3]
 8004d60:	613b      	str	r3, [r7, #16]
   return(result);
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	f023 0301 	bic.w	r3, r3, #1
 8004d68:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	3314      	adds	r3, #20
 8004d70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004d72:	623a      	str	r2, [r7, #32]
 8004d74:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d76:	69f9      	ldr	r1, [r7, #28]
 8004d78:	6a3a      	ldr	r2, [r7, #32]
 8004d7a:	e841 2300 	strex	r3, r2, [r1]
 8004d7e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d1e5      	bne.n	8004d52 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2220      	movs	r2, #32
 8004d8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2220      	movs	r2, #32
 8004d92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004d9e:	2303      	movs	r3, #3
 8004da0:	e00f      	b.n	8004dc2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	4013      	ands	r3, r2
 8004dac:	68ba      	ldr	r2, [r7, #8]
 8004dae:	429a      	cmp	r2, r3
 8004db0:	bf0c      	ite	eq
 8004db2:	2301      	moveq	r3, #1
 8004db4:	2300      	movne	r3, #0
 8004db6:	b2db      	uxtb	r3, r3
 8004db8:	461a      	mov	r2, r3
 8004dba:	79fb      	ldrb	r3, [r7, #7]
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d09f      	beq.n	8004d00 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004dc0:	2300      	movs	r3, #0
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3740      	adds	r7, #64	; 0x40
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}

08004dca <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004dca:	b480      	push	{r7}
 8004dcc:	b085      	sub	sp, #20
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	60f8      	str	r0, [r7, #12]
 8004dd2:	60b9      	str	r1, [r7, #8]
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	68ba      	ldr	r2, [r7, #8]
 8004ddc:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	88fa      	ldrh	r2, [r7, #6]
 8004de2:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	88fa      	ldrh	r2, [r7, #6]
 8004de8:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2200      	movs	r2, #0
 8004dee:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2222      	movs	r2, #34	; 0x22
 8004df4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	691b      	ldr	r3, [r3, #16]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d007      	beq.n	8004e10 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68da      	ldr	r2, [r3, #12]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e0e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	695a      	ldr	r2, [r3, #20]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f042 0201 	orr.w	r2, r2, #1
 8004e1e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	68da      	ldr	r2, [r3, #12]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f042 0220 	orr.w	r2, r2, #32
 8004e2e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3714      	adds	r7, #20
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bc80      	pop	{r7}
 8004e3a:	4770      	bx	lr

08004e3c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b095      	sub	sp, #84	; 0x54
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	330c      	adds	r3, #12
 8004e4a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e4e:	e853 3f00 	ldrex	r3, [r3]
 8004e52:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e56:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	330c      	adds	r3, #12
 8004e62:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e64:	643a      	str	r2, [r7, #64]	; 0x40
 8004e66:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e68:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004e6a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004e6c:	e841 2300 	strex	r3, r2, [r1]
 8004e70:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d1e5      	bne.n	8004e44 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	3314      	adds	r3, #20
 8004e7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e80:	6a3b      	ldr	r3, [r7, #32]
 8004e82:	e853 3f00 	ldrex	r3, [r3]
 8004e86:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e88:	69fb      	ldr	r3, [r7, #28]
 8004e8a:	f023 0301 	bic.w	r3, r3, #1
 8004e8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	3314      	adds	r3, #20
 8004e96:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e98:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e9a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e9c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ea0:	e841 2300 	strex	r3, r2, [r1]
 8004ea4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d1e5      	bne.n	8004e78 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d119      	bne.n	8004ee8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	330c      	adds	r3, #12
 8004eba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	e853 3f00 	ldrex	r3, [r3]
 8004ec2:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	f023 0310 	bic.w	r3, r3, #16
 8004eca:	647b      	str	r3, [r7, #68]	; 0x44
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	330c      	adds	r3, #12
 8004ed2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004ed4:	61ba      	str	r2, [r7, #24]
 8004ed6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ed8:	6979      	ldr	r1, [r7, #20]
 8004eda:	69ba      	ldr	r2, [r7, #24]
 8004edc:	e841 2300 	strex	r3, r2, [r1]
 8004ee0:	613b      	str	r3, [r7, #16]
   return(result);
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d1e5      	bne.n	8004eb4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2220      	movs	r2, #32
 8004eec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004ef6:	bf00      	nop
 8004ef8:	3754      	adds	r7, #84	; 0x54
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bc80      	pop	{r7}
 8004efe:	4770      	bx	lr

08004f00 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2200      	movs	r2, #0
 8004f12:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2200      	movs	r2, #0
 8004f18:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f1a:	68f8      	ldr	r0, [r7, #12]
 8004f1c:	f7ff fed3 	bl	8004cc6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f20:	bf00      	nop
 8004f22:	3710      	adds	r7, #16
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}

08004f28 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b085      	sub	sp, #20
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	2b21      	cmp	r3, #33	; 0x21
 8004f3a:	d13e      	bne.n	8004fba <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f44:	d114      	bne.n	8004f70 <UART_Transmit_IT+0x48>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	691b      	ldr	r3, [r3, #16]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d110      	bne.n	8004f70 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6a1b      	ldr	r3, [r3, #32]
 8004f52:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	881b      	ldrh	r3, [r3, #0]
 8004f58:	461a      	mov	r2, r3
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f62:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6a1b      	ldr	r3, [r3, #32]
 8004f68:	1c9a      	adds	r2, r3, #2
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	621a      	str	r2, [r3, #32]
 8004f6e:	e008      	b.n	8004f82 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6a1b      	ldr	r3, [r3, #32]
 8004f74:	1c59      	adds	r1, r3, #1
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	6211      	str	r1, [r2, #32]
 8004f7a:	781a      	ldrb	r2, [r3, #0]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	3b01      	subs	r3, #1
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	687a      	ldr	r2, [r7, #4]
 8004f8e:	4619      	mov	r1, r3
 8004f90:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d10f      	bne.n	8004fb6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68da      	ldr	r2, [r3, #12]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004fa4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	68da      	ldr	r2, [r3, #12]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004fb4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	e000      	b.n	8004fbc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004fba:	2302      	movs	r3, #2
  }
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3714      	adds	r7, #20
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bc80      	pop	{r7}
 8004fc4:	4770      	bx	lr

08004fc6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004fc6:	b580      	push	{r7, lr}
 8004fc8:	b082      	sub	sp, #8
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	68da      	ldr	r2, [r3, #12]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fdc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2220      	movs	r2, #32
 8004fe2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f7ff fe64 	bl	8004cb4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3708      	adds	r7, #8
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}

08004ff6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004ff6:	b580      	push	{r7, lr}
 8004ff8:	b08c      	sub	sp, #48	; 0x30
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005004:	b2db      	uxtb	r3, r3
 8005006:	2b22      	cmp	r3, #34	; 0x22
 8005008:	f040 80ae 	bne.w	8005168 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005014:	d117      	bne.n	8005046 <UART_Receive_IT+0x50>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	691b      	ldr	r3, [r3, #16]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d113      	bne.n	8005046 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800501e:	2300      	movs	r3, #0
 8005020:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005026:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	b29b      	uxth	r3, r3
 8005030:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005034:	b29a      	uxth	r2, r3
 8005036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005038:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800503e:	1c9a      	adds	r2, r3, #2
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	629a      	str	r2, [r3, #40]	; 0x28
 8005044:	e026      	b.n	8005094 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800504a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800504c:	2300      	movs	r3, #0
 800504e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005058:	d007      	beq.n	800506a <UART_Receive_IT+0x74>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d10a      	bne.n	8005078 <UART_Receive_IT+0x82>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	691b      	ldr	r3, [r3, #16]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d106      	bne.n	8005078 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	b2da      	uxtb	r2, r3
 8005072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005074:	701a      	strb	r2, [r3, #0]
 8005076:	e008      	b.n	800508a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	b2db      	uxtb	r3, r3
 8005080:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005084:	b2da      	uxtb	r2, r3
 8005086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005088:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800508e:	1c5a      	adds	r2, r3, #1
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005098:	b29b      	uxth	r3, r3
 800509a:	3b01      	subs	r3, #1
 800509c:	b29b      	uxth	r3, r3
 800509e:	687a      	ldr	r2, [r7, #4]
 80050a0:	4619      	mov	r1, r3
 80050a2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d15d      	bne.n	8005164 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	68da      	ldr	r2, [r3, #12]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f022 0220 	bic.w	r2, r2, #32
 80050b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	68da      	ldr	r2, [r3, #12]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80050c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	695a      	ldr	r2, [r3, #20]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f022 0201 	bic.w	r2, r2, #1
 80050d6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2220      	movs	r2, #32
 80050dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d135      	bne.n	800515a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2200      	movs	r2, #0
 80050f2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	330c      	adds	r3, #12
 80050fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	e853 3f00 	ldrex	r3, [r3]
 8005102:	613b      	str	r3, [r7, #16]
   return(result);
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	f023 0310 	bic.w	r3, r3, #16
 800510a:	627b      	str	r3, [r7, #36]	; 0x24
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	330c      	adds	r3, #12
 8005112:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005114:	623a      	str	r2, [r7, #32]
 8005116:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005118:	69f9      	ldr	r1, [r7, #28]
 800511a:	6a3a      	ldr	r2, [r7, #32]
 800511c:	e841 2300 	strex	r3, r2, [r1]
 8005120:	61bb      	str	r3, [r7, #24]
   return(result);
 8005122:	69bb      	ldr	r3, [r7, #24]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d1e5      	bne.n	80050f4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 0310 	and.w	r3, r3, #16
 8005132:	2b10      	cmp	r3, #16
 8005134:	d10a      	bne.n	800514c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005136:	2300      	movs	r3, #0
 8005138:	60fb      	str	r3, [r7, #12]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	60fb      	str	r3, [r7, #12]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	60fb      	str	r3, [r7, #12]
 800514a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005150:	4619      	mov	r1, r3
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f7ff fdc0 	bl	8004cd8 <HAL_UARTEx_RxEventCallback>
 8005158:	e002      	b.n	8005160 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f7fc fbb6 	bl	80018cc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005160:	2300      	movs	r3, #0
 8005162:	e002      	b.n	800516a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005164:	2300      	movs	r3, #0
 8005166:	e000      	b.n	800516a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005168:	2302      	movs	r3, #2
  }
}
 800516a:	4618      	mov	r0, r3
 800516c:	3730      	adds	r7, #48	; 0x30
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
	...

08005174 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	691b      	ldr	r3, [r3, #16]
 8005182:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	68da      	ldr	r2, [r3, #12]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	430a      	orrs	r2, r1
 8005190:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	689a      	ldr	r2, [r3, #8]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	691b      	ldr	r3, [r3, #16]
 800519a:	431a      	orrs	r2, r3
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	695b      	ldr	r3, [r3, #20]
 80051a0:	4313      	orrs	r3, r2
 80051a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	68db      	ldr	r3, [r3, #12]
 80051aa:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80051ae:	f023 030c 	bic.w	r3, r3, #12
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	6812      	ldr	r2, [r2, #0]
 80051b6:	68b9      	ldr	r1, [r7, #8]
 80051b8:	430b      	orrs	r3, r1
 80051ba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	699a      	ldr	r2, [r3, #24]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	430a      	orrs	r2, r1
 80051d0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a2c      	ldr	r2, [pc, #176]	; (8005288 <UART_SetConfig+0x114>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d103      	bne.n	80051e4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80051dc:	f7ff f9ae 	bl	800453c <HAL_RCC_GetPCLK2Freq>
 80051e0:	60f8      	str	r0, [r7, #12]
 80051e2:	e002      	b.n	80051ea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80051e4:	f7ff f996 	bl	8004514 <HAL_RCC_GetPCLK1Freq>
 80051e8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80051ea:	68fa      	ldr	r2, [r7, #12]
 80051ec:	4613      	mov	r3, r2
 80051ee:	009b      	lsls	r3, r3, #2
 80051f0:	4413      	add	r3, r2
 80051f2:	009a      	lsls	r2, r3, #2
 80051f4:	441a      	add	r2, r3
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	009b      	lsls	r3, r3, #2
 80051fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005200:	4a22      	ldr	r2, [pc, #136]	; (800528c <UART_SetConfig+0x118>)
 8005202:	fba2 2303 	umull	r2, r3, r2, r3
 8005206:	095b      	lsrs	r3, r3, #5
 8005208:	0119      	lsls	r1, r3, #4
 800520a:	68fa      	ldr	r2, [r7, #12]
 800520c:	4613      	mov	r3, r2
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	4413      	add	r3, r2
 8005212:	009a      	lsls	r2, r3, #2
 8005214:	441a      	add	r2, r3
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	009b      	lsls	r3, r3, #2
 800521c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005220:	4b1a      	ldr	r3, [pc, #104]	; (800528c <UART_SetConfig+0x118>)
 8005222:	fba3 0302 	umull	r0, r3, r3, r2
 8005226:	095b      	lsrs	r3, r3, #5
 8005228:	2064      	movs	r0, #100	; 0x64
 800522a:	fb00 f303 	mul.w	r3, r0, r3
 800522e:	1ad3      	subs	r3, r2, r3
 8005230:	011b      	lsls	r3, r3, #4
 8005232:	3332      	adds	r3, #50	; 0x32
 8005234:	4a15      	ldr	r2, [pc, #84]	; (800528c <UART_SetConfig+0x118>)
 8005236:	fba2 2303 	umull	r2, r3, r2, r3
 800523a:	095b      	lsrs	r3, r3, #5
 800523c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005240:	4419      	add	r1, r3
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	4613      	mov	r3, r2
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	4413      	add	r3, r2
 800524a:	009a      	lsls	r2, r3, #2
 800524c:	441a      	add	r2, r3
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	fbb2 f2f3 	udiv	r2, r2, r3
 8005258:	4b0c      	ldr	r3, [pc, #48]	; (800528c <UART_SetConfig+0x118>)
 800525a:	fba3 0302 	umull	r0, r3, r3, r2
 800525e:	095b      	lsrs	r3, r3, #5
 8005260:	2064      	movs	r0, #100	; 0x64
 8005262:	fb00 f303 	mul.w	r3, r0, r3
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	011b      	lsls	r3, r3, #4
 800526a:	3332      	adds	r3, #50	; 0x32
 800526c:	4a07      	ldr	r2, [pc, #28]	; (800528c <UART_SetConfig+0x118>)
 800526e:	fba2 2303 	umull	r2, r3, r2, r3
 8005272:	095b      	lsrs	r3, r3, #5
 8005274:	f003 020f 	and.w	r2, r3, #15
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	440a      	add	r2, r1
 800527e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005280:	bf00      	nop
 8005282:	3710      	adds	r7, #16
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}
 8005288:	40013800 	.word	0x40013800
 800528c:	51eb851f 	.word	0x51eb851f

08005290 <__errno>:
 8005290:	4b01      	ldr	r3, [pc, #4]	; (8005298 <__errno+0x8>)
 8005292:	6818      	ldr	r0, [r3, #0]
 8005294:	4770      	bx	lr
 8005296:	bf00      	nop
 8005298:	200000c8 	.word	0x200000c8

0800529c <__libc_init_array>:
 800529c:	b570      	push	{r4, r5, r6, lr}
 800529e:	2600      	movs	r6, #0
 80052a0:	4d0c      	ldr	r5, [pc, #48]	; (80052d4 <__libc_init_array+0x38>)
 80052a2:	4c0d      	ldr	r4, [pc, #52]	; (80052d8 <__libc_init_array+0x3c>)
 80052a4:	1b64      	subs	r4, r4, r5
 80052a6:	10a4      	asrs	r4, r4, #2
 80052a8:	42a6      	cmp	r6, r4
 80052aa:	d109      	bne.n	80052c0 <__libc_init_array+0x24>
 80052ac:	f001 fa70 	bl	8006790 <_init>
 80052b0:	2600      	movs	r6, #0
 80052b2:	4d0a      	ldr	r5, [pc, #40]	; (80052dc <__libc_init_array+0x40>)
 80052b4:	4c0a      	ldr	r4, [pc, #40]	; (80052e0 <__libc_init_array+0x44>)
 80052b6:	1b64      	subs	r4, r4, r5
 80052b8:	10a4      	asrs	r4, r4, #2
 80052ba:	42a6      	cmp	r6, r4
 80052bc:	d105      	bne.n	80052ca <__libc_init_array+0x2e>
 80052be:	bd70      	pop	{r4, r5, r6, pc}
 80052c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80052c4:	4798      	blx	r3
 80052c6:	3601      	adds	r6, #1
 80052c8:	e7ee      	b.n	80052a8 <__libc_init_array+0xc>
 80052ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80052ce:	4798      	blx	r3
 80052d0:	3601      	adds	r6, #1
 80052d2:	e7f2      	b.n	80052ba <__libc_init_array+0x1e>
 80052d4:	08006b58 	.word	0x08006b58
 80052d8:	08006b58 	.word	0x08006b58
 80052dc:	08006b58 	.word	0x08006b58
 80052e0:	08006b5c 	.word	0x08006b5c

080052e4 <memcpy>:
 80052e4:	440a      	add	r2, r1
 80052e6:	4291      	cmp	r1, r2
 80052e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80052ec:	d100      	bne.n	80052f0 <memcpy+0xc>
 80052ee:	4770      	bx	lr
 80052f0:	b510      	push	{r4, lr}
 80052f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80052f6:	4291      	cmp	r1, r2
 80052f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80052fc:	d1f9      	bne.n	80052f2 <memcpy+0xe>
 80052fe:	bd10      	pop	{r4, pc}

08005300 <memset>:
 8005300:	4603      	mov	r3, r0
 8005302:	4402      	add	r2, r0
 8005304:	4293      	cmp	r3, r2
 8005306:	d100      	bne.n	800530a <memset+0xa>
 8005308:	4770      	bx	lr
 800530a:	f803 1b01 	strb.w	r1, [r3], #1
 800530e:	e7f9      	b.n	8005304 <memset+0x4>

08005310 <siprintf>:
 8005310:	b40e      	push	{r1, r2, r3}
 8005312:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005316:	b500      	push	{lr}
 8005318:	b09c      	sub	sp, #112	; 0x70
 800531a:	ab1d      	add	r3, sp, #116	; 0x74
 800531c:	9002      	str	r0, [sp, #8]
 800531e:	9006      	str	r0, [sp, #24]
 8005320:	9107      	str	r1, [sp, #28]
 8005322:	9104      	str	r1, [sp, #16]
 8005324:	4808      	ldr	r0, [pc, #32]	; (8005348 <siprintf+0x38>)
 8005326:	4909      	ldr	r1, [pc, #36]	; (800534c <siprintf+0x3c>)
 8005328:	f853 2b04 	ldr.w	r2, [r3], #4
 800532c:	9105      	str	r1, [sp, #20]
 800532e:	6800      	ldr	r0, [r0, #0]
 8005330:	a902      	add	r1, sp, #8
 8005332:	9301      	str	r3, [sp, #4]
 8005334:	f000 f9ee 	bl	8005714 <_svfiprintf_r>
 8005338:	2200      	movs	r2, #0
 800533a:	9b02      	ldr	r3, [sp, #8]
 800533c:	701a      	strb	r2, [r3, #0]
 800533e:	b01c      	add	sp, #112	; 0x70
 8005340:	f85d eb04 	ldr.w	lr, [sp], #4
 8005344:	b003      	add	sp, #12
 8005346:	4770      	bx	lr
 8005348:	200000c8 	.word	0x200000c8
 800534c:	ffff0208 	.word	0xffff0208

08005350 <strstr>:
 8005350:	780a      	ldrb	r2, [r1, #0]
 8005352:	b570      	push	{r4, r5, r6, lr}
 8005354:	b96a      	cbnz	r2, 8005372 <strstr+0x22>
 8005356:	bd70      	pop	{r4, r5, r6, pc}
 8005358:	429a      	cmp	r2, r3
 800535a:	d109      	bne.n	8005370 <strstr+0x20>
 800535c:	460c      	mov	r4, r1
 800535e:	4605      	mov	r5, r0
 8005360:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8005364:	2b00      	cmp	r3, #0
 8005366:	d0f6      	beq.n	8005356 <strstr+0x6>
 8005368:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800536c:	429e      	cmp	r6, r3
 800536e:	d0f7      	beq.n	8005360 <strstr+0x10>
 8005370:	3001      	adds	r0, #1
 8005372:	7803      	ldrb	r3, [r0, #0]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d1ef      	bne.n	8005358 <strstr+0x8>
 8005378:	4618      	mov	r0, r3
 800537a:	e7ec      	b.n	8005356 <strstr+0x6>

0800537c <strtok>:
 800537c:	4b16      	ldr	r3, [pc, #88]	; (80053d8 <strtok+0x5c>)
 800537e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005382:	681f      	ldr	r7, [r3, #0]
 8005384:	4605      	mov	r5, r0
 8005386:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8005388:	460e      	mov	r6, r1
 800538a:	b9ec      	cbnz	r4, 80053c8 <strtok+0x4c>
 800538c:	2050      	movs	r0, #80	; 0x50
 800538e:	f000 f881 	bl	8005494 <malloc>
 8005392:	4602      	mov	r2, r0
 8005394:	65b8      	str	r0, [r7, #88]	; 0x58
 8005396:	b920      	cbnz	r0, 80053a2 <strtok+0x26>
 8005398:	2157      	movs	r1, #87	; 0x57
 800539a:	4b10      	ldr	r3, [pc, #64]	; (80053dc <strtok+0x60>)
 800539c:	4810      	ldr	r0, [pc, #64]	; (80053e0 <strtok+0x64>)
 800539e:	f000 f849 	bl	8005434 <__assert_func>
 80053a2:	e9c0 4400 	strd	r4, r4, [r0]
 80053a6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80053aa:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80053ae:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80053b2:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80053b6:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80053ba:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80053be:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80053c2:	6184      	str	r4, [r0, #24]
 80053c4:	7704      	strb	r4, [r0, #28]
 80053c6:	6244      	str	r4, [r0, #36]	; 0x24
 80053c8:	4631      	mov	r1, r6
 80053ca:	4628      	mov	r0, r5
 80053cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80053ce:	2301      	movs	r3, #1
 80053d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80053d4:	f000 b806 	b.w	80053e4 <__strtok_r>
 80053d8:	200000c8 	.word	0x200000c8
 80053dc:	08006a14 	.word	0x08006a14
 80053e0:	08006a2b 	.word	0x08006a2b

080053e4 <__strtok_r>:
 80053e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053e6:	b908      	cbnz	r0, 80053ec <__strtok_r+0x8>
 80053e8:	6810      	ldr	r0, [r2, #0]
 80053ea:	b188      	cbz	r0, 8005410 <__strtok_r+0x2c>
 80053ec:	4604      	mov	r4, r0
 80053ee:	460f      	mov	r7, r1
 80053f0:	4620      	mov	r0, r4
 80053f2:	f814 5b01 	ldrb.w	r5, [r4], #1
 80053f6:	f817 6b01 	ldrb.w	r6, [r7], #1
 80053fa:	b91e      	cbnz	r6, 8005404 <__strtok_r+0x20>
 80053fc:	b965      	cbnz	r5, 8005418 <__strtok_r+0x34>
 80053fe:	4628      	mov	r0, r5
 8005400:	6015      	str	r5, [r2, #0]
 8005402:	e005      	b.n	8005410 <__strtok_r+0x2c>
 8005404:	42b5      	cmp	r5, r6
 8005406:	d1f6      	bne.n	80053f6 <__strtok_r+0x12>
 8005408:	2b00      	cmp	r3, #0
 800540a:	d1f0      	bne.n	80053ee <__strtok_r+0xa>
 800540c:	6014      	str	r4, [r2, #0]
 800540e:	7003      	strb	r3, [r0, #0]
 8005410:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005412:	461c      	mov	r4, r3
 8005414:	e00c      	b.n	8005430 <__strtok_r+0x4c>
 8005416:	b915      	cbnz	r5, 800541e <__strtok_r+0x3a>
 8005418:	460e      	mov	r6, r1
 800541a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800541e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005422:	42ab      	cmp	r3, r5
 8005424:	d1f7      	bne.n	8005416 <__strtok_r+0x32>
 8005426:	2b00      	cmp	r3, #0
 8005428:	d0f3      	beq.n	8005412 <__strtok_r+0x2e>
 800542a:	2300      	movs	r3, #0
 800542c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8005430:	6014      	str	r4, [r2, #0]
 8005432:	e7ed      	b.n	8005410 <__strtok_r+0x2c>

08005434 <__assert_func>:
 8005434:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005436:	4614      	mov	r4, r2
 8005438:	461a      	mov	r2, r3
 800543a:	4b09      	ldr	r3, [pc, #36]	; (8005460 <__assert_func+0x2c>)
 800543c:	4605      	mov	r5, r0
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	68d8      	ldr	r0, [r3, #12]
 8005442:	b14c      	cbz	r4, 8005458 <__assert_func+0x24>
 8005444:	4b07      	ldr	r3, [pc, #28]	; (8005464 <__assert_func+0x30>)
 8005446:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800544a:	9100      	str	r1, [sp, #0]
 800544c:	462b      	mov	r3, r5
 800544e:	4906      	ldr	r1, [pc, #24]	; (8005468 <__assert_func+0x34>)
 8005450:	f000 f80e 	bl	8005470 <fiprintf>
 8005454:	f000 fe1c 	bl	8006090 <abort>
 8005458:	4b04      	ldr	r3, [pc, #16]	; (800546c <__assert_func+0x38>)
 800545a:	461c      	mov	r4, r3
 800545c:	e7f3      	b.n	8005446 <__assert_func+0x12>
 800545e:	bf00      	nop
 8005460:	200000c8 	.word	0x200000c8
 8005464:	08006a88 	.word	0x08006a88
 8005468:	08006a95 	.word	0x08006a95
 800546c:	08006ac3 	.word	0x08006ac3

08005470 <fiprintf>:
 8005470:	b40e      	push	{r1, r2, r3}
 8005472:	b503      	push	{r0, r1, lr}
 8005474:	4601      	mov	r1, r0
 8005476:	ab03      	add	r3, sp, #12
 8005478:	4805      	ldr	r0, [pc, #20]	; (8005490 <fiprintf+0x20>)
 800547a:	f853 2b04 	ldr.w	r2, [r3], #4
 800547e:	6800      	ldr	r0, [r0, #0]
 8005480:	9301      	str	r3, [sp, #4]
 8005482:	f000 fa6f 	bl	8005964 <_vfiprintf_r>
 8005486:	b002      	add	sp, #8
 8005488:	f85d eb04 	ldr.w	lr, [sp], #4
 800548c:	b003      	add	sp, #12
 800548e:	4770      	bx	lr
 8005490:	200000c8 	.word	0x200000c8

08005494 <malloc>:
 8005494:	4b02      	ldr	r3, [pc, #8]	; (80054a0 <malloc+0xc>)
 8005496:	4601      	mov	r1, r0
 8005498:	6818      	ldr	r0, [r3, #0]
 800549a:	f000 b86b 	b.w	8005574 <_malloc_r>
 800549e:	bf00      	nop
 80054a0:	200000c8 	.word	0x200000c8

080054a4 <_free_r>:
 80054a4:	b538      	push	{r3, r4, r5, lr}
 80054a6:	4605      	mov	r5, r0
 80054a8:	2900      	cmp	r1, #0
 80054aa:	d040      	beq.n	800552e <_free_r+0x8a>
 80054ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054b0:	1f0c      	subs	r4, r1, #4
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	bfb8      	it	lt
 80054b6:	18e4      	addlt	r4, r4, r3
 80054b8:	f001 f836 	bl	8006528 <__malloc_lock>
 80054bc:	4a1c      	ldr	r2, [pc, #112]	; (8005530 <_free_r+0x8c>)
 80054be:	6813      	ldr	r3, [r2, #0]
 80054c0:	b933      	cbnz	r3, 80054d0 <_free_r+0x2c>
 80054c2:	6063      	str	r3, [r4, #4]
 80054c4:	6014      	str	r4, [r2, #0]
 80054c6:	4628      	mov	r0, r5
 80054c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80054cc:	f001 b832 	b.w	8006534 <__malloc_unlock>
 80054d0:	42a3      	cmp	r3, r4
 80054d2:	d908      	bls.n	80054e6 <_free_r+0x42>
 80054d4:	6820      	ldr	r0, [r4, #0]
 80054d6:	1821      	adds	r1, r4, r0
 80054d8:	428b      	cmp	r3, r1
 80054da:	bf01      	itttt	eq
 80054dc:	6819      	ldreq	r1, [r3, #0]
 80054de:	685b      	ldreq	r3, [r3, #4]
 80054e0:	1809      	addeq	r1, r1, r0
 80054e2:	6021      	streq	r1, [r4, #0]
 80054e4:	e7ed      	b.n	80054c2 <_free_r+0x1e>
 80054e6:	461a      	mov	r2, r3
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	b10b      	cbz	r3, 80054f0 <_free_r+0x4c>
 80054ec:	42a3      	cmp	r3, r4
 80054ee:	d9fa      	bls.n	80054e6 <_free_r+0x42>
 80054f0:	6811      	ldr	r1, [r2, #0]
 80054f2:	1850      	adds	r0, r2, r1
 80054f4:	42a0      	cmp	r0, r4
 80054f6:	d10b      	bne.n	8005510 <_free_r+0x6c>
 80054f8:	6820      	ldr	r0, [r4, #0]
 80054fa:	4401      	add	r1, r0
 80054fc:	1850      	adds	r0, r2, r1
 80054fe:	4283      	cmp	r3, r0
 8005500:	6011      	str	r1, [r2, #0]
 8005502:	d1e0      	bne.n	80054c6 <_free_r+0x22>
 8005504:	6818      	ldr	r0, [r3, #0]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	4401      	add	r1, r0
 800550a:	6011      	str	r1, [r2, #0]
 800550c:	6053      	str	r3, [r2, #4]
 800550e:	e7da      	b.n	80054c6 <_free_r+0x22>
 8005510:	d902      	bls.n	8005518 <_free_r+0x74>
 8005512:	230c      	movs	r3, #12
 8005514:	602b      	str	r3, [r5, #0]
 8005516:	e7d6      	b.n	80054c6 <_free_r+0x22>
 8005518:	6820      	ldr	r0, [r4, #0]
 800551a:	1821      	adds	r1, r4, r0
 800551c:	428b      	cmp	r3, r1
 800551e:	bf01      	itttt	eq
 8005520:	6819      	ldreq	r1, [r3, #0]
 8005522:	685b      	ldreq	r3, [r3, #4]
 8005524:	1809      	addeq	r1, r1, r0
 8005526:	6021      	streq	r1, [r4, #0]
 8005528:	6063      	str	r3, [r4, #4]
 800552a:	6054      	str	r4, [r2, #4]
 800552c:	e7cb      	b.n	80054c6 <_free_r+0x22>
 800552e:	bd38      	pop	{r3, r4, r5, pc}
 8005530:	20000350 	.word	0x20000350

08005534 <sbrk_aligned>:
 8005534:	b570      	push	{r4, r5, r6, lr}
 8005536:	4e0e      	ldr	r6, [pc, #56]	; (8005570 <sbrk_aligned+0x3c>)
 8005538:	460c      	mov	r4, r1
 800553a:	6831      	ldr	r1, [r6, #0]
 800553c:	4605      	mov	r5, r0
 800553e:	b911      	cbnz	r1, 8005546 <sbrk_aligned+0x12>
 8005540:	f000 fcd6 	bl	8005ef0 <_sbrk_r>
 8005544:	6030      	str	r0, [r6, #0]
 8005546:	4621      	mov	r1, r4
 8005548:	4628      	mov	r0, r5
 800554a:	f000 fcd1 	bl	8005ef0 <_sbrk_r>
 800554e:	1c43      	adds	r3, r0, #1
 8005550:	d00a      	beq.n	8005568 <sbrk_aligned+0x34>
 8005552:	1cc4      	adds	r4, r0, #3
 8005554:	f024 0403 	bic.w	r4, r4, #3
 8005558:	42a0      	cmp	r0, r4
 800555a:	d007      	beq.n	800556c <sbrk_aligned+0x38>
 800555c:	1a21      	subs	r1, r4, r0
 800555e:	4628      	mov	r0, r5
 8005560:	f000 fcc6 	bl	8005ef0 <_sbrk_r>
 8005564:	3001      	adds	r0, #1
 8005566:	d101      	bne.n	800556c <sbrk_aligned+0x38>
 8005568:	f04f 34ff 	mov.w	r4, #4294967295
 800556c:	4620      	mov	r0, r4
 800556e:	bd70      	pop	{r4, r5, r6, pc}
 8005570:	20000354 	.word	0x20000354

08005574 <_malloc_r>:
 8005574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005578:	1ccd      	adds	r5, r1, #3
 800557a:	f025 0503 	bic.w	r5, r5, #3
 800557e:	3508      	adds	r5, #8
 8005580:	2d0c      	cmp	r5, #12
 8005582:	bf38      	it	cc
 8005584:	250c      	movcc	r5, #12
 8005586:	2d00      	cmp	r5, #0
 8005588:	4607      	mov	r7, r0
 800558a:	db01      	blt.n	8005590 <_malloc_r+0x1c>
 800558c:	42a9      	cmp	r1, r5
 800558e:	d905      	bls.n	800559c <_malloc_r+0x28>
 8005590:	230c      	movs	r3, #12
 8005592:	2600      	movs	r6, #0
 8005594:	603b      	str	r3, [r7, #0]
 8005596:	4630      	mov	r0, r6
 8005598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800559c:	4e2e      	ldr	r6, [pc, #184]	; (8005658 <_malloc_r+0xe4>)
 800559e:	f000 ffc3 	bl	8006528 <__malloc_lock>
 80055a2:	6833      	ldr	r3, [r6, #0]
 80055a4:	461c      	mov	r4, r3
 80055a6:	bb34      	cbnz	r4, 80055f6 <_malloc_r+0x82>
 80055a8:	4629      	mov	r1, r5
 80055aa:	4638      	mov	r0, r7
 80055ac:	f7ff ffc2 	bl	8005534 <sbrk_aligned>
 80055b0:	1c43      	adds	r3, r0, #1
 80055b2:	4604      	mov	r4, r0
 80055b4:	d14d      	bne.n	8005652 <_malloc_r+0xde>
 80055b6:	6834      	ldr	r4, [r6, #0]
 80055b8:	4626      	mov	r6, r4
 80055ba:	2e00      	cmp	r6, #0
 80055bc:	d140      	bne.n	8005640 <_malloc_r+0xcc>
 80055be:	6823      	ldr	r3, [r4, #0]
 80055c0:	4631      	mov	r1, r6
 80055c2:	4638      	mov	r0, r7
 80055c4:	eb04 0803 	add.w	r8, r4, r3
 80055c8:	f000 fc92 	bl	8005ef0 <_sbrk_r>
 80055cc:	4580      	cmp	r8, r0
 80055ce:	d13a      	bne.n	8005646 <_malloc_r+0xd2>
 80055d0:	6821      	ldr	r1, [r4, #0]
 80055d2:	3503      	adds	r5, #3
 80055d4:	1a6d      	subs	r5, r5, r1
 80055d6:	f025 0503 	bic.w	r5, r5, #3
 80055da:	3508      	adds	r5, #8
 80055dc:	2d0c      	cmp	r5, #12
 80055de:	bf38      	it	cc
 80055e0:	250c      	movcc	r5, #12
 80055e2:	4638      	mov	r0, r7
 80055e4:	4629      	mov	r1, r5
 80055e6:	f7ff ffa5 	bl	8005534 <sbrk_aligned>
 80055ea:	3001      	adds	r0, #1
 80055ec:	d02b      	beq.n	8005646 <_malloc_r+0xd2>
 80055ee:	6823      	ldr	r3, [r4, #0]
 80055f0:	442b      	add	r3, r5
 80055f2:	6023      	str	r3, [r4, #0]
 80055f4:	e00e      	b.n	8005614 <_malloc_r+0xa0>
 80055f6:	6822      	ldr	r2, [r4, #0]
 80055f8:	1b52      	subs	r2, r2, r5
 80055fa:	d41e      	bmi.n	800563a <_malloc_r+0xc6>
 80055fc:	2a0b      	cmp	r2, #11
 80055fe:	d916      	bls.n	800562e <_malloc_r+0xba>
 8005600:	1961      	adds	r1, r4, r5
 8005602:	42a3      	cmp	r3, r4
 8005604:	6025      	str	r5, [r4, #0]
 8005606:	bf18      	it	ne
 8005608:	6059      	strne	r1, [r3, #4]
 800560a:	6863      	ldr	r3, [r4, #4]
 800560c:	bf08      	it	eq
 800560e:	6031      	streq	r1, [r6, #0]
 8005610:	5162      	str	r2, [r4, r5]
 8005612:	604b      	str	r3, [r1, #4]
 8005614:	4638      	mov	r0, r7
 8005616:	f104 060b 	add.w	r6, r4, #11
 800561a:	f000 ff8b 	bl	8006534 <__malloc_unlock>
 800561e:	f026 0607 	bic.w	r6, r6, #7
 8005622:	1d23      	adds	r3, r4, #4
 8005624:	1af2      	subs	r2, r6, r3
 8005626:	d0b6      	beq.n	8005596 <_malloc_r+0x22>
 8005628:	1b9b      	subs	r3, r3, r6
 800562a:	50a3      	str	r3, [r4, r2]
 800562c:	e7b3      	b.n	8005596 <_malloc_r+0x22>
 800562e:	6862      	ldr	r2, [r4, #4]
 8005630:	42a3      	cmp	r3, r4
 8005632:	bf0c      	ite	eq
 8005634:	6032      	streq	r2, [r6, #0]
 8005636:	605a      	strne	r2, [r3, #4]
 8005638:	e7ec      	b.n	8005614 <_malloc_r+0xa0>
 800563a:	4623      	mov	r3, r4
 800563c:	6864      	ldr	r4, [r4, #4]
 800563e:	e7b2      	b.n	80055a6 <_malloc_r+0x32>
 8005640:	4634      	mov	r4, r6
 8005642:	6876      	ldr	r6, [r6, #4]
 8005644:	e7b9      	b.n	80055ba <_malloc_r+0x46>
 8005646:	230c      	movs	r3, #12
 8005648:	4638      	mov	r0, r7
 800564a:	603b      	str	r3, [r7, #0]
 800564c:	f000 ff72 	bl	8006534 <__malloc_unlock>
 8005650:	e7a1      	b.n	8005596 <_malloc_r+0x22>
 8005652:	6025      	str	r5, [r4, #0]
 8005654:	e7de      	b.n	8005614 <_malloc_r+0xa0>
 8005656:	bf00      	nop
 8005658:	20000350 	.word	0x20000350

0800565c <__ssputs_r>:
 800565c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005660:	688e      	ldr	r6, [r1, #8]
 8005662:	4682      	mov	sl, r0
 8005664:	429e      	cmp	r6, r3
 8005666:	460c      	mov	r4, r1
 8005668:	4690      	mov	r8, r2
 800566a:	461f      	mov	r7, r3
 800566c:	d838      	bhi.n	80056e0 <__ssputs_r+0x84>
 800566e:	898a      	ldrh	r2, [r1, #12]
 8005670:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005674:	d032      	beq.n	80056dc <__ssputs_r+0x80>
 8005676:	6825      	ldr	r5, [r4, #0]
 8005678:	6909      	ldr	r1, [r1, #16]
 800567a:	3301      	adds	r3, #1
 800567c:	eba5 0901 	sub.w	r9, r5, r1
 8005680:	6965      	ldr	r5, [r4, #20]
 8005682:	444b      	add	r3, r9
 8005684:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005688:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800568c:	106d      	asrs	r5, r5, #1
 800568e:	429d      	cmp	r5, r3
 8005690:	bf38      	it	cc
 8005692:	461d      	movcc	r5, r3
 8005694:	0553      	lsls	r3, r2, #21
 8005696:	d531      	bpl.n	80056fc <__ssputs_r+0xa0>
 8005698:	4629      	mov	r1, r5
 800569a:	f7ff ff6b 	bl	8005574 <_malloc_r>
 800569e:	4606      	mov	r6, r0
 80056a0:	b950      	cbnz	r0, 80056b8 <__ssputs_r+0x5c>
 80056a2:	230c      	movs	r3, #12
 80056a4:	f04f 30ff 	mov.w	r0, #4294967295
 80056a8:	f8ca 3000 	str.w	r3, [sl]
 80056ac:	89a3      	ldrh	r3, [r4, #12]
 80056ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056b2:	81a3      	strh	r3, [r4, #12]
 80056b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056b8:	464a      	mov	r2, r9
 80056ba:	6921      	ldr	r1, [r4, #16]
 80056bc:	f7ff fe12 	bl	80052e4 <memcpy>
 80056c0:	89a3      	ldrh	r3, [r4, #12]
 80056c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80056c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056ca:	81a3      	strh	r3, [r4, #12]
 80056cc:	6126      	str	r6, [r4, #16]
 80056ce:	444e      	add	r6, r9
 80056d0:	6026      	str	r6, [r4, #0]
 80056d2:	463e      	mov	r6, r7
 80056d4:	6165      	str	r5, [r4, #20]
 80056d6:	eba5 0509 	sub.w	r5, r5, r9
 80056da:	60a5      	str	r5, [r4, #8]
 80056dc:	42be      	cmp	r6, r7
 80056de:	d900      	bls.n	80056e2 <__ssputs_r+0x86>
 80056e0:	463e      	mov	r6, r7
 80056e2:	4632      	mov	r2, r6
 80056e4:	4641      	mov	r1, r8
 80056e6:	6820      	ldr	r0, [r4, #0]
 80056e8:	f000 ff04 	bl	80064f4 <memmove>
 80056ec:	68a3      	ldr	r3, [r4, #8]
 80056ee:	2000      	movs	r0, #0
 80056f0:	1b9b      	subs	r3, r3, r6
 80056f2:	60a3      	str	r3, [r4, #8]
 80056f4:	6823      	ldr	r3, [r4, #0]
 80056f6:	4433      	add	r3, r6
 80056f8:	6023      	str	r3, [r4, #0]
 80056fa:	e7db      	b.n	80056b4 <__ssputs_r+0x58>
 80056fc:	462a      	mov	r2, r5
 80056fe:	f000 ff1f 	bl	8006540 <_realloc_r>
 8005702:	4606      	mov	r6, r0
 8005704:	2800      	cmp	r0, #0
 8005706:	d1e1      	bne.n	80056cc <__ssputs_r+0x70>
 8005708:	4650      	mov	r0, sl
 800570a:	6921      	ldr	r1, [r4, #16]
 800570c:	f7ff feca 	bl	80054a4 <_free_r>
 8005710:	e7c7      	b.n	80056a2 <__ssputs_r+0x46>
	...

08005714 <_svfiprintf_r>:
 8005714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005718:	4698      	mov	r8, r3
 800571a:	898b      	ldrh	r3, [r1, #12]
 800571c:	4607      	mov	r7, r0
 800571e:	061b      	lsls	r3, r3, #24
 8005720:	460d      	mov	r5, r1
 8005722:	4614      	mov	r4, r2
 8005724:	b09d      	sub	sp, #116	; 0x74
 8005726:	d50e      	bpl.n	8005746 <_svfiprintf_r+0x32>
 8005728:	690b      	ldr	r3, [r1, #16]
 800572a:	b963      	cbnz	r3, 8005746 <_svfiprintf_r+0x32>
 800572c:	2140      	movs	r1, #64	; 0x40
 800572e:	f7ff ff21 	bl	8005574 <_malloc_r>
 8005732:	6028      	str	r0, [r5, #0]
 8005734:	6128      	str	r0, [r5, #16]
 8005736:	b920      	cbnz	r0, 8005742 <_svfiprintf_r+0x2e>
 8005738:	230c      	movs	r3, #12
 800573a:	603b      	str	r3, [r7, #0]
 800573c:	f04f 30ff 	mov.w	r0, #4294967295
 8005740:	e0d1      	b.n	80058e6 <_svfiprintf_r+0x1d2>
 8005742:	2340      	movs	r3, #64	; 0x40
 8005744:	616b      	str	r3, [r5, #20]
 8005746:	2300      	movs	r3, #0
 8005748:	9309      	str	r3, [sp, #36]	; 0x24
 800574a:	2320      	movs	r3, #32
 800574c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005750:	2330      	movs	r3, #48	; 0x30
 8005752:	f04f 0901 	mov.w	r9, #1
 8005756:	f8cd 800c 	str.w	r8, [sp, #12]
 800575a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005900 <_svfiprintf_r+0x1ec>
 800575e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005762:	4623      	mov	r3, r4
 8005764:	469a      	mov	sl, r3
 8005766:	f813 2b01 	ldrb.w	r2, [r3], #1
 800576a:	b10a      	cbz	r2, 8005770 <_svfiprintf_r+0x5c>
 800576c:	2a25      	cmp	r2, #37	; 0x25
 800576e:	d1f9      	bne.n	8005764 <_svfiprintf_r+0x50>
 8005770:	ebba 0b04 	subs.w	fp, sl, r4
 8005774:	d00b      	beq.n	800578e <_svfiprintf_r+0x7a>
 8005776:	465b      	mov	r3, fp
 8005778:	4622      	mov	r2, r4
 800577a:	4629      	mov	r1, r5
 800577c:	4638      	mov	r0, r7
 800577e:	f7ff ff6d 	bl	800565c <__ssputs_r>
 8005782:	3001      	adds	r0, #1
 8005784:	f000 80aa 	beq.w	80058dc <_svfiprintf_r+0x1c8>
 8005788:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800578a:	445a      	add	r2, fp
 800578c:	9209      	str	r2, [sp, #36]	; 0x24
 800578e:	f89a 3000 	ldrb.w	r3, [sl]
 8005792:	2b00      	cmp	r3, #0
 8005794:	f000 80a2 	beq.w	80058dc <_svfiprintf_r+0x1c8>
 8005798:	2300      	movs	r3, #0
 800579a:	f04f 32ff 	mov.w	r2, #4294967295
 800579e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80057a2:	f10a 0a01 	add.w	sl, sl, #1
 80057a6:	9304      	str	r3, [sp, #16]
 80057a8:	9307      	str	r3, [sp, #28]
 80057aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80057ae:	931a      	str	r3, [sp, #104]	; 0x68
 80057b0:	4654      	mov	r4, sl
 80057b2:	2205      	movs	r2, #5
 80057b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057b8:	4851      	ldr	r0, [pc, #324]	; (8005900 <_svfiprintf_r+0x1ec>)
 80057ba:	f000 fe8d 	bl	80064d8 <memchr>
 80057be:	9a04      	ldr	r2, [sp, #16]
 80057c0:	b9d8      	cbnz	r0, 80057fa <_svfiprintf_r+0xe6>
 80057c2:	06d0      	lsls	r0, r2, #27
 80057c4:	bf44      	itt	mi
 80057c6:	2320      	movmi	r3, #32
 80057c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80057cc:	0711      	lsls	r1, r2, #28
 80057ce:	bf44      	itt	mi
 80057d0:	232b      	movmi	r3, #43	; 0x2b
 80057d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80057d6:	f89a 3000 	ldrb.w	r3, [sl]
 80057da:	2b2a      	cmp	r3, #42	; 0x2a
 80057dc:	d015      	beq.n	800580a <_svfiprintf_r+0xf6>
 80057de:	4654      	mov	r4, sl
 80057e0:	2000      	movs	r0, #0
 80057e2:	f04f 0c0a 	mov.w	ip, #10
 80057e6:	9a07      	ldr	r2, [sp, #28]
 80057e8:	4621      	mov	r1, r4
 80057ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80057ee:	3b30      	subs	r3, #48	; 0x30
 80057f0:	2b09      	cmp	r3, #9
 80057f2:	d94e      	bls.n	8005892 <_svfiprintf_r+0x17e>
 80057f4:	b1b0      	cbz	r0, 8005824 <_svfiprintf_r+0x110>
 80057f6:	9207      	str	r2, [sp, #28]
 80057f8:	e014      	b.n	8005824 <_svfiprintf_r+0x110>
 80057fa:	eba0 0308 	sub.w	r3, r0, r8
 80057fe:	fa09 f303 	lsl.w	r3, r9, r3
 8005802:	4313      	orrs	r3, r2
 8005804:	46a2      	mov	sl, r4
 8005806:	9304      	str	r3, [sp, #16]
 8005808:	e7d2      	b.n	80057b0 <_svfiprintf_r+0x9c>
 800580a:	9b03      	ldr	r3, [sp, #12]
 800580c:	1d19      	adds	r1, r3, #4
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	9103      	str	r1, [sp, #12]
 8005812:	2b00      	cmp	r3, #0
 8005814:	bfbb      	ittet	lt
 8005816:	425b      	neglt	r3, r3
 8005818:	f042 0202 	orrlt.w	r2, r2, #2
 800581c:	9307      	strge	r3, [sp, #28]
 800581e:	9307      	strlt	r3, [sp, #28]
 8005820:	bfb8      	it	lt
 8005822:	9204      	strlt	r2, [sp, #16]
 8005824:	7823      	ldrb	r3, [r4, #0]
 8005826:	2b2e      	cmp	r3, #46	; 0x2e
 8005828:	d10c      	bne.n	8005844 <_svfiprintf_r+0x130>
 800582a:	7863      	ldrb	r3, [r4, #1]
 800582c:	2b2a      	cmp	r3, #42	; 0x2a
 800582e:	d135      	bne.n	800589c <_svfiprintf_r+0x188>
 8005830:	9b03      	ldr	r3, [sp, #12]
 8005832:	3402      	adds	r4, #2
 8005834:	1d1a      	adds	r2, r3, #4
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	9203      	str	r2, [sp, #12]
 800583a:	2b00      	cmp	r3, #0
 800583c:	bfb8      	it	lt
 800583e:	f04f 33ff 	movlt.w	r3, #4294967295
 8005842:	9305      	str	r3, [sp, #20]
 8005844:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005904 <_svfiprintf_r+0x1f0>
 8005848:	2203      	movs	r2, #3
 800584a:	4650      	mov	r0, sl
 800584c:	7821      	ldrb	r1, [r4, #0]
 800584e:	f000 fe43 	bl	80064d8 <memchr>
 8005852:	b140      	cbz	r0, 8005866 <_svfiprintf_r+0x152>
 8005854:	2340      	movs	r3, #64	; 0x40
 8005856:	eba0 000a 	sub.w	r0, r0, sl
 800585a:	fa03 f000 	lsl.w	r0, r3, r0
 800585e:	9b04      	ldr	r3, [sp, #16]
 8005860:	3401      	adds	r4, #1
 8005862:	4303      	orrs	r3, r0
 8005864:	9304      	str	r3, [sp, #16]
 8005866:	f814 1b01 	ldrb.w	r1, [r4], #1
 800586a:	2206      	movs	r2, #6
 800586c:	4826      	ldr	r0, [pc, #152]	; (8005908 <_svfiprintf_r+0x1f4>)
 800586e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005872:	f000 fe31 	bl	80064d8 <memchr>
 8005876:	2800      	cmp	r0, #0
 8005878:	d038      	beq.n	80058ec <_svfiprintf_r+0x1d8>
 800587a:	4b24      	ldr	r3, [pc, #144]	; (800590c <_svfiprintf_r+0x1f8>)
 800587c:	bb1b      	cbnz	r3, 80058c6 <_svfiprintf_r+0x1b2>
 800587e:	9b03      	ldr	r3, [sp, #12]
 8005880:	3307      	adds	r3, #7
 8005882:	f023 0307 	bic.w	r3, r3, #7
 8005886:	3308      	adds	r3, #8
 8005888:	9303      	str	r3, [sp, #12]
 800588a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800588c:	4433      	add	r3, r6
 800588e:	9309      	str	r3, [sp, #36]	; 0x24
 8005890:	e767      	b.n	8005762 <_svfiprintf_r+0x4e>
 8005892:	460c      	mov	r4, r1
 8005894:	2001      	movs	r0, #1
 8005896:	fb0c 3202 	mla	r2, ip, r2, r3
 800589a:	e7a5      	b.n	80057e8 <_svfiprintf_r+0xd4>
 800589c:	2300      	movs	r3, #0
 800589e:	f04f 0c0a 	mov.w	ip, #10
 80058a2:	4619      	mov	r1, r3
 80058a4:	3401      	adds	r4, #1
 80058a6:	9305      	str	r3, [sp, #20]
 80058a8:	4620      	mov	r0, r4
 80058aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80058ae:	3a30      	subs	r2, #48	; 0x30
 80058b0:	2a09      	cmp	r2, #9
 80058b2:	d903      	bls.n	80058bc <_svfiprintf_r+0x1a8>
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d0c5      	beq.n	8005844 <_svfiprintf_r+0x130>
 80058b8:	9105      	str	r1, [sp, #20]
 80058ba:	e7c3      	b.n	8005844 <_svfiprintf_r+0x130>
 80058bc:	4604      	mov	r4, r0
 80058be:	2301      	movs	r3, #1
 80058c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80058c4:	e7f0      	b.n	80058a8 <_svfiprintf_r+0x194>
 80058c6:	ab03      	add	r3, sp, #12
 80058c8:	9300      	str	r3, [sp, #0]
 80058ca:	462a      	mov	r2, r5
 80058cc:	4638      	mov	r0, r7
 80058ce:	4b10      	ldr	r3, [pc, #64]	; (8005910 <_svfiprintf_r+0x1fc>)
 80058d0:	a904      	add	r1, sp, #16
 80058d2:	f3af 8000 	nop.w
 80058d6:	1c42      	adds	r2, r0, #1
 80058d8:	4606      	mov	r6, r0
 80058da:	d1d6      	bne.n	800588a <_svfiprintf_r+0x176>
 80058dc:	89ab      	ldrh	r3, [r5, #12]
 80058de:	065b      	lsls	r3, r3, #25
 80058e0:	f53f af2c 	bmi.w	800573c <_svfiprintf_r+0x28>
 80058e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80058e6:	b01d      	add	sp, #116	; 0x74
 80058e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058ec:	ab03      	add	r3, sp, #12
 80058ee:	9300      	str	r3, [sp, #0]
 80058f0:	462a      	mov	r2, r5
 80058f2:	4638      	mov	r0, r7
 80058f4:	4b06      	ldr	r3, [pc, #24]	; (8005910 <_svfiprintf_r+0x1fc>)
 80058f6:	a904      	add	r1, sp, #16
 80058f8:	f000 f9d4 	bl	8005ca4 <_printf_i>
 80058fc:	e7eb      	b.n	80058d6 <_svfiprintf_r+0x1c2>
 80058fe:	bf00      	nop
 8005900:	08006ac4 	.word	0x08006ac4
 8005904:	08006aca 	.word	0x08006aca
 8005908:	08006ace 	.word	0x08006ace
 800590c:	00000000 	.word	0x00000000
 8005910:	0800565d 	.word	0x0800565d

08005914 <__sfputc_r>:
 8005914:	6893      	ldr	r3, [r2, #8]
 8005916:	b410      	push	{r4}
 8005918:	3b01      	subs	r3, #1
 800591a:	2b00      	cmp	r3, #0
 800591c:	6093      	str	r3, [r2, #8]
 800591e:	da07      	bge.n	8005930 <__sfputc_r+0x1c>
 8005920:	6994      	ldr	r4, [r2, #24]
 8005922:	42a3      	cmp	r3, r4
 8005924:	db01      	blt.n	800592a <__sfputc_r+0x16>
 8005926:	290a      	cmp	r1, #10
 8005928:	d102      	bne.n	8005930 <__sfputc_r+0x1c>
 800592a:	bc10      	pop	{r4}
 800592c:	f000 baf0 	b.w	8005f10 <__swbuf_r>
 8005930:	6813      	ldr	r3, [r2, #0]
 8005932:	1c58      	adds	r0, r3, #1
 8005934:	6010      	str	r0, [r2, #0]
 8005936:	7019      	strb	r1, [r3, #0]
 8005938:	4608      	mov	r0, r1
 800593a:	bc10      	pop	{r4}
 800593c:	4770      	bx	lr

0800593e <__sfputs_r>:
 800593e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005940:	4606      	mov	r6, r0
 8005942:	460f      	mov	r7, r1
 8005944:	4614      	mov	r4, r2
 8005946:	18d5      	adds	r5, r2, r3
 8005948:	42ac      	cmp	r4, r5
 800594a:	d101      	bne.n	8005950 <__sfputs_r+0x12>
 800594c:	2000      	movs	r0, #0
 800594e:	e007      	b.n	8005960 <__sfputs_r+0x22>
 8005950:	463a      	mov	r2, r7
 8005952:	4630      	mov	r0, r6
 8005954:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005958:	f7ff ffdc 	bl	8005914 <__sfputc_r>
 800595c:	1c43      	adds	r3, r0, #1
 800595e:	d1f3      	bne.n	8005948 <__sfputs_r+0xa>
 8005960:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005964 <_vfiprintf_r>:
 8005964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005968:	460d      	mov	r5, r1
 800596a:	4614      	mov	r4, r2
 800596c:	4698      	mov	r8, r3
 800596e:	4606      	mov	r6, r0
 8005970:	b09d      	sub	sp, #116	; 0x74
 8005972:	b118      	cbz	r0, 800597c <_vfiprintf_r+0x18>
 8005974:	6983      	ldr	r3, [r0, #24]
 8005976:	b90b      	cbnz	r3, 800597c <_vfiprintf_r+0x18>
 8005978:	f000 fca8 	bl	80062cc <__sinit>
 800597c:	4b89      	ldr	r3, [pc, #548]	; (8005ba4 <_vfiprintf_r+0x240>)
 800597e:	429d      	cmp	r5, r3
 8005980:	d11b      	bne.n	80059ba <_vfiprintf_r+0x56>
 8005982:	6875      	ldr	r5, [r6, #4]
 8005984:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005986:	07d9      	lsls	r1, r3, #31
 8005988:	d405      	bmi.n	8005996 <_vfiprintf_r+0x32>
 800598a:	89ab      	ldrh	r3, [r5, #12]
 800598c:	059a      	lsls	r2, r3, #22
 800598e:	d402      	bmi.n	8005996 <_vfiprintf_r+0x32>
 8005990:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005992:	f000 fd39 	bl	8006408 <__retarget_lock_acquire_recursive>
 8005996:	89ab      	ldrh	r3, [r5, #12]
 8005998:	071b      	lsls	r3, r3, #28
 800599a:	d501      	bpl.n	80059a0 <_vfiprintf_r+0x3c>
 800599c:	692b      	ldr	r3, [r5, #16]
 800599e:	b9eb      	cbnz	r3, 80059dc <_vfiprintf_r+0x78>
 80059a0:	4629      	mov	r1, r5
 80059a2:	4630      	mov	r0, r6
 80059a4:	f000 fb06 	bl	8005fb4 <__swsetup_r>
 80059a8:	b1c0      	cbz	r0, 80059dc <_vfiprintf_r+0x78>
 80059aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80059ac:	07dc      	lsls	r4, r3, #31
 80059ae:	d50e      	bpl.n	80059ce <_vfiprintf_r+0x6a>
 80059b0:	f04f 30ff 	mov.w	r0, #4294967295
 80059b4:	b01d      	add	sp, #116	; 0x74
 80059b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059ba:	4b7b      	ldr	r3, [pc, #492]	; (8005ba8 <_vfiprintf_r+0x244>)
 80059bc:	429d      	cmp	r5, r3
 80059be:	d101      	bne.n	80059c4 <_vfiprintf_r+0x60>
 80059c0:	68b5      	ldr	r5, [r6, #8]
 80059c2:	e7df      	b.n	8005984 <_vfiprintf_r+0x20>
 80059c4:	4b79      	ldr	r3, [pc, #484]	; (8005bac <_vfiprintf_r+0x248>)
 80059c6:	429d      	cmp	r5, r3
 80059c8:	bf08      	it	eq
 80059ca:	68f5      	ldreq	r5, [r6, #12]
 80059cc:	e7da      	b.n	8005984 <_vfiprintf_r+0x20>
 80059ce:	89ab      	ldrh	r3, [r5, #12]
 80059d0:	0598      	lsls	r0, r3, #22
 80059d2:	d4ed      	bmi.n	80059b0 <_vfiprintf_r+0x4c>
 80059d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80059d6:	f000 fd18 	bl	800640a <__retarget_lock_release_recursive>
 80059da:	e7e9      	b.n	80059b0 <_vfiprintf_r+0x4c>
 80059dc:	2300      	movs	r3, #0
 80059de:	9309      	str	r3, [sp, #36]	; 0x24
 80059e0:	2320      	movs	r3, #32
 80059e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80059e6:	2330      	movs	r3, #48	; 0x30
 80059e8:	f04f 0901 	mov.w	r9, #1
 80059ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80059f0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005bb0 <_vfiprintf_r+0x24c>
 80059f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80059f8:	4623      	mov	r3, r4
 80059fa:	469a      	mov	sl, r3
 80059fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a00:	b10a      	cbz	r2, 8005a06 <_vfiprintf_r+0xa2>
 8005a02:	2a25      	cmp	r2, #37	; 0x25
 8005a04:	d1f9      	bne.n	80059fa <_vfiprintf_r+0x96>
 8005a06:	ebba 0b04 	subs.w	fp, sl, r4
 8005a0a:	d00b      	beq.n	8005a24 <_vfiprintf_r+0xc0>
 8005a0c:	465b      	mov	r3, fp
 8005a0e:	4622      	mov	r2, r4
 8005a10:	4629      	mov	r1, r5
 8005a12:	4630      	mov	r0, r6
 8005a14:	f7ff ff93 	bl	800593e <__sfputs_r>
 8005a18:	3001      	adds	r0, #1
 8005a1a:	f000 80aa 	beq.w	8005b72 <_vfiprintf_r+0x20e>
 8005a1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a20:	445a      	add	r2, fp
 8005a22:	9209      	str	r2, [sp, #36]	; 0x24
 8005a24:	f89a 3000 	ldrb.w	r3, [sl]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	f000 80a2 	beq.w	8005b72 <_vfiprintf_r+0x20e>
 8005a2e:	2300      	movs	r3, #0
 8005a30:	f04f 32ff 	mov.w	r2, #4294967295
 8005a34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a38:	f10a 0a01 	add.w	sl, sl, #1
 8005a3c:	9304      	str	r3, [sp, #16]
 8005a3e:	9307      	str	r3, [sp, #28]
 8005a40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005a44:	931a      	str	r3, [sp, #104]	; 0x68
 8005a46:	4654      	mov	r4, sl
 8005a48:	2205      	movs	r2, #5
 8005a4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a4e:	4858      	ldr	r0, [pc, #352]	; (8005bb0 <_vfiprintf_r+0x24c>)
 8005a50:	f000 fd42 	bl	80064d8 <memchr>
 8005a54:	9a04      	ldr	r2, [sp, #16]
 8005a56:	b9d8      	cbnz	r0, 8005a90 <_vfiprintf_r+0x12c>
 8005a58:	06d1      	lsls	r1, r2, #27
 8005a5a:	bf44      	itt	mi
 8005a5c:	2320      	movmi	r3, #32
 8005a5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a62:	0713      	lsls	r3, r2, #28
 8005a64:	bf44      	itt	mi
 8005a66:	232b      	movmi	r3, #43	; 0x2b
 8005a68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a6c:	f89a 3000 	ldrb.w	r3, [sl]
 8005a70:	2b2a      	cmp	r3, #42	; 0x2a
 8005a72:	d015      	beq.n	8005aa0 <_vfiprintf_r+0x13c>
 8005a74:	4654      	mov	r4, sl
 8005a76:	2000      	movs	r0, #0
 8005a78:	f04f 0c0a 	mov.w	ip, #10
 8005a7c:	9a07      	ldr	r2, [sp, #28]
 8005a7e:	4621      	mov	r1, r4
 8005a80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a84:	3b30      	subs	r3, #48	; 0x30
 8005a86:	2b09      	cmp	r3, #9
 8005a88:	d94e      	bls.n	8005b28 <_vfiprintf_r+0x1c4>
 8005a8a:	b1b0      	cbz	r0, 8005aba <_vfiprintf_r+0x156>
 8005a8c:	9207      	str	r2, [sp, #28]
 8005a8e:	e014      	b.n	8005aba <_vfiprintf_r+0x156>
 8005a90:	eba0 0308 	sub.w	r3, r0, r8
 8005a94:	fa09 f303 	lsl.w	r3, r9, r3
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	46a2      	mov	sl, r4
 8005a9c:	9304      	str	r3, [sp, #16]
 8005a9e:	e7d2      	b.n	8005a46 <_vfiprintf_r+0xe2>
 8005aa0:	9b03      	ldr	r3, [sp, #12]
 8005aa2:	1d19      	adds	r1, r3, #4
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	9103      	str	r1, [sp, #12]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	bfbb      	ittet	lt
 8005aac:	425b      	neglt	r3, r3
 8005aae:	f042 0202 	orrlt.w	r2, r2, #2
 8005ab2:	9307      	strge	r3, [sp, #28]
 8005ab4:	9307      	strlt	r3, [sp, #28]
 8005ab6:	bfb8      	it	lt
 8005ab8:	9204      	strlt	r2, [sp, #16]
 8005aba:	7823      	ldrb	r3, [r4, #0]
 8005abc:	2b2e      	cmp	r3, #46	; 0x2e
 8005abe:	d10c      	bne.n	8005ada <_vfiprintf_r+0x176>
 8005ac0:	7863      	ldrb	r3, [r4, #1]
 8005ac2:	2b2a      	cmp	r3, #42	; 0x2a
 8005ac4:	d135      	bne.n	8005b32 <_vfiprintf_r+0x1ce>
 8005ac6:	9b03      	ldr	r3, [sp, #12]
 8005ac8:	3402      	adds	r4, #2
 8005aca:	1d1a      	adds	r2, r3, #4
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	9203      	str	r2, [sp, #12]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	bfb8      	it	lt
 8005ad4:	f04f 33ff 	movlt.w	r3, #4294967295
 8005ad8:	9305      	str	r3, [sp, #20]
 8005ada:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8005bb4 <_vfiprintf_r+0x250>
 8005ade:	2203      	movs	r2, #3
 8005ae0:	4650      	mov	r0, sl
 8005ae2:	7821      	ldrb	r1, [r4, #0]
 8005ae4:	f000 fcf8 	bl	80064d8 <memchr>
 8005ae8:	b140      	cbz	r0, 8005afc <_vfiprintf_r+0x198>
 8005aea:	2340      	movs	r3, #64	; 0x40
 8005aec:	eba0 000a 	sub.w	r0, r0, sl
 8005af0:	fa03 f000 	lsl.w	r0, r3, r0
 8005af4:	9b04      	ldr	r3, [sp, #16]
 8005af6:	3401      	adds	r4, #1
 8005af8:	4303      	orrs	r3, r0
 8005afa:	9304      	str	r3, [sp, #16]
 8005afc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b00:	2206      	movs	r2, #6
 8005b02:	482d      	ldr	r0, [pc, #180]	; (8005bb8 <_vfiprintf_r+0x254>)
 8005b04:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005b08:	f000 fce6 	bl	80064d8 <memchr>
 8005b0c:	2800      	cmp	r0, #0
 8005b0e:	d03f      	beq.n	8005b90 <_vfiprintf_r+0x22c>
 8005b10:	4b2a      	ldr	r3, [pc, #168]	; (8005bbc <_vfiprintf_r+0x258>)
 8005b12:	bb1b      	cbnz	r3, 8005b5c <_vfiprintf_r+0x1f8>
 8005b14:	9b03      	ldr	r3, [sp, #12]
 8005b16:	3307      	adds	r3, #7
 8005b18:	f023 0307 	bic.w	r3, r3, #7
 8005b1c:	3308      	adds	r3, #8
 8005b1e:	9303      	str	r3, [sp, #12]
 8005b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b22:	443b      	add	r3, r7
 8005b24:	9309      	str	r3, [sp, #36]	; 0x24
 8005b26:	e767      	b.n	80059f8 <_vfiprintf_r+0x94>
 8005b28:	460c      	mov	r4, r1
 8005b2a:	2001      	movs	r0, #1
 8005b2c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b30:	e7a5      	b.n	8005a7e <_vfiprintf_r+0x11a>
 8005b32:	2300      	movs	r3, #0
 8005b34:	f04f 0c0a 	mov.w	ip, #10
 8005b38:	4619      	mov	r1, r3
 8005b3a:	3401      	adds	r4, #1
 8005b3c:	9305      	str	r3, [sp, #20]
 8005b3e:	4620      	mov	r0, r4
 8005b40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b44:	3a30      	subs	r2, #48	; 0x30
 8005b46:	2a09      	cmp	r2, #9
 8005b48:	d903      	bls.n	8005b52 <_vfiprintf_r+0x1ee>
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d0c5      	beq.n	8005ada <_vfiprintf_r+0x176>
 8005b4e:	9105      	str	r1, [sp, #20]
 8005b50:	e7c3      	b.n	8005ada <_vfiprintf_r+0x176>
 8005b52:	4604      	mov	r4, r0
 8005b54:	2301      	movs	r3, #1
 8005b56:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b5a:	e7f0      	b.n	8005b3e <_vfiprintf_r+0x1da>
 8005b5c:	ab03      	add	r3, sp, #12
 8005b5e:	9300      	str	r3, [sp, #0]
 8005b60:	462a      	mov	r2, r5
 8005b62:	4630      	mov	r0, r6
 8005b64:	4b16      	ldr	r3, [pc, #88]	; (8005bc0 <_vfiprintf_r+0x25c>)
 8005b66:	a904      	add	r1, sp, #16
 8005b68:	f3af 8000 	nop.w
 8005b6c:	4607      	mov	r7, r0
 8005b6e:	1c78      	adds	r0, r7, #1
 8005b70:	d1d6      	bne.n	8005b20 <_vfiprintf_r+0x1bc>
 8005b72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b74:	07d9      	lsls	r1, r3, #31
 8005b76:	d405      	bmi.n	8005b84 <_vfiprintf_r+0x220>
 8005b78:	89ab      	ldrh	r3, [r5, #12]
 8005b7a:	059a      	lsls	r2, r3, #22
 8005b7c:	d402      	bmi.n	8005b84 <_vfiprintf_r+0x220>
 8005b7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b80:	f000 fc43 	bl	800640a <__retarget_lock_release_recursive>
 8005b84:	89ab      	ldrh	r3, [r5, #12]
 8005b86:	065b      	lsls	r3, r3, #25
 8005b88:	f53f af12 	bmi.w	80059b0 <_vfiprintf_r+0x4c>
 8005b8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b8e:	e711      	b.n	80059b4 <_vfiprintf_r+0x50>
 8005b90:	ab03      	add	r3, sp, #12
 8005b92:	9300      	str	r3, [sp, #0]
 8005b94:	462a      	mov	r2, r5
 8005b96:	4630      	mov	r0, r6
 8005b98:	4b09      	ldr	r3, [pc, #36]	; (8005bc0 <_vfiprintf_r+0x25c>)
 8005b9a:	a904      	add	r1, sp, #16
 8005b9c:	f000 f882 	bl	8005ca4 <_printf_i>
 8005ba0:	e7e4      	b.n	8005b6c <_vfiprintf_r+0x208>
 8005ba2:	bf00      	nop
 8005ba4:	08006b18 	.word	0x08006b18
 8005ba8:	08006b38 	.word	0x08006b38
 8005bac:	08006af8 	.word	0x08006af8
 8005bb0:	08006ac4 	.word	0x08006ac4
 8005bb4:	08006aca 	.word	0x08006aca
 8005bb8:	08006ace 	.word	0x08006ace
 8005bbc:	00000000 	.word	0x00000000
 8005bc0:	0800593f 	.word	0x0800593f

08005bc4 <_printf_common>:
 8005bc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bc8:	4616      	mov	r6, r2
 8005bca:	4699      	mov	r9, r3
 8005bcc:	688a      	ldr	r2, [r1, #8]
 8005bce:	690b      	ldr	r3, [r1, #16]
 8005bd0:	4607      	mov	r7, r0
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	bfb8      	it	lt
 8005bd6:	4613      	movlt	r3, r2
 8005bd8:	6033      	str	r3, [r6, #0]
 8005bda:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005bde:	460c      	mov	r4, r1
 8005be0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005be4:	b10a      	cbz	r2, 8005bea <_printf_common+0x26>
 8005be6:	3301      	adds	r3, #1
 8005be8:	6033      	str	r3, [r6, #0]
 8005bea:	6823      	ldr	r3, [r4, #0]
 8005bec:	0699      	lsls	r1, r3, #26
 8005bee:	bf42      	ittt	mi
 8005bf0:	6833      	ldrmi	r3, [r6, #0]
 8005bf2:	3302      	addmi	r3, #2
 8005bf4:	6033      	strmi	r3, [r6, #0]
 8005bf6:	6825      	ldr	r5, [r4, #0]
 8005bf8:	f015 0506 	ands.w	r5, r5, #6
 8005bfc:	d106      	bne.n	8005c0c <_printf_common+0x48>
 8005bfe:	f104 0a19 	add.w	sl, r4, #25
 8005c02:	68e3      	ldr	r3, [r4, #12]
 8005c04:	6832      	ldr	r2, [r6, #0]
 8005c06:	1a9b      	subs	r3, r3, r2
 8005c08:	42ab      	cmp	r3, r5
 8005c0a:	dc28      	bgt.n	8005c5e <_printf_common+0x9a>
 8005c0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005c10:	1e13      	subs	r3, r2, #0
 8005c12:	6822      	ldr	r2, [r4, #0]
 8005c14:	bf18      	it	ne
 8005c16:	2301      	movne	r3, #1
 8005c18:	0692      	lsls	r2, r2, #26
 8005c1a:	d42d      	bmi.n	8005c78 <_printf_common+0xb4>
 8005c1c:	4649      	mov	r1, r9
 8005c1e:	4638      	mov	r0, r7
 8005c20:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c24:	47c0      	blx	r8
 8005c26:	3001      	adds	r0, #1
 8005c28:	d020      	beq.n	8005c6c <_printf_common+0xa8>
 8005c2a:	6823      	ldr	r3, [r4, #0]
 8005c2c:	68e5      	ldr	r5, [r4, #12]
 8005c2e:	f003 0306 	and.w	r3, r3, #6
 8005c32:	2b04      	cmp	r3, #4
 8005c34:	bf18      	it	ne
 8005c36:	2500      	movne	r5, #0
 8005c38:	6832      	ldr	r2, [r6, #0]
 8005c3a:	f04f 0600 	mov.w	r6, #0
 8005c3e:	68a3      	ldr	r3, [r4, #8]
 8005c40:	bf08      	it	eq
 8005c42:	1aad      	subeq	r5, r5, r2
 8005c44:	6922      	ldr	r2, [r4, #16]
 8005c46:	bf08      	it	eq
 8005c48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	bfc4      	itt	gt
 8005c50:	1a9b      	subgt	r3, r3, r2
 8005c52:	18ed      	addgt	r5, r5, r3
 8005c54:	341a      	adds	r4, #26
 8005c56:	42b5      	cmp	r5, r6
 8005c58:	d11a      	bne.n	8005c90 <_printf_common+0xcc>
 8005c5a:	2000      	movs	r0, #0
 8005c5c:	e008      	b.n	8005c70 <_printf_common+0xac>
 8005c5e:	2301      	movs	r3, #1
 8005c60:	4652      	mov	r2, sl
 8005c62:	4649      	mov	r1, r9
 8005c64:	4638      	mov	r0, r7
 8005c66:	47c0      	blx	r8
 8005c68:	3001      	adds	r0, #1
 8005c6a:	d103      	bne.n	8005c74 <_printf_common+0xb0>
 8005c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c74:	3501      	adds	r5, #1
 8005c76:	e7c4      	b.n	8005c02 <_printf_common+0x3e>
 8005c78:	2030      	movs	r0, #48	; 0x30
 8005c7a:	18e1      	adds	r1, r4, r3
 8005c7c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005c80:	1c5a      	adds	r2, r3, #1
 8005c82:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c86:	4422      	add	r2, r4
 8005c88:	3302      	adds	r3, #2
 8005c8a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c8e:	e7c5      	b.n	8005c1c <_printf_common+0x58>
 8005c90:	2301      	movs	r3, #1
 8005c92:	4622      	mov	r2, r4
 8005c94:	4649      	mov	r1, r9
 8005c96:	4638      	mov	r0, r7
 8005c98:	47c0      	blx	r8
 8005c9a:	3001      	adds	r0, #1
 8005c9c:	d0e6      	beq.n	8005c6c <_printf_common+0xa8>
 8005c9e:	3601      	adds	r6, #1
 8005ca0:	e7d9      	b.n	8005c56 <_printf_common+0x92>
	...

08005ca4 <_printf_i>:
 8005ca4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ca8:	7e0f      	ldrb	r7, [r1, #24]
 8005caa:	4691      	mov	r9, r2
 8005cac:	2f78      	cmp	r7, #120	; 0x78
 8005cae:	4680      	mov	r8, r0
 8005cb0:	460c      	mov	r4, r1
 8005cb2:	469a      	mov	sl, r3
 8005cb4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005cb6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005cba:	d807      	bhi.n	8005ccc <_printf_i+0x28>
 8005cbc:	2f62      	cmp	r7, #98	; 0x62
 8005cbe:	d80a      	bhi.n	8005cd6 <_printf_i+0x32>
 8005cc0:	2f00      	cmp	r7, #0
 8005cc2:	f000 80d9 	beq.w	8005e78 <_printf_i+0x1d4>
 8005cc6:	2f58      	cmp	r7, #88	; 0x58
 8005cc8:	f000 80a4 	beq.w	8005e14 <_printf_i+0x170>
 8005ccc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005cd0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005cd4:	e03a      	b.n	8005d4c <_printf_i+0xa8>
 8005cd6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005cda:	2b15      	cmp	r3, #21
 8005cdc:	d8f6      	bhi.n	8005ccc <_printf_i+0x28>
 8005cde:	a101      	add	r1, pc, #4	; (adr r1, 8005ce4 <_printf_i+0x40>)
 8005ce0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ce4:	08005d3d 	.word	0x08005d3d
 8005ce8:	08005d51 	.word	0x08005d51
 8005cec:	08005ccd 	.word	0x08005ccd
 8005cf0:	08005ccd 	.word	0x08005ccd
 8005cf4:	08005ccd 	.word	0x08005ccd
 8005cf8:	08005ccd 	.word	0x08005ccd
 8005cfc:	08005d51 	.word	0x08005d51
 8005d00:	08005ccd 	.word	0x08005ccd
 8005d04:	08005ccd 	.word	0x08005ccd
 8005d08:	08005ccd 	.word	0x08005ccd
 8005d0c:	08005ccd 	.word	0x08005ccd
 8005d10:	08005e5f 	.word	0x08005e5f
 8005d14:	08005d81 	.word	0x08005d81
 8005d18:	08005e41 	.word	0x08005e41
 8005d1c:	08005ccd 	.word	0x08005ccd
 8005d20:	08005ccd 	.word	0x08005ccd
 8005d24:	08005e81 	.word	0x08005e81
 8005d28:	08005ccd 	.word	0x08005ccd
 8005d2c:	08005d81 	.word	0x08005d81
 8005d30:	08005ccd 	.word	0x08005ccd
 8005d34:	08005ccd 	.word	0x08005ccd
 8005d38:	08005e49 	.word	0x08005e49
 8005d3c:	682b      	ldr	r3, [r5, #0]
 8005d3e:	1d1a      	adds	r2, r3, #4
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	602a      	str	r2, [r5, #0]
 8005d44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	e0a4      	b.n	8005e9a <_printf_i+0x1f6>
 8005d50:	6820      	ldr	r0, [r4, #0]
 8005d52:	6829      	ldr	r1, [r5, #0]
 8005d54:	0606      	lsls	r6, r0, #24
 8005d56:	f101 0304 	add.w	r3, r1, #4
 8005d5a:	d50a      	bpl.n	8005d72 <_printf_i+0xce>
 8005d5c:	680e      	ldr	r6, [r1, #0]
 8005d5e:	602b      	str	r3, [r5, #0]
 8005d60:	2e00      	cmp	r6, #0
 8005d62:	da03      	bge.n	8005d6c <_printf_i+0xc8>
 8005d64:	232d      	movs	r3, #45	; 0x2d
 8005d66:	4276      	negs	r6, r6
 8005d68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d6c:	230a      	movs	r3, #10
 8005d6e:	485e      	ldr	r0, [pc, #376]	; (8005ee8 <_printf_i+0x244>)
 8005d70:	e019      	b.n	8005da6 <_printf_i+0x102>
 8005d72:	680e      	ldr	r6, [r1, #0]
 8005d74:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005d78:	602b      	str	r3, [r5, #0]
 8005d7a:	bf18      	it	ne
 8005d7c:	b236      	sxthne	r6, r6
 8005d7e:	e7ef      	b.n	8005d60 <_printf_i+0xbc>
 8005d80:	682b      	ldr	r3, [r5, #0]
 8005d82:	6820      	ldr	r0, [r4, #0]
 8005d84:	1d19      	adds	r1, r3, #4
 8005d86:	6029      	str	r1, [r5, #0]
 8005d88:	0601      	lsls	r1, r0, #24
 8005d8a:	d501      	bpl.n	8005d90 <_printf_i+0xec>
 8005d8c:	681e      	ldr	r6, [r3, #0]
 8005d8e:	e002      	b.n	8005d96 <_printf_i+0xf2>
 8005d90:	0646      	lsls	r6, r0, #25
 8005d92:	d5fb      	bpl.n	8005d8c <_printf_i+0xe8>
 8005d94:	881e      	ldrh	r6, [r3, #0]
 8005d96:	2f6f      	cmp	r7, #111	; 0x6f
 8005d98:	bf0c      	ite	eq
 8005d9a:	2308      	moveq	r3, #8
 8005d9c:	230a      	movne	r3, #10
 8005d9e:	4852      	ldr	r0, [pc, #328]	; (8005ee8 <_printf_i+0x244>)
 8005da0:	2100      	movs	r1, #0
 8005da2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005da6:	6865      	ldr	r5, [r4, #4]
 8005da8:	2d00      	cmp	r5, #0
 8005daa:	bfa8      	it	ge
 8005dac:	6821      	ldrge	r1, [r4, #0]
 8005dae:	60a5      	str	r5, [r4, #8]
 8005db0:	bfa4      	itt	ge
 8005db2:	f021 0104 	bicge.w	r1, r1, #4
 8005db6:	6021      	strge	r1, [r4, #0]
 8005db8:	b90e      	cbnz	r6, 8005dbe <_printf_i+0x11a>
 8005dba:	2d00      	cmp	r5, #0
 8005dbc:	d04d      	beq.n	8005e5a <_printf_i+0x1b6>
 8005dbe:	4615      	mov	r5, r2
 8005dc0:	fbb6 f1f3 	udiv	r1, r6, r3
 8005dc4:	fb03 6711 	mls	r7, r3, r1, r6
 8005dc8:	5dc7      	ldrb	r7, [r0, r7]
 8005dca:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005dce:	4637      	mov	r7, r6
 8005dd0:	42bb      	cmp	r3, r7
 8005dd2:	460e      	mov	r6, r1
 8005dd4:	d9f4      	bls.n	8005dc0 <_printf_i+0x11c>
 8005dd6:	2b08      	cmp	r3, #8
 8005dd8:	d10b      	bne.n	8005df2 <_printf_i+0x14e>
 8005dda:	6823      	ldr	r3, [r4, #0]
 8005ddc:	07de      	lsls	r6, r3, #31
 8005dde:	d508      	bpl.n	8005df2 <_printf_i+0x14e>
 8005de0:	6923      	ldr	r3, [r4, #16]
 8005de2:	6861      	ldr	r1, [r4, #4]
 8005de4:	4299      	cmp	r1, r3
 8005de6:	bfde      	ittt	le
 8005de8:	2330      	movle	r3, #48	; 0x30
 8005dea:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005dee:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005df2:	1b52      	subs	r2, r2, r5
 8005df4:	6122      	str	r2, [r4, #16]
 8005df6:	464b      	mov	r3, r9
 8005df8:	4621      	mov	r1, r4
 8005dfa:	4640      	mov	r0, r8
 8005dfc:	f8cd a000 	str.w	sl, [sp]
 8005e00:	aa03      	add	r2, sp, #12
 8005e02:	f7ff fedf 	bl	8005bc4 <_printf_common>
 8005e06:	3001      	adds	r0, #1
 8005e08:	d14c      	bne.n	8005ea4 <_printf_i+0x200>
 8005e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8005e0e:	b004      	add	sp, #16
 8005e10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e14:	4834      	ldr	r0, [pc, #208]	; (8005ee8 <_printf_i+0x244>)
 8005e16:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005e1a:	6829      	ldr	r1, [r5, #0]
 8005e1c:	6823      	ldr	r3, [r4, #0]
 8005e1e:	f851 6b04 	ldr.w	r6, [r1], #4
 8005e22:	6029      	str	r1, [r5, #0]
 8005e24:	061d      	lsls	r5, r3, #24
 8005e26:	d514      	bpl.n	8005e52 <_printf_i+0x1ae>
 8005e28:	07df      	lsls	r7, r3, #31
 8005e2a:	bf44      	itt	mi
 8005e2c:	f043 0320 	orrmi.w	r3, r3, #32
 8005e30:	6023      	strmi	r3, [r4, #0]
 8005e32:	b91e      	cbnz	r6, 8005e3c <_printf_i+0x198>
 8005e34:	6823      	ldr	r3, [r4, #0]
 8005e36:	f023 0320 	bic.w	r3, r3, #32
 8005e3a:	6023      	str	r3, [r4, #0]
 8005e3c:	2310      	movs	r3, #16
 8005e3e:	e7af      	b.n	8005da0 <_printf_i+0xfc>
 8005e40:	6823      	ldr	r3, [r4, #0]
 8005e42:	f043 0320 	orr.w	r3, r3, #32
 8005e46:	6023      	str	r3, [r4, #0]
 8005e48:	2378      	movs	r3, #120	; 0x78
 8005e4a:	4828      	ldr	r0, [pc, #160]	; (8005eec <_printf_i+0x248>)
 8005e4c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005e50:	e7e3      	b.n	8005e1a <_printf_i+0x176>
 8005e52:	0659      	lsls	r1, r3, #25
 8005e54:	bf48      	it	mi
 8005e56:	b2b6      	uxthmi	r6, r6
 8005e58:	e7e6      	b.n	8005e28 <_printf_i+0x184>
 8005e5a:	4615      	mov	r5, r2
 8005e5c:	e7bb      	b.n	8005dd6 <_printf_i+0x132>
 8005e5e:	682b      	ldr	r3, [r5, #0]
 8005e60:	6826      	ldr	r6, [r4, #0]
 8005e62:	1d18      	adds	r0, r3, #4
 8005e64:	6961      	ldr	r1, [r4, #20]
 8005e66:	6028      	str	r0, [r5, #0]
 8005e68:	0635      	lsls	r5, r6, #24
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	d501      	bpl.n	8005e72 <_printf_i+0x1ce>
 8005e6e:	6019      	str	r1, [r3, #0]
 8005e70:	e002      	b.n	8005e78 <_printf_i+0x1d4>
 8005e72:	0670      	lsls	r0, r6, #25
 8005e74:	d5fb      	bpl.n	8005e6e <_printf_i+0x1ca>
 8005e76:	8019      	strh	r1, [r3, #0]
 8005e78:	2300      	movs	r3, #0
 8005e7a:	4615      	mov	r5, r2
 8005e7c:	6123      	str	r3, [r4, #16]
 8005e7e:	e7ba      	b.n	8005df6 <_printf_i+0x152>
 8005e80:	682b      	ldr	r3, [r5, #0]
 8005e82:	2100      	movs	r1, #0
 8005e84:	1d1a      	adds	r2, r3, #4
 8005e86:	602a      	str	r2, [r5, #0]
 8005e88:	681d      	ldr	r5, [r3, #0]
 8005e8a:	6862      	ldr	r2, [r4, #4]
 8005e8c:	4628      	mov	r0, r5
 8005e8e:	f000 fb23 	bl	80064d8 <memchr>
 8005e92:	b108      	cbz	r0, 8005e98 <_printf_i+0x1f4>
 8005e94:	1b40      	subs	r0, r0, r5
 8005e96:	6060      	str	r0, [r4, #4]
 8005e98:	6863      	ldr	r3, [r4, #4]
 8005e9a:	6123      	str	r3, [r4, #16]
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ea2:	e7a8      	b.n	8005df6 <_printf_i+0x152>
 8005ea4:	462a      	mov	r2, r5
 8005ea6:	4649      	mov	r1, r9
 8005ea8:	4640      	mov	r0, r8
 8005eaa:	6923      	ldr	r3, [r4, #16]
 8005eac:	47d0      	blx	sl
 8005eae:	3001      	adds	r0, #1
 8005eb0:	d0ab      	beq.n	8005e0a <_printf_i+0x166>
 8005eb2:	6823      	ldr	r3, [r4, #0]
 8005eb4:	079b      	lsls	r3, r3, #30
 8005eb6:	d413      	bmi.n	8005ee0 <_printf_i+0x23c>
 8005eb8:	68e0      	ldr	r0, [r4, #12]
 8005eba:	9b03      	ldr	r3, [sp, #12]
 8005ebc:	4298      	cmp	r0, r3
 8005ebe:	bfb8      	it	lt
 8005ec0:	4618      	movlt	r0, r3
 8005ec2:	e7a4      	b.n	8005e0e <_printf_i+0x16a>
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	4632      	mov	r2, r6
 8005ec8:	4649      	mov	r1, r9
 8005eca:	4640      	mov	r0, r8
 8005ecc:	47d0      	blx	sl
 8005ece:	3001      	adds	r0, #1
 8005ed0:	d09b      	beq.n	8005e0a <_printf_i+0x166>
 8005ed2:	3501      	adds	r5, #1
 8005ed4:	68e3      	ldr	r3, [r4, #12]
 8005ed6:	9903      	ldr	r1, [sp, #12]
 8005ed8:	1a5b      	subs	r3, r3, r1
 8005eda:	42ab      	cmp	r3, r5
 8005edc:	dcf2      	bgt.n	8005ec4 <_printf_i+0x220>
 8005ede:	e7eb      	b.n	8005eb8 <_printf_i+0x214>
 8005ee0:	2500      	movs	r5, #0
 8005ee2:	f104 0619 	add.w	r6, r4, #25
 8005ee6:	e7f5      	b.n	8005ed4 <_printf_i+0x230>
 8005ee8:	08006ad5 	.word	0x08006ad5
 8005eec:	08006ae6 	.word	0x08006ae6

08005ef0 <_sbrk_r>:
 8005ef0:	b538      	push	{r3, r4, r5, lr}
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	4d05      	ldr	r5, [pc, #20]	; (8005f0c <_sbrk_r+0x1c>)
 8005ef6:	4604      	mov	r4, r0
 8005ef8:	4608      	mov	r0, r1
 8005efa:	602b      	str	r3, [r5, #0]
 8005efc:	f7fc f93c 	bl	8002178 <_sbrk>
 8005f00:	1c43      	adds	r3, r0, #1
 8005f02:	d102      	bne.n	8005f0a <_sbrk_r+0x1a>
 8005f04:	682b      	ldr	r3, [r5, #0]
 8005f06:	b103      	cbz	r3, 8005f0a <_sbrk_r+0x1a>
 8005f08:	6023      	str	r3, [r4, #0]
 8005f0a:	bd38      	pop	{r3, r4, r5, pc}
 8005f0c:	2000035c 	.word	0x2000035c

08005f10 <__swbuf_r>:
 8005f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f12:	460e      	mov	r6, r1
 8005f14:	4614      	mov	r4, r2
 8005f16:	4605      	mov	r5, r0
 8005f18:	b118      	cbz	r0, 8005f22 <__swbuf_r+0x12>
 8005f1a:	6983      	ldr	r3, [r0, #24]
 8005f1c:	b90b      	cbnz	r3, 8005f22 <__swbuf_r+0x12>
 8005f1e:	f000 f9d5 	bl	80062cc <__sinit>
 8005f22:	4b21      	ldr	r3, [pc, #132]	; (8005fa8 <__swbuf_r+0x98>)
 8005f24:	429c      	cmp	r4, r3
 8005f26:	d12b      	bne.n	8005f80 <__swbuf_r+0x70>
 8005f28:	686c      	ldr	r4, [r5, #4]
 8005f2a:	69a3      	ldr	r3, [r4, #24]
 8005f2c:	60a3      	str	r3, [r4, #8]
 8005f2e:	89a3      	ldrh	r3, [r4, #12]
 8005f30:	071a      	lsls	r2, r3, #28
 8005f32:	d52f      	bpl.n	8005f94 <__swbuf_r+0x84>
 8005f34:	6923      	ldr	r3, [r4, #16]
 8005f36:	b36b      	cbz	r3, 8005f94 <__swbuf_r+0x84>
 8005f38:	6923      	ldr	r3, [r4, #16]
 8005f3a:	6820      	ldr	r0, [r4, #0]
 8005f3c:	b2f6      	uxtb	r6, r6
 8005f3e:	1ac0      	subs	r0, r0, r3
 8005f40:	6963      	ldr	r3, [r4, #20]
 8005f42:	4637      	mov	r7, r6
 8005f44:	4283      	cmp	r3, r0
 8005f46:	dc04      	bgt.n	8005f52 <__swbuf_r+0x42>
 8005f48:	4621      	mov	r1, r4
 8005f4a:	4628      	mov	r0, r5
 8005f4c:	f000 f92a 	bl	80061a4 <_fflush_r>
 8005f50:	bb30      	cbnz	r0, 8005fa0 <__swbuf_r+0x90>
 8005f52:	68a3      	ldr	r3, [r4, #8]
 8005f54:	3001      	adds	r0, #1
 8005f56:	3b01      	subs	r3, #1
 8005f58:	60a3      	str	r3, [r4, #8]
 8005f5a:	6823      	ldr	r3, [r4, #0]
 8005f5c:	1c5a      	adds	r2, r3, #1
 8005f5e:	6022      	str	r2, [r4, #0]
 8005f60:	701e      	strb	r6, [r3, #0]
 8005f62:	6963      	ldr	r3, [r4, #20]
 8005f64:	4283      	cmp	r3, r0
 8005f66:	d004      	beq.n	8005f72 <__swbuf_r+0x62>
 8005f68:	89a3      	ldrh	r3, [r4, #12]
 8005f6a:	07db      	lsls	r3, r3, #31
 8005f6c:	d506      	bpl.n	8005f7c <__swbuf_r+0x6c>
 8005f6e:	2e0a      	cmp	r6, #10
 8005f70:	d104      	bne.n	8005f7c <__swbuf_r+0x6c>
 8005f72:	4621      	mov	r1, r4
 8005f74:	4628      	mov	r0, r5
 8005f76:	f000 f915 	bl	80061a4 <_fflush_r>
 8005f7a:	b988      	cbnz	r0, 8005fa0 <__swbuf_r+0x90>
 8005f7c:	4638      	mov	r0, r7
 8005f7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f80:	4b0a      	ldr	r3, [pc, #40]	; (8005fac <__swbuf_r+0x9c>)
 8005f82:	429c      	cmp	r4, r3
 8005f84:	d101      	bne.n	8005f8a <__swbuf_r+0x7a>
 8005f86:	68ac      	ldr	r4, [r5, #8]
 8005f88:	e7cf      	b.n	8005f2a <__swbuf_r+0x1a>
 8005f8a:	4b09      	ldr	r3, [pc, #36]	; (8005fb0 <__swbuf_r+0xa0>)
 8005f8c:	429c      	cmp	r4, r3
 8005f8e:	bf08      	it	eq
 8005f90:	68ec      	ldreq	r4, [r5, #12]
 8005f92:	e7ca      	b.n	8005f2a <__swbuf_r+0x1a>
 8005f94:	4621      	mov	r1, r4
 8005f96:	4628      	mov	r0, r5
 8005f98:	f000 f80c 	bl	8005fb4 <__swsetup_r>
 8005f9c:	2800      	cmp	r0, #0
 8005f9e:	d0cb      	beq.n	8005f38 <__swbuf_r+0x28>
 8005fa0:	f04f 37ff 	mov.w	r7, #4294967295
 8005fa4:	e7ea      	b.n	8005f7c <__swbuf_r+0x6c>
 8005fa6:	bf00      	nop
 8005fa8:	08006b18 	.word	0x08006b18
 8005fac:	08006b38 	.word	0x08006b38
 8005fb0:	08006af8 	.word	0x08006af8

08005fb4 <__swsetup_r>:
 8005fb4:	4b32      	ldr	r3, [pc, #200]	; (8006080 <__swsetup_r+0xcc>)
 8005fb6:	b570      	push	{r4, r5, r6, lr}
 8005fb8:	681d      	ldr	r5, [r3, #0]
 8005fba:	4606      	mov	r6, r0
 8005fbc:	460c      	mov	r4, r1
 8005fbe:	b125      	cbz	r5, 8005fca <__swsetup_r+0x16>
 8005fc0:	69ab      	ldr	r3, [r5, #24]
 8005fc2:	b913      	cbnz	r3, 8005fca <__swsetup_r+0x16>
 8005fc4:	4628      	mov	r0, r5
 8005fc6:	f000 f981 	bl	80062cc <__sinit>
 8005fca:	4b2e      	ldr	r3, [pc, #184]	; (8006084 <__swsetup_r+0xd0>)
 8005fcc:	429c      	cmp	r4, r3
 8005fce:	d10f      	bne.n	8005ff0 <__swsetup_r+0x3c>
 8005fd0:	686c      	ldr	r4, [r5, #4]
 8005fd2:	89a3      	ldrh	r3, [r4, #12]
 8005fd4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005fd8:	0719      	lsls	r1, r3, #28
 8005fda:	d42c      	bmi.n	8006036 <__swsetup_r+0x82>
 8005fdc:	06dd      	lsls	r5, r3, #27
 8005fde:	d411      	bmi.n	8006004 <__swsetup_r+0x50>
 8005fe0:	2309      	movs	r3, #9
 8005fe2:	6033      	str	r3, [r6, #0]
 8005fe4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fec:	81a3      	strh	r3, [r4, #12]
 8005fee:	e03e      	b.n	800606e <__swsetup_r+0xba>
 8005ff0:	4b25      	ldr	r3, [pc, #148]	; (8006088 <__swsetup_r+0xd4>)
 8005ff2:	429c      	cmp	r4, r3
 8005ff4:	d101      	bne.n	8005ffa <__swsetup_r+0x46>
 8005ff6:	68ac      	ldr	r4, [r5, #8]
 8005ff8:	e7eb      	b.n	8005fd2 <__swsetup_r+0x1e>
 8005ffa:	4b24      	ldr	r3, [pc, #144]	; (800608c <__swsetup_r+0xd8>)
 8005ffc:	429c      	cmp	r4, r3
 8005ffe:	bf08      	it	eq
 8006000:	68ec      	ldreq	r4, [r5, #12]
 8006002:	e7e6      	b.n	8005fd2 <__swsetup_r+0x1e>
 8006004:	0758      	lsls	r0, r3, #29
 8006006:	d512      	bpl.n	800602e <__swsetup_r+0x7a>
 8006008:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800600a:	b141      	cbz	r1, 800601e <__swsetup_r+0x6a>
 800600c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006010:	4299      	cmp	r1, r3
 8006012:	d002      	beq.n	800601a <__swsetup_r+0x66>
 8006014:	4630      	mov	r0, r6
 8006016:	f7ff fa45 	bl	80054a4 <_free_r>
 800601a:	2300      	movs	r3, #0
 800601c:	6363      	str	r3, [r4, #52]	; 0x34
 800601e:	89a3      	ldrh	r3, [r4, #12]
 8006020:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006024:	81a3      	strh	r3, [r4, #12]
 8006026:	2300      	movs	r3, #0
 8006028:	6063      	str	r3, [r4, #4]
 800602a:	6923      	ldr	r3, [r4, #16]
 800602c:	6023      	str	r3, [r4, #0]
 800602e:	89a3      	ldrh	r3, [r4, #12]
 8006030:	f043 0308 	orr.w	r3, r3, #8
 8006034:	81a3      	strh	r3, [r4, #12]
 8006036:	6923      	ldr	r3, [r4, #16]
 8006038:	b94b      	cbnz	r3, 800604e <__swsetup_r+0x9a>
 800603a:	89a3      	ldrh	r3, [r4, #12]
 800603c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006040:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006044:	d003      	beq.n	800604e <__swsetup_r+0x9a>
 8006046:	4621      	mov	r1, r4
 8006048:	4630      	mov	r0, r6
 800604a:	f000 fa05 	bl	8006458 <__smakebuf_r>
 800604e:	89a0      	ldrh	r0, [r4, #12]
 8006050:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006054:	f010 0301 	ands.w	r3, r0, #1
 8006058:	d00a      	beq.n	8006070 <__swsetup_r+0xbc>
 800605a:	2300      	movs	r3, #0
 800605c:	60a3      	str	r3, [r4, #8]
 800605e:	6963      	ldr	r3, [r4, #20]
 8006060:	425b      	negs	r3, r3
 8006062:	61a3      	str	r3, [r4, #24]
 8006064:	6923      	ldr	r3, [r4, #16]
 8006066:	b943      	cbnz	r3, 800607a <__swsetup_r+0xc6>
 8006068:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800606c:	d1ba      	bne.n	8005fe4 <__swsetup_r+0x30>
 800606e:	bd70      	pop	{r4, r5, r6, pc}
 8006070:	0781      	lsls	r1, r0, #30
 8006072:	bf58      	it	pl
 8006074:	6963      	ldrpl	r3, [r4, #20]
 8006076:	60a3      	str	r3, [r4, #8]
 8006078:	e7f4      	b.n	8006064 <__swsetup_r+0xb0>
 800607a:	2000      	movs	r0, #0
 800607c:	e7f7      	b.n	800606e <__swsetup_r+0xba>
 800607e:	bf00      	nop
 8006080:	200000c8 	.word	0x200000c8
 8006084:	08006b18 	.word	0x08006b18
 8006088:	08006b38 	.word	0x08006b38
 800608c:	08006af8 	.word	0x08006af8

08006090 <abort>:
 8006090:	2006      	movs	r0, #6
 8006092:	b508      	push	{r3, lr}
 8006094:	f000 faac 	bl	80065f0 <raise>
 8006098:	2001      	movs	r0, #1
 800609a:	f7fb fffa 	bl	8002092 <_exit>
	...

080060a0 <__sflush_r>:
 80060a0:	898a      	ldrh	r2, [r1, #12]
 80060a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060a4:	4605      	mov	r5, r0
 80060a6:	0710      	lsls	r0, r2, #28
 80060a8:	460c      	mov	r4, r1
 80060aa:	d457      	bmi.n	800615c <__sflush_r+0xbc>
 80060ac:	684b      	ldr	r3, [r1, #4]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	dc04      	bgt.n	80060bc <__sflush_r+0x1c>
 80060b2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	dc01      	bgt.n	80060bc <__sflush_r+0x1c>
 80060b8:	2000      	movs	r0, #0
 80060ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060be:	2e00      	cmp	r6, #0
 80060c0:	d0fa      	beq.n	80060b8 <__sflush_r+0x18>
 80060c2:	2300      	movs	r3, #0
 80060c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80060c8:	682f      	ldr	r7, [r5, #0]
 80060ca:	602b      	str	r3, [r5, #0]
 80060cc:	d032      	beq.n	8006134 <__sflush_r+0x94>
 80060ce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80060d0:	89a3      	ldrh	r3, [r4, #12]
 80060d2:	075a      	lsls	r2, r3, #29
 80060d4:	d505      	bpl.n	80060e2 <__sflush_r+0x42>
 80060d6:	6863      	ldr	r3, [r4, #4]
 80060d8:	1ac0      	subs	r0, r0, r3
 80060da:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80060dc:	b10b      	cbz	r3, 80060e2 <__sflush_r+0x42>
 80060de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80060e0:	1ac0      	subs	r0, r0, r3
 80060e2:	2300      	movs	r3, #0
 80060e4:	4602      	mov	r2, r0
 80060e6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060e8:	4628      	mov	r0, r5
 80060ea:	6a21      	ldr	r1, [r4, #32]
 80060ec:	47b0      	blx	r6
 80060ee:	1c43      	adds	r3, r0, #1
 80060f0:	89a3      	ldrh	r3, [r4, #12]
 80060f2:	d106      	bne.n	8006102 <__sflush_r+0x62>
 80060f4:	6829      	ldr	r1, [r5, #0]
 80060f6:	291d      	cmp	r1, #29
 80060f8:	d82c      	bhi.n	8006154 <__sflush_r+0xb4>
 80060fa:	4a29      	ldr	r2, [pc, #164]	; (80061a0 <__sflush_r+0x100>)
 80060fc:	40ca      	lsrs	r2, r1
 80060fe:	07d6      	lsls	r6, r2, #31
 8006100:	d528      	bpl.n	8006154 <__sflush_r+0xb4>
 8006102:	2200      	movs	r2, #0
 8006104:	6062      	str	r2, [r4, #4]
 8006106:	6922      	ldr	r2, [r4, #16]
 8006108:	04d9      	lsls	r1, r3, #19
 800610a:	6022      	str	r2, [r4, #0]
 800610c:	d504      	bpl.n	8006118 <__sflush_r+0x78>
 800610e:	1c42      	adds	r2, r0, #1
 8006110:	d101      	bne.n	8006116 <__sflush_r+0x76>
 8006112:	682b      	ldr	r3, [r5, #0]
 8006114:	b903      	cbnz	r3, 8006118 <__sflush_r+0x78>
 8006116:	6560      	str	r0, [r4, #84]	; 0x54
 8006118:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800611a:	602f      	str	r7, [r5, #0]
 800611c:	2900      	cmp	r1, #0
 800611e:	d0cb      	beq.n	80060b8 <__sflush_r+0x18>
 8006120:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006124:	4299      	cmp	r1, r3
 8006126:	d002      	beq.n	800612e <__sflush_r+0x8e>
 8006128:	4628      	mov	r0, r5
 800612a:	f7ff f9bb 	bl	80054a4 <_free_r>
 800612e:	2000      	movs	r0, #0
 8006130:	6360      	str	r0, [r4, #52]	; 0x34
 8006132:	e7c2      	b.n	80060ba <__sflush_r+0x1a>
 8006134:	6a21      	ldr	r1, [r4, #32]
 8006136:	2301      	movs	r3, #1
 8006138:	4628      	mov	r0, r5
 800613a:	47b0      	blx	r6
 800613c:	1c41      	adds	r1, r0, #1
 800613e:	d1c7      	bne.n	80060d0 <__sflush_r+0x30>
 8006140:	682b      	ldr	r3, [r5, #0]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d0c4      	beq.n	80060d0 <__sflush_r+0x30>
 8006146:	2b1d      	cmp	r3, #29
 8006148:	d001      	beq.n	800614e <__sflush_r+0xae>
 800614a:	2b16      	cmp	r3, #22
 800614c:	d101      	bne.n	8006152 <__sflush_r+0xb2>
 800614e:	602f      	str	r7, [r5, #0]
 8006150:	e7b2      	b.n	80060b8 <__sflush_r+0x18>
 8006152:	89a3      	ldrh	r3, [r4, #12]
 8006154:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006158:	81a3      	strh	r3, [r4, #12]
 800615a:	e7ae      	b.n	80060ba <__sflush_r+0x1a>
 800615c:	690f      	ldr	r7, [r1, #16]
 800615e:	2f00      	cmp	r7, #0
 8006160:	d0aa      	beq.n	80060b8 <__sflush_r+0x18>
 8006162:	0793      	lsls	r3, r2, #30
 8006164:	bf18      	it	ne
 8006166:	2300      	movne	r3, #0
 8006168:	680e      	ldr	r6, [r1, #0]
 800616a:	bf08      	it	eq
 800616c:	694b      	ldreq	r3, [r1, #20]
 800616e:	1bf6      	subs	r6, r6, r7
 8006170:	600f      	str	r7, [r1, #0]
 8006172:	608b      	str	r3, [r1, #8]
 8006174:	2e00      	cmp	r6, #0
 8006176:	dd9f      	ble.n	80060b8 <__sflush_r+0x18>
 8006178:	4633      	mov	r3, r6
 800617a:	463a      	mov	r2, r7
 800617c:	4628      	mov	r0, r5
 800617e:	6a21      	ldr	r1, [r4, #32]
 8006180:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006184:	47e0      	blx	ip
 8006186:	2800      	cmp	r0, #0
 8006188:	dc06      	bgt.n	8006198 <__sflush_r+0xf8>
 800618a:	89a3      	ldrh	r3, [r4, #12]
 800618c:	f04f 30ff 	mov.w	r0, #4294967295
 8006190:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006194:	81a3      	strh	r3, [r4, #12]
 8006196:	e790      	b.n	80060ba <__sflush_r+0x1a>
 8006198:	4407      	add	r7, r0
 800619a:	1a36      	subs	r6, r6, r0
 800619c:	e7ea      	b.n	8006174 <__sflush_r+0xd4>
 800619e:	bf00      	nop
 80061a0:	20400001 	.word	0x20400001

080061a4 <_fflush_r>:
 80061a4:	b538      	push	{r3, r4, r5, lr}
 80061a6:	690b      	ldr	r3, [r1, #16]
 80061a8:	4605      	mov	r5, r0
 80061aa:	460c      	mov	r4, r1
 80061ac:	b913      	cbnz	r3, 80061b4 <_fflush_r+0x10>
 80061ae:	2500      	movs	r5, #0
 80061b0:	4628      	mov	r0, r5
 80061b2:	bd38      	pop	{r3, r4, r5, pc}
 80061b4:	b118      	cbz	r0, 80061be <_fflush_r+0x1a>
 80061b6:	6983      	ldr	r3, [r0, #24]
 80061b8:	b90b      	cbnz	r3, 80061be <_fflush_r+0x1a>
 80061ba:	f000 f887 	bl	80062cc <__sinit>
 80061be:	4b14      	ldr	r3, [pc, #80]	; (8006210 <_fflush_r+0x6c>)
 80061c0:	429c      	cmp	r4, r3
 80061c2:	d11b      	bne.n	80061fc <_fflush_r+0x58>
 80061c4:	686c      	ldr	r4, [r5, #4]
 80061c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d0ef      	beq.n	80061ae <_fflush_r+0xa>
 80061ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80061d0:	07d0      	lsls	r0, r2, #31
 80061d2:	d404      	bmi.n	80061de <_fflush_r+0x3a>
 80061d4:	0599      	lsls	r1, r3, #22
 80061d6:	d402      	bmi.n	80061de <_fflush_r+0x3a>
 80061d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061da:	f000 f915 	bl	8006408 <__retarget_lock_acquire_recursive>
 80061de:	4628      	mov	r0, r5
 80061e0:	4621      	mov	r1, r4
 80061e2:	f7ff ff5d 	bl	80060a0 <__sflush_r>
 80061e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80061e8:	4605      	mov	r5, r0
 80061ea:	07da      	lsls	r2, r3, #31
 80061ec:	d4e0      	bmi.n	80061b0 <_fflush_r+0xc>
 80061ee:	89a3      	ldrh	r3, [r4, #12]
 80061f0:	059b      	lsls	r3, r3, #22
 80061f2:	d4dd      	bmi.n	80061b0 <_fflush_r+0xc>
 80061f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061f6:	f000 f908 	bl	800640a <__retarget_lock_release_recursive>
 80061fa:	e7d9      	b.n	80061b0 <_fflush_r+0xc>
 80061fc:	4b05      	ldr	r3, [pc, #20]	; (8006214 <_fflush_r+0x70>)
 80061fe:	429c      	cmp	r4, r3
 8006200:	d101      	bne.n	8006206 <_fflush_r+0x62>
 8006202:	68ac      	ldr	r4, [r5, #8]
 8006204:	e7df      	b.n	80061c6 <_fflush_r+0x22>
 8006206:	4b04      	ldr	r3, [pc, #16]	; (8006218 <_fflush_r+0x74>)
 8006208:	429c      	cmp	r4, r3
 800620a:	bf08      	it	eq
 800620c:	68ec      	ldreq	r4, [r5, #12]
 800620e:	e7da      	b.n	80061c6 <_fflush_r+0x22>
 8006210:	08006b18 	.word	0x08006b18
 8006214:	08006b38 	.word	0x08006b38
 8006218:	08006af8 	.word	0x08006af8

0800621c <std>:
 800621c:	2300      	movs	r3, #0
 800621e:	b510      	push	{r4, lr}
 8006220:	4604      	mov	r4, r0
 8006222:	e9c0 3300 	strd	r3, r3, [r0]
 8006226:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800622a:	6083      	str	r3, [r0, #8]
 800622c:	8181      	strh	r1, [r0, #12]
 800622e:	6643      	str	r3, [r0, #100]	; 0x64
 8006230:	81c2      	strh	r2, [r0, #14]
 8006232:	6183      	str	r3, [r0, #24]
 8006234:	4619      	mov	r1, r3
 8006236:	2208      	movs	r2, #8
 8006238:	305c      	adds	r0, #92	; 0x5c
 800623a:	f7ff f861 	bl	8005300 <memset>
 800623e:	4b05      	ldr	r3, [pc, #20]	; (8006254 <std+0x38>)
 8006240:	6224      	str	r4, [r4, #32]
 8006242:	6263      	str	r3, [r4, #36]	; 0x24
 8006244:	4b04      	ldr	r3, [pc, #16]	; (8006258 <std+0x3c>)
 8006246:	62a3      	str	r3, [r4, #40]	; 0x28
 8006248:	4b04      	ldr	r3, [pc, #16]	; (800625c <std+0x40>)
 800624a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800624c:	4b04      	ldr	r3, [pc, #16]	; (8006260 <std+0x44>)
 800624e:	6323      	str	r3, [r4, #48]	; 0x30
 8006250:	bd10      	pop	{r4, pc}
 8006252:	bf00      	nop
 8006254:	08006629 	.word	0x08006629
 8006258:	0800664b 	.word	0x0800664b
 800625c:	08006683 	.word	0x08006683
 8006260:	080066a7 	.word	0x080066a7

08006264 <_cleanup_r>:
 8006264:	4901      	ldr	r1, [pc, #4]	; (800626c <_cleanup_r+0x8>)
 8006266:	f000 b8af 	b.w	80063c8 <_fwalk_reent>
 800626a:	bf00      	nop
 800626c:	080061a5 	.word	0x080061a5

08006270 <__sfmoreglue>:
 8006270:	2268      	movs	r2, #104	; 0x68
 8006272:	b570      	push	{r4, r5, r6, lr}
 8006274:	1e4d      	subs	r5, r1, #1
 8006276:	4355      	muls	r5, r2
 8006278:	460e      	mov	r6, r1
 800627a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800627e:	f7ff f979 	bl	8005574 <_malloc_r>
 8006282:	4604      	mov	r4, r0
 8006284:	b140      	cbz	r0, 8006298 <__sfmoreglue+0x28>
 8006286:	2100      	movs	r1, #0
 8006288:	e9c0 1600 	strd	r1, r6, [r0]
 800628c:	300c      	adds	r0, #12
 800628e:	60a0      	str	r0, [r4, #8]
 8006290:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006294:	f7ff f834 	bl	8005300 <memset>
 8006298:	4620      	mov	r0, r4
 800629a:	bd70      	pop	{r4, r5, r6, pc}

0800629c <__sfp_lock_acquire>:
 800629c:	4801      	ldr	r0, [pc, #4]	; (80062a4 <__sfp_lock_acquire+0x8>)
 800629e:	f000 b8b3 	b.w	8006408 <__retarget_lock_acquire_recursive>
 80062a2:	bf00      	nop
 80062a4:	20000359 	.word	0x20000359

080062a8 <__sfp_lock_release>:
 80062a8:	4801      	ldr	r0, [pc, #4]	; (80062b0 <__sfp_lock_release+0x8>)
 80062aa:	f000 b8ae 	b.w	800640a <__retarget_lock_release_recursive>
 80062ae:	bf00      	nop
 80062b0:	20000359 	.word	0x20000359

080062b4 <__sinit_lock_acquire>:
 80062b4:	4801      	ldr	r0, [pc, #4]	; (80062bc <__sinit_lock_acquire+0x8>)
 80062b6:	f000 b8a7 	b.w	8006408 <__retarget_lock_acquire_recursive>
 80062ba:	bf00      	nop
 80062bc:	2000035a 	.word	0x2000035a

080062c0 <__sinit_lock_release>:
 80062c0:	4801      	ldr	r0, [pc, #4]	; (80062c8 <__sinit_lock_release+0x8>)
 80062c2:	f000 b8a2 	b.w	800640a <__retarget_lock_release_recursive>
 80062c6:	bf00      	nop
 80062c8:	2000035a 	.word	0x2000035a

080062cc <__sinit>:
 80062cc:	b510      	push	{r4, lr}
 80062ce:	4604      	mov	r4, r0
 80062d0:	f7ff fff0 	bl	80062b4 <__sinit_lock_acquire>
 80062d4:	69a3      	ldr	r3, [r4, #24]
 80062d6:	b11b      	cbz	r3, 80062e0 <__sinit+0x14>
 80062d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062dc:	f7ff bff0 	b.w	80062c0 <__sinit_lock_release>
 80062e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80062e4:	6523      	str	r3, [r4, #80]	; 0x50
 80062e6:	4b13      	ldr	r3, [pc, #76]	; (8006334 <__sinit+0x68>)
 80062e8:	4a13      	ldr	r2, [pc, #76]	; (8006338 <__sinit+0x6c>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	62a2      	str	r2, [r4, #40]	; 0x28
 80062ee:	42a3      	cmp	r3, r4
 80062f0:	bf08      	it	eq
 80062f2:	2301      	moveq	r3, #1
 80062f4:	4620      	mov	r0, r4
 80062f6:	bf08      	it	eq
 80062f8:	61a3      	streq	r3, [r4, #24]
 80062fa:	f000 f81f 	bl	800633c <__sfp>
 80062fe:	6060      	str	r0, [r4, #4]
 8006300:	4620      	mov	r0, r4
 8006302:	f000 f81b 	bl	800633c <__sfp>
 8006306:	60a0      	str	r0, [r4, #8]
 8006308:	4620      	mov	r0, r4
 800630a:	f000 f817 	bl	800633c <__sfp>
 800630e:	2200      	movs	r2, #0
 8006310:	2104      	movs	r1, #4
 8006312:	60e0      	str	r0, [r4, #12]
 8006314:	6860      	ldr	r0, [r4, #4]
 8006316:	f7ff ff81 	bl	800621c <std>
 800631a:	2201      	movs	r2, #1
 800631c:	2109      	movs	r1, #9
 800631e:	68a0      	ldr	r0, [r4, #8]
 8006320:	f7ff ff7c 	bl	800621c <std>
 8006324:	2202      	movs	r2, #2
 8006326:	2112      	movs	r1, #18
 8006328:	68e0      	ldr	r0, [r4, #12]
 800632a:	f7ff ff77 	bl	800621c <std>
 800632e:	2301      	movs	r3, #1
 8006330:	61a3      	str	r3, [r4, #24]
 8006332:	e7d1      	b.n	80062d8 <__sinit+0xc>
 8006334:	08006a10 	.word	0x08006a10
 8006338:	08006265 	.word	0x08006265

0800633c <__sfp>:
 800633c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800633e:	4607      	mov	r7, r0
 8006340:	f7ff ffac 	bl	800629c <__sfp_lock_acquire>
 8006344:	4b1e      	ldr	r3, [pc, #120]	; (80063c0 <__sfp+0x84>)
 8006346:	681e      	ldr	r6, [r3, #0]
 8006348:	69b3      	ldr	r3, [r6, #24]
 800634a:	b913      	cbnz	r3, 8006352 <__sfp+0x16>
 800634c:	4630      	mov	r0, r6
 800634e:	f7ff ffbd 	bl	80062cc <__sinit>
 8006352:	3648      	adds	r6, #72	; 0x48
 8006354:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006358:	3b01      	subs	r3, #1
 800635a:	d503      	bpl.n	8006364 <__sfp+0x28>
 800635c:	6833      	ldr	r3, [r6, #0]
 800635e:	b30b      	cbz	r3, 80063a4 <__sfp+0x68>
 8006360:	6836      	ldr	r6, [r6, #0]
 8006362:	e7f7      	b.n	8006354 <__sfp+0x18>
 8006364:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006368:	b9d5      	cbnz	r5, 80063a0 <__sfp+0x64>
 800636a:	4b16      	ldr	r3, [pc, #88]	; (80063c4 <__sfp+0x88>)
 800636c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006370:	60e3      	str	r3, [r4, #12]
 8006372:	6665      	str	r5, [r4, #100]	; 0x64
 8006374:	f000 f847 	bl	8006406 <__retarget_lock_init_recursive>
 8006378:	f7ff ff96 	bl	80062a8 <__sfp_lock_release>
 800637c:	2208      	movs	r2, #8
 800637e:	4629      	mov	r1, r5
 8006380:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006384:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006388:	6025      	str	r5, [r4, #0]
 800638a:	61a5      	str	r5, [r4, #24]
 800638c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006390:	f7fe ffb6 	bl	8005300 <memset>
 8006394:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006398:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800639c:	4620      	mov	r0, r4
 800639e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063a0:	3468      	adds	r4, #104	; 0x68
 80063a2:	e7d9      	b.n	8006358 <__sfp+0x1c>
 80063a4:	2104      	movs	r1, #4
 80063a6:	4638      	mov	r0, r7
 80063a8:	f7ff ff62 	bl	8006270 <__sfmoreglue>
 80063ac:	4604      	mov	r4, r0
 80063ae:	6030      	str	r0, [r6, #0]
 80063b0:	2800      	cmp	r0, #0
 80063b2:	d1d5      	bne.n	8006360 <__sfp+0x24>
 80063b4:	f7ff ff78 	bl	80062a8 <__sfp_lock_release>
 80063b8:	230c      	movs	r3, #12
 80063ba:	603b      	str	r3, [r7, #0]
 80063bc:	e7ee      	b.n	800639c <__sfp+0x60>
 80063be:	bf00      	nop
 80063c0:	08006a10 	.word	0x08006a10
 80063c4:	ffff0001 	.word	0xffff0001

080063c8 <_fwalk_reent>:
 80063c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063cc:	4606      	mov	r6, r0
 80063ce:	4688      	mov	r8, r1
 80063d0:	2700      	movs	r7, #0
 80063d2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80063d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80063da:	f1b9 0901 	subs.w	r9, r9, #1
 80063de:	d505      	bpl.n	80063ec <_fwalk_reent+0x24>
 80063e0:	6824      	ldr	r4, [r4, #0]
 80063e2:	2c00      	cmp	r4, #0
 80063e4:	d1f7      	bne.n	80063d6 <_fwalk_reent+0xe>
 80063e6:	4638      	mov	r0, r7
 80063e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063ec:	89ab      	ldrh	r3, [r5, #12]
 80063ee:	2b01      	cmp	r3, #1
 80063f0:	d907      	bls.n	8006402 <_fwalk_reent+0x3a>
 80063f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80063f6:	3301      	adds	r3, #1
 80063f8:	d003      	beq.n	8006402 <_fwalk_reent+0x3a>
 80063fa:	4629      	mov	r1, r5
 80063fc:	4630      	mov	r0, r6
 80063fe:	47c0      	blx	r8
 8006400:	4307      	orrs	r7, r0
 8006402:	3568      	adds	r5, #104	; 0x68
 8006404:	e7e9      	b.n	80063da <_fwalk_reent+0x12>

08006406 <__retarget_lock_init_recursive>:
 8006406:	4770      	bx	lr

08006408 <__retarget_lock_acquire_recursive>:
 8006408:	4770      	bx	lr

0800640a <__retarget_lock_release_recursive>:
 800640a:	4770      	bx	lr

0800640c <__swhatbuf_r>:
 800640c:	b570      	push	{r4, r5, r6, lr}
 800640e:	460e      	mov	r6, r1
 8006410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006414:	4614      	mov	r4, r2
 8006416:	2900      	cmp	r1, #0
 8006418:	461d      	mov	r5, r3
 800641a:	b096      	sub	sp, #88	; 0x58
 800641c:	da08      	bge.n	8006430 <__swhatbuf_r+0x24>
 800641e:	2200      	movs	r2, #0
 8006420:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006424:	602a      	str	r2, [r5, #0]
 8006426:	061a      	lsls	r2, r3, #24
 8006428:	d410      	bmi.n	800644c <__swhatbuf_r+0x40>
 800642a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800642e:	e00e      	b.n	800644e <__swhatbuf_r+0x42>
 8006430:	466a      	mov	r2, sp
 8006432:	f000 f95f 	bl	80066f4 <_fstat_r>
 8006436:	2800      	cmp	r0, #0
 8006438:	dbf1      	blt.n	800641e <__swhatbuf_r+0x12>
 800643a:	9a01      	ldr	r2, [sp, #4]
 800643c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006440:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006444:	425a      	negs	r2, r3
 8006446:	415a      	adcs	r2, r3
 8006448:	602a      	str	r2, [r5, #0]
 800644a:	e7ee      	b.n	800642a <__swhatbuf_r+0x1e>
 800644c:	2340      	movs	r3, #64	; 0x40
 800644e:	2000      	movs	r0, #0
 8006450:	6023      	str	r3, [r4, #0]
 8006452:	b016      	add	sp, #88	; 0x58
 8006454:	bd70      	pop	{r4, r5, r6, pc}
	...

08006458 <__smakebuf_r>:
 8006458:	898b      	ldrh	r3, [r1, #12]
 800645a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800645c:	079d      	lsls	r5, r3, #30
 800645e:	4606      	mov	r6, r0
 8006460:	460c      	mov	r4, r1
 8006462:	d507      	bpl.n	8006474 <__smakebuf_r+0x1c>
 8006464:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006468:	6023      	str	r3, [r4, #0]
 800646a:	6123      	str	r3, [r4, #16]
 800646c:	2301      	movs	r3, #1
 800646e:	6163      	str	r3, [r4, #20]
 8006470:	b002      	add	sp, #8
 8006472:	bd70      	pop	{r4, r5, r6, pc}
 8006474:	466a      	mov	r2, sp
 8006476:	ab01      	add	r3, sp, #4
 8006478:	f7ff ffc8 	bl	800640c <__swhatbuf_r>
 800647c:	9900      	ldr	r1, [sp, #0]
 800647e:	4605      	mov	r5, r0
 8006480:	4630      	mov	r0, r6
 8006482:	f7ff f877 	bl	8005574 <_malloc_r>
 8006486:	b948      	cbnz	r0, 800649c <__smakebuf_r+0x44>
 8006488:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800648c:	059a      	lsls	r2, r3, #22
 800648e:	d4ef      	bmi.n	8006470 <__smakebuf_r+0x18>
 8006490:	f023 0303 	bic.w	r3, r3, #3
 8006494:	f043 0302 	orr.w	r3, r3, #2
 8006498:	81a3      	strh	r3, [r4, #12]
 800649a:	e7e3      	b.n	8006464 <__smakebuf_r+0xc>
 800649c:	4b0d      	ldr	r3, [pc, #52]	; (80064d4 <__smakebuf_r+0x7c>)
 800649e:	62b3      	str	r3, [r6, #40]	; 0x28
 80064a0:	89a3      	ldrh	r3, [r4, #12]
 80064a2:	6020      	str	r0, [r4, #0]
 80064a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064a8:	81a3      	strh	r3, [r4, #12]
 80064aa:	9b00      	ldr	r3, [sp, #0]
 80064ac:	6120      	str	r0, [r4, #16]
 80064ae:	6163      	str	r3, [r4, #20]
 80064b0:	9b01      	ldr	r3, [sp, #4]
 80064b2:	b15b      	cbz	r3, 80064cc <__smakebuf_r+0x74>
 80064b4:	4630      	mov	r0, r6
 80064b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064ba:	f000 f92d 	bl	8006718 <_isatty_r>
 80064be:	b128      	cbz	r0, 80064cc <__smakebuf_r+0x74>
 80064c0:	89a3      	ldrh	r3, [r4, #12]
 80064c2:	f023 0303 	bic.w	r3, r3, #3
 80064c6:	f043 0301 	orr.w	r3, r3, #1
 80064ca:	81a3      	strh	r3, [r4, #12]
 80064cc:	89a0      	ldrh	r0, [r4, #12]
 80064ce:	4305      	orrs	r5, r0
 80064d0:	81a5      	strh	r5, [r4, #12]
 80064d2:	e7cd      	b.n	8006470 <__smakebuf_r+0x18>
 80064d4:	08006265 	.word	0x08006265

080064d8 <memchr>:
 80064d8:	4603      	mov	r3, r0
 80064da:	b510      	push	{r4, lr}
 80064dc:	b2c9      	uxtb	r1, r1
 80064de:	4402      	add	r2, r0
 80064e0:	4293      	cmp	r3, r2
 80064e2:	4618      	mov	r0, r3
 80064e4:	d101      	bne.n	80064ea <memchr+0x12>
 80064e6:	2000      	movs	r0, #0
 80064e8:	e003      	b.n	80064f2 <memchr+0x1a>
 80064ea:	7804      	ldrb	r4, [r0, #0]
 80064ec:	3301      	adds	r3, #1
 80064ee:	428c      	cmp	r4, r1
 80064f0:	d1f6      	bne.n	80064e0 <memchr+0x8>
 80064f2:	bd10      	pop	{r4, pc}

080064f4 <memmove>:
 80064f4:	4288      	cmp	r0, r1
 80064f6:	b510      	push	{r4, lr}
 80064f8:	eb01 0402 	add.w	r4, r1, r2
 80064fc:	d902      	bls.n	8006504 <memmove+0x10>
 80064fe:	4284      	cmp	r4, r0
 8006500:	4623      	mov	r3, r4
 8006502:	d807      	bhi.n	8006514 <memmove+0x20>
 8006504:	1e43      	subs	r3, r0, #1
 8006506:	42a1      	cmp	r1, r4
 8006508:	d008      	beq.n	800651c <memmove+0x28>
 800650a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800650e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006512:	e7f8      	b.n	8006506 <memmove+0x12>
 8006514:	4601      	mov	r1, r0
 8006516:	4402      	add	r2, r0
 8006518:	428a      	cmp	r2, r1
 800651a:	d100      	bne.n	800651e <memmove+0x2a>
 800651c:	bd10      	pop	{r4, pc}
 800651e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006522:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006526:	e7f7      	b.n	8006518 <memmove+0x24>

08006528 <__malloc_lock>:
 8006528:	4801      	ldr	r0, [pc, #4]	; (8006530 <__malloc_lock+0x8>)
 800652a:	f7ff bf6d 	b.w	8006408 <__retarget_lock_acquire_recursive>
 800652e:	bf00      	nop
 8006530:	20000358 	.word	0x20000358

08006534 <__malloc_unlock>:
 8006534:	4801      	ldr	r0, [pc, #4]	; (800653c <__malloc_unlock+0x8>)
 8006536:	f7ff bf68 	b.w	800640a <__retarget_lock_release_recursive>
 800653a:	bf00      	nop
 800653c:	20000358 	.word	0x20000358

08006540 <_realloc_r>:
 8006540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006544:	4680      	mov	r8, r0
 8006546:	4614      	mov	r4, r2
 8006548:	460e      	mov	r6, r1
 800654a:	b921      	cbnz	r1, 8006556 <_realloc_r+0x16>
 800654c:	4611      	mov	r1, r2
 800654e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006552:	f7ff b80f 	b.w	8005574 <_malloc_r>
 8006556:	b92a      	cbnz	r2, 8006564 <_realloc_r+0x24>
 8006558:	f7fe ffa4 	bl	80054a4 <_free_r>
 800655c:	4625      	mov	r5, r4
 800655e:	4628      	mov	r0, r5
 8006560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006564:	f000 f8fa 	bl	800675c <_malloc_usable_size_r>
 8006568:	4284      	cmp	r4, r0
 800656a:	4607      	mov	r7, r0
 800656c:	d802      	bhi.n	8006574 <_realloc_r+0x34>
 800656e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006572:	d812      	bhi.n	800659a <_realloc_r+0x5a>
 8006574:	4621      	mov	r1, r4
 8006576:	4640      	mov	r0, r8
 8006578:	f7fe fffc 	bl	8005574 <_malloc_r>
 800657c:	4605      	mov	r5, r0
 800657e:	2800      	cmp	r0, #0
 8006580:	d0ed      	beq.n	800655e <_realloc_r+0x1e>
 8006582:	42bc      	cmp	r4, r7
 8006584:	4622      	mov	r2, r4
 8006586:	4631      	mov	r1, r6
 8006588:	bf28      	it	cs
 800658a:	463a      	movcs	r2, r7
 800658c:	f7fe feaa 	bl	80052e4 <memcpy>
 8006590:	4631      	mov	r1, r6
 8006592:	4640      	mov	r0, r8
 8006594:	f7fe ff86 	bl	80054a4 <_free_r>
 8006598:	e7e1      	b.n	800655e <_realloc_r+0x1e>
 800659a:	4635      	mov	r5, r6
 800659c:	e7df      	b.n	800655e <_realloc_r+0x1e>

0800659e <_raise_r>:
 800659e:	291f      	cmp	r1, #31
 80065a0:	b538      	push	{r3, r4, r5, lr}
 80065a2:	4604      	mov	r4, r0
 80065a4:	460d      	mov	r5, r1
 80065a6:	d904      	bls.n	80065b2 <_raise_r+0x14>
 80065a8:	2316      	movs	r3, #22
 80065aa:	6003      	str	r3, [r0, #0]
 80065ac:	f04f 30ff 	mov.w	r0, #4294967295
 80065b0:	bd38      	pop	{r3, r4, r5, pc}
 80065b2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80065b4:	b112      	cbz	r2, 80065bc <_raise_r+0x1e>
 80065b6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80065ba:	b94b      	cbnz	r3, 80065d0 <_raise_r+0x32>
 80065bc:	4620      	mov	r0, r4
 80065be:	f000 f831 	bl	8006624 <_getpid_r>
 80065c2:	462a      	mov	r2, r5
 80065c4:	4601      	mov	r1, r0
 80065c6:	4620      	mov	r0, r4
 80065c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80065cc:	f000 b818 	b.w	8006600 <_kill_r>
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	d00a      	beq.n	80065ea <_raise_r+0x4c>
 80065d4:	1c59      	adds	r1, r3, #1
 80065d6:	d103      	bne.n	80065e0 <_raise_r+0x42>
 80065d8:	2316      	movs	r3, #22
 80065da:	6003      	str	r3, [r0, #0]
 80065dc:	2001      	movs	r0, #1
 80065de:	e7e7      	b.n	80065b0 <_raise_r+0x12>
 80065e0:	2400      	movs	r4, #0
 80065e2:	4628      	mov	r0, r5
 80065e4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80065e8:	4798      	blx	r3
 80065ea:	2000      	movs	r0, #0
 80065ec:	e7e0      	b.n	80065b0 <_raise_r+0x12>
	...

080065f0 <raise>:
 80065f0:	4b02      	ldr	r3, [pc, #8]	; (80065fc <raise+0xc>)
 80065f2:	4601      	mov	r1, r0
 80065f4:	6818      	ldr	r0, [r3, #0]
 80065f6:	f7ff bfd2 	b.w	800659e <_raise_r>
 80065fa:	bf00      	nop
 80065fc:	200000c8 	.word	0x200000c8

08006600 <_kill_r>:
 8006600:	b538      	push	{r3, r4, r5, lr}
 8006602:	2300      	movs	r3, #0
 8006604:	4d06      	ldr	r5, [pc, #24]	; (8006620 <_kill_r+0x20>)
 8006606:	4604      	mov	r4, r0
 8006608:	4608      	mov	r0, r1
 800660a:	4611      	mov	r1, r2
 800660c:	602b      	str	r3, [r5, #0]
 800660e:	f7fb fd30 	bl	8002072 <_kill>
 8006612:	1c43      	adds	r3, r0, #1
 8006614:	d102      	bne.n	800661c <_kill_r+0x1c>
 8006616:	682b      	ldr	r3, [r5, #0]
 8006618:	b103      	cbz	r3, 800661c <_kill_r+0x1c>
 800661a:	6023      	str	r3, [r4, #0]
 800661c:	bd38      	pop	{r3, r4, r5, pc}
 800661e:	bf00      	nop
 8006620:	2000035c 	.word	0x2000035c

08006624 <_getpid_r>:
 8006624:	f7fb bd1e 	b.w	8002064 <_getpid>

08006628 <__sread>:
 8006628:	b510      	push	{r4, lr}
 800662a:	460c      	mov	r4, r1
 800662c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006630:	f000 f89c 	bl	800676c <_read_r>
 8006634:	2800      	cmp	r0, #0
 8006636:	bfab      	itete	ge
 8006638:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800663a:	89a3      	ldrhlt	r3, [r4, #12]
 800663c:	181b      	addge	r3, r3, r0
 800663e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006642:	bfac      	ite	ge
 8006644:	6563      	strge	r3, [r4, #84]	; 0x54
 8006646:	81a3      	strhlt	r3, [r4, #12]
 8006648:	bd10      	pop	{r4, pc}

0800664a <__swrite>:
 800664a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800664e:	461f      	mov	r7, r3
 8006650:	898b      	ldrh	r3, [r1, #12]
 8006652:	4605      	mov	r5, r0
 8006654:	05db      	lsls	r3, r3, #23
 8006656:	460c      	mov	r4, r1
 8006658:	4616      	mov	r6, r2
 800665a:	d505      	bpl.n	8006668 <__swrite+0x1e>
 800665c:	2302      	movs	r3, #2
 800665e:	2200      	movs	r2, #0
 8006660:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006664:	f000 f868 	bl	8006738 <_lseek_r>
 8006668:	89a3      	ldrh	r3, [r4, #12]
 800666a:	4632      	mov	r2, r6
 800666c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006670:	81a3      	strh	r3, [r4, #12]
 8006672:	4628      	mov	r0, r5
 8006674:	463b      	mov	r3, r7
 8006676:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800667a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800667e:	f000 b817 	b.w	80066b0 <_write_r>

08006682 <__sseek>:
 8006682:	b510      	push	{r4, lr}
 8006684:	460c      	mov	r4, r1
 8006686:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800668a:	f000 f855 	bl	8006738 <_lseek_r>
 800668e:	1c43      	adds	r3, r0, #1
 8006690:	89a3      	ldrh	r3, [r4, #12]
 8006692:	bf15      	itete	ne
 8006694:	6560      	strne	r0, [r4, #84]	; 0x54
 8006696:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800669a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800669e:	81a3      	strheq	r3, [r4, #12]
 80066a0:	bf18      	it	ne
 80066a2:	81a3      	strhne	r3, [r4, #12]
 80066a4:	bd10      	pop	{r4, pc}

080066a6 <__sclose>:
 80066a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066aa:	f000 b813 	b.w	80066d4 <_close_r>
	...

080066b0 <_write_r>:
 80066b0:	b538      	push	{r3, r4, r5, lr}
 80066b2:	4604      	mov	r4, r0
 80066b4:	4608      	mov	r0, r1
 80066b6:	4611      	mov	r1, r2
 80066b8:	2200      	movs	r2, #0
 80066ba:	4d05      	ldr	r5, [pc, #20]	; (80066d0 <_write_r+0x20>)
 80066bc:	602a      	str	r2, [r5, #0]
 80066be:	461a      	mov	r2, r3
 80066c0:	f7fb fd0e 	bl	80020e0 <_write>
 80066c4:	1c43      	adds	r3, r0, #1
 80066c6:	d102      	bne.n	80066ce <_write_r+0x1e>
 80066c8:	682b      	ldr	r3, [r5, #0]
 80066ca:	b103      	cbz	r3, 80066ce <_write_r+0x1e>
 80066cc:	6023      	str	r3, [r4, #0]
 80066ce:	bd38      	pop	{r3, r4, r5, pc}
 80066d0:	2000035c 	.word	0x2000035c

080066d4 <_close_r>:
 80066d4:	b538      	push	{r3, r4, r5, lr}
 80066d6:	2300      	movs	r3, #0
 80066d8:	4d05      	ldr	r5, [pc, #20]	; (80066f0 <_close_r+0x1c>)
 80066da:	4604      	mov	r4, r0
 80066dc:	4608      	mov	r0, r1
 80066de:	602b      	str	r3, [r5, #0]
 80066e0:	f7fb fd1a 	bl	8002118 <_close>
 80066e4:	1c43      	adds	r3, r0, #1
 80066e6:	d102      	bne.n	80066ee <_close_r+0x1a>
 80066e8:	682b      	ldr	r3, [r5, #0]
 80066ea:	b103      	cbz	r3, 80066ee <_close_r+0x1a>
 80066ec:	6023      	str	r3, [r4, #0]
 80066ee:	bd38      	pop	{r3, r4, r5, pc}
 80066f0:	2000035c 	.word	0x2000035c

080066f4 <_fstat_r>:
 80066f4:	b538      	push	{r3, r4, r5, lr}
 80066f6:	2300      	movs	r3, #0
 80066f8:	4d06      	ldr	r5, [pc, #24]	; (8006714 <_fstat_r+0x20>)
 80066fa:	4604      	mov	r4, r0
 80066fc:	4608      	mov	r0, r1
 80066fe:	4611      	mov	r1, r2
 8006700:	602b      	str	r3, [r5, #0]
 8006702:	f7fb fd14 	bl	800212e <_fstat>
 8006706:	1c43      	adds	r3, r0, #1
 8006708:	d102      	bne.n	8006710 <_fstat_r+0x1c>
 800670a:	682b      	ldr	r3, [r5, #0]
 800670c:	b103      	cbz	r3, 8006710 <_fstat_r+0x1c>
 800670e:	6023      	str	r3, [r4, #0]
 8006710:	bd38      	pop	{r3, r4, r5, pc}
 8006712:	bf00      	nop
 8006714:	2000035c 	.word	0x2000035c

08006718 <_isatty_r>:
 8006718:	b538      	push	{r3, r4, r5, lr}
 800671a:	2300      	movs	r3, #0
 800671c:	4d05      	ldr	r5, [pc, #20]	; (8006734 <_isatty_r+0x1c>)
 800671e:	4604      	mov	r4, r0
 8006720:	4608      	mov	r0, r1
 8006722:	602b      	str	r3, [r5, #0]
 8006724:	f7fb fd12 	bl	800214c <_isatty>
 8006728:	1c43      	adds	r3, r0, #1
 800672a:	d102      	bne.n	8006732 <_isatty_r+0x1a>
 800672c:	682b      	ldr	r3, [r5, #0]
 800672e:	b103      	cbz	r3, 8006732 <_isatty_r+0x1a>
 8006730:	6023      	str	r3, [r4, #0]
 8006732:	bd38      	pop	{r3, r4, r5, pc}
 8006734:	2000035c 	.word	0x2000035c

08006738 <_lseek_r>:
 8006738:	b538      	push	{r3, r4, r5, lr}
 800673a:	4604      	mov	r4, r0
 800673c:	4608      	mov	r0, r1
 800673e:	4611      	mov	r1, r2
 8006740:	2200      	movs	r2, #0
 8006742:	4d05      	ldr	r5, [pc, #20]	; (8006758 <_lseek_r+0x20>)
 8006744:	602a      	str	r2, [r5, #0]
 8006746:	461a      	mov	r2, r3
 8006748:	f7fb fd0a 	bl	8002160 <_lseek>
 800674c:	1c43      	adds	r3, r0, #1
 800674e:	d102      	bne.n	8006756 <_lseek_r+0x1e>
 8006750:	682b      	ldr	r3, [r5, #0]
 8006752:	b103      	cbz	r3, 8006756 <_lseek_r+0x1e>
 8006754:	6023      	str	r3, [r4, #0]
 8006756:	bd38      	pop	{r3, r4, r5, pc}
 8006758:	2000035c 	.word	0x2000035c

0800675c <_malloc_usable_size_r>:
 800675c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006760:	1f18      	subs	r0, r3, #4
 8006762:	2b00      	cmp	r3, #0
 8006764:	bfbc      	itt	lt
 8006766:	580b      	ldrlt	r3, [r1, r0]
 8006768:	18c0      	addlt	r0, r0, r3
 800676a:	4770      	bx	lr

0800676c <_read_r>:
 800676c:	b538      	push	{r3, r4, r5, lr}
 800676e:	4604      	mov	r4, r0
 8006770:	4608      	mov	r0, r1
 8006772:	4611      	mov	r1, r2
 8006774:	2200      	movs	r2, #0
 8006776:	4d05      	ldr	r5, [pc, #20]	; (800678c <_read_r+0x20>)
 8006778:	602a      	str	r2, [r5, #0]
 800677a:	461a      	mov	r2, r3
 800677c:	f7fb fc93 	bl	80020a6 <_read>
 8006780:	1c43      	adds	r3, r0, #1
 8006782:	d102      	bne.n	800678a <_read_r+0x1e>
 8006784:	682b      	ldr	r3, [r5, #0]
 8006786:	b103      	cbz	r3, 800678a <_read_r+0x1e>
 8006788:	6023      	str	r3, [r4, #0]
 800678a:	bd38      	pop	{r3, r4, r5, pc}
 800678c:	2000035c 	.word	0x2000035c

08006790 <_init>:
 8006790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006792:	bf00      	nop
 8006794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006796:	bc08      	pop	{r3}
 8006798:	469e      	mov	lr, r3
 800679a:	4770      	bx	lr

0800679c <_fini>:
 800679c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800679e:	bf00      	nop
 80067a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067a2:	bc08      	pop	{r3}
 80067a4:	469e      	mov	lr, r3
 80067a6:	4770      	bx	lr
