
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.045851                       # Number of seconds simulated
sim_ticks                                 45851153500                       # Number of ticks simulated
final_tick                               2917809189500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 243025                       # Simulator instruction rate (inst/s)
host_op_rate                                   255371                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26284899                       # Simulator tick rate (ticks/s)
host_mem_usage                                1004896                       # Number of bytes of host memory used
host_seconds                                  1744.39                       # Real time elapsed on the host
sim_insts                                   423930904                       # Number of instructions simulated
sim_ops                                     445466677                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.bytes_read::realview.clcd      2457600                       # Number of bytes read from this memory
system.realview.vram.bytes_read::total        2457600                       # Number of bytes read from this memory
system.realview.vram.num_reads::realview.clcd       307200                       # Number of read requests responded to by this memory
system.realview.vram.num_reads::total          307200                       # Number of read requests responded to by this memory
system.realview.vram.bw_read::realview.clcd     53599524                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_read::total          53599524                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_total::realview.clcd     53599524                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::total         53599524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker        17536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst       124864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      1545664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker        17536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker         8704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       385600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      1422208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker         7552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker         3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        93632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       648896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker         4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker         3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        88832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       516288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher     11202432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16094976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       124864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       385600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        93632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        88832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        693440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7272640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7272640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker          274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        24151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker          274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker          136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         6025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        22222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker          118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker           52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         1463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        10139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker           77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker           53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         8067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher       175038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              251484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        113635                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             113635                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker       382455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        58624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst      2723247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     33710471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       382455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker       189832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      8409821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     31017933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       164707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        72583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2042086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     14152228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       107478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        73979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1937399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     11260087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     244321705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst              6979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data              4187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst              4187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data              4187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             351026632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      2723247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      8409821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2042086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1937399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst         6979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst         4187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15123720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       158614112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            158614112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       158614112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker       382455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        58624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      2723247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     33710471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       382455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker       189832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      8409821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     31017933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       164707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        72583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2042086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     14152228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       107478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        73979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1937399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     11260087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    244321705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst             6979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data             4187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst             4187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data             4187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            509640744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      251473                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113635                       # Number of write requests accepted
system.mem_ctrls.readBursts                    251473                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113635                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16077248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7270720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16094272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7272640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    266                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         8316                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7181                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   45851131500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                251473                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113635                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   70685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   28358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   16689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   13902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   11435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    8292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   4168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       138731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    168.282388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.161275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.388673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        83444     60.15%     60.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29320     21.13%     81.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10303      7.43%     88.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4481      3.23%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3060      2.21%     94.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1905      1.37%     95.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1235      0.89%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          977      0.70%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4006      2.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       138731                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.197291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.342818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    230.418161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         6938     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6939                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.371956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.346217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.969035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5876     84.68%     84.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               78      1.12%     85.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              666      9.60%     95.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              202      2.91%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.91%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               31      0.45%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.19%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6939                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  12862769487                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             17572900737                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1256035000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     51203.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69953.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       350.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       158.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    351.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    158.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   187833                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38238                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                33.65                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     125582.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    61.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    23170477274                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1530880000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     21144501226                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0               514911600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1               533501640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0               280953750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1               291097125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0              979032600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1              979235400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0             360631440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1             375321600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0          2994401280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1          2994401280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         12813923475                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         13172752440                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0         16267136250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1         15952374000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0           34210990395                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1           34298683485                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           746.220265                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           748.133053                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq             778402                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            778402                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               479                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              479                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           267729                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           319081                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           12608                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6638                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          19246                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           23                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           122354                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          122354                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       176927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       409089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side         6892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        42335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       396149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       416243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side        15758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        58593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        83452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       175525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side         4983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        21387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        75596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       119647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side         5927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        22418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2030921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      5661632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     16196128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side         8912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        71584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     12676736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     15569388                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side        21860                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        91100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2670464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      6441572                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side         6380                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        36444                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2419072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      4323148                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side         7608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        38024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               66240052                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          396901                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1513160                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           23.210871                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.407927                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23               1194079     78.91%     78.91% # Request fanout histogram
system.tol2bus.snoop_fanout::24                319081     21.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             23                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             24                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1513160                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          869600293                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         133075261                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         229529079                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4673988                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          24532114                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         298101309                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         249897488                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          10320728                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          35891904                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         62858066                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        105649861                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          3401235                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         12335650                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy         56963304                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy         72595197                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          4040484                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         12963663                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.membus.trans_dist::ReadReq              241384                       # Transaction distribution
system.membus.trans_dist::ReadResp             241377                       # Transaction distribution
system.membus.trans_dist::WriteReq                479                       # Transaction distribution
system.membus.trans_dist::WriteResp               479                       # Transaction distribution
system.membus.trans_dist::Writeback            113635                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13256                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           6350                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            8316                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12388                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11094                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         1036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       645818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       648758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 648758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         2072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23367360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23372668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23372668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            12584                       # Total snoops (count)
system.membus.snoop_fanout::samples            386022                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  386022    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              386022                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1393485                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              884992                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          1336609422                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2320540579                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              5.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       24972972                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     16038994                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       834347                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     10968681                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        9348083                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    85.225224                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        3844075                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       104400                       # Number of incorrect RAS predictions.
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits            10091641                       # DTB read hits
system.switch_cpus0.dtb.read_misses             17718                       # DTB read misses
system.switch_cpus0.dtb.write_hits            5770268                       # DTB write hits
system.switch_cpus0.dtb.write_misses             5703                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   4                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid         7394                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid            105                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries            1002                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults               60                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults           454                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults              289                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses        10109359                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses        5775971                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                 15861909                       # DTB hits
system.switch_cpus0.dtb.misses                  23421                       # DTB misses
system.switch_cpus0.dtb.accesses             15885330                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.inst_hits            47163641                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              2399                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   4                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid         7394                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid            105                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries             695                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults             2172                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses        47166040                       # ITB inst accesses
system.switch_cpus0.itb.hits                 47163641                       # DTB hits
system.switch_cpus0.itb.misses                   2399                       # DTB misses
system.switch_cpus0.itb.accesses             47166040                       # DTB accesses
system.switch_cpus0.numCycles                87273461                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles      1994834                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             143134373                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           24972972                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     13192158                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             83518545                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1732388                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles             28955                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles         2604                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        80062                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       396380                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles         5383                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         47161371                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        24136                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes            506                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86892957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.751564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.125248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        11671538     13.43%     13.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        33471825     38.52%     51.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         6522027      7.51%     59.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        35227567     40.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86892957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.286146                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.640068                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         7152657                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     17236063                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         55867181                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles      5798722                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        838329                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4333686                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        32694                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140980135                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts      3594361                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        838329                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        12449862                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6317876                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4115544                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         56224135                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      6947206                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     137387997                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts      1620740                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      2441370                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1833049                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         77814                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        583742                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    181031882                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    635922996                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    184817501                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         2545                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    158701024                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        22330843                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       183323                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       153674                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         10799700                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     10784787                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      6682541                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       974445                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1185077                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         135293915                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       404543                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        125819035                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      1542193                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15277268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     50855618                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        70442                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86892957                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.447977                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.948028                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     19054022     21.93%     21.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18449496     21.23%     43.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     41457635     47.71%     90.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7273236      8.37%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       658279      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5          289      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86892957                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       30533120     82.79%     82.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult           423      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     82.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       4167851     11.30%     94.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      2176822      5.90%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass         9283      0.01%      0.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    108144003     85.95%     85.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       836106      0.66%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          269      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     86.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     10800387      8.58%     95.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      6028987      4.79%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     125819035                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.441664                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt           36878216                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.293105                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    376942093                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    150976946                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124526609                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         9343                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         3468                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         2656                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     162681861                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           6107                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       642127                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1256258                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          627                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         4746                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       828926                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       238637                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        31686                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        838329                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1540977                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        37983                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    135726231                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     10784787                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      6682541                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       240463                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6586                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        25364                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         4746                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       621241                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       296290                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       917531                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    125002852                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     10492772                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       792782                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                27773                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            16431887                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20399489                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           5939115                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.432312                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124577749                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124529265                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         91489851                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        234478559                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.426886                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.390184                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts     13600097                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       334101                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       806482                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     84782432                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.419608                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.503843                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     24945369     29.42%     29.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     27664611     32.63%     62.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     18367484     21.66%     83.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7685283      9.06%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2866895      3.38%     96.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       954583      1.13%     97.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       667168      0.79%     98.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       389439      0.46%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1241600      1.46%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     84782432                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    113164713                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     120357804                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              15382141                       # Number of memory references committed
system.switch_cpus0.commit.loads              9528527                       # Number of loads committed
system.switch_cpus0.commit.membars             142114                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          19651948                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              2656                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        107929578                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      3089883                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    104143030     86.53%     86.53% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult       832364      0.69%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          269      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead      9528527      7.92%     95.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite      5853614      4.86%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    120357804                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events      1241600                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           217233768                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          270018960                       # The number of ROB writes
system.switch_cpus0.timesIdled                  19582                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 380504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles             4428831                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          113143754                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            120336845                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.771350                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.771350                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.296428                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.296428                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       155236350                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       85688314                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2001                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            1168                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads        404637564                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        78138880                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads      167772311                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        223754                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       22247552                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     14449115                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       868624                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      9878156                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        8290243                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    83.925006                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        3320615                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect        97359                       # Number of incorrect RAS predictions.
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits             7805169                       # DTB read hits
system.switch_cpus1.dtb.read_misses             24040                       # DTB read misses
system.switch_cpus1.dtb.write_hits            4774429                       # DTB write hits
system.switch_cpus1.dtb.write_misses             8100                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   4                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid         7394                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid            105                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            2388                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults              119                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults           705                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults              908                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses         7829209                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses        4782529                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                 12579598                       # DTB hits
system.switch_cpus1.dtb.misses                  32140                       # DTB misses
system.switch_cpus1.dtb.accesses             12611738                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.inst_hits            41557038                       # ITB inst hits
system.switch_cpus1.itb.inst_misses              5307                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   4                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid         7394                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid            105                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            1639                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             2025                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses        41562345                       # ITB inst accesses
system.switch_cpus1.itb.hits                 41557038                       # DTB hits
system.switch_cpus1.itb.misses                   5307                       # DTB misses
system.switch_cpus1.itb.accesses             41562345                       # DTB accesses
system.switch_cpus1.numCycles                80250382                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles      3487921                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127485690                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22247552                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11610858                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             73628977                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1856384                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles             67593                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         5800                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        82518                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       818393                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles        15092                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         41554657                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        54548                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           1171                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     79034486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.717794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.146133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        12359748     15.64%     15.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        29130597     36.86%     52.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         5998048      7.59%     60.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        31546093     39.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     79034486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.277227                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.588599                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         7863981                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     15220357                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         50198776                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles      4887659                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        863703                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3821551                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        70267                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     123759733                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts      3753935                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        863703                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        12827074                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3393765                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5437765                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         50030607                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      6481564                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     120113053                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts      1575004                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1941470                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1667375                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         91822                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       1199409                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    159891289                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    556347014                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    162591702                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         9184                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    137957431                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        21933858                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts       251287                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       204200                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9268600                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      8507459                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      5600571                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       979122                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1220788                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         117814446                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       592430                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        108896604                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued      1459937                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15213609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48380432                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       163379                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     79034486                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.377837                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.947834                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     19402112     24.55%     24.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16808434     21.27%     45.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     36753151     46.50%     92.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5701704      7.21%     99.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       368669      0.47%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5          416      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     79034486                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       26820323     84.95%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult           166      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2884548      9.14%     94.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1866419      5.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass        16489      0.02%      0.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     94822964     87.08%     87.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       727841      0.67%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd           12      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            7      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          826      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      8390313      7.70%     95.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4938152      4.53%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     108896604                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.356961                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           31571456                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.289921                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    329827141                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    133613779                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    107534605                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        31946                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes        11407                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         9463                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140430651                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses          20920                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       572676                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1395039                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          812                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         4819                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       886026                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads       114024                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        84751                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        863703                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1583240                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        43294                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    118468584                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      8507459                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      5600571                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       387152                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7028                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        28345                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         4819                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       593725                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       326816                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       920541                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    107985197                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      8055264                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       879309                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                61708                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            12886770                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17498609                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4831506                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.345604                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             107621470                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            107544068                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78987499                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        205111113                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.340107                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.385096                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts     13428510                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       429051                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       804135                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76924143                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.340232                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.397067                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     23608445     30.69%     30.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25308682     32.90%     63.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     16451371     21.39%     84.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6679674      8.68%     93.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2642572      3.44%     97.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       780332      1.01%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       528686      0.69%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       193382      0.25%     99.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       730999      0.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76924143                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97319060                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     103096176                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              11826965                       # Number of memory references committed
system.switch_cpus1.commit.loads              7112420                       # Number of loads committed
system.switch_cpus1.commit.membars             167674                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16673010                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              9456                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         92334045                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2554621                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu     90543349     87.82%     87.82% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult       725036      0.70%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc          826      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead      7112420      6.90%     95.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite      4714545      4.57%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    103096176                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events       730999                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           192195361                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          235144004                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1215896                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            10618182                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts           97270512                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            103047628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.825023                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.825023                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.212088                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.212088                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       135128472                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       73959707                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             7674                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            2860                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads        346600852                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        69669407                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads      148418004                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        296369                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       23742144                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     15161233                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       828906                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      8986876                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        8510820                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    94.702764                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        3728859                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect        84407                       # Number of incorrect RAS predictions.
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits             6249613                       # DTB read hits
system.switch_cpus2.dtb.read_misses              6987                       # DTB read misses
system.switch_cpus2.dtb.write_hits            3483985                       # DTB write hits
system.switch_cpus2.dtb.write_misses             3067                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   4                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid         7394                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid            105                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries            1267                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                3                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults           483                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              411                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses         6256600                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses        3487052                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                  9733598                       # DTB hits
system.switch_cpus2.dtb.misses                  10054                       # DTB misses
system.switch_cpus2.dtb.accesses              9743652                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.inst_hits            45885359                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              1737                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   4                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid         7394                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid            105                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries             741                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults              565                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses        45887096                       # ITB inst accesses
system.switch_cpus2.itb.hits                 45885359                       # DTB hits
system.switch_cpus2.itb.misses                   1737                       # DTB misses
system.switch_cpus2.itb.accesses             45887096                       # DTB accesses
system.switch_cpus2.numCycles                78951176                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles      1412887                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             139728320                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23742144                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12239679                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             76043673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1702406                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             25133                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles         2543                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        29351                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       272857                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles         2646                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         45884680                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes         9880                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes            313                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     78640293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.854686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.068520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         6151292      7.82%      7.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        32983337     41.94%     49.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         5647245      7.18%     56.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        33858419     43.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     78640293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.300719                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.769807                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         6120350                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     10911066                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         55627885                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      5141654                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        839337                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4254391                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        16172                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     135221263                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts      3655562                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        839337                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        11056782                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2397836                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2483726                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         55734488                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      6128123                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     131582098                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts      1676547                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1592767                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2048151                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         27505                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        685045                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    179440211                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    611318630                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    182248967                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         2419                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    155732746                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        23707465                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        97111                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        82074                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9109829                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      6802024                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4262974                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       625340                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       919882                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         129589264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       308122                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        119088269                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      1681339                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     16132764                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     54576468                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       100708                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     78640293                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.514342                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.874930                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     13867571     17.63%     17.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16602935     21.11%     38.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     42288144     53.77%     92.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5617774      7.14%     99.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       263621      0.34%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          248      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     78640293                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       32132227     90.65%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult           110      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2164076      6.11%     96.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1149726      3.24%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass         9073      0.01%      0.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    107829573     90.55%     90.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       894514      0.75%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd           14      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          304      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     91.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      6777784      5.69%     97.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3577007      3.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     119088269                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.508379                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           35446139                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.297646                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    353935539                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    146028053                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    117964414                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads         8770                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         3374                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         2480                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     154519641                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           5694                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       370739                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1106807                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          588                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1298                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       807330                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       135669                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        44459                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        839337                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1576017                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        20517                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    129899274                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      6802024                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4262974                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       210019                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4748                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        12040                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1298                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       636183                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       297373                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       933556                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    118328671                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      6505156                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       749573                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                 1888                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            10004647                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19161303                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3499491                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.498758                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             118006526                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            117966894                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90384150                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        242664466                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.494175                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372466                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts     14255817                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       207414                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       817040                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76462272                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.487087                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.329986                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     16808692     21.98%     21.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     27755742     36.30%     58.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     19326778     25.28%     83.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      7763662     10.15%     93.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2731252      3.57%     97.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       788886      1.03%     98.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       512983      0.67%     98.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       135808      0.18%     99.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       638469      0.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76462272                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    109229464                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     113706028                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               9150861                       # Number of memory references committed
system.switch_cpus2.commit.loads              5695217                       # Number of loads committed
system.switch_cpus2.commit.membars              86112                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18406696                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              2480                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        102329638                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2958229                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    103663974     91.17%     91.17% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       890889      0.78%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc          304      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead      5695217      5.01%     96.96% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      3455644      3.04%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    113706028                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       638469                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           203570500                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          258096775                       # The number of ROB writes
system.switch_cpus2.timesIdled                  11242                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 310883                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            12423104                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          109228671                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            113705235                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.722806                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.722806                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.383496                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.383496                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       150095931                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       82210524                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             1880                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            1008                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads        373507475                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        79274038                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads      145195239                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        127819                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       22720665                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     14505078                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       801512                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      8612858                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        8133201                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    94.430919                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        3553667                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect        93935                       # Number of incorrect RAS predictions.
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits             6207819                       # DTB read hits
system.switch_cpus3.dtb.read_misses              7092                       # DTB read misses
system.switch_cpus3.dtb.write_hits            3282313                       # DTB write hits
system.switch_cpus3.dtb.write_misses             2784                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   4                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid         7394                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid            105                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries             963                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults               15                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults           382                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults              311                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses         6214911                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses        3285097                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                  9490132                       # DTB hits
system.switch_cpus3.dtb.misses                   9876                       # DTB misses
system.switch_cpus3.dtb.accesses              9500008                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.inst_hits            43945585                       # ITB inst hits
system.switch_cpus3.itb.inst_misses              2055                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   4                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid         7394                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid            105                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries             607                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults              773                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses        43947640                       # ITB inst accesses
system.switch_cpus3.itb.hits                 43945585                       # DTB hits
system.switch_cpus3.itb.misses                   2055                       # DTB misses
system.switch_cpus3.itb.accesses             43947640                       # DTB accesses
system.switch_cpus3.numCycles                75119947                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles      1313712                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             133384221                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22720665                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11686868                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             72383823                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1636634                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles             26273                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles         2110                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        36135                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       245491                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles         3034                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         43944674                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         9816                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes            444                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     74828895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.858641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.063812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5626340      7.52%      7.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1        31499286     42.10%     49.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         5529032      7.39%     57.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        32174237     43.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     74828895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.302458                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.775617                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         5818145                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     10287699                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         53016665                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles      4900410                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        805975                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4070427                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        17161                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     128804516                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts      3516529                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        805975                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        10591417                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        2250642                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2440588                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         53054216                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      5686056                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     125328474                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts      1598087                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1687433                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1903702                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         23836                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        337736                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    171288261                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    582331865                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    173016818                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         1953                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    148836441                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        22451817                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        98071                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        83949                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8903420                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      6767250                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      4024415                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       808566                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       968503                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         123429879                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded       269211                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        113391214                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      1613771                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     15255652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     52191059                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        50539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     74828895                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.515340                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     0.870996                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     12965225     17.33%     17.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16155059     21.59%     38.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     40144376     53.65%     92.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      5309716      7.10%     99.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       254340      0.34%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5          179      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     74828895                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       30259842     90.39%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult           104      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     90.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2228009      6.66%     97.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       989466      2.96%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass         4588      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    102461546     90.36%     90.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       838047      0.74%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            1      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          256      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     91.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      6718634      5.93%     97.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3368142      2.97%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     113391214                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.509469                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           33477421                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.295238                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    336694012                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    138952659                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    112335591                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         8503                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         3226                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         2272                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     146858494                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           5553                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       552972                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1075510                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          500                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1170                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       774480                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads       123337                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        20953                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        805975                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1472533                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        17438                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    123702060                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      6767250                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      4024415                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts       162170                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4710                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         8771                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1170                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       614570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       285136                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       899706                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    112660426                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      6451198                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       720923                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 2970                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             9746740                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18328149                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3295542                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.499740                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             112372118                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            112337863                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         86043958                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        230070057                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.495447                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.373990                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts     13586847                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls       218672                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       789170                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     72747514                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.489789                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.336622                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     16050110     22.06%     22.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     26403048     36.29%     58.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     18220022     25.05%     83.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      7332857     10.08%     93.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      2766272      3.80%     97.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       742887      1.02%     98.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       484327      0.67%     98.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       132658      0.18%     99.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       615333      0.85%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     72747514                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    104289425                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     108378418                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               8941675                       # Number of memory references committed
system.switch_cpus3.commit.loads              5691740                       # Number of loads committed
system.switch_cpus3.commit.membars              96265                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17647851                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              2272                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         97390995                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2807110                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu     98601441     90.98%     90.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult       835046      0.77%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc          256      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead      5691740      5.25%     97.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite      3249935      3.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    108378418                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events       615333                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           193947323                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          246007370                       # The number of ROB writes
system.switch_cpus3.timesIdled                  10820                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 291052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            16582341                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          104287936                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            108376929                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.720313                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.720313                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.388286                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.388286                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       142652819                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       78222002                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             1362                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            1440                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads        356468599                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        75883546                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads      139152863                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes        134550                       # number of misc regfile writes
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.l2.prefetcher.prefetcher.num_hwpf_identified      3932442                       # number of hwpf identified
system.l2.prefetcher.prefetcher.num_hwpf_already_in_mshr       209402                       # number of hwpf that were already in mshr
system.l2.prefetcher.prefetcher.num_hwpf_already_in_cache      3410855                       # number of hwpf that were already in the cache
system.l2.prefetcher.prefetcher.num_hwpf_already_in_prefetcher        76961                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.prefetcher.num_hwpf_evicted            0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit        14395                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.prefetcher.num_hwpf_issued       220829                       # number of hwpf issued
system.l2.prefetcher.prefetcher.num_hwpf_span_page       499870                       # number of hwpf spanning a virtual page
system.l2.prefetcher.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.tags.replacements                    226457                       # number of replacements
system.l2.tags.tagsinuse                 30680.664624                       # Cycle average of tags in use
system.l2.tags.total_refs                      889499                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    258526                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.440656                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10394.241514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker    31.059576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     4.140009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   277.714544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1707.769574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker    48.441280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker    14.128982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   563.432273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  2467.961929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker    24.101508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker     1.863402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   133.831676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1143.102429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     5.505336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     2.301872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    91.606993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   899.885116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher 12866.174370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         1.716857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.518888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.127786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.038711                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.317207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.008475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.052117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.001478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.017195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.075316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.004084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.034885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.027462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.392644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.936300                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         16333                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            54                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         15682                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          791                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         3955                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3        11237                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1047                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7875                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6574                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.498444                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.001648                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.478577                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9248006                       # Number of tag accesses
system.l2.tags.data_accesses                  9248006                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.dtb.walker        17622                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker         2186                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.inst        85781                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        93723                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker        22499                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker         5326                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst       190191                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        80941                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker         8990                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker         1537                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        39864                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        27662                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker         9426                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker         1848                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst        36015                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        20866                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  644477                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           267729                       # number of Writeback hits
system.l2.Writeback_hits::total                267729                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          144                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          379                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          387                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          247                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1157                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           60                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           69                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           91                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           68                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                288                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        21186                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        46778                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        20944                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        11067                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 99975                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker        17622                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker         2186                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst        85781                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       114909                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker        22499                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         5326                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       190191                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       127719                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker         8990                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker         1537                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        39864                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        48606                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker         9426                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker         1848                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        36015                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        31933                       # number of demand (read+write) hits
system.l2.demand_hits::total                   744452                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker        17622                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker         2186                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst        85781                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       114909                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker        22499                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         5326                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       190191                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       127719                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker         8990                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker         1537                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        39864                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        48606                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker         9426                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker         1848                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        36015                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        31933                       # number of overall hits
system.l2.overall_hits::total                  744452                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker          274                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.inst         2677                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        25292                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker          276                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker          139                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         7880                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        19331                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker          121                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker           58                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         1862                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7067                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker           80                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker           54                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         1783                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         5885                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst                 5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 72833                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         1377                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         2590                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         1011                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         1065                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               6043                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          235                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           57                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           97                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           79                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              468                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         3415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         4995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         4554                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         3009                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu0.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15975                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker          274                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst         2677                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        28707                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker          276                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker          139                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         7880                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        24326                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker          121                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker           58                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         1862                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        11621                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker           80                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker           54                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1783                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         8894                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::total                  88808                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker          274                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst         2677                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        28707                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker          276                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker          139                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         7880                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        24326                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker          121                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker           58                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         1862                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        11621                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker           80                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker           54                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1783                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         8894                       # number of overall misses
system.l2.overall_misses::cpu0.inst                 5                       # number of overall misses
system.l2.overall_misses::cpu0.data                 3                       # number of overall misses
system.l2.overall_misses::cpu1.inst                 3                       # number of overall misses
system.l2.overall_misses::cpu1.data                 3                       # number of overall misses
system.l2.overall_misses::total                 88808                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker     30555243                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker      4000498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.inst    221045727                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2353816816                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker     26287996                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker     13134247                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    760999660                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1817214596                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker     12149247                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker      4920498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    190336714                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    692538906                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker      8303999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker      5450999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    171127480                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    549017938                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6860900564                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      1374921                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      2034388                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      1591418                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      1981410                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6982137                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       239988                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       342981                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       939961                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       564470                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2087400                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    317527914                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    401101180                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    417492513                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    281637296                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1417758903                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker     30555243                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker      4000498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    221045727                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2671344730                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker     26287996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker     13134247                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    760999660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2218315776                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker     12149247                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker      4920498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    190336714                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1110031419                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker      8303999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker      5450999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    171127480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    830655234                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8278659467                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker     30555243                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker      4000498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    221045727                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2671344730                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker     26287996                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker     13134247                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    760999660                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2218315776                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker     12149247                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker      4920498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    190336714                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1110031419                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker      8303999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker      5450999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    171127480                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    830655234                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8278659467                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker        17896                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker         2228                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.inst        88458                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data       119015                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker        22775                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker         5465                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       198071                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       100272                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker         9111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker         1595                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        41726                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        34729                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker         9506                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker         1902                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst        37798                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        26751                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst               5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              717310                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       267729                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            267729                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         1521                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         2969                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         1398                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         1312                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7200                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          295                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          126                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          188                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          147                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            756                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        24601                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        51773                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        25498                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        14076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            115950                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker        17896                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker         2228                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst        88458                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       143616                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker        22775                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         5465                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       198071                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       152045                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker         9111                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker         1595                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        41726                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        60227                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker         9506                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         1902                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        37798                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        40827                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               833260                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker        17896                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker         2228                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        88458                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       143616                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker        22775                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         5465                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       198071                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       152045                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker         9111                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker         1595                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        41726                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        60227                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker         9506                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         1902                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        37798                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        40827                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              833260                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.015311                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.018851                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.030263                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.212511                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.012119                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.025435                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.039784                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.192786                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.013281                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.036364                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.044624                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.203490                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.008416                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.028391                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.047172                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.219992                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.101536                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.905325                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.872348                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.723176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.811738                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.839306                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.796610                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.452381                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.515957                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.537415                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.619048                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.138815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.096479                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.178602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.213768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.137775                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.015311                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.018851                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.030263                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.199887                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.012119                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.025435                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.039784                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.159992                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.013281                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.036364                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.044624                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.192953                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.008416                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.028391                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.047172                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.217846                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.106579                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.015311                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.018851                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.030263                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.199887                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.012119                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.025435                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.039784                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.159992                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.013281                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.036364                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.044624                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.192953                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.008416                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.028391                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.047172                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.217846                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.106579                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 111515.485401                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 95249.952381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 82572.180426                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 93065.665665                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 95246.362319                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 94490.985612                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 96573.560914                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 94005.203869                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker       100407                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 84836.172414                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 102221.650913                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 97996.166124                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 103799.987500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 100944.425926                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 95977.274257                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 93291.068479                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 94200.438867                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data   998.490196                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data   785.477992                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  1574.102868                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1860.478873                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1155.409068                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  1021.225532                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  6017.210526                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  9690.319588                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  7145.189873                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4460.256410                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 92980.355490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 80300.536537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 91676.001976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 93598.303755                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88748.601127                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 111515.485401                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 95249.952381                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 82572.180426                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 93055.517121                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 95246.362319                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 94490.985612                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 96573.560914                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 91191.144290                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker       100407                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 84836.172414                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 102221.650913                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 95519.440582                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 103799.987500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 100944.425926                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 95977.274257                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 93395.011693                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93219.748975                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 111515.485401                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 95249.952381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 82572.180426                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 93055.517121                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 95246.362319                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 94490.985612                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 96573.560914                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 91191.144290                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker       100407                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 84836.172414                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 102221.650913                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 95519.440582                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 103799.987500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 100944.425926                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 95977.274257                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 93395.011693                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93219.748975                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             352237                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     12005                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.340858                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               113636                       # number of writebacks
system.l2.writebacks::total                    113636                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          740                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data         3611                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.itb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst         1931                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data          369                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.itb.walker            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst          413                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           69                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          408                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           69                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               7628                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data          645                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data          991                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data          935                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data          516                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             3087                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          740                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         4256                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         1931                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         1360                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.itb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          413                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         1004                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          408                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data          585                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               10715                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          740                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         4256                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         1931                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         1360                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.itb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          413                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         1004                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          408                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data          585                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              10715                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker          274                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1937                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21681                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker          274                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker          136                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         5949                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        18962                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker          118                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker           52                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         1449                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         6998                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker           77                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker           53                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         1375                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         5816                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            65193                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher       220828                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         220828                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         1377                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         2590                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         1011                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         1065                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          6043                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          235                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           57                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           97                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           79                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          468                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         2770                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         4004                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         3619                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         2493                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12886                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker          274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        24451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker          274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker          136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         5949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        22966                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker          118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         1449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         1375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         8309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             78079                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker          274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        24451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker          274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker          136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         5949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        22966                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker          118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         1449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         1375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         8309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       220828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           298907                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker     28268743                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker      3647998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    157631240                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1885920673                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker     23820746                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker     11666747                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    571270209                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1631586372                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker     10844247                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker      4034499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    146132241                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    627307438                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker      7441499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker      4920249                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    130594240                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    495592199                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5740679340                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  19755880897                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  19755880897                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     10117267                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     19541372                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      8332884                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      9746630                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     47738153                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      1908700                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       489548                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      1049576                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       623568                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4071392                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    230023895                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    275839397                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    298387465                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    212741559                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1016992316                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker     28268743                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker      3647998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    157631240                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2115944568                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker     23820746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker     11666747                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    571270209                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1907425769                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker     10844247                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker      4034499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    146132241                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    925694903                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker      7441499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker      4920249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    130594240                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    708333758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6757671656                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker     28268743                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker      3647998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    157631240                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2115944568                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker     23820746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker     11666747                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    571270209                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1907425769                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker     10844247                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker      4034499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    146132241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    925694903                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker      7441499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker      4920249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    130594240                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    708333758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  19755880897                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26513552553                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     36355999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     51109502                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     40593249                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     25719502                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    153778252                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     49462501                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      1104001                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      1260248                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data       903000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     52729750                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     85818500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     52213503                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     41853497                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     26622502                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    206508002                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.015311                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.018851                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.021897                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.182170                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.012031                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.024886                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.030035                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.189106                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.012951                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.032602                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.034727                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.201503                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.008100                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.027865                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.036378                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.217412                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.090885                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.905325                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.872348                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.723176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.811738                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.839306                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.796610                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.452381                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.515957                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.537415                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.619048                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.112597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.077338                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.141933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.177110                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.111134                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.015311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.018851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.021897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.170253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.012031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.024886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.030035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.151047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.012951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.032602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.034727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.176283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.008100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.027865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.036378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.203517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.093703                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.015311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.018851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.021897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.170253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.012031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.024886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.030035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.151047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.012951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.032602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.034727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.176283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.008100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.027865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.036378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.203517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.358720                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 103170.594891                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 86857.095238                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 81379.060403                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86984.948711                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 86937.029197                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 85784.904412                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 96027.938981                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 86045.057061                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91900.398305                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 77586.519231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 100850.407867                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89640.959989                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 96642.844156                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 92834.886792                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 94977.629091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 85211.863652                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 88056.683079                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 89462.753351                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89462.753351                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  7347.325345                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  7544.931274                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  8242.219585                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  9151.765258                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total  7899.744001                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  8122.127660                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  8588.561404                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 10820.371134                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  7893.265823                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total  8699.555556                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 83041.117329                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 68890.958292                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 82450.252832                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 85335.563177                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78922.265715                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 103170.594891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 86857.095238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 81379.060403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 86538.160730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 86937.029197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 85784.904412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 96027.938981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 83054.331142                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91900.398305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 77586.519231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 100850.407867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 87189.875012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 96642.844156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 92834.886792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 94977.629091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 85248.977976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86549.157341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 103170.594891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 86857.095238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 81379.060403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 86538.160730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 86937.029197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 85784.904412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 96027.938981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 83054.331142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91900.398305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 77586.519231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 100850.407867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 87189.875012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 96642.844156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 92834.886792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 94977.629091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 85248.977976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 89462.753351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88701.678291                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq               307919                       # Transaction distribution
system.iobus.trans_dist::ReadResp              307919                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 233                       # Transaction distribution
system.iobus.trans_dist::WriteResp                233                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          572                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          866                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio          466                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::system.realview.vram.port       614400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::total       614400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  616304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio         1732                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio          932                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3236                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::system.realview.vram.port      2457600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::total      2457600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2460836                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               515000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               433000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy               237000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy           307200000                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               0.7                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1671000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           614400000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           2                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          8                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      64                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       2                       # DTB read accesses
system.cpu0.dtb.write_accesses                      8                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                               10                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                           10                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                          11                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                      55                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                      11                       # ITB inst accesses
system.cpu0.itb.hits                               11                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                           11                       # DTB accesses
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                 34                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_store_insts                         8                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     50.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2     10.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      8     40.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    7656                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            87952                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.260547                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           47069104                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            88464                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           532.070718                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     2885059541000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.254577                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.005970                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.998544                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000012                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998556                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         94411132                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        94411132                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     47069098                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu0.inst            6                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       47069104                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     47069098                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu0.inst            6                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        47069104                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     47069098                       # number of overall hits
system.cpu0.icache.overall_hits::cpu0.inst            6                       # number of overall hits
system.cpu0.icache.overall_hits::total       47069104                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        92225                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu0.inst            5                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        92230                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        92225                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         92230                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        92225                       # number of overall misses
system.cpu0.icache.overall_misses::cpu0.inst            5                       # number of overall misses
system.cpu0.icache.overall_misses::total        92230                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    967980465                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    967980465                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    967980465                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    967980465                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    967980465                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    967980465                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     47161323                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu0.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     47161334                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     47161323                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu0.inst           11                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     47161334                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     47161323                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst           11                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     47161334                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001956                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.454545                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001956                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001956                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.454545                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001956                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001956                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.454545                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001956                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 10495.857577                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 10495.288572                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 10495.857577                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 10495.288572                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 10495.857577                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 10495.288572                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        86307                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          167                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             8493                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    10.162134                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          167                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         3766                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3766                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         3766                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3766                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         3766                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3766                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        88459                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        88459                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        88459                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        88459                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        88459                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        88459                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    788216469                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    788216469                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    788216469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    788216469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    788216469                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    788216469                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.001876                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001876                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.001876                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001876                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.001876                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001876                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst  8910.528821                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  8910.528821                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst  8910.528821                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  8910.528821                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst  8910.528821                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  8910.528821                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           144929                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          974.032993                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           14430016                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           145952                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            98.868231                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     2873132149000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   973.993208                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.039785                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.951165                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000039                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.951204                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          828                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29916652                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29916652                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8774083                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8774083                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      5459233                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data            7                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5459240                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data        51109                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        51109                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        70841                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        70841                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        70281                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        70281                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     14233316                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu0.data            7                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14233323                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     14284425                       # number of overall hits
system.cpu0.dcache.overall_hits::cpu0.data            7                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14284432                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       288441                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       288443                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       158344                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       158345                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data         8608                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         8608                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1296                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1296                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1415                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1415                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       446785                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        446788                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       455393                       # number of overall misses
system.cpu0.dcache.overall_misses::cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total       455396                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9578532532                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9578532532                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   2158837481                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2158837481                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     24280499                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     24280499                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      9590702                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9590702                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data       169500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       169500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11737370013                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11737370013                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11737370013                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11737370013                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9062524                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9062526                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      5617577                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            8                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5617585                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data        59717                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        59717                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        72137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        72137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        71696                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        71696                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     14680101                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     14680111                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     14739818                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     14739828                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031828                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031828                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.028187                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.125000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.028187                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.144147                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.144147                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.017966                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.017966                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.019736                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.019736                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.030435                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.300000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.030435                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.030895                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.300000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.030896                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33207.943850                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33207.713593                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 13633.844547                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 13633.758445                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 18734.952932                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 18734.952932                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6777.881272                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6777.881272                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26270.734275                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26270.557878                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25774.155538                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25773.985746                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        19205                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       294073                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              469                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          17372                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.948827                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    16.927988                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       109420                       # number of writebacks
system.cpu0.dcache.writebacks::total           109420                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       174388                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       174388                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       129813                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       129813                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           47                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           47                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304201                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304201                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304201                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304201                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data       114053                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       114053                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        28531                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        28531                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data         7908                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         7908                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1249                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1249                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         1415                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1415                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data       142584                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       142584                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data       150492                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       150492                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2905508824                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2905508824                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    513625983                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    513625983                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data    191042009                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    191042009                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     21400251                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     21400251                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      6780298                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6780298                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       149500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       149500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3419134807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3419134807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3610176816                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3610176816                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     38552500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     38552500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     51834500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     51834500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     90387000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     90387000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.012585                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012585                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.005079                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005079                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.132425                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.132425                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.017314                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017314                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.019736                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.019736                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.009713                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.009713                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.010210                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.010210                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25475.075833                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25475.075833                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18002.382777                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18002.382777                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 24158.068918                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 24158.068918                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 17133.907926                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17133.907926                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  4791.730035                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4791.730035                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23979.793013                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23979.793013                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23989.160992                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23989.160992                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           3                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          4                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                      29                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       3                       # DTB read accesses
system.cpu1.dtb.write_accesses                      4                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                7                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            7                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                          20                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                      17                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                      20                       # ITB inst accesses
system.cpu1.itb.hits                               20                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                           20                       # DTB accesses
system.cpu1.numCycles                              20                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                         20                       # Number of instructions committed
system.cpu1.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                   18                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                          18                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                 28                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                14                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_mem_refs                            7                       # number of memory refs
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_store_insts                         4                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                        20                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.Branches                                2                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       13     65.00%     65.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     65.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     15.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      4     20.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        20                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                   16300                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements           197562                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.614529                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           41347741                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           198074                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           208.748957                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     2872443958000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.611648                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.002881                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999242                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000006                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999247                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         83307123                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        83307123                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     41347724                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::cpu1.inst           17                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       41347741                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     41347724                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::cpu1.inst           17                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        41347741                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     41347724                       # number of overall hits
system.cpu1.icache.overall_hits::cpu1.inst           17                       # number of overall hits
system.cpu1.icache.overall_hits::total       41347741                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       206780                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       206783                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       206780                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        206783                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       206780                       # number of overall misses
system.cpu1.icache.overall_misses::cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::total       206783                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   2485203538                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2485203538                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   2485203538                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2485203538                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   2485203538                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2485203538                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     41554504                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::cpu1.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     41554524                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     41554504                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::cpu1.inst           20                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     41554524                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     41554504                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst           20                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     41554524                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004976                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004976                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004976                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.150000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004976                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004976                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.150000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004976                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 12018.587571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 12018.413206                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 12018.587571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 12018.413206                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 12018.587571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 12018.413206                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       258872                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            21075                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    12.283369                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         8708                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8708                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         8708                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8708                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         8708                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8708                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       198072                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       198072                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       198072                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       198072                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       198072                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       198072                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   2030883482                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2030883482                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   2030883482                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2030883482                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   2030883482                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2030883482                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.004767                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004767                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.004767                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004767                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.004767                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004767                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 10253.258825                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10253.258825                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 10253.258825                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 10253.258825                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 10253.258825                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 10253.258825                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           156276                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          983.735946                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11163504                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           157155                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            71.034991                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     2872292516250                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   983.719541                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.016405                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.960664                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000016                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.960680                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          879                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          878                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.858398                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         23619895                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        23619895                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      6774730                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        6774731                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4209405                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data            3                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4209408                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data         8587                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         8587                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        81931                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        81931                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        82268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        82268                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     10984135                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::cpu1.data            4                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        10984139                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     10992722                       # number of overall hits
system.cpu1.dcache.overall_hits::cpu1.data            4                       # number of overall hits
system.cpu1.dcache.overall_hits::total       10992726                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       175238                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       175240                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       365771                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       365772                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        25589                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        25589                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         3160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3160                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         2118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2118                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       541009                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        541012                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       566598                       # number of overall misses
system.cpu1.dcache.overall_misses::cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total       566601                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4442559661                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4442559661                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   4251312117                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4251312117                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     55816492                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     55816492                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      9940048                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9940048                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        22500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        22500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8693871778                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8693871778                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8693871778                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8693871778                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      6949968                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6949971                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4575176                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4575180                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        34176                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        34176                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        85091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        85091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        84386                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        84386                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     11525144                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11525151                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     11559320                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11559327                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.025214                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.666667                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.025214                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.079947                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.250000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.079947                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.748742                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.748742                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.037137                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.037137                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.025099                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.025099                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.046942                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.428571                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.046942                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.049017                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.428571                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.049017                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 25351.577061                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25351.287725                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 11622.879116                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11622.847339                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 17663.446835                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17663.446835                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  4693.129367                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4693.129367                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 16069.735953                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 16069.646843                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 15343.985997                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 15343.904755                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        14425                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       822787                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              250                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          42946                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.700000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    19.158641                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        91200                       # number of writebacks
system.cpu1.dcache.writebacks::total            91200                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92912                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92912                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       306645                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       306645                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          311                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          311                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       399557                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       399557                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       399557                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       399557                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        82326                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        82326                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        59126                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        59126                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        22705                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        22705                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         2849                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2849                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         2118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       141452                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       141452                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       164157                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       164157                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1577052740                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1577052740                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    801932015                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    801932015                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data    833421771                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    833421771                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     45996008                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     45996008                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      5709952                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5709952                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2378984755                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2378984755                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3212406526                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3212406526                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     53968501                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     53968501                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      1643999                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1643999                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     55612500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     55612500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.011846                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011846                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.012923                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012923                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.664355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.664355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.033482                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.033482                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.025099                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.025099                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.012273                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012273                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.014201                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014201                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19156.192940                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19156.192940                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 13563.102781                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 13563.102781                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 36706.530324                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 36706.530324                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 16144.614953                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16144.614953                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  2695.916903                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  2695.916903                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16818.318263                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16818.318263                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19569.110827                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19569.110827                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                      40                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                      15                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    5011                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            41214                       # number of replacements
system.cpu2.icache.tags.tagsinuse          508.219896                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           45841352                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            41726                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1098.628002                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2873139511000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   508.219896                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.992617                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.992617                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          510                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         91811022                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        91811022                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     45841352                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       45841352                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     45841352                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        45841352                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     45841352                       # number of overall hits
system.cpu2.icache.overall_hits::total       45841352                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        43296                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        43296                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        43296                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         43296                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        43296                       # number of overall misses
system.cpu2.icache.overall_misses::total        43296                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    558838949                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    558838949                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    558838949                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    558838949                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    558838949                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    558838949                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     45884648                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     45884648                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     45884648                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     45884648                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     45884648                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     45884648                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000944                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000944                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000944                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000944                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000944                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000944                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 12907.403663                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 12907.403663                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 12907.403663                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 12907.403663                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 12907.403663                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 12907.403663                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        51196                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           13                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs             3813                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    13.426698                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           13                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         1570                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1570                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         1570                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1570                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         1570                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1570                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        41726                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        41726                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        41726                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        41726                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        41726                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        41726                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    458398578                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    458398578                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    458398578                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    458398578                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    458398578                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    458398578                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000909                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000909                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000909                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000909                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000909                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000909                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 10985.921919                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 10985.921919                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 10985.921919                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 10985.921919                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 10985.921919                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 10985.921919                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            59515                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          925.199047                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8925033                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            60376                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           147.824185                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2873087494500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   925.199047                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.903515                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.903515                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          861                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          859                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.840820                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         18378121                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        18378121                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      5605606                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5605606                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3221406                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3221406                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data         5337                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         5337                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        43534                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        43534                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        43051                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        43051                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      8827012                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8827012                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      8832349                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8832349                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        45205                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        45205                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       174181                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       174181                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data        13424                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        13424                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1638                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1638                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1734                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1734                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       219386                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        219386                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       232810                       # number of overall misses
system.cpu2.dcache.overall_misses::total       232810                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1448001207                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1448001207                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   2702960493                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2702960493                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     31131735                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     31131735                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      9397576                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      9397576                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        44000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        44000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4150961700                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4150961700                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4150961700                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4150961700                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      5650811                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5650811                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3395587                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3395587                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data        18761                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        18761                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        45172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        45172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        44785                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        44785                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      9046398                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      9046398                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      9065159                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      9065159                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008000                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.051296                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.051296                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.715527                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.715527                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.036261                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.036261                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.038718                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.038718                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.024251                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.024251                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.025682                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.025682                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32031.881584                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32031.881584                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 15518.113302                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 15518.113302                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 19005.943223                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19005.943223                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  5419.594002                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5419.594002                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 18920.813999                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 18920.813999                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 17829.825609                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 17829.825609                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        29921                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       437030                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              511                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          19039                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    58.553816                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    22.954462                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        40402                       # number of writebacks
system.cpu2.dcache.writebacks::total            40402                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        17841                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        17841                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       144444                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       144444                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          302                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          302                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       162285                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       162285                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       162285                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       162285                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        27364                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        27364                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        29737                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        29737                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        12479                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        12479                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1336                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1336                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         1734                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1734                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        57101                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        57101                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        69580                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        69580                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    572679595                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    572679595                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    622604045                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    622604045                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data    336509514                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total    336509514                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     24756014                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     24756014                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      5941424                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      5941424                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        32000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        32000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1195283640                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1195283640                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1531793154                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1531793154                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     43019001                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     43019001                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      1899500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1899500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     44918501                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     44918501                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004842                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004842                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.008758                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.008758                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.665156                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.665156                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.029576                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.029576                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.038718                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.038718                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.006312                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006312                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.007676                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.007676                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20928.212067                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20928.212067                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 20937.016007                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 20937.016007                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 26966.064108                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 26966.064108                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 18529.950599                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18529.950599                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  3426.426759                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3426.426759                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20932.796974                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20932.796974                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 22014.848433                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22014.848433                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                      21                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       5                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    4617                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            37286                       # number of replacements
system.cpu3.icache.tags.tagsinuse          495.939137                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           43905253                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            37798                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1161.576089                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     2886076136000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   495.939137                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.968631                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.968631                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         87927074                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        87927074                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     43905253                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       43905253                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     43905253                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        43905253                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     43905253                       # number of overall hits
system.cpu3.icache.overall_hits::total       43905253                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        39385                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        39385                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        39385                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         39385                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        39385                       # number of overall misses
system.cpu3.icache.overall_misses::total        39385                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    505784647                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    505784647                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    505784647                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    505784647                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    505784647                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    505784647                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     43944638                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     43944638                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     43944638                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     43944638                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     43944638                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     43944638                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000896                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000896                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000896                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000896                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000896                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000896                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 12842.062892                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 12842.062892                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 12842.062892                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 12842.062892                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 12842.062892                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 12842.062892                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs        50471                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs             3826                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    13.191584                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1586                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1586                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1586                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1586                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1586                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1586                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst        37799                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        37799                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst        37799                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        37799                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst        37799                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        37799                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    416216556                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    416216556                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    416216556                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    416216556                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    416216556                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    416216556                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000860                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000860                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000860                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000860                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000860                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000860                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 11011.311305                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 11011.311305                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 11011.311305                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 11011.311305                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 11011.311305                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 11011.311305                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            40170                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          943.633878                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            8628822                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            41189                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           209.493360                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     2886366298000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   943.633878                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.921517                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.921517                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1019                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          644                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         17556350                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        17556350                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      5423656                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5423656                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3104598                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3104598                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data         1715                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1715                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        47120                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        47120                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        46594                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        46594                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      8528254                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8528254                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      8529969                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8529969                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        37650                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        37650                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        84564                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        84564                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data         6501                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         6501                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         1181                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1181                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1394                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1394                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       122214                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        122214                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       128715                       # number of overall misses
system.cpu3.dcache.overall_misses::total       128715                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1072234605                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1072234605                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   1405064687                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1405064687                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     22637490                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     22637490                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      7455568                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      7455568                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        32500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        32500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2477299292                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2477299292                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2477299292                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2477299292                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      5461306                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5461306                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3189162                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3189162                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data         8216                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         8216                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        48301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        48301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        47988                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        47988                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      8650468                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8650468                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      8658684                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8658684                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006894                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006894                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.026516                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.026516                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.791261                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.791261                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.024451                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.024451                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.029049                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.029049                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.014128                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.014128                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.014865                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.014865                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28479.006773                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28479.006773                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 16615.400017                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 16615.400017                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 19168.069433                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19168.069433                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  5348.327116                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5348.327116                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 20270.176019                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 20270.176019                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 19246.391578                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 19246.391578                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        15209                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       196690                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              334                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           8826                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    45.535928                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    22.285293                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        26707                       # number of writebacks
system.cpu3.dcache.writebacks::total            26707                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13393                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13393                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        67224                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        67224                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          150                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          150                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        80617                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        80617                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        80617                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        80617                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        24257                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        24257                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        17340                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        17340                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data         6171                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         6171                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1031                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1031                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         1394                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1394                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        41597                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        41597                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        47768                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        47768                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    506282363                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    506282363                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    405030209                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    405030209                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data    203377012                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total    203377012                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     16219010                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     16219010                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      4674432                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4674432                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    911312572                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    911312572                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1114689584                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1114689584                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     27327998                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     27327998                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1323000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1323000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     28650998                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     28650998                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.005437                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005437                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.751095                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.751095                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.021345                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.021345                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.029049                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.029049                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.004809                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004809                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.005517                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.005517                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 20871.598425                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20871.598425                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23358.143541                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23358.143541                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 32956.897099                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 32956.897099                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 15731.338506                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15731.338506                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  3353.251076                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3353.251076                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21908.132125                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21908.132125                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 23335.487858                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23335.487858                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
