[ProjectWorkspace]
ptn_Child1=Frames
[ProjectWorkspace.Frames]
ptn_Child1=ChildFrames
[ProjectWorkspace.Frames.ChildFrames]
ptn_Child1=Document-0
ptn_Child2=Document-1
ptn_Child3=Document-2
ptn_Child4=Document-3
ptn_Child5=Document-4
ptn_Child6=Document-5
ptn_Child7=Document-6
ptn_Child8=Document-7
ptn_Child9=Document-8
ptn_Child10=Document-9
ptn_Child11=Document-10
ptn_Child12=Document-11
ptn_Child13=Document-12
ptn_Child14=Document-13
ptn_Child15=Document-14
[ProjectWorkspace.Frames.ChildFrames.Document-2]
ptn_Child1=ViewFrame-0
[ProjectWorkspace.Frames.ChildFrames.Document-2.ViewFrame-0]
DocPathName=Waveforms/CompositionModule.vwf
DocumentCLSID={4a9ed22a-e60b-11d1-a0bd-0020affa43f2}
IsChildFrameDetached=False
IsActiveChildFrame=False
ptn_Child1=StateMap
[ProjectWorkspace.Frames.ChildFrames.Document-2.ViewFrame-0.StateMap]
AFC_SIM_AP_NAME=Verilog
AFC_PROJ_DB_PATH=C:/code/QuokkaEvaluation/RTL/RTL.HDL/db/Verilog.quartus_db
AFC_IN_REPORT=False
[ProjectWorkspace.Frames.ChildFrames.Document-3]
ptn_Child1=ViewFrame-0
[ProjectWorkspace.Frames.ChildFrames.Document-3.ViewFrame-0]
DocPathName=Waveforms/CounterModule.vwf
DocumentCLSID={4a9ed22a-e60b-11d1-a0bd-0020affa43f2}
IsChildFrameDetached=False
IsActiveChildFrame=False
ptn_Child1=StateMap
[ProjectWorkspace.Frames.ChildFrames.Document-3.ViewFrame-0.StateMap]
AFC_SIM_AP_NAME=Verilog
AFC_PROJ_DB_PATH=C:/code/QuokkaEvaluation/RTL/RTL.HDL/db/Verilog.quartus_db
AFC_IN_REPORT=False
[ProjectWorkspace.Frames.ChildFrames.Document-4]
ptn_Child1=ViewFrame-0
[ProjectWorkspace.Frames.ChildFrames.Document-4.ViewFrame-0]
DocPathName=Waveforms/FullAdderModule.vwf
DocumentCLSID={4a9ed22a-e60b-11d1-a0bd-0020affa43f2}
IsChildFrameDetached=False
IsActiveChildFrame=False
ptn_Child1=StateMap
[ProjectWorkspace.Frames.ChildFrames.Document-4.ViewFrame-0.StateMap]
AFC_SIM_AP_NAME=Verilog
AFC_PROJ_DB_PATH=C:/code/QuokkaEvaluation/RTL/RTL.HDL/db/Verilog.quartus_db
AFC_IN_REPORT=False
[ProjectWorkspace.Frames.ChildFrames.Document-5]
ptn_Child1=ViewFrame-0
[ProjectWorkspace.Frames.ChildFrames.Document-5.ViewFrame-0]
DocPathName=Waveforms/OrGateModule.vwf
DocumentCLSID={4a9ed22a-e60b-11d1-a0bd-0020affa43f2}
IsChildFrameDetached=False
IsActiveChildFrame=False
ptn_Child1=StateMap
[ProjectWorkspace.Frames.ChildFrames.Document-5.ViewFrame-0.StateMap]
AFC_SIM_AP_NAME=Verilog
AFC_PROJ_DB_PATH=C:/code/QuokkaEvaluation/RTL/RTL.HDL/db/Verilog.quartus_db
AFC_IN_REPORT=False
[ProjectWorkspace.Frames.ChildFrames.Document-6]
ptn_Child1=ViewFrame-0
[ProjectWorkspace.Frames.ChildFrames.Document-6.ViewFrame-0]
DocPathName=Waveforms/ReceiverModule.vwf
DocumentCLSID={4a9ed22a-e60b-11d1-a0bd-0020affa43f2}
IsChildFrameDetached=False
IsActiveChildFrame=False
ptn_Child1=StateMap
[ProjectWorkspace.Frames.ChildFrames.Document-6.ViewFrame-0.StateMap]
AFC_SIM_AP_NAME=Verilog
AFC_PROJ_DB_PATH=C:/code/QuokkaEvaluation/RTL/RTL.HDL/db/Verilog.quartus_db
AFC_IN_REPORT=False
[ProjectWorkspace.Frames.ChildFrames.Document-7]
ptn_Child1=ViewFrame-0
[ProjectWorkspace.Frames.ChildFrames.Document-7.ViewFrame-0]
DocPathName=Waveforms/SDP_RF_RAMModule.vwf
DocumentCLSID={4a9ed22a-e60b-11d1-a0bd-0020affa43f2}
IsChildFrameDetached=False
IsActiveChildFrame=False
ptn_Child1=StateMap
[ProjectWorkspace.Frames.ChildFrames.Document-7.ViewFrame-0.StateMap]
AFC_SIM_AP_NAME=Verilog
AFC_PROJ_DB_PATH=C:/code/QuokkaEvaluation/RTL/RTL.HDL/db/Verilog.quartus_db
AFC_IN_REPORT=False
[ProjectWorkspace.Frames.ChildFrames.Document-8]
ptn_Child1=ViewFrame-0
[ProjectWorkspace.Frames.ChildFrames.Document-8.ViewFrame-0]
DocPathName=Waveforms/SDP_WF_RAMModule.vwf
DocumentCLSID={4a9ed22a-e60b-11d1-a0bd-0020affa43f2}
IsChildFrameDetached=False
IsActiveChildFrame=False
ptn_Child1=StateMap
[ProjectWorkspace.Frames.ChildFrames.Document-8.ViewFrame-0.StateMap]
AFC_SIM_AP_NAME=Verilog
AFC_PROJ_DB_PATH=C:/code/QuokkaEvaluation/RTL/RTL.HDL/db/Verilog.quartus_db
AFC_IN_REPORT=False
[ProjectWorkspace.Frames.ChildFrames.Document-9]
ptn_Child1=ViewFrame-0
[ProjectWorkspace.Frames.ChildFrames.Document-9.ViewFrame-0]
DocPathName=Waveforms/SynchronousROMModule.vwf
DocumentCLSID={4a9ed22a-e60b-11d1-a0bd-0020affa43f2}
IsChildFrameDetached=False
IsActiveChildFrame=False
ptn_Child1=StateMap
[ProjectWorkspace.Frames.ChildFrames.Document-9.ViewFrame-0.StateMap]
AFC_SIM_AP_NAME=Verilog
AFC_PROJ_DB_PATH=C:/code/QuokkaEvaluation/RTL/RTL.HDL/db/Verilog.quartus_db
AFC_IN_REPORT=False
[ProjectWorkspace.Frames.ChildFrames.Document-11]
ptn_Child1=ViewFrame-0
[ProjectWorkspace.Frames.ChildFrames.Document-11.ViewFrame-0]
DocPathName=Verilog/CounterModule/CounterModule_TopLevel.v
DocumentCLSID={84678d98-dc76-11d0-a0d8-0020affa5bde}
IsChildFrameDetached=False
IsActiveChildFrame=False
ptn_Child1=StateMap
[ProjectWorkspace.Frames.ChildFrames.Document-11.ViewFrame-0.StateMap]
AFC_IN_REPORT=False
[ProjectWorkspace.Frames.ChildFrames.Document-12]
ptn_Child1=ViewFrame-0
[ProjectWorkspace.Frames.ChildFrames.Document-12.ViewFrame-0]
DocPathName=Verilog/ReceiverModule/ReceiverModule_TopLevel.v
DocumentCLSID={84678d98-dc76-11d0-a0d8-0020affa5bde}
IsChildFrameDetached=False
IsActiveChildFrame=False
ptn_Child1=StateMap
[ProjectWorkspace.Frames.ChildFrames.Document-12.ViewFrame-0.StateMap]
AFC_IN_REPORT=False
[ProjectWorkspace.Frames.ChildFrames.Document-13]
ptn_Child1=ViewFrame-0
[ProjectWorkspace.Frames.ChildFrames.Document-13.ViewFrame-0]
DocPathName=Verilog/SynchronousROMModule/SynchronousROMModule_TopLevel.v
DocumentCLSID={84678d98-dc76-11d0-a0d8-0020affa5bde}
IsChildFrameDetached=False
IsActiveChildFrame=False
ptn_Child1=StateMap
[ProjectWorkspace.Frames.ChildFrames.Document-13.ViewFrame-0.StateMap]
AFC_IN_REPORT=False
