# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-fatal -O3 --cc /home/varun/coding/projects/openpower/litex/litex/litex/soc/cores/cpu/microwatt/microwatt.v --cc /home/varun/coding/projects/openpower/openpower_x/microwatt_sim/build/sim/gateware/sim.v --top-module sim --exe -DPRINTF_COND=0 sim_init.cpp /home/varun/coding/projects/openpower/litex/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o --top-module sim -CFLAGS -Wall -O3 -ggdb   -I/home/varun/coding/projects/openpower/litex/litex/litex/build/sim/core -LDFLAGS -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent --trace --unroll-count 256 --output-split 5000 --output-split-cfuncs 500 --output-split-ctrace 500 -Wno-BLKANDNBLK -Wno-WIDTH"
S    879596 14618945  1626447211   479604155  1626447211   479604155 "/home/varun/coding/projects/openpower/litex/litex/litex/soc/cores/cpu/microwatt/microwatt.v"
S     65860 14642606  1626447213   619641833  1626447213   619641833 "/home/varun/coding/projects/openpower/openpower_x/microwatt_sim/build/sim/gateware/sim.v"
S   7484256 12874707  1624794244   895859668  1581264640           0 "/usr/bin/verilator_bin"
T    154675 14553802  1626447221   243775895  1626447221   243775895 "obj_dir/Vsim.cpp"
T    416760 14553801  1626447221   239775825  1626447221   239775825 "obj_dir/Vsim.h"
T      2262 14618265  1626447221   711784116  1626447221   711784116 "obj_dir/Vsim.mk"
T    134962 14553803  1626447221   247775965  1626447221   247775965 "obj_dir/Vsim__1.cpp"
T    185256 14553926  1626447221   291776738  1626447221   291776738 "obj_dir/Vsim__10.cpp"
T    160298 14557908  1626447221   583781867  1626447221   583781867 "obj_dir/Vsim__10__Slow.cpp"
T    249155 14553927  1626447221   295776808  1626447221   295776808 "obj_dir/Vsim__11.cpp"
T    169430 14557909  1626447221   591782008  1626447221   591782008 "obj_dir/Vsim__11__Slow.cpp"
T    266037 14553928  1626447221   299776878  1626447221   299776878 "obj_dir/Vsim__12.cpp"
T    151572 14557910  1626447221   595782078  1626447221   595782078 "obj_dir/Vsim__12__Slow.cpp"
T    227175 14553929  1626447221   303776949  1626447221   303776949 "obj_dir/Vsim__13.cpp"
T    190241 14557911  1626447221   599782148  1626447221   599782148 "obj_dir/Vsim__13__Slow.cpp"
T    200499 14553930  1626447221   311777089  1626447221   311777089 "obj_dir/Vsim__14.cpp"
T    155746 14557912  1626447221   603782219  1626447221   603782219 "obj_dir/Vsim__14__Slow.cpp"
T    183121 14553931  1626447221   315777159  1626447221   315777159 "obj_dir/Vsim__15.cpp"
T    249570 14557913  1626447221   607782289  1626447221   607782289 "obj_dir/Vsim__15__Slow.cpp"
T    237622 14553932  1626447221   319777230  1626447221   319777230 "obj_dir/Vsim__16.cpp"
T    909567 14557914  1626447221   627782640  1626447221   627782640 "obj_dir/Vsim__16__Slow.cpp"
T    293669 14553941  1626447221   327777370  1626447221   327777370 "obj_dir/Vsim__17.cpp"
T    193529 14557915  1626447221   635782781  1626447221   635782781 "obj_dir/Vsim__17__Slow.cpp"
T    202217 14553942  1626447221   331777440  1626447221   331777440 "obj_dir/Vsim__18.cpp"
T    205570 14557916  1626447221   639782851  1626447221   639782851 "obj_dir/Vsim__18__Slow.cpp"
T    185421 14553943  1626447221   335777511  1626447221   335777511 "obj_dir/Vsim__19.cpp"
T    780187 14557917  1626447221   655783132  1626447221   655783132 "obj_dir/Vsim__19__Slow.cpp"
T    138548 14554824  1626447221   535781024  1626447221   535781024 "obj_dir/Vsim__1__Slow.cpp"
T    161342 14553804  1626447221   251776035  1626447221   251776035 "obj_dir/Vsim__2.cpp"
T    278271 14553944  1626447221   339777581  1626447221   339777581 "obj_dir/Vsim__20.cpp"
T    221690 14575648  1626447221   659783202  1626447221   659783202 "obj_dir/Vsim__20__Slow.cpp"
T    237602 14553946  1626447221   347777721  1626447221   347777721 "obj_dir/Vsim__21.cpp"
T    353807 14575649  1626447221   667783343  1626447221   667783343 "obj_dir/Vsim__21__Slow.cpp"
T    260712 14553947  1626447221   351777792  1626447221   351777792 "obj_dir/Vsim__22.cpp"
T    165712 14618252  1626447221   671783413  1626447221   671783413 "obj_dir/Vsim__22__Slow.cpp"
T    166027 14553948  1626447221   355777862  1626447221   355777862 "obj_dir/Vsim__23.cpp"
T    167047 14618253  1626447221   675783483  1626447221   675783483 "obj_dir/Vsim__23__Slow.cpp"
T    172458 14553949  1626447221   359777932  1626447221   359777932 "obj_dir/Vsim__24.cpp"
T    255425 14618254  1626447221   679783554  1626447221   679783554 "obj_dir/Vsim__24__Slow.cpp"
T    188268 14553950  1626447221   363778003  1626447221   363778003 "obj_dir/Vsim__25.cpp"
T    171909 14618255  1626447221   683783624  1626447221   683783624 "obj_dir/Vsim__25__Slow.cpp"
T    164985 14553951  1626447221   367778073  1626447221   367778073 "obj_dir/Vsim__26.cpp"
T    202679 14618257  1626447221   687783694  1626447221   687783694 "obj_dir/Vsim__26__Slow.cpp"
T    174564 14553952  1626447221   375778213  1626447221   375778213 "obj_dir/Vsim__27.cpp"
T    192611 14618258  1626447221   691783764  1626447221   691783764 "obj_dir/Vsim__27__Slow.cpp"
T    156893 14553957  1626447221   379778284  1626447221   379778284 "obj_dir/Vsim__28.cpp"
T    231542 14618259  1626447221   695783835  1626447221   695783835 "obj_dir/Vsim__28__Slow.cpp"
T    172477 14553958  1626447221   383778354  1626447221   383778354 "obj_dir/Vsim__29.cpp"
T    328473 14618261  1626447221   703783975  1626447221   703783975 "obj_dir/Vsim__29__Slow.cpp"
T    164039 14557895  1626447221   543781164  1626447221   543781164 "obj_dir/Vsim__2__Slow.cpp"
T    198946 14553805  1626447221   255776106  1626447221   255776106 "obj_dir/Vsim__3.cpp"
T    194882 14553959  1626447221   391778495  1626447221   391778495 "obj_dir/Vsim__30.cpp"
T    180003 14618262  1626447221   707784045  1626447221   707784045 "obj_dir/Vsim__30__Slow.cpp"
T    132589 14553960  1626447221   391778495  1626447221   391778495 "obj_dir/Vsim__31.cpp"
T    230000 14618263  1626447221   711784116  1626447221   711784116 "obj_dir/Vsim__31__Slow.cpp"
T    169427 14553961  1626447221   395778565  1626447221   395778565 "obj_dir/Vsim__32.cpp"
T    177252 14553962  1626447221   399778635  1626447221   399778635 "obj_dir/Vsim__33.cpp"
T    162592 14553963  1626447221   403778705  1626447221   403778705 "obj_dir/Vsim__34.cpp"
T    340877 14553964  1626447221   415778916  1626447221   415778916 "obj_dir/Vsim__35.cpp"
T    202834 14553965  1626447221   419778987  1626447221   419778987 "obj_dir/Vsim__36.cpp"
T    983876 14553966  1626447221   435779268  1626447221   435779268 "obj_dir/Vsim__37.cpp"
T    325122 14553967  1626447221   447779478  1626447221   447779478 "obj_dir/Vsim__38.cpp"
T    854055 14553969  1626447221   463779759  1626447221   463779759 "obj_dir/Vsim__39.cpp"
T    155013 14557897  1626447221   547781235  1626447221   547781235 "obj_dir/Vsim__3__Slow.cpp"
T    183116 14553806  1626447221   259776176  1626447221   259776176 "obj_dir/Vsim__4.cpp"
T    188913 14553970  1626447221   471779900  1626447221   471779900 "obj_dir/Vsim__40.cpp"
T    234745 14553971  1626447221   479780040  1626447221   479780040 "obj_dir/Vsim__41.cpp"
T    242963 14553972  1626447221   483780111  1626447221   483780111 "obj_dir/Vsim__42.cpp"
T    257371 14553985  1626447221   491780251  1626447221   491780251 "obj_dir/Vsim__43.cpp"
T    210002 14553987  1626447221   495780321  1626447221   495780321 "obj_dir/Vsim__44.cpp"
T    190143 14553993  1626447221   499780392  1626447221   499780392 "obj_dir/Vsim__45.cpp"
T    319625 14554183  1626447221   507780532  1626447221   507780532 "obj_dir/Vsim__46.cpp"
T    163198 14554197  1626447221   511780602  1626447221   511780602 "obj_dir/Vsim__47.cpp"
T    142915 14554367  1626447221   515780673  1626447221   515780673 "obj_dir/Vsim__48.cpp"
T    251758 14554546  1626447221   523780813  1626447221   523780813 "obj_dir/Vsim__49.cpp"
T    179577 14557898  1626447221   555781375  1626447221   555781375 "obj_dir/Vsim__4__Slow.cpp"
T    234002 14553807  1626447221   267776316  1626447221   267776316 "obj_dir/Vsim__5.cpp"
T    289132 14554547  1626447221   527780883  1626447221   527780883 "obj_dir/Vsim__50.cpp"
T     18439 14554614  1626447221   527780883  1626447221   527780883 "obj_dir/Vsim__51.cpp"
T    132559 14557899  1626447221   559781445  1626447221   559781445 "obj_dir/Vsim__5__Slow.cpp"
T    213287 14553808  1626447221   271776387  1626447221   271776387 "obj_dir/Vsim__6.cpp"
T    139637 14557900  1626447221   563781516  1626447221   563781516 "obj_dir/Vsim__6__Slow.cpp"
T    235507 14553923  1626447221   275776457  1626447221   275776457 "obj_dir/Vsim__7.cpp"
T    256507 14557901  1626447221   567781586  1626447221   567781586 "obj_dir/Vsim__7__Slow.cpp"
T    191788 14553924  1626447221   279776527  1626447221   279776527 "obj_dir/Vsim__8.cpp"
T    166441 14557904  1626447221   575781727  1626447221   575781727 "obj_dir/Vsim__8__Slow.cpp"
T    258847 14553925  1626447221   283776597  1626447221   283776597 "obj_dir/Vsim__9.cpp"
T    169884 14557907  1626447221   579781797  1626447221   579781797 "obj_dir/Vsim__9__Slow.cpp"
T    119891 14554644  1626447221   531780954  1626447221   531780954 "obj_dir/Vsim__Slow.cpp"
T       556 14553793  1626447221   195775052  1626447221   195775052 "obj_dir/Vsim__Syms.cpp"
T       947 14553794  1626447221   195775052  1626447221   195775052 "obj_dir/Vsim__Syms.h"
T    164472 14553799  1626447221   223775544  1626447221   223775544 "obj_dir/Vsim__Trace.cpp"
T    179169 14553800  1626447221   227775614  1626447221   227775614 "obj_dir/Vsim__Trace__1.cpp"
T    165980 14553796  1626447221   211775333  1626447221   211775333 "obj_dir/Vsim__Trace__1__Slow.cpp"
T    177101 14553797  1626447221   215775403  1626447221   215775403 "obj_dir/Vsim__Trace__2__Slow.cpp"
T     67234 14553798  1626447221   215775403  1626447221   215775403 "obj_dir/Vsim__Trace__3__Slow.cpp"
T    222075 14553795  1626447221   207775263  1626447221   207775263 "obj_dir/Vsim__Trace__Slow.cpp"
T      2460 14618442  1626447221   711784116  1626447221   711784116 "obj_dir/Vsim__ver.d"
T         0        0  1626447221   711784116  1626447221   711784116 "obj_dir/Vsim__verFiles.dat"
T      2546 14618264  1626447221   711784116  1626447221   711784116 "obj_dir/Vsim_classes.mk"
