<profile>

<section name = "Vivado HLS Report for 'subconv_3x3_8_stride_1'" level="0">
<item name = "Date">Fri Dec 21 00:12:27 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">acceleartor_hls_padding</item>
<item name = "Solution">optimization_sub_1x1+3x3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.96, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">56257, 56257, 56257, 56257, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">56256, 56256, 586, -, -, 96, no</column>
<column name=" + Loop 1.1">584, 584, 146, -, -, 4, no</column>
<column name="  ++ Loop 1.1.1">144, 144, 36, -, -, 4, no</column>
<column name="   +++ Loop 1.1.1.1">33, 33, 11, -, -, 3, no</column>
<column name="    ++++ Loop 1.1.1.1.1">9, 9, 3, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 631, 295</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 118</column>
<column name="Register">-, -, 166, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ShuffleNetV2_mac_cud_x_U1304">ShuffleNetV2_mac_cud, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="co_1_fu_264_p2">+, 0, 26, 12, 7, 1</column>
<column name="h_1_fu_347_p2">+, 0, 14, 9, 3, 1</column>
<column name="m_1_fu_380_p2">+, 0, 11, 8, 1, 2</column>
<column name="n_1_fu_466_p2">+, 0, 11, 8, 2, 1</column>
<column name="output_V_d0">+, 0, 29, 13, 8, 8</column>
<column name="tmp_10_fu_274_p2">+, 0, 41, 17, 12, 12</column>
<column name="tmp_13_fu_323_p2">+, 0, 44, 18, 13, 13</column>
<column name="tmp_14_fu_357_p2">+, 0, 38, 16, 11, 11</column>
<column name="tmp_17_fu_405_p2">+, 0, 38, 16, 11, 11</column>
<column name="tmp_20_fu_434_p2">+, 0, 50, 20, 15, 15</column>
<column name="tmp_21_fu_450_p2">+, 0, 38, 16, 11, 11</column>
<column name="tmp_22_fu_491_p2">+, 0, 50, 20, 15, 15</column>
<column name="tmp_5_fu_396_p2">+, 0, 17, 9, 4, 4</column>
<column name="tmp_8_fu_482_p2">+, 0, 17, 9, 4, 4</column>
<column name="tmp_s_fu_252_p2">+, 0, 38, 16, 11, 11</column>
<column name="w_1_fu_440_p2">+, 0, 14, 9, 3, 1</column>
<column name="tmp_12_fu_299_p2">-, 0, 44, 18, 13, 13</column>
<column name="tmp_16_fu_368_p2">-, 0, 38, 16, 11, 11</column>
<column name="tmp_3_fu_208_p2">-, 0, 35, 15, 10, 10</column>
<column name="tmp_7_fu_242_p2">-, 0, 38, 16, 11, 11</column>
<column name="exitcond1_fu_258_p2">icmp, 0, 0, 4, 7, 7</column>
<column name="exitcond2_fu_305_p2">icmp, 0, 0, 1, 3, 3</column>
<column name="exitcond3_fu_333_p2">icmp, 0, 0, 1, 3, 3</column>
<column name="exitcond4_fu_374_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="exitcond_fu_460_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="tmp1_fu_386_p2">xor, 0, 0, 3, 2, 3</column>
<column name="tmp2_fu_472_p2">xor, 0, 0, 3, 2, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">55, 10, 1, 10</column>
<column name="co_reg_106">9, 2, 7, 14</column>
<column name="h_reg_117">9, 2, 3, 6</column>
<column name="m_reg_153">9, 2, 2, 4</column>
<column name="n_reg_176">9, 2, 2, 4</column>
<column name="p_09_1_reg_164">9, 2, 8, 16</column>
<column name="p_s_reg_141">9, 2, 8, 16</column>
<column name="w_reg_129">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="bias_V_addr_reg_537">7, 0, 7, 0</column>
<column name="co_1_reg_532">7, 0, 7, 0</column>
<column name="co_reg_106">7, 0, 7, 0</column>
<column name="h_reg_117">3, 0, 3, 0</column>
<column name="m_1_reg_581">2, 0, 2, 0</column>
<column name="m_reg_153">2, 0, 2, 0</column>
<column name="n_1_reg_604">2, 0, 2, 0</column>
<column name="n_reg_176">2, 0, 2, 0</column>
<column name="output_V_addr_reg_555">12, 0, 12, 0</column>
<column name="p_09_1_reg_164">8, 0, 8, 0</column>
<column name="p_s_reg_141">8, 0, 8, 0</column>
<column name="shuffleunit1_7_outpu_1_reg_619">8, 0, 8, 0</column>
<column name="tmp_12_reg_542">12, 0, 13, 1</column>
<column name="tmp_16_reg_573">11, 0, 11, 0</column>
<column name="tmp_20_reg_586">14, 0, 15, 1</column>
<column name="tmp_2_reg_563">3, 0, 4, 1</column>
<column name="tmp_3_cast_reg_514">11, 0, 11, 0</column>
<column name="tmp_7_cast_reg_519">11, 0, 12, 1</column>
<column name="tmp_reg_550">3, 0, 4, 1</column>
<column name="tmp_s_reg_524">10, 0, 11, 1</column>
<column name="w_1_reg_591">3, 0, 3, 0</column>
<column name="w_reg_129">3, 0, 3, 0</column>
<column name="weight_V_load_reg_614">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, subconv_3x3_8_stride.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, subconv_3x3_8_stride.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, subconv_3x3_8_stride.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, subconv_3x3_8_stride.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, subconv_3x3_8_stride.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, subconv_3x3_8_stride.1, return value</column>
<column name="weight_V_address0">out, 10, ap_memory, weight_V, array</column>
<column name="weight_V_ce0">out, 1, ap_memory, weight_V, array</column>
<column name="weight_V_q0">in, 8, ap_memory, weight_V, array</column>
<column name="bias_V_address0">out, 7, ap_memory, bias_V, array</column>
<column name="bias_V_ce0">out, 1, ap_memory, bias_V, array</column>
<column name="bias_V_q0">in, 8, ap_memory, bias_V, array</column>
<column name="output_V_address0">out, 12, ap_memory, output_V, array</column>
<column name="output_V_ce0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_we0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_d0">out, 8, ap_memory, output_V, array</column>
<column name="shuffleunit1_7_outpu_address0">out, 14, ap_memory, shuffleunit1_7_outpu, array</column>
<column name="shuffleunit1_7_outpu_ce0">out, 1, ap_memory, shuffleunit1_7_outpu, array</column>
<column name="shuffleunit1_7_outpu_q0">in, 8, ap_memory, shuffleunit1_7_outpu, array</column>
</table>
</item>
</section>
</profile>
