
../repos/coreutils/src/comm:     file format elf32-littlearm


Disassembly of section .init:

00010c4c <.init>:
   10c4c:	push	{r3, lr}
   10c50:	bl	11888 <close@plt+0x9c4>
   10c54:	pop	{r3, pc}

Disassembly of section .plt:

00010c58 <fdopen@plt-0x14>:
   10c58:	push	{lr}		; (str lr, [sp, #-4]!)
   10c5c:	ldr	lr, [pc, #4]	; 10c68 <fdopen@plt-0x4>
   10c60:	add	lr, pc, lr
   10c64:	ldr	pc, [lr, #8]!
   10c68:	muleq	r1, r8, r3

00010c6c <fdopen@plt>:
   10c6c:	add	ip, pc, #0, 12
   10c70:	add	ip, ip, #24, 20	; 0x18000
   10c74:	ldr	pc, [ip, #920]!	; 0x398

00010c78 <calloc@plt>:
   10c78:	add	ip, pc, #0, 12
   10c7c:	add	ip, ip, #24, 20	; 0x18000
   10c80:	ldr	pc, [ip, #912]!	; 0x390

00010c84 <fputs_unlocked@plt>:
   10c84:	add	ip, pc, #0, 12
   10c88:	add	ip, ip, #24, 20	; 0x18000
   10c8c:	ldr	pc, [ip, #904]!	; 0x388

00010c90 <raise@plt>:
   10c90:	add	ip, pc, #0, 12
   10c94:	add	ip, ip, #24, 20	; 0x18000
   10c98:	ldr	pc, [ip, #896]!	; 0x380

00010c9c <strcmp@plt>:
   10c9c:	add	ip, pc, #0, 12
   10ca0:	add	ip, ip, #24, 20	; 0x18000
   10ca4:	ldr	pc, [ip, #888]!	; 0x378

00010ca8 <posix_fadvise64@plt>:
   10ca8:	add	ip, pc, #0, 12
   10cac:	add	ip, ip, #24, 20	; 0x18000
   10cb0:	ldr	pc, [ip, #880]!	; 0x370

00010cb4 <fflush@plt>:
   10cb4:	add	ip, pc, #0, 12
   10cb8:	add	ip, ip, #24, 20	; 0x18000
   10cbc:	ldr	pc, [ip, #872]!	; 0x368

00010cc0 <free@plt>:
   10cc0:	add	ip, pc, #0, 12
   10cc4:	add	ip, ip, #24, 20	; 0x18000
   10cc8:	ldr	pc, [ip, #864]!	; 0x360

00010ccc <_exit@plt>:
   10ccc:	add	ip, pc, #0, 12
   10cd0:	add	ip, ip, #24, 20	; 0x18000
   10cd4:	ldr	pc, [ip, #856]!	; 0x358

00010cd8 <memcpy@plt>:
   10cd8:	add	ip, pc, #0, 12
   10cdc:	add	ip, ip, #24, 20	; 0x18000
   10ce0:	ldr	pc, [ip, #848]!	; 0x350

00010ce4 <mbsinit@plt>:
   10ce4:	add	ip, pc, #0, 12
   10ce8:	add	ip, ip, #24, 20	; 0x18000
   10cec:	ldr	pc, [ip, #840]!	; 0x348

00010cf0 <fwrite_unlocked@plt>:
   10cf0:	add	ip, pc, #0, 12
   10cf4:	add	ip, ip, #24, 20	; 0x18000
   10cf8:	ldr	pc, [ip, #832]!	; 0x340

00010cfc <memcmp@plt>:
   10cfc:	add	ip, pc, #0, 12
   10d00:	add	ip, ip, #24, 20	; 0x18000
   10d04:	ldr	pc, [ip, #824]!	; 0x338

00010d08 <fputc_unlocked@plt>:
   10d08:	add	ip, pc, #0, 12
   10d0c:	add	ip, ip, #24, 20	; 0x18000
   10d10:	ldr	pc, [ip, #816]!	; 0x330

00010d14 <dcgettext@plt>:
   10d14:	add	ip, pc, #0, 12
   10d18:	add	ip, ip, #24, 20	; 0x18000
   10d1c:	ldr	pc, [ip, #808]!	; 0x328

00010d20 <realloc@plt>:
   10d20:	add	ip, pc, #0, 12
   10d24:	add	ip, ip, #24, 20	; 0x18000
   10d28:	ldr	pc, [ip, #800]!	; 0x320

00010d2c <textdomain@plt>:
   10d2c:	add	ip, pc, #0, 12
   10d30:	add	ip, ip, #24, 20	; 0x18000
   10d34:	ldr	pc, [ip, #792]!	; 0x318

00010d38 <iswprint@plt>:
   10d38:	add	ip, pc, #0, 12
   10d3c:	add	ip, ip, #24, 20	; 0x18000
   10d40:	ldr	pc, [ip, #784]!	; 0x310

00010d44 <fwrite@plt>:
   10d44:	add	ip, pc, #0, 12
   10d48:	add	ip, ip, #24, 20	; 0x18000
   10d4c:	ldr	pc, [ip, #776]!	; 0x308

00010d50 <lseek64@plt>:
   10d50:	add	ip, pc, #0, 12
   10d54:	add	ip, ip, #24, 20	; 0x18000
   10d58:	ldr	pc, [ip, #768]!	; 0x300

00010d5c <__ctype_get_mb_cur_max@plt>:
   10d5c:	add	ip, pc, #0, 12
   10d60:	add	ip, ip, #24, 20	; 0x18000
   10d64:	ldr	pc, [ip, #760]!	; 0x2f8

00010d68 <__fpending@plt>:
   10d68:	add	ip, pc, #0, 12
   10d6c:	add	ip, ip, #24, 20	; 0x18000
   10d70:	ldr	pc, [ip, #752]!	; 0x2f0

00010d74 <mbrtowc@plt>:
   10d74:	add	ip, pc, #0, 12
   10d78:	add	ip, ip, #24, 20	; 0x18000
   10d7c:	ldr	pc, [ip, #744]!	; 0x2e8

00010d80 <error@plt>:
   10d80:	add	ip, pc, #0, 12
   10d84:	add	ip, ip, #24, 20	; 0x18000
   10d88:	ldr	pc, [ip, #736]!	; 0x2e0

00010d8c <strcoll@plt>:
   10d8c:	add	ip, pc, #0, 12
   10d90:	add	ip, ip, #24, 20	; 0x18000
   10d94:	ldr	pc, [ip, #728]!	; 0x2d8

00010d98 <malloc@plt>:
   10d98:	add	ip, pc, #0, 12
   10d9c:	add	ip, ip, #24, 20	; 0x18000
   10da0:	ldr	pc, [ip, #720]!	; 0x2d0

00010da4 <__libc_start_main@plt>:
   10da4:	add	ip, pc, #0, 12
   10da8:	add	ip, ip, #24, 20	; 0x18000
   10dac:	ldr	pc, [ip, #712]!	; 0x2c8

00010db0 <__freading@plt>:
   10db0:	add	ip, pc, #0, 12
   10db4:	add	ip, ip, #24, 20	; 0x18000
   10db8:	ldr	pc, [ip, #704]!	; 0x2c0

00010dbc <__gmon_start__@plt>:
   10dbc:	add	ip, pc, #0, 12
   10dc0:	add	ip, ip, #24, 20	; 0x18000
   10dc4:	ldr	pc, [ip, #696]!	; 0x2b8

00010dc8 <getopt_long@plt>:
   10dc8:	add	ip, pc, #0, 12
   10dcc:	add	ip, ip, #24, 20	; 0x18000
   10dd0:	ldr	pc, [ip, #688]!	; 0x2b0

00010dd4 <__ctype_b_loc@plt>:
   10dd4:	add	ip, pc, #0, 12
   10dd8:	add	ip, ip, #24, 20	; 0x18000
   10ddc:	ldr	pc, [ip, #680]!	; 0x2a8

00010de0 <exit@plt>:
   10de0:	add	ip, pc, #0, 12
   10de4:	add	ip, ip, #24, 20	; 0x18000
   10de8:	ldr	pc, [ip, #672]!	; 0x2a0

00010dec <strlen@plt>:
   10dec:	add	ip, pc, #0, 12
   10df0:	add	ip, ip, #24, 20	; 0x18000
   10df4:	ldr	pc, [ip, #664]!	; 0x298

00010df8 <__errno_location@plt>:
   10df8:	add	ip, pc, #0, 12
   10dfc:	add	ip, ip, #24, 20	; 0x18000
   10e00:	ldr	pc, [ip, #656]!	; 0x290

00010e04 <__cxa_atexit@plt>:
   10e04:	add	ip, pc, #0, 12
   10e08:	add	ip, ip, #24, 20	; 0x18000
   10e0c:	ldr	pc, [ip, #648]!	; 0x288

00010e10 <memset@plt>:
   10e10:	add	ip, pc, #0, 12
   10e14:	add	ip, ip, #24, 20	; 0x18000
   10e18:	ldr	pc, [ip, #640]!	; 0x280

00010e1c <__printf_chk@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #24, 20	; 0x18000
   10e24:	ldr	pc, [ip, #632]!	; 0x278

00010e28 <fileno@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #24, 20	; 0x18000
   10e30:	ldr	pc, [ip, #624]!	; 0x270

00010e34 <__fprintf_chk@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #24, 20	; 0x18000
   10e3c:	ldr	pc, [ip, #616]!	; 0x268

00010e40 <fclose@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #24, 20	; 0x18000
   10e48:	ldr	pc, [ip, #608]!	; 0x260

00010e4c <fseeko64@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #24, 20	; 0x18000
   10e54:	ldr	pc, [ip, #600]!	; 0x258

00010e58 <fcntl64@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #24, 20	; 0x18000
   10e60:	ldr	pc, [ip, #592]!	; 0x250

00010e64 <__uflow@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #24, 20	; 0x18000
   10e6c:	ldr	pc, [ip, #584]!	; 0x248

00010e70 <setlocale@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #24, 20	; 0x18000
   10e78:	ldr	pc, [ip, #576]!	; 0x240

00010e7c <strrchr@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #24, 20	; 0x18000
   10e84:	ldr	pc, [ip, #568]!	; 0x238

00010e88 <nl_langinfo@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #24, 20	; 0x18000
   10e90:	ldr	pc, [ip, #560]!	; 0x230

00010e94 <fopen64@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #24, 20	; 0x18000
   10e9c:	ldr	pc, [ip, #552]!	; 0x228

00010ea0 <bindtextdomain@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #24, 20	; 0x18000
   10ea8:	ldr	pc, [ip, #544]!	; 0x220

00010eac <strncmp@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #24, 20	; 0x18000
   10eb4:	ldr	pc, [ip, #536]!	; 0x218

00010eb8 <abort@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #24, 20	; 0x18000
   10ec0:	ldr	pc, [ip, #528]!	; 0x210

00010ec4 <close@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #24, 20	; 0x18000
   10ecc:	ldr	pc, [ip, #520]!	; 0x208

Disassembly of section .text:

00010ed0 <.text>:
   10ed0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   10ed4:	movw	r4, #37216	; 0x9160
   10ed8:	movt	r4, #2
   10edc:	strd	r6, [sp, #8]
   10ee0:	mov	r7, r1
   10ee4:	movw	r6, #32912	; 0x8090
   10ee8:	movt	r6, #1
   10eec:	strd	r8, [sp, #16]
   10ef0:	mov	r8, r0
   10ef4:	strd	sl, [sp, #24]
   10ef8:	movw	sl, #37208	; 0x9158
   10efc:	movt	sl, #2
   10f00:	str	lr, [sp, #32]
   10f04:	sub	sp, sp, #300	; 0x12c
   10f08:	ldr	r0, [r1]
   10f0c:	bl	125a4 <close@plt+0x16e0>
   10f10:	movw	r1, #31652	; 0x7ba4
   10f14:	movt	r1, #1
   10f18:	ldr	r9, [pc, #2344]	; 11848 <close@plt+0x984>
   10f1c:	mov	r0, #6
   10f20:	bl	10e70 <setlocale@plt>
   10f24:	movw	r1, #32812	; 0x802c
   10f28:	movt	r1, #1
   10f2c:	movw	r0, #32644	; 0x7f84
   10f30:	movt	r0, #1
   10f34:	bl	10ea0 <bindtextdomain@plt>
   10f38:	movw	r0, #32644	; 0x7f84
   10f3c:	movt	r0, #1
   10f40:	bl	10d2c <textdomain@plt>
   10f44:	mov	r0, #3
   10f48:	bl	12204 <close@plt+0x1340>
   10f4c:	strb	r0, [r4, #2]
   10f50:	movw	r0, #7732	; 0x1e34
   10f54:	movt	r0, #1
   10f58:	bl	17928 <close@plt+0x6a64>
   10f5c:	mov	r3, #0
   10f60:	mov	r2, #1
   10f64:	strh	r3, [r4]
   10f68:	str	r3, [r4, #4]
   10f6c:	strb	r2, [r4, #8]
   10f70:	strb	r2, [r4, #9]
   10f74:	strb	r2, [r4, #10]
   10f78:	strb	r3, [r4, #11]
   10f7c:	strb	r3, [r4, #12]
   10f80:	mov	r5, #0
   10f84:	mov	r3, r9
   10f88:	mov	r2, r6
   10f8c:	mov	r1, r7
   10f90:	mov	r0, r8
   10f94:	str	r5, [sp]
   10f98:	bl	10dc8 <getopt_long@plt>
   10f9c:	cmn	r0, #1
   10fa0:	beq	11078 <close@plt+0x1b4>
   10fa4:	cmp	r0, #51	; 0x33
   10fa8:	beq	110f8 <close@plt+0x234>
   10fac:	ble	10fdc <close@plt+0x118>
   10fb0:	movw	r3, #257	; 0x101
   10fb4:	cmp	r0, r3
   10fb8:	beq	110ec <close@plt+0x228>
   10fbc:	bgt	11000 <close@plt+0x13c>
   10fc0:	cmp	r0, #122	; 0x7a
   10fc4:	beq	11160 <close@plt+0x29c>
   10fc8:	cmp	r0, #256	; 0x100
   10fcc:	bne	110e4 <close@plt+0x220>
   10fd0:	mov	r3, #1
   10fd4:	str	r3, [r4, #4]
   10fd8:	b	10f80 <close@plt+0xbc>
   10fdc:	cmn	r0, #2
   10fe0:	beq	11170 <close@plt+0x2ac>
   10fe4:	ble	11024 <close@plt+0x160>
   10fe8:	cmp	r0, #49	; 0x31
   10fec:	beq	11158 <close@plt+0x294>
   10ff0:	cmp	r0, #50	; 0x32
   10ff4:	bne	110e4 <close@plt+0x220>
   10ff8:	strb	r5, [r4, #9]
   10ffc:	b	10f80 <close@plt+0xbc>
   11000:	movw	r3, #258	; 0x102
   11004:	cmp	r0, r3
   11008:	beq	11100 <close@plt+0x23c>
   1100c:	movw	r3, #259	; 0x103
   11010:	cmp	r0, r3
   11014:	bne	110e4 <close@plt+0x220>
   11018:	mov	r3, #1
   1101c:	strb	r3, [r4, #12]
   11020:	b	10f80 <close@plt+0xbc>
   11024:	cmn	r0, #3
   11028:	bne	110e4 <close@plt+0x220>
   1102c:	movw	r1, #32876	; 0x806c
   11030:	movt	r1, #1
   11034:	movw	r2, #32892	; 0x807c
   11038:	movt	r2, #1
   1103c:	movw	r3, #37100	; 0x90ec
   11040:	movt	r3, #2
   11044:	movw	r0, #37204	; 0x9154
   11048:	movt	r0, #2
   1104c:	str	r2, [sp]
   11050:	movw	r2, #32640	; 0x7f80
   11054:	movt	r2, #1
   11058:	stmib	sp, {r1, r5}
   1105c:	movw	r1, #31268	; 0x7a24
   11060:	movt	r1, #1
   11064:	ldr	r0, [r0]
   11068:	ldr	r3, [r3]
   1106c:	bl	166a8 <close@plt+0x57e4>
   11070:	mov	r0, r5
   11074:	bl	10de0 <exit@plt>
   11078:	ldr	r3, [r4, #16]
   1107c:	cmp	r3, r5
   11080:	movw	r5, #37184	; 0x9140
   11084:	movt	r5, #2
   11088:	moveq	r3, #1
   1108c:	streq	r3, [r4, #16]
   11090:	ldr	r3, [r5]
   11094:	sub	r2, r8, r3
   11098:	cmp	r2, #1
   1109c:	ble	11178 <close@plt+0x2b4>
   110a0:	cmp	r2, #2
   110a4:	beq	111a8 <close@plt+0x2e4>
   110a8:	movw	r1, #32964	; 0x80c4
   110ac:	movt	r1, #1
   110b0:	mov	r2, #5
   110b4:	mov	r0, #0
   110b8:	bl	10d14 <dcgettext@plt>
   110bc:	ldr	r3, [r5]
   110c0:	mov	r4, r0
   110c4:	add	r3, r3, #2
   110c8:	ldr	r0, [r7, r3, lsl #2]
   110cc:	bl	15f14 <close@plt+0x5050>
   110d0:	mov	r1, #0
   110d4:	mov	r3, r0
   110d8:	mov	r2, r4
   110dc:	mov	r0, r1
   110e0:	bl	10d80 <error@plt>
   110e4:	mov	r0, #1
   110e8:	bl	119f4 <close@plt+0xb30>
   110ec:	mov	r3, #2
   110f0:	str	r3, [r4, #4]
   110f4:	b	10f80 <close@plt+0xbc>
   110f8:	strb	r5, [r4, #10]
   110fc:	b	10f80 <close@plt+0xbc>
   11100:	ldr	r2, [r4, #16]
   11104:	movw	fp, #37092	; 0x90e4
   11108:	movt	fp, #2
   1110c:	ldr	r3, [sl]
   11110:	cmp	r2, #0
   11114:	beq	11134 <close@plt+0x270>
   11118:	mov	r1, r3
   1111c:	ldr	r0, [fp, #4]
   11120:	str	r3, [sp, #24]
   11124:	bl	10c9c <strcmp@plt>
   11128:	cmp	r0, #0
   1112c:	ldr	r3, [sp, #24]
   11130:	bne	1183c <close@plt+0x978>
   11134:	ldrb	r2, [r3]
   11138:	str	r3, [fp, #4]
   1113c:	cmp	r2, #0
   11140:	moveq	r0, #1
   11144:	beq	11150 <close@plt+0x28c>
   11148:	mov	r0, r3
   1114c:	bl	10dec <strlen@plt>
   11150:	str	r0, [r4, #16]
   11154:	b	10f80 <close@plt+0xbc>
   11158:	strb	r5, [r4, #8]
   1115c:	b	10f80 <close@plt+0xbc>
   11160:	movw	fp, #37092	; 0x90e4
   11164:	movt	fp, #2
   11168:	strb	r5, [fp]
   1116c:	b	10f80 <close@plt+0xbc>
   11170:	mov	r0, r5
   11174:	bl	119f4 <close@plt+0xb30>
   11178:	cmp	r3, r8
   1117c:	blt	11720 <close@plt+0x85c>
   11180:	mov	r2, #5
   11184:	movw	r1, #32920	; 0x8098
   11188:	movt	r1, #1
   1118c:	mov	r0, #0
   11190:	bl	10d14 <dcgettext@plt>
   11194:	mov	r1, #0
   11198:	mov	r2, r0
   1119c:	mov	r0, r1
   111a0:	bl	10d80 <error@plt>
   111a4:	b	110e4 <close@plt+0x220>
   111a8:	add	sl, r7, r3, lsl #2
   111ac:	movw	r3, #32984	; 0x80d8
   111b0:	movt	r3, #1
   111b4:	add	r7, sp, #144	; 0x90
   111b8:	add	r9, sp, #200	; 0xc8
   111bc:	str	r3, [sp, #24]
   111c0:	movw	r3, #37200	; 0x9150
   111c4:	movt	r3, #2
   111c8:	mov	r5, #0
   111cc:	str	r3, [sp, #28]
   111d0:	movw	r3, #33180	; 0x819c
   111d4:	movt	r3, #1
   111d8:	str	r4, [sp, #32]
   111dc:	str	r3, [sp, #36]	; 0x24
   111e0:	str	sl, [sp, #52]	; 0x34
   111e4:	lsl	r8, r5, #4
   111e8:	add	r3, sp, #168	; 0xa8
   111ec:	mov	r6, r9
   111f0:	mov	fp, #0
   111f4:	add	r4, r3, r8
   111f8:	mov	r0, r6
   111fc:	add	fp, fp, #1
   11200:	bl	122d4 <close@plt+0x1410>
   11204:	cmp	fp, #4
   11208:	str	r6, [r4], #4
   1120c:	add	r6, r6, #12
   11210:	bne	111f8 <close@plt+0x334>
   11214:	mov	r4, sl
   11218:	ldr	fp, [sl], #4
   1121c:	mov	r3, #0
   11220:	str	r3, [r7]
   11224:	str	r3, [r7, #4]
   11228:	str	r3, [r7, #8]
   1122c:	mov	r0, fp
   11230:	ldr	r1, [sp, #24]
   11234:	bl	10c9c <strcmp@plt>
   11238:	cmp	r0, #0
   1123c:	ldreq	r3, [sp, #28]
   11240:	ldreq	fp, [r3]
   11244:	bne	11744 <close@plt+0x880>
   11248:	add	r3, sp, #64	; 0x40
   1124c:	cmp	fp, #0
   11250:	str	fp, [r3, r5, lsl #2]
   11254:	beq	117e0 <close@plt+0x91c>
   11258:	mov	r1, #2
   1125c:	mov	r0, fp
   11260:	bl	11f24 <close@plt+0x1060>
   11264:	add	r3, sp, #296	; 0x128
   11268:	movw	r6, #37092	; 0x90e4
   1126c:	movt	r6, #2
   11270:	add	r8, r3, r8
   11274:	ldrb	r2, [r6]
   11278:	mov	r1, fp
   1127c:	ldr	r0, [r8, #-128]	; 0xffffff80
   11280:	bl	12418 <close@plt+0x1554>
   11284:	ldr	r2, [fp]
   11288:	add	r1, sp, #56	; 0x38
   1128c:	str	r0, [r1, r5, lsl #2]
   11290:	ands	r2, r2, #32
   11294:	bne	11820 <close@plt+0x95c>
   11298:	cmp	r5, #1
   1129c:	add	r7, r7, #12
   112a0:	add	r9, r9, #48	; 0x30
   112a4:	beq	112b0 <close@plt+0x3ec>
   112a8:	mov	r5, #1
   112ac:	b	111e4 <close@plt+0x320>
   112b0:	mov	r3, #0
   112b4:	ldr	r4, [sp, #32]
   112b8:	mov	r9, r3
   112bc:	mov	fp, r3
   112c0:	str	r3, [sp, #28]
   112c4:	str	r3, [sp, #40]	; 0x28
   112c8:	str	r2, [sp, #48]	; 0x30
   112cc:	mov	r2, r3
   112d0:	movw	r3, #37204	; 0x9154
   112d4:	movt	r3, #2
   112d8:	strd	r2, [sp, #32]
   112dc:	str	r9, [sp, #44]	; 0x2c
   112e0:	ldr	r8, [sp, #56]	; 0x38
   112e4:	ldr	r7, [sp, #60]	; 0x3c
   112e8:	cmp	r8, #0
   112ec:	beq	11548 <close@plt+0x684>
   112f0:	cmp	r7, #0
   112f4:	beq	115a8 <close@plt+0x6e4>
   112f8:	ldrb	r2, [r4, #2]
   112fc:	ldr	r3, [r7, #4]
   11300:	ldr	sl, [r8, #4]
   11304:	cmp	r2, #0
   11308:	ldr	r1, [r7, #8]
   1130c:	ldr	r0, [r8, #8]
   11310:	bne	11600 <close@plt+0x73c>
   11314:	cmp	sl, r3
   11318:	str	r3, [sp, #24]
   1131c:	movlt	r2, sl
   11320:	movge	r2, r3
   11324:	sub	r2, r2, #1
   11328:	bl	10cfc <memcmp@plt>
   1132c:	cmp	r0, #0
   11330:	bne	115f0 <close@plt+0x72c>
   11334:	ldr	r3, [sp, #24]
   11338:	cmp	sl, r3
   1133c:	blt	115a8 <close@plt+0x6e4>
   11340:	movne	r0, #1
   11344:	moveq	r0, #0
   11348:	cmp	r0, #0
   1134c:	bne	115f0 <close@plt+0x72c>
   11350:	ldr	r2, [sp, #40]	; 0x28
   11354:	ldrb	r3, [r4, #10]
   11358:	adds	r2, r2, #1
   1135c:	str	r2, [sp, #40]	; 0x28
   11360:	ldr	r2, [sp, #44]	; 0x2c
   11364:	adc	r2, r2, #0
   11368:	cmp	r3, #0
   1136c:	moveq	sl, #1
   11370:	str	r2, [sp, #44]	; 0x2c
   11374:	beq	113d8 <close@plt+0x514>
   11378:	ldrb	r3, [r4, #8]
   1137c:	ldr	r2, [sp, #36]	; 0x24
   11380:	cmp	r3, #0
   11384:	ldr	r8, [r2]
   11388:	beq	113a0 <close@plt+0x4dc>
   1138c:	mov	r3, r8
   11390:	mov	r1, #1
   11394:	ldr	r0, [r6, #4]
   11398:	ldr	r2, [r4, #16]
   1139c:	bl	10cf0 <fwrite_unlocked@plt>
   113a0:	ldrb	r3, [r4, #9]
   113a4:	cmp	r3, #0
   113a8:	beq	113c0 <close@plt+0x4fc>
   113ac:	mov	r3, r8
   113b0:	mov	r1, #1
   113b4:	ldr	r0, [r6, #4]
   113b8:	ldr	r2, [r4, #16]
   113bc:	bl	10cf0 <fwrite_unlocked@plt>
   113c0:	mov	r1, #1
   113c4:	mov	r3, r8
   113c8:	ldr	r2, [r7, #4]
   113cc:	mov	sl, r1
   113d0:	ldr	r0, [r7, #8]
   113d4:	bl	10cf0 <fwrite_unlocked@plt>
   113d8:	ldr	r7, [sp, #64]	; 0x40
   113dc:	add	r1, sp, #296	; 0x128
   113e0:	ldr	r3, [sp, #144]	; 0x90
   113e4:	ldrb	r2, [r6]
   113e8:	ldr	r8, [sp, #148]	; 0x94
   113ec:	add	r0, r3, #1
   113f0:	str	r3, [sp, #24]
   113f4:	and	r0, r0, #3
   113f8:	add	ip, r1, r0, lsl #2
   113fc:	mov	r1, r7
   11400:	str	r0, [sp, #144]	; 0x90
   11404:	ldr	r0, [ip, #-128]	; 0xffffff80
   11408:	str	r3, [sp, #148]	; 0x94
   1140c:	bl	12418 <close@plt+0x1554>
   11410:	cmp	r0, #0
   11414:	str	r0, [sp, #56]	; 0x38
   11418:	ldr	r3, [sp, #24]
   1141c:	beq	11678 <close@plt+0x7b4>
   11420:	ldr	r2, [r4, #4]
   11424:	cmp	r2, #2
   11428:	beq	11464 <close@plt+0x5a0>
   1142c:	cmp	r2, #1
   11430:	beq	11440 <close@plt+0x57c>
   11434:	ldrb	r2, [r4, #11]
   11438:	cmp	r2, #0
   1143c:	beq	11464 <close@plt+0x5a0>
   11440:	add	r2, sp, #296	; 0x128
   11444:	str	r5, [sp]
   11448:	add	r1, r2, r3, lsl #2
   1144c:	add	r3, r0, #8
   11450:	add	r2, r0, #4
   11454:	ldr	r0, [r1, #-128]	; 0xffffff80
   11458:	add	r1, r0, #8
   1145c:	add	r0, r0, #4
   11460:	bl	1193c <close@plt+0xa78>
   11464:	ldr	r3, [r7]
   11468:	tst	r3, #32
   1146c:	bne	11514 <close@plt+0x650>
   11470:	cmp	sl, #0
   11474:	beq	112e0 <close@plt+0x41c>
   11478:	ldr	r7, [sp, #68]	; 0x44
   1147c:	add	r1, sp, #296	; 0x128
   11480:	ldr	sl, [sp, #156]	; 0x9c
   11484:	ldrb	r2, [r6]
   11488:	ldr	r8, [sp, #160]	; 0xa0
   1148c:	add	r3, sl, #1
   11490:	str	sl, [sp, #160]	; 0xa0
   11494:	and	r3, r3, #3
   11498:	add	r0, r1, r3, lsl #2
   1149c:	mov	r1, r7
   114a0:	str	r3, [sp, #156]	; 0x9c
   114a4:	ldr	r0, [r0, #-112]	; 0xffffff90
   114a8:	bl	12418 <close@plt+0x1554>
   114ac:	cmp	r0, #0
   114b0:	str	r0, [sp, #60]	; 0x3c
   114b4:	beq	11614 <close@plt+0x750>
   114b8:	ldr	r3, [r4, #4]
   114bc:	cmp	r3, #2
   114c0:	beq	11500 <close@plt+0x63c>
   114c4:	cmp	r3, #1
   114c8:	beq	114d8 <close@plt+0x614>
   114cc:	ldrb	r3, [r4, #11]
   114d0:	cmp	r3, #0
   114d4:	beq	11500 <close@plt+0x63c>
   114d8:	add	r3, sp, #296	; 0x128
   114dc:	add	r2, r0, #4
   114e0:	add	sl, r3, sl, lsl #2
   114e4:	add	r3, r0, #8
   114e8:	mov	r1, #2
   114ec:	ldr	r0, [sl, #-112]	; 0xffffff90
   114f0:	str	r1, [sp]
   114f4:	add	r1, r0, #8
   114f8:	add	r0, r0, #4
   114fc:	bl	1193c <close@plt+0xa78>
   11500:	ldr	r3, [r7]
   11504:	tst	r3, #32
   11508:	beq	112e0 <close@plt+0x41c>
   1150c:	mov	r3, #1
   11510:	str	r3, [sp, #48]	; 0x30
   11514:	bl	10df8 <__errno_location@plt>
   11518:	ldrd	r2, [sp, #48]	; 0x30
   1151c:	mov	r1, #3
   11520:	ldr	r4, [r0]
   11524:	mov	r0, #0
   11528:	ldr	r2, [r3, r2, lsl #2]
   1152c:	bl	15768 <close@plt+0x48a4>
   11530:	mov	r3, r0
   11534:	movw	r2, #33272	; 0x81f8
   11538:	movt	r2, #1
   1153c:	mov	r1, r4
   11540:	mov	r0, #1
   11544:	bl	10d80 <error@plt>
   11548:	cmp	r7, #0
   1154c:	beq	116d8 <close@plt+0x814>
   11550:	strb	r5, [r4, #11]
   11554:	ldrb	r3, [r4, #9]
   11558:	adds	r9, r9, #1
   1155c:	adc	fp, fp, #0
   11560:	cmp	r3, #0
   11564:	beq	11478 <close@plt+0x5b4>
   11568:	ldrb	r3, [r4, #8]
   1156c:	ldr	r2, [sp, #36]	; 0x24
   11570:	cmp	r3, #0
   11574:	ldr	r8, [r2]
   11578:	beq	11590 <close@plt+0x6cc>
   1157c:	mov	r3, r8
   11580:	mov	r1, #1
   11584:	ldr	r0, [r6, #4]
   11588:	ldr	r2, [r4, #16]
   1158c:	bl	10cf0 <fwrite_unlocked@plt>
   11590:	mov	r3, r8
   11594:	mov	r1, #1
   11598:	ldr	r2, [r7, #4]
   1159c:	ldr	r0, [r7, #8]
   115a0:	bl	10cf0 <fwrite_unlocked@plt>
   115a4:	b	11478 <close@plt+0x5b4>
   115a8:	strb	r5, [r4, #11]
   115ac:	ldr	r3, [sp, #28]
   115b0:	ldrb	sl, [r4, #8]
   115b4:	adds	r3, r3, #1
   115b8:	str	r3, [sp, #28]
   115bc:	ldr	r3, [sp, #32]
   115c0:	adc	r3, r3, #0
   115c4:	cmp	sl, #0
   115c8:	str	r3, [sp, #32]
   115cc:	beq	113d8 <close@plt+0x514>
   115d0:	ldr	r3, [sp, #36]	; 0x24
   115d4:	mov	r1, #1
   115d8:	mov	sl, #0
   115dc:	ldr	r2, [r8, #4]
   115e0:	ldr	r0, [r8, #8]
   115e4:	ldr	r3, [r3]
   115e8:	bl	10cf0 <fwrite_unlocked@plt>
   115ec:	b	113d8 <close@plt+0x514>
   115f0:	cmp	r0, #0
   115f4:	strb	r5, [r4, #11]
   115f8:	bgt	11554 <close@plt+0x690>
   115fc:	b	115ac <close@plt+0x6e8>
   11600:	mov	r2, r1
   11604:	sub	r3, r3, #1
   11608:	sub	r1, sl, #1
   1160c:	bl	16fa4 <close@plt+0x60e0>
   11610:	b	11348 <close@plt+0x484>
   11614:	add	r3, sp, #296	; 0x128
   11618:	add	r8, r3, r8, lsl #2
   1161c:	ldr	r0, [r8, #-112]	; 0xffffff90
   11620:	ldr	r3, [r0, #8]
   11624:	cmp	r3, #0
   11628:	beq	11500 <close@plt+0x63c>
   1162c:	ldr	r3, [r4, #4]
   11630:	cmp	r3, #2
   11634:	beq	11500 <close@plt+0x63c>
   11638:	cmp	r3, #1
   1163c:	beq	1164c <close@plt+0x788>
   11640:	ldrb	r3, [r4, #11]
   11644:	cmp	r3, #0
   11648:	beq	11500 <close@plt+0x63c>
   1164c:	add	r3, sp, #296	; 0x128
   11650:	add	r1, r0, #8
   11654:	add	sl, r3, sl, lsl #2
   11658:	mov	r3, #2
   1165c:	add	r0, r0, #4
   11660:	ldr	r2, [sl, #-112]	; 0xffffff90
   11664:	str	r3, [sp]
   11668:	add	r3, r2, #8
   1166c:	add	r2, r2, #4
   11670:	bl	1193c <close@plt+0xa78>
   11674:	b	11500 <close@plt+0x63c>
   11678:	add	r2, sp, #296	; 0x128
   1167c:	add	r8, r2, r8, lsl #2
   11680:	ldr	r0, [r8, #-128]	; 0xffffff80
   11684:	ldr	r2, [r0, #8]
   11688:	cmp	r2, #0
   1168c:	beq	11464 <close@plt+0x5a0>
   11690:	ldr	r2, [r4, #4]
   11694:	cmp	r2, #2
   11698:	beq	11464 <close@plt+0x5a0>
   1169c:	cmp	r2, #1
   116a0:	beq	116b0 <close@plt+0x7ec>
   116a4:	ldrb	r2, [r4, #11]
   116a8:	cmp	r2, #0
   116ac:	beq	11464 <close@plt+0x5a0>
   116b0:	add	r2, sp, #296	; 0x128
   116b4:	str	r5, [sp]
   116b8:	add	r1, r0, #8
   116bc:	add	r3, r2, r3, lsl #2
   116c0:	add	r0, r0, #4
   116c4:	ldr	r2, [r3, #-128]	; 0xffffff80
   116c8:	add	r3, r2, #8
   116cc:	add	r2, r2, #4
   116d0:	bl	1193c <close@plt+0xa78>
   116d4:	b	11464 <close@plt+0x5a0>
   116d8:	ldr	r0, [sp, #64]	; 0x40
   116dc:	bl	11f74 <close@plt+0x10b0>
   116e0:	cmp	r0, #0
   116e4:	bne	11514 <close@plt+0x650>
   116e8:	ldr	r0, [sp, #68]	; 0x44
   116ec:	bl	11f74 <close@plt+0x10b0>
   116f0:	subs	r5, r0, #0
   116f4:	bne	1150c <close@plt+0x648>
   116f8:	ldrb	r3, [r4, #12]
   116fc:	cmp	r3, #0
   11700:	bne	11758 <close@plt+0x894>
   11704:	ldrb	r3, [r4]
   11708:	cmp	r3, #0
   1170c:	bne	117fc <close@plt+0x938>
   11710:	ldrb	r0, [r4, #1]
   11714:	cmp	r0, #0
   11718:	bne	117fc <close@plt+0x938>
   1171c:	bl	10de0 <exit@plt>
   11720:	movw	r1, #32936	; 0x80a8
   11724:	movt	r1, #1
   11728:	mov	r2, #5
   1172c:	mov	r0, #0
   11730:	bl	10d14 <dcgettext@plt>
   11734:	sub	r8, r8, #-1073741823	; 0xc0000001
   11738:	mov	r4, r0
   1173c:	ldr	r0, [r7, r8, lsl #2]
   11740:	b	110cc <close@plt+0x208>
   11744:	mov	r0, fp
   11748:	ldr	r1, [sp, #36]	; 0x24
   1174c:	bl	12088 <close@plt+0x11c4>
   11750:	mov	fp, r0
   11754:	b	11248 <close@plt+0x384>
   11758:	add	r2, sp, #72	; 0x48
   1175c:	ldrd	r0, [sp, #28]
   11760:	bl	1225c <close@plt+0x1398>
   11764:	mov	r7, r0
   11768:	mov	r1, fp
   1176c:	ldr	sl, [r6, #4]
   11770:	add	r2, sp, #96	; 0x60
   11774:	mov	r0, r9
   11778:	bl	1225c <close@plt+0x1398>
   1177c:	mov	r8, r0
   11780:	add	r2, sp, #120	; 0x78
   11784:	ldrd	r0, [sp, #40]	; 0x28
   11788:	ldr	r9, [r6, #4]
   1178c:	bl	1225c <close@plt+0x1398>
   11790:	mov	fp, r0
   11794:	mov	r2, #5
   11798:	mov	r0, r5
   1179c:	movw	r1, #32988	; 0x80dc
   117a0:	movt	r1, #1
   117a4:	ldr	r5, [r6, #4]
   117a8:	bl	10d14 <dcgettext@plt>
   117ac:	ldrb	ip, [r6]
   117b0:	mov	r3, sl
   117b4:	mov	r2, r7
   117b8:	movw	r1, #32996	; 0x80e4
   117bc:	movt	r1, #1
   117c0:	strd	r8, [sp]
   117c4:	str	fp, [sp, #8]
   117c8:	str	r5, [sp, #12]
   117cc:	str	r0, [sp, #16]
   117d0:	mov	r0, #1
   117d4:	str	ip, [sp, #20]
   117d8:	bl	10e1c <__printf_chk@plt>
   117dc:	b	11704 <close@plt+0x840>
   117e0:	bl	10df8 <__errno_location@plt>
   117e4:	mov	r5, r4
   117e8:	mov	r1, #3
   117ec:	ldr	r4, [r0]
   117f0:	mov	r0, fp
   117f4:	ldr	r2, [r5]
   117f8:	b	1152c <close@plt+0x668>
   117fc:	movw	r1, #33016	; 0x80f8
   11800:	movt	r1, #1
   11804:	mov	r2, #5
   11808:	mov	r0, #0
   1180c:	bl	10d14 <dcgettext@plt>
   11810:	mov	r2, r0
   11814:	mov	r1, #0
   11818:	mov	r0, #1
   1181c:	bl	10d80 <error@plt>
   11820:	bl	10df8 <__errno_location@plt>
   11824:	mov	r5, r4
   11828:	mov	r1, #3
   1182c:	ldr	r4, [r0]
   11830:	mov	r0, #0
   11834:	ldr	r2, [r5]
   11838:	b	1152c <close@plt+0x668>
   1183c:	movw	r1, #32836	; 0x8044
   11840:	movt	r1, #1
   11844:	b	11804 <close@plt+0x940>
   11848:	andeq	r7, r1, r4, lsl #19
   1184c:	mov	fp, #0
   11850:	mov	lr, #0
   11854:	pop	{r1}		; (ldr r1, [sp], #4)
   11858:	mov	r2, sp
   1185c:	push	{r2}		; (str r2, [sp, #-4]!)
   11860:	push	{r0}		; (str r0, [sp, #-4]!)
   11864:	ldr	ip, [pc, #16]	; 1187c <close@plt+0x9b8>
   11868:	push	{ip}		; (str ip, [sp, #-4]!)
   1186c:	ldr	r0, [pc, #12]	; 11880 <close@plt+0x9bc>
   11870:	ldr	r3, [pc, #12]	; 11884 <close@plt+0x9c0>
   11874:	bl	10da4 <__libc_start_main@plt>
   11878:	bl	10eb8 <abort@plt>
   1187c:	andeq	r7, r1, r4, lsr #18
   11880:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   11884:	andeq	r7, r1, r4, asr #17
   11888:	ldr	r3, [pc, #20]	; 118a4 <close@plt+0x9e0>
   1188c:	ldr	r2, [pc, #20]	; 118a8 <close@plt+0x9e4>
   11890:	add	r3, pc, r3
   11894:	ldr	r2, [r3, r2]
   11898:	cmp	r2, #0
   1189c:	bxeq	lr
   118a0:	b	10dbc <__gmon_start__@plt>
   118a4:	andeq	r7, r1, r8, ror #14
   118a8:	ldrdeq	r0, [r0], -r8
   118ac:	ldr	r0, [pc, #24]	; 118cc <close@plt+0xa08>
   118b0:	ldr	r3, [pc, #24]	; 118d0 <close@plt+0xa0c>
   118b4:	cmp	r3, r0
   118b8:	bxeq	lr
   118bc:	ldr	r3, [pc, #16]	; 118d4 <close@plt+0xa10>
   118c0:	cmp	r3, #0
   118c4:	bxeq	lr
   118c8:	bx	r3
   118cc:	andeq	r9, r2, r4, lsr r1
   118d0:	andeq	r9, r2, r4, lsr r1
   118d4:	andeq	r0, r0, r0
   118d8:	ldr	r0, [pc, #36]	; 11904 <close@plt+0xa40>
   118dc:	ldr	r1, [pc, #36]	; 11908 <close@plt+0xa44>
   118e0:	sub	r1, r1, r0
   118e4:	asr	r1, r1, #2
   118e8:	add	r1, r1, r1, lsr #31
   118ec:	asrs	r1, r1, #1
   118f0:	bxeq	lr
   118f4:	ldr	r3, [pc, #16]	; 1190c <close@plt+0xa48>
   118f8:	cmp	r3, #0
   118fc:	bxeq	lr
   11900:	bx	r3
   11904:	andeq	r9, r2, r4, lsr r1
   11908:	andeq	r9, r2, r4, lsr r1
   1190c:	andeq	r0, r0, r0
   11910:	push	{r4, lr}
   11914:	ldr	r4, [pc, #24]	; 11934 <close@plt+0xa70>
   11918:	ldrb	r3, [r4]
   1191c:	cmp	r3, #0
   11920:	popne	{r4, pc}
   11924:	bl	118ac <close@plt+0x9e8>
   11928:	mov	r3, #1
   1192c:	strb	r3, [r4]
   11930:	pop	{r4, pc}
   11934:	andeq	r9, r2, ip, asr r1
   11938:	b	118d8 <close@plt+0xa14>
   1193c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   11940:	movw	r4, #37216	; 0x9160
   11944:	movt	r4, #2
   11948:	strd	r6, [sp, #8]
   1194c:	ldr	r6, [sp, #24]
   11950:	str	r8, [sp, #16]
   11954:	str	lr, [sp, #20]
   11958:	sub	r5, r6, #1
   1195c:	ldrb	ip, [r4, r5]
   11960:	cmp	ip, #0
   11964:	bne	119d8 <close@plt+0xb14>
   11968:	ldrb	r7, [r4, #2]
   1196c:	ldr	ip, [r0]
   11970:	ldr	lr, [r2]
   11974:	cmp	r7, #0
   11978:	ldr	r0, [r1]
   1197c:	sub	r1, ip, #1
   11980:	ldr	r2, [r3]
   11984:	sub	r3, lr, #1
   11988:	bne	119ec <close@plt+0xb28>
   1198c:	bl	1254c <close@plt+0x1688>
   11990:	cmp	r0, #0
   11994:	ble	119d8 <close@plt+0xb14>
   11998:	ldr	r7, [r4, #4]
   1199c:	mov	r2, #5
   119a0:	movw	r1, #31236	; 0x7a04
   119a4:	movt	r1, #1
   119a8:	mov	r0, #0
   119ac:	bl	10d14 <dcgettext@plt>
   119b0:	mov	r2, r0
   119b4:	mov	r3, r6
   119b8:	mov	r1, #0
   119bc:	sub	r7, r7, #1
   119c0:	clz	r7, r7
   119c4:	lsr	r7, r7, #5
   119c8:	mov	r0, r7
   119cc:	bl	10d80 <error@plt>
   119d0:	mov	r3, #1
   119d4:	strb	r3, [r4, r5]
   119d8:	ldrd	r4, [sp]
   119dc:	ldrd	r6, [sp, #8]
   119e0:	ldr	r8, [sp, #16]
   119e4:	add	sp, sp, #20
   119e8:	pop	{pc}		; (ldr pc, [sp], #4)
   119ec:	bl	16fa4 <close@plt+0x60e0>
   119f0:	b	11990 <close@plt+0xacc>
   119f4:	subs	r6, r0, #0
   119f8:	str	r7, [sp, #-8]!
   119fc:	str	lr, [sp, #4]
   11a00:	sub	sp, sp, #56	; 0x38
   11a04:	beq	11a4c <close@plt+0xb88>
   11a08:	movw	r3, #37192	; 0x9148
   11a0c:	movt	r3, #2
   11a10:	ldr	r4, [r3]
   11a14:	mov	r2, #5
   11a18:	movw	r1, #31276	; 0x7a2c
   11a1c:	movt	r1, #1
   11a20:	mov	r0, #0
   11a24:	bl	10d14 <dcgettext@plt>
   11a28:	movw	r3, #37244	; 0x917c
   11a2c:	movt	r3, #2
   11a30:	mov	r2, r0
   11a34:	mov	r1, #1
   11a38:	ldr	r3, [r3]
   11a3c:	mov	r0, r4
   11a40:	bl	10e34 <__fprintf_chk@plt>
   11a44:	mov	r0, r6
   11a48:	bl	10de0 <exit@plt>
   11a4c:	mov	r2, #5
   11a50:	movw	r1, #31316	; 0x7a54
   11a54:	movt	r1, #1
   11a58:	movw	r4, #37244	; 0x917c
   11a5c:	movt	r4, #2
   11a60:	movw	r7, #37204	; 0x9154
   11a64:	movt	r7, #2
   11a68:	bl	10d14 <dcgettext@plt>
   11a6c:	mov	r1, r0
   11a70:	mov	r0, #1
   11a74:	ldr	r2, [r4]
   11a78:	bl	10e1c <__printf_chk@plt>
   11a7c:	mov	r2, #5
   11a80:	movw	r1, #31352	; 0x7a78
   11a84:	movt	r1, #1
   11a88:	mov	r0, r6
   11a8c:	bl	10d14 <dcgettext@plt>
   11a90:	ldr	r1, [r7]
   11a94:	bl	10c84 <fputs_unlocked@plt>
   11a98:	mov	r2, #5
   11a9c:	movw	r1, #31404	; 0x7aac
   11aa0:	movt	r1, #1
   11aa4:	mov	r0, r6
   11aa8:	bl	10d14 <dcgettext@plt>
   11aac:	ldr	r1, [r7]
   11ab0:	bl	10c84 <fputs_unlocked@plt>
   11ab4:	mov	r2, #5
   11ab8:	movw	r1, #31464	; 0x7ae8
   11abc:	movt	r1, #1
   11ac0:	mov	r0, r6
   11ac4:	bl	10d14 <dcgettext@plt>
   11ac8:	ldr	r1, [r7]
   11acc:	bl	10c84 <fputs_unlocked@plt>
   11ad0:	mov	r2, #5
   11ad4:	movw	r1, #31656	; 0x7ba8
   11ad8:	movt	r1, #1
   11adc:	mov	r0, r6
   11ae0:	bl	10d14 <dcgettext@plt>
   11ae4:	ldr	r1, [r7]
   11ae8:	bl	10c84 <fputs_unlocked@plt>
   11aec:	mov	r2, #5
   11af0:	movw	r1, #31872	; 0x7c80
   11af4:	movt	r1, #1
   11af8:	mov	r0, r6
   11afc:	bl	10d14 <dcgettext@plt>
   11b00:	ldr	r1, [r7]
   11b04:	bl	10c84 <fputs_unlocked@plt>
   11b08:	mov	r2, #5
   11b0c:	movw	r1, #32084	; 0x7d54
   11b10:	movt	r1, #1
   11b14:	mov	r0, r6
   11b18:	bl	10d14 <dcgettext@plt>
   11b1c:	ldr	r1, [r7]
   11b20:	bl	10c84 <fputs_unlocked@plt>
   11b24:	mov	r2, #5
   11b28:	movw	r1, #32144	; 0x7d90
   11b2c:	movt	r1, #1
   11b30:	mov	r0, r6
   11b34:	bl	10d14 <dcgettext@plt>
   11b38:	ldr	r1, [r7]
   11b3c:	bl	10c84 <fputs_unlocked@plt>
   11b40:	mov	r2, #5
   11b44:	movw	r1, #32188	; 0x7dbc
   11b48:	movt	r1, #1
   11b4c:	mov	r0, r6
   11b50:	bl	10d14 <dcgettext@plt>
   11b54:	ldr	r1, [r7]
   11b58:	bl	10c84 <fputs_unlocked@plt>
   11b5c:	mov	r2, #5
   11b60:	movw	r1, #32252	; 0x7dfc
   11b64:	movt	r1, #1
   11b68:	mov	r0, r6
   11b6c:	bl	10d14 <dcgettext@plt>
   11b70:	ldr	r1, [r7]
   11b74:	bl	10c84 <fputs_unlocked@plt>
   11b78:	mov	r2, #5
   11b7c:	movw	r1, #32300	; 0x7e2c
   11b80:	movt	r1, #1
   11b84:	mov	r0, r6
   11b88:	bl	10d14 <dcgettext@plt>
   11b8c:	ldr	r1, [r7]
   11b90:	bl	10c84 <fputs_unlocked@plt>
   11b94:	mov	r2, #5
   11b98:	movw	r1, #32356	; 0x7e64
   11b9c:	movt	r1, #1
   11ba0:	mov	r0, r6
   11ba4:	bl	10d14 <dcgettext@plt>
   11ba8:	ldr	r1, [r7]
   11bac:	bl	10c84 <fputs_unlocked@plt>
   11bb0:	mov	r2, #5
   11bb4:	movw	r1, #32420	; 0x7ea4
   11bb8:	movt	r1, #1
   11bbc:	mov	r0, r6
   11bc0:	bl	10d14 <dcgettext@plt>
   11bc4:	ldr	r3, [r4]
   11bc8:	mov	r1, r0
   11bcc:	mov	r0, #1
   11bd0:	mov	r2, r3
   11bd4:	bl	10e1c <__printf_chk@plt>
   11bd8:	movw	lr, #31052	; 0x794c
   11bdc:	movt	lr, #1
   11be0:	ldr	ip, [lr]
   11be4:	ldr	r4, [lr, #4]
   11be8:	ldrd	r8, [lr, #8]
   11bec:	subs	r1, ip, #0
   11bf0:	str	ip, [sp]
   11bf4:	ldrd	r2, [lr, #16]
   11bf8:	str	r4, [sp, #4]
   11bfc:	ldrd	r4, [lr, #24]
   11c00:	strd	r8, [sp, #8]
   11c04:	ldrd	r8, [lr, #32]
   11c08:	strd	r2, [sp, #16]
   11c0c:	ldrd	r2, [lr, #40]	; 0x28
   11c10:	strd	r4, [sp, #24]
   11c14:	ldrd	r4, [lr, #48]	; 0x30
   11c18:	strd	r8, [sp, #32]
   11c1c:	strd	r2, [sp, #40]	; 0x28
   11c20:	strd	r4, [sp, #48]	; 0x30
   11c24:	movwne	r5, #31268	; 0x7a24
   11c28:	mov	r4, sp
   11c2c:	movtne	r5, #1
   11c30:	bne	11d28 <close@plt+0xe64>
   11c34:	ldr	r4, [r4, #4]
   11c38:	movw	r1, #32576	; 0x7f40
   11c3c:	movt	r1, #1
   11c40:	mov	r2, #5
   11c44:	cmp	r4, #0
   11c48:	beq	11d3c <close@plt+0xe78>
   11c4c:	mov	r0, #0
   11c50:	bl	10d14 <dcgettext@plt>
   11c54:	mov	r1, r0
   11c58:	movw	r3, #32600	; 0x7f58
   11c5c:	movt	r3, #1
   11c60:	movw	r2, #32640	; 0x7f80
   11c64:	movt	r2, #1
   11c68:	mov	r0, #1
   11c6c:	bl	10e1c <__printf_chk@plt>
   11c70:	mov	r1, #0
   11c74:	mov	r0, #5
   11c78:	bl	10e70 <setlocale@plt>
   11c7c:	cmp	r0, #0
   11c80:	movweq	r5, #31268	; 0x7a24
   11c84:	movteq	r5, #1
   11c88:	beq	11cac <close@plt+0xde8>
   11c8c:	movw	r1, #32656	; 0x7f90
   11c90:	movt	r1, #1
   11c94:	mov	r2, #3
   11c98:	movw	r5, #31268	; 0x7a24
   11c9c:	movt	r5, #1
   11ca0:	bl	10eac <strncmp@plt>
   11ca4:	cmp	r0, #0
   11ca8:	bne	11df4 <close@plt+0xf30>
   11cac:	mov	r2, #5
   11cb0:	movw	r1, #32732	; 0x7fdc
   11cb4:	movt	r1, #1
   11cb8:	mov	r0, #0
   11cbc:	bl	10d14 <dcgettext@plt>
   11cc0:	mov	r1, r0
   11cc4:	movw	r3, #31268	; 0x7a24
   11cc8:	movt	r3, #1
   11ccc:	movw	r2, #32600	; 0x7f58
   11cd0:	movt	r2, #1
   11cd4:	mov	r0, #1
   11cd8:	bl	10e1c <__printf_chk@plt>
   11cdc:	mov	r2, #5
   11ce0:	movw	r1, #32760	; 0x7ff8
   11ce4:	movt	r1, #1
   11ce8:	mov	r0, #0
   11cec:	bl	10d14 <dcgettext@plt>
   11cf0:	movw	r2, #33056	; 0x8120
   11cf4:	movt	r2, #1
   11cf8:	cmp	r4, r5
   11cfc:	movw	r3, #31652	; 0x7ba4
   11d00:	movt	r3, #1
   11d04:	mov	r1, r0
   11d08:	moveq	r3, r2
   11d0c:	mov	r2, r4
   11d10:	mov	r0, #1
   11d14:	bl	10e1c <__printf_chk@plt>
   11d18:	b	11a44 <close@plt+0xb80>
   11d1c:	ldr	r1, [r4, #8]!
   11d20:	cmp	r1, #0
   11d24:	beq	11c34 <close@plt+0xd70>
   11d28:	mov	r0, r5
   11d2c:	bl	10c9c <strcmp@plt>
   11d30:	cmp	r0, #0
   11d34:	bne	11d1c <close@plt+0xe58>
   11d38:	b	11c34 <close@plt+0xd70>
   11d3c:	mov	r0, r4
   11d40:	bl	10d14 <dcgettext@plt>
   11d44:	mov	r1, r0
   11d48:	movw	r3, #32600	; 0x7f58
   11d4c:	movt	r3, #1
   11d50:	movw	r2, #32640	; 0x7f80
   11d54:	movt	r2, #1
   11d58:	mov	r0, #1
   11d5c:	bl	10e1c <__printf_chk@plt>
   11d60:	mov	r1, r4
   11d64:	mov	r0, #5
   11d68:	bl	10e70 <setlocale@plt>
   11d6c:	cmp	r0, #0
   11d70:	beq	11d8c <close@plt+0xec8>
   11d74:	movw	r1, #32656	; 0x7f90
   11d78:	movt	r1, #1
   11d7c:	mov	r2, #3
   11d80:	bl	10eac <strncmp@plt>
   11d84:	cmp	r0, #0
   11d88:	bne	11de8 <close@plt+0xf24>
   11d8c:	mov	r2, #5
   11d90:	movw	r1, #32732	; 0x7fdc
   11d94:	movt	r1, #1
   11d98:	mov	r0, #0
   11d9c:	bl	10d14 <dcgettext@plt>
   11da0:	mov	r1, r0
   11da4:	movw	r3, #31268	; 0x7a24
   11da8:	movt	r3, #1
   11dac:	movw	r2, #32600	; 0x7f58
   11db0:	movt	r2, #1
   11db4:	mov	r0, #1
   11db8:	bl	10e1c <__printf_chk@plt>
   11dbc:	movw	r1, #32760	; 0x7ff8
   11dc0:	movt	r1, #1
   11dc4:	mov	r2, #5
   11dc8:	mov	r0, #0
   11dcc:	bl	10d14 <dcgettext@plt>
   11dd0:	movw	r4, #31268	; 0x7a24
   11dd4:	movt	r4, #1
   11dd8:	movw	r3, #33056	; 0x8120
   11ddc:	movt	r3, #1
   11de0:	mov	r1, r0
   11de4:	b	11d0c <close@plt+0xe48>
   11de8:	movw	r5, #31268	; 0x7a24
   11dec:	movt	r5, #1
   11df0:	mov	r4, r5
   11df4:	mov	r2, #5
   11df8:	movw	r1, #32660	; 0x7f94
   11dfc:	movt	r1, #1
   11e00:	mov	r0, #0
   11e04:	bl	10d14 <dcgettext@plt>
   11e08:	ldr	r1, [r7]
   11e0c:	bl	10c84 <fputs_unlocked@plt>
   11e10:	b	11cac <close@plt+0xde8>
   11e14:	movw	r3, #37236	; 0x9174
   11e18:	movt	r3, #2
   11e1c:	str	r0, [r3]
   11e20:	bx	lr
   11e24:	movw	r3, #37236	; 0x9174
   11e28:	movt	r3, #2
   11e2c:	strb	r0, [r3, #4]
   11e30:	bx	lr
   11e34:	movw	r3, #37204	; 0x9154
   11e38:	movt	r3, #2
   11e3c:	strd	r4, [sp, #-16]!
   11e40:	ldr	r0, [r3]
   11e44:	str	r6, [sp, #8]
   11e48:	str	lr, [sp, #12]
   11e4c:	sub	sp, sp, #8
   11e50:	bl	17190 <close@plt+0x62cc>
   11e54:	cmp	r0, #0
   11e58:	beq	11e84 <close@plt+0xfc0>
   11e5c:	movw	r4, #37236	; 0x9174
   11e60:	movt	r4, #2
   11e64:	ldrb	r6, [r4, #4]
   11e68:	bl	10df8 <__errno_location@plt>
   11e6c:	mov	r5, r0
   11e70:	cmp	r6, #0
   11e74:	beq	11eb0 <close@plt+0xfec>
   11e78:	ldr	r3, [r0]
   11e7c:	cmp	r3, #32
   11e80:	bne	11eb0 <close@plt+0xfec>
   11e84:	movw	r3, #37192	; 0x9148
   11e88:	movt	r3, #2
   11e8c:	ldr	r0, [r3]
   11e90:	bl	17190 <close@plt+0x62cc>
   11e94:	cmp	r0, #0
   11e98:	bne	11ef8 <close@plt+0x1034>
   11e9c:	add	sp, sp, #8
   11ea0:	ldrd	r4, [sp]
   11ea4:	ldr	r6, [sp, #8]
   11ea8:	add	sp, sp, #12
   11eac:	pop	{pc}		; (ldr pc, [sp], #4)
   11eb0:	movw	r1, #33256	; 0x81e8
   11eb4:	movt	r1, #1
   11eb8:	mov	r2, #5
   11ebc:	mov	r0, #0
   11ec0:	bl	10d14 <dcgettext@plt>
   11ec4:	mov	r6, r0
   11ec8:	ldr	r0, [r4]
   11ecc:	cmp	r0, #0
   11ed0:	beq	11f08 <close@plt+0x1044>
   11ed4:	ldr	r4, [r5]
   11ed8:	bl	15398 <close@plt+0x44d4>
   11edc:	mov	r3, r0
   11ee0:	movw	r2, #33268	; 0x81f4
   11ee4:	movt	r2, #1
   11ee8:	mov	r0, #0
   11eec:	str	r6, [sp]
   11ef0:	mov	r1, r4
   11ef4:	bl	10d80 <error@plt>
   11ef8:	movw	r3, #37104	; 0x90f0
   11efc:	movt	r3, #2
   11f00:	ldr	r0, [r3]
   11f04:	bl	10ccc <_exit@plt>
   11f08:	mov	r3, r6
   11f0c:	movw	r2, #33272	; 0x81f8
   11f10:	movt	r2, #1
   11f14:	ldr	r1, [r5]
   11f18:	bl	10d80 <error@plt>
   11f1c:	b	11ef8 <close@plt+0x1034>
   11f20:	b	10ca8 <posix_fadvise64@plt>
   11f24:	cmp	r0, #0
   11f28:	bxeq	lr
   11f2c:	str	r4, [sp, #-16]!
   11f30:	mov	r4, r1
   11f34:	strd	r6, [sp, #4]
   11f38:	mov	r6, #0
   11f3c:	mov	r7, #0
   11f40:	str	lr, [sp, #12]
   11f44:	sub	sp, sp, #16
   11f48:	bl	10e28 <fileno@plt>
   11f4c:	mov	r2, r6
   11f50:	mov	r3, r7
   11f54:	strd	r6, [sp]
   11f58:	str	r4, [sp, #8]
   11f5c:	bl	10ca8 <posix_fadvise64@plt>
   11f60:	add	sp, sp, #16
   11f64:	ldr	r4, [sp]
   11f68:	ldrd	r6, [sp, #4]
   11f6c:	add	sp, sp, #12
   11f70:	pop	{pc}		; (ldr pc, [sp], #4)
   11f74:	strd	r4, [sp, #-12]!
   11f78:	mov	r4, r0
   11f7c:	str	lr, [sp, #8]
   11f80:	sub	sp, sp, #12
   11f84:	bl	10e28 <fileno@plt>
   11f88:	cmp	r0, #0
   11f8c:	mov	r0, r4
   11f90:	blt	12014 <close@plt+0x1150>
   11f94:	bl	10db0 <__freading@plt>
   11f98:	cmp	r0, #0
   11f9c:	bne	11fe0 <close@plt+0x111c>
   11fa0:	mov	r0, r4
   11fa4:	bl	12028 <close@plt+0x1164>
   11fa8:	cmp	r0, #0
   11fac:	beq	12010 <close@plt+0x114c>
   11fb0:	bl	10df8 <__errno_location@plt>
   11fb4:	mov	r5, r0
   11fb8:	mov	r0, r4
   11fbc:	ldr	r4, [r5]
   11fc0:	bl	10e40 <fclose@plt>
   11fc4:	cmp	r4, #0
   11fc8:	mvnne	r0, #0
   11fcc:	strne	r4, [r5]
   11fd0:	add	sp, sp, #12
   11fd4:	ldrd	r4, [sp]
   11fd8:	add	sp, sp, #8
   11fdc:	pop	{pc}		; (ldr pc, [sp], #4)
   11fe0:	mov	r0, r4
   11fe4:	bl	10e28 <fileno@plt>
   11fe8:	mov	r1, #1
   11fec:	mov	r2, #0
   11ff0:	mov	r3, #0
   11ff4:	str	r1, [sp]
   11ff8:	bl	10d50 <lseek64@plt>
   11ffc:	mvn	r3, #0
   12000:	mvn	r2, #0
   12004:	cmp	r1, r3
   12008:	cmpeq	r0, r2
   1200c:	bne	11fa0 <close@plt+0x10dc>
   12010:	mov	r0, r4
   12014:	add	sp, sp, #12
   12018:	ldrd	r4, [sp]
   1201c:	ldr	lr, [sp, #8]
   12020:	add	sp, sp, #12
   12024:	b	10e40 <fclose@plt>
   12028:	str	r4, [sp, #-8]!
   1202c:	subs	r4, r0, #0
   12030:	str	lr, [sp, #4]
   12034:	sub	sp, sp, #8
   12038:	beq	12054 <close@plt+0x1190>
   1203c:	bl	10db0 <__freading@plt>
   12040:	cmp	r0, #0
   12044:	beq	12054 <close@plt+0x1190>
   12048:	ldr	r3, [r4]
   1204c:	tst	r3, #256	; 0x100
   12050:	bne	1206c <close@plt+0x11a8>
   12054:	mov	r0, r4
   12058:	add	sp, sp, #8
   1205c:	ldr	r4, [sp]
   12060:	ldr	lr, [sp, #4]
   12064:	add	sp, sp, #8
   12068:	b	10cb4 <fflush@plt>
   1206c:	mov	r1, #1
   12070:	mov	r2, #0
   12074:	mov	r3, #0
   12078:	mov	r0, r4
   1207c:	str	r1, [sp]
   12080:	bl	12134 <close@plt+0x1270>
   12084:	b	12054 <close@plt+0x1190>
   12088:	strd	r4, [sp, #-16]!
   1208c:	mov	r5, r1
   12090:	str	r6, [sp, #8]
   12094:	str	lr, [sp, #12]
   12098:	bl	10e94 <fopen64@plt>
   1209c:	subs	r4, r0, #0
   120a0:	beq	120b0 <close@plt+0x11ec>
   120a4:	bl	10e28 <fileno@plt>
   120a8:	cmp	r0, #2
   120ac:	bls	120c4 <close@plt+0x1200>
   120b0:	mov	r0, r4
   120b4:	ldrd	r4, [sp]
   120b8:	ldr	r6, [sp, #8]
   120bc:	add	sp, sp, #12
   120c0:	pop	{pc}		; (ldr pc, [sp], #4)
   120c4:	bl	1616c <close@plt+0x52a8>
   120c8:	subs	r6, r0, #0
   120cc:	blt	12114 <close@plt+0x1250>
   120d0:	mov	r0, r4
   120d4:	bl	11f74 <close@plt+0x10b0>
   120d8:	cmp	r0, #0
   120dc:	bne	120f4 <close@plt+0x1230>
   120e0:	mov	r1, r5
   120e4:	mov	r0, r6
   120e8:	bl	10c6c <fdopen@plt>
   120ec:	subs	r4, r0, #0
   120f0:	bne	120b0 <close@plt+0x11ec>
   120f4:	bl	10df8 <__errno_location@plt>
   120f8:	mov	r5, r0
   120fc:	mov	r0, r6
   12100:	ldr	r6, [r5]
   12104:	mov	r4, #0
   12108:	bl	10ec4 <close@plt>
   1210c:	str	r6, [r5]
   12110:	b	120b0 <close@plt+0x11ec>
   12114:	bl	10df8 <__errno_location@plt>
   12118:	mov	r5, r0
   1211c:	mov	r0, r4
   12120:	ldr	r6, [r5]
   12124:	mov	r4, #0
   12128:	bl	11f74 <close@plt+0x10b0>
   1212c:	str	r6, [r5]
   12130:	b	120b0 <close@plt+0x11ec>
   12134:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12138:	mov	r4, r0
   1213c:	ldr	ip, [r0, #4]
   12140:	strd	r6, [sp, #8]
   12144:	str	lr, [sp, #20]
   12148:	ldr	lr, [r0, #8]
   1214c:	str	r8, [sp, #16]
   12150:	sub	sp, sp, #8
   12154:	ldr	r5, [sp, #32]
   12158:	cmp	lr, ip
   1215c:	beq	12184 <close@plt+0x12c0>
   12160:	mov	r0, r4
   12164:	str	r5, [sp, #32]
   12168:	add	sp, sp, #8
   1216c:	ldrd	r4, [sp]
   12170:	ldrd	r6, [sp, #8]
   12174:	ldr	r8, [sp, #16]
   12178:	ldr	lr, [sp, #20]
   1217c:	add	sp, sp, #24
   12180:	b	10e4c <fseeko64@plt>
   12184:	ldr	ip, [r0, #16]
   12188:	ldr	lr, [r0, #20]
   1218c:	cmp	lr, ip
   12190:	bne	12160 <close@plt+0x129c>
   12194:	ldr	r8, [r0, #36]	; 0x24
   12198:	cmp	r8, #0
   1219c:	bne	12160 <close@plt+0x129c>
   121a0:	mov	r6, r2
   121a4:	mov	r7, r3
   121a8:	bl	10e28 <fileno@plt>
   121ac:	mov	r2, r6
   121b0:	mov	r3, r7
   121b4:	str	r5, [sp]
   121b8:	bl	10d50 <lseek64@plt>
   121bc:	mvn	r3, #0
   121c0:	mvn	r2, #0
   121c4:	cmp	r1, r3
   121c8:	cmpeq	r0, r2
   121cc:	beq	121fc <close@plt+0x1338>
   121d0:	ldr	r3, [r4]
   121d4:	strd	r0, [r4, #80]	; 0x50
   121d8:	bic	r3, r3, #16
   121dc:	str	r3, [r4]
   121e0:	mov	r0, r8
   121e4:	add	sp, sp, #8
   121e8:	ldrd	r4, [sp]
   121ec:	ldrd	r6, [sp, #8]
   121f0:	ldr	r8, [sp, #16]
   121f4:	add	sp, sp, #20
   121f8:	pop	{pc}		; (ldr pc, [sp], #4)
   121fc:	mvn	r8, #0
   12200:	b	121e0 <close@plt+0x131c>
   12204:	push	{lr}		; (str lr, [sp, #-4]!)
   12208:	sub	sp, sp, #268	; 0x10c
   1220c:	movw	r2, #257	; 0x101
   12210:	add	r1, sp, #4
   12214:	bl	160a8 <close@plt+0x51e4>
   12218:	cmp	r0, #0
   1221c:	movne	r0, #0
   12220:	bne	12254 <close@plt+0x1390>
   12224:	movw	r1, #33276	; 0x81fc
   12228:	movt	r1, #1
   1222c:	add	r0, sp, #4
   12230:	bl	10c9c <strcmp@plt>
   12234:	cmp	r0, #0
   12238:	beq	12254 <close@plt+0x1390>
   1223c:	add	r0, sp, #4
   12240:	movw	r1, #33280	; 0x8200
   12244:	movt	r1, #1
   12248:	bl	10c9c <strcmp@plt>
   1224c:	adds	r0, r0, #0
   12250:	movne	r0, #1
   12254:	add	sp, sp, #268	; 0x10c
   12258:	pop	{pc}		; (ldr pc, [sp], #4)
   1225c:	mov	r3, #0
   12260:	strd	r4, [sp, #-16]!
   12264:	mov	r4, r0
   12268:	mov	r5, r1
   1226c:	str	r6, [sp, #8]
   12270:	add	r6, r2, #20
   12274:	str	lr, [sp, #12]
   12278:	strb	r3, [r2, #20]
   1227c:	mov	r0, r4
   12280:	mov	r1, r5
   12284:	mov	r2, #10
   12288:	mov	r3, #0
   1228c:	bl	17750 <close@plt+0x688c>
   12290:	add	ip, r2, #48	; 0x30
   12294:	mov	r0, r4
   12298:	mov	r1, r5
   1229c:	mov	r2, #10
   122a0:	mov	r3, #0
   122a4:	strb	ip, [r6, #-1]!
   122a8:	bl	17750 <close@plt+0x688c>
   122ac:	cmp	r5, #0
   122b0:	mov	r5, r1
   122b4:	cmpeq	r4, #9
   122b8:	mov	r4, r0
   122bc:	bhi	1227c <close@plt+0x13b8>
   122c0:	mov	r0, r6
   122c4:	ldrd	r4, [sp]
   122c8:	ldr	r6, [sp, #8]
   122cc:	add	sp, sp, #12
   122d0:	pop	{pc}		; (ldr pc, [sp], #4)
   122d4:	mov	r3, #0
   122d8:	str	r3, [r0]
   122dc:	str	r3, [r0, #4]
   122e0:	str	r3, [r0, #8]
   122e4:	bx	lr
   122e8:	ldr	r3, [r1]
   122ec:	strd	r4, [sp, #-36]!	; 0xffffffdc
   122f0:	strd	r6, [sp, #8]
   122f4:	strd	sl, [sp, #24]
   122f8:	ldr	fp, [r0]
   122fc:	tst	r3, #16
   12300:	strd	r8, [sp, #16]
   12304:	ldr	sl, [r0, #8]
   12308:	str	lr, [sp, #32]
   1230c:	sub	sp, sp, #12
   12310:	add	fp, sl, fp
   12314:	bne	12408 <close@plt+0x1544>
   12318:	mov	r5, r0
   1231c:	mov	r6, r1
   12320:	mov	r4, sl
   12324:	mov	r9, #1
   12328:	b	12350 <close@plt+0x148c>
   1232c:	add	r2, r3, #1
   12330:	str	r2, [r6, #4]
   12334:	ldrb	r7, [r3]
   12338:	mov	r8, r7
   1233c:	cmp	r4, fp
   12340:	beq	123a4 <close@plt+0x14e0>
   12344:	cmp	r8, #10
   12348:	strb	r7, [r4], #1
   1234c:	beq	123e0 <close@plt+0x151c>
   12350:	ldr	r3, [r6, #4]
   12354:	ldr	r2, [r6, #8]
   12358:	cmp	r3, r2
   1235c:	bcc	1232c <close@plt+0x1468>
   12360:	mov	r0, r6
   12364:	bl	10e64 <__uflow@plt>
   12368:	cmn	r0, #1
   1236c:	mov	r8, r0
   12370:	bne	12410 <close@plt+0x154c>
   12374:	cmp	sl, r4
   12378:	beq	12408 <close@plt+0x1544>
   1237c:	ldr	r3, [r6]
   12380:	tst	r3, #32
   12384:	bne	12408 <close@plt+0x1544>
   12388:	ldrb	r3, [r4, #-1]
   1238c:	cmp	r3, #10
   12390:	beq	123e0 <close@plt+0x151c>
   12394:	cmp	r4, fp
   12398:	bne	123d8 <close@plt+0x1514>
   1239c:	mov	r7, #10
   123a0:	mov	r8, r7
   123a4:	mov	r0, sl
   123a8:	mvn	r3, #0
   123ac:	str	r9, [sp]
   123b0:	mov	r2, #1
   123b4:	mov	r1, r5
   123b8:	ldr	r4, [r5]
   123bc:	bl	16ba4 <close@plt+0x5ce0>
   123c0:	ldr	fp, [r5]
   123c4:	mov	sl, r0
   123c8:	str	r0, [r5, #8]
   123cc:	add	r4, r0, r4
   123d0:	add	fp, r0, fp
   123d4:	b	12344 <close@plt+0x1480>
   123d8:	mov	r3, #10
   123dc:	strb	r3, [r4], #1
   123e0:	sub	r4, r4, sl
   123e4:	mov	r0, r5
   123e8:	str	r4, [r5, #4]
   123ec:	add	sp, sp, #12
   123f0:	ldrd	r4, [sp]
   123f4:	ldrd	r6, [sp, #8]
   123f8:	ldrd	r8, [sp, #16]
   123fc:	ldrd	sl, [sp, #24]
   12400:	add	sp, sp, #32
   12404:	pop	{pc}		; (ldr pc, [sp], #4)
   12408:	mov	r0, #0
   1240c:	b	123ec <close@plt+0x1528>
   12410:	uxtb	r7, r0
   12414:	b	1233c <close@plt+0x1478>
   12418:	ldr	ip, [r1]
   1241c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12420:	ldr	r3, [r0]
   12424:	strd	r6, [sp, #8]
   12428:	strd	sl, [sp, #24]
   1242c:	ldr	fp, [r0, #8]
   12430:	tst	ip, #16
   12434:	strd	r8, [sp, #16]
   12438:	str	lr, [sp, #32]
   1243c:	sub	sp, sp, #12
   12440:	add	r9, fp, r3
   12444:	bne	12534 <close@plt+0x1670>
   12448:	mov	r8, r2
   1244c:	mov	r7, r0
   12450:	mov	r5, r1
   12454:	mov	r4, fp
   12458:	b	12480 <close@plt+0x15bc>
   1245c:	add	r1, r3, #1
   12460:	str	r1, [r5, #4]
   12464:	ldrb	r6, [r3]
   12468:	mov	sl, r6
   1246c:	cmp	r4, r9
   12470:	beq	124d4 <close@plt+0x1610>
   12474:	cmp	r8, sl
   12478:	strb	r6, [r4], #1
   1247c:	beq	1250c <close@plt+0x1648>
   12480:	ldr	r3, [r5, #4]
   12484:	ldr	r1, [r5, #8]
   12488:	cmp	r3, r1
   1248c:	bcc	1245c <close@plt+0x1598>
   12490:	mov	r0, r5
   12494:	bl	10e64 <__uflow@plt>
   12498:	cmn	r0, #1
   1249c:	mov	sl, r0
   124a0:	bne	1253c <close@plt+0x1678>
   124a4:	cmp	fp, r4
   124a8:	beq	12534 <close@plt+0x1670>
   124ac:	ldr	r3, [r5]
   124b0:	tst	r3, #32
   124b4:	bne	12534 <close@plt+0x1670>
   124b8:	ldrb	r3, [r4, #-1]
   124bc:	cmp	r3, r8
   124c0:	beq	1250c <close@plt+0x1648>
   124c4:	cmp	r4, r9
   124c8:	mov	sl, r8
   124cc:	bne	12508 <close@plt+0x1644>
   124d0:	mov	r6, r8
   124d4:	mov	r2, #1
   124d8:	mov	r0, fp
   124dc:	mvn	r3, #0
   124e0:	mov	r1, r7
   124e4:	str	r2, [sp]
   124e8:	ldr	r4, [r7]
   124ec:	bl	16ba4 <close@plt+0x5ce0>
   124f0:	ldr	r2, [r7]
   124f4:	mov	fp, r0
   124f8:	str	r0, [r7, #8]
   124fc:	add	r4, r0, r4
   12500:	add	r9, r0, r2
   12504:	b	12474 <close@plt+0x15b0>
   12508:	strb	r8, [r4], #1
   1250c:	sub	r4, r4, fp
   12510:	mov	r0, r7
   12514:	str	r4, [r7, #4]
   12518:	add	sp, sp, #12
   1251c:	ldrd	r4, [sp]
   12520:	ldrd	r6, [sp, #8]
   12524:	ldrd	r8, [sp, #16]
   12528:	ldrd	sl, [sp, #24]
   1252c:	add	sp, sp, #32
   12530:	pop	{pc}		; (ldr pc, [sp], #4)
   12534:	mov	r0, #0
   12538:	b	12518 <close@plt+0x1654>
   1253c:	uxtb	r6, r0
   12540:	b	1246c <close@plt+0x15a8>
   12544:	ldr	r0, [r0, #8]
   12548:	b	17400 <close@plt+0x653c>
   1254c:	cmp	r1, r3
   12550:	strd	r4, [sp, #-16]!
   12554:	mov	r5, r1
   12558:	mov	r1, r2
   1255c:	movcc	r2, r5
   12560:	str	r6, [sp, #8]
   12564:	movcs	r2, r3
   12568:	mov	r4, r3
   1256c:	str	lr, [sp, #12]
   12570:	bl	10cfc <memcmp@plt>
   12574:	cmp	r0, #0
   12578:	bne	12594 <close@plt+0x16d0>
   1257c:	cmp	r5, r4
   12580:	movcs	r0, #0
   12584:	movcc	r0, #1
   12588:	cmp	r5, r4
   1258c:	rsbls	r0, r0, #0
   12590:	rsbhi	r0, r0, #1
   12594:	ldrd	r4, [sp]
   12598:	ldr	r6, [sp, #8]
   1259c:	add	sp, sp, #12
   125a0:	pop	{pc}		; (ldr pc, [sp], #4)
   125a4:	strd	r4, [sp, #-16]!
   125a8:	subs	r4, r0, #0
   125ac:	str	r6, [sp, #8]
   125b0:	str	lr, [sp, #12]
   125b4:	beq	1264c <close@plt+0x1788>
   125b8:	mov	r1, #47	; 0x2f
   125bc:	bl	10e7c <strrchr@plt>
   125c0:	subs	r5, r0, #0
   125c4:	beq	12624 <close@plt+0x1760>
   125c8:	add	r6, r5, #1
   125cc:	sub	r3, r6, r4
   125d0:	cmp	r3, #6
   125d4:	ble	12624 <close@plt+0x1760>
   125d8:	movw	r1, #33344	; 0x8240
   125dc:	movt	r1, #1
   125e0:	mov	r2, #7
   125e4:	sub	r0, r5, #6
   125e8:	bl	10eac <strncmp@plt>
   125ec:	cmp	r0, #0
   125f0:	bne	12624 <close@plt+0x1760>
   125f4:	movw	r1, #33352	; 0x8248
   125f8:	movt	r1, #1
   125fc:	mov	r2, #3
   12600:	mov	r0, r6
   12604:	bl	10eac <strncmp@plt>
   12608:	cmp	r0, #0
   1260c:	movne	r4, r6
   12610:	bne	12624 <close@plt+0x1760>
   12614:	add	r4, r5, #4
   12618:	movw	r3, #37176	; 0x9138
   1261c:	movt	r3, #2
   12620:	str	r4, [r3]
   12624:	movw	r2, #37244	; 0x917c
   12628:	movt	r2, #2
   1262c:	ldr	r6, [sp, #8]
   12630:	movw	r3, #37180	; 0x913c
   12634:	movt	r3, #2
   12638:	str	r4, [r2]
   1263c:	str	r4, [r3]
   12640:	ldrd	r4, [sp]
   12644:	add	sp, sp, #12
   12648:	pop	{pc}		; (ldr pc, [sp], #4)
   1264c:	movw	r3, #37192	; 0x9148
   12650:	movt	r3, #2
   12654:	movw	r0, #33288	; 0x8208
   12658:	movt	r0, #1
   1265c:	ldr	r3, [r3]
   12660:	mov	r2, #55	; 0x37
   12664:	mov	r1, #1
   12668:	bl	10d44 <fwrite@plt>
   1266c:	bl	10eb8 <abort@plt>
   12670:	mov	r2, #5
   12674:	strd	r4, [sp, #-16]!
   12678:	mov	r5, r0
   1267c:	str	r6, [sp, #8]
   12680:	mov	r6, r1
   12684:	mov	r1, r0
   12688:	mov	r0, #0
   1268c:	str	lr, [sp, #12]
   12690:	bl	10d14 <dcgettext@plt>
   12694:	cmp	r5, r0
   12698:	mov	r4, r0
   1269c:	beq	126b4 <close@plt+0x17f0>
   126a0:	mov	r0, r4
   126a4:	ldrd	r4, [sp]
   126a8:	ldr	r6, [sp, #8]
   126ac:	add	sp, sp, #12
   126b0:	pop	{pc}		; (ldr pc, [sp], #4)
   126b4:	bl	17460 <close@plt+0x659c>
   126b8:	ldrb	r3, [r0]
   126bc:	bic	r3, r3, #32
   126c0:	cmp	r3, #85	; 0x55
   126c4:	bne	1272c <close@plt+0x1868>
   126c8:	ldrb	r3, [r0, #1]
   126cc:	bic	r3, r3, #32
   126d0:	cmp	r3, #84	; 0x54
   126d4:	bne	127ac <close@plt+0x18e8>
   126d8:	ldrb	r3, [r0, #2]
   126dc:	bic	r3, r3, #32
   126e0:	cmp	r3, #70	; 0x46
   126e4:	bne	127ac <close@plt+0x18e8>
   126e8:	ldrb	r3, [r0, #3]
   126ec:	cmp	r3, #45	; 0x2d
   126f0:	bne	127ac <close@plt+0x18e8>
   126f4:	ldrb	r3, [r0, #4]
   126f8:	cmp	r3, #56	; 0x38
   126fc:	bne	127ac <close@plt+0x18e8>
   12700:	ldrb	r3, [r0, #5]
   12704:	cmp	r3, #0
   12708:	bne	127ac <close@plt+0x18e8>
   1270c:	ldrb	r2, [r4]
   12710:	movw	r3, #33444	; 0x82a4
   12714:	movt	r3, #1
   12718:	movw	r4, #33456	; 0x82b0
   1271c:	movt	r4, #1
   12720:	cmp	r2, #96	; 0x60
   12724:	movne	r4, r3
   12728:	b	126a0 <close@plt+0x17dc>
   1272c:	cmp	r3, #71	; 0x47
   12730:	bne	127ac <close@plt+0x18e8>
   12734:	ldrb	r3, [r0, #1]
   12738:	bic	r3, r3, #32
   1273c:	cmp	r3, #66	; 0x42
   12740:	bne	127ac <close@plt+0x18e8>
   12744:	ldrb	r3, [r0, #2]
   12748:	cmp	r3, #49	; 0x31
   1274c:	bne	127ac <close@plt+0x18e8>
   12750:	ldrb	r3, [r0, #3]
   12754:	cmp	r3, #56	; 0x38
   12758:	bne	127ac <close@plt+0x18e8>
   1275c:	ldrb	r3, [r0, #4]
   12760:	cmp	r3, #48	; 0x30
   12764:	bne	127ac <close@plt+0x18e8>
   12768:	ldrb	r3, [r0, #5]
   1276c:	cmp	r3, #51	; 0x33
   12770:	bne	127ac <close@plt+0x18e8>
   12774:	ldrb	r3, [r0, #6]
   12778:	cmp	r3, #48	; 0x30
   1277c:	bne	127ac <close@plt+0x18e8>
   12780:	ldrb	r3, [r0, #7]
   12784:	cmp	r3, #0
   12788:	bne	127ac <close@plt+0x18e8>
   1278c:	ldrb	r2, [r4]
   12790:	movw	r3, #33448	; 0x82a8
   12794:	movt	r3, #1
   12798:	movw	r4, #33452	; 0x82ac
   1279c:	movt	r4, #1
   127a0:	cmp	r2, #96	; 0x60
   127a4:	movne	r4, r3
   127a8:	b	126a0 <close@plt+0x17dc>
   127ac:	movw	r3, #33460	; 0x82b4
   127b0:	movt	r3, #1
   127b4:	cmp	r6, #9
   127b8:	movw	r4, #33440	; 0x82a0
   127bc:	movt	r4, #1
   127c0:	movne	r4, r3
   127c4:	b	126a0 <close@plt+0x17dc>
   127c8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   127cc:	strd	r6, [sp, #8]
   127d0:	strd	r8, [sp, #16]
   127d4:	mov	r8, r3
   127d8:	strd	sl, [sp, #24]
   127dc:	mov	fp, r0
   127e0:	mov	sl, r1
   127e4:	str	lr, [sp, #32]
   127e8:	sub	sp, sp, #140	; 0x8c
   127ec:	ldr	r3, [sp, #180]	; 0xb4
   127f0:	str	r2, [sp, #28]
   127f4:	and	r4, r3, #2
   127f8:	ubfx	r3, r3, #1, #1
   127fc:	str	r3, [sp, #44]	; 0x2c
   12800:	bl	10d5c <__ctype_get_mb_cur_max@plt>
   12804:	ldr	r3, [sp, #176]	; 0xb0
   12808:	str	r0, [sp, #76]	; 0x4c
   1280c:	cmp	r3, #10
   12810:	ldrls	pc, [pc, r3, lsl #2]
   12814:	b	141b0 <close@plt+0x32ec>
   12818:	muleq	r1, r8, ip
   1281c:			; <UNDEFINED> instruction: 0x00012db4
   12820:	andeq	r3, r1, r0, lsr r3
   12824:	andeq	r2, r1, r0, lsr #28
   12828:	andeq	r2, r1, r0, lsr #23
   1282c:	andeq	r2, r1, ip, lsl ip
   12830:	strdeq	r2, [r1], -r4
   12834:	andeq	r2, r1, ip, asr sp
   12838:	andeq	r2, r1, r4, asr #16
   1283c:	andeq	r2, r1, r4, asr #16
   12840:	andeq	r2, r1, r4, asr #16
   12844:	ldr	r3, [sp, #176]	; 0xb0
   12848:	cmp	r3, #10
   1284c:	beq	12878 <close@plt+0x19b4>
   12850:	mov	r1, r3
   12854:	movw	r0, #33464	; 0x82b8
   12858:	movt	r0, #1
   1285c:	bl	12670 <close@plt+0x17ac>
   12860:	str	r0, [sp, #188]	; 0xbc
   12864:	movw	r0, #33460	; 0x82b4
   12868:	movt	r0, #1
   1286c:	ldr	r1, [sp, #176]	; 0xb0
   12870:	bl	12670 <close@plt+0x17ac>
   12874:	str	r0, [sp, #192]	; 0xc0
   12878:	cmp	r4, #0
   1287c:	movne	r4, #0
   12880:	beq	13f3c <close@plt+0x3078>
   12884:	mov	r5, #0
   12888:	ldr	r0, [sp, #192]	; 0xc0
   1288c:	mov	r9, r5
   12890:	str	r5, [sp, #64]	; 0x40
   12894:	bl	10dec <strlen@plt>
   12898:	mov	r3, #1
   1289c:	ldr	r2, [sp, #44]	; 0x2c
   128a0:	cmp	r0, r5
   128a4:	moveq	r2, r5
   128a8:	str	r3, [sp, #32]
   128ac:	str	r3, [sp, #48]	; 0x30
   128b0:	str	r5, [sp, #52]	; 0x34
   128b4:	str	r3, [sp, #60]	; 0x3c
   128b8:	ldr	r3, [sp, #180]	; 0xb4
   128bc:	str	r0, [sp, #56]	; 0x38
   128c0:	str	r5, [sp, #68]	; 0x44
   128c4:	str	r5, [sp, #80]	; 0x50
   128c8:	str	r5, [sp, #84]	; 0x54
   128cc:	and	r3, r3, #1
   128d0:	str	r2, [sp, #88]	; 0x58
   128d4:	str	r3, [sp, #92]	; 0x5c
   128d8:	ldr	r3, [sp, #180]	; 0xb4
   128dc:	and	r3, r3, #4
   128e0:	str	r3, [sp, #96]	; 0x60
   128e4:	ldr	r3, [sp, #192]	; 0xc0
   128e8:	str	r3, [sp, #72]	; 0x48
   128ec:	mov	r3, fp
   128f0:	mov	r7, #0
   128f4:	mov	fp, r9
   128f8:	mov	r9, r3
   128fc:	cmn	r8, #1
   12900:	beq	12f04 <close@plt+0x2040>
   12904:	subs	r6, r8, r7
   12908:	movne	r6, #1
   1290c:	cmp	r6, #0
   12910:	beq	12f1c <close@plt+0x2058>
   12914:	ldr	r0, [sp, #28]
   12918:	ldr	r3, [sp, #48]	; 0x30
   1291c:	cmp	r3, #0
   12920:	add	r3, r0, r7
   12924:	str	r3, [sp, #36]	; 0x24
   12928:	beq	133a8 <close@plt+0x24e4>
   1292c:	ldr	r2, [sp, #56]	; 0x38
   12930:	cmp	r2, #0
   12934:	beq	138a8 <close@plt+0x29e4>
   12938:	cmp	r2, #1
   1293c:	mov	r3, r2
   12940:	movls	r3, #0
   12944:	movhi	r3, #1
   12948:	cmn	r8, #1
   1294c:	add	r5, r7, r2
   12950:	movne	r3, #0
   12954:	cmp	r3, #0
   12958:	beq	12964 <close@plt+0x1aa0>
   1295c:	bl	10dec <strlen@plt>
   12960:	mov	r8, r0
   12964:	cmp	r5, r8
   12968:	bhi	138a8 <close@plt+0x29e4>
   1296c:	ldr	r0, [sp, #36]	; 0x24
   12970:	ldr	r2, [sp, #56]	; 0x38
   12974:	ldr	r1, [sp, #72]	; 0x48
   12978:	bl	10cfc <memcmp@plt>
   1297c:	cmp	r0, #0
   12980:	bne	138a8 <close@plt+0x29e4>
   12984:	ldr	r3, [sp, #44]	; 0x2c
   12988:	cmp	r3, #0
   1298c:	bne	14054 <close@plt+0x3190>
   12990:	ldr	r3, [sp, #36]	; 0x24
   12994:	ldrb	r5, [r3]
   12998:	cmp	r5, #126	; 0x7e
   1299c:	ldrls	pc, [pc, r5, lsl #2]
   129a0:	b	13e3c <close@plt+0x2f78>
   129a4:	andeq	r3, r1, r8, ror r0
   129a8:	andeq	r3, r1, ip, lsr lr
   129ac:	andeq	r3, r1, ip, lsr lr
   129b0:	andeq	r3, r1, ip, lsr lr
   129b4:	andeq	r3, r1, ip, lsr lr
   129b8:	andeq	r3, r1, ip, lsr lr
   129bc:	andeq	r3, r1, ip, lsr lr
   129c0:	ldrdeq	r2, [r1], -r0
   129c4:	andeq	r2, r1, r8, asr #31
   129c8:	ldrdeq	r2, [r1], -r8
   129cc:	andeq	r3, r1, ip, asr r1
   129d0:	andeq	r3, r1, ip, asr #2
   129d4:	andeq	r2, r1, r4, ror lr
   129d8:	andeq	r3, r1, r8, lsr #2
   129dc:	andeq	r3, r1, ip, lsr lr
   129e0:	andeq	r3, r1, ip, lsr lr
   129e4:	andeq	r3, r1, ip, lsr lr
   129e8:	andeq	r3, r1, ip, lsr lr
   129ec:	andeq	r3, r1, ip, lsr lr
   129f0:	andeq	r3, r1, ip, lsr lr
   129f4:	andeq	r3, r1, ip, lsr lr
   129f8:	andeq	r3, r1, ip, lsr lr
   129fc:	andeq	r3, r1, ip, lsr lr
   12a00:	andeq	r3, r1, ip, lsr lr
   12a04:	andeq	r3, r1, ip, lsr lr
   12a08:	andeq	r3, r1, ip, lsr lr
   12a0c:	andeq	r3, r1, ip, lsr lr
   12a10:	andeq	r3, r1, ip, lsr lr
   12a14:	andeq	r3, r1, ip, lsr lr
   12a18:	andeq	r3, r1, ip, lsr lr
   12a1c:	andeq	r3, r1, ip, lsr lr
   12a20:	andeq	r3, r1, ip, lsr lr
   12a24:	ldrdeq	r3, [r1], -r4
   12a28:	andeq	r3, r1, r8, asr #3
   12a2c:	andeq	r3, r1, r8, asr #3
   12a30:			; <UNDEFINED> instruction: 0x000131bc
   12a34:	andeq	r3, r1, r8, asr #3
   12a38:	andeq	r3, r1, r0, lsr #5
   12a3c:	andeq	r3, r1, r8, asr #3
   12a40:	andeq	r3, r1, r0, lsl r3
   12a44:	andeq	r3, r1, r8, asr #3
   12a48:	andeq	r3, r1, r8, asr #3
   12a4c:	andeq	r3, r1, r8, asr #3
   12a50:	andeq	r3, r1, r0, lsr #5
   12a54:	andeq	r3, r1, r0, lsr #5
   12a58:	andeq	r3, r1, r0, lsr #5
   12a5c:	andeq	r3, r1, r0, lsr #5
   12a60:	andeq	r3, r1, r0, lsr #5
   12a64:	andeq	r3, r1, r0, lsr #5
   12a68:	andeq	r3, r1, r0, lsr #5
   12a6c:	andeq	r3, r1, r0, lsr #5
   12a70:	andeq	r3, r1, r0, lsr #5
   12a74:	andeq	r3, r1, r0, lsr #5
   12a78:	andeq	r3, r1, r0, lsr #5
   12a7c:	andeq	r3, r1, r0, lsr #5
   12a80:	andeq	r3, r1, r0, lsr #5
   12a84:	andeq	r3, r1, r0, lsr #5
   12a88:	andeq	r3, r1, r0, lsr #5
   12a8c:	andeq	r3, r1, r0, lsr #5
   12a90:	andeq	r3, r1, r8, asr #3
   12a94:	andeq	r3, r1, r8, asr #3
   12a98:	andeq	r3, r1, r8, asr #3
   12a9c:	andeq	r3, r1, r8, asr #3
   12aa0:	andeq	r3, r1, r0, asr #5
   12aa4:	andeq	r3, r1, ip, lsr lr
   12aa8:	andeq	r3, r1, r0, lsr #5
   12aac:	andeq	r3, r1, r0, lsr #5
   12ab0:	andeq	r3, r1, r0, lsr #5
   12ab4:	andeq	r3, r1, r0, lsr #5
   12ab8:	andeq	r3, r1, r0, lsr #5
   12abc:	andeq	r3, r1, r0, lsr #5
   12ac0:	andeq	r3, r1, r0, lsr #5
   12ac4:	andeq	r3, r1, r0, lsr #5
   12ac8:	andeq	r3, r1, r0, lsr #5
   12acc:	andeq	r3, r1, r0, lsr #5
   12ad0:	andeq	r3, r1, r0, lsr #5
   12ad4:	andeq	r3, r1, r0, lsr #5
   12ad8:	andeq	r3, r1, r0, lsr #5
   12adc:	andeq	r3, r1, r0, lsr #5
   12ae0:	andeq	r3, r1, r0, lsr #5
   12ae4:	andeq	r3, r1, r0, lsr #5
   12ae8:	andeq	r3, r1, r0, lsr #5
   12aec:	andeq	r3, r1, r0, lsr #5
   12af0:	andeq	r3, r1, r0, lsr #5
   12af4:	andeq	r3, r1, r0, lsr #5
   12af8:	andeq	r3, r1, r0, lsr #5
   12afc:	andeq	r3, r1, r0, lsr #5
   12b00:	andeq	r3, r1, r0, lsr #5
   12b04:	andeq	r3, r1, r0, lsr #5
   12b08:	andeq	r3, r1, r0, lsr #5
   12b0c:	andeq	r3, r1, r0, lsr #5
   12b10:	andeq	r3, r1, r8, asr #3
   12b14:	andeq	r3, r1, r4, ror #4
   12b18:	andeq	r3, r1, r0, lsr #5
   12b1c:	andeq	r3, r1, r8, asr #3
   12b20:	andeq	r3, r1, r0, lsr #5
   12b24:	andeq	r3, r1, r8, asr #3
   12b28:	andeq	r3, r1, r0, lsr #5
   12b2c:	andeq	r3, r1, r0, lsr #5
   12b30:	andeq	r3, r1, r0, lsr #5
   12b34:	andeq	r3, r1, r0, lsr #5
   12b38:	andeq	r3, r1, r0, lsr #5
   12b3c:	andeq	r3, r1, r0, lsr #5
   12b40:	andeq	r3, r1, r0, lsr #5
   12b44:	andeq	r3, r1, r0, lsr #5
   12b48:	andeq	r3, r1, r0, lsr #5
   12b4c:	andeq	r3, r1, r0, lsr #5
   12b50:	andeq	r3, r1, r0, lsr #5
   12b54:	andeq	r3, r1, r0, lsr #5
   12b58:	andeq	r3, r1, r0, lsr #5
   12b5c:	andeq	r3, r1, r0, lsr #5
   12b60:	andeq	r3, r1, r0, lsr #5
   12b64:	andeq	r3, r1, r0, lsr #5
   12b68:	andeq	r3, r1, r0, lsr #5
   12b6c:	andeq	r3, r1, r0, lsr #5
   12b70:	andeq	r3, r1, r0, lsr #5
   12b74:	andeq	r3, r1, r0, lsr #5
   12b78:	andeq	r3, r1, r0, lsr #5
   12b7c:	andeq	r3, r1, r0, lsr #5
   12b80:	andeq	r3, r1, r0, lsr #5
   12b84:	andeq	r3, r1, r0, lsr #5
   12b88:	andeq	r3, r1, r0, lsr #5
   12b8c:	andeq	r3, r1, r0, lsr #5
   12b90:	andeq	r3, r1, r0, ror r1
   12b94:	andeq	r3, r1, r8, asr #3
   12b98:	andeq	r3, r1, r0, ror r1
   12b9c:			; <UNDEFINED> instruction: 0x000131bc
   12ba0:	ldr	r3, [sp, #180]	; 0xb4
   12ba4:	cmp	r4, #0
   12ba8:	and	r3, r3, #1
   12bac:	str	r3, [sp, #92]	; 0x5c
   12bb0:	ldr	r3, [sp, #180]	; 0xb4
   12bb4:	and	r3, r3, #4
   12bb8:	str	r3, [sp, #96]	; 0x60
   12bbc:	moveq	r3, #1
   12bc0:	streq	r3, [sp, #60]	; 0x3c
   12bc4:	beq	13354 <close@plt+0x2490>
   12bc8:	mov	r3, #0
   12bcc:	mov	r2, #1
   12bd0:	mov	r4, r3
   12bd4:	mov	r9, r3
   12bd8:	str	r2, [sp, #32]
   12bdc:	str	r2, [sp, #44]	; 0x2c
   12be0:	str	r3, [sp, #48]	; 0x30
   12be4:	str	r2, [sp, #52]	; 0x34
   12be8:	str	r2, [sp, #56]	; 0x38
   12bec:	str	r3, [sp, #60]	; 0x3c
   12bf0:	str	r2, [sp, #64]	; 0x40
   12bf4:	str	r2, [sp, #68]	; 0x44
   12bf8:	str	r3, [sp, #80]	; 0x50
   12bfc:	str	r3, [sp, #84]	; 0x54
   12c00:	str	r3, [sp, #88]	; 0x58
   12c04:	movw	r3, #33460	; 0x82b4
   12c08:	movt	r3, #1
   12c0c:	str	r3, [sp, #72]	; 0x48
   12c10:	mov	r3, #2
   12c14:	str	r3, [sp, #176]	; 0xb0
   12c18:	b	128ec <close@plt+0x1a28>
   12c1c:	ldr	r3, [sp, #180]	; 0xb4
   12c20:	cmp	r4, #0
   12c24:	and	r3, r3, #1
   12c28:	str	r3, [sp, #92]	; 0x5c
   12c2c:	ldr	r3, [sp, #180]	; 0xb4
   12c30:	and	r3, r3, #4
   12c34:	str	r3, [sp, #96]	; 0x60
   12c38:	bne	1400c <close@plt+0x3148>
   12c3c:	cmp	sl, #0
   12c40:	beq	13db8 <close@plt+0x2ef4>
   12c44:	mov	r3, #34	; 0x22
   12c48:	mov	r2, r4
   12c4c:	mov	r1, #1
   12c50:	mov	r9, r2
   12c54:	strb	r3, [fp]
   12c58:	movw	r3, #33440	; 0x82a0
   12c5c:	movt	r3, #1
   12c60:	mov	r4, r1
   12c64:	str	r1, [sp, #32]
   12c68:	str	r2, [sp, #44]	; 0x2c
   12c6c:	str	r1, [sp, #48]	; 0x30
   12c70:	str	r2, [sp, #52]	; 0x34
   12c74:	str	r1, [sp, #56]	; 0x38
   12c78:	str	r1, [sp, #60]	; 0x3c
   12c7c:	str	r2, [sp, #64]	; 0x40
   12c80:	str	r2, [sp, #68]	; 0x44
   12c84:	str	r3, [sp, #72]	; 0x48
   12c88:	str	r2, [sp, #80]	; 0x50
   12c8c:	str	r2, [sp, #84]	; 0x54
   12c90:	str	r2, [sp, #88]	; 0x58
   12c94:	b	128ec <close@plt+0x1a28>
   12c98:	mov	r3, #0
   12c9c:	mov	r2, #1
   12ca0:	mov	r9, r3
   12ca4:	str	r2, [sp, #32]
   12ca8:	str	r3, [sp, #44]	; 0x2c
   12cac:	str	r3, [sp, #48]	; 0x30
   12cb0:	str	r3, [sp, #52]	; 0x34
   12cb4:	str	r3, [sp, #60]	; 0x3c
   12cb8:	strd	r2, [sp, #64]	; 0x40
   12cbc:	str	r3, [sp, #72]	; 0x48
   12cc0:	str	r3, [sp, #80]	; 0x50
   12cc4:	str	r3, [sp, #88]	; 0x58
   12cc8:	ldr	r3, [sp, #180]	; 0xb4
   12ccc:	and	r3, r3, r2
   12cd0:	str	r3, [sp, #92]	; 0x5c
   12cd4:	ldr	r3, [sp, #180]	; 0xb4
   12cd8:	and	r3, r3, #4
   12cdc:	str	r3, [sp, #96]	; 0x60
   12ce0:	ldr	r3, [sp, #176]	; 0xb0
   12ce4:	mov	r4, r3
   12ce8:	str	r3, [sp, #56]	; 0x38
   12cec:	str	r3, [sp, #84]	; 0x54
   12cf0:	b	128ec <close@plt+0x1a28>
   12cf4:	mov	r3, #1
   12cf8:	mov	r4, #0
   12cfc:	mov	r9, r4
   12d00:	str	r3, [sp, #32]
   12d04:	str	r3, [sp, #44]	; 0x2c
   12d08:	str	r3, [sp, #48]	; 0x30
   12d0c:	str	r4, [sp, #52]	; 0x34
   12d10:	str	r3, [sp, #56]	; 0x38
   12d14:	str	r3, [sp, #60]	; 0x3c
   12d18:	str	r3, [sp, #88]	; 0x58
   12d1c:	movw	r3, #33440	; 0x82a0
   12d20:	movt	r3, #1
   12d24:	str	r4, [sp, #64]	; 0x40
   12d28:	str	r4, [sp, #68]	; 0x44
   12d2c:	str	r3, [sp, #72]	; 0x48
   12d30:	ldr	r3, [sp, #180]	; 0xb4
   12d34:	str	r4, [sp, #80]	; 0x50
   12d38:	str	r4, [sp, #84]	; 0x54
   12d3c:	and	r3, r3, #1
   12d40:	str	r3, [sp, #92]	; 0x5c
   12d44:	ldr	r3, [sp, #180]	; 0xb4
   12d48:	and	r3, r3, #4
   12d4c:	str	r3, [sp, #96]	; 0x60
   12d50:	mov	r3, #5
   12d54:	str	r3, [sp, #176]	; 0xb0
   12d58:	b	128ec <close@plt+0x1a28>
   12d5c:	mov	r3, #1
   12d60:	mov	r4, #0
   12d64:	mov	r9, r4
   12d68:	str	r3, [sp, #32]
   12d6c:	str	r4, [sp, #44]	; 0x2c
   12d70:	str	r3, [sp, #48]	; 0x30
   12d74:	str	r3, [sp, #60]	; 0x3c
   12d78:	ldr	r3, [sp, #180]	; 0xb4
   12d7c:	str	r4, [sp, #52]	; 0x34
   12d80:	str	r4, [sp, #56]	; 0x38
   12d84:	str	r4, [sp, #64]	; 0x40
   12d88:	str	r4, [sp, #68]	; 0x44
   12d8c:	and	r3, r3, #1
   12d90:	str	r4, [sp, #72]	; 0x48
   12d94:	str	r4, [sp, #80]	; 0x50
   12d98:	str	r4, [sp, #84]	; 0x54
   12d9c:	str	r3, [sp, #92]	; 0x5c
   12da0:	ldr	r3, [sp, #180]	; 0xb4
   12da4:	str	r4, [sp, #88]	; 0x58
   12da8:	and	r3, r3, #4
   12dac:	str	r3, [sp, #96]	; 0x60
   12db0:	b	128ec <close@plt+0x1a28>
   12db4:	mov	r3, #0
   12db8:	mov	r2, #1
   12dbc:	ldr	r1, [sp, #176]	; 0xb0
   12dc0:	mov	r4, r3
   12dc4:	mov	r9, r3
   12dc8:	movw	r3, #33460	; 0x82b4
   12dcc:	movt	r3, #1
   12dd0:	str	r2, [sp, #32]
   12dd4:	str	r2, [sp, #44]	; 0x2c
   12dd8:	str	r4, [sp, #48]	; 0x30
   12ddc:	strd	r2, [sp, #68]	; 0x44
   12de0:	ldr	r3, [sp, #180]	; 0xb4
   12de4:	str	r2, [sp, #52]	; 0x34
   12de8:	str	r1, [sp, #56]	; 0x38
   12dec:	str	r4, [sp, #60]	; 0x3c
   12df0:	str	r2, [sp, #64]	; 0x40
   12df4:	and	r3, r3, r2
   12df8:	str	r4, [sp, #80]	; 0x50
   12dfc:	str	r4, [sp, #84]	; 0x54
   12e00:	str	r4, [sp, #88]	; 0x58
   12e04:	str	r3, [sp, #92]	; 0x5c
   12e08:	ldr	r3, [sp, #180]	; 0xb4
   12e0c:	and	r3, r3, #4
   12e10:	str	r3, [sp, #96]	; 0x60
   12e14:	mov	r3, #2
   12e18:	str	r3, [sp, #176]	; 0xb0
   12e1c:	b	128ec <close@plt+0x1a28>
   12e20:	mov	r3, #1
   12e24:	mov	r2, #0
   12e28:	mov	r4, r2
   12e2c:	mov	r9, r2
   12e30:	str	r3, [sp, #32]
   12e34:	str	r3, [sp, #44]	; 0x2c
   12e38:	str	r2, [sp, #48]	; 0x30
   12e3c:	str	r3, [sp, #52]	; 0x34
   12e40:	str	r3, [sp, #56]	; 0x38
   12e44:	str	r3, [sp, #60]	; 0x3c
   12e48:	str	r3, [sp, #64]	; 0x40
   12e4c:	str	r3, [sp, #68]	; 0x44
   12e50:	str	r3, [sp, #88]	; 0x58
   12e54:	movw	r3, #33460	; 0x82b4
   12e58:	movt	r3, #1
   12e5c:	str	r3, [sp, #72]	; 0x48
   12e60:	ldr	r3, [sp, #180]	; 0xb4
   12e64:	str	r2, [sp, #80]	; 0x50
   12e68:	str	r2, [sp, #84]	; 0x54
   12e6c:	and	r3, r3, #1
   12e70:	b	12e04 <close@plt+0x1f40>
   12e74:	mov	r5, #102	; 0x66
   12e78:	mov	r6, #0
   12e7c:	ldr	r3, [sp, #44]	; 0x2c
   12e80:	cmp	r3, #0
   12e84:	bne	13d34 <close@plt+0x2e70>
   12e88:	ldr	r2, [sp, #52]	; 0x34
   12e8c:	eor	r3, fp, #1
   12e90:	ands	r3, r2, r3
   12e94:	beq	12ecc <close@plt+0x2008>
   12e98:	cmp	sl, r4
   12e9c:	mov	fp, r3
   12ea0:	movhi	r2, #39	; 0x27
   12ea4:	strbhi	r2, [r9, r4]
   12ea8:	add	r2, r4, #1
   12eac:	cmp	sl, r2
   12eb0:	movhi	r1, #36	; 0x24
   12eb4:	strbhi	r1, [r9, r2]
   12eb8:	add	r2, r4, #2
   12ebc:	add	r4, r4, #3
   12ec0:	cmp	sl, r2
   12ec4:	movhi	r1, #39	; 0x27
   12ec8:	strbhi	r1, [r9, r2]
   12ecc:	cmp	sl, r4
   12ed0:	add	r7, r7, #1
   12ed4:	movhi	r3, #92	; 0x5c
   12ed8:	strbhi	r3, [r9, r4]
   12edc:	add	r4, r4, #1
   12ee0:	cmp	r4, sl
   12ee4:	ldr	r3, [sp, #32]
   12ee8:	strbcc	r5, [r9, r4]
   12eec:	cmp	r6, #0
   12ef0:	add	r4, r4, #1
   12ef4:	moveq	r3, #0
   12ef8:	cmn	r8, #1
   12efc:	str	r3, [sp, #32]
   12f00:	bne	12904 <close@plt+0x1a40>
   12f04:	ldr	r3, [sp, #28]
   12f08:	ldrb	r6, [r3, r7]
   12f0c:	adds	r6, r6, #0
   12f10:	movne	r6, #1
   12f14:	cmp	r6, #0
   12f18:	bne	12914 <close@plt+0x1a50>
   12f1c:	mov	r3, r9
   12f20:	mov	r9, fp
   12f24:	mov	fp, r3
   12f28:	ldr	r3, [sp, #68]	; 0x44
   12f2c:	cmp	r4, #0
   12f30:	movne	r3, #0
   12f34:	cmp	r3, #0
   12f38:	bne	1412c <close@plt+0x3268>
   12f3c:	ldr	r3, [sp, #44]	; 0x2c
   12f40:	ldr	r2, [sp, #52]	; 0x34
   12f44:	eor	r3, r3, #1
   12f48:	ands	r2, r3, r2
   12f4c:	beq	14064 <close@plt+0x31a0>
   12f50:	ldr	r3, [sp, #80]	; 0x50
   12f54:	cmp	r3, #0
   12f58:	beq	14068 <close@plt+0x31a4>
   12f5c:	ldr	r3, [sp, #32]
   12f60:	cmp	r3, #0
   12f64:	bne	140dc <close@plt+0x3218>
   12f68:	ldr	r3, [sp, #84]	; 0x54
   12f6c:	adds	r3, r3, #0
   12f70:	movne	r3, #1
   12f74:	cmp	sl, #0
   12f78:	movne	r3, #0
   12f7c:	cmp	r3, #0
   12f80:	ldreq	r2, [sp, #80]	; 0x50
   12f84:	beq	14068 <close@plt+0x31a4>
   12f88:	ldr	r2, [sp, #84]	; 0x54
   12f8c:	mov	sl, r2
   12f90:	mov	r0, #0
   12f94:	mov	r4, #1
   12f98:	mov	r1, #39	; 0x27
   12f9c:	str	r0, [sp, #44]	; 0x2c
   12fa0:	strb	r1, [fp]
   12fa4:	str	r0, [sp, #48]	; 0x30
   12fa8:	str	r4, [sp, #52]	; 0x34
   12fac:	str	r4, [sp, #56]	; 0x38
   12fb0:	str	r4, [sp, #64]	; 0x40
   12fb4:	str	r0, [sp, #68]	; 0x44
   12fb8:	str	r3, [sp, #80]	; 0x50
   12fbc:	str	r2, [sp, #84]	; 0x54
   12fc0:	str	r0, [sp, #88]	; 0x58
   12fc4:	b	12c04 <close@plt+0x1d40>
   12fc8:	mov	r5, #98	; 0x62
   12fcc:	b	12e78 <close@plt+0x1fb4>
   12fd0:	mov	r5, #97	; 0x61
   12fd4:	b	12e78 <close@plt+0x1fb4>
   12fd8:	ldr	r3, [sp, #48]	; 0x30
   12fdc:	str	r3, [sp, #40]	; 0x28
   12fe0:	mov	r3, #116	; 0x74
   12fe4:	ldr	r2, [sp, #68]	; 0x44
   12fe8:	cmp	r2, #0
   12fec:	bne	131e8 <close@plt+0x2324>
   12ff0:	ldr	r2, [sp, #60]	; 0x3c
   12ff4:	cmp	r2, #0
   12ff8:	bne	13144 <close@plt+0x2280>
   12ffc:	ldr	r3, [sp, #44]	; 0x2c
   13000:	mov	r6, #0
   13004:	cmp	r3, #0
   13008:	beq	131b4 <close@plt+0x22f0>
   1300c:	mov	r3, fp
   13010:	ldr	r2, [sp, #184]	; 0xb8
   13014:	cmp	r2, #0
   13018:	beq	13038 <close@plt+0x2174>
   1301c:	ubfx	r1, r5, #5, #8
   13020:	mov	r0, r2
   13024:	and	r2, r5, #31
   13028:	ldr	r1, [r0, r1, lsl #2]
   1302c:	lsr	r2, r1, r2
   13030:	tst	r2, #1
   13034:	bne	12e7c <close@plt+0x1fb8>
   13038:	ldr	r2, [sp, #40]	; 0x28
   1303c:	cmp	r2, #0
   13040:	addeq	r7, r7, #1
   13044:	bne	12e7c <close@plt+0x1fb8>
   13048:	cmp	r3, #0
   1304c:	beq	12ee0 <close@plt+0x201c>
   13050:	cmp	sl, r4
   13054:	mov	fp, #0
   13058:	movhi	r3, #39	; 0x27
   1305c:	strbhi	r3, [r9, r4]
   13060:	add	r3, r4, #1
   13064:	add	r4, r4, #2
   13068:	cmp	sl, r3
   1306c:	movhi	r2, #39	; 0x27
   13070:	strbhi	r2, [r9, r3]
   13074:	b	12ee0 <close@plt+0x201c>
   13078:	ldr	r3, [sp, #48]	; 0x30
   1307c:	str	r3, [sp, #40]	; 0x28
   13080:	eor	r3, fp, #1
   13084:	ldr	r2, [sp, #52]	; 0x34
   13088:	ands	r2, r2, r3
   1308c:	beq	13d4c <close@plt+0x2e88>
   13090:	cmp	sl, r4
   13094:	movhi	r3, #39	; 0x27
   13098:	strbhi	r3, [r9, r4]
   1309c:	add	r3, r4, #1
   130a0:	cmp	sl, r3
   130a4:	movhi	r1, #36	; 0x24
   130a8:	strbhi	r1, [r9, r3]
   130ac:	add	r3, r4, #2
   130b0:	cmp	sl, r3
   130b4:	movhi	r1, #39	; 0x27
   130b8:	strbhi	r1, [r9, r3]
   130bc:	add	r3, r4, #3
   130c0:	cmp	sl, r3
   130c4:	bls	13d98 <close@plt+0x2ed4>
   130c8:	mov	r4, r3
   130cc:	mov	r3, #92	; 0x5c
   130d0:	mov	fp, r2
   130d4:	mov	r2, r4
   130d8:	strb	r3, [r9, r4]
   130dc:	ldr	r3, [sp, #176]	; 0xb0
   130e0:	add	r4, r4, #1
   130e4:	cmp	r3, #2
   130e8:	beq	13e00 <close@plt+0x2f3c>
   130ec:	add	r3, r7, #1
   130f0:	cmp	r3, r8
   130f4:	bcs	1310c <close@plt+0x2248>
   130f8:	ldr	r1, [sp, #28]
   130fc:	ldrb	r3, [r1, r3]
   13100:	sub	r3, r3, #48	; 0x30
   13104:	cmp	r3, #9
   13108:	bls	13e10 <close@plt+0x2f4c>
   1310c:	mov	r3, #0
   13110:	mov	r5, #48	; 0x30
   13114:	ldr	r6, [sp, #64]	; 0x40
   13118:	cmp	r6, #0
   1311c:	beq	13010 <close@plt+0x214c>
   13120:	mov	r6, #0
   13124:	b	13038 <close@plt+0x2174>
   13128:	ldr	r3, [sp, #48]	; 0x30
   1312c:	str	r3, [sp, #40]	; 0x28
   13130:	ldr	r2, [sp, #60]	; 0x3c
   13134:	mov	r5, #13
   13138:	mov	r3, #114	; 0x72
   1313c:	cmp	r2, #0
   13140:	beq	12ffc <close@plt+0x2138>
   13144:	mov	r5, r3
   13148:	b	12e78 <close@plt+0x1fb4>
   1314c:	ldr	r3, [sp, #48]	; 0x30
   13150:	str	r3, [sp, #40]	; 0x28
   13154:	mov	r3, #118	; 0x76
   13158:	b	12ff0 <close@plt+0x212c>
   1315c:	ldr	r3, [sp, #48]	; 0x30
   13160:	str	r3, [sp, #40]	; 0x28
   13164:	mov	r5, #10
   13168:	mov	r3, #110	; 0x6e
   1316c:	b	12ff0 <close@plt+0x212c>
   13170:	ldr	r3, [sp, #48]	; 0x30
   13174:	cmn	r8, #1
   13178:	str	r3, [sp, #40]	; 0x28
   1317c:	beq	135c4 <close@plt+0x2700>
   13180:	subs	r3, r8, #1
   13184:	movne	r3, #1
   13188:	cmp	r3, #0
   1318c:	bne	13198 <close@plt+0x22d4>
   13190:	cmp	r7, #0
   13194:	beq	131dc <close@plt+0x2318>
   13198:	mov	r6, #0
   1319c:	ldr	r3, [sp, #64]	; 0x40
   131a0:	cmp	r3, #0
   131a4:	beq	1300c <close@plt+0x2148>
   131a8:	ldr	r3, [sp, #44]	; 0x2c
   131ac:	cmp	r3, #0
   131b0:	bne	1300c <close@plt+0x2148>
   131b4:	mov	r3, fp
   131b8:	b	13038 <close@plt+0x2174>
   131bc:	ldr	r3, [sp, #48]	; 0x30
   131c0:	str	r3, [sp, #40]	; 0x28
   131c4:	b	13190 <close@plt+0x22cc>
   131c8:	ldr	r3, [sp, #48]	; 0x30
   131cc:	str	r3, [sp, #40]	; 0x28
   131d0:	b	13198 <close@plt+0x22d4>
   131d4:	ldr	r6, [sp, #48]	; 0x30
   131d8:	str	r6, [sp, #40]	; 0x28
   131dc:	ldr	r3, [sp, #68]	; 0x44
   131e0:	cmp	r3, #0
   131e4:	beq	1319c <close@plt+0x22d8>
   131e8:	mov	r3, #2
   131ec:	mov	fp, r9
   131f0:	str	r3, [sp, #176]	; 0xb0
   131f4:	ldr	r3, [sp, #60]	; 0x3c
   131f8:	cmp	r3, #0
   131fc:	ldr	r3, [sp, #176]	; 0xb0
   13200:	movne	r3, #4
   13204:	str	r3, [sp, #176]	; 0xb0
   13208:	mov	lr, #0
   1320c:	mov	r0, fp
   13210:	ldr	r2, [sp, #28]
   13214:	ldr	r3, [sp, #180]	; 0xb4
   13218:	ldr	r1, [sp, #188]	; 0xbc
   1321c:	bic	ip, r3, #2
   13220:	ldr	r3, [sp, #176]	; 0xb0
   13224:	stm	sp, {r3, ip, lr}
   13228:	mov	r3, r8
   1322c:	ldr	ip, [sp, #192]	; 0xc0
   13230:	str	r1, [sp, #12]
   13234:	mov	r1, sl
   13238:	str	ip, [sp, #16]
   1323c:	bl	127c8 <close@plt+0x1904>
   13240:	mov	r4, r0
   13244:	mov	r0, r4
   13248:	add	sp, sp, #140	; 0x8c
   1324c:	ldrd	r4, [sp]
   13250:	ldrd	r6, [sp, #8]
   13254:	ldrd	r8, [sp, #16]
   13258:	ldrd	sl, [sp, #24]
   1325c:	add	sp, sp, #32
   13260:	pop	{pc}		; (ldr pc, [sp], #4)
   13264:	ldr	r3, [sp, #48]	; 0x30
   13268:	str	r3, [sp, #40]	; 0x28
   1326c:	ldr	r3, [sp, #176]	; 0xb0
   13270:	cmp	r3, #2
   13274:	beq	135ec <close@plt+0x2728>
   13278:	ldr	r3, [sp, #88]	; 0x58
   1327c:	cmp	r3, #0
   13280:	moveq	r5, #92	; 0x5c
   13284:	moveq	r3, r5
   13288:	beq	12ff0 <close@plt+0x212c>
   1328c:	add	r7, r7, #1
   13290:	mov	r3, fp
   13294:	mov	r6, #0
   13298:	mov	r5, #92	; 0x5c
   1329c:	b	13048 <close@plt+0x2184>
   132a0:	ldr	r3, [sp, #64]	; 0x40
   132a4:	cmp	r3, #0
   132a8:	bne	14120 <close@plt+0x325c>
   132ac:	ldr	r2, [sp, #48]	; 0x30
   132b0:	mov	r3, fp
   132b4:	mov	r6, r2
   132b8:	str	r2, [sp, #40]	; 0x28
   132bc:	b	13010 <close@plt+0x214c>
   132c0:	ldr	r3, [sp, #176]	; 0xb0
   132c4:	cmp	r3, #2
   132c8:	beq	1405c <close@plt+0x3198>
   132cc:	cmp	r3, #5
   132d0:	ldr	r3, [sp, #48]	; 0x30
   132d4:	str	r3, [sp, #40]	; 0x28
   132d8:	bne	13304 <close@plt+0x2440>
   132dc:	ldr	r3, [sp, #96]	; 0x60
   132e0:	cmp	r3, #0
   132e4:	beq	13d60 <close@plt+0x2e9c>
   132e8:	add	r3, r7, #2
   132ec:	cmp	r3, r8
   132f0:	bcs	13304 <close@plt+0x2440>
   132f4:	ldr	r2, [sp, #36]	; 0x24
   132f8:	ldrb	r5, [r2, #1]
   132fc:	cmp	r5, #63	; 0x3f
   13300:	beq	13e48 <close@plt+0x2f84>
   13304:	mov	r6, #0
   13308:	mov	r5, #63	; 0x3f
   1330c:	b	1319c <close@plt+0x22d8>
   13310:	ldr	r3, [sp, #176]	; 0xb0
   13314:	cmp	r3, #2
   13318:	ldr	r3, [sp, #48]	; 0x30
   1331c:	beq	13b04 <close@plt+0x2c40>
   13320:	mov	r5, #39	; 0x27
   13324:	str	r3, [sp, #40]	; 0x28
   13328:	str	r6, [sp, #80]	; 0x50
   1332c:	b	1319c <close@plt+0x22d8>
   13330:	ldr	r3, [sp, #180]	; 0xb4
   13334:	cmp	r4, #0
   13338:	and	r3, r3, #1
   1333c:	str	r3, [sp, #92]	; 0x5c
   13340:	ldr	r3, [sp, #180]	; 0xb4
   13344:	and	r3, r3, #4
   13348:	str	r3, [sp, #96]	; 0x60
   1334c:	bne	1416c <close@plt+0x32a8>
   13350:	str	r4, [sp, #60]	; 0x3c
   13354:	cmp	sl, #0
   13358:	bne	14150 <close@plt+0x328c>
   1335c:	mov	r3, #1
   13360:	movw	r2, #33460	; 0x82b4
   13364:	movt	r2, #1
   13368:	mov	r4, r3
   1336c:	mov	r3, #2
   13370:	mov	r9, sl
   13374:	str	r4, [sp, #32]
   13378:	str	sl, [sp, #44]	; 0x2c
   1337c:	str	sl, [sp, #48]	; 0x30
   13380:	str	r4, [sp, #52]	; 0x34
   13384:	str	r4, [sp, #56]	; 0x38
   13388:	str	r4, [sp, #64]	; 0x40
   1338c:	str	sl, [sp, #68]	; 0x44
   13390:	str	r2, [sp, #72]	; 0x48
   13394:	str	sl, [sp, #80]	; 0x50
   13398:	str	sl, [sp, #84]	; 0x54
   1339c:	str	sl, [sp, #88]	; 0x58
   133a0:	str	r3, [sp, #176]	; 0xb0
   133a4:	b	128ec <close@plt+0x1a28>
   133a8:	ldrb	r5, [r0, r7]
   133ac:	cmp	r5, #126	; 0x7e
   133b0:	ldrls	pc, [pc, r5, lsl #2]
   133b4:	b	13718 <close@plt+0x2854>
   133b8:	andeq	r3, r1, r4, ror #13
   133bc:	andeq	r3, r1, r8, lsl r7
   133c0:	andeq	r3, r1, r8, lsl r7
   133c4:	andeq	r3, r1, r8, lsl r7
   133c8:	andeq	r3, r1, r8, lsl r7
   133cc:	andeq	r3, r1, r8, lsl r7
   133d0:	andeq	r3, r1, r8, lsl r7
   133d4:	ldrdeq	r3, [r1], -r4
   133d8:	andeq	r3, r1, r4, asr #13
   133dc:	andeq	r3, r1, r8, asr #12
   133e0:			; <UNDEFINED> instruction: 0x000136b4
   133e4:	andeq	r3, r1, r8, lsr #12
   133e8:	andeq	r3, r1, r8, lsl #14
   133ec:	muleq	r1, r4, r6
   133f0:	andeq	r3, r1, r8, lsl r7
   133f4:	andeq	r3, r1, r8, lsl r7
   133f8:	andeq	r3, r1, r8, lsl r7
   133fc:	andeq	r3, r1, r8, lsl r7
   13400:	andeq	r3, r1, r8, lsl r7
   13404:	andeq	r3, r1, r8, lsl r7
   13408:	andeq	r3, r1, r8, lsl r7
   1340c:	andeq	r3, r1, r8, lsl r7
   13410:	andeq	r3, r1, r8, lsl r7
   13414:	andeq	r3, r1, r8, lsl r7
   13418:	andeq	r3, r1, r8, lsl r7
   1341c:	andeq	r3, r1, r8, lsl r7
   13420:	andeq	r3, r1, r8, lsl r7
   13424:	andeq	r3, r1, r8, lsl r7
   13428:	andeq	r3, r1, r8, lsl r7
   1342c:	andeq	r3, r1, r8, lsl r7
   13430:	andeq	r3, r1, r8, lsl r7
   13434:	andeq	r3, r1, r8, lsl r7
   13438:	andeq	r3, r1, ip, lsr r6
   1343c:	andeq	r3, r1, r4, lsr #13
   13440:	andeq	r3, r1, r4, lsr #13
   13444:	andeq	r3, r1, ip, lsl r6
   13448:	andeq	r3, r1, r4, lsr #13
   1344c:	andeq	r3, r1, r0, lsl r6
   13450:	andeq	r3, r1, r4, lsr #13
   13454:	andeq	r3, r1, r0, lsl #13
   13458:	andeq	r3, r1, r4, lsr #13
   1345c:	andeq	r3, r1, r4, lsr #13
   13460:	andeq	r3, r1, r4, lsr #13
   13464:	andeq	r3, r1, r0, lsl r6
   13468:	andeq	r3, r1, r0, lsl r6
   1346c:	andeq	r3, r1, r0, lsl r6
   13470:	andeq	r3, r1, r0, lsl r6
   13474:	andeq	r3, r1, r0, lsl r6
   13478:	andeq	r3, r1, r0, lsl r6
   1347c:	andeq	r3, r1, r0, lsl r6
   13480:	andeq	r3, r1, r0, lsl r6
   13484:	andeq	r3, r1, r0, lsl r6
   13488:	andeq	r3, r1, r0, lsl r6
   1348c:	andeq	r3, r1, r0, lsl r6
   13490:	andeq	r3, r1, r0, lsl r6
   13494:	andeq	r3, r1, r0, lsl r6
   13498:	andeq	r3, r1, r0, lsl r6
   1349c:	andeq	r3, r1, r0, lsl r6
   134a0:	andeq	r3, r1, r0, lsl r6
   134a4:	andeq	r3, r1, r4, lsr #13
   134a8:	andeq	r3, r1, r4, lsr #13
   134ac:	andeq	r3, r1, r4, lsr #13
   134b0:	andeq	r3, r1, r4, lsr #13
   134b4:	andeq	r3, r1, r8, asr r6
   134b8:	andeq	r3, r1, r8, lsl r7
   134bc:	andeq	r3, r1, r0, lsl r6
   134c0:	andeq	r3, r1, r0, lsl r6
   134c4:	andeq	r3, r1, r0, lsl r6
   134c8:	andeq	r3, r1, r0, lsl r6
   134cc:	andeq	r3, r1, r0, lsl r6
   134d0:	andeq	r3, r1, r0, lsl r6
   134d4:	andeq	r3, r1, r0, lsl r6
   134d8:	andeq	r3, r1, r0, lsl r6
   134dc:	andeq	r3, r1, r0, lsl r6
   134e0:	andeq	r3, r1, r0, lsl r6
   134e4:	andeq	r3, r1, r0, lsl r6
   134e8:	andeq	r3, r1, r0, lsl r6
   134ec:	andeq	r3, r1, r0, lsl r6
   134f0:	andeq	r3, r1, r0, lsl r6
   134f4:	andeq	r3, r1, r0, lsl r6
   134f8:	andeq	r3, r1, r0, lsl r6
   134fc:	andeq	r3, r1, r0, lsl r6
   13500:	andeq	r3, r1, r0, lsl r6
   13504:	andeq	r3, r1, r0, lsl r6
   13508:	andeq	r3, r1, r0, lsl r6
   1350c:	andeq	r3, r1, r0, lsl r6
   13510:	andeq	r3, r1, r0, lsl r6
   13514:	andeq	r3, r1, r0, lsl r6
   13518:	andeq	r3, r1, r0, lsl r6
   1351c:	andeq	r3, r1, r0, lsl r6
   13520:	andeq	r3, r1, r0, lsl r6
   13524:	andeq	r3, r1, r4, lsr #13
   13528:	ldrdeq	r3, [r1], -r8
   1352c:	andeq	r3, r1, r0, lsl r6
   13530:	andeq	r3, r1, r4, lsr #13
   13534:	andeq	r3, r1, r0, lsl r6
   13538:	andeq	r3, r1, r4, lsr #13
   1353c:	andeq	r3, r1, r0, lsl r6
   13540:	andeq	r3, r1, r0, lsl r6
   13544:	andeq	r3, r1, r0, lsl r6
   13548:	andeq	r3, r1, r0, lsl r6
   1354c:	andeq	r3, r1, r0, lsl r6
   13550:	andeq	r3, r1, r0, lsl r6
   13554:	andeq	r3, r1, r0, lsl r6
   13558:	andeq	r3, r1, r0, lsl r6
   1355c:	andeq	r3, r1, r0, lsl r6
   13560:	andeq	r3, r1, r0, lsl r6
   13564:	andeq	r3, r1, r0, lsl r6
   13568:	andeq	r3, r1, r0, lsl r6
   1356c:	andeq	r3, r1, r0, lsl r6
   13570:	andeq	r3, r1, r0, lsl r6
   13574:	andeq	r3, r1, r0, lsl r6
   13578:	andeq	r3, r1, r0, lsl r6
   1357c:	andeq	r3, r1, r0, lsl r6
   13580:	andeq	r3, r1, r0, lsl r6
   13584:	andeq	r3, r1, r0, lsl r6
   13588:	andeq	r3, r1, r0, lsl r6
   1358c:	andeq	r3, r1, r0, lsl r6
   13590:	andeq	r3, r1, r0, lsl r6
   13594:	andeq	r3, r1, r0, lsl r6
   13598:	andeq	r3, r1, r0, lsl r6
   1359c:	andeq	r3, r1, r0, lsl r6
   135a0:	andeq	r3, r1, r0, lsl r6
   135a4:			; <UNDEFINED> instruction: 0x000135b4
   135a8:	andeq	r3, r1, r4, lsr #13
   135ac:			; <UNDEFINED> instruction: 0x000135b4
   135b0:	andeq	r3, r1, ip, lsl r6
   135b4:	mov	r3, #0
   135b8:	cmn	r8, #1
   135bc:	str	r3, [sp, #40]	; 0x28
   135c0:	bne	13180 <close@plt+0x22bc>
   135c4:	ldr	r3, [sp, #28]
   135c8:	ldrb	r3, [r3, #1]
   135cc:	adds	r3, r3, #0
   135d0:	movne	r3, #1
   135d4:	b	13188 <close@plt+0x22c4>
   135d8:	mov	r3, #0
   135dc:	str	r3, [sp, #40]	; 0x28
   135e0:	ldr	r3, [sp, #176]	; 0xb0
   135e4:	cmp	r3, #2
   135e8:	bne	13278 <close@plt+0x23b4>
   135ec:	ldr	r3, [sp, #44]	; 0x2c
   135f0:	cmp	r3, #0
   135f4:	bne	13f34 <close@plt+0x3070>
   135f8:	mov	r6, r3
   135fc:	add	r7, r7, #1
   13600:	mov	r3, fp
   13604:	mov	r5, #92	; 0x5c
   13608:	b	13048 <close@plt+0x2184>
   1360c:	ldr	r6, [sp, #48]	; 0x30
   13610:	mov	r3, #0
   13614:	str	r3, [sp, #40]	; 0x28
   13618:	b	1319c <close@plt+0x22d8>
   1361c:	mov	r3, #0
   13620:	str	r3, [sp, #40]	; 0x28
   13624:	b	13190 <close@plt+0x22cc>
   13628:	mov	r3, #0
   1362c:	str	r3, [sp, #40]	; 0x28
   13630:	mov	r3, #118	; 0x76
   13634:	b	12ff0 <close@plt+0x212c>
   13638:	ldr	r6, [sp, #48]	; 0x30
   1363c:	mov	r3, #0
   13640:	str	r3, [sp, #40]	; 0x28
   13644:	b	131dc <close@plt+0x2318>
   13648:	mov	r3, #0
   1364c:	str	r3, [sp, #40]	; 0x28
   13650:	mov	r3, #116	; 0x74
   13654:	b	12fe4 <close@plt+0x2120>
   13658:	ldr	r3, [sp, #176]	; 0xb0
   1365c:	cmp	r3, #2
   13660:	beq	13b70 <close@plt+0x2cac>
   13664:	cmp	r3, #5
   13668:	mov	r3, #0
   1366c:	str	r3, [sp, #40]	; 0x28
   13670:	beq	132dc <close@plt+0x2418>
   13674:	mov	r6, #0
   13678:	mov	r5, #63	; 0x3f
   1367c:	b	1319c <close@plt+0x22d8>
   13680:	ldr	r3, [sp, #176]	; 0xb0
   13684:	cmp	r3, #2
   13688:	beq	13af8 <close@plt+0x2c34>
   1368c:	mov	r3, #0
   13690:	b	13320 <close@plt+0x245c>
   13694:	mov	r3, #0
   13698:	str	r3, [sp, #40]	; 0x28
   1369c:	mov	r3, #114	; 0x72
   136a0:	b	12fe4 <close@plt+0x2120>
   136a4:	mov	r3, #0
   136a8:	mov	r6, r3
   136ac:	str	r3, [sp, #40]	; 0x28
   136b0:	b	131dc <close@plt+0x2318>
   136b4:	mov	r3, #0
   136b8:	str	r3, [sp, #40]	; 0x28
   136bc:	mov	r3, #110	; 0x6e
   136c0:	b	12fe4 <close@plt+0x2120>
   136c4:	mov	r3, #0
   136c8:	str	r3, [sp, #40]	; 0x28
   136cc:	mov	r3, #98	; 0x62
   136d0:	b	12ff0 <close@plt+0x212c>
   136d4:	mov	r3, #0
   136d8:	str	r3, [sp, #40]	; 0x28
   136dc:	mov	r3, #97	; 0x61
   136e0:	b	12ff0 <close@plt+0x212c>
   136e4:	ldr	r3, [sp, #60]	; 0x3c
   136e8:	cmp	r3, #0
   136ec:	bne	13adc <close@plt+0x2c18>
   136f0:	ldr	r3, [sp, #92]	; 0x5c
   136f4:	cmp	r3, #0
   136f8:	addne	r7, r7, #1
   136fc:	bne	128fc <close@plt+0x1a38>
   13700:	str	r3, [sp, #40]	; 0x28
   13704:	b	12ffc <close@plt+0x2138>
   13708:	mov	r3, #0
   1370c:	str	r3, [sp, #40]	; 0x28
   13710:	mov	r3, #102	; 0x66
   13714:	b	12ff0 <close@plt+0x212c>
   13718:	mov	r3, #0
   1371c:	str	r3, [sp, #40]	; 0x28
   13720:	ldr	r3, [sp, #76]	; 0x4c
   13724:	cmp	r3, #1
   13728:	bne	13b90 <close@plt+0x2ccc>
   1372c:	bl	10dd4 <__ctype_b_loc@plt>
   13730:	ldr	r2, [r0]
   13734:	sxth	r3, r5
   13738:	lsl	r3, r3, #1
   1373c:	ldr	r1, [sp, #76]	; 0x4c
   13740:	ldrh	r3, [r2, r3]
   13744:	mov	r0, r1
   13748:	and	r3, r3, #16384	; 0x4000
   1374c:	cmp	r3, #0
   13750:	ldr	r3, [sp, #60]	; 0x3c
   13754:	movne	r6, #1
   13758:	moveq	r6, #0
   1375c:	movne	r2, #0
   13760:	andeq	r2, r3, #1
   13764:	cmp	r2, #0
   13768:	beq	1319c <close@plt+0x22d8>
   1376c:	ldr	r2, [sp, #60]	; 0x3c
   13770:	mov	r6, #0
   13774:	add	r1, r0, r7
   13778:	mov	ip, #39	; 0x27
   1377c:	str	r6, [sp, #100]	; 0x64
   13780:	mov	r0, #0
   13784:	ldr	lr, [sp, #36]	; 0x24
   13788:	str	r8, [sp, #36]	; 0x24
   1378c:	ldr	r6, [sp, #40]	; 0x28
   13790:	ldr	r8, [sp, #44]	; 0x2c
   13794:	b	13844 <close@plt+0x2980>
   13798:	cmp	r8, #0
   1379c:	bne	13d78 <close@plt+0x2eb4>
   137a0:	ldr	r0, [sp, #52]	; 0x34
   137a4:	eor	r3, fp, #1
   137a8:	ands	r3, r0, r3
   137ac:	beq	137dc <close@plt+0x2918>
   137b0:	cmp	sl, r4
   137b4:	add	r0, r4, #1
   137b8:	strbhi	ip, [r9, r4]
   137bc:	cmp	sl, r0
   137c0:	movhi	fp, #36	; 0x24
   137c4:	strbhi	fp, [r9, r0]
   137c8:	add	r0, r4, #2
   137cc:	mov	fp, r3
   137d0:	cmp	sl, r0
   137d4:	add	r4, r4, #3
   137d8:	strbhi	ip, [r9, r0]
   137dc:	cmp	sl, r4
   137e0:	movhi	r3, #92	; 0x5c
   137e4:	strbhi	r3, [r9, r4]
   137e8:	add	r3, r4, #1
   137ec:	cmp	sl, r3
   137f0:	bls	13800 <close@plt+0x293c>
   137f4:	lsr	r0, r5, #6
   137f8:	add	r0, r0, #48	; 0x30
   137fc:	strb	r0, [r9, r3]
   13800:	add	r3, r4, #2
   13804:	cmp	sl, r3
   13808:	bls	13818 <close@plt+0x2954>
   1380c:	ubfx	r0, r5, #3, #3
   13810:	add	r0, r0, #48	; 0x30
   13814:	strb	r0, [r9, r3]
   13818:	add	r7, r7, #1
   1381c:	and	r5, r5, #7
   13820:	cmp	r1, r7
   13824:	add	r5, r5, #48	; 0x30
   13828:	add	r4, r4, #3
   1382c:	bls	13d8c <close@plt+0x2ec8>
   13830:	mov	r0, r2
   13834:	cmp	sl, r4
   13838:	strbhi	r5, [r9, r4]
   1383c:	add	r4, r4, #1
   13840:	ldrb	r5, [lr, #1]!
   13844:	cmp	r2, #0
   13848:	bne	13798 <close@plt+0x28d4>
   1384c:	eor	r3, r0, #1
   13850:	cmp	r6, #0
   13854:	and	r3, r3, fp
   13858:	uxtb	r3, r3
   1385c:	beq	13870 <close@plt+0x29ac>
   13860:	cmp	sl, r4
   13864:	movhi	r6, #92	; 0x5c
   13868:	strbhi	r6, [r9, r4]
   1386c:	add	r4, r4, #1
   13870:	add	r7, r7, #1
   13874:	cmp	r7, r1
   13878:	bcs	13d6c <close@plt+0x2ea8>
   1387c:	cmp	r3, #0
   13880:	beq	13db0 <close@plt+0x2eec>
   13884:	cmp	sl, r4
   13888:	add	r3, r4, #1
   1388c:	mov	r6, #0
   13890:	strbhi	ip, [r9, r4]
   13894:	cmp	sl, r3
   13898:	add	r4, r4, #2
   1389c:	mov	fp, r6
   138a0:	strbhi	ip, [r9, r3]
   138a4:	b	13834 <close@plt+0x2970>
   138a8:	ldr	r3, [sp, #36]	; 0x24
   138ac:	ldrb	r5, [r3]
   138b0:	cmp	r5, #126	; 0x7e
   138b4:	ldrls	pc, [pc, r5, lsl #2]
   138b8:	b	13718 <close@plt+0x2854>
   138bc:	ldrdeq	r3, [r1], -ip
   138c0:	andeq	r3, r1, r8, lsl r7
   138c4:	andeq	r3, r1, r8, lsl r7
   138c8:	andeq	r3, r1, r8, lsl r7
   138cc:	andeq	r3, r1, r8, lsl r7
   138d0:	andeq	r3, r1, r8, lsl r7
   138d4:	andeq	r3, r1, r8, lsl r7
   138d8:	ldrdeq	r2, [r1], -r0
   138dc:	andeq	r2, r1, r8, asr #31
   138e0:	andeq	r3, r1, r8, asr #12
   138e4:	ldrdeq	r3, [r1], -r0
   138e8:	andeq	r3, r1, r8, lsr #12
   138ec:	andeq	r2, r1, r4, ror lr
   138f0:	andeq	r3, r1, r4, asr #21
   138f4:	andeq	r3, r1, r8, lsl r7
   138f8:	andeq	r3, r1, r8, lsl r7
   138fc:	andeq	r3, r1, r8, lsl r7
   13900:	andeq	r3, r1, r8, lsl r7
   13904:	andeq	r3, r1, r8, lsl r7
   13908:	andeq	r3, r1, r8, lsl r7
   1390c:	andeq	r3, r1, r8, lsl r7
   13910:	andeq	r3, r1, r8, lsl r7
   13914:	andeq	r3, r1, r8, lsl r7
   13918:	andeq	r3, r1, r8, lsl r7
   1391c:	andeq	r3, r1, r8, lsl r7
   13920:	andeq	r3, r1, r8, lsl r7
   13924:	andeq	r3, r1, r8, lsl r7
   13928:	andeq	r3, r1, r8, lsl r7
   1392c:	andeq	r3, r1, r8, lsl r7
   13930:	andeq	r3, r1, r8, lsl r7
   13934:	andeq	r3, r1, r8, lsl r7
   13938:	andeq	r3, r1, r8, lsl r7
   1393c:	andeq	r3, r1, r8, lsr r6
   13940:			; <UNDEFINED> instruction: 0x00013ab8
   13944:			; <UNDEFINED> instruction: 0x00013ab8
   13948:	andeq	r3, r1, ip, lsl r6
   1394c:			; <UNDEFINED> instruction: 0x00013ab8
   13950:	andeq	r3, r1, ip, lsl #12
   13954:			; <UNDEFINED> instruction: 0x00013ab8
   13958:	andeq	r3, r1, r0, lsl #13
   1395c:			; <UNDEFINED> instruction: 0x00013ab8
   13960:			; <UNDEFINED> instruction: 0x00013ab8
   13964:			; <UNDEFINED> instruction: 0x00013ab8
   13968:	andeq	r3, r1, ip, lsl #12
   1396c:	andeq	r3, r1, ip, lsl #12
   13970:	andeq	r3, r1, ip, lsl #12
   13974:	andeq	r3, r1, ip, lsl #12
   13978:	andeq	r3, r1, ip, lsl #12
   1397c:	andeq	r3, r1, ip, lsl #12
   13980:	andeq	r3, r1, ip, lsl #12
   13984:	andeq	r3, r1, ip, lsl #12
   13988:	andeq	r3, r1, ip, lsl #12
   1398c:	andeq	r3, r1, ip, lsl #12
   13990:	andeq	r3, r1, ip, lsl #12
   13994:	andeq	r3, r1, ip, lsl #12
   13998:	andeq	r3, r1, ip, lsl #12
   1399c:	andeq	r3, r1, ip, lsl #12
   139a0:	andeq	r3, r1, ip, lsl #12
   139a4:	andeq	r3, r1, ip, lsl #12
   139a8:			; <UNDEFINED> instruction: 0x00013ab8
   139ac:			; <UNDEFINED> instruction: 0x00013ab8
   139b0:			; <UNDEFINED> instruction: 0x00013ab8
   139b4:			; <UNDEFINED> instruction: 0x00013ab8
   139b8:	andeq	r3, r1, r8, asr r6
   139bc:	andeq	r3, r1, r8, lsl r7
   139c0:	andeq	r3, r1, ip, lsl #12
   139c4:	andeq	r3, r1, ip, lsl #12
   139c8:	andeq	r3, r1, ip, lsl #12
   139cc:	andeq	r3, r1, ip, lsl #12
   139d0:	andeq	r3, r1, ip, lsl #12
   139d4:	andeq	r3, r1, ip, lsl #12
   139d8:	andeq	r3, r1, ip, lsl #12
   139dc:	andeq	r3, r1, ip, lsl #12
   139e0:	andeq	r3, r1, ip, lsl #12
   139e4:	andeq	r3, r1, ip, lsl #12
   139e8:	andeq	r3, r1, ip, lsl #12
   139ec:	andeq	r3, r1, ip, lsl #12
   139f0:	andeq	r3, r1, ip, lsl #12
   139f4:	andeq	r3, r1, ip, lsl #12
   139f8:	andeq	r3, r1, ip, lsl #12
   139fc:	andeq	r3, r1, ip, lsl #12
   13a00:	andeq	r3, r1, ip, lsl #12
   13a04:	andeq	r3, r1, ip, lsl #12
   13a08:	andeq	r3, r1, ip, lsl #12
   13a0c:	andeq	r3, r1, ip, lsl #12
   13a10:	andeq	r3, r1, ip, lsl #12
   13a14:	andeq	r3, r1, ip, lsl #12
   13a18:	andeq	r3, r1, ip, lsl #12
   13a1c:	andeq	r3, r1, ip, lsl #12
   13a20:	andeq	r3, r1, ip, lsl #12
   13a24:	andeq	r3, r1, ip, lsl #12
   13a28:			; <UNDEFINED> instruction: 0x00013ab8
   13a2c:	ldrdeq	r3, [r1], -r8
   13a30:	andeq	r3, r1, ip, lsl #12
   13a34:			; <UNDEFINED> instruction: 0x00013ab8
   13a38:	andeq	r3, r1, ip, lsl #12
   13a3c:			; <UNDEFINED> instruction: 0x00013ab8
   13a40:	andeq	r3, r1, ip, lsl #12
   13a44:	andeq	r3, r1, ip, lsl #12
   13a48:	andeq	r3, r1, ip, lsl #12
   13a4c:	andeq	r3, r1, ip, lsl #12
   13a50:	andeq	r3, r1, ip, lsl #12
   13a54:	andeq	r3, r1, ip, lsl #12
   13a58:	andeq	r3, r1, ip, lsl #12
   13a5c:	andeq	r3, r1, ip, lsl #12
   13a60:	andeq	r3, r1, ip, lsl #12
   13a64:	andeq	r3, r1, ip, lsl #12
   13a68:	andeq	r3, r1, ip, lsl #12
   13a6c:	andeq	r3, r1, ip, lsl #12
   13a70:	andeq	r3, r1, ip, lsl #12
   13a74:	andeq	r3, r1, ip, lsl #12
   13a78:	andeq	r3, r1, ip, lsl #12
   13a7c:	andeq	r3, r1, ip, lsl #12
   13a80:	andeq	r3, r1, ip, lsl #12
   13a84:	andeq	r3, r1, ip, lsl #12
   13a88:	andeq	r3, r1, ip, lsl #12
   13a8c:	andeq	r3, r1, ip, lsl #12
   13a90:	andeq	r3, r1, ip, lsl #12
   13a94:	andeq	r3, r1, ip, lsl #12
   13a98:	andeq	r3, r1, ip, lsl #12
   13a9c:	andeq	r3, r1, ip, lsl #12
   13aa0:	andeq	r3, r1, ip, lsl #12
   13aa4:	andeq	r3, r1, ip, lsl #12
   13aa8:			; <UNDEFINED> instruction: 0x000135b4
   13aac:			; <UNDEFINED> instruction: 0x00013ab8
   13ab0:			; <UNDEFINED> instruction: 0x000135b4
   13ab4:	andeq	r3, r1, ip, lsl r6
   13ab8:	mov	r3, #0
   13abc:	str	r3, [sp, #40]	; 0x28
   13ac0:	b	13198 <close@plt+0x22d4>
   13ac4:	mov	r3, #0
   13ac8:	str	r3, [sp, #40]	; 0x28
   13acc:	b	13130 <close@plt+0x226c>
   13ad0:	mov	r3, #0
   13ad4:	str	r3, [sp, #40]	; 0x28
   13ad8:	b	13164 <close@plt+0x22a0>
   13adc:	ldr	r3, [sp, #44]	; 0x2c
   13ae0:	cmp	r3, #0
   13ae4:	beq	1307c <close@plt+0x21b8>
   13ae8:	ldr	r3, [sp, #52]	; 0x34
   13aec:	mov	fp, r9
   13af0:	str	r3, [sp, #60]	; 0x3c
   13af4:	b	131f4 <close@plt+0x2330>
   13af8:	ldr	r3, [sp, #44]	; 0x2c
   13afc:	cmp	r3, #0
   13b00:	bne	13f34 <close@plt+0x3070>
   13b04:	str	r3, [sp, #40]	; 0x28
   13b08:	cmp	sl, #0
   13b0c:	ldr	r3, [sp, #84]	; 0x54
   13b10:	clz	r3, r3
   13b14:	lsr	r3, r3, #5
   13b18:	moveq	r3, #0
   13b1c:	cmp	r3, #0
   13b20:	strne	sl, [sp, #84]	; 0x54
   13b24:	movne	sl, #0
   13b28:	bne	13b58 <close@plt+0x2c94>
   13b2c:	cmp	sl, r4
   13b30:	movhi	r3, #39	; 0x27
   13b34:	strbhi	r3, [r9, r4]
   13b38:	add	r3, r4, #1
   13b3c:	cmp	sl, r3
   13b40:	movhi	r2, #92	; 0x5c
   13b44:	strbhi	r2, [r9, r3]
   13b48:	add	r3, r4, #2
   13b4c:	cmp	sl, r3
   13b50:	movhi	r2, #39	; 0x27
   13b54:	strbhi	r2, [r9, r3]
   13b58:	mov	r3, #0
   13b5c:	add	r4, r4, #3
   13b60:	str	r6, [sp, #80]	; 0x50
   13b64:	mov	fp, r3
   13b68:	mov	r5, #39	; 0x27
   13b6c:	b	13038 <close@plt+0x2174>
   13b70:	ldr	r3, [sp, #44]	; 0x2c
   13b74:	cmp	r3, #0
   13b78:	bne	13f34 <close@plt+0x3070>
   13b7c:	mov	r6, #0
   13b80:	mov	r5, #63	; 0x3f
   13b84:	str	r3, [sp, #40]	; 0x28
   13b88:	mov	r3, fp
   13b8c:	b	13038 <close@plt+0x2174>
   13b90:	mov	r2, #0
   13b94:	mov	r3, #0
   13b98:	cmn	r8, #1
   13b9c:	strd	r2, [sp, #128]	; 0x80
   13ba0:	bne	13bb0 <close@plt+0x2cec>
   13ba4:	ldr	r0, [sp, #28]
   13ba8:	bl	10dec <strlen@plt>
   13bac:	mov	r8, r0
   13bb0:	str	r9, [sp, #100]	; 0x64
   13bb4:	mov	r3, #0
   13bb8:	strd	sl, [sp, #104]	; 0x68
   13bbc:	ldr	sl, [sp, #28]
   13bc0:	str	r5, [sp, #112]	; 0x70
   13bc4:	mov	r5, r3
   13bc8:	ldr	r9, [sp, #68]	; 0x44
   13bcc:	str	r4, [sp, #116]	; 0x74
   13bd0:	add	r4, r7, r5
   13bd4:	add	r3, sp, #128	; 0x80
   13bd8:	add	fp, sl, r4
   13bdc:	sub	r2, r8, r4
   13be0:	mov	r1, fp
   13be4:	add	r0, sp, #124	; 0x7c
   13be8:	bl	174ac <close@plt+0x65e8>
   13bec:	subs	r1, r0, #0
   13bf0:	beq	13c30 <close@plt+0x2d6c>
   13bf4:	cmn	r1, #1
   13bf8:	beq	13f88 <close@plt+0x30c4>
   13bfc:	cmn	r1, #2
   13c00:	beq	13fa8 <close@plt+0x30e4>
   13c04:	cmp	r9, #0
   13c08:	bne	13c60 <close@plt+0x2d9c>
   13c0c:	ldr	r0, [sp, #124]	; 0x7c
   13c10:	add	r5, r5, r1
   13c14:	bl	10d38 <iswprint@plt>
   13c18:	cmp	r0, #0
   13c1c:	add	r0, sp, #128	; 0x80
   13c20:	moveq	r6, #0
   13c24:	bl	10ce4 <mbsinit@plt>
   13c28:	cmp	r0, #0
   13c2c:	beq	13bd0 <close@plt+0x2d0c>
   13c30:	ldr	r3, [sp, #60]	; 0x3c
   13c34:	add	r9, sp, #100	; 0x64
   13c38:	mov	r0, r5
   13c3c:	ldm	r9, {r9, sl, fp}
   13c40:	eor	r2, r6, #1
   13c44:	ldr	r5, [sp, #112]	; 0x70
   13c48:	and	r2, r2, r3
   13c4c:	uxtb	r2, r2
   13c50:	ldr	r4, [sp, #116]	; 0x74
   13c54:	cmp	r0, #1
   13c58:	bhi	13774 <close@plt+0x28b0>
   13c5c:	b	13764 <close@plt+0x28a0>
   13c60:	cmp	r1, #1
   13c64:	beq	13c0c <close@plt+0x2d48>
   13c68:	add	r2, r4, #1
   13c6c:	add	r3, sl, r1
   13c70:	add	r2, sl, r2
   13c74:	add	r4, r3, r4
   13c78:	ldrb	r3, [r2], #1
   13c7c:	sub	r3, r3, #91	; 0x5b
   13c80:	cmp	r3, #33	; 0x21
   13c84:	ldrls	pc, [pc, r3, lsl #2]
   13c88:	b	13d14 <close@plt+0x2e50>
   13c8c:	andeq	r3, r1, r0, lsr #26
   13c90:	andeq	r3, r1, r0, lsr #26
   13c94:	andeq	r3, r1, r4, lsl sp
   13c98:	andeq	r3, r1, r0, lsr #26
   13c9c:	andeq	r3, r1, r4, lsl sp
   13ca0:	andeq	r3, r1, r0, lsr #26
   13ca4:	andeq	r3, r1, r4, lsl sp
   13ca8:	andeq	r3, r1, r4, lsl sp
   13cac:	andeq	r3, r1, r4, lsl sp
   13cb0:	andeq	r3, r1, r4, lsl sp
   13cb4:	andeq	r3, r1, r4, lsl sp
   13cb8:	andeq	r3, r1, r4, lsl sp
   13cbc:	andeq	r3, r1, r4, lsl sp
   13cc0:	andeq	r3, r1, r4, lsl sp
   13cc4:	andeq	r3, r1, r4, lsl sp
   13cc8:	andeq	r3, r1, r4, lsl sp
   13ccc:	andeq	r3, r1, r4, lsl sp
   13cd0:	andeq	r3, r1, r4, lsl sp
   13cd4:	andeq	r3, r1, r4, lsl sp
   13cd8:	andeq	r3, r1, r4, lsl sp
   13cdc:	andeq	r3, r1, r4, lsl sp
   13ce0:	andeq	r3, r1, r4, lsl sp
   13ce4:	andeq	r3, r1, r4, lsl sp
   13ce8:	andeq	r3, r1, r4, lsl sp
   13cec:	andeq	r3, r1, r4, lsl sp
   13cf0:	andeq	r3, r1, r4, lsl sp
   13cf4:	andeq	r3, r1, r4, lsl sp
   13cf8:	andeq	r3, r1, r4, lsl sp
   13cfc:	andeq	r3, r1, r4, lsl sp
   13d00:	andeq	r3, r1, r4, lsl sp
   13d04:	andeq	r3, r1, r4, lsl sp
   13d08:	andeq	r3, r1, r4, lsl sp
   13d0c:	andeq	r3, r1, r4, lsl sp
   13d10:	andeq	r3, r1, r0, lsr #26
   13d14:	cmp	r4, r2
   13d18:	bne	13c78 <close@plt+0x2db4>
   13d1c:	b	13c0c <close@plt+0x2d48>
   13d20:	mov	r3, #2
   13d24:	ldr	fp, [sp, #100]	; 0x64
   13d28:	str	r3, [sp, #176]	; 0xb0
   13d2c:	ldr	sl, [sp, #104]	; 0x68
   13d30:	b	131f4 <close@plt+0x2330>
   13d34:	ldr	r2, [sp, #52]	; 0x34
   13d38:	mov	fp, r9
   13d3c:	ldr	r3, [sp, #60]	; 0x3c
   13d40:	and	r3, r3, r2
   13d44:	str	r3, [sp, #60]	; 0x3c
   13d48:	b	131f4 <close@plt+0x2330>
   13d4c:	cmp	sl, r4
   13d50:	movhi	r2, fp
   13d54:	bhi	130cc <close@plt+0x2208>
   13d58:	mov	r2, r4
   13d5c:	b	130dc <close@plt+0x2218>
   13d60:	mov	r6, r3
   13d64:	mov	r5, #63	; 0x3f
   13d68:	b	1319c <close@plt+0x22d8>
   13d6c:	ldr	r8, [sp, #36]	; 0x24
   13d70:	ldr	r6, [sp, #100]	; 0x64
   13d74:	b	13048 <close@plt+0x2184>
   13d78:	mov	fp, r9
   13d7c:	ldr	r8, [sp, #36]	; 0x24
   13d80:	ldr	r3, [sp, #52]	; 0x34
   13d84:	str	r3, [sp, #60]	; 0x3c
   13d88:	b	131f4 <close@plt+0x2330>
   13d8c:	ldr	r8, [sp, #36]	; 0x24
   13d90:	ldr	r6, [sp, #100]	; 0x64
   13d94:	b	12ee0 <close@plt+0x201c>
   13d98:	mov	r3, #0
   13d9c:	add	r4, r4, #4
   13da0:	mov	fp, r2
   13da4:	mov	r6, r3
   13da8:	mov	r5, #48	; 0x30
   13dac:	b	13038 <close@plt+0x2174>
   13db0:	mov	r6, r3
   13db4:	b	13834 <close@plt+0x2970>
   13db8:	mov	r3, #1
   13dbc:	movw	r2, #33440	; 0x82a0
   13dc0:	movt	r2, #1
   13dc4:	mov	r4, r3
   13dc8:	mov	r9, sl
   13dcc:	str	r3, [sp, #32]
   13dd0:	str	sl, [sp, #44]	; 0x2c
   13dd4:	str	r3, [sp, #48]	; 0x30
   13dd8:	str	sl, [sp, #52]	; 0x34
   13ddc:	str	r3, [sp, #56]	; 0x38
   13de0:	str	r3, [sp, #60]	; 0x3c
   13de4:	str	sl, [sp, #64]	; 0x40
   13de8:	str	sl, [sp, #68]	; 0x44
   13dec:	str	r2, [sp, #72]	; 0x48
   13df0:	str	sl, [sp, #80]	; 0x50
   13df4:	str	sl, [sp, #84]	; 0x54
   13df8:	str	sl, [sp, #88]	; 0x58
   13dfc:	b	128ec <close@plt+0x1a28>
   13e00:	mov	r3, #0
   13e04:	mov	r5, #48	; 0x30
   13e08:	mov	r6, r3
   13e0c:	b	13038 <close@plt+0x2174>
   13e10:	cmp	sl, r4
   13e14:	mov	r5, #48	; 0x30
   13e18:	movhi	r3, #48	; 0x30
   13e1c:	strbhi	r3, [r9, r4]
   13e20:	add	r3, r2, #2
   13e24:	add	r4, r2, #3
   13e28:	cmp	sl, r3
   13e2c:	movhi	r1, #48	; 0x30
   13e30:	strbhi	r1, [r9, r3]
   13e34:	mov	r3, #0
   13e38:	b	13114 <close@plt+0x2250>
   13e3c:	ldr	r3, [sp, #48]	; 0x30
   13e40:	str	r3, [sp, #40]	; 0x28
   13e44:	b	13720 <close@plt+0x285c>
   13e48:	ldr	r2, [sp, #28]
   13e4c:	ldrb	r2, [r2, r3]
   13e50:	sub	r1, r2, #33	; 0x21
   13e54:	cmp	r1, #29
   13e58:	ldrls	pc, [pc, r1, lsl #2]
   13e5c:	b	13198 <close@plt+0x22d4>
   13e60:	ldrdeq	r3, [r1], -r8
   13e64:	muleq	r1, r8, r1
   13e68:	muleq	r1, r8, r1
   13e6c:	muleq	r1, r8, r1
   13e70:	muleq	r1, r8, r1
   13e74:	muleq	r1, r8, r1
   13e78:	ldrdeq	r3, [r1], -r8
   13e7c:	ldrdeq	r3, [r1], -r8
   13e80:	ldrdeq	r3, [r1], -r8
   13e84:	muleq	r1, r8, r1
   13e88:	muleq	r1, r8, r1
   13e8c:	muleq	r1, r8, r1
   13e90:	ldrdeq	r3, [r1], -r8
   13e94:	muleq	r1, r8, r1
   13e98:	ldrdeq	r3, [r1], -r8
   13e9c:	muleq	r1, r8, r1
   13ea0:	muleq	r1, r8, r1
   13ea4:	muleq	r1, r8, r1
   13ea8:	muleq	r1, r8, r1
   13eac:	muleq	r1, r8, r1
   13eb0:	muleq	r1, r8, r1
   13eb4:	muleq	r1, r8, r1
   13eb8:	muleq	r1, r8, r1
   13ebc:	muleq	r1, r8, r1
   13ec0:	muleq	r1, r8, r1
   13ec4:	muleq	r1, r8, r1
   13ec8:	muleq	r1, r8, r1
   13ecc:	ldrdeq	r3, [r1], -r8
   13ed0:	ldrdeq	r3, [r1], -r8
   13ed4:	ldrdeq	r3, [r1], -r8
   13ed8:	ldr	r1, [sp, #44]	; 0x2c
   13edc:	cmp	r1, #0
   13ee0:	bne	14140 <close@plt+0x327c>
   13ee4:	cmp	sl, r4
   13ee8:	mov	r7, r3
   13eec:	movhi	r1, #63	; 0x3f
   13ef0:	mov	r5, r2
   13ef4:	mov	r3, fp
   13ef8:	strbhi	r1, [r9, r4]
   13efc:	add	r1, r4, #1
   13f00:	cmp	sl, r1
   13f04:	movhi	r0, #34	; 0x22
   13f08:	strbhi	r0, [r9, r1]
   13f0c:	add	r1, r4, #2
   13f10:	cmp	sl, r1
   13f14:	movhi	r0, #34	; 0x22
   13f18:	strbhi	r0, [r9, r1]
   13f1c:	add	r1, r4, #3
   13f20:	add	r4, r4, #4
   13f24:	cmp	sl, r1
   13f28:	movhi	r0, #63	; 0x3f
   13f2c:	strbhi	r0, [r9, r1]
   13f30:	b	13114 <close@plt+0x2250>
   13f34:	mov	fp, r9
   13f38:	b	131f4 <close@plt+0x2330>
   13f3c:	ldr	r3, [sp, #188]	; 0xbc
   13f40:	ldrb	r3, [r3]
   13f44:	cmp	r3, #0
   13f48:	beq	12884 <close@plt+0x19c0>
   13f4c:	ldr	r2, [sp, #188]	; 0xbc
   13f50:	cmp	sl, r4
   13f54:	bls	13f74 <close@plt+0x30b0>
   13f58:	strb	r3, [fp, r4]
   13f5c:	add	r4, r4, #1
   13f60:	ldrb	r3, [r2, #1]!
   13f64:	cmp	r3, #0
   13f68:	beq	12884 <close@plt+0x19c0>
   13f6c:	cmp	sl, r4
   13f70:	bhi	13f58 <close@plt+0x3094>
   13f74:	ldrb	r3, [r2, #1]!
   13f78:	add	r4, r4, #1
   13f7c:	cmp	r3, #0
   13f80:	bne	13f50 <close@plt+0x308c>
   13f84:	b	12884 <close@plt+0x19c0>
   13f88:	add	r9, sp, #100	; 0x64
   13f8c:	mov	r0, r5
   13f90:	ldr	r2, [sp, #60]	; 0x3c
   13f94:	mov	r6, #0
   13f98:	ldm	r9, {r9, sl, fp}
   13f9c:	ldr	r5, [sp, #112]	; 0x70
   13fa0:	ldr	r4, [sp, #116]	; 0x74
   13fa4:	b	13c54 <close@plt+0x2d90>
   13fa8:	cmp	r4, r8
   13fac:	add	r9, sp, #100	; 0x64
   13fb0:	mov	r1, r4
   13fb4:	mov	r2, fp
   13fb8:	ldm	r9, {r9, sl, fp}
   13fbc:	mov	r3, r5
   13fc0:	mov	r0, r5
   13fc4:	ldr	r5, [sp, #112]	; 0x70
   13fc8:	ldr	r4, [sp, #116]	; 0x74
   13fcc:	bcs	14000 <close@plt+0x313c>
   13fd0:	ldrb	r6, [r2]
   13fd4:	cmp	r6, #0
   13fd8:	bne	13fec <close@plt+0x3128>
   13fdc:	b	14138 <close@plt+0x3274>
   13fe0:	ldrb	r6, [r2, #1]!
   13fe4:	cmp	r6, #0
   13fe8:	beq	140d0 <close@plt+0x320c>
   13fec:	add	r3, r3, #1
   13ff0:	add	r1, r7, r3
   13ff4:	cmp	r8, r1
   13ff8:	bhi	13fe0 <close@plt+0x311c>
   13ffc:	mov	r0, r3
   14000:	mov	r6, #0
   14004:	ldr	r2, [sp, #60]	; 0x3c
   14008:	b	13c54 <close@plt+0x2d90>
   1400c:	mov	r3, #1
   14010:	mov	r4, #0
   14014:	mov	r9, r4
   14018:	str	r3, [sp, #32]
   1401c:	str	r3, [sp, #44]	; 0x2c
   14020:	str	r3, [sp, #48]	; 0x30
   14024:	str	r4, [sp, #52]	; 0x34
   14028:	str	r3, [sp, #56]	; 0x38
   1402c:	str	r3, [sp, #60]	; 0x3c
   14030:	str	r3, [sp, #88]	; 0x58
   14034:	movw	r3, #33440	; 0x82a0
   14038:	movt	r3, #1
   1403c:	str	r4, [sp, #64]	; 0x40
   14040:	str	r4, [sp, #68]	; 0x44
   14044:	str	r3, [sp, #72]	; 0x48
   14048:	str	r4, [sp, #80]	; 0x50
   1404c:	str	r4, [sp, #84]	; 0x54
   14050:	b	128ec <close@plt+0x1a28>
   14054:	mov	fp, r9
   14058:	b	13208 <close@plt+0x2344>
   1405c:	ldr	r3, [sp, #48]	; 0x30
   14060:	b	13b7c <close@plt+0x2cb8>
   14064:	mov	r2, r3
   14068:	ldr	r3, [sp, #72]	; 0x48
   1406c:	cmp	r3, #0
   14070:	moveq	r2, #0
   14074:	andne	r2, r2, #1
   14078:	cmp	r2, #0
   1407c:	beq	140ac <close@plt+0x31e8>
   14080:	mov	r2, r3
   14084:	ldrb	r3, [r3]
   14088:	cmp	r3, #0
   1408c:	beq	140ac <close@plt+0x31e8>
   14090:	cmp	sl, r4
   14094:	bls	140bc <close@plt+0x31f8>
   14098:	strb	r3, [fp, r4]
   1409c:	add	r4, r4, #1
   140a0:	ldrb	r3, [r2, #1]!
   140a4:	cmp	r3, #0
   140a8:	bne	14090 <close@plt+0x31cc>
   140ac:	cmp	sl, r4
   140b0:	movhi	r3, #0
   140b4:	strbhi	r3, [fp, r4]
   140b8:	b	13244 <close@plt+0x2380>
   140bc:	ldrb	r3, [r2, #1]!
   140c0:	add	r4, r4, #1
   140c4:	cmp	r3, #0
   140c8:	bne	14090 <close@plt+0x31cc>
   140cc:	b	140ac <close@plt+0x31e8>
   140d0:	mov	r0, r3
   140d4:	ldr	r2, [sp, #60]	; 0x3c
   140d8:	b	13c54 <close@plt+0x2d90>
   140dc:	mov	ip, #5
   140e0:	mov	r3, r8
   140e4:	ldr	r1, [sp, #84]	; 0x54
   140e8:	str	ip, [sp]
   140ec:	ldr	r2, [sp, #180]	; 0xb4
   140f0:	ldr	ip, [sp, #188]	; 0xbc
   140f4:	ldr	r0, [sp, #184]	; 0xb8
   140f8:	str	r2, [sp, #4]
   140fc:	ldr	r2, [sp, #28]
   14100:	str	ip, [sp, #12]
   14104:	ldr	ip, [sp, #192]	; 0xc0
   14108:	str	r0, [sp, #8]
   1410c:	mov	r0, fp
   14110:	str	ip, [sp, #16]
   14114:	bl	127c8 <close@plt+0x1904>
   14118:	mov	r4, r0
   1411c:	b	13244 <close@plt+0x2380>
   14120:	mov	r6, r3
   14124:	str	r3, [sp, #40]	; 0x28
   14128:	b	131b4 <close@plt+0x22f0>
   1412c:	mov	r3, #2
   14130:	str	r3, [sp, #176]	; 0xb0
   14134:	b	131f4 <close@plt+0x2330>
   14138:	ldr	r2, [sp, #60]	; 0x3c
   1413c:	b	13c54 <close@plt+0x2d90>
   14140:	mov	r3, #5
   14144:	mov	fp, r9
   14148:	str	r3, [sp, #176]	; 0xb0
   1414c:	b	13208 <close@plt+0x2344>
   14150:	mov	r1, #1
   14154:	mov	r9, #0
   14158:	mov	r3, r9
   1415c:	mov	r2, r9
   14160:	str	r1, [sp, #32]
   14164:	str	sl, [sp, #84]	; 0x54
   14168:	b	12f90 <close@plt+0x20cc>
   1416c:	mov	r3, #0
   14170:	mov	r2, #1
   14174:	mov	r9, r3
   14178:	mov	r4, r3
   1417c:	str	r2, [sp, #32]
   14180:	strd	r2, [sp, #44]	; 0x2c
   14184:	strd	r2, [sp, #56]	; 0x38
   14188:	str	r3, [sp, #80]	; 0x50
   1418c:	str	r3, [sp, #84]	; 0x54
   14190:	str	r3, [sp, #88]	; 0x58
   14194:	movw	r3, #33460	; 0x82b4
   14198:	movt	r3, #1
   1419c:	str	r2, [sp, #52]	; 0x34
   141a0:	str	r2, [sp, #64]	; 0x40
   141a4:	str	r2, [sp, #68]	; 0x44
   141a8:	str	r3, [sp, #72]	; 0x48
   141ac:	b	128ec <close@plt+0x1a28>
   141b0:	bl	10eb8 <abort@plt>
   141b4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   141b8:	mov	r4, r0
   141bc:	mov	r5, r3
   141c0:	strd	r6, [sp, #8]
   141c4:	movw	r7, #37108	; 0x90f4
   141c8:	movt	r7, #2
   141cc:	strd	r8, [sp, #16]
   141d0:	strd	sl, [sp, #24]
   141d4:	mov	sl, r1
   141d8:	mov	fp, r2
   141dc:	str	lr, [sp, #32]
   141e0:	sub	sp, sp, #60	; 0x3c
   141e4:	bl	10df8 <__errno_location@plt>
   141e8:	mov	r8, r0
   141ec:	cmn	r4, #-2147483647	; 0x80000001
   141f0:	ldr	r6, [r7]
   141f4:	movne	r0, #0
   141f8:	moveq	r0, #1
   141fc:	ldr	r3, [r8]
   14200:	orrs	r0, r0, r4, lsr #31
   14204:	str	r3, [sp, #28]
   14208:	bne	14398 <close@plt+0x34d4>
   1420c:	ldr	r3, [r7, #4]
   14210:	cmp	r3, r4
   14214:	bgt	14274 <close@plt+0x33b0>
   14218:	add	r1, r7, #8
   1421c:	sub	r2, r4, r3
   14220:	str	r3, [sp, #52]	; 0x34
   14224:	cmp	r6, r1
   14228:	add	r2, r2, #1
   1422c:	beq	14370 <close@plt+0x34ac>
   14230:	mov	r1, #8
   14234:	mov	r0, r6
   14238:	mvn	r3, #-2147483648	; 0x80000000
   1423c:	str	r1, [sp]
   14240:	add	r1, sp, #52	; 0x34
   14244:	bl	16ba4 <close@plt+0x5ce0>
   14248:	mov	r6, r0
   1424c:	str	r0, [r7]
   14250:	ldr	r0, [r7, #4]
   14254:	mov	r1, #0
   14258:	ldr	r2, [sp, #52]	; 0x34
   1425c:	sub	r2, r2, r0
   14260:	add	r0, r6, r0, lsl #3
   14264:	lsl	r2, r2, #3
   14268:	bl	10e10 <memset@plt>
   1426c:	ldr	r3, [sp, #52]	; 0x34
   14270:	str	r3, [r7, #4]
   14274:	ldr	r1, [r5, #4]
   14278:	add	r0, r6, r4, lsl #3
   1427c:	add	ip, r5, #8
   14280:	mov	r3, fp
   14284:	mov	r2, sl
   14288:	ldr	r7, [r0, #4]
   1428c:	str	r0, [sp, #36]	; 0x24
   14290:	str	ip, [sp, #40]	; 0x28
   14294:	orr	r0, r1, #1
   14298:	ldr	r9, [r6, r4, lsl #3]
   1429c:	str	ip, [sp, #8]
   142a0:	ldr	lr, [r5, #44]	; 0x2c
   142a4:	str	r0, [sp, #4]
   142a8:	ldr	ip, [r5]
   142ac:	mov	r1, r9
   142b0:	str	ip, [sp, #32]
   142b4:	ldr	ip, [r5, #40]	; 0x28
   142b8:	str	ip, [sp, #12]
   142bc:	ldr	ip, [sp, #32]
   142c0:	str	lr, [sp, #16]
   142c4:	str	r0, [sp, #44]	; 0x2c
   142c8:	mov	r0, r7
   142cc:	str	ip, [sp]
   142d0:	bl	127c8 <close@plt+0x1904>
   142d4:	cmp	r9, r0
   142d8:	bhi	14348 <close@plt+0x3484>
   142dc:	add	r9, r0, #1
   142e0:	movw	r3, #37248	; 0x9180
   142e4:	movt	r3, #2
   142e8:	cmp	r7, r3
   142ec:	str	r9, [r6, r4, lsl #3]
   142f0:	beq	142fc <close@plt+0x3438>
   142f4:	mov	r0, r7
   142f8:	bl	17400 <close@plt+0x653c>
   142fc:	mov	r0, r9
   14300:	bl	16900 <close@plt+0x5a3c>
   14304:	ldr	ip, [r5]
   14308:	mov	r3, fp
   1430c:	mov	r2, sl
   14310:	mov	r1, r9
   14314:	mov	r7, r0
   14318:	ldr	lr, [sp, #36]	; 0x24
   1431c:	ldr	r4, [r5, #40]	; 0x28
   14320:	str	r0, [lr, #4]
   14324:	ldr	lr, [r5, #44]	; 0x2c
   14328:	str	ip, [sp]
   1432c:	ldr	ip, [sp, #44]	; 0x2c
   14330:	str	ip, [sp, #4]
   14334:	ldr	ip, [sp, #40]	; 0x28
   14338:	str	r4, [sp, #12]
   1433c:	str	lr, [sp, #16]
   14340:	str	ip, [sp, #8]
   14344:	bl	127c8 <close@plt+0x1904>
   14348:	ldr	r3, [sp, #28]
   1434c:	mov	r0, r7
   14350:	str	r3, [r8]
   14354:	add	sp, sp, #60	; 0x3c
   14358:	ldrd	r4, [sp]
   1435c:	ldrd	r6, [sp, #8]
   14360:	ldrd	r8, [sp, #16]
   14364:	ldrd	sl, [sp, #24]
   14368:	add	sp, sp, #32
   1436c:	pop	{pc}		; (ldr pc, [sp], #4)
   14370:	mov	r1, #8
   14374:	mvn	r3, #-2147483648	; 0x80000000
   14378:	str	r1, [sp]
   1437c:	add	r1, sp, #52	; 0x34
   14380:	bl	16ba4 <close@plt+0x5ce0>
   14384:	ldrd	r2, [r7, #8]
   14388:	mov	r6, r0
   1438c:	str	r0, [r7]
   14390:	strd	r2, [r0]
   14394:	b	14250 <close@plt+0x338c>
   14398:	bl	10eb8 <abort@plt>
   1439c:	strd	r4, [sp, #-16]!
   143a0:	mov	r5, r0
   143a4:	str	r6, [sp, #8]
   143a8:	str	lr, [sp, #12]
   143ac:	bl	10df8 <__errno_location@plt>
   143b0:	mov	r4, r0
   143b4:	cmp	r5, #0
   143b8:	ldr	r0, [pc, #32]	; 143e0 <close@plt+0x351c>
   143bc:	mov	r1, #48	; 0x30
   143c0:	movne	r0, r5
   143c4:	ldr	r6, [r4]
   143c8:	bl	16d44 <close@plt+0x5e80>
   143cc:	str	r6, [r4]
   143d0:	ldrd	r4, [sp]
   143d4:	ldr	r6, [sp, #8]
   143d8:	add	sp, sp, #12
   143dc:	pop	{pc}		; (ldr pc, [sp], #4)
   143e0:	andeq	r9, r2, r0, lsl #5
   143e4:	ldr	r3, [pc, #12]	; 143f8 <close@plt+0x3534>
   143e8:	cmp	r0, #0
   143ec:	moveq	r0, r3
   143f0:	ldr	r0, [r0]
   143f4:	bx	lr
   143f8:	andeq	r9, r2, r0, lsl #5
   143fc:	ldr	r3, [pc, #12]	; 14410 <close@plt+0x354c>
   14400:	cmp	r0, #0
   14404:	moveq	r0, r3
   14408:	str	r1, [r0]
   1440c:	bx	lr
   14410:	andeq	r9, r2, r0, lsl #5
   14414:	ldr	r3, [pc, #52]	; 14450 <close@plt+0x358c>
   14418:	cmp	r0, #0
   1441c:	push	{lr}		; (str lr, [sp, #-4]!)
   14420:	lsr	lr, r1, #5
   14424:	and	r1, r1, #31
   14428:	moveq	r0, r3
   1442c:	add	r3, r0, #8
   14430:	ldr	ip, [r3, lr, lsl #2]
   14434:	lsr	r0, ip, r1
   14438:	eor	r2, r2, r0
   1443c:	and	r0, r0, #1
   14440:	and	r2, r2, #1
   14444:	eor	r1, ip, r2, lsl r1
   14448:	str	r1, [r3, lr, lsl #2]
   1444c:	pop	{pc}		; (ldr pc, [sp], #4)
   14450:	andeq	r9, r2, r0, lsl #5
   14454:	ldr	r3, [pc, #16]	; 1446c <close@plt+0x35a8>
   14458:	cmp	r0, #0
   1445c:	movne	r3, r0
   14460:	ldr	r0, [r3, #4]
   14464:	str	r1, [r3, #4]
   14468:	bx	lr
   1446c:	andeq	r9, r2, r0, lsl #5
   14470:	ldr	r3, [pc, #48]	; 144a8 <close@plt+0x35e4>
   14474:	cmp	r0, #0
   14478:	mov	ip, #10
   1447c:	moveq	r0, r3
   14480:	cmp	r2, #0
   14484:	cmpne	r1, #0
   14488:	str	ip, [r0]
   1448c:	beq	1449c <close@plt+0x35d8>
   14490:	str	r1, [r0, #40]	; 0x28
   14494:	str	r2, [r0, #44]	; 0x2c
   14498:	bx	lr
   1449c:	str	r4, [sp, #-8]!
   144a0:	str	lr, [sp, #4]
   144a4:	bl	10eb8 <abort@plt>
   144a8:	andeq	r9, r2, r0, lsl #5
   144ac:	strd	r4, [sp, #-28]!	; 0xffffffe4
   144b0:	strd	r6, [sp, #8]
   144b4:	mov	r7, r0
   144b8:	mov	r6, r1
   144bc:	strd	r8, [sp, #16]
   144c0:	mov	r8, r2
   144c4:	mov	r9, r3
   144c8:	str	lr, [sp, #24]
   144cc:	sub	sp, sp, #28
   144d0:	ldr	r4, [sp, #56]	; 0x38
   144d4:	ldr	ip, [pc, #104]	; 14544 <close@plt+0x3680>
   144d8:	cmp	r4, #0
   144dc:	moveq	r4, ip
   144e0:	bl	10df8 <__errno_location@plt>
   144e4:	ldr	ip, [r4, #44]	; 0x2c
   144e8:	mov	r5, r0
   144ec:	mov	r1, r6
   144f0:	add	lr, r4, #8
   144f4:	mov	r3, r9
   144f8:	ldr	r6, [r5]
   144fc:	mov	r2, r8
   14500:	mov	r0, r7
   14504:	str	ip, [sp, #16]
   14508:	ldr	ip, [r4, #40]	; 0x28
   1450c:	str	lr, [sp, #8]
   14510:	str	ip, [sp, #12]
   14514:	ldr	ip, [r4, #4]
   14518:	str	ip, [sp, #4]
   1451c:	ldr	ip, [r4]
   14520:	str	ip, [sp]
   14524:	bl	127c8 <close@plt+0x1904>
   14528:	str	r6, [r5]
   1452c:	add	sp, sp, #28
   14530:	ldrd	r4, [sp]
   14534:	ldrd	r6, [sp, #8]
   14538:	ldrd	r8, [sp, #16]
   1453c:	add	sp, sp, #24
   14540:	pop	{pc}		; (ldr pc, [sp], #4)
   14544:	andeq	r9, r2, r0, lsl #5
   14548:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1454c:	cmp	r2, #0
   14550:	ldr	r4, [pc, #192]	; 14618 <close@plt+0x3754>
   14554:	movne	r4, r2
   14558:	strd	r6, [sp, #8]
   1455c:	strd	r8, [sp, #16]
   14560:	mov	r9, r1
   14564:	mov	r8, r0
   14568:	strd	sl, [sp, #24]
   1456c:	str	lr, [sp, #32]
   14570:	sub	sp, sp, #36	; 0x24
   14574:	bl	10df8 <__errno_location@plt>
   14578:	ldr	r5, [r4, #4]
   1457c:	mov	r6, r0
   14580:	add	r7, r4, #8
   14584:	mov	r1, #0
   14588:	mov	r3, r9
   1458c:	ldr	ip, [r4, #44]	; 0x2c
   14590:	mov	r2, r8
   14594:	mov	r0, r1
   14598:	ldr	sl, [r6]
   1459c:	orr	r5, r5, #1
   145a0:	str	ip, [sp, #16]
   145a4:	ldr	ip, [r4, #40]	; 0x28
   145a8:	stmib	sp, {r5, r7, ip}
   145ac:	ldr	ip, [r4]
   145b0:	str	ip, [sp]
   145b4:	bl	127c8 <close@plt+0x1904>
   145b8:	add	r1, r0, #1
   145bc:	mov	r0, r1
   145c0:	str	r1, [sp, #28]
   145c4:	bl	16900 <close@plt+0x5a3c>
   145c8:	ldr	ip, [r4, #44]	; 0x2c
   145cc:	mov	fp, r0
   145d0:	mov	r3, r9
   145d4:	mov	r2, r8
   145d8:	ldr	r1, [sp, #28]
   145dc:	str	ip, [sp, #16]
   145e0:	ldr	ip, [r4, #40]	; 0x28
   145e4:	stmib	sp, {r5, r7, ip}
   145e8:	ldr	ip, [r4]
   145ec:	str	ip, [sp]
   145f0:	bl	127c8 <close@plt+0x1904>
   145f4:	mov	r0, fp
   145f8:	str	sl, [r6]
   145fc:	add	sp, sp, #36	; 0x24
   14600:	ldrd	r4, [sp]
   14604:	ldrd	r6, [sp, #8]
   14608:	ldrd	r8, [sp, #16]
   1460c:	ldrd	sl, [sp, #24]
   14610:	add	sp, sp, #32
   14614:	pop	{pc}		; (ldr pc, [sp], #4)
   14618:	andeq	r9, r2, r0, lsl #5
   1461c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14620:	cmp	r3, #0
   14624:	ldr	r4, [pc, #220]	; 14708 <close@plt+0x3844>
   14628:	movne	r4, r3
   1462c:	strd	r6, [sp, #8]
   14630:	mov	r6, r2
   14634:	strd	r8, [sp, #16]
   14638:	mov	r9, r0
   1463c:	strd	sl, [sp, #24]
   14640:	mov	sl, r1
   14644:	str	lr, [sp, #32]
   14648:	sub	sp, sp, #44	; 0x2c
   1464c:	bl	10df8 <__errno_location@plt>
   14650:	ldr	r5, [r4, #4]
   14654:	mov	r7, r0
   14658:	mov	r1, #0
   1465c:	add	r8, r4, #8
   14660:	mov	r3, sl
   14664:	ldr	ip, [r4, #44]	; 0x2c
   14668:	mov	r2, r9
   1466c:	mov	r0, r1
   14670:	ldr	lr, [r7]
   14674:	cmp	r6, r1
   14678:	orreq	r5, r5, #1
   1467c:	str	ip, [sp, #16]
   14680:	ldr	ip, [r4, #40]	; 0x28
   14684:	stmib	sp, {r5, r8, ip}
   14688:	ldr	ip, [r4]
   1468c:	str	lr, [sp, #28]
   14690:	str	ip, [sp]
   14694:	bl	127c8 <close@plt+0x1904>
   14698:	add	r1, r0, #1
   1469c:	mov	fp, r0
   146a0:	mov	r0, r1
   146a4:	str	r1, [sp, #36]	; 0x24
   146a8:	bl	16900 <close@plt+0x5a3c>
   146ac:	ldr	ip, [r4, #44]	; 0x2c
   146b0:	mov	r3, sl
   146b4:	mov	r2, r9
   146b8:	ldr	r1, [sp, #36]	; 0x24
   146bc:	str	ip, [sp, #16]
   146c0:	ldr	ip, [r4, #40]	; 0x28
   146c4:	str	r0, [sp, #32]
   146c8:	stmib	sp, {r5, r8, ip}
   146cc:	ldr	ip, [r4]
   146d0:	str	ip, [sp]
   146d4:	bl	127c8 <close@plt+0x1904>
   146d8:	ldr	lr, [sp, #28]
   146dc:	cmp	r6, #0
   146e0:	ldr	r0, [sp, #32]
   146e4:	str	lr, [r7]
   146e8:	strne	fp, [r6]
   146ec:	add	sp, sp, #44	; 0x2c
   146f0:	ldrd	r4, [sp]
   146f4:	ldrd	r6, [sp, #8]
   146f8:	ldrd	r8, [sp, #16]
   146fc:	ldrd	sl, [sp, #24]
   14700:	add	sp, sp, #32
   14704:	pop	{pc}		; (ldr pc, [sp], #4)
   14708:	andeq	r9, r2, r0, lsl #5
   1470c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14710:	movw	r5, #37108	; 0x90f4
   14714:	movt	r5, #2
   14718:	ldr	r3, [r5, #4]
   1471c:	strd	r6, [sp, #8]
   14720:	str	r8, [sp, #16]
   14724:	str	lr, [sp, #20]
   14728:	ldr	r7, [r5]
   1472c:	cmp	r3, #1
   14730:	ble	14754 <close@plt+0x3890>
   14734:	mov	r4, #1
   14738:	add	r6, r7, #4
   1473c:	ldr	r0, [r6, r4, lsl #3]
   14740:	add	r4, r4, #1
   14744:	bl	17400 <close@plt+0x653c>
   14748:	ldr	r3, [r5, #4]
   1474c:	cmp	r3, r4
   14750:	bgt	1473c <close@plt+0x3878>
   14754:	ldr	r0, [r7, #4]
   14758:	movw	r4, #37248	; 0x9180
   1475c:	movt	r4, #2
   14760:	cmp	r0, r4
   14764:	beq	14778 <close@plt+0x38b4>
   14768:	bl	17400 <close@plt+0x653c>
   1476c:	mov	r3, #256	; 0x100
   14770:	str	r3, [r5, #8]
   14774:	str	r4, [r5, #12]
   14778:	ldr	r4, [pc, #44]	; 147ac <close@plt+0x38e8>
   1477c:	cmp	r7, r4
   14780:	beq	14790 <close@plt+0x38cc>
   14784:	mov	r0, r7
   14788:	bl	17400 <close@plt+0x653c>
   1478c:	str	r4, [r5]
   14790:	mov	r3, #1
   14794:	ldrd	r6, [sp, #8]
   14798:	str	r3, [r5, #4]
   1479c:	ldrd	r4, [sp]
   147a0:	ldr	r8, [sp, #16]
   147a4:	add	sp, sp, #20
   147a8:	pop	{pc}		; (ldr pc, [sp], #4)
   147ac:	strdeq	r9, [r2], -ip
   147b0:	ldr	r3, [pc, #4]	; 147bc <close@plt+0x38f8>
   147b4:	mvn	r2, #0
   147b8:	b	141b4 <close@plt+0x32f0>
   147bc:	andeq	r9, r2, r0, lsl #5
   147c0:	ldr	r3, [pc]	; 147c8 <close@plt+0x3904>
   147c4:	b	141b4 <close@plt+0x32f0>
   147c8:	andeq	r9, r2, r0, lsl #5
   147cc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   147d0:	movw	r4, #37108	; 0x90f4
   147d4:	movt	r4, #2
   147d8:	strd	r6, [sp, #8]
   147dc:	strd	r8, [sp, #16]
   147e0:	strd	sl, [sp, #24]
   147e4:	mov	sl, r0
   147e8:	str	lr, [sp, #32]
   147ec:	sub	sp, sp, #44	; 0x2c
   147f0:	bl	10df8 <__errno_location@plt>
   147f4:	ldr	r3, [r0]
   147f8:	mov	r8, r0
   147fc:	ldr	r2, [r4, #4]
   14800:	ldr	r5, [r4]
   14804:	str	r3, [sp, #28]
   14808:	cmp	r2, #0
   1480c:	bgt	14868 <close@plt+0x39a4>
   14810:	add	r3, r4, #8
   14814:	str	r2, [sp, #36]	; 0x24
   14818:	rsb	r2, r2, #1
   1481c:	cmp	r5, r3
   14820:	beq	14934 <close@plt+0x3a70>
   14824:	mov	r1, #8
   14828:	mov	r0, r5
   1482c:	mvn	r3, #-2147483648	; 0x80000000
   14830:	str	r1, [sp]
   14834:	add	r1, sp, #36	; 0x24
   14838:	bl	16ba4 <close@plt+0x5ce0>
   1483c:	mov	r5, r0
   14840:	str	r0, [r4]
   14844:	ldr	r0, [r4, #4]
   14848:	mov	r1, #0
   1484c:	ldr	r2, [sp, #36]	; 0x24
   14850:	sub	r2, r2, r0
   14854:	add	r0, r5, r0, lsl #3
   14858:	lsl	r2, r2, #3
   1485c:	bl	10e10 <memset@plt>
   14860:	ldr	r3, [sp, #36]	; 0x24
   14864:	str	r3, [r4, #4]
   14868:	movw	r4, #37248	; 0x9180
   1486c:	movt	r4, #2
   14870:	ldr	r9, [r5]
   14874:	add	fp, r4, #264	; 0x108
   14878:	mvn	r3, #0
   1487c:	ldr	r7, [r4, #260]	; 0x104
   14880:	mov	r2, sl
   14884:	ldr	r6, [r5, #4]
   14888:	str	fp, [sp, #8]
   1488c:	mov	r1, r9
   14890:	ldr	ip, [r4, #256]	; 0x100
   14894:	orr	r7, r7, #1
   14898:	ldr	lr, [r4, #300]	; 0x12c
   1489c:	mov	r0, r6
   148a0:	str	ip, [sp]
   148a4:	str	r7, [sp, #4]
   148a8:	str	lr, [sp, #16]
   148ac:	ldr	ip, [r4, #296]	; 0x128
   148b0:	str	ip, [sp, #12]
   148b4:	bl	127c8 <close@plt+0x1904>
   148b8:	cmp	r9, r0
   148bc:	bhi	1490c <close@plt+0x3a48>
   148c0:	add	r9, r0, #1
   148c4:	cmp	r6, r4
   148c8:	str	r9, [r5]
   148cc:	beq	148d8 <close@plt+0x3a14>
   148d0:	mov	r0, r6
   148d4:	bl	17400 <close@plt+0x653c>
   148d8:	mov	r0, r9
   148dc:	bl	16900 <close@plt+0x5a3c>
   148e0:	ldr	r3, [r4, #256]	; 0x100
   148e4:	mov	r2, sl
   148e8:	mov	r1, r9
   148ec:	mov	r6, r0
   148f0:	ldr	lr, [r4, #296]	; 0x128
   148f4:	ldr	ip, [r4, #300]	; 0x12c
   148f8:	str	r0, [r5, #4]
   148fc:	stm	sp, {r3, r7, fp, lr}
   14900:	mvn	r3, #0
   14904:	str	ip, [sp, #16]
   14908:	bl	127c8 <close@plt+0x1904>
   1490c:	ldr	r3, [sp, #28]
   14910:	mov	r0, r6
   14914:	str	r3, [r8]
   14918:	add	sp, sp, #44	; 0x2c
   1491c:	ldrd	r4, [sp]
   14920:	ldrd	r6, [sp, #8]
   14924:	ldrd	r8, [sp, #16]
   14928:	ldrd	sl, [sp, #24]
   1492c:	add	sp, sp, #32
   14930:	pop	{pc}		; (ldr pc, [sp], #4)
   14934:	mov	r0, #8
   14938:	mvn	r3, #-2147483648	; 0x80000000
   1493c:	add	r1, sp, #36	; 0x24
   14940:	str	r0, [sp]
   14944:	mov	r0, #0
   14948:	bl	16ba4 <close@plt+0x5ce0>
   1494c:	ldrd	r2, [r4, #8]
   14950:	mov	r5, r0
   14954:	str	r0, [r4]
   14958:	strd	r2, [r0]
   1495c:	b	14844 <close@plt+0x3980>
   14960:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14964:	movw	r4, #37108	; 0x90f4
   14968:	movt	r4, #2
   1496c:	strd	r6, [sp, #8]
   14970:	strd	r8, [sp, #16]
   14974:	strd	sl, [sp, #24]
   14978:	mov	sl, r0
   1497c:	mov	fp, r1
   14980:	str	lr, [sp, #32]
   14984:	sub	sp, sp, #44	; 0x2c
   14988:	bl	10df8 <__errno_location@plt>
   1498c:	ldr	r3, [r0]
   14990:	mov	r8, r0
   14994:	ldr	r2, [r4, #4]
   14998:	ldr	r5, [r4]
   1499c:	str	r3, [sp, #28]
   149a0:	cmp	r2, #0
   149a4:	bgt	14a00 <close@plt+0x3b3c>
   149a8:	add	r3, r4, #8
   149ac:	str	r2, [sp, #36]	; 0x24
   149b0:	rsb	r2, r2, #1
   149b4:	cmp	r5, r3
   149b8:	beq	14adc <close@plt+0x3c18>
   149bc:	mov	r1, #8
   149c0:	mov	r0, r5
   149c4:	mvn	r3, #-2147483648	; 0x80000000
   149c8:	str	r1, [sp]
   149cc:	add	r1, sp, #36	; 0x24
   149d0:	bl	16ba4 <close@plt+0x5ce0>
   149d4:	mov	r5, r0
   149d8:	str	r0, [r4]
   149dc:	ldr	r0, [r4, #4]
   149e0:	mov	r1, #0
   149e4:	ldr	r2, [sp, #36]	; 0x24
   149e8:	sub	r2, r2, r0
   149ec:	add	r0, r5, r0, lsl #3
   149f0:	lsl	r2, r2, #3
   149f4:	bl	10e10 <memset@plt>
   149f8:	ldr	r3, [sp, #36]	; 0x24
   149fc:	str	r3, [r4, #4]
   14a00:	movw	r4, #37248	; 0x9180
   14a04:	movt	r4, #2
   14a08:	ldr	r9, [r5]
   14a0c:	add	r0, r4, #264	; 0x108
   14a10:	mov	r3, fp
   14a14:	ldr	r7, [r4, #260]	; 0x104
   14a18:	mov	r2, sl
   14a1c:	ldr	r6, [r5, #4]
   14a20:	str	r0, [sp, #8]
   14a24:	mov	r1, r9
   14a28:	ldr	ip, [r4, #256]	; 0x100
   14a2c:	orr	r7, r7, #1
   14a30:	ldr	lr, [r4, #300]	; 0x12c
   14a34:	mov	r0, r6
   14a38:	str	ip, [sp]
   14a3c:	str	r7, [sp, #4]
   14a40:	str	lr, [sp, #16]
   14a44:	ldr	ip, [r4, #296]	; 0x128
   14a48:	str	ip, [sp, #12]
   14a4c:	bl	127c8 <close@plt+0x1904>
   14a50:	cmp	r9, r0
   14a54:	bhi	14ab4 <close@plt+0x3bf0>
   14a58:	add	r9, r0, #1
   14a5c:	cmp	r6, r4
   14a60:	str	r9, [r5]
   14a64:	beq	14a70 <close@plt+0x3bac>
   14a68:	mov	r0, r6
   14a6c:	bl	17400 <close@plt+0x653c>
   14a70:	mov	r0, r9
   14a74:	bl	16900 <close@plt+0x5a3c>
   14a78:	ldr	ip, [r4, #256]	; 0x100
   14a7c:	mov	r1, r9
   14a80:	mov	r3, fp
   14a84:	mov	r2, sl
   14a88:	mov	r6, r0
   14a8c:	ldr	r9, [r4, #296]	; 0x128
   14a90:	ldr	lr, [r4, #300]	; 0x12c
   14a94:	str	r0, [r5, #4]
   14a98:	str	ip, [sp]
   14a9c:	ldr	ip, [pc, #100]	; 14b08 <close@plt+0x3c44>
   14aa0:	str	r7, [sp, #4]
   14aa4:	str	ip, [sp, #8]
   14aa8:	str	r9, [sp, #12]
   14aac:	str	lr, [sp, #16]
   14ab0:	bl	127c8 <close@plt+0x1904>
   14ab4:	ldr	r3, [sp, #28]
   14ab8:	mov	r0, r6
   14abc:	str	r3, [r8]
   14ac0:	add	sp, sp, #44	; 0x2c
   14ac4:	ldrd	r4, [sp]
   14ac8:	ldrd	r6, [sp, #8]
   14acc:	ldrd	r8, [sp, #16]
   14ad0:	ldrd	sl, [sp, #24]
   14ad4:	add	sp, sp, #32
   14ad8:	pop	{pc}		; (ldr pc, [sp], #4)
   14adc:	mov	r0, #8
   14ae0:	mvn	r3, #-2147483648	; 0x80000000
   14ae4:	add	r1, sp, #36	; 0x24
   14ae8:	str	r0, [sp]
   14aec:	mov	r0, #0
   14af0:	bl	16ba4 <close@plt+0x5ce0>
   14af4:	ldrd	r2, [r4, #8]
   14af8:	mov	r5, r0
   14afc:	str	r0, [r4]
   14b00:	strd	r2, [r0]
   14b04:	b	149dc <close@plt+0x3b18>
   14b08:	andeq	r9, r2, r8, lsl #5
   14b0c:	strd	r4, [sp, #-20]!	; 0xffffffec
   14b10:	mov	r4, #0
   14b14:	mov	r5, #0
   14b18:	strd	r6, [sp, #8]
   14b1c:	cmp	r1, #10
   14b20:	str	lr, [sp, #16]
   14b24:	sub	sp, sp, #100	; 0x64
   14b28:	strd	r4, [sp, #48]	; 0x30
   14b2c:	beq	14b74 <close@plt+0x3cb0>
   14b30:	mov	r3, sp
   14b34:	strd	r4, [sp, #8]
   14b38:	str	r1, [sp, #48]	; 0x30
   14b3c:	mov	r1, r2
   14b40:	mvn	r2, #0
   14b44:	ldrd	r6, [sp, #48]	; 0x30
   14b48:	strd	r6, [sp]
   14b4c:	strd	r4, [sp, #16]
   14b50:	strd	r4, [sp, #24]
   14b54:	strd	r4, [sp, #32]
   14b58:	strd	r4, [sp, #40]	; 0x28
   14b5c:	bl	141b4 <close@plt+0x32f0>
   14b60:	add	sp, sp, #100	; 0x64
   14b64:	ldrd	r4, [sp]
   14b68:	ldrd	r6, [sp, #8]
   14b6c:	add	sp, sp, #16
   14b70:	pop	{pc}		; (ldr pc, [sp], #4)
   14b74:	bl	10eb8 <abort@plt>
   14b78:	strd	r4, [sp, #-20]!	; 0xffffffec
   14b7c:	mov	r4, #0
   14b80:	mov	r5, #0
   14b84:	strd	r6, [sp, #8]
   14b88:	cmp	r1, #10
   14b8c:	str	lr, [sp, #16]
   14b90:	sub	sp, sp, #100	; 0x64
   14b94:	strd	r4, [sp, #48]	; 0x30
   14b98:	beq	14be4 <close@plt+0x3d20>
   14b9c:	mov	ip, r2
   14ba0:	mov	r2, r3
   14ba4:	strd	r4, [sp, #8]
   14ba8:	str	r1, [sp, #48]	; 0x30
   14bac:	mov	r3, sp
   14bb0:	mov	r1, ip
   14bb4:	ldrd	r6, [sp, #48]	; 0x30
   14bb8:	strd	r6, [sp]
   14bbc:	strd	r4, [sp, #16]
   14bc0:	strd	r4, [sp, #24]
   14bc4:	strd	r4, [sp, #32]
   14bc8:	strd	r4, [sp, #40]	; 0x28
   14bcc:	bl	141b4 <close@plt+0x32f0>
   14bd0:	add	sp, sp, #100	; 0x64
   14bd4:	ldrd	r4, [sp]
   14bd8:	ldrd	r6, [sp, #8]
   14bdc:	add	sp, sp, #16
   14be0:	pop	{pc}		; (ldr pc, [sp], #4)
   14be4:	bl	10eb8 <abort@plt>
   14be8:	mov	r2, #0
   14bec:	mov	r3, #0
   14bf0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14bf4:	strd	r6, [sp, #8]
   14bf8:	cmp	r0, #10
   14bfc:	strd	r8, [sp, #16]
   14c00:	strd	sl, [sp, #24]
   14c04:	str	lr, [sp, #32]
   14c08:	sub	sp, sp, #124	; 0x7c
   14c0c:	strd	r2, [sp, #72]	; 0x48
   14c10:	strd	r2, [sp, #80]	; 0x50
   14c14:	strd	r2, [sp, #88]	; 0x58
   14c18:	strd	r2, [sp, #96]	; 0x60
   14c1c:	strd	r2, [sp, #104]	; 0x68
   14c20:	strd	r2, [sp, #112]	; 0x70
   14c24:	beq	14dc8 <close@plt+0x3f04>
   14c28:	mov	r6, r1
   14c2c:	movw	r4, #37108	; 0x90f4
   14c30:	movt	r4, #2
   14c34:	str	r0, [sp, #72]	; 0x48
   14c38:	ldrd	r0, [sp, #72]	; 0x48
   14c3c:	strd	r0, [sp, #24]
   14c40:	strd	r2, [sp, #32]
   14c44:	strd	r2, [sp, #40]	; 0x28
   14c48:	strd	r2, [sp, #48]	; 0x30
   14c4c:	strd	r2, [sp, #56]	; 0x38
   14c50:	strd	r2, [sp, #64]	; 0x40
   14c54:	bl	10df8 <__errno_location@plt>
   14c58:	mov	r8, r0
   14c5c:	ldr	r5, [r4]
   14c60:	ldr	r2, [r4, #4]
   14c64:	ldr	r9, [r0]
   14c68:	cmp	r2, #0
   14c6c:	bgt	14cc8 <close@plt+0x3e04>
   14c70:	add	r3, r4, #8
   14c74:	str	r2, [sp, #72]	; 0x48
   14c78:	rsb	r2, r2, #1
   14c7c:	cmp	r5, r3
   14c80:	beq	14d9c <close@plt+0x3ed8>
   14c84:	mov	r3, #8
   14c88:	mov	r0, r5
   14c8c:	add	r1, sp, #72	; 0x48
   14c90:	str	r3, [sp]
   14c94:	mvn	r3, #-2147483648	; 0x80000000
   14c98:	bl	16ba4 <close@plt+0x5ce0>
   14c9c:	mov	r5, r0
   14ca0:	str	r0, [r4]
   14ca4:	ldr	r0, [r4, #4]
   14ca8:	mov	r1, #0
   14cac:	ldr	r2, [sp, #72]	; 0x48
   14cb0:	sub	r2, r2, r0
   14cb4:	add	r0, r5, r0, lsl #3
   14cb8:	lsl	r2, r2, #3
   14cbc:	bl	10e10 <memset@plt>
   14cc0:	ldr	r3, [sp, #72]	; 0x48
   14cc4:	str	r3, [r4, #4]
   14cc8:	ldr	sl, [r5]
   14ccc:	add	r0, sp, #32
   14cd0:	mvn	r3, #0
   14cd4:	mov	r2, r6
   14cd8:	ldr	r7, [sp, #28]
   14cdc:	ldr	r4, [r5, #4]
   14ce0:	mov	r1, sl
   14ce4:	str	r0, [sp, #8]
   14ce8:	ldr	lr, [sp, #24]
   14cec:	orr	r7, r7, #1
   14cf0:	ldr	ip, [sp, #64]	; 0x40
   14cf4:	mov	r0, r4
   14cf8:	ldr	fp, [sp, #68]	; 0x44
   14cfc:	str	lr, [sp]
   14d00:	str	r7, [sp, #4]
   14d04:	str	ip, [sp, #12]
   14d08:	str	fp, [sp, #16]
   14d0c:	bl	127c8 <close@plt+0x1904>
   14d10:	cmp	sl, r0
   14d14:	bhi	14d78 <close@plt+0x3eb4>
   14d18:	add	sl, r0, #1
   14d1c:	movw	r3, #37248	; 0x9180
   14d20:	movt	r3, #2
   14d24:	cmp	r4, r3
   14d28:	str	sl, [r5]
   14d2c:	beq	14d38 <close@plt+0x3e74>
   14d30:	mov	r0, r4
   14d34:	bl	17400 <close@plt+0x653c>
   14d38:	mov	r0, sl
   14d3c:	bl	16900 <close@plt+0x5a3c>
   14d40:	ldr	r3, [sp, #24]
   14d44:	mov	r2, r6
   14d48:	mov	r1, sl
   14d4c:	mov	r4, r0
   14d50:	ldr	lr, [sp, #64]	; 0x40
   14d54:	ldr	ip, [sp, #68]	; 0x44
   14d58:	str	r0, [r5, #4]
   14d5c:	add	r5, sp, #32
   14d60:	stm	sp, {r3, r7}
   14d64:	mvn	r3, #0
   14d68:	str	r5, [sp, #8]
   14d6c:	str	lr, [sp, #12]
   14d70:	str	ip, [sp, #16]
   14d74:	bl	127c8 <close@plt+0x1904>
   14d78:	mov	r0, r4
   14d7c:	str	r9, [r8]
   14d80:	add	sp, sp, #124	; 0x7c
   14d84:	ldrd	r4, [sp]
   14d88:	ldrd	r6, [sp, #8]
   14d8c:	ldrd	r8, [sp, #16]
   14d90:	ldrd	sl, [sp, #24]
   14d94:	add	sp, sp, #32
   14d98:	pop	{pc}		; (ldr pc, [sp], #4)
   14d9c:	mov	r0, #8
   14da0:	mvn	r3, #-2147483648	; 0x80000000
   14da4:	add	r1, sp, #72	; 0x48
   14da8:	str	r0, [sp]
   14dac:	mov	r0, #0
   14db0:	bl	16ba4 <close@plt+0x5ce0>
   14db4:	ldrd	r2, [r4, #8]
   14db8:	mov	r5, r0
   14dbc:	str	r0, [r4]
   14dc0:	strd	r2, [r0]
   14dc4:	b	14ca4 <close@plt+0x3de0>
   14dc8:	bl	10eb8 <abort@plt>
   14dcc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14dd0:	cmp	r0, #10
   14dd4:	strd	r6, [sp, #8]
   14dd8:	mov	r6, #0
   14ddc:	mov	r7, #0
   14de0:	strd	r8, [sp, #16]
   14de4:	strd	sl, [sp, #24]
   14de8:	str	lr, [sp, #32]
   14dec:	sub	sp, sp, #124	; 0x7c
   14df0:	strd	r6, [sp, #72]	; 0x48
   14df4:	strd	r6, [sp, #80]	; 0x50
   14df8:	strd	r6, [sp, #88]	; 0x58
   14dfc:	strd	r6, [sp, #96]	; 0x60
   14e00:	strd	r6, [sp, #104]	; 0x68
   14e04:	strd	r6, [sp, #112]	; 0x70
   14e08:	beq	14fb4 <close@plt+0x40f0>
   14e0c:	mov	sl, r2
   14e10:	movw	r5, #37108	; 0x90f4
   14e14:	movt	r5, #2
   14e18:	str	r0, [sp, #72]	; 0x48
   14e1c:	mov	r9, r1
   14e20:	ldrd	r2, [sp, #72]	; 0x48
   14e24:	strd	r2, [sp, #24]
   14e28:	strd	r6, [sp, #32]
   14e2c:	strd	r6, [sp, #40]	; 0x28
   14e30:	strd	r6, [sp, #48]	; 0x30
   14e34:	strd	r6, [sp, #56]	; 0x38
   14e38:	strd	r6, [sp, #64]	; 0x40
   14e3c:	bl	10df8 <__errno_location@plt>
   14e40:	mov	r7, r0
   14e44:	ldr	r4, [r5]
   14e48:	ldr	r2, [r5, #4]
   14e4c:	ldr	fp, [r0]
   14e50:	cmp	r2, #0
   14e54:	bgt	14eb0 <close@plt+0x3fec>
   14e58:	add	r3, r5, #8
   14e5c:	str	r2, [sp, #72]	; 0x48
   14e60:	rsb	r2, r2, #1
   14e64:	cmp	r4, r3
   14e68:	beq	14f88 <close@plt+0x40c4>
   14e6c:	mov	r3, #8
   14e70:	mov	r0, r4
   14e74:	add	r1, sp, #72	; 0x48
   14e78:	str	r3, [sp]
   14e7c:	mvn	r3, #-2147483648	; 0x80000000
   14e80:	bl	16ba4 <close@plt+0x5ce0>
   14e84:	mov	r4, r0
   14e88:	str	r0, [r5]
   14e8c:	ldr	r0, [r5, #4]
   14e90:	mov	r1, #0
   14e94:	ldr	r2, [sp, #72]	; 0x48
   14e98:	sub	r2, r2, r0
   14e9c:	add	r0, r4, r0, lsl #3
   14ea0:	lsl	r2, r2, #3
   14ea4:	bl	10e10 <memset@plt>
   14ea8:	ldr	r3, [sp, #72]	; 0x48
   14eac:	str	r3, [r5, #4]
   14eb0:	ldr	ip, [sp, #24]
   14eb4:	add	r0, sp, #32
   14eb8:	mov	r3, sl
   14ebc:	mov	r2, r9
   14ec0:	ldr	r6, [sp, #28]
   14ec4:	ldr	r8, [r4]
   14ec8:	ldr	r5, [r4, #4]
   14ecc:	str	ip, [sp]
   14ed0:	orr	r6, r6, #1
   14ed4:	ldr	ip, [sp, #64]	; 0x40
   14ed8:	mov	r1, r8
   14edc:	str	r6, [sp, #4]
   14ee0:	ldr	lr, [sp, #68]	; 0x44
   14ee4:	str	r0, [sp, #8]
   14ee8:	mov	r0, r5
   14eec:	str	ip, [sp, #12]
   14ef0:	str	lr, [sp, #16]
   14ef4:	bl	127c8 <close@plt+0x1904>
   14ef8:	cmp	r8, r0
   14efc:	bhi	14f64 <close@plt+0x40a0>
   14f00:	add	r8, r0, #1
   14f04:	movw	r3, #37248	; 0x9180
   14f08:	movt	r3, #2
   14f0c:	cmp	r5, r3
   14f10:	str	r8, [r4]
   14f14:	beq	14f20 <close@plt+0x405c>
   14f18:	mov	r0, r5
   14f1c:	bl	17400 <close@plt+0x653c>
   14f20:	mov	r0, r8
   14f24:	bl	16900 <close@plt+0x5a3c>
   14f28:	ldr	lr, [sp, #24]
   14f2c:	mov	r1, r8
   14f30:	mov	r3, sl
   14f34:	mov	r2, r9
   14f38:	mov	r5, r0
   14f3c:	ldr	r8, [sp, #64]	; 0x40
   14f40:	ldr	ip, [sp, #68]	; 0x44
   14f44:	str	r0, [r4, #4]
   14f48:	str	lr, [sp]
   14f4c:	add	lr, sp, #32
   14f50:	str	r6, [sp, #4]
   14f54:	str	lr, [sp, #8]
   14f58:	str	r8, [sp, #12]
   14f5c:	str	ip, [sp, #16]
   14f60:	bl	127c8 <close@plt+0x1904>
   14f64:	mov	r0, r5
   14f68:	str	fp, [r7]
   14f6c:	add	sp, sp, #124	; 0x7c
   14f70:	ldrd	r4, [sp]
   14f74:	ldrd	r6, [sp, #8]
   14f78:	ldrd	r8, [sp, #16]
   14f7c:	ldrd	sl, [sp, #24]
   14f80:	add	sp, sp, #32
   14f84:	pop	{pc}		; (ldr pc, [sp], #4)
   14f88:	mov	r0, #8
   14f8c:	mvn	r3, #-2147483648	; 0x80000000
   14f90:	add	r1, sp, #72	; 0x48
   14f94:	str	r0, [sp]
   14f98:	mov	r0, #0
   14f9c:	bl	16ba4 <close@plt+0x5ce0>
   14fa0:	ldrd	r2, [r5, #8]
   14fa4:	mov	r4, r0
   14fa8:	str	r0, [r5]
   14fac:	strd	r2, [r0]
   14fb0:	b	14e8c <close@plt+0x3fc8>
   14fb4:	bl	10eb8 <abort@plt>
   14fb8:	ldr	r3, [pc, #492]	; 151ac <close@plt+0x42e8>
   14fbc:	lsr	ip, r2, #5
   14fc0:	and	r2, r2, #31
   14fc4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14fc8:	movw	r5, #37108	; 0x90f4
   14fcc:	movt	r5, #2
   14fd0:	strd	r6, [sp, #8]
   14fd4:	strd	r8, [sp, #16]
   14fd8:	strd	sl, [sp, #24]
   14fdc:	mov	sl, r0
   14fe0:	mov	fp, r1
   14fe4:	ldrd	r0, [r3]
   14fe8:	str	lr, [sp, #32]
   14fec:	sub	sp, sp, #92	; 0x5c
   14ff0:	ldrd	r8, [r3, #8]
   14ff4:	add	r6, sp, #48	; 0x30
   14ff8:	strd	r0, [sp, #40]	; 0x28
   14ffc:	ldrd	r0, [r3, #16]
   15000:	strd	r8, [sp, #48]	; 0x30
   15004:	ldrd	r8, [r3, #24]
   15008:	strd	r0, [sp, #56]	; 0x38
   1500c:	ldrd	r0, [r3, #32]
   15010:	strd	r8, [sp, #64]	; 0x40
   15014:	ldrd	r8, [r3, #40]	; 0x28
   15018:	strd	r0, [sp, #72]	; 0x48
   1501c:	strd	r8, [sp, #80]	; 0x50
   15020:	ldr	r3, [r6, ip, lsl #2]
   15024:	mvn	r1, r3, lsr r2
   15028:	and	r1, r1, #1
   1502c:	eor	r2, r3, r1, lsl r2
   15030:	str	r2, [r6, ip, lsl #2]
   15034:	bl	10df8 <__errno_location@plt>
   15038:	ldr	r3, [r0]
   1503c:	mov	r8, r0
   15040:	ldr	r2, [r5, #4]
   15044:	ldr	r4, [r5]
   15048:	str	r3, [sp, #28]
   1504c:	cmp	r2, #0
   15050:	bgt	150ac <close@plt+0x41e8>
   15054:	add	r3, r5, #8
   15058:	str	r2, [sp, #36]	; 0x24
   1505c:	rsb	r2, r2, #1
   15060:	cmp	r4, r3
   15064:	beq	15180 <close@plt+0x42bc>
   15068:	mov	r1, #8
   1506c:	mov	r0, r4
   15070:	mvn	r3, #-2147483648	; 0x80000000
   15074:	str	r1, [sp]
   15078:	add	r1, sp, #36	; 0x24
   1507c:	bl	16ba4 <close@plt+0x5ce0>
   15080:	mov	r4, r0
   15084:	str	r0, [r5]
   15088:	ldr	r0, [r5, #4]
   1508c:	mov	r1, #0
   15090:	ldr	r2, [sp, #36]	; 0x24
   15094:	sub	r2, r2, r0
   15098:	add	r0, r4, r0, lsl #3
   1509c:	lsl	r2, r2, #3
   150a0:	bl	10e10 <memset@plt>
   150a4:	ldr	r3, [sp, #36]	; 0x24
   150a8:	str	r3, [r5, #4]
   150ac:	ldr	ip, [sp, #40]	; 0x28
   150b0:	mov	r3, fp
   150b4:	mov	r2, sl
   150b8:	ldr	r7, [sp, #44]	; 0x2c
   150bc:	ldr	r9, [r4]
   150c0:	ldr	r5, [r4, #4]
   150c4:	str	ip, [sp]
   150c8:	orr	r7, r7, #1
   150cc:	ldr	ip, [sp, #80]	; 0x50
   150d0:	mov	r1, r9
   150d4:	str	r7, [sp, #4]
   150d8:	ldr	lr, [sp, #84]	; 0x54
   150dc:	mov	r0, r5
   150e0:	str	r6, [sp, #8]
   150e4:	str	ip, [sp, #12]
   150e8:	str	lr, [sp, #16]
   150ec:	bl	127c8 <close@plt+0x1904>
   150f0:	cmp	r9, r0
   150f4:	bhi	15158 <close@plt+0x4294>
   150f8:	add	r9, r0, #1
   150fc:	movw	r3, #37248	; 0x9180
   15100:	movt	r3, #2
   15104:	cmp	r5, r3
   15108:	str	r9, [r4]
   1510c:	beq	15118 <close@plt+0x4254>
   15110:	mov	r0, r5
   15114:	bl	17400 <close@plt+0x653c>
   15118:	mov	r0, r9
   1511c:	bl	16900 <close@plt+0x5a3c>
   15120:	mov	r1, r9
   15124:	ldr	ip, [sp, #40]	; 0x28
   15128:	mov	r3, fp
   1512c:	mov	r2, sl
   15130:	mov	r5, r0
   15134:	ldr	r9, [sp, #80]	; 0x50
   15138:	ldr	lr, [sp, #84]	; 0x54
   1513c:	str	r0, [r4, #4]
   15140:	str	ip, [sp]
   15144:	str	r7, [sp, #4]
   15148:	str	r6, [sp, #8]
   1514c:	str	r9, [sp, #12]
   15150:	str	lr, [sp, #16]
   15154:	bl	127c8 <close@plt+0x1904>
   15158:	ldr	r3, [sp, #28]
   1515c:	mov	r0, r5
   15160:	str	r3, [r8]
   15164:	add	sp, sp, #92	; 0x5c
   15168:	ldrd	r4, [sp]
   1516c:	ldrd	r6, [sp, #8]
   15170:	ldrd	r8, [sp, #16]
   15174:	ldrd	sl, [sp, #24]
   15178:	add	sp, sp, #32
   1517c:	pop	{pc}		; (ldr pc, [sp], #4)
   15180:	mov	r0, #8
   15184:	mvn	r3, #-2147483648	; 0x80000000
   15188:	add	r1, sp, #36	; 0x24
   1518c:	str	r0, [sp]
   15190:	mov	r0, #0
   15194:	bl	16ba4 <close@plt+0x5ce0>
   15198:	ldrd	r2, [r5, #8]
   1519c:	mov	r4, r0
   151a0:	str	r0, [r5]
   151a4:	strd	r2, [r0]
   151a8:	b	15088 <close@plt+0x41c4>
   151ac:	andeq	r9, r2, r0, lsl #5
   151b0:	ldr	ip, [pc, #476]	; 15394 <close@plt+0x44d0>
   151b4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   151b8:	movw	r4, #37108	; 0x90f4
   151bc:	movt	r4, #2
   151c0:	ldrd	r2, [ip, #8]
   151c4:	strd	r6, [sp, #8]
   151c8:	lsr	r7, r1, #5
   151cc:	mov	r6, r0
   151d0:	strd	r8, [sp, #16]
   151d4:	str	lr, [sp, #32]
   151d8:	and	lr, r1, #31
   151dc:	ldrd	r0, [ip]
   151e0:	strd	sl, [sp, #24]
   151e4:	sub	sp, sp, #84	; 0x54
   151e8:	add	r5, sp, #40	; 0x28
   151ec:	strd	r0, [sp, #32]
   151f0:	strd	r2, [sp, #40]	; 0x28
   151f4:	ldrd	r0, [ip, #16]
   151f8:	ldrd	r2, [ip, #24]
   151fc:	strd	r0, [sp, #48]	; 0x30
   15200:	ldrd	r0, [ip, #32]
   15204:	strd	r2, [sp, #56]	; 0x38
   15208:	ldrd	r2, [ip, #40]	; 0x28
   1520c:	strd	r0, [sp, #64]	; 0x40
   15210:	strd	r2, [sp, #72]	; 0x48
   15214:	ldr	r1, [r5, r7, lsl #2]
   15218:	mvn	r3, r1, lsr lr
   1521c:	and	r3, r3, #1
   15220:	eor	r1, r1, r3, lsl lr
   15224:	str	r1, [r5, r7, lsl #2]
   15228:	bl	10df8 <__errno_location@plt>
   1522c:	mov	r9, r0
   15230:	ldr	sl, [r0]
   15234:	ldr	r2, [r4, #4]
   15238:	ldr	r7, [r4]
   1523c:	cmp	r2, #0
   15240:	bgt	1529c <close@plt+0x43d8>
   15244:	add	r3, r4, #8
   15248:	str	r2, [sp, #28]
   1524c:	rsb	r2, r2, #1
   15250:	cmp	r7, r3
   15254:	beq	15368 <close@plt+0x44a4>
   15258:	mov	r1, #8
   1525c:	mov	r0, r7
   15260:	mvn	r3, #-2147483648	; 0x80000000
   15264:	str	r1, [sp]
   15268:	add	r1, sp, #28
   1526c:	bl	16ba4 <close@plt+0x5ce0>
   15270:	mov	r7, r0
   15274:	str	r0, [r4]
   15278:	ldr	r0, [r4, #4]
   1527c:	mov	r1, #0
   15280:	ldr	r2, [sp, #28]
   15284:	sub	r2, r2, r0
   15288:	add	r0, r7, r0, lsl #3
   1528c:	lsl	r2, r2, #3
   15290:	bl	10e10 <memset@plt>
   15294:	ldr	r3, [sp, #28]
   15298:	str	r3, [r4, #4]
   1529c:	ldr	ip, [sp, #32]
   152a0:	mvn	r3, #0
   152a4:	mov	r2, r6
   152a8:	ldr	r8, [sp, #36]	; 0x24
   152ac:	ldr	fp, [r7]
   152b0:	ldr	r4, [r7, #4]
   152b4:	str	ip, [sp]
   152b8:	orr	r8, r8, #1
   152bc:	ldr	ip, [sp, #72]	; 0x48
   152c0:	mov	r1, fp
   152c4:	str	r8, [sp, #4]
   152c8:	ldr	lr, [sp, #76]	; 0x4c
   152cc:	mov	r0, r4
   152d0:	str	r5, [sp, #8]
   152d4:	str	ip, [sp, #12]
   152d8:	str	lr, [sp, #16]
   152dc:	bl	127c8 <close@plt+0x1904>
   152e0:	cmp	fp, r0
   152e4:	bhi	15344 <close@plt+0x4480>
   152e8:	add	fp, r0, #1
   152ec:	movw	r3, #37248	; 0x9180
   152f0:	movt	r3, #2
   152f4:	cmp	r4, r3
   152f8:	str	fp, [r7]
   152fc:	beq	15308 <close@plt+0x4444>
   15300:	mov	r0, r4
   15304:	bl	17400 <close@plt+0x653c>
   15308:	mov	r0, fp
   1530c:	bl	16900 <close@plt+0x5a3c>
   15310:	ldr	r3, [sp, #32]
   15314:	mov	r2, r6
   15318:	mov	r1, fp
   1531c:	mov	r4, r0
   15320:	ldr	lr, [sp, #72]	; 0x48
   15324:	ldr	ip, [sp, #76]	; 0x4c
   15328:	str	r0, [r7, #4]
   1532c:	stm	sp, {r3, r8}
   15330:	mvn	r3, #0
   15334:	str	r5, [sp, #8]
   15338:	str	lr, [sp, #12]
   1533c:	str	ip, [sp, #16]
   15340:	bl	127c8 <close@plt+0x1904>
   15344:	mov	r0, r4
   15348:	str	sl, [r9]
   1534c:	add	sp, sp, #84	; 0x54
   15350:	ldrd	r4, [sp]
   15354:	ldrd	r6, [sp, #8]
   15358:	ldrd	r8, [sp, #16]
   1535c:	ldrd	sl, [sp, #24]
   15360:	add	sp, sp, #32
   15364:	pop	{pc}		; (ldr pc, [sp], #4)
   15368:	mov	r0, #8
   1536c:	mvn	r3, #-2147483648	; 0x80000000
   15370:	add	r1, sp, #28
   15374:	str	r0, [sp]
   15378:	mov	r0, #0
   1537c:	bl	16ba4 <close@plt+0x5ce0>
   15380:	ldrd	r2, [r4, #8]
   15384:	mov	r7, r0
   15388:	str	r0, [r4]
   1538c:	strd	r2, [r0]
   15390:	b	15278 <close@plt+0x43b4>
   15394:	andeq	r9, r2, r0, lsl #5
   15398:	ldr	ip, [pc, #472]	; 15578 <close@plt+0x46b4>
   1539c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   153a0:	mov	r5, r0
   153a4:	movw	r4, #37108	; 0x90f4
   153a8:	movt	r4, #2
   153ac:	ldrd	r2, [ip]
   153b0:	ldrd	r0, [ip, #8]
   153b4:	strd	r6, [sp, #8]
   153b8:	strd	r8, [sp, #16]
   153bc:	strd	sl, [sp, #24]
   153c0:	str	lr, [sp, #32]
   153c4:	sub	sp, sp, #84	; 0x54
   153c8:	strd	r2, [sp, #32]
   153cc:	strd	r0, [sp, #40]	; 0x28
   153d0:	ldr	r6, [sp, #44]	; 0x2c
   153d4:	ldrd	r2, [ip, #16]
   153d8:	ldrd	r0, [ip, #24]
   153dc:	mvn	lr, r6
   153e0:	and	lr, lr, #67108864	; 0x4000000
   153e4:	eor	lr, lr, r6
   153e8:	ldrd	r6, [ip, #40]	; 0x28
   153ec:	strd	r2, [sp, #48]	; 0x30
   153f0:	ldrd	r2, [ip, #32]
   153f4:	str	lr, [sp, #44]	; 0x2c
   153f8:	strd	r0, [sp, #56]	; 0x38
   153fc:	strd	r2, [sp, #64]	; 0x40
   15400:	strd	r6, [sp, #72]	; 0x48
   15404:	bl	10df8 <__errno_location@plt>
   15408:	mov	r8, r0
   1540c:	ldr	r9, [r0]
   15410:	ldr	r2, [r4, #4]
   15414:	ldr	r6, [r4]
   15418:	cmp	r2, #0
   1541c:	bgt	15478 <close@plt+0x45b4>
   15420:	add	r3, r4, #8
   15424:	str	r2, [sp, #28]
   15428:	rsb	r2, r2, #1
   1542c:	cmp	r6, r3
   15430:	beq	1554c <close@plt+0x4688>
   15434:	mov	r1, #8
   15438:	mov	r0, r6
   1543c:	mvn	r3, #-2147483648	; 0x80000000
   15440:	str	r1, [sp]
   15444:	add	r1, sp, #28
   15448:	bl	16ba4 <close@plt+0x5ce0>
   1544c:	mov	r6, r0
   15450:	str	r0, [r4]
   15454:	ldr	r0, [r4, #4]
   15458:	mov	r1, #0
   1545c:	ldr	r2, [sp, #28]
   15460:	sub	r2, r2, r0
   15464:	add	r0, r6, r0, lsl #3
   15468:	lsl	r2, r2, #3
   1546c:	bl	10e10 <memset@plt>
   15470:	ldr	r3, [sp, #28]
   15474:	str	r3, [r4, #4]
   15478:	ldr	sl, [r6]
   1547c:	add	r0, sp, #40	; 0x28
   15480:	mvn	r3, #0
   15484:	mov	r2, r5
   15488:	ldr	r7, [sp, #36]	; 0x24
   1548c:	ldr	r4, [r6, #4]
   15490:	mov	r1, sl
   15494:	str	r0, [sp, #8]
   15498:	ldr	lr, [sp, #32]
   1549c:	orr	r7, r7, #1
   154a0:	ldr	ip, [sp, #72]	; 0x48
   154a4:	mov	r0, r4
   154a8:	ldr	fp, [sp, #76]	; 0x4c
   154ac:	str	lr, [sp]
   154b0:	str	r7, [sp, #4]
   154b4:	str	ip, [sp, #12]
   154b8:	str	fp, [sp, #16]
   154bc:	bl	127c8 <close@plt+0x1904>
   154c0:	cmp	sl, r0
   154c4:	bhi	15528 <close@plt+0x4664>
   154c8:	add	sl, r0, #1
   154cc:	movw	r3, #37248	; 0x9180
   154d0:	movt	r3, #2
   154d4:	cmp	r4, r3
   154d8:	str	sl, [r6]
   154dc:	beq	154e8 <close@plt+0x4624>
   154e0:	mov	r0, r4
   154e4:	bl	17400 <close@plt+0x653c>
   154e8:	mov	r0, sl
   154ec:	bl	16900 <close@plt+0x5a3c>
   154f0:	ldr	r3, [sp, #32]
   154f4:	mov	r2, r5
   154f8:	add	r5, sp, #40	; 0x28
   154fc:	mov	r1, sl
   15500:	mov	r4, r0
   15504:	ldr	lr, [sp, #72]	; 0x48
   15508:	ldr	ip, [sp, #76]	; 0x4c
   1550c:	str	r0, [r6, #4]
   15510:	stm	sp, {r3, r7}
   15514:	mvn	r3, #0
   15518:	str	r5, [sp, #8]
   1551c:	str	lr, [sp, #12]
   15520:	str	ip, [sp, #16]
   15524:	bl	127c8 <close@plt+0x1904>
   15528:	mov	r0, r4
   1552c:	str	r9, [r8]
   15530:	add	sp, sp, #84	; 0x54
   15534:	ldrd	r4, [sp]
   15538:	ldrd	r6, [sp, #8]
   1553c:	ldrd	r8, [sp, #16]
   15540:	ldrd	sl, [sp, #24]
   15544:	add	sp, sp, #32
   15548:	pop	{pc}		; (ldr pc, [sp], #4)
   1554c:	mov	r0, #8
   15550:	mvn	r3, #-2147483648	; 0x80000000
   15554:	add	r1, sp, #28
   15558:	str	r0, [sp]
   1555c:	mov	r0, #0
   15560:	bl	16ba4 <close@plt+0x5ce0>
   15564:	ldrd	r2, [r4, #8]
   15568:	mov	r6, r0
   1556c:	str	r0, [r4]
   15570:	strd	r2, [r0]
   15574:	b	15454 <close@plt+0x4590>
   15578:	andeq	r9, r2, r0, lsl #5
   1557c:	ldr	ip, [pc, #480]	; 15764 <close@plt+0x48a0>
   15580:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15584:	mov	r5, r0
   15588:	movw	r4, #37108	; 0x90f4
   1558c:	movt	r4, #2
   15590:	ldrd	r2, [ip]
   15594:	strd	r6, [sp, #8]
   15598:	mov	r6, r1
   1559c:	ldrd	r0, [ip, #8]
   155a0:	strd	r8, [sp, #16]
   155a4:	strd	sl, [sp, #24]
   155a8:	str	lr, [sp, #32]
   155ac:	sub	sp, sp, #84	; 0x54
   155b0:	ldrd	r8, [ip, #40]	; 0x28
   155b4:	strd	r2, [sp, #32]
   155b8:	strd	r0, [sp, #40]	; 0x28
   155bc:	ldrd	r2, [ip, #16]
   155c0:	ldr	r7, [sp, #44]	; 0x2c
   155c4:	ldrd	r0, [ip, #24]
   155c8:	strd	r2, [sp, #48]	; 0x30
   155cc:	ldrd	r2, [ip, #32]
   155d0:	mvn	lr, r7
   155d4:	and	lr, lr, #67108864	; 0x4000000
   155d8:	eor	lr, lr, r7
   155dc:	str	lr, [sp, #44]	; 0x2c
   155e0:	strd	r0, [sp, #56]	; 0x38
   155e4:	strd	r2, [sp, #64]	; 0x40
   155e8:	strd	r8, [sp, #72]	; 0x48
   155ec:	bl	10df8 <__errno_location@plt>
   155f0:	mov	r9, r0
   155f4:	ldr	sl, [r0]
   155f8:	ldr	r2, [r4, #4]
   155fc:	ldr	r7, [r4]
   15600:	cmp	r2, #0
   15604:	bgt	15660 <close@plt+0x479c>
   15608:	add	r3, r4, #8
   1560c:	str	r2, [sp, #28]
   15610:	rsb	r2, r2, #1
   15614:	cmp	r7, r3
   15618:	beq	15738 <close@plt+0x4874>
   1561c:	mov	r1, #8
   15620:	mov	r0, r7
   15624:	mvn	r3, #-2147483648	; 0x80000000
   15628:	str	r1, [sp]
   1562c:	add	r1, sp, #28
   15630:	bl	16ba4 <close@plt+0x5ce0>
   15634:	mov	r7, r0
   15638:	str	r0, [r4]
   1563c:	ldr	r0, [r4, #4]
   15640:	mov	r1, #0
   15644:	ldr	r2, [sp, #28]
   15648:	sub	r2, r2, r0
   1564c:	add	r0, r7, r0, lsl #3
   15650:	lsl	r2, r2, #3
   15654:	bl	10e10 <memset@plt>
   15658:	ldr	r3, [sp, #28]
   1565c:	str	r3, [r4, #4]
   15660:	ldr	ip, [sp, #32]
   15664:	add	r0, sp, #40	; 0x28
   15668:	mov	r3, r6
   1566c:	mov	r2, r5
   15670:	ldr	r8, [sp, #36]	; 0x24
   15674:	ldr	fp, [r7]
   15678:	ldr	r4, [r7, #4]
   1567c:	str	ip, [sp]
   15680:	orr	r8, r8, #1
   15684:	ldr	ip, [sp, #72]	; 0x48
   15688:	mov	r1, fp
   1568c:	str	r8, [sp, #4]
   15690:	ldr	lr, [sp, #76]	; 0x4c
   15694:	str	r0, [sp, #8]
   15698:	mov	r0, r4
   1569c:	str	ip, [sp, #12]
   156a0:	str	lr, [sp, #16]
   156a4:	bl	127c8 <close@plt+0x1904>
   156a8:	cmp	fp, r0
   156ac:	bhi	15714 <close@plt+0x4850>
   156b0:	add	fp, r0, #1
   156b4:	movw	r3, #37248	; 0x9180
   156b8:	movt	r3, #2
   156bc:	cmp	r4, r3
   156c0:	str	fp, [r7]
   156c4:	beq	156d0 <close@plt+0x480c>
   156c8:	mov	r0, r4
   156cc:	bl	17400 <close@plt+0x653c>
   156d0:	mov	r0, fp
   156d4:	bl	16900 <close@plt+0x5a3c>
   156d8:	ldr	lr, [sp, #32]
   156dc:	mov	r2, r5
   156e0:	mov	r3, r6
   156e4:	mov	r1, fp
   156e8:	mov	r4, r0
   156ec:	ldr	r5, [sp, #72]	; 0x48
   156f0:	ldr	ip, [sp, #76]	; 0x4c
   156f4:	str	r0, [r7, #4]
   156f8:	str	lr, [sp]
   156fc:	add	lr, sp, #40	; 0x28
   15700:	str	r8, [sp, #4]
   15704:	str	lr, [sp, #8]
   15708:	str	r5, [sp, #12]
   1570c:	str	ip, [sp, #16]
   15710:	bl	127c8 <close@plt+0x1904>
   15714:	mov	r0, r4
   15718:	str	sl, [r9]
   1571c:	add	sp, sp, #84	; 0x54
   15720:	ldrd	r4, [sp]
   15724:	ldrd	r6, [sp, #8]
   15728:	ldrd	r8, [sp, #16]
   1572c:	ldrd	sl, [sp, #24]
   15730:	add	sp, sp, #32
   15734:	pop	{pc}		; (ldr pc, [sp], #4)
   15738:	mov	r0, #8
   1573c:	mvn	r3, #-2147483648	; 0x80000000
   15740:	add	r1, sp, #28
   15744:	str	r0, [sp]
   15748:	mov	r0, #0
   1574c:	bl	16ba4 <close@plt+0x5ce0>
   15750:	ldrd	r2, [r4, #8]
   15754:	mov	r7, r0
   15758:	str	r0, [r4]
   1575c:	strd	r2, [r0]
   15760:	b	1563c <close@plt+0x4778>
   15764:	andeq	r9, r2, r0, lsl #5
   15768:	strd	r4, [sp, #-12]!
   1576c:	mov	r4, #0
   15770:	mov	r5, #0
   15774:	str	lr, [sp, #8]
   15778:	sub	sp, sp, #100	; 0x64
   1577c:	cmp	r1, #10
   15780:	strd	r4, [sp]
   15784:	strd	r4, [sp, #8]
   15788:	strd	r4, [sp, #16]
   1578c:	strd	r4, [sp, #24]
   15790:	strd	r4, [sp, #32]
   15794:	strd	r4, [sp, #40]	; 0x28
   15798:	beq	157c8 <close@plt+0x4904>
   1579c:	mov	ip, #67108864	; 0x4000000
   157a0:	mov	r3, sp
   157a4:	str	r1, [sp]
   157a8:	mov	r1, r2
   157ac:	mvn	r2, #0
   157b0:	str	ip, [sp, #12]
   157b4:	bl	141b4 <close@plt+0x32f0>
   157b8:	add	sp, sp, #100	; 0x64
   157bc:	ldrd	r4, [sp]
   157c0:	add	sp, sp, #8
   157c4:	pop	{pc}		; (ldr pc, [sp], #4)
   157c8:	bl	10eb8 <abort@plt>
   157cc:	ldr	ip, [pc, #156]	; 15870 <close@plt+0x49ac>
   157d0:	cmp	r2, #0
   157d4:	cmpne	r1, #0
   157d8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   157dc:	strd	r6, [sp, #8]
   157e0:	mov	r6, r2
   157e4:	str	r8, [sp, #16]
   157e8:	mov	r8, r3
   157ec:	strd	sl, [sp, #20]
   157f0:	ldrd	r4, [ip]
   157f4:	str	lr, [sp, #28]
   157f8:	sub	sp, sp, #48	; 0x30
   157fc:	mov	lr, #10
   15800:	ldrd	r2, [ip, #8]
   15804:	ldrd	sl, [ip, #16]
   15808:	strd	r4, [sp]
   1580c:	ldrd	r4, [ip, #32]
   15810:	str	lr, [sp]
   15814:	strd	r2, [sp, #8]
   15818:	strd	sl, [sp, #16]
   1581c:	ldrd	r2, [ip, #24]
   15820:	ldrd	sl, [ip, #40]	; 0x28
   15824:	strd	r2, [sp, #24]
   15828:	strd	r4, [sp, #32]
   1582c:	strd	sl, [sp, #40]	; 0x28
   15830:	beq	1586c <close@plt+0x49a8>
   15834:	mov	r7, r1
   15838:	mov	r3, sp
   1583c:	mov	r1, r8
   15840:	mvn	r2, #0
   15844:	str	r7, [sp, #40]	; 0x28
   15848:	str	r6, [sp, #44]	; 0x2c
   1584c:	bl	141b4 <close@plt+0x32f0>
   15850:	add	sp, sp, #48	; 0x30
   15854:	ldrd	r4, [sp]
   15858:	ldrd	r6, [sp, #8]
   1585c:	ldr	r8, [sp, #16]
   15860:	ldrd	sl, [sp, #20]
   15864:	add	sp, sp, #28
   15868:	pop	{pc}		; (ldr pc, [sp], #4)
   1586c:	bl	10eb8 <abort@plt>
   15870:	andeq	r9, r2, r0, lsl #5
   15874:	ldr	ip, [pc, #156]	; 15918 <close@plt+0x4a54>
   15878:	cmp	r2, #0
   1587c:	cmpne	r1, #0
   15880:	strd	r4, [sp, #-32]!	; 0xffffffe0
   15884:	strd	r6, [sp, #8]
   15888:	mov	r6, r2
   1588c:	str	r8, [sp, #16]
   15890:	mov	r8, r3
   15894:	strd	sl, [sp, #20]
   15898:	ldrd	r4, [ip]
   1589c:	str	lr, [sp, #28]
   158a0:	sub	sp, sp, #48	; 0x30
   158a4:	mov	lr, #10
   158a8:	ldrd	r2, [ip, #8]
   158ac:	ldrd	sl, [ip, #16]
   158b0:	strd	r4, [sp]
   158b4:	ldrd	r4, [ip, #32]
   158b8:	str	lr, [sp]
   158bc:	strd	r2, [sp, #8]
   158c0:	strd	sl, [sp, #16]
   158c4:	ldrd	r2, [ip, #24]
   158c8:	ldrd	sl, [ip, #40]	; 0x28
   158cc:	strd	r2, [sp, #24]
   158d0:	strd	r4, [sp, #32]
   158d4:	strd	sl, [sp, #40]	; 0x28
   158d8:	beq	15914 <close@plt+0x4a50>
   158dc:	ldr	r2, [sp, #80]	; 0x50
   158e0:	mov	r7, r1
   158e4:	mov	r3, sp
   158e8:	mov	r1, r8
   158ec:	str	r7, [sp, #40]	; 0x28
   158f0:	str	r6, [sp, #44]	; 0x2c
   158f4:	bl	141b4 <close@plt+0x32f0>
   158f8:	add	sp, sp, #48	; 0x30
   158fc:	ldrd	r4, [sp]
   15900:	ldrd	r6, [sp, #8]
   15904:	ldr	r8, [sp, #16]
   15908:	ldrd	sl, [sp, #20]
   1590c:	add	sp, sp, #28
   15910:	pop	{pc}		; (ldr pc, [sp], #4)
   15914:	bl	10eb8 <abort@plt>
   15918:	andeq	r9, r2, r0, lsl #5
   1591c:	ldr	ip, [pc, #512]	; 15b24 <close@plt+0x4c60>
   15920:	cmp	r0, #0
   15924:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15928:	ldrd	r4, [ip, #16]
   1592c:	strd	r6, [sp, #8]
   15930:	clz	r6, r1
   15934:	mov	r7, r1
   15938:	strd	r8, [sp, #16]
   1593c:	mov	r8, r0
   15940:	lsr	r6, r6, #5
   15944:	strd	sl, [sp, #24]
   15948:	mov	fp, r2
   1594c:	mov	sl, #10
   15950:	ldrd	r2, [ip]
   15954:	moveq	r6, #1
   15958:	str	lr, [sp, #32]
   1595c:	sub	sp, sp, #92	; 0x5c
   15960:	cmp	r6, #0
   15964:	ldrd	r0, [ip, #8]
   15968:	strd	r2, [sp, #40]	; 0x28
   1596c:	strd	r4, [sp, #56]	; 0x38
   15970:	ldrd	r2, [ip, #24]
   15974:	strd	r0, [sp, #48]	; 0x30
   15978:	ldrd	r0, [ip, #32]
   1597c:	str	sl, [sp, #40]	; 0x28
   15980:	ldrd	r4, [ip, #40]	; 0x28
   15984:	strd	r2, [sp, #64]	; 0x40
   15988:	strd	r0, [sp, #72]	; 0x48
   1598c:	strd	r4, [sp, #80]	; 0x50
   15990:	bne	15b20 <close@plt+0x4c5c>
   15994:	movw	r5, #37108	; 0x90f4
   15998:	movt	r5, #2
   1599c:	str	r8, [sp, #80]	; 0x50
   159a0:	str	r7, [sp, #84]	; 0x54
   159a4:	bl	10df8 <__errno_location@plt>
   159a8:	ldr	r3, [r0]
   159ac:	mov	r9, r0
   159b0:	ldr	r2, [r5, #4]
   159b4:	ldr	r4, [r5]
   159b8:	str	r3, [sp, #28]
   159bc:	cmp	r2, #0
   159c0:	movgt	r1, sl
   159c4:	bgt	15a2c <close@plt+0x4b68>
   159c8:	add	r3, r5, #8
   159cc:	str	r2, [sp, #36]	; 0x24
   159d0:	rsb	r2, r2, #1
   159d4:	cmp	r4, r3
   159d8:	beq	15af4 <close@plt+0x4c30>
   159dc:	mov	r1, #8
   159e0:	mov	r0, r4
   159e4:	mvn	r3, #-2147483648	; 0x80000000
   159e8:	str	r1, [sp]
   159ec:	add	r1, sp, #36	; 0x24
   159f0:	bl	16ba4 <close@plt+0x5ce0>
   159f4:	mov	r4, r0
   159f8:	str	r0, [r5]
   159fc:	ldr	r0, [r5, #4]
   15a00:	mov	r1, #0
   15a04:	ldr	r2, [sp, #36]	; 0x24
   15a08:	sub	r2, r2, r0
   15a0c:	add	r0, r4, r0, lsl #3
   15a10:	lsl	r2, r2, #3
   15a14:	bl	10e10 <memset@plt>
   15a18:	ldr	r3, [sp, #36]	; 0x24
   15a1c:	ldr	r1, [sp, #40]	; 0x28
   15a20:	ldr	r8, [sp, #80]	; 0x50
   15a24:	str	r3, [r5, #4]
   15a28:	ldr	r7, [sp, #84]	; 0x54
   15a2c:	mvn	r3, #0
   15a30:	mov	r2, fp
   15a34:	ldr	r6, [sp, #44]	; 0x2c
   15a38:	ldr	sl, [r4]
   15a3c:	ldr	r5, [r4, #4]
   15a40:	orr	r6, r6, #1
   15a44:	stm	sp, {r1, r6}
   15a48:	add	r1, sp, #48	; 0x30
   15a4c:	str	r8, [sp, #12]
   15a50:	mov	r0, r5
   15a54:	str	r1, [sp, #8]
   15a58:	mov	r1, sl
   15a5c:	str	r7, [sp, #16]
   15a60:	bl	127c8 <close@plt+0x1904>
   15a64:	cmp	sl, r0
   15a68:	bhi	15acc <close@plt+0x4c08>
   15a6c:	add	r7, r0, #1
   15a70:	movw	r3, #37248	; 0x9180
   15a74:	movt	r3, #2
   15a78:	cmp	r5, r3
   15a7c:	str	r7, [r4]
   15a80:	beq	15a8c <close@plt+0x4bc8>
   15a84:	mov	r0, r5
   15a88:	bl	17400 <close@plt+0x653c>
   15a8c:	mov	r0, r7
   15a90:	bl	16900 <close@plt+0x5a3c>
   15a94:	ldr	r3, [sp, #40]	; 0x28
   15a98:	mov	r2, fp
   15a9c:	mov	r1, r7
   15aa0:	mov	r5, r0
   15aa4:	ldr	lr, [sp, #80]	; 0x50
   15aa8:	ldr	ip, [sp, #84]	; 0x54
   15aac:	str	r0, [r4, #4]
   15ab0:	add	r4, sp, #48	; 0x30
   15ab4:	stm	sp, {r3, r6}
   15ab8:	mvn	r3, #0
   15abc:	str	r4, [sp, #8]
   15ac0:	str	lr, [sp, #12]
   15ac4:	str	ip, [sp, #16]
   15ac8:	bl	127c8 <close@plt+0x1904>
   15acc:	ldr	r3, [sp, #28]
   15ad0:	mov	r0, r5
   15ad4:	str	r3, [r9]
   15ad8:	add	sp, sp, #92	; 0x5c
   15adc:	ldrd	r4, [sp]
   15ae0:	ldrd	r6, [sp, #8]
   15ae4:	ldrd	r8, [sp, #16]
   15ae8:	ldrd	sl, [sp, #24]
   15aec:	add	sp, sp, #32
   15af0:	pop	{pc}		; (ldr pc, [sp], #4)
   15af4:	mov	r1, #8
   15af8:	mvn	r3, #-2147483648	; 0x80000000
   15afc:	mov	r0, r6
   15b00:	str	r1, [sp]
   15b04:	add	r1, sp, #36	; 0x24
   15b08:	bl	16ba4 <close@plt+0x5ce0>
   15b0c:	ldrd	r2, [r5, #8]
   15b10:	mov	r4, r0
   15b14:	str	r0, [r5]
   15b18:	strd	r2, [r0]
   15b1c:	b	159fc <close@plt+0x4b38>
   15b20:	bl	10eb8 <abort@plt>
   15b24:	andeq	r9, r2, r0, lsl #5
   15b28:	ldr	ip, [pc, #536]	; 15d48 <close@plt+0x4e84>
   15b2c:	cmp	r0, #0
   15b30:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15b34:	ldrd	r4, [ip, #16]
   15b38:	strd	r6, [sp, #8]
   15b3c:	mov	r6, r1
   15b40:	mov	r7, r0
   15b44:	strd	r8, [sp, #16]
   15b48:	mov	r9, #10
   15b4c:	strd	sl, [sp, #24]
   15b50:	mov	sl, r2
   15b54:	mov	fp, r3
   15b58:	str	lr, [sp, #32]
   15b5c:	clz	lr, r1
   15b60:	sub	sp, sp, #92	; 0x5c
   15b64:	ldrd	r2, [ip]
   15b68:	lsr	lr, lr, #5
   15b6c:	moveq	lr, #1
   15b70:	ldrd	r0, [ip, #8]
   15b74:	cmp	lr, #0
   15b78:	strd	r4, [sp, #56]	; 0x38
   15b7c:	ldrd	r4, [ip, #40]	; 0x28
   15b80:	str	lr, [sp, #28]
   15b84:	strd	r2, [sp, #40]	; 0x28
   15b88:	ldrd	r2, [ip, #24]
   15b8c:	strd	r0, [sp, #48]	; 0x30
   15b90:	ldrd	r0, [ip, #32]
   15b94:	str	r9, [sp, #40]	; 0x28
   15b98:	strd	r2, [sp, #64]	; 0x40
   15b9c:	strd	r4, [sp, #80]	; 0x50
   15ba0:	strd	r0, [sp, #72]	; 0x48
   15ba4:	bne	15d44 <close@plt+0x4e80>
   15ba8:	movw	r5, #37108	; 0x90f4
   15bac:	movt	r5, #2
   15bb0:	str	r7, [sp, #80]	; 0x50
   15bb4:	str	r6, [sp, #84]	; 0x54
   15bb8:	bl	10df8 <__errno_location@plt>
   15bbc:	ldr	r3, [r0]
   15bc0:	mov	r8, r0
   15bc4:	ldr	r2, [r5, #4]
   15bc8:	ldr	r4, [r5]
   15bcc:	str	r3, [sp, #24]
   15bd0:	cmp	r2, #0
   15bd4:	movgt	r1, r9
   15bd8:	bgt	15c40 <close@plt+0x4d7c>
   15bdc:	add	r3, r5, #8
   15be0:	str	r2, [sp, #36]	; 0x24
   15be4:	rsb	r2, r2, #1
   15be8:	cmp	r4, r3
   15bec:	beq	15d18 <close@plt+0x4e54>
   15bf0:	mov	r1, #8
   15bf4:	mov	r0, r4
   15bf8:	mvn	r3, #-2147483648	; 0x80000000
   15bfc:	str	r1, [sp]
   15c00:	add	r1, sp, #36	; 0x24
   15c04:	bl	16ba4 <close@plt+0x5ce0>
   15c08:	mov	r4, r0
   15c0c:	str	r0, [r5]
   15c10:	ldr	r0, [r5, #4]
   15c14:	mov	r1, #0
   15c18:	ldr	r2, [sp, #36]	; 0x24
   15c1c:	sub	r2, r2, r0
   15c20:	add	r0, r4, r0, lsl #3
   15c24:	lsl	r2, r2, #3
   15c28:	bl	10e10 <memset@plt>
   15c2c:	ldr	r3, [sp, #36]	; 0x24
   15c30:	ldr	r1, [sp, #40]	; 0x28
   15c34:	ldr	r7, [sp, #80]	; 0x50
   15c38:	str	r3, [r5, #4]
   15c3c:	ldr	r6, [sp, #84]	; 0x54
   15c40:	mov	r3, fp
   15c44:	mov	r2, sl
   15c48:	ldr	r0, [sp, #44]	; 0x2c
   15c4c:	ldr	r9, [r4]
   15c50:	ldr	r5, [r4, #4]
   15c54:	orr	r0, r0, #1
   15c58:	str	r1, [sp]
   15c5c:	add	r1, sp, #48	; 0x30
   15c60:	str	r0, [sp, #4]
   15c64:	str	r1, [sp, #8]
   15c68:	mov	r1, r9
   15c6c:	str	r7, [sp, #12]
   15c70:	str	r6, [sp, #16]
   15c74:	str	r0, [sp, #28]
   15c78:	mov	r0, r5
   15c7c:	bl	127c8 <close@plt+0x1904>
   15c80:	cmp	r9, r0
   15c84:	bhi	15cf0 <close@plt+0x4e2c>
   15c88:	add	r6, r0, #1
   15c8c:	movw	r3, #37248	; 0x9180
   15c90:	movt	r3, #2
   15c94:	cmp	r5, r3
   15c98:	str	r6, [r4]
   15c9c:	beq	15ca8 <close@plt+0x4de4>
   15ca0:	mov	r0, r5
   15ca4:	bl	17400 <close@plt+0x653c>
   15ca8:	mov	r0, r6
   15cac:	bl	16900 <close@plt+0x5a3c>
   15cb0:	ldr	lr, [sp, #40]	; 0x28
   15cb4:	mov	r1, r6
   15cb8:	mov	r3, fp
   15cbc:	mov	r2, sl
   15cc0:	mov	r5, r0
   15cc4:	ldr	r6, [sp, #80]	; 0x50
   15cc8:	ldr	ip, [sp, #84]	; 0x54
   15ccc:	str	r0, [r4, #4]
   15cd0:	str	lr, [sp]
   15cd4:	ldr	lr, [sp, #28]
   15cd8:	str	lr, [sp, #4]
   15cdc:	add	lr, sp, #48	; 0x30
   15ce0:	str	r6, [sp, #12]
   15ce4:	str	lr, [sp, #8]
   15ce8:	str	ip, [sp, #16]
   15cec:	bl	127c8 <close@plt+0x1904>
   15cf0:	ldr	r3, [sp, #24]
   15cf4:	mov	r0, r5
   15cf8:	str	r3, [r8]
   15cfc:	add	sp, sp, #92	; 0x5c
   15d00:	ldrd	r4, [sp]
   15d04:	ldrd	r6, [sp, #8]
   15d08:	ldrd	r8, [sp, #16]
   15d0c:	ldrd	sl, [sp, #24]
   15d10:	add	sp, sp, #32
   15d14:	pop	{pc}		; (ldr pc, [sp], #4)
   15d18:	mov	r1, #8
   15d1c:	mvn	r3, #-2147483648	; 0x80000000
   15d20:	ldr	r0, [sp, #28]
   15d24:	str	r1, [sp]
   15d28:	add	r1, sp, #36	; 0x24
   15d2c:	bl	16ba4 <close@plt+0x5ce0>
   15d30:	ldrd	r2, [r5, #8]
   15d34:	mov	r4, r0
   15d38:	str	r0, [r5]
   15d3c:	strd	r2, [r0]
   15d40:	b	15c10 <close@plt+0x4d4c>
   15d44:	bl	10eb8 <abort@plt>
   15d48:	andeq	r9, r2, r0, lsl #5
   15d4c:	ldr	r3, [pc]	; 15d54 <close@plt+0x4e90>
   15d50:	b	141b4 <close@plt+0x32f0>
   15d54:	andeq	r9, r2, r4, lsl #2
   15d58:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15d5c:	movw	r4, #37108	; 0x90f4
   15d60:	movt	r4, #2
   15d64:	strd	r6, [sp, #8]
   15d68:	strd	r8, [sp, #16]
   15d6c:	strd	sl, [sp, #24]
   15d70:	mov	sl, r0
   15d74:	mov	fp, r1
   15d78:	str	lr, [sp, #32]
   15d7c:	sub	sp, sp, #44	; 0x2c
   15d80:	bl	10df8 <__errno_location@plt>
   15d84:	ldr	r3, [r0]
   15d88:	mov	r8, r0
   15d8c:	ldr	r2, [r4, #4]
   15d90:	ldr	r5, [r4]
   15d94:	str	r3, [sp, #28]
   15d98:	cmp	r2, #0
   15d9c:	bgt	15df8 <close@plt+0x4f34>
   15da0:	add	r3, r4, #8
   15da4:	str	r2, [sp, #36]	; 0x24
   15da8:	rsb	r2, r2, #1
   15dac:	cmp	r5, r3
   15db0:	beq	15ed4 <close@plt+0x5010>
   15db4:	mov	r1, #8
   15db8:	mov	r0, r5
   15dbc:	mvn	r3, #-2147483648	; 0x80000000
   15dc0:	str	r1, [sp]
   15dc4:	add	r1, sp, #36	; 0x24
   15dc8:	bl	16ba4 <close@plt+0x5ce0>
   15dcc:	mov	r5, r0
   15dd0:	str	r0, [r4]
   15dd4:	ldr	r0, [r4, #4]
   15dd8:	mov	r1, #0
   15ddc:	ldr	r2, [sp, #36]	; 0x24
   15de0:	sub	r2, r2, r0
   15de4:	add	r0, r5, r0, lsl #3
   15de8:	lsl	r2, r2, #3
   15dec:	bl	10e10 <memset@plt>
   15df0:	ldr	r3, [sp, #36]	; 0x24
   15df4:	str	r3, [r4, #4]
   15df8:	ldr	ip, [r4, #16]
   15dfc:	mov	r3, fp
   15e00:	mov	r2, sl
   15e04:	ldr	r7, [r4, #20]
   15e08:	ldr	r0, [pc, #240]	; 15f00 <close@plt+0x503c>
   15e0c:	ldr	r9, [r5]
   15e10:	orr	r7, r7, #1
   15e14:	ldr	r6, [r5, #4]
   15e18:	str	ip, [sp]
   15e1c:	ldr	ip, [r4, #56]	; 0x38
   15e20:	mov	r1, r9
   15e24:	str	r7, [sp, #4]
   15e28:	ldr	lr, [r4, #60]	; 0x3c
   15e2c:	str	r0, [sp, #8]
   15e30:	mov	r0, r6
   15e34:	str	ip, [sp, #12]
   15e38:	str	lr, [sp, #16]
   15e3c:	bl	127c8 <close@plt+0x1904>
   15e40:	cmp	r9, r0
   15e44:	bhi	15eac <close@plt+0x4fe8>
   15e48:	add	r9, r0, #1
   15e4c:	movw	r3, #37248	; 0x9180
   15e50:	movt	r3, #2
   15e54:	cmp	r6, r3
   15e58:	str	r9, [r5]
   15e5c:	beq	15e68 <close@plt+0x4fa4>
   15e60:	mov	r0, r6
   15e64:	bl	17400 <close@plt+0x653c>
   15e68:	mov	r0, r9
   15e6c:	bl	16900 <close@plt+0x5a3c>
   15e70:	ldr	ip, [r4, #16]
   15e74:	mov	r1, r9
   15e78:	mov	r3, fp
   15e7c:	mov	r2, sl
   15e80:	mov	r6, r0
   15e84:	ldr	r9, [r4, #56]	; 0x38
   15e88:	ldr	lr, [r4, #60]	; 0x3c
   15e8c:	str	r0, [r5, #4]
   15e90:	str	ip, [sp]
   15e94:	ldr	ip, [pc, #100]	; 15f00 <close@plt+0x503c>
   15e98:	str	r7, [sp, #4]
   15e9c:	str	ip, [sp, #8]
   15ea0:	str	r9, [sp, #12]
   15ea4:	str	lr, [sp, #16]
   15ea8:	bl	127c8 <close@plt+0x1904>
   15eac:	ldr	r3, [sp, #28]
   15eb0:	mov	r0, r6
   15eb4:	str	r3, [r8]
   15eb8:	add	sp, sp, #44	; 0x2c
   15ebc:	ldrd	r4, [sp]
   15ec0:	ldrd	r6, [sp, #8]
   15ec4:	ldrd	r8, [sp, #16]
   15ec8:	ldrd	sl, [sp, #24]
   15ecc:	add	sp, sp, #32
   15ed0:	pop	{pc}		; (ldr pc, [sp], #4)
   15ed4:	mov	r0, #8
   15ed8:	mvn	r3, #-2147483648	; 0x80000000
   15edc:	add	r1, sp, #36	; 0x24
   15ee0:	str	r0, [sp]
   15ee4:	mov	r0, #0
   15ee8:	bl	16ba4 <close@plt+0x5ce0>
   15eec:	ldrd	r2, [r4, #8]
   15ef0:	mov	r5, r0
   15ef4:	str	r0, [r4]
   15ef8:	strd	r2, [r0]
   15efc:	b	15dd4 <close@plt+0x4f10>
   15f00:	andeq	r9, r2, ip, lsl #2
   15f04:	ldr	r3, [pc, #4]	; 15f10 <close@plt+0x504c>
   15f08:	mvn	r2, #0
   15f0c:	b	141b4 <close@plt+0x32f0>
   15f10:	andeq	r9, r2, r4, lsl #2
   15f14:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15f18:	movw	r4, #37108	; 0x90f4
   15f1c:	movt	r4, #2
   15f20:	strd	r6, [sp, #8]
   15f24:	strd	r8, [sp, #16]
   15f28:	strd	sl, [sp, #24]
   15f2c:	mov	sl, r0
   15f30:	str	lr, [sp, #32]
   15f34:	sub	sp, sp, #44	; 0x2c
   15f38:	bl	10df8 <__errno_location@plt>
   15f3c:	ldr	r3, [r0]
   15f40:	mov	r8, r0
   15f44:	ldr	r2, [r4, #4]
   15f48:	ldr	r5, [r4]
   15f4c:	str	r3, [sp, #28]
   15f50:	cmp	r2, #0
   15f54:	bgt	15fb0 <close@plt+0x50ec>
   15f58:	add	r3, r4, #8
   15f5c:	str	r2, [sp, #36]	; 0x24
   15f60:	rsb	r2, r2, #1
   15f64:	cmp	r5, r3
   15f68:	beq	16078 <close@plt+0x51b4>
   15f6c:	mov	r1, #8
   15f70:	mov	r0, r5
   15f74:	mvn	r3, #-2147483648	; 0x80000000
   15f78:	str	r1, [sp]
   15f7c:	add	r1, sp, #36	; 0x24
   15f80:	bl	16ba4 <close@plt+0x5ce0>
   15f84:	mov	r5, r0
   15f88:	str	r0, [r4]
   15f8c:	ldr	r0, [r4, #4]
   15f90:	mov	r1, #0
   15f94:	ldr	r2, [sp, #36]	; 0x24
   15f98:	sub	r2, r2, r0
   15f9c:	add	r0, r5, r0, lsl #3
   15fa0:	lsl	r2, r2, #3
   15fa4:	bl	10e10 <memset@plt>
   15fa8:	ldr	r3, [sp, #36]	; 0x24
   15fac:	str	r3, [r4, #4]
   15fb0:	ldr	ip, [r4, #16]
   15fb4:	mvn	r3, #0
   15fb8:	mov	r2, sl
   15fbc:	ldr	r7, [r4, #20]
   15fc0:	ldr	fp, [pc, #220]	; 160a4 <close@plt+0x51e0>
   15fc4:	ldr	r9, [r5]
   15fc8:	orr	r7, r7, #1
   15fcc:	ldr	r6, [r5, #4]
   15fd0:	str	ip, [sp]
   15fd4:	ldr	ip, [r4, #56]	; 0x38
   15fd8:	mov	r1, r9
   15fdc:	stmib	sp, {r7, fp}
   15fe0:	ldr	lr, [r4, #60]	; 0x3c
   15fe4:	mov	r0, r6
   15fe8:	str	ip, [sp, #12]
   15fec:	str	lr, [sp, #16]
   15ff0:	bl	127c8 <close@plt+0x1904>
   15ff4:	cmp	r9, r0
   15ff8:	bhi	16050 <close@plt+0x518c>
   15ffc:	add	r9, r0, #1
   16000:	movw	r3, #37248	; 0x9180
   16004:	movt	r3, #2
   16008:	cmp	r6, r3
   1600c:	str	r9, [r5]
   16010:	beq	1601c <close@plt+0x5158>
   16014:	mov	r0, r6
   16018:	bl	17400 <close@plt+0x653c>
   1601c:	mov	r0, r9
   16020:	bl	16900 <close@plt+0x5a3c>
   16024:	ldr	r3, [r4, #16]
   16028:	mov	r2, sl
   1602c:	mov	r1, r9
   16030:	mov	r6, r0
   16034:	ldr	lr, [r4, #56]	; 0x38
   16038:	ldr	ip, [r4, #60]	; 0x3c
   1603c:	str	r0, [r5, #4]
   16040:	stm	sp, {r3, r7, fp, lr}
   16044:	mvn	r3, #0
   16048:	str	ip, [sp, #16]
   1604c:	bl	127c8 <close@plt+0x1904>
   16050:	ldr	r3, [sp, #28]
   16054:	mov	r0, r6
   16058:	str	r3, [r8]
   1605c:	add	sp, sp, #44	; 0x2c
   16060:	ldrd	r4, [sp]
   16064:	ldrd	r6, [sp, #8]
   16068:	ldrd	r8, [sp, #16]
   1606c:	ldrd	sl, [sp, #24]
   16070:	add	sp, sp, #32
   16074:	pop	{pc}		; (ldr pc, [sp], #4)
   16078:	mov	r0, #8
   1607c:	mvn	r3, #-2147483648	; 0x80000000
   16080:	add	r1, sp, #36	; 0x24
   16084:	str	r0, [sp]
   16088:	mov	r0, #0
   1608c:	bl	16ba4 <close@plt+0x5ce0>
   16090:	ldrd	r2, [r4, #8]
   16094:	mov	r5, r0
   16098:	str	r0, [r4]
   1609c:	strd	r2, [r0]
   160a0:	b	15f8c <close@plt+0x50c8>
   160a4:	andeq	r9, r2, ip, lsl #2
   160a8:	strd	r4, [sp, #-16]!
   160ac:	mov	r5, r1
   160b0:	mov	r1, #0
   160b4:	mov	r4, r2
   160b8:	str	r6, [sp, #8]
   160bc:	str	lr, [sp, #12]
   160c0:	bl	10e70 <setlocale@plt>
   160c4:	subs	r6, r0, #0
   160c8:	beq	16148 <close@plt+0x5284>
   160cc:	bl	10dec <strlen@plt>
   160d0:	cmp	r4, r0
   160d4:	bhi	160f4 <close@plt+0x5230>
   160d8:	cmp	r4, #0
   160dc:	moveq	r0, #34	; 0x22
   160e0:	bne	16118 <close@plt+0x5254>
   160e4:	ldrd	r4, [sp]
   160e8:	ldr	r6, [sp, #8]
   160ec:	add	sp, sp, #12
   160f0:	pop	{pc}		; (ldr pc, [sp], #4)
   160f4:	add	r2, r0, #1
   160f8:	mov	r1, r6
   160fc:	mov	r0, r5
   16100:	bl	10cd8 <memcpy@plt>
   16104:	ldrd	r4, [sp]
   16108:	mov	r0, #0
   1610c:	ldr	r6, [sp, #8]
   16110:	add	sp, sp, #12
   16114:	pop	{pc}		; (ldr pc, [sp], #4)
   16118:	sub	r4, r4, #1
   1611c:	mov	r1, r6
   16120:	mov	r2, r4
   16124:	mov	r0, r5
   16128:	bl	10cd8 <memcpy@plt>
   1612c:	mov	r3, #0
   16130:	mov	r0, #34	; 0x22
   16134:	strb	r3, [r5, r4]
   16138:	ldrd	r4, [sp]
   1613c:	ldr	r6, [sp, #8]
   16140:	add	sp, sp, #12
   16144:	pop	{pc}		; (ldr pc, [sp], #4)
   16148:	cmp	r4, #0
   1614c:	mov	r0, #22
   16150:	strbne	r6, [r5]
   16154:	ldrd	r4, [sp]
   16158:	ldr	r6, [sp, #8]
   1615c:	add	sp, sp, #12
   16160:	pop	{pc}		; (ldr pc, [sp], #4)
   16164:	mov	r1, #0
   16168:	b	10e70 <setlocale@plt>
   1616c:	mov	r2, #3
   16170:	mov	r1, #0
   16174:	b	17218 <close@plt+0x6354>
   16178:	cmp	r1, #0
   1617c:	strd	r4, [sp, #-16]!
   16180:	mov	ip, r3
   16184:	str	r6, [sp, #8]
   16188:	mov	r4, r0
   1618c:	str	lr, [sp, #12]
   16190:	sub	sp, sp, #32
   16194:	ldr	r5, [sp, #48]	; 0x30
   16198:	ldr	r6, [sp, #52]	; 0x34
   1619c:	beq	162e0 <close@plt+0x541c>
   161a0:	mov	r3, r1
   161a4:	mov	r1, #1
   161a8:	stm	sp, {r2, ip}
   161ac:	movw	r2, #33572	; 0x8324
   161b0:	movt	r2, #1
   161b4:	bl	10e34 <__fprintf_chk@plt>
   161b8:	mov	r2, #5
   161bc:	movw	r1, #33592	; 0x8338
   161c0:	movt	r1, #1
   161c4:	mov	r0, #0
   161c8:	bl	10d14 <dcgettext@plt>
   161cc:	movw	ip, #2022	; 0x7e6
   161d0:	mov	r3, r0
   161d4:	mov	r1, #1
   161d8:	movw	r2, #34320	; 0x8610
   161dc:	movt	r2, #1
   161e0:	mov	r0, r4
   161e4:	str	ip, [sp]
   161e8:	bl	10e34 <__fprintf_chk@plt>
   161ec:	mov	r1, r4
   161f0:	mov	r0, #10
   161f4:	bl	10d08 <fputc_unlocked@plt>
   161f8:	mov	r2, #5
   161fc:	movw	r1, #33596	; 0x833c
   16200:	movt	r1, #1
   16204:	mov	r0, #0
   16208:	bl	10d14 <dcgettext@plt>
   1620c:	mov	r2, r0
   16210:	mov	r1, #1
   16214:	movw	r3, #33768	; 0x83e8
   16218:	movt	r3, #1
   1621c:	mov	r0, r4
   16220:	bl	10e34 <__fprintf_chk@plt>
   16224:	mov	r1, r4
   16228:	mov	r0, #10
   1622c:	bl	10d08 <fputc_unlocked@plt>
   16230:	cmp	r6, #9
   16234:	ldrls	pc, [pc, r6, lsl #2]
   16238:	b	1654c <close@plt+0x5688>
   1623c:	andeq	r6, r1, ip, asr #5
   16240:	strdeq	r6, [r1], -ip
   16244:	andeq	r6, r1, r8, lsr r3
   16248:	andeq	r6, r1, r8, ror r3
   1624c:	andeq	r6, r1, r0, asr #7
   16250:	strdeq	r6, [r1], -r8
   16254:	andeq	r6, r1, r0, asr #8
   16258:	muleq	r1, r4, r4
   1625c:	andeq	r6, r1, ip, ror #9
   16260:	andeq	r6, r1, r4, ror #4
   16264:	movw	r1, #34072	; 0x8518
   16268:	movt	r1, #1
   1626c:	mov	r2, #5
   16270:	mov	r0, #0
   16274:	bl	10d14 <dcgettext@plt>
   16278:	ldr	lr, [r5, #4]
   1627c:	mov	r2, r0
   16280:	mov	r1, #1
   16284:	mov	r0, r4
   16288:	ldr	r3, [r5, #8]
   1628c:	ldr	ip, [r5, #32]
   16290:	str	lr, [sp]
   16294:	ldr	lr, [r5, #12]
   16298:	str	ip, [sp, #28]
   1629c:	ldr	ip, [r5, #28]
   162a0:	str	r3, [sp, #4]
   162a4:	ldr	r3, [r5, #16]
   162a8:	str	lr, [sp, #8]
   162ac:	ldr	lr, [r5, #20]
   162b0:	str	ip, [sp, #24]
   162b4:	ldr	ip, [r5, #24]
   162b8:	str	r3, [sp, #12]
   162bc:	ldr	r3, [r5]
   162c0:	str	lr, [sp, #16]
   162c4:	str	ip, [sp, #20]
   162c8:	bl	10e34 <__fprintf_chk@plt>
   162cc:	add	sp, sp, #32
   162d0:	ldrd	r4, [sp]
   162d4:	ldr	r6, [sp, #8]
   162d8:	add	sp, sp, #12
   162dc:	pop	{pc}		; (ldr pc, [sp], #4)
   162e0:	mov	r3, r2
   162e4:	mov	r1, #1
   162e8:	str	ip, [sp]
   162ec:	movw	r2, #33584	; 0x8330
   162f0:	movt	r2, #1
   162f4:	bl	10e34 <__fprintf_chk@plt>
   162f8:	b	161b8 <close@plt+0x52f4>
   162fc:	mov	r2, #5
   16300:	movw	r1, #33804	; 0x840c
   16304:	movt	r1, #1
   16308:	mov	r0, #0
   1630c:	bl	10d14 <dcgettext@plt>
   16310:	ldr	r3, [r5]
   16314:	mov	r2, r0
   16318:	mov	r1, #1
   1631c:	mov	r0, r4
   16320:	add	sp, sp, #32
   16324:	ldrd	r4, [sp]
   16328:	ldr	r6, [sp, #8]
   1632c:	ldr	lr, [sp, #12]
   16330:	add	sp, sp, #16
   16334:	b	10e34 <__fprintf_chk@plt>
   16338:	mov	r2, #5
   1633c:	movw	r1, #33820	; 0x841c
   16340:	movt	r1, #1
   16344:	mov	r0, #0
   16348:	bl	10d14 <dcgettext@plt>
   1634c:	ldm	r5, {r3, ip}
   16350:	mov	r2, r0
   16354:	mov	r1, #1
   16358:	mov	r0, r4
   1635c:	str	ip, [sp, #48]	; 0x30
   16360:	add	sp, sp, #32
   16364:	ldrd	r4, [sp]
   16368:	ldr	r6, [sp, #8]
   1636c:	ldr	lr, [sp, #12]
   16370:	add	sp, sp, #16
   16374:	b	10e34 <__fprintf_chk@plt>
   16378:	mov	r2, #5
   1637c:	movw	r1, #33844	; 0x8434
   16380:	movt	r1, #1
   16384:	mov	r0, #0
   16388:	bl	10d14 <dcgettext@plt>
   1638c:	ldm	r5, {r3, lr}
   16390:	mov	r2, r0
   16394:	mov	r1, #1
   16398:	mov	r0, r4
   1639c:	ldr	ip, [r5, #8]
   163a0:	str	lr, [sp, #48]	; 0x30
   163a4:	str	ip, [sp, #52]	; 0x34
   163a8:	add	sp, sp, #32
   163ac:	ldrd	r4, [sp]
   163b0:	ldr	r6, [sp, #8]
   163b4:	ldr	lr, [sp, #12]
   163b8:	add	sp, sp, #16
   163bc:	b	10e34 <__fprintf_chk@plt>
   163c0:	mov	r2, #5
   163c4:	movw	r1, #33872	; 0x8450
   163c8:	movt	r1, #1
   163cc:	mov	r0, #0
   163d0:	bl	10d14 <dcgettext@plt>
   163d4:	ldmib	r5, {r3, ip, lr}
   163d8:	mov	r2, r0
   163dc:	mov	r1, #1
   163e0:	mov	r0, r4
   163e4:	str	r3, [sp]
   163e8:	ldr	r3, [r5]
   163ec:	stmib	sp, {ip, lr}
   163f0:	bl	10e34 <__fprintf_chk@plt>
   163f4:	b	162cc <close@plt+0x5408>
   163f8:	mov	r2, #5
   163fc:	movw	r1, #33904	; 0x8470
   16400:	movt	r1, #1
   16404:	mov	r0, #0
   16408:	bl	10d14 <dcgettext@plt>
   1640c:	ldmib	r5, {ip, lr}
   16410:	mov	r2, r0
   16414:	mov	r1, #1
   16418:	mov	r0, r4
   1641c:	ldr	r3, [r5, #16]
   16420:	str	ip, [sp]
   16424:	ldr	ip, [r5, #12]
   16428:	str	r3, [sp, #12]
   1642c:	ldr	r3, [r5]
   16430:	str	lr, [sp, #4]
   16434:	str	ip, [sp, #8]
   16438:	bl	10e34 <__fprintf_chk@plt>
   1643c:	b	162cc <close@plt+0x5408>
   16440:	mov	r2, #5
   16444:	movw	r1, #33940	; 0x8494
   16448:	movt	r1, #1
   1644c:	mov	r0, #0
   16450:	bl	10d14 <dcgettext@plt>
   16454:	ldr	lr, [r5, #4]
   16458:	mov	r2, r0
   1645c:	mov	r1, #1
   16460:	mov	r0, r4
   16464:	ldr	r3, [r5, #8]
   16468:	ldr	ip, [r5, #20]
   1646c:	str	lr, [sp]
   16470:	ldr	lr, [r5, #12]
   16474:	str	ip, [sp, #16]
   16478:	ldr	ip, [r5, #16]
   1647c:	str	r3, [sp, #4]
   16480:	ldr	r3, [r5]
   16484:	str	lr, [sp, #8]
   16488:	str	ip, [sp, #12]
   1648c:	bl	10e34 <__fprintf_chk@plt>
   16490:	b	162cc <close@plt+0x5408>
   16494:	mov	r2, #5
   16498:	movw	r1, #33980	; 0x84bc
   1649c:	movt	r1, #1
   164a0:	mov	r0, #0
   164a4:	bl	10d14 <dcgettext@plt>
   164a8:	ldmib	r5, {r3, ip}
   164ac:	mov	r2, r0
   164b0:	mov	r1, #1
   164b4:	mov	r0, r4
   164b8:	ldr	lr, [r5, #24]
   164bc:	str	r3, [sp]
   164c0:	ldr	r3, [r5, #12]
   164c4:	str	lr, [sp, #20]
   164c8:	ldr	lr, [r5, #20]
   164cc:	str	ip, [sp, #4]
   164d0:	ldr	ip, [r5, #16]
   164d4:	str	r3, [sp, #8]
   164d8:	ldr	r3, [r5]
   164dc:	str	ip, [sp, #12]
   164e0:	str	lr, [sp, #16]
   164e4:	bl	10e34 <__fprintf_chk@plt>
   164e8:	b	162cc <close@plt+0x5408>
   164ec:	mov	r2, #5
   164f0:	movw	r1, #34024	; 0x84e8
   164f4:	movt	r1, #1
   164f8:	mov	r0, #0
   164fc:	bl	10d14 <dcgettext@plt>
   16500:	ldmib	r5, {ip, lr}
   16504:	mov	r2, r0
   16508:	mov	r1, #1
   1650c:	mov	r0, r4
   16510:	ldr	r3, [r5, #28]
   16514:	str	ip, [sp]
   16518:	ldr	ip, [r5, #12]
   1651c:	str	r3, [sp, #24]
   16520:	ldr	r3, [r5, #24]
   16524:	str	lr, [sp, #4]
   16528:	ldr	lr, [r5, #16]
   1652c:	str	ip, [sp, #8]
   16530:	ldr	ip, [r5, #20]
   16534:	str	r3, [sp, #20]
   16538:	ldr	r3, [r5]
   1653c:	str	lr, [sp, #12]
   16540:	str	ip, [sp, #16]
   16544:	bl	10e34 <__fprintf_chk@plt>
   16548:	b	162cc <close@plt+0x5408>
   1654c:	movw	r1, #34124	; 0x854c
   16550:	movt	r1, #1
   16554:	b	1626c <close@plt+0x53a8>
   16558:	strd	r4, [sp, #-12]!
   1655c:	str	lr, [sp, #8]
   16560:	sub	sp, sp, #12
   16564:	ldr	r5, [sp, #24]
   16568:	ldr	ip, [r5]
   1656c:	cmp	ip, #0
   16570:	beq	1658c <close@plt+0x56c8>
   16574:	mov	lr, r5
   16578:	mov	ip, #0
   1657c:	ldr	r4, [lr, #4]!
   16580:	add	ip, ip, #1
   16584:	cmp	r4, #0
   16588:	bne	1657c <close@plt+0x56b8>
   1658c:	stm	sp, {r5, ip}
   16590:	bl	16178 <close@plt+0x52b4>
   16594:	add	sp, sp, #12
   16598:	ldrd	r4, [sp]
   1659c:	add	sp, sp, #8
   165a0:	pop	{pc}		; (ldr pc, [sp], #4)
   165a4:	push	{lr}		; (str lr, [sp, #-4]!)
   165a8:	sub	sp, sp, #52	; 0x34
   165ac:	ldr	ip, [sp, #56]	; 0x38
   165b0:	ldr	lr, [ip]
   165b4:	cmp	lr, #0
   165b8:	str	lr, [sp, #8]
   165bc:	beq	16654 <close@plt+0x5790>
   165c0:	ldr	lr, [ip, #4]
   165c4:	cmp	lr, #0
   165c8:	str	lr, [sp, #12]
   165cc:	beq	16668 <close@plt+0x57a4>
   165d0:	ldr	lr, [ip, #8]
   165d4:	cmp	lr, #0
   165d8:	str	lr, [sp, #16]
   165dc:	beq	16670 <close@plt+0x57ac>
   165e0:	ldr	lr, [ip, #12]
   165e4:	cmp	lr, #0
   165e8:	str	lr, [sp, #20]
   165ec:	beq	16678 <close@plt+0x57b4>
   165f0:	ldr	lr, [ip, #16]
   165f4:	cmp	lr, #0
   165f8:	str	lr, [sp, #24]
   165fc:	beq	16680 <close@plt+0x57bc>
   16600:	ldr	lr, [ip, #20]
   16604:	cmp	lr, #0
   16608:	str	lr, [sp, #28]
   1660c:	beq	16688 <close@plt+0x57c4>
   16610:	ldr	lr, [ip, #24]
   16614:	cmp	lr, #0
   16618:	str	lr, [sp, #32]
   1661c:	beq	16690 <close@plt+0x57cc>
   16620:	ldr	lr, [ip, #28]
   16624:	cmp	lr, #0
   16628:	str	lr, [sp, #36]	; 0x24
   1662c:	beq	16698 <close@plt+0x57d4>
   16630:	ldr	lr, [ip, #32]
   16634:	cmp	lr, #0
   16638:	str	lr, [sp, #40]	; 0x28
   1663c:	beq	166a0 <close@plt+0x57dc>
   16640:	ldr	ip, [ip, #36]	; 0x24
   16644:	cmp	ip, #0
   16648:	str	ip, [sp, #44]	; 0x2c
   1664c:	movne	lr, #10
   16650:	moveq	lr, #9
   16654:	add	ip, sp, #8
   16658:	stm	sp, {ip, lr}
   1665c:	bl	16178 <close@plt+0x52b4>
   16660:	add	sp, sp, #52	; 0x34
   16664:	pop	{pc}		; (ldr pc, [sp], #4)
   16668:	mov	lr, #1
   1666c:	b	16654 <close@plt+0x5790>
   16670:	mov	lr, #2
   16674:	b	16654 <close@plt+0x5790>
   16678:	mov	lr, #3
   1667c:	b	16654 <close@plt+0x5790>
   16680:	mov	lr, #4
   16684:	b	16654 <close@plt+0x5790>
   16688:	mov	lr, #5
   1668c:	b	16654 <close@plt+0x5790>
   16690:	mov	lr, #6
   16694:	b	16654 <close@plt+0x5790>
   16698:	mov	lr, #7
   1669c:	b	16654 <close@plt+0x5790>
   166a0:	mov	lr, #8
   166a4:	b	16654 <close@plt+0x5790>
   166a8:	push	{r3}		; (str r3, [sp, #-4]!)
   166ac:	push	{lr}		; (str lr, [sp, #-4]!)
   166b0:	sub	sp, sp, #56	; 0x38
   166b4:	ldr	ip, [sp, #64]	; 0x40
   166b8:	add	r3, sp, #64	; 0x40
   166bc:	str	r3, [sp, #12]
   166c0:	cmp	ip, #0
   166c4:	str	ip, [sp, #16]
   166c8:	beq	16760 <close@plt+0x589c>
   166cc:	ldr	ip, [sp, #68]	; 0x44
   166d0:	cmp	ip, #0
   166d4:	str	ip, [sp, #20]
   166d8:	beq	16784 <close@plt+0x58c0>
   166dc:	ldr	ip, [sp, #72]	; 0x48
   166e0:	cmp	ip, #0
   166e4:	str	ip, [sp, #24]
   166e8:	beq	1678c <close@plt+0x58c8>
   166ec:	ldr	ip, [sp, #76]	; 0x4c
   166f0:	cmp	ip, #0
   166f4:	str	ip, [sp, #28]
   166f8:	beq	16794 <close@plt+0x58d0>
   166fc:	ldr	ip, [sp, #80]	; 0x50
   16700:	cmp	ip, #0
   16704:	str	ip, [sp, #32]
   16708:	beq	1679c <close@plt+0x58d8>
   1670c:	ldr	ip, [sp, #84]	; 0x54
   16710:	cmp	ip, #0
   16714:	str	ip, [sp, #36]	; 0x24
   16718:	beq	167a4 <close@plt+0x58e0>
   1671c:	ldr	ip, [sp, #88]	; 0x58
   16720:	cmp	ip, #0
   16724:	str	ip, [sp, #40]	; 0x28
   16728:	beq	167ac <close@plt+0x58e8>
   1672c:	ldr	ip, [sp, #92]	; 0x5c
   16730:	cmp	ip, #0
   16734:	str	ip, [sp, #44]	; 0x2c
   16738:	beq	167b4 <close@plt+0x58f0>
   1673c:	ldr	ip, [sp, #96]	; 0x60
   16740:	cmp	ip, #0
   16744:	str	ip, [sp, #48]	; 0x30
   16748:	beq	167bc <close@plt+0x58f8>
   1674c:	ldr	r3, [sp, #100]	; 0x64
   16750:	cmp	r3, #0
   16754:	str	r3, [sp, #52]	; 0x34
   16758:	movne	ip, #10
   1675c:	moveq	ip, #9
   16760:	ldr	r3, [sp, #60]	; 0x3c
   16764:	add	lr, sp, #16
   16768:	str	lr, [sp]
   1676c:	str	ip, [sp, #4]
   16770:	bl	16178 <close@plt+0x52b4>
   16774:	add	sp, sp, #56	; 0x38
   16778:	pop	{lr}		; (ldr lr, [sp], #4)
   1677c:	add	sp, sp, #4
   16780:	bx	lr
   16784:	mov	ip, #1
   16788:	b	16760 <close@plt+0x589c>
   1678c:	mov	ip, #2
   16790:	b	16760 <close@plt+0x589c>
   16794:	mov	ip, #3
   16798:	b	16760 <close@plt+0x589c>
   1679c:	mov	ip, #4
   167a0:	b	16760 <close@plt+0x589c>
   167a4:	mov	ip, #5
   167a8:	b	16760 <close@plt+0x589c>
   167ac:	mov	ip, #6
   167b0:	b	16760 <close@plt+0x589c>
   167b4:	mov	ip, #7
   167b8:	b	16760 <close@plt+0x589c>
   167bc:	mov	ip, #8
   167c0:	b	16760 <close@plt+0x589c>
   167c4:	movw	r3, #37204	; 0x9154
   167c8:	movt	r3, #2
   167cc:	str	r4, [sp, #-8]!
   167d0:	mov	r0, #10
   167d4:	ldr	r1, [r3]
   167d8:	str	lr, [sp, #4]
   167dc:	bl	10d08 <fputc_unlocked@plt>
   167e0:	mov	r2, #5
   167e4:	movw	r1, #34184	; 0x8588
   167e8:	movt	r1, #1
   167ec:	mov	r0, #0
   167f0:	bl	10d14 <dcgettext@plt>
   167f4:	mov	r1, r0
   167f8:	movw	r2, #34204	; 0x859c
   167fc:	movt	r2, #1
   16800:	mov	r0, #1
   16804:	bl	10e1c <__printf_chk@plt>
   16808:	mov	r2, #5
   1680c:	movw	r1, #34228	; 0x85b4
   16810:	movt	r1, #1
   16814:	mov	r0, #0
   16818:	bl	10d14 <dcgettext@plt>
   1681c:	mov	r1, r0
   16820:	movw	r3, #32600	; 0x7f58
   16824:	movt	r3, #1
   16828:	movw	r2, #32640	; 0x7f80
   1682c:	movt	r2, #1
   16830:	mov	r0, #1
   16834:	bl	10e1c <__printf_chk@plt>
   16838:	mov	r2, #5
   1683c:	movw	r1, #34248	; 0x85c8
   16840:	movt	r1, #1
   16844:	mov	r0, #0
   16848:	bl	10d14 <dcgettext@plt>
   1684c:	mov	r1, r0
   16850:	movw	r2, #34288	; 0x85f0
   16854:	movt	r2, #1
   16858:	mov	r0, #1
   1685c:	ldr	r4, [sp]
   16860:	ldr	lr, [sp, #4]
   16864:	add	sp, sp, #8
   16868:	b	10e1c <__printf_chk@plt>
   1686c:	strd	r4, [sp, #-16]!
   16870:	mov	r4, r0
   16874:	mov	r5, r2
   16878:	str	r6, [sp, #8]
   1687c:	mov	r6, r1
   16880:	str	lr, [sp, #12]
   16884:	bl	17718 <close@plt+0x6854>
   16888:	cmp	r0, #0
   1688c:	beq	168a0 <close@plt+0x59dc>
   16890:	ldrd	r4, [sp]
   16894:	ldr	r6, [sp, #8]
   16898:	add	sp, sp, #12
   1689c:	pop	{pc}		; (ldr pc, [sp], #4)
   168a0:	cmp	r4, #0
   168a4:	beq	168b4 <close@plt+0x59f0>
   168a8:	cmp	r6, #0
   168ac:	cmpne	r5, #0
   168b0:	beq	16890 <close@plt+0x59cc>
   168b4:	bl	16e70 <close@plt+0x5fac>
   168b8:	str	r4, [sp, #-8]!
   168bc:	str	lr, [sp, #4]
   168c0:	bl	170fc <close@plt+0x6238>
   168c4:	cmp	r0, #0
   168c8:	beq	168d8 <close@plt+0x5a14>
   168cc:	ldr	r4, [sp]
   168d0:	add	sp, sp, #4
   168d4:	pop	{pc}		; (ldr pc, [sp], #4)
   168d8:	bl	16e70 <close@plt+0x5fac>
   168dc:	str	r4, [sp, #-8]!
   168e0:	str	lr, [sp, #4]
   168e4:	bl	170fc <close@plt+0x6238>
   168e8:	cmp	r0, #0
   168ec:	beq	168fc <close@plt+0x5a38>
   168f0:	ldr	r4, [sp]
   168f4:	add	sp, sp, #4
   168f8:	pop	{pc}		; (ldr pc, [sp], #4)
   168fc:	bl	16e70 <close@plt+0x5fac>
   16900:	str	r4, [sp, #-8]!
   16904:	str	lr, [sp, #4]
   16908:	bl	170fc <close@plt+0x6238>
   1690c:	cmp	r0, #0
   16910:	beq	16920 <close@plt+0x5a5c>
   16914:	ldr	r4, [sp]
   16918:	add	sp, sp, #4
   1691c:	pop	{pc}		; (ldr pc, [sp], #4)
   16920:	bl	16e70 <close@plt+0x5fac>
   16924:	strd	r4, [sp, #-16]!
   16928:	mov	r5, r0
   1692c:	mov	r4, r1
   16930:	str	r6, [sp, #8]
   16934:	str	lr, [sp, #12]
   16938:	bl	17138 <close@plt+0x6274>
   1693c:	cmp	r0, #0
   16940:	beq	16954 <close@plt+0x5a90>
   16944:	ldrd	r4, [sp]
   16948:	ldr	r6, [sp, #8]
   1694c:	add	sp, sp, #12
   16950:	pop	{pc}		; (ldr pc, [sp], #4)
   16954:	adds	r4, r4, #0
   16958:	movne	r4, #1
   1695c:	cmp	r5, #0
   16960:	moveq	r4, #1
   16964:	cmp	r4, #0
   16968:	beq	16944 <close@plt+0x5a80>
   1696c:	bl	16e70 <close@plt+0x5fac>
   16970:	cmp	r1, #0
   16974:	orreq	r1, r1, #1
   16978:	str	r4, [sp, #-8]!
   1697c:	str	lr, [sp, #4]
   16980:	bl	17138 <close@plt+0x6274>
   16984:	cmp	r0, #0
   16988:	beq	16998 <close@plt+0x5ad4>
   1698c:	ldr	r4, [sp]
   16990:	add	sp, sp, #4
   16994:	pop	{pc}		; (ldr pc, [sp], #4)
   16998:	bl	16e70 <close@plt+0x5fac>
   1699c:	strd	r4, [sp, #-16]!
   169a0:	mov	r4, r0
   169a4:	mov	r5, r2
   169a8:	str	r6, [sp, #8]
   169ac:	mov	r6, r1
   169b0:	str	lr, [sp, #12]
   169b4:	bl	17718 <close@plt+0x6854>
   169b8:	cmp	r0, #0
   169bc:	beq	169d0 <close@plt+0x5b0c>
   169c0:	ldrd	r4, [sp]
   169c4:	ldr	r6, [sp, #8]
   169c8:	add	sp, sp, #12
   169cc:	pop	{pc}		; (ldr pc, [sp], #4)
   169d0:	cmp	r4, #0
   169d4:	beq	169e4 <close@plt+0x5b20>
   169d8:	cmp	r6, #0
   169dc:	cmpne	r5, #0
   169e0:	beq	169c0 <close@plt+0x5afc>
   169e4:	bl	16e70 <close@plt+0x5fac>
   169e8:	cmp	r2, #0
   169ec:	cmpne	r1, #0
   169f0:	str	r4, [sp, #-8]!
   169f4:	moveq	r2, #1
   169f8:	str	lr, [sp, #4]
   169fc:	moveq	r1, r2
   16a00:	bl	17718 <close@plt+0x6854>
   16a04:	cmp	r0, #0
   16a08:	beq	16a18 <close@plt+0x5b54>
   16a0c:	ldr	r4, [sp]
   16a10:	add	sp, sp, #4
   16a14:	pop	{pc}		; (ldr pc, [sp], #4)
   16a18:	bl	16e70 <close@plt+0x5fac>
   16a1c:	mov	r2, r1
   16a20:	mov	r1, r0
   16a24:	str	r4, [sp, #-8]!
   16a28:	mov	r0, #0
   16a2c:	str	lr, [sp, #4]
   16a30:	bl	17718 <close@plt+0x6854>
   16a34:	cmp	r0, #0
   16a38:	beq	16a48 <close@plt+0x5b84>
   16a3c:	ldr	r4, [sp]
   16a40:	add	sp, sp, #4
   16a44:	pop	{pc}		; (ldr pc, [sp], #4)
   16a48:	bl	16e70 <close@plt+0x5fac>
   16a4c:	cmp	r1, #0
   16a50:	cmpne	r0, #0
   16a54:	str	r4, [sp, #-8]!
   16a58:	moveq	r2, #1
   16a5c:	movne	r2, r1
   16a60:	str	lr, [sp, #4]
   16a64:	movne	r1, r0
   16a68:	moveq	r1, r2
   16a6c:	mov	r0, #0
   16a70:	bl	17718 <close@plt+0x6854>
   16a74:	cmp	r0, #0
   16a78:	beq	16a88 <close@plt+0x5bc4>
   16a7c:	ldr	r4, [sp]
   16a80:	add	sp, sp, #4
   16a84:	pop	{pc}		; (ldr pc, [sp], #4)
   16a88:	bl	16e70 <close@plt+0x5fac>
   16a8c:	cmp	r0, #0
   16a90:	strd	r4, [sp, #-16]!
   16a94:	mov	r5, r1
   16a98:	ldr	r4, [r1]
   16a9c:	str	r6, [sp, #8]
   16aa0:	str	lr, [sp, #12]
   16aa4:	beq	16aec <close@plt+0x5c28>
   16aa8:	lsr	r3, r4, #1
   16aac:	add	r3, r3, #1
   16ab0:	adds	r4, r4, r3
   16ab4:	bcs	16ae8 <close@plt+0x5c24>
   16ab8:	mov	r2, #1
   16abc:	mov	r1, r4
   16ac0:	bl	17718 <close@plt+0x6854>
   16ac4:	cmp	r0, #0
   16ac8:	beq	16ae0 <close@plt+0x5c1c>
   16acc:	ldr	r6, [sp, #8]
   16ad0:	str	r4, [r5]
   16ad4:	ldrd	r4, [sp]
   16ad8:	add	sp, sp, #12
   16adc:	pop	{pc}		; (ldr pc, [sp], #4)
   16ae0:	cmp	r4, #0
   16ae4:	beq	16acc <close@plt+0x5c08>
   16ae8:	bl	16e70 <close@plt+0x5fac>
   16aec:	cmp	r4, #0
   16af0:	mov	r2, #1
   16af4:	moveq	r4, #64	; 0x40
   16af8:	mov	r1, r4
   16afc:	bl	17718 <close@plt+0x6854>
   16b00:	cmp	r0, #0
   16b04:	bne	16acc <close@plt+0x5c08>
   16b08:	b	16ae8 <close@plt+0x5c24>
   16b0c:	cmp	r0, #0
   16b10:	strd	r4, [sp, #-16]!
   16b14:	mov	r5, r1
   16b18:	ldr	r4, [r1]
   16b1c:	str	r6, [sp, #8]
   16b20:	mov	r6, r2
   16b24:	str	lr, [sp, #12]
   16b28:	beq	16b70 <close@plt+0x5cac>
   16b2c:	lsr	r3, r4, #1
   16b30:	add	r3, r3, #1
   16b34:	adds	r4, r4, r3
   16b38:	bcs	16b6c <close@plt+0x5ca8>
   16b3c:	mov	r1, r4
   16b40:	bl	17718 <close@plt+0x6854>
   16b44:	cmp	r0, #0
   16b48:	beq	16b60 <close@plt+0x5c9c>
   16b4c:	ldr	r6, [sp, #8]
   16b50:	str	r4, [r5]
   16b54:	ldrd	r4, [sp]
   16b58:	add	sp, sp, #12
   16b5c:	pop	{pc}		; (ldr pc, [sp], #4)
   16b60:	cmp	r4, #0
   16b64:	cmpne	r6, #0
   16b68:	beq	16b4c <close@plt+0x5c88>
   16b6c:	bl	16e70 <close@plt+0x5fac>
   16b70:	cmp	r4, #0
   16b74:	bne	16b88 <close@plt+0x5cc4>
   16b78:	mov	r4, #64	; 0x40
   16b7c:	udiv	r4, r4, r2
   16b80:	cmp	r2, #64	; 0x40
   16b84:	addhi	r4, r4, #1
   16b88:	mov	r2, r6
   16b8c:	mov	r1, r4
   16b90:	mov	r0, #0
   16b94:	bl	17718 <close@plt+0x6854>
   16b98:	cmp	r0, #0
   16b9c:	bne	16b4c <close@plt+0x5c88>
   16ba0:	b	16b6c <close@plt+0x5ca8>
   16ba4:	ldr	ip, [r1]
   16ba8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   16bac:	strd	r6, [sp, #8]
   16bb0:	mov	r7, r1
   16bb4:	mov	r6, r0
   16bb8:	str	r8, [sp, #16]
   16bbc:	mvn	r8, r3
   16bc0:	lsr	r8, r8, #31
   16bc4:	str	lr, [sp, #20]
   16bc8:	asr	r1, ip, #1
   16bcc:	ldr	lr, [sp, #24]
   16bd0:	adds	r4, ip, r1
   16bd4:	mvnvs	r4, #-2147483648	; 0x80000000
   16bd8:	cmp	r3, r4
   16bdc:	movge	r1, #0
   16be0:	andlt	r1, r8, #1
   16be4:	cmp	r1, #0
   16be8:	movne	r4, r3
   16bec:	smull	r0, r1, r4, lr
   16bf0:	cmp	r1, r0, asr #31
   16bf4:	bne	16ca4 <close@plt+0x5de0>
   16bf8:	cmp	r0, #63	; 0x3f
   16bfc:	mov	r5, r0
   16c00:	ble	16c70 <close@plt+0x5dac>
   16c04:	cmp	r6, #0
   16c08:	sub	r1, r4, ip
   16c0c:	streq	r6, [r7]
   16c10:	cmp	r1, r2
   16c14:	bge	16c44 <close@plt+0x5d80>
   16c18:	adds	r4, ip, r2
   16c1c:	bvs	16ca0 <close@plt+0x5ddc>
   16c20:	cmp	r4, r3
   16c24:	movle	r3, #0
   16c28:	andgt	r3, r8, #1
   16c2c:	cmp	r3, #0
   16c30:	bne	16ca0 <close@plt+0x5ddc>
   16c34:	smull	r0, r1, r4, lr
   16c38:	cmp	r1, r0, asr #31
   16c3c:	mov	r5, r0
   16c40:	bne	16ca0 <close@plt+0x5ddc>
   16c44:	mov	r1, r5
   16c48:	mov	r0, r6
   16c4c:	bl	17138 <close@plt+0x6274>
   16c50:	cmp	r0, #0
   16c54:	beq	16c84 <close@plt+0x5dc0>
   16c58:	ldr	r8, [sp, #16]
   16c5c:	str	r4, [r7]
   16c60:	ldrd	r4, [sp]
   16c64:	ldrd	r6, [sp, #8]
   16c68:	add	sp, sp, #20
   16c6c:	pop	{pc}		; (ldr pc, [sp], #4)
   16c70:	mov	r0, #64	; 0x40
   16c74:	sdiv	r4, r0, lr
   16c78:	mls	r5, lr, r4, r0
   16c7c:	sub	r5, r0, r5
   16c80:	b	16c04 <close@plt+0x5d40>
   16c84:	adds	r5, r5, #0
   16c88:	movne	r5, #1
   16c8c:	cmp	r6, #0
   16c90:	movne	r6, r5
   16c94:	moveq	r6, #1
   16c98:	cmp	r6, #0
   16c9c:	beq	16c58 <close@plt+0x5d94>
   16ca0:	bl	16e70 <close@plt+0x5fac>
   16ca4:	mvn	r0, #-2147483648	; 0x80000000
   16ca8:	b	16c74 <close@plt+0x5db0>
   16cac:	mov	r1, #1
   16cb0:	str	r4, [sp, #-8]!
   16cb4:	str	lr, [sp, #4]
   16cb8:	bl	17088 <close@plt+0x61c4>
   16cbc:	cmp	r0, #0
   16cc0:	beq	16cd0 <close@plt+0x5e0c>
   16cc4:	ldr	r4, [sp]
   16cc8:	add	sp, sp, #4
   16ccc:	pop	{pc}		; (ldr pc, [sp], #4)
   16cd0:	bl	16e70 <close@plt+0x5fac>
   16cd4:	mov	r1, #1
   16cd8:	str	r4, [sp, #-8]!
   16cdc:	str	lr, [sp, #4]
   16ce0:	bl	17088 <close@plt+0x61c4>
   16ce4:	cmp	r0, #0
   16ce8:	beq	16cf8 <close@plt+0x5e34>
   16cec:	ldr	r4, [sp]
   16cf0:	add	sp, sp, #4
   16cf4:	pop	{pc}		; (ldr pc, [sp], #4)
   16cf8:	bl	16e70 <close@plt+0x5fac>
   16cfc:	str	r4, [sp, #-8]!
   16d00:	str	lr, [sp, #4]
   16d04:	bl	17088 <close@plt+0x61c4>
   16d08:	cmp	r0, #0
   16d0c:	beq	16d1c <close@plt+0x5e58>
   16d10:	ldr	r4, [sp]
   16d14:	add	sp, sp, #4
   16d18:	pop	{pc}		; (ldr pc, [sp], #4)
   16d1c:	bl	16e70 <close@plt+0x5fac>
   16d20:	str	r4, [sp, #-8]!
   16d24:	str	lr, [sp, #4]
   16d28:	bl	17088 <close@plt+0x61c4>
   16d2c:	cmp	r0, #0
   16d30:	beq	16d40 <close@plt+0x5e7c>
   16d34:	ldr	r4, [sp]
   16d38:	add	sp, sp, #4
   16d3c:	pop	{pc}		; (ldr pc, [sp], #4)
   16d40:	bl	16e70 <close@plt+0x5fac>
   16d44:	strd	r4, [sp, #-16]!
   16d48:	mov	r4, r1
   16d4c:	str	r6, [sp, #8]
   16d50:	mov	r6, r0
   16d54:	mov	r0, r1
   16d58:	str	lr, [sp, #12]
   16d5c:	bl	170fc <close@plt+0x6238>
   16d60:	subs	r5, r0, #0
   16d64:	beq	16d88 <close@plt+0x5ec4>
   16d68:	mov	r2, r4
   16d6c:	mov	r1, r6
   16d70:	bl	10cd8 <memcpy@plt>
   16d74:	mov	r0, r5
   16d78:	ldrd	r4, [sp]
   16d7c:	ldr	r6, [sp, #8]
   16d80:	add	sp, sp, #12
   16d84:	pop	{pc}		; (ldr pc, [sp], #4)
   16d88:	bl	16e70 <close@plt+0x5fac>
   16d8c:	strd	r4, [sp, #-16]!
   16d90:	mov	r4, r1
   16d94:	str	r6, [sp, #8]
   16d98:	mov	r6, r0
   16d9c:	mov	r0, r1
   16da0:	str	lr, [sp, #12]
   16da4:	bl	170fc <close@plt+0x6238>
   16da8:	subs	r5, r0, #0
   16dac:	beq	16dd0 <close@plt+0x5f0c>
   16db0:	mov	r2, r4
   16db4:	mov	r1, r6
   16db8:	bl	10cd8 <memcpy@plt>
   16dbc:	mov	r0, r5
   16dc0:	ldrd	r4, [sp]
   16dc4:	ldr	r6, [sp, #8]
   16dc8:	add	sp, sp, #12
   16dcc:	pop	{pc}		; (ldr pc, [sp], #4)
   16dd0:	bl	16e70 <close@plt+0x5fac>
   16dd4:	strd	r4, [sp, #-16]!
   16dd8:	mov	r4, r1
   16ddc:	str	r6, [sp, #8]
   16de0:	mov	r6, r0
   16de4:	add	r0, r1, #1
   16de8:	str	lr, [sp, #12]
   16dec:	bl	170fc <close@plt+0x6238>
   16df0:	subs	r5, r0, #0
   16df4:	beq	16e20 <close@plt+0x5f5c>
   16df8:	mov	r3, #0
   16dfc:	mov	r1, r6
   16e00:	mov	r2, r4
   16e04:	strb	r3, [r5, r4]
   16e08:	bl	10cd8 <memcpy@plt>
   16e0c:	mov	r0, r5
   16e10:	ldrd	r4, [sp]
   16e14:	ldr	r6, [sp, #8]
   16e18:	add	sp, sp, #12
   16e1c:	pop	{pc}		; (ldr pc, [sp], #4)
   16e20:	bl	16e70 <close@plt+0x5fac>
   16e24:	strd	r4, [sp, #-16]!
   16e28:	str	r6, [sp, #8]
   16e2c:	mov	r6, r0
   16e30:	str	lr, [sp, #12]
   16e34:	bl	10dec <strlen@plt>
   16e38:	add	r4, r0, #1
   16e3c:	mov	r0, r4
   16e40:	bl	170fc <close@plt+0x6238>
   16e44:	subs	r5, r0, #0
   16e48:	beq	16e6c <close@plt+0x5fa8>
   16e4c:	mov	r2, r4
   16e50:	mov	r1, r6
   16e54:	bl	10cd8 <memcpy@plt>
   16e58:	mov	r0, r5
   16e5c:	ldrd	r4, [sp]
   16e60:	ldr	r6, [sp, #8]
   16e64:	add	sp, sp, #12
   16e68:	pop	{pc}		; (ldr pc, [sp], #4)
   16e6c:	bl	16e70 <close@plt+0x5fac>
   16e70:	movw	r3, #37104	; 0x90f0
   16e74:	movt	r3, #2
   16e78:	str	r4, [sp, #-8]!
   16e7c:	ldr	r4, [r3]
   16e80:	mov	r2, #5
   16e84:	movw	r1, #34368	; 0x8640
   16e88:	movt	r1, #1
   16e8c:	mov	r0, #0
   16e90:	str	lr, [sp, #4]
   16e94:	bl	10d14 <dcgettext@plt>
   16e98:	mov	r3, r0
   16e9c:	movw	r2, #33272	; 0x81f8
   16ea0:	movt	r2, #1
   16ea4:	mov	r1, #0
   16ea8:	mov	r0, r4
   16eac:	bl	10d80 <error@plt>
   16eb0:	bl	10eb8 <abort@plt>
   16eb4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   16eb8:	mov	r4, r0
   16ebc:	mov	r0, #0
   16ec0:	strd	r6, [sp, #8]
   16ec4:	mov	r6, r1
   16ec8:	movw	r1, #34388	; 0x8654
   16ecc:	movt	r1, #1
   16ed0:	strd	r8, [sp, #16]
   16ed4:	mov	r9, r2
   16ed8:	mov	r2, #5
   16edc:	mov	r7, r3
   16ee0:	str	sl, [sp, #24]
   16ee4:	str	lr, [sp, #28]
   16ee8:	ldr	r8, [sp, #32]
   16eec:	bl	10d14 <dcgettext@plt>
   16ef0:	mov	r2, r0
   16ef4:	mov	r1, r4
   16ef8:	mov	r0, #0
   16efc:	bl	10d80 <error@plt>
   16f00:	mov	r2, #5
   16f04:	movw	r1, #34416	; 0x8670
   16f08:	movt	r1, #1
   16f0c:	mov	r0, #0
   16f10:	bl	10d14 <dcgettext@plt>
   16f14:	mov	r1, #0
   16f18:	mov	r2, r0
   16f1c:	mov	r0, r1
   16f20:	bl	10d80 <error@plt>
   16f24:	mov	r2, #5
   16f28:	movw	r3, #37104	; 0x90f0
   16f2c:	movt	r3, #2
   16f30:	movw	r1, #34460	; 0x869c
   16f34:	movt	r1, #1
   16f38:	mov	r0, #0
   16f3c:	ldr	r4, [r3]
   16f40:	bl	10d14 <dcgettext@plt>
   16f44:	mov	r5, r0
   16f48:	mov	r3, r9
   16f4c:	mov	r2, r6
   16f50:	mov	r1, #8
   16f54:	mov	r0, #0
   16f58:	bl	14b78 <close@plt+0x3cb4>
   16f5c:	mov	r6, r0
   16f60:	mov	r3, r8
   16f64:	mov	r2, r7
   16f68:	mov	r1, #8
   16f6c:	mov	r0, #1
   16f70:	bl	14b78 <close@plt+0x3cb4>
   16f74:	mov	r3, r6
   16f78:	mov	r2, r5
   16f7c:	str	r0, [sp, #32]
   16f80:	mov	r1, #0
   16f84:	mov	r0, r4
   16f88:	ldrd	r4, [sp]
   16f8c:	ldrd	r6, [sp, #8]
   16f90:	ldrd	r8, [sp, #16]
   16f94:	ldr	sl, [sp, #24]
   16f98:	ldr	lr, [sp, #28]
   16f9c:	add	sp, sp, #32
   16fa0:	b	10d80 <error@plt>
   16fa4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   16fa8:	mov	r5, r0
   16fac:	strd	r6, [sp, #8]
   16fb0:	mov	r7, r1
   16fb4:	mov	r6, r3
   16fb8:	str	r8, [sp, #16]
   16fbc:	mov	r8, r2
   16fc0:	str	lr, [sp, #20]
   16fc4:	sub	sp, sp, #8
   16fc8:	bl	1751c <close@plt+0x6658>
   16fcc:	mov	r4, r0
   16fd0:	bl	10df8 <__errno_location@plt>
   16fd4:	ldr	r0, [r0]
   16fd8:	cmp	r0, #0
   16fdc:	bne	16ffc <close@plt+0x6138>
   16fe0:	mov	r0, r4
   16fe4:	add	sp, sp, #8
   16fe8:	ldrd	r4, [sp]
   16fec:	ldrd	r6, [sp, #8]
   16ff0:	ldr	r8, [sp, #16]
   16ff4:	add	sp, sp, #20
   16ff8:	pop	{pc}		; (ldr pc, [sp], #4)
   16ffc:	mov	r3, r8
   17000:	mov	r2, r7
   17004:	str	r6, [sp]
   17008:	mov	r1, r5
   1700c:	bl	16eb4 <close@plt+0x5ff0>
   17010:	b	16fe0 <close@plt+0x611c>
   17014:	strd	r4, [sp, #-24]!	; 0xffffffe8
   17018:	mov	r5, r3
   1701c:	strd	r6, [sp, #8]
   17020:	mov	r7, r1
   17024:	mov	r6, r0
   17028:	str	r8, [sp, #16]
   1702c:	mov	r8, r2
   17030:	str	lr, [sp, #20]
   17034:	sub	sp, sp, #8
   17038:	bl	17640 <close@plt+0x677c>
   1703c:	mov	r4, r0
   17040:	bl	10df8 <__errno_location@plt>
   17044:	ldr	r0, [r0]
   17048:	cmp	r0, #0
   1704c:	bne	1706c <close@plt+0x61a8>
   17050:	mov	r0, r4
   17054:	add	sp, sp, #8
   17058:	ldrd	r4, [sp]
   1705c:	ldrd	r6, [sp, #8]
   17060:	ldr	r8, [sp, #16]
   17064:	add	sp, sp, #20
   17068:	pop	{pc}		; (ldr pc, [sp], #4)
   1706c:	sub	r5, r5, #1
   17070:	mov	r3, r8
   17074:	sub	r2, r7, #1
   17078:	mov	r1, r6
   1707c:	str	r5, [sp]
   17080:	bl	16eb4 <close@plt+0x5ff0>
   17084:	b	17050 <close@plt+0x618c>
   17088:	cmp	r1, #0
   1708c:	cmpne	r0, #0
   17090:	beq	170dc <close@plt+0x6218>
   17094:	strd	r4, [sp, #-16]!
   17098:	umull	r4, r5, r0, r1
   1709c:	str	r6, [sp, #8]
   170a0:	str	lr, [sp, #12]
   170a4:	adds	r3, r5, #0
   170a8:	movne	r3, #1
   170ac:	cmp	r4, #0
   170b0:	blt	170bc <close@plt+0x61f8>
   170b4:	cmp	r3, #0
   170b8:	beq	170e8 <close@plt+0x6224>
   170bc:	bl	10df8 <__errno_location@plt>
   170c0:	mov	r3, #12
   170c4:	ldrd	r4, [sp]
   170c8:	ldr	r6, [sp, #8]
   170cc:	add	sp, sp, #12
   170d0:	str	r3, [r0]
   170d4:	mov	r0, #0
   170d8:	pop	{pc}		; (ldr pc, [sp], #4)
   170dc:	mov	r1, #1
   170e0:	mov	r0, r1
   170e4:	b	10c78 <calloc@plt>
   170e8:	ldrd	r4, [sp]
   170ec:	ldr	r6, [sp, #8]
   170f0:	ldr	lr, [sp, #12]
   170f4:	add	sp, sp, #16
   170f8:	b	10c78 <calloc@plt>
   170fc:	cmp	r0, #0
   17100:	beq	1710c <close@plt+0x6248>
   17104:	blt	17114 <close@plt+0x6250>
   17108:	b	10d98 <malloc@plt>
   1710c:	mov	r0, #1
   17110:	b	10d98 <malloc@plt>
   17114:	str	r4, [sp, #-8]!
   17118:	str	lr, [sp, #4]
   1711c:	bl	10df8 <__errno_location@plt>
   17120:	mov	r3, #12
   17124:	ldr	r4, [sp]
   17128:	add	sp, sp, #4
   1712c:	str	r3, [r0]
   17130:	mov	r0, #0
   17134:	pop	{pc}		; (ldr pc, [sp], #4)
   17138:	cmp	r0, #0
   1713c:	beq	17164 <close@plt+0x62a0>
   17140:	cmp	r1, #0
   17144:	str	r4, [sp, #-8]!
   17148:	str	lr, [sp, #4]
   1714c:	beq	1716c <close@plt+0x62a8>
   17150:	blt	17180 <close@plt+0x62bc>
   17154:	ldr	r4, [sp]
   17158:	ldr	lr, [sp, #4]
   1715c:	add	sp, sp, #8
   17160:	b	10d20 <realloc@plt>
   17164:	mov	r0, r1
   17168:	b	170fc <close@plt+0x6238>
   1716c:	bl	17400 <close@plt+0x653c>
   17170:	ldr	r4, [sp]
   17174:	add	sp, sp, #4
   17178:	mov	r0, #0
   1717c:	pop	{pc}		; (ldr pc, [sp], #4)
   17180:	bl	10df8 <__errno_location@plt>
   17184:	mov	r3, #12
   17188:	str	r3, [r0]
   1718c:	b	17170 <close@plt+0x62ac>
   17190:	strd	r4, [sp, #-16]!
   17194:	mov	r4, r0
   17198:	str	r6, [sp, #8]
   1719c:	str	lr, [sp, #12]
   171a0:	bl	10d68 <__fpending@plt>
   171a4:	ldr	r5, [r4]
   171a8:	mov	r6, r0
   171ac:	mov	r0, r4
   171b0:	bl	11f74 <close@plt+0x10b0>
   171b4:	mov	r4, r0
   171b8:	and	r5, r5, #32
   171bc:	cmp	r5, #0
   171c0:	bne	171f8 <close@plt+0x6334>
   171c4:	cmp	r0, #0
   171c8:	beq	171e4 <close@plt+0x6320>
   171cc:	cmp	r6, #0
   171d0:	bne	17210 <close@plt+0x634c>
   171d4:	bl	10df8 <__errno_location@plt>
   171d8:	ldr	r4, [r0]
   171dc:	subs	r4, r4, #9
   171e0:	mvnne	r4, #0
   171e4:	mov	r0, r4
   171e8:	ldrd	r4, [sp]
   171ec:	ldr	r6, [sp, #8]
   171f0:	add	sp, sp, #12
   171f4:	pop	{pc}		; (ldr pc, [sp], #4)
   171f8:	cmp	r0, #0
   171fc:	bne	17210 <close@plt+0x634c>
   17200:	bl	10df8 <__errno_location@plt>
   17204:	str	r4, [r0]
   17208:	mvn	r4, #0
   1720c:	b	171e4 <close@plt+0x6320>
   17210:	mvn	r4, #0
   17214:	b	171e4 <close@plt+0x6320>
   17218:	push	{r1, r2, r3}
   1721c:	strd	r4, [sp, #-20]!	; 0xffffffec
   17220:	strd	r6, [sp, #8]
   17224:	str	lr, [sp, #16]
   17228:	sub	sp, sp, #8
   1722c:	ldr	r1, [sp, #28]
   17230:	add	r2, sp, #32
   17234:	str	r2, [sp, #4]
   17238:	cmp	r1, #0
   1723c:	beq	17318 <close@plt+0x6454>
   17240:	movw	r3, #1030	; 0x406
   17244:	mov	r6, r0
   17248:	cmp	r1, r3
   1724c:	beq	17328 <close@plt+0x6464>
   17250:	cmp	r1, #11
   17254:	beq	172d0 <close@plt+0x640c>
   17258:	ble	172b0 <close@plt+0x63ec>
   1725c:	movw	r2, #1031	; 0x407
   17260:	cmp	r1, r2
   17264:	bgt	172ec <close@plt+0x6428>
   17268:	cmp	r1, r3
   1726c:	bge	1727c <close@plt+0x63b8>
   17270:	movw	r3, #1025	; 0x401
   17274:	cmp	r1, r3
   17278:	beq	172d0 <close@plt+0x640c>
   1727c:	ldr	r3, [sp, #4]
   17280:	mov	r0, r6
   17284:	ldr	r2, [r3]
   17288:	bl	10e58 <fcntl64@plt>
   1728c:	mov	r4, r0
   17290:	mov	r0, r4
   17294:	add	sp, sp, #8
   17298:	ldrd	r4, [sp]
   1729c:	ldrd	r6, [sp, #8]
   172a0:	ldr	lr, [sp, #16]
   172a4:	add	sp, sp, #20
   172a8:	add	sp, sp, #12
   172ac:	bx	lr
   172b0:	cmp	r1, #4
   172b4:	beq	1727c <close@plt+0x63b8>
   172b8:	bgt	172e0 <close@plt+0x641c>
   172bc:	cmp	r1, #2
   172c0:	beq	1727c <close@plt+0x63b8>
   172c4:	bgt	172d0 <close@plt+0x640c>
   172c8:	cmp	r1, #1
   172cc:	bne	1727c <close@plt+0x63b8>
   172d0:	mov	r0, r6
   172d4:	bl	10e58 <fcntl64@plt>
   172d8:	mov	r4, r0
   172dc:	b	17290 <close@plt+0x63cc>
   172e0:	cmp	r1, #9
   172e4:	bne	1727c <close@plt+0x63b8>
   172e8:	b	172d0 <close@plt+0x640c>
   172ec:	movw	r3, #1033	; 0x409
   172f0:	cmp	r1, r3
   172f4:	beq	1727c <close@plt+0x63b8>
   172f8:	blt	172d0 <close@plt+0x640c>
   172fc:	movw	r3, #1034	; 0x40a
   17300:	cmp	r1, r3
   17304:	bne	1727c <close@plt+0x63b8>
   17308:	mov	r0, r6
   1730c:	bl	10e58 <fcntl64@plt>
   17310:	mov	r4, r0
   17314:	b	17290 <close@plt+0x63cc>
   17318:	ldr	r2, [sp, #32]
   1731c:	bl	10e58 <fcntl64@plt>
   17320:	mov	r4, r0
   17324:	b	17290 <close@plt+0x63cc>
   17328:	movw	r5, #37552	; 0x92b0
   1732c:	movt	r5, #2
   17330:	ldr	r7, [r2]
   17334:	add	r2, sp, #36	; 0x24
   17338:	ldr	r3, [r5]
   1733c:	str	r2, [sp, #4]
   17340:	mov	r2, r7
   17344:	cmp	r3, #0
   17348:	blt	17364 <close@plt+0x64a0>
   1734c:	bl	10e58 <fcntl64@plt>
   17350:	subs	r4, r0, #0
   17354:	blt	173cc <close@plt+0x6508>
   17358:	mov	r3, #1
   1735c:	str	r3, [r5]
   17360:	b	17290 <close@plt+0x63cc>
   17364:	mov	r1, #0
   17368:	bl	10e58 <fcntl64@plt>
   1736c:	subs	r4, r0, #0
   17370:	blt	17290 <close@plt+0x63cc>
   17374:	ldr	r3, [r5]
   17378:	cmn	r3, #1
   1737c:	bne	17290 <close@plt+0x63cc>
   17380:	mov	r1, #1
   17384:	mov	r0, r4
   17388:	bl	10e58 <fcntl64@plt>
   1738c:	subs	r2, r0, #0
   17390:	blt	173ac <close@plt+0x64e8>
   17394:	orr	r2, r2, #1
   17398:	mov	r1, #2
   1739c:	mov	r0, r4
   173a0:	bl	10e58 <fcntl64@plt>
   173a4:	cmn	r0, #1
   173a8:	bne	17290 <close@plt+0x63cc>
   173ac:	bl	10df8 <__errno_location@plt>
   173b0:	mov	r5, r0
   173b4:	mov	r0, r4
   173b8:	ldr	r6, [r5]
   173bc:	mvn	r4, #0
   173c0:	bl	10ec4 <close@plt>
   173c4:	str	r6, [r5]
   173c8:	b	17290 <close@plt+0x63cc>
   173cc:	bl	10df8 <__errno_location@plt>
   173d0:	ldr	r3, [r0]
   173d4:	cmp	r3, #22
   173d8:	bne	17358 <close@plt+0x6494>
   173dc:	mov	r2, r7
   173e0:	mov	r0, r6
   173e4:	mov	r1, #0
   173e8:	bl	10e58 <fcntl64@plt>
   173ec:	subs	r4, r0, #0
   173f0:	mvnge	r3, #0
   173f4:	strge	r3, [r5]
   173f8:	bge	17380 <close@plt+0x64bc>
   173fc:	b	17290 <close@plt+0x63cc>
   17400:	strd	r4, [sp, #-12]!
   17404:	mov	r5, r0
   17408:	str	lr, [sp, #8]
   1740c:	sub	sp, sp, #12
   17410:	bl	10df8 <__errno_location@plt>
   17414:	mov	r4, r0
   17418:	mov	r2, #0
   1741c:	ldr	r3, [r4]
   17420:	mov	r0, r5
   17424:	str	r2, [r4]
   17428:	str	r3, [sp]
   1742c:	str	r3, [sp, #4]
   17430:	bl	10cc0 <free@plt>
   17434:	ldr	r3, [r4]
   17438:	add	r2, sp, #8
   1743c:	clz	r3, r3
   17440:	lsr	r3, r3, #5
   17444:	add	r3, r2, r3, lsl #2
   17448:	ldr	r3, [r3, #-8]
   1744c:	str	r3, [r4]
   17450:	add	sp, sp, #12
   17454:	ldrd	r4, [sp]
   17458:	add	sp, sp, #8
   1745c:	pop	{pc}		; (ldr pc, [sp], #4)
   17460:	mov	r0, #14
   17464:	str	r4, [sp, #-8]!
   17468:	str	lr, [sp, #4]
   1746c:	bl	10e88 <nl_langinfo@plt>
   17470:	cmp	r0, #0
   17474:	beq	17498 <close@plt+0x65d4>
   17478:	ldrb	r2, [r0]
   1747c:	movw	r3, #34500	; 0x86c4
   17480:	movt	r3, #1
   17484:	ldr	r4, [sp]
   17488:	add	sp, sp, #4
   1748c:	cmp	r2, #0
   17490:	moveq	r0, r3
   17494:	pop	{pc}		; (ldr pc, [sp], #4)
   17498:	ldr	r4, [sp]
   1749c:	add	sp, sp, #4
   174a0:	movw	r0, #34500	; 0x86c4
   174a4:	movt	r0, #1
   174a8:	pop	{pc}		; (ldr pc, [sp], #4)
   174ac:	strd	r4, [sp, #-20]!	; 0xffffffec
   174b0:	mov	r5, r2
   174b4:	strd	r6, [sp, #8]
   174b8:	subs	r6, r0, #0
   174bc:	mov	r7, r1
   174c0:	str	lr, [sp, #16]
   174c4:	sub	sp, sp, #12
   174c8:	addeq	r6, sp, #4
   174cc:	mov	r0, r6
   174d0:	bl	10d74 <mbrtowc@plt>
   174d4:	cmp	r5, #0
   174d8:	cmnne	r0, #3
   174dc:	mov	r4, r0
   174e0:	bhi	174fc <close@plt+0x6638>
   174e4:	mov	r0, r4
   174e8:	add	sp, sp, #12
   174ec:	ldrd	r4, [sp]
   174f0:	ldrd	r6, [sp, #8]
   174f4:	add	sp, sp, #16
   174f8:	pop	{pc}		; (ldr pc, [sp], #4)
   174fc:	mov	r0, #0
   17500:	bl	12204 <close@plt+0x1340>
   17504:	cmp	r0, #0
   17508:	bne	174e4 <close@plt+0x6620>
   1750c:	ldrb	r3, [r7]
   17510:	mov	r4, #1
   17514:	str	r3, [r6]
   17518:	b	174e4 <close@plt+0x6620>
   1751c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   17520:	mov	r4, r3
   17524:	mov	r5, r2
   17528:	strd	r6, [sp, #8]
   1752c:	mov	r6, r1
   17530:	strd	r8, [sp, #16]
   17534:	strd	sl, [sp, #24]
   17538:	mov	sl, r0
   1753c:	str	lr, [sp, #32]
   17540:	sub	sp, sp, #20
   17544:	bl	10df8 <__errno_location@plt>
   17548:	cmp	r6, r4
   1754c:	mov	r8, r0
   17550:	bne	17570 <close@plt+0x66ac>
   17554:	mov	r2, r6
   17558:	mov	r1, r5
   1755c:	mov	r0, sl
   17560:	bl	10cfc <memcmp@plt>
   17564:	subs	r2, r0, #0
   17568:	streq	r2, [r8]
   1756c:	beq	17608 <close@plt+0x6744>
   17570:	add	r3, sl, r6
   17574:	mov	r2, #0
   17578:	ldrb	fp, [sl, r6]
   1757c:	mov	r9, r2
   17580:	add	r7, r6, #1
   17584:	str	r3, [sp, #4]
   17588:	ldrb	r3, [r5, r4]
   1758c:	strb	r2, [sl, r6]
   17590:	strb	r2, [r5, r4]
   17594:	str	r3, [sp, #12]
   17598:	add	r3, r5, r4
   1759c:	add	r4, r4, #1
   175a0:	str	r3, [sp, #8]
   175a4:	b	175d8 <close@plt+0x6714>
   175a8:	bl	10dec <strlen@plt>
   175ac:	add	r6, r0, #1
   175b0:	mov	r0, r5
   175b4:	bl	10dec <strlen@plt>
   175b8:	add	r0, r0, #1
   175bc:	subs	r7, r7, r6
   175c0:	add	sl, sl, r6
   175c4:	add	r5, r5, r0
   175c8:	sub	r4, r4, r0
   175cc:	beq	17628 <close@plt+0x6764>
   175d0:	cmp	r4, #0
   175d4:	beq	17638 <close@plt+0x6774>
   175d8:	mov	r1, r5
   175dc:	mov	r0, sl
   175e0:	str	r9, [r8]
   175e4:	bl	10d8c <strcoll@plt>
   175e8:	subs	r2, r0, #0
   175ec:	mov	r0, sl
   175f0:	beq	175a8 <close@plt+0x66e4>
   175f4:	ldr	r3, [sp, #4]
   175f8:	ldr	r1, [sp, #12]
   175fc:	strb	fp, [r3]
   17600:	ldr	r3, [sp, #8]
   17604:	strb	r1, [r3]
   17608:	mov	r0, r2
   1760c:	add	sp, sp, #20
   17610:	ldrd	r4, [sp]
   17614:	ldrd	r6, [sp, #8]
   17618:	ldrd	r8, [sp, #16]
   1761c:	ldrd	sl, [sp, #24]
   17620:	add	sp, sp, #32
   17624:	pop	{pc}		; (ldr pc, [sp], #4)
   17628:	adds	r4, r4, #0
   1762c:	movne	r4, #1
   17630:	rsb	r2, r4, #0
   17634:	b	175f4 <close@plt+0x6730>
   17638:	mov	r2, #1
   1763c:	b	175f4 <close@plt+0x6730>
   17640:	strd	r4, [sp, #-32]!	; 0xffffffe0
   17644:	mov	r5, r1
   17648:	mov	r4, r0
   1764c:	strd	r6, [sp, #8]
   17650:	mov	r7, r3
   17654:	mov	r6, r2
   17658:	strd	r8, [sp, #16]
   1765c:	str	sl, [sp, #24]
   17660:	str	lr, [sp, #28]
   17664:	bl	10df8 <__errno_location@plt>
   17668:	cmp	r5, r7
   1766c:	mov	r9, r0
   17670:	bne	17690 <close@plt+0x67cc>
   17674:	mov	r2, r5
   17678:	mov	r1, r6
   1767c:	mov	r0, r4
   17680:	bl	10cfc <memcmp@plt>
   17684:	subs	r3, r0, #0
   17688:	streq	r3, [r9]
   1768c:	beq	176e4 <close@plt+0x6820>
   17690:	mov	sl, #0
   17694:	b	176c8 <close@plt+0x6804>
   17698:	bl	10dec <strlen@plt>
   1769c:	add	r8, r0, #1
   176a0:	mov	r0, r6
   176a4:	bl	10dec <strlen@plt>
   176a8:	add	r0, r0, #1
   176ac:	subs	r5, r5, r8
   176b0:	add	r4, r4, r8
   176b4:	add	r6, r6, r0
   176b8:	sub	r7, r7, r0
   176bc:	beq	17700 <close@plt+0x683c>
   176c0:	cmp	r7, #0
   176c4:	beq	17710 <close@plt+0x684c>
   176c8:	mov	r1, r6
   176cc:	mov	r0, r4
   176d0:	str	sl, [r9]
   176d4:	bl	10d8c <strcoll@plt>
   176d8:	subs	r3, r0, #0
   176dc:	mov	r0, r4
   176e0:	beq	17698 <close@plt+0x67d4>
   176e4:	ldrd	r4, [sp]
   176e8:	mov	r0, r3
   176ec:	ldrd	r6, [sp, #8]
   176f0:	ldrd	r8, [sp, #16]
   176f4:	ldr	sl, [sp, #24]
   176f8:	add	sp, sp, #28
   176fc:	pop	{pc}		; (ldr pc, [sp], #4)
   17700:	adds	r7, r7, #0
   17704:	movne	r7, #1
   17708:	rsb	r3, r7, #0
   1770c:	b	176e4 <close@plt+0x6820>
   17710:	mov	r3, #1
   17714:	b	176e4 <close@plt+0x6820>
   17718:	umull	r2, r3, r1, r2
   1771c:	cmp	r3, #0
   17720:	bne	1772c <close@plt+0x6868>
   17724:	mov	r1, r2
   17728:	b	17138 <close@plt+0x6274>
   1772c:	str	r4, [sp, #-8]!
   17730:	str	lr, [sp, #4]
   17734:	bl	10df8 <__errno_location@plt>
   17738:	mov	r3, #12
   1773c:	ldr	r4, [sp]
   17740:	add	sp, sp, #4
   17744:	str	r3, [r0]
   17748:	mov	r0, #0
   1774c:	pop	{pc}		; (ldr pc, [sp], #4)
   17750:	cmp	r3, #0
   17754:	cmpeq	r2, #0
   17758:	bne	17770 <close@plt+0x68ac>
   1775c:	cmp	r1, #0
   17760:	cmpeq	r0, #0
   17764:	mvnne	r1, #0
   17768:	mvnne	r0, #0
   1776c:	b	1778c <close@plt+0x68c8>
   17770:	sub	sp, sp, #8
   17774:	push	{sp, lr}
   17778:	bl	1779c <close@plt+0x68d8>
   1777c:	ldr	lr, [sp, #4]
   17780:	add	sp, sp, #8
   17784:	pop	{r2, r3}
   17788:	bx	lr
   1778c:	push	{r1, lr}
   17790:	mov	r0, #8
   17794:	bl	10c90 <raise@plt>
   17798:	pop	{r1, pc}
   1779c:	cmp	r1, r3
   177a0:	cmpeq	r0, r2
   177a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   177a8:	mov	r4, r0
   177ac:	movcc	r0, #0
   177b0:	mov	r5, r1
   177b4:	ldr	lr, [sp, #36]	; 0x24
   177b8:	movcc	r1, r0
   177bc:	bcc	178b8 <close@plt+0x69f4>
   177c0:	cmp	r3, #0
   177c4:	clzeq	ip, r2
   177c8:	clzne	ip, r3
   177cc:	addeq	ip, ip, #32
   177d0:	cmp	r5, #0
   177d4:	clzeq	r1, r4
   177d8:	addeq	r1, r1, #32
   177dc:	clzne	r1, r5
   177e0:	sub	ip, ip, r1
   177e4:	sub	sl, ip, #32
   177e8:	lsl	r9, r3, ip
   177ec:	rsb	fp, ip, #32
   177f0:	orr	r9, r9, r2, lsl sl
   177f4:	orr	r9, r9, r2, lsr fp
   177f8:	lsl	r8, r2, ip
   177fc:	cmp	r5, r9
   17800:	cmpeq	r4, r8
   17804:	movcc	r0, #0
   17808:	movcc	r1, r0
   1780c:	bcc	17828 <close@plt+0x6964>
   17810:	mov	r0, #1
   17814:	subs	r4, r4, r8
   17818:	lsl	r1, r0, sl
   1781c:	orr	r1, r1, r0, lsr fp
   17820:	lsl	r0, r0, ip
   17824:	sbc	r5, r5, r9
   17828:	cmp	ip, #0
   1782c:	beq	178b8 <close@plt+0x69f4>
   17830:	lsr	r6, r8, #1
   17834:	orr	r6, r6, r9, lsl #31
   17838:	lsr	r7, r9, #1
   1783c:	mov	r2, ip
   17840:	b	17864 <close@plt+0x69a0>
   17844:	subs	r3, r4, r6
   17848:	sbc	r8, r5, r7
   1784c:	adds	r3, r3, r3
   17850:	adc	r8, r8, r8
   17854:	adds	r4, r3, #1
   17858:	adc	r5, r8, #0
   1785c:	subs	r2, r2, #1
   17860:	beq	17880 <close@plt+0x69bc>
   17864:	cmp	r5, r7
   17868:	cmpeq	r4, r6
   1786c:	bcs	17844 <close@plt+0x6980>
   17870:	adds	r4, r4, r4
   17874:	adc	r5, r5, r5
   17878:	subs	r2, r2, #1
   1787c:	bne	17864 <close@plt+0x69a0>
   17880:	lsr	r3, r4, ip
   17884:	orr	r3, r3, r5, lsl fp
   17888:	lsr	r2, r5, ip
   1788c:	orr	r3, r3, r5, lsr sl
   17890:	adds	r0, r0, r4
   17894:	mov	r4, r3
   17898:	lsl	r3, r2, ip
   1789c:	orr	r3, r3, r4, lsl sl
   178a0:	lsl	ip, r4, ip
   178a4:	orr	r3, r3, r4, lsr fp
   178a8:	adc	r1, r1, r5
   178ac:	subs	r0, r0, ip
   178b0:	mov	r5, r2
   178b4:	sbc	r1, r1, r3
   178b8:	cmp	lr, #0
   178bc:	strdne	r4, [lr]
   178c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   178c4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   178c8:	mov	r7, r0
   178cc:	ldr	r6, [pc, #72]	; 1791c <close@plt+0x6a58>
   178d0:	ldr	r5, [pc, #72]	; 17920 <close@plt+0x6a5c>
   178d4:	add	r6, pc, r6
   178d8:	add	r5, pc, r5
   178dc:	sub	r6, r6, r5
   178e0:	mov	r8, r1
   178e4:	mov	r9, r2
   178e8:	bl	10c4c <fdopen@plt-0x20>
   178ec:	asrs	r6, r6, #2
   178f0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   178f4:	mov	r4, #0
   178f8:	add	r4, r4, #1
   178fc:	ldr	r3, [r5], #4
   17900:	mov	r2, r9
   17904:	mov	r1, r8
   17908:	mov	r0, r7
   1790c:	blx	r3
   17910:	cmp	r6, r4
   17914:	bne	178f8 <close@plt+0x6a34>
   17918:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1791c:	andeq	r1, r1, r8, lsr r6
   17920:	andeq	r1, r1, r0, lsr r6
   17924:	bx	lr
   17928:	ldr	r3, [pc, #12]	; 1793c <close@plt+0x6a78>
   1792c:	mov	r1, #0
   17930:	add	r3, pc, r3
   17934:	ldr	r2, [r3]
   17938:	b	10e04 <__cxa_atexit@plt>
   1793c:	andeq	r1, r1, r8, lsr #15

Disassembly of section .fini:

00017940 <.fini>:
   17940:	push	{r3, lr}
   17944:	pop	{r3, pc}
