;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 2, 10
	JMP -1, @-20
	SUB 0, @100
	SLT 0, 10
	CMP 12, @10
	JMN @400, 1
	JMN @12, #200
	ADD 0, <1
	SLT 0, 10
	CMP -240, 0
	CMP -240, 0
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
	JMN <187, 106
	CMP <0, @2
	ADD -1, <-20
	CMP -240, 0
	ADD -1, <-20
	ADD #205, @140
	ADD 210, 30
	SPL 0, <402
	DJN -1, @-20
	ADD 30, 9
	SUB -240, 0
	SUB -240, 0
	ADD 210, 30
	SUB -240, 0
	SUB -240, 0
	ADD #205, @140
	SUB 0, @100
	SUB 0, @100
	ADD 30, 9
	ADD 210, 30
	ADD #205, @140
	SUB @121, 103
	ADD #205, @140
	ADD #205, @140
	ADD #205, @140
	ADD 270, 60
	SPL 0, <402
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <402
	JMP 0, 100
