Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 17 23:17:17 2021
| Host         : DESKTOP-HSAJ1AE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |   111 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              35 |           15 |
| Yes          | No                    | No                     |              35 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+--------------------------------------------+----------------------------------------+------------------+----------------+
|            Clock Signal            |                Enable Signal               |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------------------------+--------------------------------------------+----------------------------------------+------------------+----------------+
|  VGA_inst/divider/inst/clk_out1    |                                            |                                        |                1 |              1 |
|  VGA_inst/divider/inst/clk_out1    |                                            | VGA_inst/hsync_i_1_n_0                 |                1 |              1 |
|  VGA_inst/divider/inst/clk_out1    |                                            | VGA_inst/vsync_i_1_n_0                 |                1 |              1 |
|  clk_100_IBUF_BUFG                 | keyboard_inst/PS2/debounce/Iv1_i_1_n_0     |                                        |                1 |              1 |
|  clk_100_IBUF_BUFG                 | keyboard_inst/PS2/debounce/O01_out         |                                        |                1 |              1 |
|  clk_100_IBUF_BUFG                 | keyboard_inst/PS2/debounce/O10_out         |                                        |                1 |              1 |
|  clk_100_IBUF_BUFG                 | keyboard_inst/PS2/debounce/clear           |                                        |                1 |              1 |
|  clk_100_IBUF_BUFG                 | Single_Note_Inst/driver_inst/pwm_out0      |                                        |                1 |              1 |
| ~keyboard_inst/PS2/debounce/kclkf  | keyboard_inst/cnt                          | keyboard_inst/PS2/cnt[3]_i_1_n_0       |                1 |              4 |
|  clk_100_IBUF_BUFG                 |                                            | keyboard_inst/PS2/debounce/clear       |                1 |              4 |
|  clk_100_IBUF_BUFG                 | keyboard_inst/PS2/E[0]                     |                                        |                3 |              4 |
|  clk_100_IBUF_BUFG                 | keyboard_inst/PS2/debounce/cnt1[4]_i_1_n_0 | keyboard_inst/PS2/debounce/Iv1_i_1_n_0 |                2 |              5 |
|  VGA_inst/divider/inst/clk_out1    | VGA_inst/p_m_inst/red[0]_i_1_n_0           |                                        |                5 |              6 |
| ~keyboard_inst/PS2/debounce/kclkf  |                                            |                                        |                3 |              9 |
|  clk_100_IBUF_BUFG                 | Single_Note_Inst/driver_inst/compare       |                                        |                6 |             10 |
|  clk_100_IBUF_BUFG                 | Single_Note_Inst/sel                       |                                        |                2 |             10 |
|  VGA_inst/divider/inst/clk_out1    |                                            | VGA_inst/hcount__0                     |                7 |             11 |
|  VGA_inst/divider/inst/clk_out1    | VGA_inst/hcount__0                         | VGA_inst/vcount[10]_i_1_n_0            |                5 |             11 |
|  clk_100_IBUF_BUFG                 |                                            |                                        |                5 |             13 |
|  keyboard_inst/PS2/data_valid_flag |                                            |                                        |                5 |             16 |
|  clk_100_IBUF_BUFG                 |                                            | Single_Note_Inst/sel                   |                5 |             18 |
+------------------------------------+--------------------------------------------+----------------------------------------+------------------+----------------+


